

================================================================
== Vivado HLS Report for 'yolo_acc_top'
================================================================
* Date:           Sat Jul 20 20:16:45 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_acc_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.632|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  692237|  692237|  692237|  692237|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                              |                   |  Latency  |  Interval | Pipeline |
        |           Instance           |       Module      | min | max | min | max |   Type   |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+
        |grp_post_process_unit_fu_403  |post_process_unit  |    2|    2|    1|    1| function |
        |grp_post_process_unit_fu_412  |post_process_unit  |    2|    2|    1|    1| function |
        |grp_post_process_unit_fu_421  |post_process_unit  |    2|    2|    1|    1| function |
        |grp_post_process_unit_fu_430  |post_process_unit  |    2|    2|    1|    1| function |
        +------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |       4|       4|         1|          1|          1|       4|    yes   |
        |- Loop 2  |  692228|  692228|         6|          1|          1|  692224|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    999|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      4|     690|    984|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    548|    -|
|Register         |        0|      -|    1257|    224|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|    1947|   2755|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |grp_post_process_unit_fu_403   |post_process_unit            |        0|      1|  150|  224|    0|
    |grp_post_process_unit_fu_412   |post_process_unit            |        0|      1|  150|  224|    0|
    |grp_post_process_unit_fu_421   |post_process_unit            |        0|      1|  150|  224|    0|
    |grp_post_process_unit_fu_430   |post_process_unit            |        0|      1|  150|  224|    0|
    |yolo_acc_top_CTRL_BUS_s_axi_U  |yolo_acc_top_CTRL_BUS_s_axi  |        0|      0|   90|   88|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+
    |Total                          |                             |        0|      4|  690|  984|    0|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-----------------------------------------+--------------------------------------+-----------+
    |                 Instance                |                Module                | Expression|
    +-----------------------------------------+--------------------------------------+-----------+
    |yolo_acc_top_mul_mul_13ns_9ns_22_1_1_U7  |yolo_acc_top_mul_mul_13ns_9ns_22_1_1  |  i0 * i1  |
    +-----------------------------------------+--------------------------------------+-----------+

    * Memory: 
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |              Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |kernel_bias_fp_0_V_U  |yolo_acc_top_kernel_bias_fp_0_V  |        1|  0|   0|    0|    16|   16|     1|          256|
    |kernel_bias_fp_1_V_U  |yolo_acc_top_kernel_bias_fp_0_V  |        1|  0|   0|    0|    16|   16|     1|          256|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                 |        2|  0|   0|    0|    32|   32|     2|          512|
    +----------------------+---------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1354_fu_524_p2                  |     *    |      0|  0|  51|           4|           9|
    |add_ln1354_1_fu_542_p2                |     +    |      0|  0|  14|          10|           2|
    |add_ln1354_fu_533_p2                  |     +    |      0|  0|  14|          10|           2|
    |add_ln40_1_fu_613_p2                  |     +    |      0|  0|  15|           1|           9|
    |add_ln40_fu_594_p2                    |     +    |      0|  0|  29|          22|           1|
    |add_ln43_1_fu_1192_p2                 |     +    |      0|  0|  17|           1|          13|
    |col_idx_fu_669_p2                     |     +    |      0|  0|  15|           1|           9|
    |i_V_fu_481_p2                         |     +    |      0|  0|  13|           4|           1|
    |input_ch_idx_fu_1186_p2               |     +    |      0|  0|  13|           1|           4|
    |p_Val2_10_fu_894_p2                   |     +    |      0|  0|  23|          16|          16|
    |p_Val2_12_fu_984_p2                   |     +    |      0|  0|  23|          16|          16|
    |p_Val2_15_fu_1074_p2                  |     +    |      0|  0|  23|          16|          16|
    |p_Val2_6_fu_804_p2                    |     +    |      0|  0|  23|          16|          16|
    |ret_V_1_fu_880_p2                     |     +    |      0|  0|  24|          17|          17|
    |ret_V_2_fu_970_p2                     |     +    |      0|  0|  24|          17|          17|
    |ret_V_3_fu_1060_p2                    |     +    |      0|  0|  24|          17|          17|
    |ret_V_fu_790_p2                       |     +    |      0|  0|  24|          17|          17|
    |ap_block_pp1_stage0_01001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op64_read_state2         |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_data_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_data_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_dest_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_dest_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_id_V_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_id_V_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_keep_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_keep_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_strb_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_strb_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_user_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |inStream_a_V_user_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |inStream_b_V_data_0_load_A            |    and   |      0|  0|   2|           1|           1|
    |inStream_b_V_data_0_load_B            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_A           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_B           |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_914_p2                 |    and   |      0|  0|   2|           1|           1|
    |underflow_2_fu_1004_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_3_fu_1094_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_824_p2                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln23_fu_476_p2                   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln40_fu_589_p2                   |   icmp   |      0|  0|  18|          22|          22|
    |icmp_ln43_fu_600_p2                   |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln46_1_fu_649_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln46_fu_560_p2                   |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln73_1_fu_578_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln73_2_fu_569_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln73_3_fu_554_p2                 |   icmp   |      0|  0|  13|          10|           1|
    |icmp_ln73_4_fu_623_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln73_5_fu_693_p2                 |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln73_fu_1168_p2                  |   icmp   |      0|  0|   9|           4|           3|
    |inStream_a_V_data_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |inStream_a_V_dest_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |inStream_a_V_id_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |inStream_a_V_keep_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |inStream_a_V_strb_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |inStream_a_V_user_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |inStream_b_V_data_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_id_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp1_stage0_11001             |    or    |      0|  0|   2|           1|           1|
    |ap_block_state11                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage0_iter0      |    or    |      0|  0|   2|           1|           1|
    |or_ln1598_fu_675_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln203_fu_506_p2                    |    or    |      0|  0|   5|           5|           1|
    |or_ln340_1_fu_932_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_1022_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_1112_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_842_p2                    |    or    |      0|  0|   2|           1|           1|
    |or_ln65_fu_1156_p2                    |    or    |      0|  0|   5|           5|           1|
    |or_ln73_1_fu_1174_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln73_2_fu_636_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln73_3_fu_698_p2                   |    or    |      0|  0|   2|           1|           1|
    |or_ln73_fu_583_p2                     |    or    |      0|  0|   2|           1|           1|
    |output_acc_0_V_fu_864_p3              |  select  |      0|  0|  16|           1|          16|
    |output_acc_1_V_fu_954_p3              |  select  |      0|  0|  16|           1|          16|
    |output_acc_2_V_fu_1044_p3             |  select  |      0|  0|  16|           1|          16|
    |output_acc_3_V_fu_1134_p3             |  select  |      0|  0|  16|           1|          16|
    |select_ln1598_1_fu_628_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln1598_2_fu_641_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln1598_3_fu_654_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln1598_4_fu_681_p3             |  select  |      0|  0|   4|           1|           1|
    |select_ln1598_5_fu_704_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln1598_fu_605_p3               |  select  |      0|  0|   9|           1|           1|
    |select_ln340_1_fu_938_p3              |  select  |      0|  0|  16|           1|          15|
    |select_ln340_2_fu_1028_p3             |  select  |      0|  0|  16|           1|          15|
    |select_ln340_3_fu_1118_p3             |  select  |      0|  0|  16|           1|          15|
    |select_ln340_fu_848_p3                |  select  |      0|  0|  16|           1|          15|
    |select_ln388_1_fu_946_p3              |  select  |      0|  0|  17|           1|          17|
    |select_ln388_2_fu_1036_p3             |  select  |      0|  0|  17|           1|          17|
    |select_ln388_3_fu_1126_p3             |  select  |      0|  0|  17|           1|          17|
    |select_ln388_fu_856_p3                |  select  |      0|  0|  17|           1|          17|
    |select_ln40_fu_661_p3                 |  select  |      0|  0|   9|           1|           9|
    |select_ln43_1_fu_1198_p3              |  select  |      0|  0|  13|           1|           1|
    |select_ln43_fu_712_p3                 |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    |tmp_last_V_fu_1180_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_926_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_1016_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_1106_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_830_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_5_fu_920_p2                 |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_6_fu_1010_p2                |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_7_fu_1100_p2                |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_836_p2                   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_908_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_998_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_1088_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_818_p2                   |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 999|         411|         577|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter5         |   9|          2|    1|          2|
    |i_op_assign_1_reg_381           |   9|          2|    9|         18|
    |i_op_assign_2_reg_392           |   9|          2|    4|          8|
    |i_op_assign_reg_359             |   9|          2|    9|         18|
    |inStream_a_TDATA_blk_n          |   9|          2|    1|          2|
    |inStream_a_V_data_0_data_out    |   9|          2|   64|        128|
    |inStream_a_V_data_0_state       |  15|          3|    2|          6|
    |inStream_a_V_dest_V_0_data_out  |   9|          2|    6|         12|
    |inStream_a_V_dest_V_0_state     |  15|          3|    2|          6|
    |inStream_a_V_id_V_0_data_out    |   9|          2|    5|         10|
    |inStream_a_V_id_V_0_state       |  15|          3|    2|          6|
    |inStream_a_V_keep_V_0_data_out  |   9|          2|    8|         16|
    |inStream_a_V_keep_V_0_state     |  15|          3|    2|          6|
    |inStream_a_V_strb_V_0_data_out  |   9|          2|    8|         16|
    |inStream_a_V_strb_V_0_state     |  15|          3|    2|          6|
    |inStream_a_V_user_V_0_data_out  |   9|          2|    2|          4|
    |inStream_a_V_user_V_0_state     |  15|          3|    2|          6|
    |inStream_b_TDATA_blk_n          |   9|          2|    1|          2|
    |inStream_b_V_data_0_data_out    |   9|          2|   64|        128|
    |inStream_b_V_data_0_state       |  15|          3|    2|          6|
    |inStream_b_V_dest_V_0_state     |  15|          3|    2|          6|
    |indvar_flatten17_reg_348        |   9|          2|   22|         44|
    |indvar_flatten_reg_370          |   9|          2|   13|         26|
    |kernel_bias_fp_0_V_address0     |  15|          3|    4|         12|
    |kernel_bias_fp_0_V_address1     |  15|          3|    4|         12|
    |kernel_bias_fp_1_V_address0     |  15|          3|    4|         12|
    |kernel_bias_fp_1_V_address1     |  15|          3|    4|         12|
    |outStream_TDATA_blk_n           |   9|          2|    1|          2|
    |outStream_V_data_1_data_out     |   9|          2|   64|        128|
    |outStream_V_data_1_state        |  15|          3|    2|          6|
    |outStream_V_dest_V_1_data_out   |   9|          2|    6|         12|
    |outStream_V_dest_V_1_state      |  15|          3|    2|          6|
    |outStream_V_id_V_1_data_out     |   9|          2|    5|         10|
    |outStream_V_id_V_1_state        |  15|          3|    2|          6|
    |outStream_V_keep_V_1_data_out   |   9|          2|    8|         16|
    |outStream_V_keep_V_1_state      |  15|          3|    2|          6|
    |outStream_V_last_V_1_data_out   |   9|          2|    1|          2|
    |outStream_V_last_V_1_state      |  15|          3|    2|          6|
    |outStream_V_strb_V_1_data_out   |   9|          2|    8|         16|
    |outStream_V_strb_V_1_state      |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_out   |   9|          2|    2|          4|
    |outStream_V_user_V_1_state      |  15|          3|    2|          6|
    |t_V_reg_337                     |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 548|        114|  364|        779|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln1354_1_reg_1281            |  10|   0|   10|          0|
    |add_ln1354_reg_1275              |  10|   0|   10|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |   1|   0|    1|          0|
    |bias_en_V_read_reg_1225          |   1|   0|    1|          0|
    |fold_input_ch_V_read_reg_1241    |   4|   0|    4|          0|
    |i_op_assign_1_reg_381            |   9|   0|    9|          0|
    |i_op_assign_2_reg_392            |   4|   0|    4|          0|
    |i_op_assign_reg_359              |   9|   0|    9|          0|
    |icmp_ln40_reg_1302               |   1|   0|    1|          0|
    |icmp_ln46_reg_1297               |   1|   0|    1|          0|
    |icmp_ln73_3_reg_1292             |   1|   0|    1|          0|
    |inStream_a_V_data_0_payload_A    |  64|   0|   64|          0|
    |inStream_a_V_data_0_payload_B    |  64|   0|   64|          0|
    |inStream_a_V_data_0_sel_rd       |   1|   0|    1|          0|
    |inStream_a_V_data_0_sel_wr       |   1|   0|    1|          0|
    |inStream_a_V_data_0_state        |   2|   0|    2|          0|
    |inStream_a_V_dest_V_0_payload_A  |   6|   0|    6|          0|
    |inStream_a_V_dest_V_0_payload_B  |   6|   0|    6|          0|
    |inStream_a_V_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |inStream_a_V_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |inStream_a_V_dest_V_0_state      |   2|   0|    2|          0|
    |inStream_a_V_id_V_0_payload_A    |   5|   0|    5|          0|
    |inStream_a_V_id_V_0_payload_B    |   5|   0|    5|          0|
    |inStream_a_V_id_V_0_sel_rd       |   1|   0|    1|          0|
    |inStream_a_V_id_V_0_sel_wr       |   1|   0|    1|          0|
    |inStream_a_V_id_V_0_state        |   2|   0|    2|          0|
    |inStream_a_V_keep_V_0_payload_A  |   8|   0|    8|          0|
    |inStream_a_V_keep_V_0_payload_B  |   8|   0|    8|          0|
    |inStream_a_V_keep_V_0_sel_rd     |   1|   0|    1|          0|
    |inStream_a_V_keep_V_0_sel_wr     |   1|   0|    1|          0|
    |inStream_a_V_keep_V_0_state      |   2|   0|    2|          0|
    |inStream_a_V_strb_V_0_payload_A  |   8|   0|    8|          0|
    |inStream_a_V_strb_V_0_payload_B  |   8|   0|    8|          0|
    |inStream_a_V_strb_V_0_sel_rd     |   1|   0|    1|          0|
    |inStream_a_V_strb_V_0_sel_wr     |   1|   0|    1|          0|
    |inStream_a_V_strb_V_0_state      |   2|   0|    2|          0|
    |inStream_a_V_user_V_0_payload_A  |   2|   0|    2|          0|
    |inStream_a_V_user_V_0_payload_B  |   2|   0|    2|          0|
    |inStream_a_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |inStream_a_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |inStream_a_V_user_V_0_state      |   2|   0|    2|          0|
    |inStream_b_V_data_0_payload_A    |  64|   0|   64|          0|
    |inStream_b_V_data_0_payload_B    |  64|   0|   64|          0|
    |inStream_b_V_data_0_sel_rd       |   1|   0|    1|          0|
    |inStream_b_V_data_0_sel_wr       |   1|   0|    1|          0|
    |inStream_b_V_data_0_state        |   2|   0|    2|          0|
    |inStream_b_V_dest_V_0_state      |   2|   0|    2|          0|
    |indvar_flatten17_reg_348         |  22|   0|   22|          0|
    |indvar_flatten_reg_370           |  13|   0|   13|          0|
    |input_h_V_read_reg_1255          |   9|   0|    9|          0|
    |input_w_V_read_reg_1249          |   9|   0|    9|          0|
    |leaky_V_read_reg_1233            |   1|   0|    1|          0|
    |mul_ln1354_1_reg_1287            |  22|   0|   22|          0|
    |mul_ln1354_reg_1269              |  13|   0|   13|          0|
    |outStream_V_data_1_payload_A     |  64|   0|   64|          0|
    |outStream_V_data_1_payload_B     |  64|   0|   64|          0|
    |outStream_V_data_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_data_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_data_1_state         |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A   |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B   |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state       |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A     |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B     |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_id_V_1_state         |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A   |   8|   0|    8|          0|
    |outStream_V_keep_V_1_payload_B   |   8|   0|    8|          0|
    |outStream_V_keep_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state       |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A   |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B   |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_last_V_1_state       |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A   |   8|   0|    8|          0|
    |outStream_V_strb_V_1_payload_B   |   8|   0|    8|          0|
    |outStream_V_strb_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state       |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A   |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B   |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd      |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr      |   1|   0|    1|          0|
    |outStream_V_user_V_1_state       |   2|   0|    2|          0|
    |output_acc_0_V_reg_1346          |  16|   0|   16|          0|
    |output_acc_1_V_reg_1351          |  16|   0|   16|          0|
    |output_acc_2_V_reg_1356          |  16|   0|   16|          0|
    |output_acc_3_V_reg_1361          |  16|   0|   16|          0|
    |t_V_reg_337                      |   4|   0|    4|          0|
    |tmp_dest_V_reg_1341              |   6|   0|    6|          0|
    |tmp_id_V_reg_1336                |   5|   0|    5|          0|
    |tmp_keep_V_reg_1321              |   8|   0|    8|          0|
    |tmp_last_V_reg_1386              |   1|   0|    1|          0|
    |tmp_strb_V_reg_1326              |   8|   0|    8|          0|
    |tmp_user_V_reg_1331              |   2|   0|    2|          0|
    |icmp_ln40_reg_1302               |  64|  32|    1|          0|
    |tmp_dest_V_reg_1341              |  64|  32|    6|          0|
    |tmp_id_V_reg_1336                |  64|  32|    5|          0|
    |tmp_keep_V_reg_1321              |  64|  32|    8|          0|
    |tmp_last_V_reg_1386              |  64|  32|    1|          0|
    |tmp_strb_V_reg_1326              |  64|  32|    8|          0|
    |tmp_user_V_reg_1331              |  64|  32|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1257| 224|  840|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |     yolo_acc_top    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     yolo_acc_top    | return value |
|interrupt               | out |    1| ap_ctrl_hs |     yolo_acc_top    | return value |
|inStream_a_TDATA        |  in |   64|    axis    |  inStream_a_V_data  |    pointer   |
|inStream_a_TVALID       |  in |    1|    axis    | inStream_a_V_dest_V |    pointer   |
|inStream_a_TREADY       | out |    1|    axis    | inStream_a_V_dest_V |    pointer   |
|inStream_a_TDEST        |  in |    6|    axis    | inStream_a_V_dest_V |    pointer   |
|inStream_a_TKEEP        |  in |    8|    axis    | inStream_a_V_keep_V |    pointer   |
|inStream_a_TSTRB        |  in |    8|    axis    | inStream_a_V_strb_V |    pointer   |
|inStream_a_TUSER        |  in |    2|    axis    | inStream_a_V_user_V |    pointer   |
|inStream_a_TLAST        |  in |    1|    axis    | inStream_a_V_last_V |    pointer   |
|inStream_a_TID          |  in |    5|    axis    |  inStream_a_V_id_V  |    pointer   |
|inStream_b_TDATA        |  in |   64|    axis    |  inStream_b_V_data  |    pointer   |
|inStream_b_TVALID       |  in |    1|    axis    | inStream_b_V_dest_V |    pointer   |
|inStream_b_TREADY       | out |    1|    axis    | inStream_b_V_dest_V |    pointer   |
|inStream_b_TDEST        |  in |    6|    axis    | inStream_b_V_dest_V |    pointer   |
|inStream_b_TKEEP        |  in |    8|    axis    | inStream_b_V_keep_V |    pointer   |
|inStream_b_TSTRB        |  in |    8|    axis    | inStream_b_V_strb_V |    pointer   |
|inStream_b_TUSER        |  in |    2|    axis    | inStream_b_V_user_V |    pointer   |
|inStream_b_TLAST        |  in |    1|    axis    | inStream_b_V_last_V |    pointer   |
|inStream_b_TID          |  in |    5|    axis    |  inStream_b_V_id_V  |    pointer   |
|outStream_TDATA         | out |   64|    axis    |   outStream_V_data  |    pointer   |
|outStream_TREADY        |  in |    1|    axis    |   outStream_V_data  |    pointer   |
|outStream_TVALID        | out |    1|    axis    |  outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    |  outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    8|    axis    |  outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    8|    axis    |  outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    |  outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    |  outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |   outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %outStream_V_data), !map !156"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_b_V_data), !map !171"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_a_V_data), !map !184"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%bias_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %bias_en_V)"   --->   Operation 15 'read' 'bias_en_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%leaky_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %leaky_V)"   --->   Operation 16 'read' 'leaky_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%fold_input_ch_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %fold_input_ch_V)"   --->   Operation 17 'read' 'fold_input_ch_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%input_w_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %input_w_V)"   --->   Operation 18 'read' 'input_w_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%input_h_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %input_h_V)"   --->   Operation 19 'read' 'input_h_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_a_V_keep_V), !map !197"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_a_V_strb_V), !map !201"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_a_V_user_V), !map !205"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_a_V_last_V), !map !209"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_a_V_id_V), !map !213"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_a_V_dest_V), !map !217"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_b_V_keep_V), !map !221"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_b_V_strb_V), !map !225"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_b_V_user_V), !map !229"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_b_V_last_V), !map !233"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_b_V_id_V), !map !237"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_b_V_dest_V), !map !241"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_keep_V), !map !245"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_strb_V), !map !249"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !253"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !257"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !261"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !265"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9 %input_h_V), !map !269"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9 %input_w_V), !map !275"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %fold_input_ch_V), !map !279"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %leaky_V), !map !283"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %bias_en_V), !map !287"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @yolo_acc_top_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%kernel_bias_fp_0_V = alloca [16 x i16], align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:20]   --->   Operation 44 'alloca' 'kernel_bias_fp_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%kernel_bias_fp_1_V = alloca [16 x i16], align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:20]   --->   Operation 45 'alloca' 'kernel_bias_fp_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %bias_en_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:10]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %leaky_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:11]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %fold_input_ch_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:12]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9 %input_w_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:13]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9 %input_h_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:14]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:15]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_a_V_data, i8* %inStream_a_V_keep_V, i8* %inStream_a_V_strb_V, i2* %inStream_a_V_user_V, i1* %inStream_a_V_last_V, i5* %inStream_a_V_id_V, i6* %inStream_a_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:17]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "br label %1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %0 ], [ %i_V, %hls_label_0_end ]"   --->   Operation 56 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %t_V, %fold_input_ch_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 57 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%i_V = add i4 %t_V, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 58 'add' 'i_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader.preheader, label %hls_label_0_begin" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 60 'specregionbegin' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 4, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:25]   --->   Operation 61 'speclooptripcount' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %bias_en_V_read, label %branch14, label %hls_label_0_end" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 63 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 64 'read' 'empty' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 65 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i64 %tmp_data to i16" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 66 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 16, i32 31)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 67 'partselect' 'tmp_data_sub_data_1_s' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 32, i32 47)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 68 'partselect' 'tmp_data_sub_data_2_s' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_3_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 48, i32 63)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 69 'partselect' 'tmp_data_sub_data_3_s' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %t_V, i1 false)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:31]   --->   Operation 70 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %tmp_1 to i64" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:31]   --->   Operation 71 'zext' 'zext_ln203' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_bias_fp_0_V_s = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln203" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:31]   --->   Operation 72 'getelementptr' 'kernel_bias_fp_0_V_s' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.32ns)   --->   "store i16 %trunc_ln203, i16* %kernel_bias_fp_0_V_s, align 8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:31]   --->   Operation 73 'store' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_bias_fp_1_V_s = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln203" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:32]   --->   Operation 74 'getelementptr' 'kernel_bias_fp_1_V_s' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.32ns)   --->   "store i16 %tmp_data_sub_data_1_s, i16* %kernel_bias_fp_1_V_s, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:32]   --->   Operation 75 'store' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln203 = or i5 %tmp_1, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:33]   --->   Operation 76 'or' 'or_ln203' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %or_ln203 to i64" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:33]   --->   Operation 77 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_bias_fp_0_V_1 = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln203_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:33]   --->   Operation 78 'getelementptr' 'kernel_bias_fp_0_V_1' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.32ns)   --->   "store i16 %tmp_data_sub_data_2_s, i16* %kernel_bias_fp_0_V_1, align 4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:33]   --->   Operation 79 'store' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_bias_fp_1_V_1 = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln203_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:34]   --->   Operation 80 'getelementptr' 'kernel_bias_fp_1_V_1' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "store i16 %tmp_data_sub_data_3_s, i16* %kernel_bias_fp_1_V_1, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:34]   --->   Operation 81 'store' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 82 'br' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:36]   --->   Operation 83 'specregionend' 'empty_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br label %1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 84 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1354_2 = zext i9 %input_w_V_read to i13" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 85 'zext' 'zext_ln1354_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1354_3 = zext i4 %fold_input_ch_V_read to i13" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 86 'zext' 'zext_ln1354_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (4.35ns)   --->   "%mul_ln1354 = mul i13 %zext_ln1354_3, %zext_ln1354_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 87 'mul' 'mul_ln1354' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i9 %input_w_V_read to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 88 'zext' 'zext_ln1354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.82ns)   --->   "%add_ln1354 = add i10 %zext_ln1354, -1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 89 'add' 'add_ln1354' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1354_1 = zext i9 %input_h_V_read to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:75]   --->   Operation 90 'zext' 'zext_ln1354_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.82ns)   --->   "%add_ln1354_1 = add i10 %zext_ln1354_1, -1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:75]   --->   Operation 91 'add' 'add_ln1354_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1354_4 = zext i9 %input_h_V_read to i22" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 92 'zext' 'zext_ln1354_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1354_5 = zext i13 %mul_ln1354 to i22" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 93 'zext' 'zext_ln1354_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1354_1 = mul i22 %zext_ln1354_5, %zext_ln1354_4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 94 'mul' 'mul_ln1354_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (1.77ns)   --->   "%icmp_ln73_3 = icmp ne i10 %add_ln1354, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 95 'icmp' 'icmp_ln73_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.30ns)   --->   "%icmp_ln46 = icmp eq i4 %fold_input_ch_V_read, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 96 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.76ns)   --->   "br label %2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.63>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i22 [ 0, %.preheader.preheader ], [ %add_ln40, %hls_label_3 ]" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 98 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%i_op_assign = phi i9 [ 0, %.preheader.preheader ], [ %select_ln40, %hls_label_3 ]" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 99 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %.preheader.preheader ], [ %select_ln43_1, %hls_label_3 ]" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 100 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i9 [ 0, %.preheader.preheader ], [ %select_ln43, %hls_label_3 ]" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 101 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i4 [ 0, %.preheader.preheader ], [ %input_ch_idx, %hls_label_3 ]"   --->   Operation 102 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %i_op_assign to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 103 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.77ns)   --->   "%icmp_ln73_2 = icmp ne i10 %zext_ln43, %add_ln1354_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 104 'icmp' 'icmp_ln73_2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i9 %i_op_assign_1 to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 105 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.77ns)   --->   "%icmp_ln73_1 = icmp ne i10 %zext_ln46, %add_ln1354" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 106 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln73 = or i1 %icmp_ln73_1, %icmp_ln73_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 107 'or' 'or_ln73' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.44ns)   --->   "%icmp_ln40 = icmp eq i22 %indvar_flatten17, %mul_ln1354_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 108 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (2.25ns)   --->   "%add_ln40 = add i22 %indvar_flatten17, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 109 'add' 'add_ln40' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %3, label %hls_label_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (2.09ns)   --->   "%icmp_ln43 = icmp eq i13 %indvar_flatten, %mul_ln1354" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 111 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln40)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.96ns)   --->   "%select_ln1598 = select i1 %icmp_ln43, i9 0, i9 %i_op_assign_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 112 'select' 'select_ln1598' <Predicate = (!icmp_ln40)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.82ns)   --->   "%add_ln40_1 = add i9 1, %i_op_assign" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 113 'add' 'add_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i9 %add_ln40_1 to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 114 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.77ns)   --->   "%icmp_ln73_4 = icmp ne i10 %zext_ln43_1, %add_ln1354_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 115 'icmp' 'icmp_ln73_4' <Predicate = (!icmp_ln40)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_5)   --->   "%select_ln1598_1 = select i1 %icmp_ln43, i1 %icmp_ln73_4, i1 %icmp_ln73_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 116 'select' 'select_ln1598_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_2)   --->   "%or_ln73_2 = or i1 %icmp_ln73_3, %icmp_ln73_4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 117 'or' 'or_ln73_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1598_2 = select i1 %icmp_ln43, i1 %or_ln73_2, i1 %or_ln73" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 118 'select' 'select_ln1598_2' <Predicate = (!icmp_ln40)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.30ns)   --->   "%icmp_ln46_1 = icmp eq i4 %i_op_assign_2, %fold_input_ch_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 119 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.99ns)   --->   "%select_ln1598_3 = select i1 %icmp_ln43, i1 %icmp_ln46, i1 %icmp_ln46_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 120 'select' 'select_ln1598_3' <Predicate = (!icmp_ln40)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.96ns)   --->   "%select_ln40 = select i1 %icmp_ln43, i9 %add_ln40_1, i9 %i_op_assign" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 121 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.82ns)   --->   "%col_idx = add i9 1, %select_ln1598" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 122 'add' 'col_idx' <Predicate = (!icmp_ln40)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_4)   --->   "%or_ln1598 = or i1 %select_ln1598_3, %icmp_ln43" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 123 'or' 'or_ln1598' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln1598_4 = select i1 %or_ln1598, i4 0, i4 %i_op_assign_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 124 'select' 'select_ln1598_4' <Predicate = (!icmp_ln40)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i9 %col_idx to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 125 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.77ns)   --->   "%icmp_ln73_5 = icmp ne i10 %zext_ln46_1, %add_ln1354" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 126 'icmp' 'icmp_ln73_5' <Predicate = (!icmp_ln40)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_5)   --->   "%or_ln73_3 = or i1 %icmp_ln73_5, %select_ln1598_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 127 'or' 'or_ln73_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1598_5 = select i1 %select_ln1598_3, i1 %or_ln73_3, i1 %select_ln1598_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 128 'select' 'select_ln1598_5' <Predicate = (!icmp_ln40)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.96ns)   --->   "%select_ln43 = select i1 %select_ln1598_3, i9 %col_idx, i9 %select_ln1598" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 129 'select' 'select_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%empty_8 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_a_V_data, i8* %inStream_a_V_keep_V, i8* %inStream_a_V_strb_V, i2* %inStream_a_V_user_V, i1* %inStream_a_V_last_V, i5* %inStream_a_V_id_V, i6* %inStream_a_V_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 130 'read' 'empty_8' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 131 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 132 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 133 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 134 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 5" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 135 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 136 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i64 %tmp_data_1 to i16" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 137 'trunc' 'p_Val2_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 16, i32 31)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 138 'partselect' 'p_Val2_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 32, i32 47)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 139 'partselect' 'p_Val2_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 48, i32 63)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 140 'partselect' 'p_Val2_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%empty_9 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 141 'read' 'empty_9' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_data_2 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_9, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 142 'extractvalue' 'tmp_data_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%p_Val2_1 = trunc i64 %tmp_data_2 to i16" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 143 'trunc' 'p_Val2_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_2, i32 16, i32 31)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 144 'partselect' 'p_Val2_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_2, i32 32, i32 47)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 145 'partselect' 'p_Val2_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_2, i32 48, i32 63)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 146 'partselect' 'p_Val2_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 147 'sext' 'lhs_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_1 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 148 'sext' 'rhs_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %rhs_V, %lhs_V" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 149 'add' 'ret_V' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 150 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.07ns)   --->   "%p_Val2_6 = add i16 %p_Val2_s, %p_Val2_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 151 'add' 'p_Val2_6' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 152 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_1, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 153 'xor' 'xor_ln786' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 154 'and' 'underflow' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node output_acc_0_V)   --->   "%xor_ln340_4 = xor i1 %p_Result_s, %p_Result_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 155 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node output_acc_0_V)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 156 'xor' 'xor_ln340' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node output_acc_0_V)   --->   "%or_ln340 = or i1 %p_Result_1, %xor_ln340" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 157 'or' 'or_ln340' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node output_acc_0_V)   --->   "%select_ln340 = select i1 %xor_ln340_4, i16 32767, i16 %p_Val2_6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 158 'select' 'select_ln340' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 159 'select' 'select_ln388' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%output_acc_0_V = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 160 'select' 'output_acc_0_V' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %p_Val2_4 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 161 'sext' 'lhs_V_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i16 %p_Val2_5 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 162 'sext' 'rhs_V_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (2.07ns)   --->   "%ret_V_1 = add nsw i17 %rhs_V_1, %lhs_V_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 163 'add' 'ret_V_1' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_1, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 164 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (2.07ns)   --->   "%p_Val2_10 = add i16 %p_Val2_4, %p_Val2_5" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 165 'add' 'p_Val2_10' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_10, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 166 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %p_Result_3, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 167 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_2, %xor_ln786_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 168 'and' 'underflow_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node output_acc_1_V)   --->   "%xor_ln340_5 = xor i1 %p_Result_2, %p_Result_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 169 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node output_acc_1_V)   --->   "%xor_ln340_1 = xor i1 %p_Result_2, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 170 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node output_acc_1_V)   --->   "%or_ln340_1 = or i1 %p_Result_3, %xor_ln340_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 171 'or' 'or_ln340_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node output_acc_1_V)   --->   "%select_ln340_1 = select i1 %xor_ln340_5, i16 32767, i16 %p_Val2_10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 172 'select' 'select_ln340_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i16 -32768, i16 %p_Val2_10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 173 'select' 'select_ln388_1' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%output_acc_1_V = select i1 %or_ln340_1, i16 %select_ln340_1, i16 %select_ln388_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 174 'select' 'output_acc_1_V' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %p_Val2_8 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 175 'sext' 'lhs_V_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %p_Val2_9 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 176 'sext' 'rhs_V_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (2.07ns)   --->   "%ret_V_2 = add nsw i17 %rhs_V_2, %lhs_V_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 177 'add' 'ret_V_2' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_2, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 178 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (2.07ns)   --->   "%p_Val2_12 = add i16 %p_Val2_8, %p_Val2_9" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 179 'add' 'p_Val2_12' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 180 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %p_Result_5, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 181 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%underflow_2 = and i1 %p_Result_4, %xor_ln786_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 182 'and' 'underflow_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node output_acc_2_V)   --->   "%xor_ln340_6 = xor i1 %p_Result_4, %p_Result_5" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 183 'xor' 'xor_ln340_6' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node output_acc_2_V)   --->   "%xor_ln340_2 = xor i1 %p_Result_4, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 184 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node output_acc_2_V)   --->   "%or_ln340_2 = or i1 %p_Result_5, %xor_ln340_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 185 'or' 'or_ln340_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node output_acc_2_V)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i16 32767, i16 %p_Val2_12" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 186 'select' 'select_ln340_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %underflow_2, i16 -32768, i16 %p_Val2_12" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 187 'select' 'select_ln388_2' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%output_acc_2_V = select i1 %or_ln340_2, i16 %select_ln340_2, i16 %select_ln388_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 188 'select' 'output_acc_2_V' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %p_Val2_13 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 189 'sext' 'lhs_V_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_2 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 190 'sext' 'rhs_V_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (2.07ns)   --->   "%ret_V_3 = add nsw i17 %rhs_V_3, %lhs_V_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 191 'add' 'ret_V_3' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_3, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 192 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (2.07ns)   --->   "%p_Val2_15 = add i16 %p_Val2_13, %p_Val2_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 193 'add' 'p_Val2_15' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 194 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %p_Result_7, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 195 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%underflow_3 = and i1 %p_Result_6, %xor_ln786_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 196 'and' 'underflow_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node output_acc_3_V)   --->   "%xor_ln340_7 = xor i1 %p_Result_6, %p_Result_7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 197 'xor' 'xor_ln340_7' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node output_acc_3_V)   --->   "%xor_ln340_3 = xor i1 %p_Result_6, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 198 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node output_acc_3_V)   --->   "%or_ln340_3 = or i1 %p_Result_7, %xor_ln340_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 199 'or' 'or_ln340_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node output_acc_3_V)   --->   "%select_ln340_3 = select i1 %xor_ln340_7, i16 32767, i16 %p_Val2_15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 200 'select' 'select_ln340_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %underflow_3, i16 -32768, i16 %p_Val2_15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 201 'select' 'select_ln388_3' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.97ns) (out node of the LUT)   --->   "%output_acc_3_V = select i1 %or_ln340_3, i16 %select_ln340_3, i16 %select_ln388_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 202 'select' 'output_acc_3_V' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln1598_4, i1 false)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 203 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i5 %shl_ln1 to i64" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 204 'zext' 'zext_ln63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%kernel_bias_fp_0_V_2 = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln63" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 205 'getelementptr' 'kernel_bias_fp_0_V_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 206 [2/2] (2.32ns)   --->   "%kernel_bias_fp_0_V_3 = load i16* %kernel_bias_fp_0_V_2, align 8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 206 'load' 'kernel_bias_fp_0_V_3' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%kernel_bias_fp_1_V_2 = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln63" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 207 'getelementptr' 'kernel_bias_fp_1_V_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 208 [2/2] (2.32ns)   --->   "%kernel_bias_fp_1_V_3 = load i16* %kernel_bias_fp_1_V_2, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 208 'load' 'kernel_bias_fp_1_V_3' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln65 = or i5 %shl_ln1, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 209 'or' 'or_ln65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %or_ln65 to i64" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 210 'zext' 'zext_ln65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%kernel_bias_fp_0_V_4 = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln65" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 211 'getelementptr' 'kernel_bias_fp_0_V_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 212 [2/2] (2.32ns)   --->   "%kernel_bias_fp_0_V_5 = load i16* %kernel_bias_fp_0_V_4, align 4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 212 'load' 'kernel_bias_fp_0_V_5' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%kernel_bias_fp_1_V_4 = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln65" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 213 'getelementptr' 'kernel_bias_fp_1_V_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 214 [2/2] (2.32ns)   --->   "%kernel_bias_fp_1_V_5 = load i16* %kernel_bias_fp_1_V_4, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 214 'load' 'kernel_bias_fp_1_V_5' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 215 [1/1] (1.30ns)   --->   "%icmp_ln73 = icmp ne i4 %select_ln1598_4, 7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 215 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln40)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V)   --->   "%or_ln73_1 = or i1 %select_ln1598_5, %icmp_ln73" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 216 'or' 'or_ln73_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_last_V = xor i1 %or_ln73_1, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 217 'xor' 'tmp_last_V' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (1.73ns)   --->   "%input_ch_idx = add i4 1, %select_ln1598_4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 218 'add' 'input_ch_idx' <Predicate = (!icmp_ln40)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (1.67ns)   --->   "%add_ln43_1 = add i13 1, %indvar_flatten" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 219 'add' 'add_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.69ns)   --->   "%select_ln43_1 = select i1 %icmp_ln43, i13 1, i13 %add_ln43_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 220 'select' 'select_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.35>
ST_6 : Operation 221 [1/2] (2.32ns)   --->   "%kernel_bias_fp_0_V_3 = load i16* %kernel_bias_fp_0_V_2, align 8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 221 'load' 'kernel_bias_fp_0_V_3' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 222 [4/4] (4.03ns)   --->   "%tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 222 'call' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln40)> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 223 [1/2] (2.32ns)   --->   "%kernel_bias_fp_1_V_3 = load i16* %kernel_bias_fp_1_V_2, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 223 'load' 'kernel_bias_fp_1_V_3' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 224 [4/4] (4.03ns)   --->   "%tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 224 'call' 'tmp_data_sub_data_1_1' <Predicate = (!icmp_ln40)> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 225 [1/2] (2.32ns)   --->   "%kernel_bias_fp_0_V_5 = load i16* %kernel_bias_fp_0_V_4, align 4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 225 'load' 'kernel_bias_fp_0_V_5' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 226 [4/4] (4.03ns)   --->   "%tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 226 'call' 'tmp_data_sub_data_2_1' <Predicate = (!icmp_ln40)> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 227 [1/2] (2.32ns)   --->   "%kernel_bias_fp_1_V_5 = load i16* %kernel_bias_fp_1_V_4, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 227 'load' 'kernel_bias_fp_1_V_5' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 228 [4/4] (4.03ns)   --->   "%tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 228 'call' 'tmp_data_sub_data_3_1' <Predicate = (!icmp_ln40)> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.03>
ST_7 : Operation 229 [3/4] (7.03ns)   --->   "%tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 229 'call' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 230 [3/4] (7.03ns)   --->   "%tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 230 'call' 'tmp_data_sub_data_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 231 [3/4] (7.03ns)   --->   "%tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 231 'call' 'tmp_data_sub_data_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 232 [3/4] (7.03ns)   --->   "%tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 232 'call' 'tmp_data_sub_data_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.03>
ST_8 : Operation 233 [2/4] (7.03ns)   --->   "%tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 233 'call' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 234 [2/4] (7.03ns)   --->   "%tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 234 'call' 'tmp_data_sub_data_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 235 [2/4] (7.03ns)   --->   "%tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 235 'call' 'tmp_data_sub_data_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 236 [2/4] (7.03ns)   --->   "%tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 236 'call' 'tmp_data_sub_data_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.03>
ST_9 : Operation 237 [1/4] (7.03ns)   --->   "%tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 237 'call' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 238 [1/4] (7.03ns)   --->   "%tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 238 'call' 'tmp_data_sub_data_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 239 [1/4] (7.03ns)   --->   "%tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 239 'call' 'tmp_data_sub_data_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 240 [1/4] (7.03ns)   --->   "%tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 240 'call' 'tmp_data_sub_data_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_data_3 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %tmp_data_sub_data_3_1, i16 %tmp_data_sub_data_2_1, i16 %tmp_data_sub_data_1_1, i16 %tmp_data_sub_data_0_s)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:83]   --->   Operation 241 'bitconcatenate' 'tmp_data_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 242 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_3, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:83]   --->   Operation 242 'write' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 692224, i64 692224, i64 692224)"   --->   Operation 243 'speclooptripcount' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:47]   --->   Operation 244 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:49]   --->   Operation 245 'specpipeline' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 246 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_3, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:83]   --->   Operation 246 'write' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_3)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:85]   --->   Operation 247 'specregionend' 'empty_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "br label %2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 248 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "ret void" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:89]   --->   Operation 249 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_a_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_h_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_w_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fold_input_ch_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leaky_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_en_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
bias_en_V_read         (read             ) [ 001111111110]
leaky_V_read           (read             ) [ 001111111110]
fold_input_ch_V_read   (read             ) [ 001111111110]
input_w_V_read         (read             ) [ 001110000000]
input_h_V_read         (read             ) [ 001110000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 000000000000]
kernel_bias_fp_0_V     (alloca           ) [ 001111111110]
kernel_bias_fp_1_V     (alloca           ) [ 001111111110]
specinterface_ln10     (specinterface    ) [ 000000000000]
specinterface_ln11     (specinterface    ) [ 000000000000]
specinterface_ln12     (specinterface    ) [ 000000000000]
specinterface_ln13     (specinterface    ) [ 000000000000]
specinterface_ln14     (specinterface    ) [ 000000000000]
specinterface_ln15     (specinterface    ) [ 000000000000]
specinterface_ln16     (specinterface    ) [ 000000000000]
specinterface_ln17     (specinterface    ) [ 000000000000]
specinterface_ln18     (specinterface    ) [ 000000000000]
br_ln23                (br               ) [ 011000000000]
t_V                    (phi              ) [ 001000000000]
icmp_ln23              (icmp             ) [ 001000000000]
i_V                    (add              ) [ 011000000000]
br_ln23                (br               ) [ 000000000000]
tmp                    (specregionbegin  ) [ 000000000000]
speclooptripcount_ln25 (speclooptripcount) [ 000000000000]
specpipeline_ln26      (specpipeline     ) [ 000000000000]
br_ln27                (br               ) [ 000000000000]
empty                  (read             ) [ 000000000000]
tmp_data               (extractvalue     ) [ 000000000000]
trunc_ln203            (trunc            ) [ 000000000000]
tmp_data_sub_data_1_s  (partselect       ) [ 000000000000]
tmp_data_sub_data_2_s  (partselect       ) [ 000000000000]
tmp_data_sub_data_3_s  (partselect       ) [ 000000000000]
tmp_1                  (bitconcatenate   ) [ 000000000000]
zext_ln203             (zext             ) [ 000000000000]
kernel_bias_fp_0_V_s   (getelementptr    ) [ 000000000000]
store_ln31             (store            ) [ 000000000000]
kernel_bias_fp_1_V_s   (getelementptr    ) [ 000000000000]
store_ln32             (store            ) [ 000000000000]
or_ln203               (or               ) [ 000000000000]
zext_ln203_1           (zext             ) [ 000000000000]
kernel_bias_fp_0_V_1   (getelementptr    ) [ 000000000000]
store_ln33             (store            ) [ 000000000000]
kernel_bias_fp_1_V_1   (getelementptr    ) [ 000000000000]
store_ln34             (store            ) [ 000000000000]
br_ln35                (br               ) [ 000000000000]
empty_7                (specregionend    ) [ 000000000000]
br_ln23                (br               ) [ 011000000000]
zext_ln1354_2          (zext             ) [ 000000000000]
zext_ln1354_3          (zext             ) [ 000000000000]
mul_ln1354             (mul              ) [ 000011111110]
zext_ln1354            (zext             ) [ 000000000000]
add_ln1354             (add              ) [ 000001111110]
zext_ln1354_1          (zext             ) [ 000000000000]
add_ln1354_1           (add              ) [ 000001111110]
zext_ln1354_4          (zext             ) [ 000000000000]
zext_ln1354_5          (zext             ) [ 000000000000]
mul_ln1354_1           (mul              ) [ 000001111110]
icmp_ln73_3            (icmp             ) [ 000001111110]
icmp_ln46              (icmp             ) [ 000001111110]
br_ln40                (br               ) [ 000011111110]
indvar_flatten17       (phi              ) [ 000001000000]
i_op_assign            (phi              ) [ 000001000000]
indvar_flatten         (phi              ) [ 000001000000]
i_op_assign_1          (phi              ) [ 000001000000]
i_op_assign_2          (phi              ) [ 000001000000]
zext_ln43              (zext             ) [ 000000000000]
icmp_ln73_2            (icmp             ) [ 000000000000]
zext_ln46              (zext             ) [ 000000000000]
icmp_ln73_1            (icmp             ) [ 000000000000]
or_ln73                (or               ) [ 000000000000]
icmp_ln40              (icmp             ) [ 000001111110]
add_ln40               (add              ) [ 000011111110]
br_ln40                (br               ) [ 000000000000]
icmp_ln43              (icmp             ) [ 000000000000]
select_ln1598          (select           ) [ 000000000000]
add_ln40_1             (add              ) [ 000000000000]
zext_ln43_1            (zext             ) [ 000000000000]
icmp_ln73_4            (icmp             ) [ 000000000000]
select_ln1598_1        (select           ) [ 000000000000]
or_ln73_2              (or               ) [ 000000000000]
select_ln1598_2        (select           ) [ 000000000000]
icmp_ln46_1            (icmp             ) [ 000000000000]
select_ln1598_3        (select           ) [ 000000000000]
select_ln40            (select           ) [ 000011111110]
col_idx                (add              ) [ 000000000000]
or_ln1598              (or               ) [ 000000000000]
select_ln1598_4        (select           ) [ 000000000000]
zext_ln46_1            (zext             ) [ 000000000000]
icmp_ln73_5            (icmp             ) [ 000000000000]
or_ln73_3              (or               ) [ 000000000000]
select_ln1598_5        (select           ) [ 000000000000]
select_ln43            (select           ) [ 000011111110]
empty_8                (read             ) [ 000000000000]
tmp_data_1             (extractvalue     ) [ 000000000000]
tmp_keep_V             (extractvalue     ) [ 000001111110]
tmp_strb_V             (extractvalue     ) [ 000001111110]
tmp_user_V             (extractvalue     ) [ 000001111110]
tmp_id_V               (extractvalue     ) [ 000001111110]
tmp_dest_V             (extractvalue     ) [ 000001111110]
p_Val2_s               (trunc            ) [ 000000000000]
p_Val2_4               (partselect       ) [ 000000000000]
p_Val2_8               (partselect       ) [ 000000000000]
p_Val2_13              (partselect       ) [ 000000000000]
empty_9                (read             ) [ 000000000000]
tmp_data_2             (extractvalue     ) [ 000000000000]
p_Val2_1               (trunc            ) [ 000000000000]
p_Val2_5               (partselect       ) [ 000000000000]
p_Val2_9               (partselect       ) [ 000000000000]
p_Val2_2               (partselect       ) [ 000000000000]
lhs_V                  (sext             ) [ 000000000000]
rhs_V                  (sext             ) [ 000000000000]
ret_V                  (add              ) [ 000000000000]
p_Result_s             (bitselect        ) [ 000000000000]
p_Val2_6               (add              ) [ 000000000000]
p_Result_1             (bitselect        ) [ 000000000000]
xor_ln786              (xor              ) [ 000000000000]
underflow              (and              ) [ 000000000000]
xor_ln340_4            (xor              ) [ 000000000000]
xor_ln340              (xor              ) [ 000000000000]
or_ln340               (or               ) [ 000000000000]
select_ln340           (select           ) [ 000000000000]
select_ln388           (select           ) [ 000000000000]
output_acc_0_V         (select           ) [ 000001111100]
lhs_V_1                (sext             ) [ 000000000000]
rhs_V_1                (sext             ) [ 000000000000]
ret_V_1                (add              ) [ 000000000000]
p_Result_2             (bitselect        ) [ 000000000000]
p_Val2_10              (add              ) [ 000000000000]
p_Result_3             (bitselect        ) [ 000000000000]
xor_ln786_1            (xor              ) [ 000000000000]
underflow_1            (and              ) [ 000000000000]
xor_ln340_5            (xor              ) [ 000000000000]
xor_ln340_1            (xor              ) [ 000000000000]
or_ln340_1             (or               ) [ 000000000000]
select_ln340_1         (select           ) [ 000000000000]
select_ln388_1         (select           ) [ 000000000000]
output_acc_1_V         (select           ) [ 000001111100]
lhs_V_2                (sext             ) [ 000000000000]
rhs_V_2                (sext             ) [ 000000000000]
ret_V_2                (add              ) [ 000000000000]
p_Result_4             (bitselect        ) [ 000000000000]
p_Val2_12              (add              ) [ 000000000000]
p_Result_5             (bitselect        ) [ 000000000000]
xor_ln786_2            (xor              ) [ 000000000000]
underflow_2            (and              ) [ 000000000000]
xor_ln340_6            (xor              ) [ 000000000000]
xor_ln340_2            (xor              ) [ 000000000000]
or_ln340_2             (or               ) [ 000000000000]
select_ln340_2         (select           ) [ 000000000000]
select_ln388_2         (select           ) [ 000000000000]
output_acc_2_V         (select           ) [ 000001111100]
lhs_V_3                (sext             ) [ 000000000000]
rhs_V_3                (sext             ) [ 000000000000]
ret_V_3                (add              ) [ 000000000000]
p_Result_6             (bitselect        ) [ 000000000000]
p_Val2_15              (add              ) [ 000000000000]
p_Result_7             (bitselect        ) [ 000000000000]
xor_ln786_3            (xor              ) [ 000000000000]
underflow_3            (and              ) [ 000000000000]
xor_ln340_7            (xor              ) [ 000000000000]
xor_ln340_3            (xor              ) [ 000000000000]
or_ln340_3             (or               ) [ 000000000000]
select_ln340_3         (select           ) [ 000000000000]
select_ln388_3         (select           ) [ 000000000000]
output_acc_3_V         (select           ) [ 000001111100]
shl_ln1                (bitconcatenate   ) [ 000000000000]
zext_ln63              (zext             ) [ 000000000000]
kernel_bias_fp_0_V_2   (getelementptr    ) [ 000001100000]
kernel_bias_fp_1_V_2   (getelementptr    ) [ 000001100000]
or_ln65                (or               ) [ 000000000000]
zext_ln65              (zext             ) [ 000000000000]
kernel_bias_fp_0_V_4   (getelementptr    ) [ 000001100000]
kernel_bias_fp_1_V_4   (getelementptr    ) [ 000001100000]
icmp_ln73              (icmp             ) [ 000000000000]
or_ln73_1              (or               ) [ 000000000000]
tmp_last_V             (xor              ) [ 000001111110]
input_ch_idx           (add              ) [ 000011111110]
add_ln43_1             (add              ) [ 000000000000]
select_ln43_1          (select           ) [ 000011111110]
kernel_bias_fp_0_V_3   (load             ) [ 000001011100]
kernel_bias_fp_1_V_3   (load             ) [ 000001011100]
kernel_bias_fp_0_V_5   (load             ) [ 000001011100]
kernel_bias_fp_1_V_5   (load             ) [ 000001011100]
tmp_data_sub_data_0_s  (call             ) [ 000000000000]
tmp_data_sub_data_1_1  (call             ) [ 000000000000]
tmp_data_sub_data_2_1  (call             ) [ 000000000000]
tmp_data_sub_data_3_1  (call             ) [ 000000000000]
tmp_data_3             (bitconcatenate   ) [ 000001000010]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000]
tmp_3                  (specregionbegin  ) [ 000000000000]
specpipeline_ln49      (specpipeline     ) [ 000000000000]
write_ln83             (write            ) [ 000000000000]
empty_10               (specregionend    ) [ 000000000000]
br_ln46                (br               ) [ 000011111110]
ret_ln89               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_a_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_a_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_a_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_a_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_a_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_a_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_a_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inStream_b_V_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_data"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inStream_b_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inStream_b_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inStream_b_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="inStream_b_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inStream_b_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="inStream_b_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="outStream_V_data">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="input_h_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_h_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="input_w_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_w_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="fold_input_ch_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fold_input_ch_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="leaky_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leaky_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="bias_en_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_en_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="yolo_acc_top_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="post_process_unit"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="164" class="1004" name="kernel_bias_fp_0_V_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_bias_fp_0_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="kernel_bias_fp_1_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_bias_fp_1_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="bias_en_V_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_en_V_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="leaky_V_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leaky_V_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="fold_input_ch_V_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="0"/>
<pin id="187" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fold_input_ch_V_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="input_w_V_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="0" index="1" bw="9" slack="0"/>
<pin id="193" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_w_V_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_h_V_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="9" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_h_V_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="94" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="0" index="3" bw="8" slack="0"/>
<pin id="207" dir="0" index="4" bw="2" slack="0"/>
<pin id="208" dir="0" index="5" bw="1" slack="0"/>
<pin id="209" dir="0" index="6" bw="5" slack="0"/>
<pin id="210" dir="0" index="7" bw="6" slack="0"/>
<pin id="211" dir="1" index="8" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 empty_9/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_8_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="94" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="0" index="3" bw="8" slack="0"/>
<pin id="225" dir="0" index="4" bw="2" slack="0"/>
<pin id="226" dir="0" index="5" bw="1" slack="0"/>
<pin id="227" dir="0" index="6" bw="5" slack="0"/>
<pin id="228" dir="0" index="7" bw="6" slack="0"/>
<pin id="229" dir="1" index="8" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_8/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="8" slack="0"/>
<pin id="243" dir="0" index="4" bw="2" slack="0"/>
<pin id="244" dir="0" index="5" bw="1" slack="0"/>
<pin id="245" dir="0" index="6" bw="5" slack="0"/>
<pin id="246" dir="0" index="7" bw="6" slack="0"/>
<pin id="247" dir="0" index="8" bw="64" slack="0"/>
<pin id="248" dir="0" index="9" bw="8" slack="4"/>
<pin id="249" dir="0" index="10" bw="8" slack="4"/>
<pin id="250" dir="0" index="11" bw="2" slack="4"/>
<pin id="251" dir="0" index="12" bw="1" slack="4"/>
<pin id="252" dir="0" index="13" bw="5" slack="4"/>
<pin id="253" dir="0" index="14" bw="6" slack="4"/>
<pin id="254" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="kernel_bias_fp_0_V_s_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_0_V_s/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="0"/>
<pin id="293" dir="0" index="4" bw="4" slack="0"/>
<pin id="294" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="295" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="16" slack="0"/>
<pin id="296" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln31/2 store_ln33/2 kernel_bias_fp_0_V_3/5 kernel_bias_fp_0_V_5/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="kernel_bias_fp_1_V_s_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_1_V_s/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="16" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="0"/>
<pin id="304" dir="0" index="4" bw="4" slack="0"/>
<pin id="305" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="16" slack="0"/>
<pin id="307" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln32/2 store_ln34/2 kernel_bias_fp_1_V_3/5 kernel_bias_fp_1_V_5/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="kernel_bias_fp_0_V_1_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_0_V_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="kernel_bias_fp_1_V_1_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_1_V_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="kernel_bias_fp_0_V_2_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_0_V_2/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="kernel_bias_fp_1_V_2_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_1_V_2/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="kernel_bias_fp_0_V_4_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="5" slack="0"/>
<pin id="327" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_0_V_4/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="kernel_bias_fp_1_V_4_gep_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="5" slack="0"/>
<pin id="334" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_bias_fp_1_V_4/5 "/>
</bind>
</comp>

<comp id="337" class="1005" name="t_V_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="1"/>
<pin id="339" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="t_V_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="indvar_flatten17_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="22" slack="1"/>
<pin id="350" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="indvar_flatten17_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="22" slack="0"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/5 "/>
</bind>
</comp>

<comp id="359" class="1005" name="i_op_assign_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="1"/>
<pin id="361" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_op_assign_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="9" slack="0"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign/5 "/>
</bind>
</comp>

<comp id="370" class="1005" name="indvar_flatten_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="13" slack="1"/>
<pin id="372" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="indvar_flatten_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="13" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_op_assign_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="1"/>
<pin id="383" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="i_op_assign_1_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="9" slack="0"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_1/5 "/>
</bind>
</comp>

<comp id="392" class="1005" name="i_op_assign_2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="1"/>
<pin id="394" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="i_op_assign_2_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="4" slack="0"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_op_assign_2/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_post_process_unit_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="1"/>
<pin id="406" dir="0" index="2" bw="16" slack="0"/>
<pin id="407" dir="0" index="3" bw="1" slack="5"/>
<pin id="408" dir="0" index="4" bw="1" slack="5"/>
<pin id="409" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_data_sub_data_0_s/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_post_process_unit_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="1"/>
<pin id="415" dir="0" index="2" bw="16" slack="0"/>
<pin id="416" dir="0" index="3" bw="1" slack="5"/>
<pin id="417" dir="0" index="4" bw="1" slack="5"/>
<pin id="418" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_data_sub_data_1_1/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_post_process_unit_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="1"/>
<pin id="424" dir="0" index="2" bw="16" slack="0"/>
<pin id="425" dir="0" index="3" bw="1" slack="5"/>
<pin id="426" dir="0" index="4" bw="1" slack="5"/>
<pin id="427" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_data_sub_data_2_1/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_post_process_unit_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="1"/>
<pin id="433" dir="0" index="2" bw="16" slack="0"/>
<pin id="434" dir="0" index="3" bw="1" slack="5"/>
<pin id="435" dir="0" index="4" bw="1" slack="5"/>
<pin id="436" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_data_sub_data_3_1/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="94" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/2 tmp_data_2/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="0" index="1" bw="64" slack="0"/>
<pin id="446" dir="0" index="2" bw="6" slack="0"/>
<pin id="447" dir="0" index="3" bw="6" slack="0"/>
<pin id="448" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_1_s/2 p_Val2_5/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="0" index="1" bw="64" slack="0"/>
<pin id="457" dir="0" index="2" bw="7" slack="0"/>
<pin id="458" dir="0" index="3" bw="7" slack="0"/>
<pin id="459" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_2_s/2 p_Val2_9/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="64" slack="0"/>
<pin id="468" dir="0" index="2" bw="7" slack="0"/>
<pin id="469" dir="0" index="3" bw="7" slack="0"/>
<pin id="470" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_data_sub_data_3_s/2 p_Val2_2/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln23_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="1"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="i_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln203_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="64" slack="0"/>
<pin id="489" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="5" slack="0"/>
<pin id="494" dir="0" index="1" bw="4" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln203_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="or_ln203_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="5" slack="0"/>
<pin id="509" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln203/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln203_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln1354_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="2"/>
<pin id="520" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354_2/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln1354_3_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="2"/>
<pin id="523" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354_3/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="mul_ln1354_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="9" slack="0"/>
<pin id="527" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1354/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln1354_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="9" slack="3"/>
<pin id="532" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="add_ln1354_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1354/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln1354_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="9" slack="3"/>
<pin id="541" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354_1/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln1354_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1354_1/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln1354_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="9" slack="3"/>
<pin id="550" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354_4/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln1354_5_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="13" slack="1"/>
<pin id="553" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1354_5/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln73_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="0"/>
<pin id="556" dir="0" index="1" bw="10" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_3/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln46_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="3"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln43_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="9" slack="0"/>
<pin id="567" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="icmp_ln73_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="10" slack="0"/>
<pin id="571" dir="0" index="1" bw="10" slack="1"/>
<pin id="572" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_2/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln46_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="9" slack="0"/>
<pin id="576" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_ln73_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="0" index="1" bw="10" slack="1"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="or_ln73_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln40_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="22" slack="0"/>
<pin id="591" dir="0" index="1" bw="22" slack="1"/>
<pin id="592" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln40_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="22" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln43_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="13" slack="0"/>
<pin id="602" dir="0" index="1" bw="13" slack="2"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln1598_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="9" slack="0"/>
<pin id="608" dir="0" index="2" bw="9" slack="0"/>
<pin id="609" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1598/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln40_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="9" slack="0"/>
<pin id="616" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln43_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="9" slack="0"/>
<pin id="621" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="icmp_ln73_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="0" index="1" bw="10" slack="1"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_4/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln1598_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1598_1/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln73_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_2/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="select_ln1598_2_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="0" index="2" bw="1" slack="0"/>
<pin id="645" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1598_2/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln46_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="0"/>
<pin id="651" dir="0" index="1" bw="4" slack="4"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="select_ln1598_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="1"/>
<pin id="657" dir="0" index="2" bw="1" slack="0"/>
<pin id="658" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1598_3/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="select_ln40_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="9" slack="0"/>
<pin id="664" dir="0" index="2" bw="9" slack="0"/>
<pin id="665" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="col_idx_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="9" slack="0"/>
<pin id="672" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_idx/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="or_ln1598_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1598/5 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln1598_4_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="4" slack="0"/>
<pin id="684" dir="0" index="2" bw="4" slack="0"/>
<pin id="685" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1598_4/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln46_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="9" slack="0"/>
<pin id="691" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln73_5_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="10" slack="0"/>
<pin id="695" dir="0" index="1" bw="10" slack="1"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_5/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln73_3_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_3/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln1598_5_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="1" slack="0"/>
<pin id="708" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1598_5/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln43_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="9" slack="0"/>
<pin id="715" dir="0" index="2" bw="9" slack="0"/>
<pin id="716" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="tmp_data_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="94" slack="0"/>
<pin id="722" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_keep_V_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="94" slack="0"/>
<pin id="726" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_strb_V_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="94" slack="0"/>
<pin id="730" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_user_V_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="94" slack="0"/>
<pin id="734" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_id_V_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="94" slack="0"/>
<pin id="738" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/5 "/>
</bind>
</comp>

<comp id="740" class="1004" name="tmp_dest_V_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="94" slack="0"/>
<pin id="742" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_Val2_s_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="64" slack="0"/>
<pin id="746" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="748" class="1004" name="p_Val2_4_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="0"/>
<pin id="750" dir="0" index="1" bw="64" slack="0"/>
<pin id="751" dir="0" index="2" bw="6" slack="0"/>
<pin id="752" dir="0" index="3" bw="6" slack="0"/>
<pin id="753" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="758" class="1004" name="p_Val2_8_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="0"/>
<pin id="760" dir="0" index="1" bw="64" slack="0"/>
<pin id="761" dir="0" index="2" bw="7" slack="0"/>
<pin id="762" dir="0" index="3" bw="7" slack="0"/>
<pin id="763" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_8/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="p_Val2_13_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="0"/>
<pin id="770" dir="0" index="1" bw="64" slack="0"/>
<pin id="771" dir="0" index="2" bw="7" slack="0"/>
<pin id="772" dir="0" index="3" bw="7" slack="0"/>
<pin id="773" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="p_Val2_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="0"/>
<pin id="780" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="782" class="1004" name="lhs_V_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="rhs_V_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="0"/>
<pin id="788" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/5 "/>
</bind>
</comp>

<comp id="790" class="1004" name="ret_V_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="0"/>
<pin id="793" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="p_Result_s_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="17" slack="0"/>
<pin id="799" dir="0" index="2" bw="6" slack="0"/>
<pin id="800" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_Val2_6_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="0"/>
<pin id="806" dir="0" index="1" bw="16" slack="0"/>
<pin id="807" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_6/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="p_Result_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="16" slack="0"/>
<pin id="813" dir="0" index="2" bw="5" slack="0"/>
<pin id="814" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="xor_ln786_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="underflow_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="xor_ln340_4_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="xor_ln340_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="or_ln340_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="select_ln340_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="16" slack="0"/>
<pin id="851" dir="0" index="2" bw="16" slack="0"/>
<pin id="852" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/5 "/>
</bind>
</comp>

<comp id="856" class="1004" name="select_ln388_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="0"/>
<pin id="858" dir="0" index="1" bw="16" slack="0"/>
<pin id="859" dir="0" index="2" bw="16" slack="0"/>
<pin id="860" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="output_acc_0_V_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="16" slack="0"/>
<pin id="867" dir="0" index="2" bw="16" slack="0"/>
<pin id="868" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_acc_0_V/5 "/>
</bind>
</comp>

<comp id="872" class="1004" name="lhs_V_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="16" slack="0"/>
<pin id="874" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="rhs_V_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="0"/>
<pin id="878" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="880" class="1004" name="ret_V_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="16" slack="0"/>
<pin id="883" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="p_Result_2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="0"/>
<pin id="888" dir="0" index="1" bw="17" slack="0"/>
<pin id="889" dir="0" index="2" bw="6" slack="0"/>
<pin id="890" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_Val2_10_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="0"/>
<pin id="896" dir="0" index="1" bw="16" slack="0"/>
<pin id="897" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="p_Result_3_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="0"/>
<pin id="902" dir="0" index="1" bw="16" slack="0"/>
<pin id="903" dir="0" index="2" bw="5" slack="0"/>
<pin id="904" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="xor_ln786_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/5 "/>
</bind>
</comp>

<comp id="914" class="1004" name="underflow_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="xor_ln340_5_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="xor_ln340_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/5 "/>
</bind>
</comp>

<comp id="932" class="1004" name="or_ln340_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="0"/>
<pin id="934" dir="0" index="1" bw="1" slack="0"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="select_ln340_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="0"/>
<pin id="940" dir="0" index="1" bw="16" slack="0"/>
<pin id="941" dir="0" index="2" bw="16" slack="0"/>
<pin id="942" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/5 "/>
</bind>
</comp>

<comp id="946" class="1004" name="select_ln388_1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="0"/>
<pin id="948" dir="0" index="1" bw="16" slack="0"/>
<pin id="949" dir="0" index="2" bw="16" slack="0"/>
<pin id="950" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="output_acc_1_V_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="1" slack="0"/>
<pin id="956" dir="0" index="1" bw="16" slack="0"/>
<pin id="957" dir="0" index="2" bw="16" slack="0"/>
<pin id="958" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_acc_1_V/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="lhs_V_2_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="16" slack="0"/>
<pin id="964" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_2/5 "/>
</bind>
</comp>

<comp id="966" class="1004" name="rhs_V_2_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="0"/>
<pin id="968" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_2/5 "/>
</bind>
</comp>

<comp id="970" class="1004" name="ret_V_2_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="0" index="1" bw="16" slack="0"/>
<pin id="973" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/5 "/>
</bind>
</comp>

<comp id="976" class="1004" name="p_Result_4_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="17" slack="0"/>
<pin id="979" dir="0" index="2" bw="6" slack="0"/>
<pin id="980" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/5 "/>
</bind>
</comp>

<comp id="984" class="1004" name="p_Val2_12_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="16" slack="0"/>
<pin id="986" dir="0" index="1" bw="16" slack="0"/>
<pin id="987" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_12/5 "/>
</bind>
</comp>

<comp id="990" class="1004" name="p_Result_5_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="16" slack="0"/>
<pin id="993" dir="0" index="2" bw="5" slack="0"/>
<pin id="994" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/5 "/>
</bind>
</comp>

<comp id="998" class="1004" name="xor_ln786_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="1" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/5 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="underflow_2_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_2/5 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="xor_ln340_6_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/5 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="xor_ln340_2_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/5 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="or_ln340_2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/5 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="select_ln340_2_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="16" slack="0"/>
<pin id="1031" dir="0" index="2" bw="16" slack="0"/>
<pin id="1032" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/5 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="select_ln388_2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="1" slack="0"/>
<pin id="1038" dir="0" index="1" bw="16" slack="0"/>
<pin id="1039" dir="0" index="2" bw="16" slack="0"/>
<pin id="1040" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/5 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="output_acc_2_V_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="16" slack="0"/>
<pin id="1047" dir="0" index="2" bw="16" slack="0"/>
<pin id="1048" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_acc_2_V/5 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="lhs_V_3_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="0"/>
<pin id="1054" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/5 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="rhs_V_3_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="0"/>
<pin id="1058" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/5 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="ret_V_3_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="16" slack="0"/>
<pin id="1062" dir="0" index="1" bw="16" slack="0"/>
<pin id="1063" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/5 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="p_Result_6_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="17" slack="0"/>
<pin id="1069" dir="0" index="2" bw="6" slack="0"/>
<pin id="1070" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/5 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="p_Val2_15_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="16" slack="0"/>
<pin id="1076" dir="0" index="1" bw="16" slack="0"/>
<pin id="1077" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="p_Result_7_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="1" slack="0"/>
<pin id="1082" dir="0" index="1" bw="16" slack="0"/>
<pin id="1083" dir="0" index="2" bw="5" slack="0"/>
<pin id="1084" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_7/5 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="xor_ln786_3_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="0"/>
<pin id="1090" dir="0" index="1" bw="1" slack="0"/>
<pin id="1091" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/5 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="underflow_3_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="0"/>
<pin id="1096" dir="0" index="1" bw="1" slack="0"/>
<pin id="1097" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/5 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="xor_ln340_7_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/5 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="xor_ln340_3_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="1" slack="0"/>
<pin id="1109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/5 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="or_ln340_3_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="0"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/5 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="select_ln340_3_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="16" slack="0"/>
<pin id="1121" dir="0" index="2" bw="16" slack="0"/>
<pin id="1122" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/5 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="select_ln388_3_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128" dir="0" index="1" bw="16" slack="0"/>
<pin id="1129" dir="0" index="2" bw="16" slack="0"/>
<pin id="1130" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/5 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="output_acc_3_V_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="16" slack="0"/>
<pin id="1137" dir="0" index="2" bw="16" slack="0"/>
<pin id="1138" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_acc_3_V/5 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="shl_ln1_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="5" slack="0"/>
<pin id="1144" dir="0" index="1" bw="4" slack="0"/>
<pin id="1145" dir="0" index="2" bw="1" slack="0"/>
<pin id="1146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="zext_ln63_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="5" slack="0"/>
<pin id="1152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/5 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="or_ln65_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="5" slack="0"/>
<pin id="1158" dir="0" index="1" bw="5" slack="0"/>
<pin id="1159" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="zext_ln65_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="5" slack="0"/>
<pin id="1164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/5 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="icmp_ln73_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="4" slack="0"/>
<pin id="1170" dir="0" index="1" bw="4" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/5 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="or_ln73_1_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="1" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73_1/5 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="tmp_last_V_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="0"/>
<pin id="1183" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="input_ch_idx_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="1" slack="0"/>
<pin id="1188" dir="0" index="1" bw="4" slack="0"/>
<pin id="1189" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_ch_idx/5 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="add_ln43_1_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="0"/>
<pin id="1194" dir="0" index="1" bw="13" slack="0"/>
<pin id="1195" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/5 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="select_ln43_1_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="0"/>
<pin id="1200" dir="0" index="1" bw="13" slack="0"/>
<pin id="1201" dir="0" index="2" bw="13" slack="0"/>
<pin id="1202" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/5 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="tmp_data_3_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="64" slack="0"/>
<pin id="1208" dir="0" index="1" bw="16" slack="0"/>
<pin id="1209" dir="0" index="2" bw="16" slack="0"/>
<pin id="1210" dir="0" index="3" bw="16" slack="0"/>
<pin id="1211" dir="0" index="4" bw="16" slack="0"/>
<pin id="1212" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_3/9 "/>
</bind>
</comp>

<comp id="1219" class="1007" name="mul_ln1354_1_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="13" slack="0"/>
<pin id="1221" dir="0" index="1" bw="9" slack="0"/>
<pin id="1222" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1354_1/4 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="bias_en_V_read_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="1"/>
<pin id="1227" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="bias_en_V_read "/>
</bind>
</comp>

<comp id="1233" class="1005" name="leaky_V_read_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="5"/>
<pin id="1235" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="leaky_V_read "/>
</bind>
</comp>

<comp id="1241" class="1005" name="fold_input_ch_V_read_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="4" slack="1"/>
<pin id="1243" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fold_input_ch_V_read "/>
</bind>
</comp>

<comp id="1249" class="1005" name="input_w_V_read_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="9" slack="2"/>
<pin id="1251" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="input_w_V_read "/>
</bind>
</comp>

<comp id="1255" class="1005" name="input_h_V_read_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="9" slack="3"/>
<pin id="1257" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="input_h_V_read "/>
</bind>
</comp>

<comp id="1264" class="1005" name="i_V_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="4" slack="0"/>
<pin id="1266" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1269" class="1005" name="mul_ln1354_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="13" slack="1"/>
<pin id="1271" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1354 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="add_ln1354_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="10" slack="1"/>
<pin id="1277" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1354 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="add_ln1354_1_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="10" slack="1"/>
<pin id="1283" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1354_1 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="mul_ln1354_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="22" slack="1"/>
<pin id="1289" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1354_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="icmp_ln73_3_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="1"/>
<pin id="1294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln73_3 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="icmp_ln46_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="1"/>
<pin id="1299" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="icmp_ln40_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="1"/>
<pin id="1304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="add_ln40_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="22" slack="0"/>
<pin id="1308" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="select_ln40_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="9" slack="0"/>
<pin id="1313" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln40 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="select_ln43_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="9" slack="0"/>
<pin id="1318" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln43 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="tmp_keep_V_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="8" slack="4"/>
<pin id="1323" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_strb_V_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="8" slack="4"/>
<pin id="1328" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="1331" class="1005" name="tmp_user_V_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="2" slack="4"/>
<pin id="1333" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="1336" class="1005" name="tmp_id_V_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="5" slack="4"/>
<pin id="1338" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="1341" class="1005" name="tmp_dest_V_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="6" slack="4"/>
<pin id="1343" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="1346" class="1005" name="output_acc_0_V_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="1"/>
<pin id="1348" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_acc_0_V "/>
</bind>
</comp>

<comp id="1351" class="1005" name="output_acc_1_V_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="16" slack="1"/>
<pin id="1353" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_acc_1_V "/>
</bind>
</comp>

<comp id="1356" class="1005" name="output_acc_2_V_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="16" slack="1"/>
<pin id="1358" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_acc_2_V "/>
</bind>
</comp>

<comp id="1361" class="1005" name="output_acc_3_V_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="16" slack="1"/>
<pin id="1363" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_acc_3_V "/>
</bind>
</comp>

<comp id="1366" class="1005" name="kernel_bias_fp_0_V_2_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="4" slack="1"/>
<pin id="1368" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_0_V_2 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="kernel_bias_fp_1_V_2_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="4" slack="1"/>
<pin id="1373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_1_V_2 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="kernel_bias_fp_0_V_4_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="4" slack="1"/>
<pin id="1378" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_0_V_4 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="kernel_bias_fp_1_V_4_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="4" slack="1"/>
<pin id="1383" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_1_V_4 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="tmp_last_V_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="1" slack="4"/>
<pin id="1388" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1391" class="1005" name="input_ch_idx_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="4" slack="0"/>
<pin id="1393" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="input_ch_idx "/>
</bind>
</comp>

<comp id="1396" class="1005" name="select_ln43_1_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="13" slack="0"/>
<pin id="1398" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="select_ln43_1 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="kernel_bias_fp_0_V_3_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="16" slack="1"/>
<pin id="1403" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_0_V_3 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="kernel_bias_fp_1_V_3_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="16" slack="1"/>
<pin id="1408" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_1_V_3 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="kernel_bias_fp_0_V_5_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="16" slack="1"/>
<pin id="1413" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_0_V_5 "/>
</bind>
</comp>

<comp id="1416" class="1005" name="kernel_bias_fp_1_V_5_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="16" slack="1"/>
<pin id="1418" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_bias_fp_1_V_5 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="tmp_data_3_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="64" slack="1"/>
<pin id="1423" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="167"><net_src comp="64" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="64" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="54" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="212"><net_src comp="98" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="202" pin=4"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="202" pin=5"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="202" pin=6"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="202" pin=7"/></net>

<net id="230"><net_src comp="98" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="0" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="220" pin=5"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="220" pin=6"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="220" pin=7"/></net>

<net id="255"><net_src comp="158" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="256"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="238" pin=4"/></net>

<net id="260"><net_src comp="36" pin="0"/><net_sink comp="238" pin=5"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="238" pin=7"/></net>

<net id="268"><net_src comp="118" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="118" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="275" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="118" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="287" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="303"><net_src comp="118" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="314"><net_src comp="118" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="309" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="321"><net_src comp="118" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="316" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="328"><net_src comp="118" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="3"/><net_sink comp="269" pin=2"/></net>

<net id="335"><net_src comp="118" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="330" pin="3"/><net_sink comp="281" pin=2"/></net>

<net id="340"><net_src comp="82" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="128" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="130" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="132" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="384"><net_src comp="130" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="82" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="410"><net_src comp="154" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="269" pin="3"/><net_sink comp="403" pin=2"/></net>

<net id="419"><net_src comp="154" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="281" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="428"><net_src comp="154" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="269" pin="7"/><net_sink comp="421" pin=2"/></net>

<net id="437"><net_src comp="154" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="281" pin="7"/><net_sink comp="430" pin=2"/></net>

<net id="442"><net_src comp="202" pin="8"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="100" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="102" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="104" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="453"><net_src comp="443" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="460"><net_src comp="100" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="439" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="106" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="108" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="464"><net_src comp="454" pin="4"/><net_sink comp="269" pin=4"/></net>

<net id="471"><net_src comp="100" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="439" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="110" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="112" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="475"><net_src comp="465" pin="4"/><net_sink comp="281" pin=4"/></net>

<net id="480"><net_src comp="341" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="341" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="84" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="439" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="497"><net_src comp="114" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="341" pin="4"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="116" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="510"><net_src comp="492" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="120" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="506" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="518" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="124" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="546"><net_src comp="539" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="124" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="558"><net_src comp="533" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="126" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="82" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="363" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="385" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="569" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="352" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="352" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="134" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="374" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="130" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="385" pin="4"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="136" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="363" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="633"><net_src comp="600" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="623" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="569" pin="2"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="623" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="600" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="648"><net_src comp="583" pin="2"/><net_sink comp="641" pin=2"/></net>

<net id="653"><net_src comp="396" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="659"><net_src comp="600" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="649" pin="2"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="600" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="613" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="363" pin="4"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="136" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="605" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="654" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="600" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="686"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="82" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="396" pin="4"/><net_sink comp="681" pin=2"/></net>

<net id="692"><net_src comp="669" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="689" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="628" pin="3"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="654" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="641" pin="3"/><net_sink comp="704" pin=2"/></net>

<net id="717"><net_src comp="654" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="669" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="605" pin="3"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="220" pin="8"/><net_sink comp="720" pin=0"/></net>

<net id="727"><net_src comp="220" pin="8"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="220" pin="8"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="220" pin="8"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="220" pin="8"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="220" pin="8"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="720" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="754"><net_src comp="100" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="720" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="102" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="104" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="764"><net_src comp="100" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="720" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="106" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="108" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="774"><net_src comp="100" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="720" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="110" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="777"><net_src comp="112" pin="0"/><net_sink comp="768" pin=3"/></net>

<net id="781"><net_src comp="439" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="744" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="789"><net_src comp="778" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="786" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="782" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="801"><net_src comp="138" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="102" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="808"><net_src comp="744" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="778" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="815"><net_src comp="140" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="804" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="142" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="822"><net_src comp="810" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="144" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="796" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="818" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="796" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="810" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="796" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="144" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="810" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="836" pin="2"/><net_sink comp="842" pin=1"/></net>

<net id="853"><net_src comp="830" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="146" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="804" pin="2"/><net_sink comp="848" pin=2"/></net>

<net id="861"><net_src comp="824" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="862"><net_src comp="148" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="863"><net_src comp="804" pin="2"/><net_sink comp="856" pin=2"/></net>

<net id="869"><net_src comp="842" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="848" pin="3"/><net_sink comp="864" pin=1"/></net>

<net id="871"><net_src comp="856" pin="3"/><net_sink comp="864" pin=2"/></net>

<net id="875"><net_src comp="748" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="443" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="876" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="872" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="891"><net_src comp="138" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="892"><net_src comp="880" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="893"><net_src comp="102" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="898"><net_src comp="748" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="443" pin="4"/><net_sink comp="894" pin=1"/></net>

<net id="905"><net_src comp="140" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="894" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="907"><net_src comp="142" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="912"><net_src comp="900" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="144" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="886" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="908" pin="2"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="886" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="900" pin="3"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="886" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="144" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="900" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="926" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="943"><net_src comp="920" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="944"><net_src comp="146" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="945"><net_src comp="894" pin="2"/><net_sink comp="938" pin=2"/></net>

<net id="951"><net_src comp="914" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="952"><net_src comp="148" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="953"><net_src comp="894" pin="2"/><net_sink comp="946" pin=2"/></net>

<net id="959"><net_src comp="932" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="960"><net_src comp="938" pin="3"/><net_sink comp="954" pin=1"/></net>

<net id="961"><net_src comp="946" pin="3"/><net_sink comp="954" pin=2"/></net>

<net id="965"><net_src comp="758" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="454" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="966" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="962" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="138" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="970" pin="2"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="102" pin="0"/><net_sink comp="976" pin=2"/></net>

<net id="988"><net_src comp="758" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="454" pin="4"/><net_sink comp="984" pin=1"/></net>

<net id="995"><net_src comp="140" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="984" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="997"><net_src comp="142" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1002"><net_src comp="990" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="144" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="976" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="976" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="990" pin="3"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="976" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="144" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="990" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1033"><net_src comp="1010" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="146" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="984" pin="2"/><net_sink comp="1028" pin=2"/></net>

<net id="1041"><net_src comp="1004" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1042"><net_src comp="148" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1043"><net_src comp="984" pin="2"/><net_sink comp="1036" pin=2"/></net>

<net id="1049"><net_src comp="1022" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1050"><net_src comp="1028" pin="3"/><net_sink comp="1044" pin=1"/></net>

<net id="1051"><net_src comp="1036" pin="3"/><net_sink comp="1044" pin=2"/></net>

<net id="1055"><net_src comp="768" pin="4"/><net_sink comp="1052" pin=0"/></net>

<net id="1059"><net_src comp="465" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1064"><net_src comp="1056" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1052" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1071"><net_src comp="138" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="102" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1078"><net_src comp="768" pin="4"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="465" pin="4"/><net_sink comp="1074" pin=1"/></net>

<net id="1085"><net_src comp="140" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="142" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1092"><net_src comp="1080" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="144" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="1066" pin="3"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="1088" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="1066" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1080" pin="3"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="1066" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="144" pin="0"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="1080" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1117"><net_src comp="1106" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1123"><net_src comp="1100" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="146" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="1074" pin="2"/><net_sink comp="1118" pin=2"/></net>

<net id="1131"><net_src comp="1094" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="148" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="1074" pin="2"/><net_sink comp="1126" pin=2"/></net>

<net id="1139"><net_src comp="1112" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="1118" pin="3"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="1126" pin="3"/><net_sink comp="1134" pin=2"/></net>

<net id="1147"><net_src comp="114" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1148"><net_src comp="681" pin="3"/><net_sink comp="1142" pin=1"/></net>

<net id="1149"><net_src comp="116" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1153"><net_src comp="1142" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1160"><net_src comp="1142" pin="3"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="120" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1165"><net_src comp="1156" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1172"><net_src comp="681" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="150" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="704" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="1168" pin="2"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1185"><net_src comp="144" pin="0"/><net_sink comp="1180" pin=1"/></net>

<net id="1190"><net_src comp="84" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="681" pin="3"/><net_sink comp="1186" pin=1"/></net>

<net id="1196"><net_src comp="152" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1197"><net_src comp="374" pin="4"/><net_sink comp="1192" pin=1"/></net>

<net id="1203"><net_src comp="600" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1204"><net_src comp="152" pin="0"/><net_sink comp="1198" pin=1"/></net>

<net id="1205"><net_src comp="1192" pin="2"/><net_sink comp="1198" pin=2"/></net>

<net id="1213"><net_src comp="156" pin="0"/><net_sink comp="1206" pin=0"/></net>

<net id="1214"><net_src comp="430" pin="5"/><net_sink comp="1206" pin=1"/></net>

<net id="1215"><net_src comp="421" pin="5"/><net_sink comp="1206" pin=2"/></net>

<net id="1216"><net_src comp="412" pin="5"/><net_sink comp="1206" pin=3"/></net>

<net id="1217"><net_src comp="403" pin="5"/><net_sink comp="1206" pin=4"/></net>

<net id="1218"><net_src comp="1206" pin="5"/><net_sink comp="238" pin=8"/></net>

<net id="1223"><net_src comp="551" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="548" pin="1"/><net_sink comp="1219" pin=1"/></net>

<net id="1228"><net_src comp="172" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="412" pin=3"/></net>

<net id="1231"><net_src comp="1225" pin="1"/><net_sink comp="421" pin=3"/></net>

<net id="1232"><net_src comp="1225" pin="1"/><net_sink comp="430" pin=3"/></net>

<net id="1236"><net_src comp="178" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="403" pin=4"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="412" pin=4"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="421" pin=4"/></net>

<net id="1240"><net_src comp="1233" pin="1"/><net_sink comp="430" pin=4"/></net>

<net id="1244"><net_src comp="184" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1247"><net_src comp="1241" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1248"><net_src comp="1241" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="1252"><net_src comp="190" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1258"><net_src comp="196" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1267"><net_src comp="481" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1272"><net_src comp="524" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1274"><net_src comp="1269" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1278"><net_src comp="533" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1284"><net_src comp="542" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1286"><net_src comp="1281" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1290"><net_src comp="1219" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="1295"><net_src comp="554" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1300"><net_src comp="560" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="1305"><net_src comp="589" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1309"><net_src comp="594" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1314"><net_src comp="661" pin="3"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1319"><net_src comp="712" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1324"><net_src comp="724" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="238" pin=9"/></net>

<net id="1329"><net_src comp="728" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="238" pin=10"/></net>

<net id="1334"><net_src comp="732" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="238" pin=11"/></net>

<net id="1339"><net_src comp="736" pin="1"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="238" pin=13"/></net>

<net id="1344"><net_src comp="740" pin="1"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="238" pin=14"/></net>

<net id="1349"><net_src comp="864" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1354"><net_src comp="954" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="1359"><net_src comp="1044" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="1364"><net_src comp="1134" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1369"><net_src comp="309" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1374"><net_src comp="316" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="1379"><net_src comp="323" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1384"><net_src comp="330" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1389"><net_src comp="1180" pin="2"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="238" pin=12"/></net>

<net id="1394"><net_src comp="1186" pin="2"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1399"><net_src comp="1198" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1404"><net_src comp="269" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1409"><net_src comp="281" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="1414"><net_src comp="269" pin="7"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="1419"><net_src comp="281" pin="7"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="1424"><net_src comp="1206" pin="5"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="238" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data | {10 }
	Port: outStream_V_keep_V | {10 }
	Port: outStream_V_strb_V | {10 }
	Port: outStream_V_user_V | {10 }
	Port: outStream_V_last_V | {10 }
	Port: outStream_V_id_V | {10 }
	Port: outStream_V_dest_V | {10 }
 - Input state : 
	Port: yolo_acc_top : inStream_a_V_data | {5 }
	Port: yolo_acc_top : inStream_a_V_keep_V | {5 }
	Port: yolo_acc_top : inStream_a_V_strb_V | {5 }
	Port: yolo_acc_top : inStream_a_V_user_V | {5 }
	Port: yolo_acc_top : inStream_a_V_last_V | {5 }
	Port: yolo_acc_top : inStream_a_V_id_V | {5 }
	Port: yolo_acc_top : inStream_a_V_dest_V | {5 }
	Port: yolo_acc_top : inStream_b_V_data | {2 5 }
	Port: yolo_acc_top : inStream_b_V_keep_V | {2 5 }
	Port: yolo_acc_top : inStream_b_V_strb_V | {2 5 }
	Port: yolo_acc_top : inStream_b_V_user_V | {2 5 }
	Port: yolo_acc_top : inStream_b_V_last_V | {2 5 }
	Port: yolo_acc_top : inStream_b_V_id_V | {2 5 }
	Port: yolo_acc_top : inStream_b_V_dest_V | {2 5 }
	Port: yolo_acc_top : input_h_V | {1 }
	Port: yolo_acc_top : input_w_V | {1 }
	Port: yolo_acc_top : fold_input_ch_V | {1 }
	Port: yolo_acc_top : leaky_V | {1 }
	Port: yolo_acc_top : bias_en_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln23 : 1
		i_V : 1
		br_ln23 : 2
		trunc_ln203 : 1
		tmp_data_sub_data_1_s : 1
		tmp_data_sub_data_2_s : 1
		tmp_data_sub_data_3_s : 1
		tmp_1 : 1
		zext_ln203 : 2
		kernel_bias_fp_0_V_s : 3
		store_ln31 : 4
		kernel_bias_fp_1_V_s : 3
		store_ln32 : 4
		or_ln203 : 2
		zext_ln203_1 : 2
		kernel_bias_fp_0_V_1 : 3
		store_ln33 : 4
		kernel_bias_fp_1_V_1 : 3
		store_ln34 : 4
		empty_7 : 1
	State 3
		mul_ln1354 : 1
	State 4
		add_ln1354 : 1
		add_ln1354_1 : 1
		mul_ln1354_1 : 1
		icmp_ln73_3 : 2
	State 5
		zext_ln43 : 1
		icmp_ln73_2 : 2
		zext_ln46 : 1
		icmp_ln73_1 : 2
		or_ln73 : 3
		icmp_ln40 : 1
		add_ln40 : 1
		br_ln40 : 2
		icmp_ln43 : 1
		select_ln1598 : 2
		add_ln40_1 : 1
		zext_ln43_1 : 2
		icmp_ln73_4 : 3
		select_ln1598_1 : 4
		or_ln73_2 : 4
		select_ln1598_2 : 4
		icmp_ln46_1 : 1
		select_ln1598_3 : 2
		select_ln40 : 2
		col_idx : 3
		or_ln1598 : 3
		select_ln1598_4 : 3
		zext_ln46_1 : 4
		icmp_ln73_5 : 5
		or_ln73_3 : 6
		select_ln1598_5 : 6
		select_ln43 : 4
		p_Val2_s : 1
		p_Val2_4 : 1
		p_Val2_8 : 1
		p_Val2_13 : 1
		p_Val2_1 : 1
		p_Val2_5 : 1
		p_Val2_9 : 1
		p_Val2_2 : 1
		lhs_V : 2
		rhs_V : 2
		ret_V : 3
		p_Result_s : 4
		p_Val2_6 : 2
		p_Result_1 : 3
		xor_ln786 : 4
		underflow : 4
		xor_ln340_4 : 5
		xor_ln340 : 5
		or_ln340 : 5
		select_ln340 : 5
		select_ln388 : 4
		output_acc_0_V : 5
		lhs_V_1 : 2
		rhs_V_1 : 2
		ret_V_1 : 3
		p_Result_2 : 4
		p_Val2_10 : 2
		p_Result_3 : 3
		xor_ln786_1 : 4
		underflow_1 : 4
		xor_ln340_5 : 5
		xor_ln340_1 : 5
		or_ln340_1 : 5
		select_ln340_1 : 5
		select_ln388_1 : 4
		output_acc_1_V : 5
		lhs_V_2 : 2
		rhs_V_2 : 2
		ret_V_2 : 3
		p_Result_4 : 4
		p_Val2_12 : 2
		p_Result_5 : 3
		xor_ln786_2 : 4
		underflow_2 : 4
		xor_ln340_6 : 5
		xor_ln340_2 : 5
		or_ln340_2 : 5
		select_ln340_2 : 5
		select_ln388_2 : 4
		output_acc_2_V : 5
		lhs_V_3 : 2
		rhs_V_3 : 2
		ret_V_3 : 3
		p_Result_6 : 4
		p_Val2_15 : 2
		p_Result_7 : 3
		xor_ln786_3 : 4
		underflow_3 : 4
		xor_ln340_7 : 5
		xor_ln340_3 : 5
		or_ln340_3 : 5
		select_ln340_3 : 5
		select_ln388_3 : 4
		output_acc_3_V : 5
		shl_ln1 : 4
		zext_ln63 : 5
		kernel_bias_fp_0_V_2 : 6
		kernel_bias_fp_0_V_3 : 7
		kernel_bias_fp_1_V_2 : 6
		kernel_bias_fp_1_V_3 : 7
		or_ln65 : 5
		zext_ln65 : 5
		kernel_bias_fp_0_V_4 : 6
		kernel_bias_fp_0_V_5 : 7
		kernel_bias_fp_1_V_4 : 6
		kernel_bias_fp_1_V_5 : 7
		icmp_ln73 : 4
		or_ln73_1 : 7
		tmp_last_V : 7
		input_ch_idx : 4
		add_ln43_1 : 1
		select_ln43_1 : 2
	State 6
		tmp_data_sub_data_0_s : 1
		tmp_data_sub_data_1_1 : 1
		tmp_data_sub_data_2_1 : 1
		tmp_data_sub_data_3_1 : 1
	State 7
	State 8
	State 9
		tmp_data_3 : 1
		write_ln83 : 2
	State 10
		empty_10 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |   grp_post_process_unit_fu_403   |    1    |    65   |   210   |
|   call   |   grp_post_process_unit_fu_412   |    1    |    65   |   210   |
|          |   grp_post_process_unit_fu_421   |    1    |    65   |   210   |
|          |   grp_post_process_unit_fu_430   |    1    |    65   |   210   |
|----------|----------------------------------|---------|---------|---------|
|          |            i_V_fu_481            |    0    |    0    |    13   |
|          |         add_ln1354_fu_533        |    0    |    0    |    15   |
|          |        add_ln1354_1_fu_542       |    0    |    0    |    15   |
|          |          add_ln40_fu_594         |    0    |    0    |    29   |
|          |         add_ln40_1_fu_613        |    0    |    0    |    15   |
|          |          col_idx_fu_669          |    0    |    0    |    15   |
|          |           ret_V_fu_790           |    0    |    0    |    23   |
|    add   |          p_Val2_6_fu_804         |    0    |    0    |    23   |
|          |          ret_V_1_fu_880          |    0    |    0    |    23   |
|          |         p_Val2_10_fu_894         |    0    |    0    |    23   |
|          |          ret_V_2_fu_970          |    0    |    0    |    23   |
|          |         p_Val2_12_fu_984         |    0    |    0    |    23   |
|          |          ret_V_3_fu_1060         |    0    |    0    |    23   |
|          |         p_Val2_15_fu_1074        |    0    |    0    |    23   |
|          |       input_ch_idx_fu_1186       |    0    |    0    |    13   |
|          |        add_ln43_1_fu_1192        |    0    |    0    |    17   |
|----------|----------------------------------|---------|---------|---------|
|          |       select_ln1598_fu_605       |    0    |    0    |    9    |
|          |      select_ln1598_1_fu_628      |    0    |    0    |    2    |
|          |      select_ln1598_2_fu_641      |    0    |    0    |    2    |
|          |      select_ln1598_3_fu_654      |    0    |    0    |    2    |
|          |        select_ln40_fu_661        |    0    |    0    |    9    |
|          |      select_ln1598_4_fu_681      |    0    |    0    |    4    |
|          |      select_ln1598_5_fu_704      |    0    |    0    |    2    |
|          |        select_ln43_fu_712        |    0    |    0    |    9    |
|          |        select_ln340_fu_848       |    0    |    0    |    16   |
|          |        select_ln388_fu_856       |    0    |    0    |    16   |
|  select  |       output_acc_0_V_fu_864      |    0    |    0    |    16   |
|          |       select_ln340_1_fu_938      |    0    |    0    |    16   |
|          |       select_ln388_1_fu_946      |    0    |    0    |    16   |
|          |       output_acc_1_V_fu_954      |    0    |    0    |    16   |
|          |      select_ln340_2_fu_1028      |    0    |    0    |    16   |
|          |      select_ln388_2_fu_1036      |    0    |    0    |    16   |
|          |      output_acc_2_V_fu_1044      |    0    |    0    |    16   |
|          |      select_ln340_3_fu_1118      |    0    |    0    |    16   |
|          |      select_ln388_3_fu_1126      |    0    |    0    |    16   |
|          |      output_acc_3_V_fu_1134      |    0    |    0    |    16   |
|          |       select_ln43_1_fu_1198      |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln23_fu_476         |    0    |    0    |    9    |
|          |        icmp_ln73_3_fu_554        |    0    |    0    |    13   |
|          |         icmp_ln46_fu_560         |    0    |    0    |    9    |
|          |        icmp_ln73_2_fu_569        |    0    |    0    |    13   |
|          |        icmp_ln73_1_fu_578        |    0    |    0    |    13   |
|   icmp   |         icmp_ln40_fu_589         |    0    |    0    |    18   |
|          |         icmp_ln43_fu_600         |    0    |    0    |    13   |
|          |        icmp_ln73_4_fu_623        |    0    |    0    |    13   |
|          |        icmp_ln46_1_fu_649        |    0    |    0    |    9    |
|          |        icmp_ln73_5_fu_693        |    0    |    0    |    13   |
|          |         icmp_ln73_fu_1168        |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln1354_fu_524        |    0    |    0    |    51   |
|          |       mul_ln1354_1_fu_1219       |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         xor_ln786_fu_818         |    0    |    0    |    2    |
|          |        xor_ln340_4_fu_830        |    0    |    0    |    2    |
|          |         xor_ln340_fu_836         |    0    |    0    |    2    |
|          |        xor_ln786_1_fu_908        |    0    |    0    |    2    |
|          |        xor_ln340_5_fu_920        |    0    |    0    |    2    |
|          |        xor_ln340_1_fu_926        |    0    |    0    |    2    |
|    xor   |        xor_ln786_2_fu_998        |    0    |    0    |    2    |
|          |        xor_ln340_6_fu_1010       |    0    |    0    |    2    |
|          |        xor_ln340_2_fu_1016       |    0    |    0    |    2    |
|          |        xor_ln786_3_fu_1088       |    0    |    0    |    2    |
|          |        xor_ln340_7_fu_1100       |    0    |    0    |    2    |
|          |        xor_ln340_3_fu_1106       |    0    |    0    |    2    |
|          |        tmp_last_V_fu_1180        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |          or_ln203_fu_506         |    0    |    0    |    0    |
|          |          or_ln73_fu_583          |    0    |    0    |    2    |
|          |         or_ln73_2_fu_636         |    0    |    0    |    2    |
|          |         or_ln1598_fu_675         |    0    |    0    |    2    |
|          |         or_ln73_3_fu_698         |    0    |    0    |    2    |
|    or    |          or_ln340_fu_842         |    0    |    0    |    2    |
|          |         or_ln340_1_fu_932        |    0    |    0    |    2    |
|          |        or_ln340_2_fu_1022        |    0    |    0    |    2    |
|          |        or_ln340_3_fu_1112        |    0    |    0    |    2    |
|          |          or_ln65_fu_1156         |    0    |    0    |    0    |
|          |         or_ln73_1_fu_1174        |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |         underflow_fu_824         |    0    |    0    |    2    |
|    and   |        underflow_1_fu_914        |    0    |    0    |    2    |
|          |        underflow_2_fu_1004       |    0    |    0    |    2    |
|          |        underflow_3_fu_1094       |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|
|          |    bias_en_V_read_read_fu_172    |    0    |    0    |    0    |
|          |     leaky_V_read_read_fu_178     |    0    |    0    |    0    |
|          | fold_input_ch_V_read_read_fu_184 |    0    |    0    |    0    |
|   read   |    input_w_V_read_read_fu_190    |    0    |    0    |    0    |
|          |    input_h_V_read_read_fu_196    |    0    |    0    |    0    |
|          |          grp_read_fu_202         |    0    |    0    |    0    |
|          |        empty_8_read_fu_220       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |         grp_write_fu_238         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_439            |    0    |    0    |    0    |
|          |         tmp_data_1_fu_720        |    0    |    0    |    0    |
|          |         tmp_keep_V_fu_724        |    0    |    0    |    0    |
|extractvalue|         tmp_strb_V_fu_728        |    0    |    0    |    0    |
|          |         tmp_user_V_fu_732        |    0    |    0    |    0    |
|          |          tmp_id_V_fu_736         |    0    |    0    |    0    |
|          |         tmp_dest_V_fu_740        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_443            |    0    |    0    |    0    |
|          |            grp_fu_454            |    0    |    0    |    0    |
|partselect|            grp_fu_465            |    0    |    0    |    0    |
|          |          p_Val2_4_fu_748         |    0    |    0    |    0    |
|          |          p_Val2_8_fu_758         |    0    |    0    |    0    |
|          |         p_Val2_13_fu_768         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        trunc_ln203_fu_487        |    0    |    0    |    0    |
|   trunc  |          p_Val2_s_fu_744         |    0    |    0    |    0    |
|          |          p_Val2_1_fu_778         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_1_fu_492           |    0    |    0    |    0    |
|bitconcatenate|          shl_ln1_fu_1142         |    0    |    0    |    0    |
|          |        tmp_data_3_fu_1206        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         zext_ln203_fu_500        |    0    |    0    |    0    |
|          |        zext_ln203_1_fu_512       |    0    |    0    |    0    |
|          |       zext_ln1354_2_fu_518       |    0    |    0    |    0    |
|          |       zext_ln1354_3_fu_521       |    0    |    0    |    0    |
|          |        zext_ln1354_fu_530        |    0    |    0    |    0    |
|          |       zext_ln1354_1_fu_539       |    0    |    0    |    0    |
|   zext   |       zext_ln1354_4_fu_548       |    0    |    0    |    0    |
|          |       zext_ln1354_5_fu_551       |    0    |    0    |    0    |
|          |         zext_ln43_fu_565         |    0    |    0    |    0    |
|          |         zext_ln46_fu_574         |    0    |    0    |    0    |
|          |        zext_ln43_1_fu_619        |    0    |    0    |    0    |
|          |        zext_ln46_1_fu_689        |    0    |    0    |    0    |
|          |         zext_ln63_fu_1150        |    0    |    0    |    0    |
|          |         zext_ln65_fu_1162        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           lhs_V_fu_782           |    0    |    0    |    0    |
|          |           rhs_V_fu_786           |    0    |    0    |    0    |
|          |          lhs_V_1_fu_872          |    0    |    0    |    0    |
|   sext   |          rhs_V_1_fu_876          |    0    |    0    |    0    |
|          |          lhs_V_2_fu_962          |    0    |    0    |    0    |
|          |          rhs_V_2_fu_966          |    0    |    0    |    0    |
|          |          lhs_V_3_fu_1052         |    0    |    0    |    0    |
|          |          rhs_V_3_fu_1056         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Result_s_fu_796        |    0    |    0    |    0    |
|          |         p_Result_1_fu_810        |    0    |    0    |    0    |
|          |         p_Result_2_fu_886        |    0    |    0    |    0    |
| bitselect|         p_Result_3_fu_900        |    0    |    0    |    0    |
|          |         p_Result_4_fu_976        |    0    |    0    |    0    |
|          |         p_Result_5_fu_990        |    0    |    0    |    0    |
|          |        p_Result_6_fu_1066        |    0    |    0    |    0    |
|          |        p_Result_7_fu_1080        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |   260   |   1635  |
|----------|----------------------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|kernel_bias_fp_0_V|    1   |    0   |    0   |    0   |
|kernel_bias_fp_1_V|    1   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    2   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln1354_1_reg_1281    |   10   |
|     add_ln1354_reg_1275     |   10   |
|      add_ln40_reg_1306      |   22   |
|   bias_en_V_read_reg_1225   |    1   |
|fold_input_ch_V_read_reg_1241|    4   |
|         i_V_reg_1264        |    4   |
|    i_op_assign_1_reg_381    |    9   |
|    i_op_assign_2_reg_392    |    4   |
|     i_op_assign_reg_359     |    9   |
|      icmp_ln40_reg_1302     |    1   |
|      icmp_ln46_reg_1297     |    1   |
|     icmp_ln73_3_reg_1292    |    1   |
|   indvar_flatten17_reg_348  |   22   |
|    indvar_flatten_reg_370   |   13   |
|    input_ch_idx_reg_1391    |    4   |
|   input_h_V_read_reg_1255   |    9   |
|   input_w_V_read_reg_1249   |    9   |
|kernel_bias_fp_0_V_2_reg_1366|    4   |
|kernel_bias_fp_0_V_3_reg_1401|   16   |
|kernel_bias_fp_0_V_4_reg_1376|    4   |
|kernel_bias_fp_0_V_5_reg_1411|   16   |
|kernel_bias_fp_1_V_2_reg_1371|    4   |
|kernel_bias_fp_1_V_3_reg_1406|   16   |
|kernel_bias_fp_1_V_4_reg_1381|    4   |
|kernel_bias_fp_1_V_5_reg_1416|   16   |
|    leaky_V_read_reg_1233    |    1   |
|    mul_ln1354_1_reg_1287    |   22   |
|     mul_ln1354_reg_1269     |   13   |
|   output_acc_0_V_reg_1346   |   16   |
|   output_acc_1_V_reg_1351   |   16   |
|   output_acc_2_V_reg_1356   |   16   |
|   output_acc_3_V_reg_1361   |   16   |
|     select_ln40_reg_1311    |    9   |
|    select_ln43_1_reg_1396   |   13   |
|     select_ln43_reg_1316    |    9   |
|         t_V_reg_337         |    4   |
|     tmp_data_3_reg_1421     |   64   |
|     tmp_dest_V_reg_1341     |    6   |
|      tmp_id_V_reg_1336      |    5   |
|     tmp_keep_V_reg_1321     |    8   |
|     tmp_last_V_reg_1386     |    1   |
|     tmp_strb_V_reg_1326     |    8   |
|     tmp_user_V_reg_1331     |    2   |
+-----------------------------+--------+
|            Total            |   442  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_238       |  p8  |   2  |  64  |   128  ||    9    |
|       grp_access_fu_269      |  p0  |   3  |   4  |   12   ||    15   |
|       grp_access_fu_269      |  p2  |   3  |   0  |    0   ||    15   |
|       grp_access_fu_281      |  p0  |   3  |   4  |   12   ||    15   |
|       grp_access_fu_281      |  p2  |   3  |   0  |    0   ||    15   |
| grp_post_process_unit_fu_403 |  p2  |   2  |  16  |   32   ||    9    |
| grp_post_process_unit_fu_412 |  p2  |   2  |  16  |   32   ||    9    |
| grp_post_process_unit_fu_421 |  p2  |   2  |  16  |   32   ||    9    |
| grp_post_process_unit_fu_430 |  p2  |   2  |  16  |   32   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   280  ||  16.104 ||   105   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   260  |  1635  |    -   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   105  |    -   |
|  Register |    -   |    -   |    -   |   442  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   16   |   702  |  1740  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
