# Reading C:/Microsemi/Libero_SoC_v12.1/ModelSim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v12.1/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 22:35:49 on Jan 15,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/hdl/I2C_Core2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity I2C_Core2
# -- Compiling architecture architecture_I2C_Core2 of I2C_Core2
# End time: 22:35:49 on Jan 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 22:35:49 on Jan 15,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package util
# -- Compiling entity I2C_Core2_tb
# -- Compiling architecture behavioral of I2C_Core2_tb
# End time: 22:35:49 on Jan 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L presynth -t 1fs presynth.I2C_Core2_tb 
# Start time: 22:35:50 on Jan 15,2020
# //  ModelSim Microsemi 10.7c Oct 15 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading modelsim_lib.util(body)
# Loading presynth.i2c_core2_tb(behavioral)
# Loading presynth.i2c_core2(architecture_i2c_core2)
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/i2c_state_cur' onto '/i2c_core2_tb/i2c_state_cur_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/i2c_clk_pulse' onto '/i2c_core2_tb/i2c_clk_pulse_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/state_handshake' onto '/i2c_core2_tb/state_handshake_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/bit_to_SDA' onto '/i2c_core2_tb/bit_to_SDA_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/i2c_read_reg' onto '/i2c_core2_tb/i2c_read_reg_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/SDA_filt' onto '/i2c_core2_tb/SDA_filt_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/SCL_filt' onto '/i2c_core2_tb/SCL_filt_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/SDAI_sig_history' onto '/i2c_core2_tb/SDAI_sig_history_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/SCLI_sig_history' onto '/i2c_core2_tb/SCLI_sig_history_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/bit_counter' onto '/i2c_core2_tb/bit_counter_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/LITE-ON_Optical_Sensor_Core/stimulus/I2C_Core2_tb.vhd] : Mirroring the value of '/i2c_core2_tb/I2C_Core_0/did_ack' onto '/i2c_core2_tb/did_ack_spy'.
# End time: 22:36:28 on Jan 15,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
