<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeThru Embedded Platform - XEP: Digital-to-Analog Converter Controller</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">XeThru Embedded Platform - XEP
          &#160;<span id="projectnumber">3.4.7</span>
        </div>
        <div id="projectbrief" class="col-sm-12">Embedded platform for XeThru firmware products</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Digital-to-Analog Converter Controller</div>  </div>
</div><!--header-->
<div class="contents">

<p>SOFTWARE API DEFINITION FOR Digital-to-Analog Converter Controller.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Digital-to-Analog Converter Controller:</div>
<div class="dyncontent">
<center><table><tr><td><div class="center"><iframe scrolling="no" frameborder="0" src="group___s_a_m_e70___d_a_c_c.svg" width="484" height="118"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dacc.xhtml">Dacc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_dacc.xhtml" title="Dacc hardware registers. ">Dacc</a> hardware registers.  <a href="struct_dacc.xhtml#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa8176bc1ae37b9ba55f9033d46d79fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaa8176bc1ae37b9ba55f9033d46d79fa5">DACC_CR_SWRST</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa8176bc1ae37b9ba55f9033d46d79fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CR) Software Reset  <a href="#gaa8176bc1ae37b9ba55f9033d46d79fa5">More...</a><br /></td></tr>
<tr class="separator:gaa8176bc1ae37b9ba55f9033d46d79fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e0dc592ac888f4abe448adf2722c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga29e0dc592ac888f4abe448adf2722c98">DACC_MR_MAXS0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga29e0dc592ac888f4abe448adf2722c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Max Speed Mode for Channel 0  <a href="#ga29e0dc592ac888f4abe448adf2722c98">More...</a><br /></td></tr>
<tr class="separator:ga29e0dc592ac888f4abe448adf2722c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6547b6ad84ec78fce2c1d4b67899c833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga6547b6ad84ec78fce2c1d4b67899c833">DACC_MR_MAXS0_TRIG_EVENT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga6547b6ad84ec78fce2c1d4b67899c833"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) External trigger mode or Free-running mode enabled.  <a href="#ga6547b6ad84ec78fce2c1d4b67899c833">More...</a><br /></td></tr>
<tr class="separator:ga6547b6ad84ec78fce2c1d4b67899c833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67994dbe57e33a2389edaf96e304df4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga67994dbe57e33a2389edaf96e304df4d">DACC_MR_MAXS0_MAXIMUM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga67994dbe57e33a2389edaf96e304df4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Max speed mode enabled.  <a href="#ga67994dbe57e33a2389edaf96e304df4d">More...</a><br /></td></tr>
<tr class="separator:ga67994dbe57e33a2389edaf96e304df4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0989c8a554aacac0763f13927f55eb32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga0989c8a554aacac0763f13927f55eb32">DACC_MR_MAXS1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga0989c8a554aacac0763f13927f55eb32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Max Speed Mode for Channel 1  <a href="#ga0989c8a554aacac0763f13927f55eb32">More...</a><br /></td></tr>
<tr class="separator:ga0989c8a554aacac0763f13927f55eb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb927c4acd659bb4acde789366f0e025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gacb927c4acd659bb4acde789366f0e025">DACC_MR_MAXS1_TRIG_EVENT</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gacb927c4acd659bb4acde789366f0e025"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) External trigger mode or Free-running mode enabled.  <a href="#gacb927c4acd659bb4acde789366f0e025">More...</a><br /></td></tr>
<tr class="separator:gacb927c4acd659bb4acde789366f0e025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8f03d32cd8f4d2a03f641f0dce1270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga5f8f03d32cd8f4d2a03f641f0dce1270">DACC_MR_MAXS1_MAXIMUM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga5f8f03d32cd8f4d2a03f641f0dce1270"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Max speed mode enabled.  <a href="#ga5f8f03d32cd8f4d2a03f641f0dce1270">More...</a><br /></td></tr>
<tr class="separator:ga5f8f03d32cd8f4d2a03f641f0dce1270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ede753603ae1989dc7a498acb3edb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gae6ede753603ae1989dc7a498acb3edb7">DACC_MR_WORD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gae6ede753603ae1989dc7a498acb3edb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Word <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Mode  <a href="#gae6ede753603ae1989dc7a498acb3edb7">More...</a><br /></td></tr>
<tr class="separator:gae6ede753603ae1989dc7a498acb3edb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5107a7f4c65f4c0c2ad77f01b029e4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga5107a7f4c65f4c0c2ad77f01b029e4fe">DACC_MR_WORD_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga5107a7f4c65f4c0c2ad77f01b029e4fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) One data to convert is written to the FIFO per access to DACC.  <a href="#ga5107a7f4c65f4c0c2ad77f01b029e4fe">More...</a><br /></td></tr>
<tr class="separator:ga5107a7f4c65f4c0c2ad77f01b029e4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416fcd77d77d340014b65077170639bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga416fcd77d77d340014b65077170639bc">DACC_MR_WORD_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga416fcd77d77d340014b65077170639bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Two data to convert are written to the FIFO per access to DACC (reduces the number of requests to DMA and the number of system bus accesses).  <a href="#ga416fcd77d77d340014b65077170639bc">More...</a><br /></td></tr>
<tr class="separator:ga416fcd77d77d340014b65077170639bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5aefb254ed11244cc75f207b5f85c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaed5aefb254ed11244cc75f207b5f85c0">DACC_MR_ZERO</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:gaed5aefb254ed11244cc75f207b5f85c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Must always be written to 0.  <a href="#gaed5aefb254ed11244cc75f207b5f85c0">More...</a><br /></td></tr>
<tr class="separator:gaed5aefb254ed11244cc75f207b5f85c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30577d02692cf4ae0dab9f92ba3fdabd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga30577d02692cf4ae0dab9f92ba3fdabd">DACC_MR_DIFF</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga30577d02692cf4ae0dab9f92ba3fdabd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Differential Mode  <a href="#ga30577d02692cf4ae0dab9f92ba3fdabd">More...</a><br /></td></tr>
<tr class="separator:ga30577d02692cf4ae0dab9f92ba3fdabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1fa4715ef606a2521fac0a4dbee870"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaaa1fa4715ef606a2521fac0a4dbee870">DACC_MR_DIFF_DISABLED</a>&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td></tr>
<tr class="memdesc:gaaa1fa4715ef606a2521fac0a4dbee870"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) DAC0 and DAC1 are single-ended outputs.  <a href="#gaaa1fa4715ef606a2521fac0a4dbee870">More...</a><br /></td></tr>
<tr class="separator:gaaa1fa4715ef606a2521fac0a4dbee870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3853c9fbd7e70d4b809e639dfa5bf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga6d3853c9fbd7e70d4b809e639dfa5bf0">DACC_MR_DIFF_ENABLED</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ga6d3853c9fbd7e70d4b809e639dfa5bf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) DACP and DACN are differential outputs.  <a href="#ga6d3853c9fbd7e70d4b809e639dfa5bf0">More...</a><br /></td></tr>
<tr class="separator:ga6d3853c9fbd7e70d4b809e639dfa5bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d00257a3de59e0833c290e86a32bb14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga8d00257a3de59e0833c290e86a32bb14">DACC_MR_PRESCALER_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga8d00257a3de59e0833c290e86a32bb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523fbe5f7c7c46fad299fc2cfa3d4fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga523fbe5f7c7c46fad299fc2cfa3d4fed">DACC_MR_PRESCALER_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; DACC_MR_PRESCALER_Pos)</td></tr>
<tr class="memdesc:ga523fbe5f7c7c46fad299fc2cfa3d4fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_MR) Peripheral Clock to DAC Clock Ratio  <a href="#ga523fbe5f7c7c46fad299fc2cfa3d4fed">More...</a><br /></td></tr>
<tr class="separator:ga523fbe5f7c7c46fad299fc2cfa3d4fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ffaa0fb2ccea457d0a368b114d6c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga97ffaa0fb2ccea457d0a368b114d6c5a">DACC_MR_PRESCALER</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga523fbe5f7c7c46fad299fc2cfa3d4fed">DACC_MR_PRESCALER_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga8d00257a3de59e0833c290e86a32bb14">DACC_MR_PRESCALER_Pos</a>)))</td></tr>
<tr class="separator:ga97ffaa0fb2ccea457d0a368b114d6c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa79895370f44865a7afc726e44e6e14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaa79895370f44865a7afc726e44e6e14d">DACC_TRIGR_TRGEN0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaa79895370f44865a7afc726e44e6e14d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Trigger Enable of Channel 0  <a href="#gaa79895370f44865a7afc726e44e6e14d">More...</a><br /></td></tr>
<tr class="separator:gaa79895370f44865a7afc726e44e6e14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3874eed634ccda2d837c06c53abcb8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga3874eed634ccda2d837c06c53abcb8f1">DACC_TRIGR_TRGEN0_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga3874eed634ccda2d837c06c53abcb8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) External trigger mode disabled.  <a href="#ga3874eed634ccda2d837c06c53abcb8f1">More...</a><br /></td></tr>
<tr class="separator:ga3874eed634ccda2d837c06c53abcb8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe993f252c53ea5e322bb60b71da1b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaffe993f252c53ea5e322bb60b71da1b4">DACC_TRIGR_TRGEN0_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaffe993f252c53ea5e322bb60b71da1b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) External trigger mode enabled.  <a href="#gaffe993f252c53ea5e322bb60b71da1b4">More...</a><br /></td></tr>
<tr class="separator:gaffe993f252c53ea5e322bb60b71da1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93446d83d08d50a7c935cc72dc65f0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga93446d83d08d50a7c935cc72dc65f0b5">DACC_TRIGR_TRGEN1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga93446d83d08d50a7c935cc72dc65f0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Trigger Enable of Channel 1  <a href="#ga93446d83d08d50a7c935cc72dc65f0b5">More...</a><br /></td></tr>
<tr class="separator:ga93446d83d08d50a7c935cc72dc65f0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b63b712cfe1f4b10b351d86b62541ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga0b63b712cfe1f4b10b351d86b62541ec">DACC_TRIGR_TRGEN1_DIS</a>&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga0b63b712cfe1f4b10b351d86b62541ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) External trigger mode disabled.  <a href="#ga0b63b712cfe1f4b10b351d86b62541ec">More...</a><br /></td></tr>
<tr class="separator:ga0b63b712cfe1f4b10b351d86b62541ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68d3abaf933a0ebb5a92a6aed86d75d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaf68d3abaf933a0ebb5a92a6aed86d75d">DACC_TRIGR_TRGEN1_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gaf68d3abaf933a0ebb5a92a6aed86d75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) External trigger mode enabled.  <a href="#gaf68d3abaf933a0ebb5a92a6aed86d75d">More...</a><br /></td></tr>
<tr class="separator:gaf68d3abaf933a0ebb5a92a6aed86d75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d20bea0e90280f19d750c962f5d604"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga84d20bea0e90280f19d750c962f5d604">DACC_TRIGR_TRGSEL0_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga84d20bea0e90280f19d750c962f5d604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7c4181078b0adc1bb6aad1d7230558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga7f7c4181078b0adc1bb6aad1d7230558">DACC_TRIGR_TRGSEL0_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; DACC_TRIGR_TRGSEL0_Pos)</td></tr>
<tr class="memdesc:ga7f7c4181078b0adc1bb6aad1d7230558"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Trigger Selection of Channel 0  <a href="#ga7f7c4181078b0adc1bb6aad1d7230558">More...</a><br /></td></tr>
<tr class="separator:ga7f7c4181078b0adc1bb6aad1d7230558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0962b70802bb163e45c6264610b233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga5b0962b70802bb163e45c6264610b233">DACC_TRIGR_TRGSEL0</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga7f7c4181078b0adc1bb6aad1d7230558">DACC_TRIGR_TRGSEL0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga84d20bea0e90280f19d750c962f5d604">DACC_TRIGR_TRGSEL0_Pos</a>)))</td></tr>
<tr class="separator:ga5b0962b70802bb163e45c6264610b233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efb8a501fd81fee1171579b04a96a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga2efb8a501fd81fee1171579b04a96a4a">DACC_TRIGR_TRGSEL0_TRGSEL0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga2efb8a501fd81fee1171579b04a96a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC0 output  <a href="#ga2efb8a501fd81fee1171579b04a96a4a">More...</a><br /></td></tr>
<tr class="separator:ga2efb8a501fd81fee1171579b04a96a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55bbde54d19f2204fe8b9f984226b784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga55bbde54d19f2204fe8b9f984226b784">DACC_TRIGR_TRGSEL0_TRGSEL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga55bbde54d19f2204fe8b9f984226b784"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC1 output  <a href="#ga55bbde54d19f2204fe8b9f984226b784">More...</a><br /></td></tr>
<tr class="separator:ga55bbde54d19f2204fe8b9f984226b784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6559428590109974fc4fb7d4fbeeffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gab6559428590109974fc4fb7d4fbeeffc">DACC_TRIGR_TRGSEL0_TRGSEL2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gab6559428590109974fc4fb7d4fbeeffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC2 output  <a href="#gab6559428590109974fc4fb7d4fbeeffc">More...</a><br /></td></tr>
<tr class="separator:gab6559428590109974fc4fb7d4fbeeffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0294c89fa2d2696e306854254ee6607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gad0294c89fa2d2696e306854254ee6607">DACC_TRIGR_TRGSEL0_TRGSEL3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad0294c89fa2d2696e306854254ee6607"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM0 event 0  <a href="#gad0294c89fa2d2696e306854254ee6607">More...</a><br /></td></tr>
<tr class="separator:gad0294c89fa2d2696e306854254ee6607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4de29e722a6090d1edc4f3d0a076d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaf4de29e722a6090d1edc4f3d0a076d74">DACC_TRIGR_TRGSEL0_TRGSEL4</a>&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaf4de29e722a6090d1edc4f3d0a076d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM0 event 1  <a href="#gaf4de29e722a6090d1edc4f3d0a076d74">More...</a><br /></td></tr>
<tr class="separator:gaf4de29e722a6090d1edc4f3d0a076d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a1e70f6a4c33057e99ed6f8f815d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaa2a1e70f6a4c33057e99ed6f8f815d09">DACC_TRIGR_TRGSEL0_TRGSEL5</a>&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gaa2a1e70f6a4c33057e99ed6f8f815d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM1 event 0  <a href="#gaa2a1e70f6a4c33057e99ed6f8f815d09">More...</a><br /></td></tr>
<tr class="separator:gaa2a1e70f6a4c33057e99ed6f8f815d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12e3a8862ce80f4acfc810740c680986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga12e3a8862ce80f4acfc810740c680986">DACC_TRIGR_TRGSEL0_TRGSEL6</a>&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga12e3a8862ce80f4acfc810740c680986"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM1 event 1  <a href="#ga12e3a8862ce80f4acfc810740c680986">More...</a><br /></td></tr>
<tr class="separator:ga12e3a8862ce80f4acfc810740c680986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ec0ba23e54244b06a8916d71d395aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gad6ec0ba23e54244b06a8916d71d395aa">DACC_TRIGR_TRGSEL1_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gad6ec0ba23e54244b06a8916d71d395aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e2d4d98cefc826211334d24cbe7e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga01e2d4d98cefc826211334d24cbe7e85">DACC_TRIGR_TRGSEL1_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; DACC_TRIGR_TRGSEL1_Pos)</td></tr>
<tr class="memdesc:ga01e2d4d98cefc826211334d24cbe7e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Trigger Selection of Channel 1  <a href="#ga01e2d4d98cefc826211334d24cbe7e85">More...</a><br /></td></tr>
<tr class="separator:ga01e2d4d98cefc826211334d24cbe7e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a5e57a586938ccba18dbe2b6e8f783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga24a5e57a586938ccba18dbe2b6e8f783">DACC_TRIGR_TRGSEL1</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga01e2d4d98cefc826211334d24cbe7e85">DACC_TRIGR_TRGSEL1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#gad6ec0ba23e54244b06a8916d71d395aa">DACC_TRIGR_TRGSEL1_Pos</a>)))</td></tr>
<tr class="separator:ga24a5e57a586938ccba18dbe2b6e8f783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b5af4bfaf0f112fe41c6d64e3c1c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga87b5af4bfaf0f112fe41c6d64e3c1c47">DACC_TRIGR_TRGSEL1_TRGSEL0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga87b5af4bfaf0f112fe41c6d64e3c1c47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC0 output  <a href="#ga87b5af4bfaf0f112fe41c6d64e3c1c47">More...</a><br /></td></tr>
<tr class="separator:ga87b5af4bfaf0f112fe41c6d64e3c1c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefff45f11b89390b32bd1c4126727ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaefff45f11b89390b32bd1c4126727ed0">DACC_TRIGR_TRGSEL1_TRGSEL1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gaefff45f11b89390b32bd1c4126727ed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC1 output  <a href="#gaefff45f11b89390b32bd1c4126727ed0">More...</a><br /></td></tr>
<tr class="separator:gaefff45f11b89390b32bd1c4126727ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85f645003294af7b03bfbc2a00ea8d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga85f645003294af7b03bfbc2a00ea8d34">DACC_TRIGR_TRGSEL1_TRGSEL2</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga85f645003294af7b03bfbc2a00ea8d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) TC2 output  <a href="#ga85f645003294af7b03bfbc2a00ea8d34">More...</a><br /></td></tr>
<tr class="separator:ga85f645003294af7b03bfbc2a00ea8d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073b607d5c7b21c7dc9141f688252648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga073b607d5c7b21c7dc9141f688252648">DACC_TRIGR_TRGSEL1_TRGSEL3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga073b607d5c7b21c7dc9141f688252648"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM0 event 0  <a href="#ga073b607d5c7b21c7dc9141f688252648">More...</a><br /></td></tr>
<tr class="separator:ga073b607d5c7b21c7dc9141f688252648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ed4cd3f7eb672caedf1e3350ed9503"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga94ed4cd3f7eb672caedf1e3350ed9503">DACC_TRIGR_TRGSEL1_TRGSEL4</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga94ed4cd3f7eb672caedf1e3350ed9503"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM0 event 1  <a href="#ga94ed4cd3f7eb672caedf1e3350ed9503">More...</a><br /></td></tr>
<tr class="separator:ga94ed4cd3f7eb672caedf1e3350ed9503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17777281fec926766b1cb82c38e9ee66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga17777281fec926766b1cb82c38e9ee66">DACC_TRIGR_TRGSEL1_TRGSEL5</a>&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga17777281fec926766b1cb82c38e9ee66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM1 event 0  <a href="#ga17777281fec926766b1cb82c38e9ee66">More...</a><br /></td></tr>
<tr class="separator:ga17777281fec926766b1cb82c38e9ee66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ab49c99643b988c99db880b89d04e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga52ab49c99643b988c99db880b89d04e7">DACC_TRIGR_TRGSEL1_TRGSEL6</a>&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga52ab49c99643b988c99db880b89d04e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) PWM1 event 1  <a href="#ga52ab49c99643b988c99db880b89d04e7">More...</a><br /></td></tr>
<tr class="separator:ga52ab49c99643b988c99db880b89d04e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5dfbbcbaa0296b25da85d705c5a76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaae5dfbbcbaa0296b25da85d705c5a76c">DACC_TRIGR_OSR0_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaae5dfbbcbaa0296b25da85d705c5a76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e1a872c12bb5f465383f8cf25cb1b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga78e1a872c12bb5f465383f8cf25cb1b9">DACC_TRIGR_OSR0_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; DACC_TRIGR_OSR0_Pos)</td></tr>
<tr class="memdesc:ga78e1a872c12bb5f465383f8cf25cb1b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Over Sampling Ratio of Channel 0  <a href="#ga78e1a872c12bb5f465383f8cf25cb1b9">More...</a><br /></td></tr>
<tr class="separator:ga78e1a872c12bb5f465383f8cf25cb1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadece747b7f2565d790542d6007ae899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaadece747b7f2565d790542d6007ae899">DACC_TRIGR_OSR0</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga78e1a872c12bb5f465383f8cf25cb1b9">DACC_TRIGR_OSR0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#gaae5dfbbcbaa0296b25da85d705c5a76c">DACC_TRIGR_OSR0_Pos</a>)))</td></tr>
<tr class="separator:gaadece747b7f2565d790542d6007ae899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297975ae5e5cfbca2744210c7e13d4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga297975ae5e5cfbca2744210c7e13d4a9">DACC_TRIGR_OSR0_OSR_1</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga297975ae5e5cfbca2744210c7e13d4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 1  <a href="#ga297975ae5e5cfbca2744210c7e13d4a9">More...</a><br /></td></tr>
<tr class="separator:ga297975ae5e5cfbca2744210c7e13d4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7f6e00468a1226c93b1fad86f20b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gafb7f6e00468a1226c93b1fad86f20b96">DACC_TRIGR_OSR0_OSR_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gafb7f6e00468a1226c93b1fad86f20b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 2  <a href="#gafb7f6e00468a1226c93b1fad86f20b96">More...</a><br /></td></tr>
<tr class="separator:gafb7f6e00468a1226c93b1fad86f20b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd48fbecca40768f20e2ebd74890d269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gafd48fbecca40768f20e2ebd74890d269">DACC_TRIGR_OSR0_OSR_4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gafd48fbecca40768f20e2ebd74890d269"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 4  <a href="#gafd48fbecca40768f20e2ebd74890d269">More...</a><br /></td></tr>
<tr class="separator:gafd48fbecca40768f20e2ebd74890d269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86ab4cac4679abe9d428323258ffca3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaa86ab4cac4679abe9d428323258ffca3">DACC_TRIGR_OSR0_OSR_8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaa86ab4cac4679abe9d428323258ffca3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 8  <a href="#gaa86ab4cac4679abe9d428323258ffca3">More...</a><br /></td></tr>
<tr class="separator:gaa86ab4cac4679abe9d428323258ffca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb95b834b918f9b402304186aa4784d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaeb95b834b918f9b402304186aa4784d4">DACC_TRIGR_OSR0_OSR_16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 16)</td></tr>
<tr class="memdesc:gaeb95b834b918f9b402304186aa4784d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 16  <a href="#gaeb95b834b918f9b402304186aa4784d4">More...</a><br /></td></tr>
<tr class="separator:gaeb95b834b918f9b402304186aa4784d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d71159fb787296396f6554a6ecd6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga02d71159fb787296396f6554a6ecd6e4">DACC_TRIGR_OSR0_OSR_32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ga02d71159fb787296396f6554a6ecd6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 32  <a href="#ga02d71159fb787296396f6554a6ecd6e4">More...</a><br /></td></tr>
<tr class="separator:ga02d71159fb787296396f6554a6ecd6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b23f16fd84a14b3d2c4cc740d3f73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga44b23f16fd84a14b3d2c4cc740d3f73e">DACC_TRIGR_OSR1_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga44b23f16fd84a14b3d2c4cc740d3f73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21a132f2cfb19c0c3dc63f4dee3b822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaf21a132f2cfb19c0c3dc63f4dee3b822">DACC_TRIGR_OSR1_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; DACC_TRIGR_OSR1_Pos)</td></tr>
<tr class="memdesc:gaf21a132f2cfb19c0c3dc63f4dee3b822"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) Over Sampling Ratio of Channel 1  <a href="#gaf21a132f2cfb19c0c3dc63f4dee3b822">More...</a><br /></td></tr>
<tr class="separator:gaf21a132f2cfb19c0c3dc63f4dee3b822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c6269eb910acd15bf0ea5a6db69fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga57c6269eb910acd15bf0ea5a6db69fcf">DACC_TRIGR_OSR1</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#gaf21a132f2cfb19c0c3dc63f4dee3b822">DACC_TRIGR_OSR1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga44b23f16fd84a14b3d2c4cc740d3f73e">DACC_TRIGR_OSR1_Pos</a>)))</td></tr>
<tr class="separator:ga57c6269eb910acd15bf0ea5a6db69fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga216203466a5c930231b9775c0ea9ecca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga216203466a5c930231b9775c0ea9ecca">DACC_TRIGR_OSR1_OSR_1</a>&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga216203466a5c930231b9775c0ea9ecca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 1  <a href="#ga216203466a5c930231b9775c0ea9ecca">More...</a><br /></td></tr>
<tr class="separator:ga216203466a5c930231b9775c0ea9ecca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9df1ca57ea3b312d852f427e4323439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gae9df1ca57ea3b312d852f427e4323439">DACC_TRIGR_OSR1_OSR_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gae9df1ca57ea3b312d852f427e4323439"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 2  <a href="#gae9df1ca57ea3b312d852f427e4323439">More...</a><br /></td></tr>
<tr class="separator:gae9df1ca57ea3b312d852f427e4323439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37b32a599d7034b7c95bba85e9ea06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaf37b32a599d7034b7c95bba85e9ea06d">DACC_TRIGR_OSR1_OSR_4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gaf37b32a599d7034b7c95bba85e9ea06d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 4  <a href="#gaf37b32a599d7034b7c95bba85e9ea06d">More...</a><br /></td></tr>
<tr class="separator:gaf37b32a599d7034b7c95bba85e9ea06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fd772559468a983d4522a0501f7d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gac5fd772559468a983d4522a0501f7d55">DACC_TRIGR_OSR1_OSR_8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gac5fd772559468a983d4522a0501f7d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 8  <a href="#gac5fd772559468a983d4522a0501f7d55">More...</a><br /></td></tr>
<tr class="separator:gac5fd772559468a983d4522a0501f7d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba754609718180ed6295007f27b2c78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga1ba754609718180ed6295007f27b2c78">DACC_TRIGR_OSR1_OSR_16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ga1ba754609718180ed6295007f27b2c78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 16  <a href="#ga1ba754609718180ed6295007f27b2c78">More...</a><br /></td></tr>
<tr class="separator:ga1ba754609718180ed6295007f27b2c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc5f4d81ff0fbd172437334aa59421d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaafc5f4d81ff0fbd172437334aa59421d">DACC_TRIGR_OSR1_OSR_32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 20)</td></tr>
<tr class="memdesc:gaafc5f4d81ff0fbd172437334aa59421d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_TRIGR) OSR = 32  <a href="#gaafc5f4d81ff0fbd172437334aa59421d">More...</a><br /></td></tr>
<tr class="separator:gaafc5f4d81ff0fbd172437334aa59421d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b3985c81918d521e2583f52b68e3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gac8b3985c81918d521e2583f52b68e3ef">DACC_CHER_CH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gac8b3985c81918d521e2583f52b68e3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHER) Channel 0 Enable  <a href="#gac8b3985c81918d521e2583f52b68e3ef">More...</a><br /></td></tr>
<tr class="separator:gac8b3985c81918d521e2583f52b68e3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f00c5d99a192fecaaadc2f446f72cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gac9f00c5d99a192fecaaadc2f446f72cf">DACC_CHER_CH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gac9f00c5d99a192fecaaadc2f446f72cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHER) Channel 1 Enable  <a href="#gac9f00c5d99a192fecaaadc2f446f72cf">More...</a><br /></td></tr>
<tr class="separator:gac9f00c5d99a192fecaaadc2f446f72cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77429d91a0aeb4be5583e5fa77397390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga77429d91a0aeb4be5583e5fa77397390">DACC_CHDR_CH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga77429d91a0aeb4be5583e5fa77397390"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHDR) Channel 0 Disable  <a href="#ga77429d91a0aeb4be5583e5fa77397390">More...</a><br /></td></tr>
<tr class="separator:ga77429d91a0aeb4be5583e5fa77397390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4462a62f59410e234273f245528978c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gad4462a62f59410e234273f245528978c">DACC_CHDR_CH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gad4462a62f59410e234273f245528978c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHDR) Channel 1 Disable  <a href="#gad4462a62f59410e234273f245528978c">More...</a><br /></td></tr>
<tr class="separator:gad4462a62f59410e234273f245528978c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf295ca5d00d52f32a4d5f1eb2cde392a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaf295ca5d00d52f32a4d5f1eb2cde392a">DACC_CHSR_CH0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gaf295ca5d00d52f32a4d5f1eb2cde392a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHSR) Channel 0 Status  <a href="#gaf295ca5d00d52f32a4d5f1eb2cde392a">More...</a><br /></td></tr>
<tr class="separator:gaf295ca5d00d52f32a4d5f1eb2cde392a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8c9e1b6d902f81b2d5e671bd35dd1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga8c8c9e1b6d902f81b2d5e671bd35dd1a">DACC_CHSR_CH1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga8c8c9e1b6d902f81b2d5e671bd35dd1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHSR) Channel 1 Status  <a href="#ga8c8c9e1b6d902f81b2d5e671bd35dd1a">More...</a><br /></td></tr>
<tr class="separator:ga8c8c9e1b6d902f81b2d5e671bd35dd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61689d9ba2c0254853d4065b3aa0cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gae61689d9ba2c0254853d4065b3aa0cd5">DACC_CHSR_DACRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:gae61689d9ba2c0254853d4065b3aa0cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHSR) DAC Ready Flag  <a href="#gae61689d9ba2c0254853d4065b3aa0cd5">More...</a><br /></td></tr>
<tr class="separator:gae61689d9ba2c0254853d4065b3aa0cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1ab7b9cc5f5cb249259e605feb1669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga4b1ab7b9cc5f5cb249259e605feb1669">DACC_CHSR_DACRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ga4b1ab7b9cc5f5cb249259e605feb1669"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CHSR) DAC Ready Flag  <a href="#ga4b1ab7b9cc5f5cb249259e605feb1669">More...</a><br /></td></tr>
<tr class="separator:ga4b1ab7b9cc5f5cb249259e605feb1669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c4f334e85dbb7487721bf133f0ff3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga49c4f334e85dbb7487721bf133f0ff3a">DACC_CDR_DATA0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga49c4f334e85dbb7487721bf133f0ff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6acbacc00d4d5356b572f9da4c6c302d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga6acbacc00d4d5356b572f9da4c6c302d">DACC_CDR_DATA0_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; DACC_CDR_DATA0_Pos)</td></tr>
<tr class="memdesc:ga6acbacc00d4d5356b572f9da4c6c302d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CDR[2]) Data to Convert for channel 0  <a href="#ga6acbacc00d4d5356b572f9da4c6c302d">More...</a><br /></td></tr>
<tr class="separator:ga6acbacc00d4d5356b572f9da4c6c302d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafae3a707b206afe164645285f3997ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gafae3a707b206afe164645285f3997ab6">DACC_CDR_DATA0</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga6acbacc00d4d5356b572f9da4c6c302d">DACC_CDR_DATA0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga49c4f334e85dbb7487721bf133f0ff3a">DACC_CDR_DATA0_Pos</a>)))</td></tr>
<tr class="separator:gafae3a707b206afe164645285f3997ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ea5e00e4aa198112f56ae5bfdaf197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga54ea5e00e4aa198112f56ae5bfdaf197">DACC_CDR_DATA1_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga54ea5e00e4aa198112f56ae5bfdaf197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bab1ab6c2b9e5612a5df6688a2eb562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga1bab1ab6c2b9e5612a5df6688a2eb562">DACC_CDR_DATA1_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; DACC_CDR_DATA1_Pos)</td></tr>
<tr class="memdesc:ga1bab1ab6c2b9e5612a5df6688a2eb562"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_CDR[2]) Data to Convert for channel 1  <a href="#ga1bab1ab6c2b9e5612a5df6688a2eb562">More...</a><br /></td></tr>
<tr class="separator:ga1bab1ab6c2b9e5612a5df6688a2eb562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350bd86b38fd9a7d71e7ffc221cb8d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga350bd86b38fd9a7d71e7ffc221cb8d98">DACC_CDR_DATA1</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga1bab1ab6c2b9e5612a5df6688a2eb562">DACC_CDR_DATA1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga54ea5e00e4aa198112f56ae5bfdaf197">DACC_CDR_DATA1_Pos</a>)))</td></tr>
<tr class="separator:ga350bd86b38fd9a7d71e7ffc221cb8d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489d6cc8d1ff6e937994af44316c22b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga489d6cc8d1ff6e937994af44316c22b7">DACC_IER_TXRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga489d6cc8d1ff6e937994af44316c22b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) Transmit Ready Interrupt Enable of channel 0  <a href="#ga489d6cc8d1ff6e937994af44316c22b7">More...</a><br /></td></tr>
<tr class="separator:ga489d6cc8d1ff6e937994af44316c22b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31d31dfc3e3589383030bea306fc828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gac31d31dfc3e3589383030bea306fc828">DACC_IER_TXRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gac31d31dfc3e3589383030bea306fc828"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) Transmit Ready Interrupt Enable of channel 1  <a href="#gac31d31dfc3e3589383030bea306fc828">More...</a><br /></td></tr>
<tr class="separator:gac31d31dfc3e3589383030bea306fc828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38938fa16b5c772eb19e018fd951e197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga38938fa16b5c772eb19e018fd951e197">DACC_IER_EOC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga38938fa16b5c772eb19e018fd951e197"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) End of Conversion Interrupt Enable of channel 0  <a href="#ga38938fa16b5c772eb19e018fd951e197">More...</a><br /></td></tr>
<tr class="separator:ga38938fa16b5c772eb19e018fd951e197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d5c817b6057244a87d9a5d45e7238b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga87d5c817b6057244a87d9a5d45e7238b">DACC_IER_EOC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga87d5c817b6057244a87d9a5d45e7238b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IER) End of Conversion Interrupt Enable of channel 1  <a href="#ga87d5c817b6057244a87d9a5d45e7238b">More...</a><br /></td></tr>
<tr class="separator:ga87d5c817b6057244a87d9a5d45e7238b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8a67f0f11e9829efde8e5863945e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga1a8a67f0f11e9829efde8e5863945e9a">DACC_IDR_TXRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga1a8a67f0f11e9829efde8e5863945e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) Transmit Ready Interrupt Disable of channel 0  <a href="#ga1a8a67f0f11e9829efde8e5863945e9a">More...</a><br /></td></tr>
<tr class="separator:ga1a8a67f0f11e9829efde8e5863945e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaba419443c6e6a0c043cb138e95e642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gafaba419443c6e6a0c043cb138e95e642">DACC_IDR_TXRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gafaba419443c6e6a0c043cb138e95e642"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) Transmit Ready Interrupt Disable of channel 1  <a href="#gafaba419443c6e6a0c043cb138e95e642">More...</a><br /></td></tr>
<tr class="separator:gafaba419443c6e6a0c043cb138e95e642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a90df130dbd8eafc2b82ba7df20f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga57a90df130dbd8eafc2b82ba7df20f60">DACC_IDR_EOC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga57a90df130dbd8eafc2b82ba7df20f60"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) End of Conversion Interrupt Disable of channel 0  <a href="#ga57a90df130dbd8eafc2b82ba7df20f60">More...</a><br /></td></tr>
<tr class="separator:ga57a90df130dbd8eafc2b82ba7df20f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef86fbe14c8d33916818b752312b3da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga9ef86fbe14c8d33916818b752312b3da">DACC_IDR_EOC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga9ef86fbe14c8d33916818b752312b3da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IDR) End of Conversion Interrupt Disable of channel 1  <a href="#ga9ef86fbe14c8d33916818b752312b3da">More...</a><br /></td></tr>
<tr class="separator:ga9ef86fbe14c8d33916818b752312b3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ffdcd7043e838f493bc71fc9ea94284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga7ffdcd7043e838f493bc71fc9ea94284">DACC_IMR_TXRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga7ffdcd7043e838f493bc71fc9ea94284"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) Transmit Ready Interrupt Mask of channel 0  <a href="#ga7ffdcd7043e838f493bc71fc9ea94284">More...</a><br /></td></tr>
<tr class="separator:ga7ffdcd7043e838f493bc71fc9ea94284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93aa8db846aa0f193e2dccbbf8bd02a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga93aa8db846aa0f193e2dccbbf8bd02a8">DACC_IMR_TXRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ga93aa8db846aa0f193e2dccbbf8bd02a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) Transmit Ready Interrupt Mask of channel 1  <a href="#ga93aa8db846aa0f193e2dccbbf8bd02a8">More...</a><br /></td></tr>
<tr class="separator:ga93aa8db846aa0f193e2dccbbf8bd02a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad020f8bb8b179ef316c4570f3d9095d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gad020f8bb8b179ef316c4570f3d9095d8">DACC_IMR_EOC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:gad020f8bb8b179ef316c4570f3d9095d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) End of Conversion Interrupt Mask of channel 0  <a href="#gad020f8bb8b179ef316c4570f3d9095d8">More...</a><br /></td></tr>
<tr class="separator:gad020f8bb8b179ef316c4570f3d9095d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41100b531d6ec298c52cd3d88e9e477e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga41100b531d6ec298c52cd3d88e9e477e">DACC_IMR_EOC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga41100b531d6ec298c52cd3d88e9e477e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_IMR) End of Conversion Interrupt Mask of channel 1  <a href="#ga41100b531d6ec298c52cd3d88e9e477e">More...</a><br /></td></tr>
<tr class="separator:ga41100b531d6ec298c52cd3d88e9e477e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225e20ca565a57a55017d44cb0cfba64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga225e20ca565a57a55017d44cb0cfba64">DACC_ISR_TXRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga225e20ca565a57a55017d44cb0cfba64"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) Transmit Ready Interrupt Flag of channel 0  <a href="#ga225e20ca565a57a55017d44cb0cfba64">More...</a><br /></td></tr>
<tr class="separator:ga225e20ca565a57a55017d44cb0cfba64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdcc771d83c743c6e1b4e7190f3c7bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gacdcc771d83c743c6e1b4e7190f3c7bd9">DACC_ISR_TXRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:gacdcc771d83c743c6e1b4e7190f3c7bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) Transmit Ready Interrupt Flag of channel 1  <a href="#gacdcc771d83c743c6e1b4e7190f3c7bd9">More...</a><br /></td></tr>
<tr class="separator:gacdcc771d83c743c6e1b4e7190f3c7bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472045e786f9773b4d0ab594984eae8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga472045e786f9773b4d0ab594984eae8a">DACC_ISR_EOC0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ga472045e786f9773b4d0ab594984eae8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) End of Conversion Interrupt Flag of channel 0  <a href="#ga472045e786f9773b4d0ab594984eae8a">More...</a><br /></td></tr>
<tr class="separator:ga472045e786f9773b4d0ab594984eae8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e6abde3c8f55549c9479a1e6c325e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga95e6abde3c8f55549c9479a1e6c325e6">DACC_ISR_EOC1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ga95e6abde3c8f55549c9479a1e6c325e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ISR) End of Conversion Interrupt Flag of channel 1  <a href="#ga95e6abde3c8f55549c9479a1e6c325e6">More...</a><br /></td></tr>
<tr class="separator:ga95e6abde3c8f55549c9479a1e6c325e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15244e96a409f2e3236db301829c846c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga15244e96a409f2e3236db301829c846c">DACC_ACR_IBCTLCH0_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga15244e96a409f2e3236db301829c846c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0141f6aecaf89513c65406a80d7508e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gac0141f6aecaf89513c65406a80d7508e">DACC_ACR_IBCTLCH0_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; DACC_ACR_IBCTLCH0_Pos)</td></tr>
<tr class="memdesc:gac0141f6aecaf89513c65406a80d7508e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ACR) Analog Output Current Control  <a href="#gac0141f6aecaf89513c65406a80d7508e">More...</a><br /></td></tr>
<tr class="separator:gac0141f6aecaf89513c65406a80d7508e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd5aafd573d2340fc0526306ae41a85b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gacd5aafd573d2340fc0526306ae41a85b">DACC_ACR_IBCTLCH0</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#gac0141f6aecaf89513c65406a80d7508e">DACC_ACR_IBCTLCH0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga15244e96a409f2e3236db301829c846c">DACC_ACR_IBCTLCH0_Pos</a>)))</td></tr>
<tr class="separator:gacd5aafd573d2340fc0526306ae41a85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0cbe8f1d207666b3b5cd6237862fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga9b0cbe8f1d207666b3b5cd6237862fff">DACC_ACR_IBCTLCH1_Pos</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga9b0cbe8f1d207666b3b5cd6237862fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00133890f47c9a405b760dcbf5890770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga00133890f47c9a405b760dcbf5890770">DACC_ACR_IBCTLCH1_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; DACC_ACR_IBCTLCH1_Pos)</td></tr>
<tr class="memdesc:ga00133890f47c9a405b760dcbf5890770"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_ACR) Analog Output Current Control  <a href="#ga00133890f47c9a405b760dcbf5890770">More...</a><br /></td></tr>
<tr class="separator:ga00133890f47c9a405b760dcbf5890770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5974c767ffaaddbc8bfcaf88778b150a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga5974c767ffaaddbc8bfcaf88778b150a">DACC_ACR_IBCTLCH1</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga00133890f47c9a405b760dcbf5890770">DACC_ACR_IBCTLCH1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga9b0cbe8f1d207666b3b5cd6237862fff">DACC_ACR_IBCTLCH1_Pos</a>)))</td></tr>
<tr class="separator:ga5974c767ffaaddbc8bfcaf88778b150a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c6e53d0e18a3eb85089900bcdb5858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gad0c6e53d0e18a3eb85089900bcdb5858">DACC_WPMR_WPEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:gad0c6e53d0e18a3eb85089900bcdb5858"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_WPMR) Write Protection Enable  <a href="#gad0c6e53d0e18a3eb85089900bcdb5858">More...</a><br /></td></tr>
<tr class="separator:gad0c6e53d0e18a3eb85089900bcdb5858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a6bcb14b54d6e9bf4cda35534df062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gab2a6bcb14b54d6e9bf4cda35534df062">DACC_WPMR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab2a6bcb14b54d6e9bf4cda35534df062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc886a375d5f556ca61dc734837691d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga2fc886a375d5f556ca61dc734837691d">DACC_WPMR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; DACC_WPMR_WPKEY_Pos)</td></tr>
<tr class="memdesc:ga2fc886a375d5f556ca61dc734837691d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_WPMR) Write Protect Key  <a href="#ga2fc886a375d5f556ca61dc734837691d">More...</a><br /></td></tr>
<tr class="separator:ga2fc886a375d5f556ca61dc734837691d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8974c1eff32dc170d9f428fce8b4141b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga8974c1eff32dc170d9f428fce8b4141b">DACC_WPMR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga2fc886a375d5f556ca61dc734837691d">DACC_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#gab2a6bcb14b54d6e9bf4cda35534df062">DACC_WPMR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:ga8974c1eff32dc170d9f428fce8b4141b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9641d65dcf5bd61f91298b1079c07ab3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga9641d65dcf5bd61f91298b1079c07ab3">DACC_WPMR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x444143u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ga9641d65dcf5bd61f91298b1079c07ab3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_WPMR) Writing any other value in this field aborts the write operation of bit WPEN.Always reads as 0.  <a href="#ga9641d65dcf5bd61f91298b1079c07ab3">More...</a><br /></td></tr>
<tr class="separator:ga9641d65dcf5bd61f91298b1079c07ab3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae2d17379a2528900c8084440ee66a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga5ae2d17379a2528900c8084440ee66a3">DACC_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga5ae2d17379a2528900c8084440ee66a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_WPSR) Write Protection Violation Status  <a href="#ga5ae2d17379a2528900c8084440ee66a3">More...</a><br /></td></tr>
<tr class="separator:ga5ae2d17379a2528900c8084440ee66a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef4dcc3bf2e023b9638d70b2c13e727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#ga4ef4dcc3bf2e023b9638d70b2c13e727">DACC_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga4ef4dcc3bf2e023b9638d70b2c13e727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9589b916ff63d79b578e7b3d8f2af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m_e70___d_a_c_c.xhtml#gaec9589b916ff63d79b578e7b3d8f2af9">DACC_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; DACC_WPSR_WPVSRC_Pos)</td></tr>
<tr class="memdesc:gaec9589b916ff63d79b578e7b3d8f2af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(DACC_WPSR) Write Protection Violation Source  <a href="#gaec9589b916ff63d79b578e7b3d8f2af9">More...</a><br /></td></tr>
<tr class="separator:gaec9589b916ff63d79b578e7b3d8f2af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Digital-to-Analog Converter Controller. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gacd5aafd573d2340fc0526306ae41a85b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd5aafd573d2340fc0526306ae41a85b">&sect;&nbsp;</a></span>DACC_ACR_IBCTLCH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#gac0141f6aecaf89513c65406a80d7508e">DACC_ACR_IBCTLCH0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga15244e96a409f2e3236db301829c846c">DACC_ACR_IBCTLCH0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac0141f6aecaf89513c65406a80d7508e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0141f6aecaf89513c65406a80d7508e">&sect;&nbsp;</a></span>DACC_ACR_IBCTLCH0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH0_Msk&#160;&#160;&#160;(0x3u &lt;&lt; DACC_ACR_IBCTLCH0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ACR) Analog Output Current Control </p>

</div>
</div>
<a id="ga15244e96a409f2e3236db301829c846c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15244e96a409f2e3236db301829c846c">&sect;&nbsp;</a></span>DACC_ACR_IBCTLCH0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH0_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5974c767ffaaddbc8bfcaf88778b150a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5974c767ffaaddbc8bfcaf88778b150a">&sect;&nbsp;</a></span>DACC_ACR_IBCTLCH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga00133890f47c9a405b760dcbf5890770">DACC_ACR_IBCTLCH1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga9b0cbe8f1d207666b3b5cd6237862fff">DACC_ACR_IBCTLCH1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga00133890f47c9a405b760dcbf5890770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00133890f47c9a405b760dcbf5890770">&sect;&nbsp;</a></span>DACC_ACR_IBCTLCH1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH1_Msk&#160;&#160;&#160;(0x3u &lt;&lt; DACC_ACR_IBCTLCH1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ACR) Analog Output Current Control </p>

</div>
</div>
<a id="ga9b0cbe8f1d207666b3b5cd6237862fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b0cbe8f1d207666b3b5cd6237862fff">&sect;&nbsp;</a></span>DACC_ACR_IBCTLCH1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ACR_IBCTLCH1_Pos&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafae3a707b206afe164645285f3997ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafae3a707b206afe164645285f3997ab6">&sect;&nbsp;</a></span>DACC_CDR_DATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga6acbacc00d4d5356b572f9da4c6c302d">DACC_CDR_DATA0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga49c4f334e85dbb7487721bf133f0ff3a">DACC_CDR_DATA0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6acbacc00d4d5356b572f9da4c6c302d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6acbacc00d4d5356b572f9da4c6c302d">&sect;&nbsp;</a></span>DACC_CDR_DATA0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA0_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; DACC_CDR_DATA0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CDR[2]) Data to Convert for channel 0 </p>

</div>
</div>
<a id="ga49c4f334e85dbb7487721bf133f0ff3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49c4f334e85dbb7487721bf133f0ff3a">&sect;&nbsp;</a></span>DACC_CDR_DATA0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA0_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga350bd86b38fd9a7d71e7ffc221cb8d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga350bd86b38fd9a7d71e7ffc221cb8d98">&sect;&nbsp;</a></span>DACC_CDR_DATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga1bab1ab6c2b9e5612a5df6688a2eb562">DACC_CDR_DATA1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga54ea5e00e4aa198112f56ae5bfdaf197">DACC_CDR_DATA1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1bab1ab6c2b9e5612a5df6688a2eb562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1bab1ab6c2b9e5612a5df6688a2eb562">&sect;&nbsp;</a></span>DACC_CDR_DATA1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA1_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; DACC_CDR_DATA1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CDR[2]) Data to Convert for channel 1 </p>

</div>
</div>
<a id="ga54ea5e00e4aa198112f56ae5bfdaf197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54ea5e00e4aa198112f56ae5bfdaf197">&sect;&nbsp;</a></span>DACC_CDR_DATA1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CDR_DATA1_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga77429d91a0aeb4be5583e5fa77397390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77429d91a0aeb4be5583e5fa77397390">&sect;&nbsp;</a></span>DACC_CHDR_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHDR_CH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHDR) Channel 0 Disable </p>

</div>
</div>
<a id="gad4462a62f59410e234273f245528978c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4462a62f59410e234273f245528978c">&sect;&nbsp;</a></span>DACC_CHDR_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHDR_CH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHDR) Channel 1 Disable </p>

</div>
</div>
<a id="gac8b3985c81918d521e2583f52b68e3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8b3985c81918d521e2583f52b68e3ef">&sect;&nbsp;</a></span>DACC_CHER_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHER_CH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHER) Channel 0 Enable </p>

</div>
</div>
<a id="gac9f00c5d99a192fecaaadc2f446f72cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac9f00c5d99a192fecaaadc2f446f72cf">&sect;&nbsp;</a></span>DACC_CHER_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHER_CH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHER) Channel 1 Enable </p>

</div>
</div>
<a id="gaf295ca5d00d52f32a4d5f1eb2cde392a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf295ca5d00d52f32a4d5f1eb2cde392a">&sect;&nbsp;</a></span>DACC_CHSR_CH0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHSR_CH0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHSR) Channel 0 Status </p>

</div>
</div>
<a id="ga8c8c9e1b6d902f81b2d5e671bd35dd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c8c9e1b6d902f81b2d5e671bd35dd1a">&sect;&nbsp;</a></span>DACC_CHSR_CH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHSR_CH1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHSR) Channel 1 Status </p>

</div>
</div>
<a id="gae61689d9ba2c0254853d4065b3aa0cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae61689d9ba2c0254853d4065b3aa0cd5">&sect;&nbsp;</a></span>DACC_CHSR_DACRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHSR_DACRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHSR) DAC Ready Flag </p>

</div>
</div>
<a id="ga4b1ab7b9cc5f5cb249259e605feb1669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4b1ab7b9cc5f5cb249259e605feb1669">&sect;&nbsp;</a></span>DACC_CHSR_DACRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CHSR_DACRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CHSR) DAC Ready Flag </p>

</div>
</div>
<a id="gaa8176bc1ae37b9ba55f9033d46d79fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8176bc1ae37b9ba55f9033d46d79fa5">&sect;&nbsp;</a></span>DACC_CR_SWRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_CR_SWRST&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_CR) Software Reset </p>

</div>
</div>
<a id="ga57a90df130dbd8eafc2b82ba7df20f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57a90df130dbd8eafc2b82ba7df20f60">&sect;&nbsp;</a></span>DACC_IDR_EOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_EOC0&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) End of Conversion Interrupt Disable of channel 0 </p>

</div>
</div>
<a id="ga9ef86fbe14c8d33916818b752312b3da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ef86fbe14c8d33916818b752312b3da">&sect;&nbsp;</a></span>DACC_IDR_EOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_EOC1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) End of Conversion Interrupt Disable of channel 1 </p>

</div>
</div>
<a id="ga1a8a67f0f11e9829efde8e5863945e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a8a67f0f11e9829efde8e5863945e9a">&sect;&nbsp;</a></span>DACC_IDR_TXRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_TXRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) Transmit Ready Interrupt Disable of channel 0 </p>

</div>
</div>
<a id="gafaba419443c6e6a0c043cb138e95e642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafaba419443c6e6a0c043cb138e95e642">&sect;&nbsp;</a></span>DACC_IDR_TXRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IDR_TXRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IDR) Transmit Ready Interrupt Disable of channel 1 </p>

</div>
</div>
<a id="ga38938fa16b5c772eb19e018fd951e197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38938fa16b5c772eb19e018fd951e197">&sect;&nbsp;</a></span>DACC_IER_EOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_EOC0&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) End of Conversion Interrupt Enable of channel 0 </p>

</div>
</div>
<a id="ga87d5c817b6057244a87d9a5d45e7238b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87d5c817b6057244a87d9a5d45e7238b">&sect;&nbsp;</a></span>DACC_IER_EOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_EOC1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) End of Conversion Interrupt Enable of channel 1 </p>

</div>
</div>
<a id="ga489d6cc8d1ff6e937994af44316c22b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga489d6cc8d1ff6e937994af44316c22b7">&sect;&nbsp;</a></span>DACC_IER_TXRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_TXRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) Transmit Ready Interrupt Enable of channel 0 </p>

</div>
</div>
<a id="gac31d31dfc3e3589383030bea306fc828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac31d31dfc3e3589383030bea306fc828">&sect;&nbsp;</a></span>DACC_IER_TXRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IER_TXRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IER) Transmit Ready Interrupt Enable of channel 1 </p>

</div>
</div>
<a id="gad020f8bb8b179ef316c4570f3d9095d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad020f8bb8b179ef316c4570f3d9095d8">&sect;&nbsp;</a></span>DACC_IMR_EOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_EOC0&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) End of Conversion Interrupt Mask of channel 0 </p>

</div>
</div>
<a id="ga41100b531d6ec298c52cd3d88e9e477e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga41100b531d6ec298c52cd3d88e9e477e">&sect;&nbsp;</a></span>DACC_IMR_EOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_EOC1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) End of Conversion Interrupt Mask of channel 1 </p>

</div>
</div>
<a id="ga7ffdcd7043e838f493bc71fc9ea94284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ffdcd7043e838f493bc71fc9ea94284">&sect;&nbsp;</a></span>DACC_IMR_TXRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_TXRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) Transmit Ready Interrupt Mask of channel 0 </p>

</div>
</div>
<a id="ga93aa8db846aa0f193e2dccbbf8bd02a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93aa8db846aa0f193e2dccbbf8bd02a8">&sect;&nbsp;</a></span>DACC_IMR_TXRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_IMR_TXRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_IMR) Transmit Ready Interrupt Mask of channel 1 </p>

</div>
</div>
<a id="ga472045e786f9773b4d0ab594984eae8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga472045e786f9773b4d0ab594984eae8a">&sect;&nbsp;</a></span>DACC_ISR_EOC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_EOC0&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) End of Conversion Interrupt Flag of channel 0 </p>

</div>
</div>
<a id="ga95e6abde3c8f55549c9479a1e6c325e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95e6abde3c8f55549c9479a1e6c325e6">&sect;&nbsp;</a></span>DACC_ISR_EOC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_EOC1&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) End of Conversion Interrupt Flag of channel 1 </p>

</div>
</div>
<a id="ga225e20ca565a57a55017d44cb0cfba64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga225e20ca565a57a55017d44cb0cfba64">&sect;&nbsp;</a></span>DACC_ISR_TXRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_TXRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) Transmit Ready Interrupt Flag of channel 0 </p>

</div>
</div>
<a id="gacdcc771d83c743c6e1b4e7190f3c7bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdcc771d83c743c6e1b4e7190f3c7bd9">&sect;&nbsp;</a></span>DACC_ISR_TXRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_ISR_TXRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_ISR) Transmit Ready Interrupt Flag of channel 1 </p>

</div>
</div>
<a id="ga30577d02692cf4ae0dab9f92ba3fdabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30577d02692cf4ae0dab9f92ba3fdabd">&sect;&nbsp;</a></span>DACC_MR_DIFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_DIFF&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Differential Mode </p>

</div>
</div>
<a id="gaaa1fa4715ef606a2521fac0a4dbee870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa1fa4715ef606a2521fac0a4dbee870">&sect;&nbsp;</a></span>DACC_MR_DIFF_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_DIFF_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) DAC0 and DAC1 are single-ended outputs. </p>

</div>
</div>
<a id="ga6d3853c9fbd7e70d4b809e639dfa5bf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d3853c9fbd7e70d4b809e639dfa5bf0">&sect;&nbsp;</a></span>DACC_MR_DIFF_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_DIFF_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) DACP and DACN are differential outputs. </p>
<p>The differential level is configured by the channel 0 value. </p>

</div>
</div>
<a id="ga29e0dc592ac888f4abe448adf2722c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29e0dc592ac888f4abe448adf2722c98">&sect;&nbsp;</a></span>DACC_MR_MAXS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Max Speed Mode for Channel 0 </p>

</div>
</div>
<a id="ga67994dbe57e33a2389edaf96e304df4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67994dbe57e33a2389edaf96e304df4d">&sect;&nbsp;</a></span>DACC_MR_MAXS0_MAXIMUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS0_MAXIMUM&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Max speed mode enabled. </p>

</div>
</div>
<a id="ga6547b6ad84ec78fce2c1d4b67899c833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6547b6ad84ec78fce2c1d4b67899c833">&sect;&nbsp;</a></span>DACC_MR_MAXS0_TRIG_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS0_TRIG_EVENT&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) External trigger mode or Free-running mode enabled. </p>
<p>(See TRGENx.DACC_TRIGR.) </p>

</div>
</div>
<a id="ga0989c8a554aacac0763f13927f55eb32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0989c8a554aacac0763f13927f55eb32">&sect;&nbsp;</a></span>DACC_MR_MAXS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Max Speed Mode for Channel 1 </p>

</div>
</div>
<a id="ga5f8f03d32cd8f4d2a03f641f0dce1270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f8f03d32cd8f4d2a03f641f0dce1270">&sect;&nbsp;</a></span>DACC_MR_MAXS1_MAXIMUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS1_MAXIMUM&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Max speed mode enabled. </p>

</div>
</div>
<a id="gacb927c4acd659bb4acde789366f0e025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb927c4acd659bb4acde789366f0e025">&sect;&nbsp;</a></span>DACC_MR_MAXS1_TRIG_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_MAXS1_TRIG_EVENT&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) External trigger mode or Free-running mode enabled. </p>
<p>(See TRGENx.DACC_TRIGR.) </p>

</div>
</div>
<a id="ga97ffaa0fb2ccea457d0a368b114d6c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97ffaa0fb2ccea457d0a368b114d6c5a">&sect;&nbsp;</a></span>DACC_MR_PRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_PRESCALER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga523fbe5f7c7c46fad299fc2cfa3d4fed">DACC_MR_PRESCALER_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga8d00257a3de59e0833c290e86a32bb14">DACC_MR_PRESCALER_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga523fbe5f7c7c46fad299fc2cfa3d4fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga523fbe5f7c7c46fad299fc2cfa3d4fed">&sect;&nbsp;</a></span>DACC_MR_PRESCALER_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_PRESCALER_Msk&#160;&#160;&#160;(0xfu &lt;&lt; DACC_MR_PRESCALER_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Peripheral Clock to DAC Clock Ratio </p>

</div>
</div>
<a id="ga8d00257a3de59e0833c290e86a32bb14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d00257a3de59e0833c290e86a32bb14">&sect;&nbsp;</a></span>DACC_MR_PRESCALER_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_PRESCALER_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae6ede753603ae1989dc7a498acb3edb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6ede753603ae1989dc7a498acb3edb7">&sect;&nbsp;</a></span>DACC_MR_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_WORD&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Word <a class="el" href="struct_transfer.xhtml" title="Describes a transfer on a UDP endpoint. ">Transfer</a> Mode </p>

</div>
</div>
<a id="ga5107a7f4c65f4c0c2ad77f01b029e4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5107a7f4c65f4c0c2ad77f01b029e4fe">&sect;&nbsp;</a></span>DACC_MR_WORD_DISABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_WORD_DISABLED&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) One data to convert is written to the FIFO per access to DACC. </p>

</div>
</div>
<a id="ga416fcd77d77d340014b65077170639bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga416fcd77d77d340014b65077170639bc">&sect;&nbsp;</a></span>DACC_MR_WORD_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_WORD_ENABLED&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Two data to convert are written to the FIFO per access to DACC (reduces the number of requests to DMA and the number of system bus accesses). </p>

</div>
</div>
<a id="gaed5aefb254ed11244cc75f207b5f85c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed5aefb254ed11244cc75f207b5f85c0">&sect;&nbsp;</a></span>DACC_MR_ZERO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_MR_ZERO&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_MR) Must always be written to 0. </p>

</div>
</div>
<a id="gaadece747b7f2565d790542d6007ae899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadece747b7f2565d790542d6007ae899">&sect;&nbsp;</a></span>DACC_TRIGR_OSR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga78e1a872c12bb5f465383f8cf25cb1b9">DACC_TRIGR_OSR0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#gaae5dfbbcbaa0296b25da85d705c5a76c">DACC_TRIGR_OSR0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78e1a872c12bb5f465383f8cf25cb1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78e1a872c12bb5f465383f8cf25cb1b9">&sect;&nbsp;</a></span>DACC_TRIGR_OSR0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_Msk&#160;&#160;&#160;(0x7u &lt;&lt; DACC_TRIGR_OSR0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Over Sampling Ratio of Channel 0 </p>

</div>
</div>
<a id="ga297975ae5e5cfbca2744210c7e13d4a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga297975ae5e5cfbca2744210c7e13d4a9">&sect;&nbsp;</a></span>DACC_TRIGR_OSR0_OSR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_1&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 1 </p>

</div>
</div>
<a id="gaeb95b834b918f9b402304186aa4784d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb95b834b918f9b402304186aa4784d4">&sect;&nbsp;</a></span>DACC_TRIGR_OSR0_OSR_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_16&#160;&#160;&#160;(0x4u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 16 </p>

</div>
</div>
<a id="gafb7f6e00468a1226c93b1fad86f20b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb7f6e00468a1226c93b1fad86f20b96">&sect;&nbsp;</a></span>DACC_TRIGR_OSR0_OSR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_2&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 2 </p>

</div>
</div>
<a id="ga02d71159fb787296396f6554a6ecd6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02d71159fb787296396f6554a6ecd6e4">&sect;&nbsp;</a></span>DACC_TRIGR_OSR0_OSR_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_32&#160;&#160;&#160;(0x5u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 32 </p>

</div>
</div>
<a id="gafd48fbecca40768f20e2ebd74890d269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd48fbecca40768f20e2ebd74890d269">&sect;&nbsp;</a></span>DACC_TRIGR_OSR0_OSR_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_4&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 4 </p>

</div>
</div>
<a id="gaa86ab4cac4679abe9d428323258ffca3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa86ab4cac4679abe9d428323258ffca3">&sect;&nbsp;</a></span>DACC_TRIGR_OSR0_OSR_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_OSR_8&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 8 </p>

</div>
</div>
<a id="gaae5dfbbcbaa0296b25da85d705c5a76c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae5dfbbcbaa0296b25da85d705c5a76c">&sect;&nbsp;</a></span>DACC_TRIGR_OSR0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR0_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga57c6269eb910acd15bf0ea5a6db69fcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga57c6269eb910acd15bf0ea5a6db69fcf">&sect;&nbsp;</a></span>DACC_TRIGR_OSR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#gaf21a132f2cfb19c0c3dc63f4dee3b822">DACC_TRIGR_OSR1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga44b23f16fd84a14b3d2c4cc740d3f73e">DACC_TRIGR_OSR1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf21a132f2cfb19c0c3dc63f4dee3b822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf21a132f2cfb19c0c3dc63f4dee3b822">&sect;&nbsp;</a></span>DACC_TRIGR_OSR1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_Msk&#160;&#160;&#160;(0x7u &lt;&lt; DACC_TRIGR_OSR1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Over Sampling Ratio of Channel 1 </p>

</div>
</div>
<a id="ga216203466a5c930231b9775c0ea9ecca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga216203466a5c930231b9775c0ea9ecca">&sect;&nbsp;</a></span>DACC_TRIGR_OSR1_OSR_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_1&#160;&#160;&#160;(0x0u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 1 </p>

</div>
</div>
<a id="ga1ba754609718180ed6295007f27b2c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ba754609718180ed6295007f27b2c78">&sect;&nbsp;</a></span>DACC_TRIGR_OSR1_OSR_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_16&#160;&#160;&#160;(0x4u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 16 </p>

</div>
</div>
<a id="gae9df1ca57ea3b312d852f427e4323439"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae9df1ca57ea3b312d852f427e4323439">&sect;&nbsp;</a></span>DACC_TRIGR_OSR1_OSR_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_2&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 2 </p>

</div>
</div>
<a id="gaafc5f4d81ff0fbd172437334aa59421d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafc5f4d81ff0fbd172437334aa59421d">&sect;&nbsp;</a></span>DACC_TRIGR_OSR1_OSR_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_32&#160;&#160;&#160;(0x5u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 32 </p>

</div>
</div>
<a id="gaf37b32a599d7034b7c95bba85e9ea06d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf37b32a599d7034b7c95bba85e9ea06d">&sect;&nbsp;</a></span>DACC_TRIGR_OSR1_OSR_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_4&#160;&#160;&#160;(0x2u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 4 </p>

</div>
</div>
<a id="gac5fd772559468a983d4522a0501f7d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5fd772559468a983d4522a0501f7d55">&sect;&nbsp;</a></span>DACC_TRIGR_OSR1_OSR_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_OSR_8&#160;&#160;&#160;(0x3u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) OSR = 8 </p>

</div>
</div>
<a id="ga44b23f16fd84a14b3d2c4cc740d3f73e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44b23f16fd84a14b3d2c4cc740d3f73e">&sect;&nbsp;</a></span>DACC_TRIGR_OSR1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_OSR1_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa79895370f44865a7afc726e44e6e14d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa79895370f44865a7afc726e44e6e14d">&sect;&nbsp;</a></span>DACC_TRIGR_TRGEN0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Trigger Enable of Channel 0 </p>

</div>
</div>
<a id="ga3874eed634ccda2d837c06c53abcb8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3874eed634ccda2d837c06c53abcb8f1">&sect;&nbsp;</a></span>DACC_TRIGR_TRGEN0_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN0_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) External trigger mode disabled. </p>
<p>DACC is in Free-running mode or Max speed mode. </p>

</div>
</div>
<a id="gaffe993f252c53ea5e322bb60b71da1b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffe993f252c53ea5e322bb60b71da1b4">&sect;&nbsp;</a></span>DACC_TRIGR_TRGEN0_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN0_EN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) External trigger mode enabled. </p>

</div>
</div>
<a id="ga93446d83d08d50a7c935cc72dc65f0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93446d83d08d50a7c935cc72dc65f0b5">&sect;&nbsp;</a></span>DACC_TRIGR_TRGEN1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Trigger Enable of Channel 1 </p>

</div>
</div>
<a id="ga0b63b712cfe1f4b10b351d86b62541ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b63b712cfe1f4b10b351d86b62541ec">&sect;&nbsp;</a></span>DACC_TRIGR_TRGEN1_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN1_DIS&#160;&#160;&#160;(0x0u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) External trigger mode disabled. </p>
<p>DACC is in Free-running mode or Max speed mode. </p>

</div>
</div>
<a id="gaf68d3abaf933a0ebb5a92a6aed86d75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf68d3abaf933a0ebb5a92a6aed86d75d">&sect;&nbsp;</a></span>DACC_TRIGR_TRGEN1_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGEN1_EN&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) External trigger mode enabled. </p>

</div>
</div>
<a id="ga5b0962b70802bb163e45c6264610b233"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b0962b70802bb163e45c6264610b233">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga7f7c4181078b0adc1bb6aad1d7230558">DACC_TRIGR_TRGSEL0_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga84d20bea0e90280f19d750c962f5d604">DACC_TRIGR_TRGSEL0_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f7c4181078b0adc1bb6aad1d7230558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f7c4181078b0adc1bb6aad1d7230558">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL0_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_Msk&#160;&#160;&#160;(0x7u &lt;&lt; DACC_TRIGR_TRGSEL0_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Trigger Selection of Channel 0 </p>

</div>
</div>
<a id="ga84d20bea0e90280f19d750c962f5d604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84d20bea0e90280f19d750c962f5d604">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2efb8a501fd81fee1171579b04a96a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2efb8a501fd81fee1171579b04a96a4a">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL0&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC0 output </p>

</div>
</div>
<a id="ga55bbde54d19f2204fe8b9f984226b784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55bbde54d19f2204fe8b9f984226b784">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL1&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC1 output </p>

</div>
</div>
<a id="gab6559428590109974fc4fb7d4fbeeffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6559428590109974fc4fb7d4fbeeffc">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL2&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC2 output </p>

</div>
</div>
<a id="gad0294c89fa2d2696e306854254ee6607"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0294c89fa2d2696e306854254ee6607">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL3&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM0 event 0 </p>

</div>
</div>
<a id="gaf4de29e722a6090d1edc4f3d0a076d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4de29e722a6090d1edc4f3d0a076d74">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL4&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM0 event 1 </p>

</div>
</div>
<a id="gaa2a1e70f6a4c33057e99ed6f8f815d09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa2a1e70f6a4c33057e99ed6f8f815d09">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL5&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM1 event 0 </p>

</div>
</div>
<a id="ga12e3a8862ce80f4acfc810740c680986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12e3a8862ce80f4acfc810740c680986">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL0_TRGSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL0_TRGSEL6&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM1 event 1 </p>

</div>
</div>
<a id="ga24a5e57a586938ccba18dbe2b6e8f783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24a5e57a586938ccba18dbe2b6e8f783">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga01e2d4d98cefc826211334d24cbe7e85">DACC_TRIGR_TRGSEL1_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#gad6ec0ba23e54244b06a8916d71d395aa">DACC_TRIGR_TRGSEL1_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga01e2d4d98cefc826211334d24cbe7e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01e2d4d98cefc826211334d24cbe7e85">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL1_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_Msk&#160;&#160;&#160;(0x7u &lt;&lt; DACC_TRIGR_TRGSEL1_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) Trigger Selection of Channel 1 </p>

</div>
</div>
<a id="gad6ec0ba23e54244b06a8916d71d395aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6ec0ba23e54244b06a8916d71d395aa">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga87b5af4bfaf0f112fe41c6d64e3c1c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87b5af4bfaf0f112fe41c6d64e3c1c47">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL0&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC0 output </p>

</div>
</div>
<a id="gaefff45f11b89390b32bd1c4126727ed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefff45f11b89390b32bd1c4126727ed0">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL1&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC1 output </p>

</div>
</div>
<a id="ga85f645003294af7b03bfbc2a00ea8d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85f645003294af7b03bfbc2a00ea8d34">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL2&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) TC2 output </p>

</div>
</div>
<a id="ga073b607d5c7b21c7dc9141f688252648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga073b607d5c7b21c7dc9141f688252648">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL3&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM0 event 0 </p>

</div>
</div>
<a id="ga94ed4cd3f7eb672caedf1e3350ed9503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94ed4cd3f7eb672caedf1e3350ed9503">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL4&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM0 event 1 </p>

</div>
</div>
<a id="ga17777281fec926766b1cb82c38e9ee66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17777281fec926766b1cb82c38e9ee66">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL5&#160;&#160;&#160;(0x5u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM1 event 0 </p>

</div>
</div>
<a id="ga52ab49c99643b988c99db880b89d04e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ab49c99643b988c99db880b89d04e7">&sect;&nbsp;</a></span>DACC_TRIGR_TRGSEL1_TRGSEL6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_TRIGR_TRGSEL1_TRGSEL6&#160;&#160;&#160;(0x6u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_TRIGR) PWM1 event 1 </p>

</div>
</div>
<a id="gad0c6e53d0e18a3eb85089900bcdb5858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0c6e53d0e18a3eb85089900bcdb5858">&sect;&nbsp;</a></span>DACC_WPMR_WPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPMR_WPEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_WPMR) Write Protection Enable </p>

</div>
</div>
<a id="ga8974c1eff32dc170d9f428fce8b4141b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8974c1eff32dc170d9f428fce8b4141b">&sect;&nbsp;</a></span>DACC_WPMR_WPKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPMR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#ga2fc886a375d5f556ca61dc734837691d">DACC_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="group___s_a_m_v71___d_a_c_c.xhtml#gab2a6bcb14b54d6e9bf4cda35534df062">DACC_WPMR_WPKEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2fc886a375d5f556ca61dc734837691d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc886a375d5f556ca61dc734837691d">&sect;&nbsp;</a></span>DACC_WPMR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPMR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; DACC_WPMR_WPKEY_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_WPMR) Write Protect Key </p>

</div>
</div>
<a id="ga9641d65dcf5bd61f91298b1079c07ab3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9641d65dcf5bd61f91298b1079c07ab3">&sect;&nbsp;</a></span>DACC_WPMR_WPKEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPMR_WPKEY_PASSWD&#160;&#160;&#160;(0x444143u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_WPMR) Writing any other value in this field aborts the write operation of bit WPEN.Always reads as 0. </p>

</div>
</div>
<a id="gab2a6bcb14b54d6e9bf4cda35534df062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2a6bcb14b54d6e9bf4cda35534df062">&sect;&nbsp;</a></span>DACC_WPMR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPMR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ae2d17379a2528900c8084440ee66a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ae2d17379a2528900c8084440ee66a3">&sect;&nbsp;</a></span>DACC_WPSR_WPVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPSR_WPVS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_WPSR) Write Protection Violation Status </p>

</div>
</div>
<a id="gaec9589b916ff63d79b578e7b3d8f2af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec9589b916ff63d79b578e7b3d8f2af9">&sect;&nbsp;</a></span>DACC_WPSR_WPVSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPSR_WPVSRC_Msk&#160;&#160;&#160;(0xffu &lt;&lt; DACC_WPSR_WPVSRC_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(DACC_WPSR) Write Protection Violation Source </p>

</div>
</div>
<a id="ga4ef4dcc3bf2e023b9638d70b2c13e727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ef4dcc3bf2e023b9638d70b2c13e727">&sect;&nbsp;</a></span>DACC_WPSR_WPVSRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACC_WPSR_WPVSRC_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
