<?xml version="1.0" encoding="UTF-8"?>
<Root VersionMajor="1" VersionMinor="15">
  <GenAppInfo Name="Vivado" Version="2019.2" CL="2708876" TimeStamp="Fri Feb  7 20:14:10 2020"/>
  <DSA Vendor="xilinx" BoardId="ultra96v2" Name="" VersionMajor="0" VersionMinor="0" Description="Vivado generated Hardware Platform" FeatureRomTimestamp="0" DcpLogicFunctionStripped="false" DcpEncrypt="false" Unified="true" Fixed="true" DefaultOutputType="hw_export">
    <Build UsesPR="false" PlatformState="pre_synth" AcceleratorBinaryContent="bitstream" ValidBinaryContentValues="dcp,bitstream" TopModuleName="ultra96v2_0_wrapper"/>
    <Board Name="em.avnet.com:ultra96v2:1.0" Vendor="em.avnet.com" Part="xczu3eg-sbva484-1-e" BoardPart="em.avnet.com:ultra96v2:part0:1.0">
      <Images>
        <Img Type="HDPI" File="ultra96v2.jpg"/>
        <Img Type="MDPI" File=""/>
        <Img Type="LDPI" File=""/>
      </Images>
    </Board>
    <Devices>
      <Device Name="fpga0" Type="8" FpgaDevice="zynquplus:xczu3eg:sbva484:-1:e">
        <Core Name="OCL_REGION_0" Type="clc_region" ComputeUnits="60">
          <AvailableResources LUT="65827" REG="136640" BRAM="214" DSP="360"/>
        </Core>
      </Device>
    </Devices>
    <Files>
      <File Type="FULL_BIT" Name="ultra96v2_0_wrapper.bit"/>
    </Files>
  </DSA>
</Root>
