# Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
# SPDX-License-Identifier: MIT
"""Code-object resource gate for the attention backward kernels.

Everything here reads a compiled HSACO (bytes) or its disassembly text; nothing
emits IR. Three parts:

* :func:`read_code_object_resources` parses the ELF directly (no external
  tool): the AMDGPU metadata note (msgpack) for VGPR/AGPR/SGPR counts, spill
  counts, LDS and scratch bytes, and the kernel descriptor for the
  arch-VGPR / AGPR split (``accum_offset`` on the unified-register-file CDNA
  targets). :func:`occupancy_waves_per_simd` turns that into an occupancy.
* :func:`find_loops` / :func:`select_q_loop` slice the disassembly into loop
  bodies (basic-block range from a back-edge target to the back-edge branch),
  and :func:`count_agpr_copies` counts ``v_accvgpr_read*`` /
  ``v_accvgpr_write*`` / ``v_accvgpr_mov*`` inside one body (the hot-loop
  AGPR-copy counter; ``probe_isa_inspect`` has no such bucket and counts the
  whole kernel).
* :func:`evaluate_resource_gate` applies the backward resource rules (scratch
  0, spills 0, arch VGPR and AGPR within their own budgets, occupancy >= 1,
  LDS within the per-arch capacity, q-loop AGPR copies within the model
  ceiling) and records the LLVM flavor and comgr version the result was
  produced with. A gate result is valid only on the ``llvm22`` flavor.

Disassembly goes through ``disassemble_hsaco`` from the ``probe_isa_inspect``
probe (imported by relative path), which needs ``llvm-objdump``;
:func:`find_objdump` locates one and exports it through ``LLVM_OBJDUMP``.
"""

from __future__ import annotations

import importlib.util
import os
import re
import shutil
import struct
import sys
from collections.abc import Callable, Iterable, Mapping, Sequence
from dataclasses import dataclass, field
from pathlib import Path
from typing import Any

GATE_FLAVOR = "llvm22"

# Per-arch register and LDS budgets used by the gate. The CDNA register file is
# two budgets: at most 256 arch VGPRs and at most 256 AGPRs per wave.
ARCH_VGPR_BUDGET = 256
AGPR_BUDGET = 256

_NT_AMDGPU_METADATA = 32
_SHT_SYMTAB = 2
_SHT_NOTE = 7


# --------------------------------------------------------------------------- msgpack
class _MsgpackReader:
    """Minimal msgpack decoder for the AMDGPU metadata note (maps, arrays, str, ints)."""

    def __init__(self, data: bytes) -> None:
        self.data = data
        self.pos = 0

    def _take(self, n: int) -> bytes:
        if self.pos + n > len(self.data):
            raise ValueError("truncated msgpack data")
        out = self.data[self.pos : self.pos + n]
        self.pos += n
        return out

    def _unpack(self, fmt: str) -> Any:
        size = struct.calcsize(fmt)
        return struct.unpack(fmt, self._take(size))[0]

    def read(self) -> Any:
        tag = self._take(1)[0]
        if tag <= 0x7F:
            return tag
        if tag >= 0xE0:
            return tag - 0x100
        if 0x80 <= tag <= 0x8F:
            return self._map(tag & 0x0F)
        if 0x90 <= tag <= 0x9F:
            return [self.read() for _ in range(tag & 0x0F)]
        if 0xA0 <= tag <= 0xBF:
            return self._take(tag & 0x1F).decode("utf-8", "replace")
        simple = {0xC0: None, 0xC2: False, 0xC3: True}
        if tag in simple:
            return simple[tag]
        fixed = {
            0xCA: ">f",
            0xCB: ">d",
            0xCC: ">B",
            0xCD: ">H",
            0xCE: ">I",
            0xCF: ">Q",
            0xD0: ">b",
            0xD1: ">h",
            0xD2: ">i",
            0xD3: ">q",
        }
        if tag in fixed:
            return self._unpack(fixed[tag])
        if tag in (0xD9, 0xDA, 0xDB):
            n = self._unpack({0xD9: ">B", 0xDA: ">H", 0xDB: ">I"}[tag])
            return self._take(n).decode("utf-8", "replace")
        if tag in (0xC4, 0xC5, 0xC6):
            n = self._unpack({0xC4: ">B", 0xC5: ">H", 0xC6: ">I"}[tag])
            return self._take(n)
        if tag in (0xDC, 0xDD):
            n = self._unpack(">H" if tag == 0xDC else ">I")
            return [self.read() for _ in range(n)]
        if tag in (0xDE, 0xDF):
            return self._map(self._unpack(">H" if tag == 0xDE else ">I"))
        raise ValueError(f"unsupported msgpack tag 0x{tag:02x}")

    def _map(self, n: int) -> dict:
        out = {}
        for _ in range(n):
            key = self.read()
            out[key] = self.read()
        return out


def decode_msgpack(data: bytes) -> Any:
    """Decode one msgpack document (the subset the AMDGPU metadata note uses)."""
    return _MsgpackReader(data).read()


# --------------------------------------------------------------------------- ELF
@dataclass(frozen=True)
class _Section:
    name: str
    sh_type: int
    addr: int
    offset: int
    size: int
    link: int
    entsize: int


def _elf_sections(blob: bytes) -> list[_Section]:
    if blob[:4] != b"\x7fELF" or blob[4] != 2 or blob[5] != 1:
        raise ValueError("not a little-endian ELF64 code object")
    shoff = struct.unpack_from("<Q", blob, 0x28)[0]
    shentsize, shnum, shstrndx = struct.unpack_from("<HHH", blob, 0x3A)
    raw = []
    for i in range(shnum):
        base = shoff + i * shentsize
        name, sh_type, _flags, addr, offset, size, link, _info, _align, entsize = (
            struct.unpack_from("<IIQQQQIIQQ", blob, base)
        )
        raw.append((name, sh_type, addr, offset, size, link, entsize))
    strtab = raw[shstrndx]
    out = []
    for name, sh_type, addr, offset, size, link, entsize in raw:
        start = strtab[3] + name
        end = blob.index(b"\x00", start)
        out.append(
            _Section(
                blob[start:end].decode("ascii", "replace"),
                sh_type,
                addr,
                offset,
                size,
                link,
                entsize,
            )
        )
    return out


def _metadata_note(blob: bytes, sections: Sequence[_Section]) -> dict | None:
    for sec in sections:
        if sec.sh_type != _SHT_NOTE:
            continue
        pos, end = sec.offset, sec.offset + sec.size
        while pos + 12 <= end:
            namesz, descsz, ntype = struct.unpack_from("<III", blob, pos)
            name_start = pos + 12
            desc_start = name_start + ((namesz + 3) & ~3)
            name = blob[name_start : name_start + namesz].rstrip(b"\x00")
            if name == b"AMDGPU" and ntype == _NT_AMDGPU_METADATA:
                return decode_msgpack(blob[desc_start : desc_start + descsz])
            pos = desc_start + ((descsz + 3) & ~3)
    return None


def _kernel_descriptors(blob: bytes, sections: Sequence[_Section]) -> dict[str, bytes]:
    """Map kernel name -> its 64-byte kernel descriptor (symbols ``<name>.kd``)."""
    out: dict[str, bytes] = {}
    for sec in sections:
        if sec.sh_type != _SHT_SYMTAB or sec.entsize == 0:
            continue
        strtab = sections[sec.link]
        for i in range(sec.size // sec.entsize):
            base = sec.offset + i * sec.entsize
            st_name, _info, _other, shndx, value, _size = struct.unpack_from(
                "<IBBHQQ", blob, base
            )
            start = strtab.offset + st_name
            name = blob[start : blob.index(b"\x00", start)].decode("ascii", "replace")
            if not name.endswith(".kd") or shndx == 0 or shndx >= len(sections):
                continue
            host = sections[shndx]
            off = host.offset + (value - host.addr)
            out[name[: -len(".kd")]] = blob[off : off + 64]
    return out


def _accum_offset(descriptor: bytes) -> int | None:
    """``accum_offset`` (first AGPR-backed slot) from ``compute_pgm_rsrc3``."""
    if len(descriptor) < 48:
        return None
    rsrc3 = struct.unpack_from("<I", descriptor, 44)[0]
    return ((rsrc3 & 0x3F) + 1) * 4


# --------------------------------------------------------------------------- resources
@dataclass(frozen=True)
class KernelResources:
    """Per-kernel resources read from the code object."""

    name: str
    arch: str
    vgpr_total: int  # metadata .vgpr_count (arch VGPR + AGPR on unified-file targets)
    arch_vgpr: int
    agpr: int
    sgpr: int
    lds_bytes: int
    scratch_bytes: int
    vgpr_spill: int
    sgpr_spill: int
    wavefront_size: int
    max_flat_workgroup_size: int
    raw: Mapping[str, Any] = field(default_factory=dict, compare=False)

    def as_dict(self) -> dict:
        return {
            "name": self.name,
            "arch": self.arch,
            "vgpr_total": self.vgpr_total,
            "arch_vgpr": self.arch_vgpr,
            "agpr": self.agpr,
            "sgpr": self.sgpr,
            "lds_bytes": self.lds_bytes,
            "scratch_bytes": self.scratch_bytes,
            "vgpr_spill": self.vgpr_spill,
            "sgpr_spill": self.sgpr_spill,
            "wavefront_size": self.wavefront_size,
            "max_flat_workgroup_size": self.max_flat_workgroup_size,
        }


def _has_unified_agprs(arch: str) -> bool:
    return arch in ("gfx90a", "gfx940", "gfx941", "gfx942", "gfx950")


def read_code_object_resources(
    hsaco: bytes, *, arch: str, kernel: str | None = None
) -> KernelResources:
    """Read the resources of one kernel from an HSACO blob.

    ``kernel`` selects by symbol name; ``None`` requires exactly one kernel.
    Raises ``ValueError`` when the metadata note is missing or ambiguous.
    """
    blob = bytes(hsaco)
    sections = _elf_sections(blob)
    meta = _metadata_note(blob, sections)
    if not meta or "amdhsa.kernels" not in meta:
        raise ValueError("code object has no AMDGPU metadata note")
    kernels = meta["amdhsa.kernels"]
    if kernel is not None:
        kernels = [k for k in kernels if k.get(".name") == kernel]
    if len(kernels) != 1:
        raise ValueError(f"expected one kernel, found {len(kernels)}")
    k = kernels[0]
    name = k.get(".name", "")
    total = int(k.get(".vgpr_count", 0))
    agpr = int(k.get(".agpr_count", 0))
    arch_vgpr = total
    if _has_unified_agprs(arch) and agpr > 0:
        acc = _accum_offset(_kernel_descriptors(blob, sections).get(name, b""))
        arch_vgpr = acc if acc is not None else total - agpr
    return KernelResources(
        name=name,
        arch=arch,
        vgpr_total=total,
        arch_vgpr=arch_vgpr,
        agpr=agpr,
        sgpr=int(k.get(".sgpr_count", 0)),
        lds_bytes=int(k.get(".group_segment_fixed_size", 0)),
        scratch_bytes=int(k.get(".private_segment_fixed_size", 0)),
        vgpr_spill=int(k.get(".vgpr_spill_count", 0)),
        sgpr_spill=int(k.get(".sgpr_spill_count", 0)),
        wavefront_size=int(k.get(".wavefront_size", 64)),
        max_flat_workgroup_size=int(k.get(".max_flat_workgroup_size", 0)),
        raw=dict(k),
    )


# Register-file facts per arch family (per SIMD, per lane), and wave slots per SIMD.
_VGPR_FILE = {"cdna": (512, 8, 8), "rdna": (1536, 24, 16)}  # (regs, granule, max waves)


def occupancy_waves_per_simd(
    res: KernelResources, *, lds_capacity_bytes: int, simds_per_cu: int = 4
) -> int:
    """Waves per SIMD allowed by VGPRs, LDS and the workgroup size.

    CDNA (wave64) has a 512-entry unified register file per lane with an
    8-register granule; RDNA wave32 has 1536 entries with a 24-register granule
    (gfx11/gfx12 1.5x register file targets). The LDS bound counts whole
    workgroups per CU. Returns 0 when the kernel cannot be resident at all.
    """
    family = "cdna" if res.wavefront_size == 64 else "rdna"
    regs, granule, max_waves = _VGPR_FILE[family]
    used = max(res.vgpr_total, 1)
    used = -(-used // granule) * granule
    by_vgpr = min(max_waves, regs // used)
    waves_per_wg = max(1, -(-max(res.max_flat_workgroup_size, 1) // res.wavefront_size))
    if res.lds_bytes > 0:
        wgs_per_cu = lds_capacity_bytes // res.lds_bytes
        by_lds = (wgs_per_cu * waves_per_wg) // simds_per_cu
        if wgs_per_cu > 0 and by_lds == 0:
            by_lds = 1  # one workgroup's waves spread over the SIMDs
        return min(by_vgpr, by_lds)
    return by_vgpr


# --------------------------------------------------------------------------- disassembly
_LINE_RE = re.compile(
    r"^\s+(?P<mn>[a-z_][a-z0-9_]*)(?P<ops>[^/]*)//\s*(?P<addr>[0-9A-Fa-f]+):"
)
_TARGET_RE = re.compile(r"<[^>+]*\+0x(?P<off>[0-9a-fA-F]+)>")
_FUNC_RE = re.compile(r"^(?P<addr>[0-9a-fA-F]+)\s+<(?P<name>[^>]+)>:")


@dataclass(frozen=True)
class Instr:
    addr: int
    mnemonic: str
    operands: str
    target: int | None = None  # branch target address (SOPP branches)


def parse_disassembly(text: str) -> list[Instr]:
    """Instructions (address order) from ``llvm-objdump -d`` text of one kernel."""
    out: list[Instr] = []
    func_addr = 0
    for line in text.splitlines():
        fm = _FUNC_RE.match(line)
        if fm:
            func_addr = int(fm.group("addr"), 16)
            continue
        m = _LINE_RE.match(line)
        if not m:
            continue
        mn = m.group("mn")
        addr = int(m.group("addr"), 16)
        ops = m.group("ops").strip()
        target = None
        if mn == "s_branch" or mn.startswith("s_cbranch_"):
            tm = _TARGET_RE.search(line)
            if tm:
                target = func_addr + int(tm.group("off"), 16)
            else:
                imm = int(ops.split(",")[0].strip(), 0)
                if imm > 0x7FFF:
                    imm -= 0x10000
                target = addr + 4 + 4 * imm
        out.append(Instr(addr, mn, ops, target))
    return out


@dataclass(frozen=True)
class LoopBody:
    """Instructions from a back-edge target (loop header) through the back-edge."""

    header_addr: int
    backedge_addr: int
    start: int  # index into the instruction list
    end: int  # inclusive index of the back-edge branch

    def instructions(self, instrs: Sequence[Instr]) -> Sequence[Instr]:
        return instrs[self.start : self.end + 1]


def find_loops(instrs: Sequence[Instr]) -> list[LoopBody]:
    """Every back-edge (branch to an address at or before itself) as a loop body."""
    index = {ins.addr: i for i, ins in enumerate(instrs)}
    loops = []
    for i, ins in enumerate(instrs):
        if ins.target is None or ins.target > ins.addr:
            continue
        start = index.get(ins.target)
        if start is None:
            continue
        loops.append(LoopBody(ins.target, ins.addr, start, i))
    return loops


def _is_mfma(mn: str) -> bool:
    return mn.startswith(("v_mfma", "v_smfmac", "v_wmma", "v_swmmac"))


def select_q_loop(instrs: Sequence[Instr], loops: Sequence[LoopBody]) -> LoopBody:
    """The q-loop: the loop body with the most matrix instructions.

    Ties go to the larger body (an outer loop that contains an inner one). A
    kernel without any matrix instruction in a loop raises ``ValueError``.
    """
    best, best_key = None, None
    for lp in loops:
        body = lp.instructions(instrs)
        key = (sum(1 for x in body if _is_mfma(x.mnemonic)), len(body))
        if best_key is None or key > best_key:
            best, best_key = lp, key
    if best is None or best_key[0] == 0:
        raise ValueError("no loop with matrix instructions found")
    return best


@dataclass(frozen=True)
class AgprCopies:
    reads: int
    writes: int
    moves: int

    @property
    def total(self) -> int:
        return self.reads + self.writes + self.moves


def count_agpr_copies(body: Iterable[Instr]) -> AgprCopies:
    """``v_accvgpr_read*`` / ``v_accvgpr_write*`` / ``v_accvgpr_mov*`` counts."""
    r = w = m = 0
    for ins in body:
        if ins.mnemonic.startswith("v_accvgpr_read"):
            r += 1
        elif ins.mnemonic.startswith("v_accvgpr_write"):
            w += 1
        elif ins.mnemonic.startswith("v_accvgpr_mov"):
            m += 1
    return AgprCopies(r, w, m)


def agpr_copy_ceiling(
    *, block_m: int, block_n: int, waves: int, s_in_agpr: bool
) -> AgprCopies:
    """Model ceiling of AGPR copies per q step (the hot-loop AGPR-copy rule).

    0 without ``s_in_agpr`` (accumulators are touched only by MFMA in the loop);
    with it, S and dP are read once each: ``2*kM0*kN0/(64*W)`` reads, no writes.
    """
    if not s_in_agpr:
        return AgprCopies(0, 0, 0)
    return AgprCopies((2 * block_m * block_n) // (64 * waves), 0, 0)


# --------------------------------------------------------------------------- tools
def find_objdump() -> str | None:
    """Locate ``llvm-objdump`` (env, PATH, ROCm install, pip ROCm SDK) and export it."""
    cands = [os.environ.get("LLVM_OBJDUMP"), shutil.which("llvm-objdump")]
    for root in (os.environ.get("ROCM_PATH"), os.environ.get("ROCM_HOME"), "/opt/rocm"):
        if root:
            cands.append(str(Path(root) / "llvm" / "bin" / "llvm-objdump"))
    spec = importlib.util.find_spec("_rocm_sdk_core")
    if spec is not None and spec.submodule_search_locations:
        for loc in spec.submodule_search_locations:
            for exe in ("llvm-objdump.exe", "llvm-objdump"):
                cands.append(str(Path(loc) / "lib" / "llvm" / "bin" / exe))
    for c in cands:
        if c and Path(c).is_file():
            os.environ["LLVM_OBJDUMP"] = c
            return c
    return None


def _probe_isa_inspect():
    here = Path(__file__).resolve()
    rocke_root = here.parents[2]
    path = (
        rocke_root
        / "platform"
        / "dsl_docs"
        / "optimization"
        / "utilities"
        / "tools"
        / "dsl_probes"
        / "probe_isa_inspect.py"
    )
    name = "_bwd_probe_isa_inspect"
    if name in sys.modules:
        return sys.modules[name]
    spec = importlib.util.spec_from_file_location(name, path)
    mod = importlib.util.module_from_spec(spec)
    sys.modules[name] = mod
    spec.loader.exec_module(mod)
    return mod


def disassemble(hsaco: bytes, *, arch: str) -> str:
    """Disassembly text via ``probe_isa_inspect.disassemble_hsaco``."""
    if find_objdump() is None:
        raise FileNotFoundError("llvm-objdump not found (set LLVM_OBJDUMP)")
    return _probe_isa_inspect().disassemble_hsaco(bytes(hsaco), mcpu=arch)


def comgr_version() -> str | None:
    """``major.minor`` of the loaded comgr library plus its ROCm vintage, if known."""
    try:
        import ctypes

        from rocke.runtime import comgr as _comgr

        lib = _comgr._resolve_lib()
        major, minor = ctypes.c_size_t(), ctypes.c_size_t()
        lib.amd_comgr_get_version(ctypes.byref(major), ctypes.byref(minor))
        rocm = _comgr.resolved_lib_rocm_version()
        rocm_s = f"{rocm[0]}.{rocm[1]}" if rocm else "unknown"
        return f"comgr{major.value}.{minor.value}/rocm{rocm_s}"
    except Exception:  # noqa: BLE001 - recorded as unknown, never fatal
        return None


def current_flavor() -> str:
    try:
        from rocke.core.lower_llvm import _detect_llvm_flavor

        return _detect_llvm_flavor()
    except Exception:  # noqa: BLE001
        return os.environ.get("ROCKE_LLVM_FLAVOR", "unknown")


# --------------------------------------------------------------------------- gate
@dataclass(frozen=True)
class ResourceGateResult:
    resources: KernelResources
    occupancy: int
    q_loop_copies: AgprCopies | None
    copy_ceiling: AgprCopies | None
    failures: tuple[str, ...]
    flavor: str
    comgr: str | None

    @property
    def valid(self) -> bool:
        """True only for results produced on the production flavor."""
        return self.flavor == GATE_FLAVOR

    @property
    def passed(self) -> bool:
        return self.valid and not self.failures

    def record(self) -> dict:
        return {
            "resources": self.resources.as_dict(),
            "occupancy": self.occupancy,
            "q_loop_agpr_copies": (
                None
                if self.q_loop_copies is None
                else {
                    "reads": self.q_loop_copies.reads,
                    "writes": self.q_loop_copies.writes,
                    "moves": self.q_loop_copies.moves,
                }
            ),
            "failures": list(self.failures),
            "flavor": self.flavor,
            "comgr": self.comgr,
            "valid": self.valid,
        }


def evaluate_resource_gate(
    hsaco: bytes,
    *,
    arch: str,
    lds_capacity_bytes: int,
    block_m: int | None = None,
    block_n: int | None = None,
    waves: int | None = None,
    s_in_agpr: bool = False,
    isa_text: str | None = None,
    disassembler: Callable[[bytes], str] | None = None,
    kernel: str | None = None,
    flavor: str | None = None,
    comgr: str | None = None,
) -> ResourceGateResult:
    """Apply the resource rules to one compiled kernel.

    The q-loop AGPR-copy rule runs when the tile (``block_m``, ``block_n``,
    ``waves``) is given and the target has AGPRs; the disassembly comes from
    ``isa_text``, else ``disassembler(hsaco)``, else :func:`disassemble`.
    Failure tokens: ``scratch``, ``vgpr_spill``, ``sgpr_spill``, ``arch_vgpr``,
    ``agpr``, ``occupancy``, ``lds``, ``agpr_copy_traffic``, ``no_q_loop``.
    """
    res = read_code_object_resources(hsaco, arch=arch, kernel=kernel)
    fails = []
    if res.scratch_bytes != 0:
        fails.append("scratch")
    if res.vgpr_spill != 0:
        fails.append("vgpr_spill")
    if res.sgpr_spill != 0:
        fails.append("sgpr_spill")
    if res.arch_vgpr > ARCH_VGPR_BUDGET:
        fails.append("arch_vgpr")
    if res.agpr > AGPR_BUDGET:
        fails.append("agpr")
    occ = occupancy_waves_per_simd(res, lds_capacity_bytes=lds_capacity_bytes)
    if occ < 1:
        fails.append("occupancy")
    if res.lds_bytes > lds_capacity_bytes:
        fails.append("lds")
    copies = ceiling = None
    if None not in (block_m, block_n, waves) and _has_unified_agprs(arch):
        if isa_text is None:
            isa_text = (disassembler or (lambda h: disassemble(h, arch=arch)))(hsaco)
        instrs = parse_disassembly(isa_text)
        try:
            body = select_q_loop(instrs, find_loops(instrs))
        except ValueError:
            fails.append("no_q_loop")
        else:
            copies = count_agpr_copies(body.instructions(instrs))
            ceiling = agpr_copy_ceiling(
                block_m=block_m, block_n=block_n, waves=waves, s_in_agpr=s_in_agpr
            )
            if (
                copies.reads > ceiling.reads
                or copies.writes > ceiling.writes
                or copies.moves > ceiling.moves
            ):
                fails.append("agpr_copy_traffic")
    return ResourceGateResult(
        resources=res,
        occupancy=occ,
        q_loop_copies=copies,
        copy_ceiling=ceiling,
        failures=tuple(fails),
        flavor=flavor if flavor is not None else current_flavor(),
        comgr=comgr if comgr is not None else comgr_version(),
    )
