// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

// DATE "05/28/2014 20:49:01"

// 
// Device: Altera EP4CE15F17C8 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FirParallel (
	rst,
	clk,
	Xin,
	Yout);
input 	rst;
input 	clk;
input 	[11:0] Xin;
output 	[28:0] Yout;

// Design Ports Information
// Yout[0]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[1]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[2]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[3]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[4]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[6]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[7]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[8]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[9]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[10]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[11]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[12]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[13]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[14]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[15]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[16]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[17]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[18]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[19]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[20]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[21]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[22]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[23]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[24]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[25]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[26]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[27]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Yout[28]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[0]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[1]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[2]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[4]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[5]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[7]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[8]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[9]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[10]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xin[11]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("FirFullSerial_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a0;
wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a1;
wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a2;
wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a3;
wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a4;
wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a5;
wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a6;
wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a7;
wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a8;
wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a9;
wire Umult1_alpm_mult_component_aauto_generated_amac_out2_a10;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a0;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a1;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a2;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a3;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a4;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a5;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a6;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a7;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a8;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a9;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_a10;
wire Add8_a0_combout;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a0;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a1;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a2;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a3;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a4;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a5;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a6;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a7;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a8;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a9;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_a10;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a0;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a1;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a2;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a3;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a4;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a5;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a6;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a7;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a8;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a9;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_a10;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a0;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a1;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a2;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a3;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a4;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a5;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a6;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a7;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a8;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a9;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_a10;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a0;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a1;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a2;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a3;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a4;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a5;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a6;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a7;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a8;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a9;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_a10;
wire Add13_a0_combout;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a0;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a1;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a2;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a3;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a4;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a5;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a6;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a7;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a8;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a9;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_a10;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a0;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a1;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a2;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a3;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a4;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a5;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a6;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a7;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a8;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a9;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_a10;
wire Add12_a0_combout;
wire Add10_a2_combout;
wire Add11_a2_combout;
wire Add11_a4_combout;
wire Add12_a4_combout;
wire Add8_a6_combout;
wire Add9_a6_combout;
wire Add11_a6_combout;
wire Add12_a6_combout;
wire Add10_a8_combout;
wire Add11_a8_combout;
wire Add9_a10_combout;
wire Add10_a10_combout;
wire Add11_a10_combout;
wire Add10_a12_combout;
wire Add11_a12_combout;
wire Add8_a14_combout;
wire Add9_a14_combout;
wire Add11_a14_combout;
wire Add12_a14_combout;
wire Add10_a16_combout;
wire Add11_a16_combout;
wire Add8_a18_combout;
wire Add11_a18_combout;
wire Add12_a18_combout;
wire Add10_a20_combout;
wire Add11_a20_combout;
wire Add9_a22_combout;
wire Add10_a22_combout;
wire Add11_a22_combout;
wire Add8_a24_combout;
wire Add9_a24_combout;
wire Add10_a24_combout;
wire Add13_a24_combout;
wire Add9_a26_combout;
wire Add10_a26_combout;
wire Add11_a26_combout;
wire Add8_a28_combout;
wire Add9_a28_combout;
wire Add13_a28_combout;
wire Add12_a28_combout;
wire Add9_a30_combout;
wire Add10_a30_combout;
wire Add13_a30_combout;
wire Add8_a32_combout;
wire Add9_a32_combout;
wire Add13_a32_combout;
wire Add12_a32_combout;
wire Add10_a34_combout;
wire Add11_a34_combout;
wire Add10_a36_combout;
wire Add11_a36_combout;
wire Add9_a38_combout;
wire Add10_a38_combout;
wire Add13_a38_combout;
wire Add8_a40_combout;
wire Add10_a40_combout;
wire Add11_a40_combout;
wire Add10_a42_combout;
wire Add13_a42_combout;
wire Add10_a44_combout;
wire Add13_a45;
wire Add11_a44_combout;
wire Add8_a46_combout;
wire Add9_a46_combout;
wire Add13_a46_combout;
wire Add13_a47;
wire Add12_a46_combout;
wire Add13_a48_combout;
wire Add13_a49;
wire Add12_a48_combout;
wire Add10_a50_combout;
wire Add13_a50_combout;
wire Add13_a51;
wire Add12_a51;
wire Add13_a52_combout;
wire Add12_a52_combout;
wire Xin_Reg_a14_a_a1_a_aq;
wire Xin_Reg_a14_a_a4_a_aq;
wire Xin_Reg_a14_a_a7_a_aq;
wire Xin_Reg_a15_a_a1_a_aq;
wire Xin_Reg_a15_a_a3_a_aq;
wire Xin_Reg_a15_a_a4_a_aq;
wire Xin_Reg_a15_a_a6_a_aq;
wire Xin_Reg_a15_a_a7_a_aq;
wire Xin_Reg_a15_a_a11_a_aq;
wire Xin_Reg_a13_a_a1_a_aq;
wire Xin_Reg_a13_a_a4_a_aq;
wire Xin_Reg_a15_a_a1_a_afeeder_combout;
wire Xin_Reg_a15_a_a3_a_afeeder_combout;
wire Xin_Reg_a15_a_a6_a_afeeder_combout;
wire Xin_Reg_a15_a_a11_a_afeeder_combout;
wire Xin_Reg_a14_a_a4_a_afeeder_combout;
wire Xin_Reg_a14_a_a7_a_afeeder_combout;
wire Xin_Reg_a13_a_a1_a_afeeder_combout;
wire Yout_a0_a_aoutput_o;
wire Yout_a1_a_aoutput_o;
wire Yout_a2_a_aoutput_o;
wire Yout_a3_a_aoutput_o;
wire Yout_a4_a_aoutput_o;
wire Yout_a5_a_aoutput_o;
wire Yout_a6_a_aoutput_o;
wire Yout_a7_a_aoutput_o;
wire Yout_a8_a_aoutput_o;
wire Yout_a9_a_aoutput_o;
wire Yout_a10_a_aoutput_o;
wire Yout_a11_a_aoutput_o;
wire Yout_a12_a_aoutput_o;
wire Yout_a13_a_aoutput_o;
wire Yout_a14_a_aoutput_o;
wire Yout_a15_a_aoutput_o;
wire Yout_a16_a_aoutput_o;
wire Yout_a17_a_aoutput_o;
wire Yout_a18_a_aoutput_o;
wire Yout_a19_a_aoutput_o;
wire Yout_a20_a_aoutput_o;
wire Yout_a21_a_aoutput_o;
wire Yout_a22_a_aoutput_o;
wire Yout_a23_a_aoutput_o;
wire Yout_a24_a_aoutput_o;
wire Yout_a25_a_aoutput_o;
wire Yout_a26_a_aoutput_o;
wire Yout_a27_a_aoutput_o;
wire Yout_a28_a_aoutput_o;
wire clk_ainput_o;
wire clk_ainputclkctrl_outclk;
wire Xin_a1_a_ainput_o;
wire rst_ainput_o;
wire rst_ainputclkctrl_outclk;
wire Xin_Reg_a0_a_a1_a_aq;
wire Xin_Reg_a1_a_a1_a_afeeder_combout;
wire Xin_Reg_a1_a_a1_a_aq;
wire Xin_Reg_a2_a_a1_a_afeeder_combout;
wire Xin_Reg_a2_a_a1_a_aq;
wire Xin_a0_a_ainput_o;
wire Xin_Reg_a0_a_a0_a_afeeder_combout;
wire Xin_Reg_a0_a_a0_a_aq;
wire Xin_Reg_a1_a_a0_a_afeeder_combout;
wire Xin_Reg_a1_a_a0_a_aq;
wire Xin_Reg_a2_a_a0_a_afeeder_combout;
wire Xin_Reg_a2_a_a0_a_aq;
wire Add_Reg_a2_a_a0_a_a157;
wire Add_Reg_a2_a_a1_a_a158_combout;
wire Add_Reg_a2_a_a1_a_aq;
wire Xin_a2_a_ainput_o;
wire Xin_Reg_a0_a_a2_a_afeeder_combout;
wire Xin_Reg_a0_a_a2_a_aq;
wire Xin_Reg_a1_a_a2_a_aq;
wire Xin_Reg_a2_a_a2_a_afeeder_combout;
wire Xin_Reg_a2_a_a2_a_aq;
wire Add_Reg_a2_a_a1_a_a159;
wire Add_Reg_a2_a_a2_a_a160_combout;
wire Add_Reg_a2_a_a2_a_aq;
wire Xin_a3_a_ainput_o;
wire Xin_Reg_a0_a_a3_a_afeeder_combout;
wire Xin_Reg_a0_a_a3_a_aq;
wire Xin_Reg_a1_a_a3_a_aq;
wire Xin_Reg_a2_a_a3_a_afeeder_combout;
wire Xin_Reg_a2_a_a3_a_aq;
wire Add_Reg_a2_a_a2_a_a161;
wire Add_Reg_a2_a_a3_a_a162_combout;
wire Add_Reg_a2_a_a3_a_aq;
wire Xin_a4_a_ainput_o;
wire Xin_Reg_a0_a_a4_a_afeeder_combout;
wire Xin_Reg_a0_a_a4_a_aq;
wire Xin_Reg_a1_a_a4_a_afeeder_combout;
wire Xin_Reg_a1_a_a4_a_aq;
wire Xin_Reg_a2_a_a4_a_afeeder_combout;
wire Xin_Reg_a2_a_a4_a_aq;
wire Add_Reg_a2_a_a3_a_a163;
wire Add_Reg_a2_a_a4_a_a164_combout;
wire Add_Reg_a2_a_a4_a_aq;
wire Xin_a5_a_ainput_o;
wire Xin_Reg_a0_a_a5_a_aq;
wire Xin_Reg_a1_a_a5_a_afeeder_combout;
wire Xin_Reg_a1_a_a5_a_aq;
wire Xin_Reg_a2_a_a5_a_afeeder_combout;
wire Xin_Reg_a2_a_a5_a_aq;
wire Add_Reg_a2_a_a4_a_a165;
wire Add_Reg_a2_a_a5_a_a166_combout;
wire Add_Reg_a2_a_a5_a_aq;
wire Xin_a6_a_ainput_o;
wire Xin_Reg_a0_a_a6_a_aq;
wire Xin_Reg_a1_a_a6_a_afeeder_combout;
wire Xin_Reg_a1_a_a6_a_aq;
wire Xin_Reg_a2_a_a6_a_aq;
wire Xin_Reg_a3_a_a6_a_afeeder_combout;
wire Xin_Reg_a3_a_a6_a_aq;
wire Xin_Reg_a4_a_a6_a_aq;
wire Xin_Reg_a5_a_a6_a_aq;
wire Xin_Reg_a6_a_a6_a_aq;
wire Xin_Reg_a7_a_a6_a_aq;
wire Xin_Reg_a8_a_a6_a_afeeder_combout;
wire Xin_Reg_a8_a_a6_a_aq;
wire Xin_Reg_a9_a_a6_a_afeeder_combout;
wire Xin_Reg_a9_a_a6_a_aq;
wire Xin_Reg_a10_a_a6_a_afeeder_combout;
wire Xin_Reg_a10_a_a6_a_aq;
wire Xin_Reg_a11_a_a6_a_afeeder_combout;
wire Xin_Reg_a11_a_a6_a_aq;
wire Xin_Reg_a12_a_a6_a_afeeder_combout;
wire Xin_Reg_a12_a_a6_a_aq;
wire Xin_Reg_a13_a_a6_a_aq;
wire Add_Reg_a2_a_a5_a_a167;
wire Add_Reg_a2_a_a6_a_a168_combout;
wire Add_Reg_a2_a_a6_a_aq;
wire Xin_a7_a_ainput_o;
wire Xin_Reg_a0_a_a7_a_afeeder_combout;
wire Xin_Reg_a0_a_a7_a_aq;
wire Xin_Reg_a1_a_a7_a_afeeder_combout;
wire Xin_Reg_a1_a_a7_a_aq;
wire Xin_Reg_a2_a_a7_a_aq;
wire Xin_Reg_a3_a_a7_a_afeeder_combout;
wire Xin_Reg_a3_a_a7_a_aq;
wire Xin_Reg_a4_a_a7_a_afeeder_combout;
wire Xin_Reg_a4_a_a7_a_aq;
wire Xin_Reg_a5_a_a7_a_aq;
wire Xin_Reg_a6_a_a7_a_aq;
wire Xin_Reg_a7_a_a7_a_afeeder_combout;
wire Xin_Reg_a7_a_a7_a_aq;
wire Xin_Reg_a8_a_a7_a_afeeder_combout;
wire Xin_Reg_a8_a_a7_a_aq;
wire Xin_Reg_a9_a_a7_a_aq;
wire Xin_Reg_a10_a_a7_a_aq;
wire Xin_Reg_a11_a_a7_a_afeeder_combout;
wire Xin_Reg_a11_a_a7_a_aq;
wire Xin_Reg_a12_a_a7_a_aq;
wire Xin_Reg_a13_a_a7_a_aq;
wire Add_Reg_a2_a_a6_a_a169;
wire Add_Reg_a2_a_a7_a_a170_combout;
wire Add_Reg_a2_a_a7_a_aq;
wire Xin_a8_a_ainput_o;
wire Xin_Reg_a0_a_a8_a_aq;
wire Xin_Reg_a1_a_a8_a_afeeder_combout;
wire Xin_Reg_a1_a_a8_a_aq;
wire Xin_Reg_a2_a_a8_a_afeeder_combout;
wire Xin_Reg_a2_a_a8_a_aq;
wire Add_Reg_a2_a_a7_a_a171;
wire Add_Reg_a2_a_a8_a_a172_combout;
wire Add_Reg_a2_a_a8_a_aq;
wire Xin_a9_a_ainput_o;
wire Xin_Reg_a0_a_a9_a_aq;
wire Xin_Reg_a1_a_a9_a_aq;
wire Xin_Reg_a2_a_a9_a_afeeder_combout;
wire Xin_Reg_a2_a_a9_a_aq;
wire Xin_Reg_a3_a_a9_a_aq;
wire Xin_Reg_a4_a_a9_a_aq;
wire Xin_Reg_a5_a_a9_a_afeeder_combout;
wire Xin_Reg_a5_a_a9_a_aq;
wire Xin_Reg_a6_a_a9_a_aq;
wire Xin_Reg_a7_a_a9_a_afeeder_combout;
wire Xin_Reg_a7_a_a9_a_aq;
wire Xin_Reg_a8_a_a9_a_afeeder_combout;
wire Xin_Reg_a8_a_a9_a_aq;
wire Xin_Reg_a9_a_a9_a_afeeder_combout;
wire Xin_Reg_a9_a_a9_a_aq;
wire Xin_Reg_a10_a_a9_a_afeeder_combout;
wire Xin_Reg_a10_a_a9_a_aq;
wire Xin_Reg_a11_a_a9_a_afeeder_combout;
wire Xin_Reg_a11_a_a9_a_aq;
wire Xin_Reg_a12_a_a9_a_afeeder_combout;
wire Xin_Reg_a12_a_a9_a_aq;
wire Xin_Reg_a13_a_a9_a_afeeder_combout;
wire Xin_Reg_a13_a_a9_a_aq;
wire Add_Reg_a2_a_a8_a_a173;
wire Add_Reg_a2_a_a9_a_a174_combout;
wire Add_Reg_a2_a_a9_a_aq;
wire Xin_a10_a_ainput_o;
wire Xin_Reg_a0_a_a10_a_aq;
wire Xin_Reg_a1_a_a10_a_afeeder_combout;
wire Xin_Reg_a1_a_a10_a_aq;
wire Xin_Reg_a2_a_a10_a_afeeder_combout;
wire Xin_Reg_a2_a_a10_a_aq;
wire Xin_Reg_a3_a_a10_a_afeeder_combout;
wire Xin_Reg_a3_a_a10_a_aq;
wire Xin_Reg_a4_a_a10_a_aq;
wire Xin_Reg_a5_a_a10_a_afeeder_combout;
wire Xin_Reg_a5_a_a10_a_aq;
wire Xin_Reg_a6_a_a10_a_afeeder_combout;
wire Xin_Reg_a6_a_a10_a_aq;
wire Xin_Reg_a7_a_a10_a_afeeder_combout;
wire Xin_Reg_a7_a_a10_a_aq;
wire Xin_Reg_a8_a_a10_a_aq;
wire Xin_Reg_a9_a_a10_a_afeeder_combout;
wire Xin_Reg_a9_a_a10_a_aq;
wire Xin_Reg_a10_a_a10_a_aq;
wire Xin_Reg_a11_a_a10_a_aq;
wire Xin_Reg_a12_a_a10_a_aq;
wire Xin_Reg_a13_a_a10_a_aq;
wire Add_Reg_a2_a_a9_a_a175;
wire Add_Reg_a2_a_a10_a_a176_combout;
wire Add_Reg_a2_a_a10_a_aq;
wire Xin_a11_a_ainput_o;
wire Xin_Reg_a0_a_a11_a_afeeder_combout;
wire Xin_Reg_a0_a_a11_a_aq;
wire Xin_Reg_a1_a_a11_a_afeeder_combout;
wire Xin_Reg_a1_a_a11_a_aq;
wire Xin_Reg_a2_a_a11_a_afeeder_combout;
wire Xin_Reg_a2_a_a11_a_aq;
wire Add_Reg_a2_a_a10_a_a177;
wire Add_Reg_a2_a_a11_a_a178_combout;
wire Add_Reg_a2_a_a11_a_aq;
wire Add_Reg_a2_a_a11_a_a179;
wire Add_Reg_a2_a_a12_a_a180_combout;
wire Add_Reg_a2_a_a12_a_aq;
wire Add_Reg_a2_a_a0_a_a156_combout;
wire Add_Reg_a2_a_a0_a_aq;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_adataout;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a0;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a1;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a2;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a3;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a4;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a5;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a6;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a7;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a8;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a9;
wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_a10;
wire Add9_a0_combout;
wire Add10_a0_combout;
wire sum_a0_a_a29_combout;
wire yout_a0_a_afeeder_combout;
wire Xin_Reg_a3_a_a1_a_afeeder_combout;
wire Xin_Reg_a3_a_a1_a_aq;
wire Xin_Reg_a4_a_a1_a_aq;
wire Xin_Reg_a5_a_a1_a_afeeder_combout;
wire Xin_Reg_a5_a_a1_a_aq;
wire Xin_Reg_a6_a_a1_a_afeeder_combout;
wire Xin_Reg_a6_a_a1_a_aq;
wire Xin_Reg_a7_a_a1_a_afeeder_combout;
wire Xin_Reg_a7_a_a1_a_aq;
wire Xin_Reg_a3_a_a0_a_afeeder_combout;
wire Xin_Reg_a3_a_a0_a_aq;
wire Xin_Reg_a4_a_a0_a_aq;
wire Xin_Reg_a5_a_a0_a_afeeder_combout;
wire Xin_Reg_a5_a_a0_a_aq;
wire Xin_Reg_a6_a_a0_a_afeeder_combout;
wire Xin_Reg_a6_a_a0_a_aq;
wire Xin_Reg_a7_a_a0_a_afeeder_combout;
wire Xin_Reg_a7_a_a0_a_aq;
wire Xin_Reg_a8_a_a0_a_afeeder_combout;
wire Xin_Reg_a8_a_a0_a_aq;
wire Add_Reg_a7_a_a0_a_a209;
wire Add_Reg_a7_a_a1_a_a210_combout;
wire Add_Reg_a7_a_a1_a_aq;
wire Xin_Reg_a3_a_a2_a_afeeder_combout;
wire Xin_Reg_a3_a_a2_a_aq;
wire Xin_Reg_a4_a_a2_a_aq;
wire Xin_Reg_a5_a_a2_a_aq;
wire Xin_Reg_a6_a_a2_a_aq;
wire Xin_Reg_a7_a_a2_a_afeeder_combout;
wire Xin_Reg_a7_a_a2_a_aq;
wire Xin_Reg_a8_a_a2_a_afeeder_combout;
wire Xin_Reg_a8_a_a2_a_aq;
wire Add_Reg_a7_a_a1_a_a211;
wire Add_Reg_a7_a_a2_a_a212_combout;
wire Add_Reg_a7_a_a2_a_aq;
wire Xin_Reg_a3_a_a3_a_afeeder_combout;
wire Xin_Reg_a3_a_a3_a_aq;
wire Xin_Reg_a4_a_a3_a_afeeder_combout;
wire Xin_Reg_a4_a_a3_a_aq;
wire Xin_Reg_a5_a_a3_a_aq;
wire Xin_Reg_a6_a_a3_a_aq;
wire Xin_Reg_a7_a_a3_a_afeeder_combout;
wire Xin_Reg_a7_a_a3_a_aq;
wire Xin_Reg_a8_a_a3_a_afeeder_combout;
wire Xin_Reg_a8_a_a3_a_aq;
wire Add_Reg_a7_a_a2_a_a213;
wire Add_Reg_a7_a_a3_a_a214_combout;
wire Add_Reg_a7_a_a3_a_aq;
wire Xin_Reg_a3_a_a4_a_aq;
wire Xin_Reg_a4_a_a4_a_aq;
wire Xin_Reg_a5_a_a4_a_afeeder_combout;
wire Xin_Reg_a5_a_a4_a_aq;
wire Xin_Reg_a6_a_a4_a_afeeder_combout;
wire Xin_Reg_a6_a_a4_a_aq;
wire Xin_Reg_a7_a_a4_a_aq;
wire Add_Reg_a7_a_a3_a_a215;
wire Add_Reg_a7_a_a4_a_a216_combout;
wire Add_Reg_a7_a_a4_a_aq;
wire Xin_Reg_a3_a_a5_a_afeeder_combout;
wire Xin_Reg_a3_a_a5_a_aq;
wire Xin_Reg_a4_a_a5_a_afeeder_combout;
wire Xin_Reg_a4_a_a5_a_aq;
wire Xin_Reg_a5_a_a5_a_afeeder_combout;
wire Xin_Reg_a5_a_a5_a_aq;
wire Xin_Reg_a6_a_a5_a_afeeder_combout;
wire Xin_Reg_a6_a_a5_a_aq;
wire Xin_Reg_a7_a_a5_a_aq;
wire Add_Reg_a7_a_a4_a_a217;
wire Add_Reg_a7_a_a5_a_a218_combout;
wire Add_Reg_a7_a_a5_a_aq;
wire Add_Reg_a7_a_a5_a_a219;
wire Add_Reg_a7_a_a6_a_a220_combout;
wire Add_Reg_a7_a_a6_a_aq;
wire Add_Reg_a7_a_a6_a_a221;
wire Add_Reg_a7_a_a7_a_a222_combout;
wire Add_Reg_a7_a_a7_a_aq;
wire Xin_Reg_a3_a_a8_a_afeeder_combout;
wire Xin_Reg_a3_a_a8_a_aq;
wire Xin_Reg_a4_a_a8_a_aq;
wire Xin_Reg_a5_a_a8_a_aq;
wire Xin_Reg_a6_a_a8_a_aq;
wire Xin_Reg_a7_a_a8_a_afeeder_combout;
wire Xin_Reg_a7_a_a8_a_aq;
wire Add_Reg_a7_a_a7_a_a223;
wire Add_Reg_a7_a_a8_a_a224_combout;
wire Add_Reg_a7_a_a8_a_aq;
wire Add_Reg_a7_a_a8_a_a225;
wire Add_Reg_a7_a_a9_a_a226_combout;
wire Add_Reg_a7_a_a9_a_aq;
wire Add_Reg_a7_a_a9_a_a227;
wire Add_Reg_a7_a_a10_a_a228_combout;
wire Add_Reg_a7_a_a10_a_aq;
wire Xin_Reg_a3_a_a11_a_afeeder_combout;
wire Xin_Reg_a3_a_a11_a_aq;
wire Xin_Reg_a4_a_a11_a_afeeder_combout;
wire Xin_Reg_a4_a_a11_a_aq;
wire Xin_Reg_a5_a_a11_a_aq;
wire Xin_Reg_a6_a_a11_a_afeeder_combout;
wire Xin_Reg_a6_a_a11_a_aq;
wire Xin_Reg_a7_a_a11_a_afeeder_combout;
wire Xin_Reg_a7_a_a11_a_aq;
wire Add_Reg_a7_a_a10_a_a229;
wire Add_Reg_a7_a_a11_a_a230_combout;
wire Add_Reg_a7_a_a11_a_aq;
wire Add_Reg_a7_a_a11_a_a231;
wire Add_Reg_a7_a_a12_a_a232_combout;
wire Add_Reg_a7_a_a12_a_aq;
wire Add_Reg_a7_a_a0_a_a208_combout;
wire Add_Reg_a7_a_a0_a_aq;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_adataout;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a0;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a1;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a2;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a3;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a4;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a5;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a6;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a7;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a8;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a9;
wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_a10;
wire Add13_a1;
wire Add13_a2_combout;
wire Xin_Reg_a8_a_a1_a_aq;
wire Xin_Reg_a9_a_a1_a_afeeder_combout;
wire Xin_Reg_a9_a_a1_a_aq;
wire Xin_Reg_a10_a_a1_a_aq;
wire Xin_Reg_a11_a_a1_a_aq;
wire Xin_Reg_a9_a_a0_a_afeeder_combout;
wire Xin_Reg_a9_a_a0_a_aq;
wire Xin_Reg_a10_a_a0_a_afeeder_combout;
wire Xin_Reg_a10_a_a0_a_aq;
wire Xin_Reg_a11_a_a0_a_afeeder_combout;
wire Xin_Reg_a11_a_a0_a_aq;
wire Add_Reg_a4_a_a0_a_a287;
wire Add_Reg_a4_a_a1_a_a288_combout;
wire Add_Reg_a4_a_a1_a_aq;
wire Add_Reg_a4_a_a1_a_a289;
wire Add_Reg_a4_a_a2_a_a290_combout;
wire Add_Reg_a4_a_a2_a_aq;
wire Xin_Reg_a9_a_a3_a_aq;
wire Xin_Reg_a10_a_a3_a_aq;
wire Xin_Reg_a11_a_a3_a_afeeder_combout;
wire Xin_Reg_a11_a_a3_a_aq;
wire Add_Reg_a4_a_a2_a_a291;
wire Add_Reg_a4_a_a3_a_a292_combout;
wire Add_Reg_a4_a_a3_a_aq;
wire Add_Reg_a4_a_a3_a_a293;
wire Add_Reg_a4_a_a4_a_a294_combout;
wire Add_Reg_a4_a_a4_a_aq;
wire Add_Reg_a4_a_a4_a_a295;
wire Add_Reg_a4_a_a5_a_a296_combout;
wire Add_Reg_a4_a_a5_a_aq;
wire Add_Reg_a4_a_a5_a_a297;
wire Add_Reg_a4_a_a6_a_a298_combout;
wire Add_Reg_a4_a_a6_a_aq;
wire Add_Reg_a4_a_a6_a_a299;
wire Add_Reg_a4_a_a7_a_a300_combout;
wire Add_Reg_a4_a_a7_a_aq;
wire Add_Reg_a4_a_a7_a_a301;
wire Add_Reg_a4_a_a8_a_a302_combout;
wire Add_Reg_a4_a_a8_a_aq;
wire Add_Reg_a4_a_a8_a_a303;
wire Add_Reg_a4_a_a9_a_a304_combout;
wire Add_Reg_a4_a_a9_a_aq;
wire Add_Reg_a4_a_a9_a_a305;
wire Add_Reg_a4_a_a10_a_a306_combout;
wire Add_Reg_a4_a_a10_a_aq;
wire Xin_Reg_a8_a_a11_a_aq;
wire Xin_Reg_a9_a_a11_a_aq;
wire Xin_Reg_a10_a_a11_a_aq;
wire Xin_Reg_a11_a_a11_a_afeeder_combout;
wire Xin_Reg_a11_a_a11_a_aq;
wire Add_Reg_a4_a_a10_a_a307;
wire Add_Reg_a4_a_a11_a_a308_combout;
wire Add_Reg_a4_a_a11_a_aq;
wire Add_Reg_a4_a_a11_a_a309;
wire Add_Reg_a4_a_a12_a_a310_combout;
wire Add_Reg_a4_a_a12_a_aq;
wire Add_Reg_a4_a_a0_a_a286_combout;
wire Add_Reg_a4_a_a0_a_aq;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_adataout;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a0;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a1;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a2;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a3;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a4;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a5;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a6;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a7;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a8;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a9;
wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_a10;
wire Add11_a0_combout;
wire Add12_a1;
wire Add12_a2_combout;
wire sum_a0_a_a30;
wire sum_a1_a_a31_combout;
wire yout_a1_a_afeeder_combout;
wire Xin_Reg_a12_a_a0_a_aq;
wire Xin_Reg_a13_a_a0_a_aq;
wire Xin_Reg_a14_a_a0_a_aq;
wire Xin_Reg_a15_a_a0_a_aq;
wire Add_Reg_a0_a_a0_a_a131;
wire Add_Reg_a0_a_a1_a_a132_combout;
wire Add_Reg_a0_a_a1_a_aq;
wire Xin_Reg_a9_a_a2_a_afeeder_combout;
wire Xin_Reg_a9_a_a2_a_aq;
wire Xin_Reg_a10_a_a2_a_afeeder_combout;
wire Xin_Reg_a10_a_a2_a_aq;
wire Xin_Reg_a11_a_a2_a_aq;
wire Xin_Reg_a12_a_a2_a_aq;
wire Xin_Reg_a13_a_a2_a_aq;
wire Xin_Reg_a14_a_a2_a_aq;
wire Xin_Reg_a15_a_a2_a_afeeder_combout;
wire Xin_Reg_a15_a_a2_a_aq;
wire Add_Reg_a0_a_a1_a_a133;
wire Add_Reg_a0_a_a2_a_a134_combout;
wire Add_Reg_a0_a_a2_a_aq;
wire Add_Reg_a0_a_a2_a_a135;
wire Add_Reg_a0_a_a3_a_a136_combout;
wire Add_Reg_a0_a_a3_a_aq;
wire Add_Reg_a0_a_a3_a_a137;
wire Add_Reg_a0_a_a4_a_a138_combout;
wire Add_Reg_a0_a_a4_a_aq;
wire Xin_Reg_a8_a_a5_a_afeeder_combout;
wire Xin_Reg_a8_a_a5_a_aq;
wire Xin_Reg_a9_a_a5_a_aq;
wire Xin_Reg_a10_a_a5_a_afeeder_combout;
wire Xin_Reg_a10_a_a5_a_aq;
wire Xin_Reg_a11_a_a5_a_aq;
wire Xin_Reg_a12_a_a5_a_afeeder_combout;
wire Xin_Reg_a12_a_a5_a_aq;
wire Xin_Reg_a13_a_a5_a_aq;
wire Xin_Reg_a14_a_a5_a_aq;
wire Xin_Reg_a15_a_a5_a_afeeder_combout;
wire Xin_Reg_a15_a_a5_a_aq;
wire Add_Reg_a0_a_a4_a_a139;
wire Add_Reg_a0_a_a5_a_a140_combout;
wire Add_Reg_a0_a_a5_a_aq;
wire Add_Reg_a0_a_a5_a_a141;
wire Add_Reg_a0_a_a6_a_a142_combout;
wire Add_Reg_a0_a_a6_a_aq;
wire Add_Reg_a0_a_a6_a_a143;
wire Add_Reg_a0_a_a7_a_a144_combout;
wire Add_Reg_a0_a_a7_a_aq;
wire Xin_Reg_a8_a_a8_a_afeeder_combout;
wire Xin_Reg_a8_a_a8_a_aq;
wire Xin_Reg_a9_a_a8_a_aq;
wire Xin_Reg_a10_a_a8_a_aq;
wire Xin_Reg_a11_a_a8_a_afeeder_combout;
wire Xin_Reg_a11_a_a8_a_aq;
wire Xin_Reg_a12_a_a8_a_afeeder_combout;
wire Xin_Reg_a12_a_a8_a_aq;
wire Xin_Reg_a13_a_a8_a_aq;
wire Xin_Reg_a14_a_a8_a_afeeder_combout;
wire Xin_Reg_a14_a_a8_a_aq;
wire Xin_Reg_a15_a_a8_a_aq;
wire Add_Reg_a0_a_a7_a_a145;
wire Add_Reg_a0_a_a8_a_a146_combout;
wire Add_Reg_a0_a_a8_a_aq;
wire Xin_Reg_a14_a_a9_a_afeeder_combout;
wire Xin_Reg_a14_a_a9_a_aq;
wire Xin_Reg_a15_a_a9_a_afeeder_combout;
wire Xin_Reg_a15_a_a9_a_aq;
wire Add_Reg_a0_a_a8_a_a147;
wire Add_Reg_a0_a_a9_a_a148_combout;
wire Add_Reg_a0_a_a9_a_aq;
wire Xin_Reg_a14_a_a10_a_aq;
wire Xin_Reg_a15_a_a10_a_aq;
wire Add_Reg_a0_a_a9_a_a149;
wire Add_Reg_a0_a_a10_a_a150_combout;
wire Add_Reg_a0_a_a10_a_aq;
wire Add_Reg_a0_a_a10_a_a151;
wire Add_Reg_a0_a_a11_a_a152_combout;
wire Add_Reg_a0_a_a11_a_aq;
wire Add_Reg_a0_a_a11_a_a153;
wire Add_Reg_a0_a_a12_a_a154_combout;
wire Add_Reg_a0_a_a12_a_aq;
wire Add_Reg_a0_a_a0_a_a130_combout;
wire Add_Reg_a0_a_a0_a_aq;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_adataout;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a0;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a1;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a2;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a3;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a4;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a5;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a6;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a7;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a8;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a9;
wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_a10;
wire Add_Reg_a1_a_a0_a_a105;
wire Add_Reg_a1_a_a1_a_a106_combout;
wire Add_Reg_a1_a_a1_a_aq;
wire Add_Reg_a1_a_a1_a_a107;
wire Add_Reg_a1_a_a2_a_a108_combout;
wire Add_Reg_a1_a_a2_a_aq;
wire Xin_Reg_a12_a_a3_a_afeeder_combout;
wire Xin_Reg_a12_a_a3_a_aq;
wire Xin_Reg_a13_a_a3_a_afeeder_combout;
wire Xin_Reg_a13_a_a3_a_aq;
wire Xin_Reg_a14_a_a3_a_afeeder_combout;
wire Xin_Reg_a14_a_a3_a_aq;
wire Add_Reg_a1_a_a2_a_a109;
wire Add_Reg_a1_a_a3_a_a110_combout;
wire Add_Reg_a1_a_a3_a_aq;
wire Add_Reg_a1_a_a3_a_a111;
wire Add_Reg_a1_a_a4_a_a112_combout;
wire Add_Reg_a1_a_a4_a_aq;
wire Add_Reg_a1_a_a4_a_a113;
wire Add_Reg_a1_a_a5_a_a114_combout;
wire Add_Reg_a1_a_a5_a_aq;
wire Xin_Reg_a14_a_a6_a_afeeder_combout;
wire Xin_Reg_a14_a_a6_a_aq;
wire Add_Reg_a1_a_a5_a_a115;
wire Add_Reg_a1_a_a6_a_a116_combout;
wire Add_Reg_a1_a_a6_a_aq;
wire Add_Reg_a1_a_a6_a_a117;
wire Add_Reg_a1_a_a7_a_a118_combout;
wire Add_Reg_a1_a_a7_a_aq;
wire Add_Reg_a1_a_a7_a_a119;
wire Add_Reg_a1_a_a8_a_a120_combout;
wire Add_Reg_a1_a_a8_a_aq;
wire Add_Reg_a1_a_a8_a_a121;
wire Add_Reg_a1_a_a9_a_a122_combout;
wire Add_Reg_a1_a_a9_a_aq;
wire Add_Reg_a1_a_a9_a_a123;
wire Add_Reg_a1_a_a10_a_a124_combout;
wire Add_Reg_a1_a_a10_a_aq;
wire Add_Reg_a1_a_a10_a_a125;
wire Add_Reg_a1_a_a11_a_a126_combout;
wire Add_Reg_a1_a_a11_a_aq;
wire Xin_Reg_a12_a_a11_a_afeeder_combout;
wire Xin_Reg_a12_a_a11_a_aq;
wire Xin_Reg_a13_a_a11_a_aq;
wire Xin_Reg_a14_a_a11_a_aq;
wire Add_Reg_a1_a_a11_a_a127;
wire Add_Reg_a1_a_a12_a_a128_combout;
wire Add_Reg_a1_a_a12_a_aq;
wire Add_Reg_a1_a_a0_a_a104_combout;
wire Add_Reg_a1_a_a0_a_aq;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_adataout;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a0;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a1;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a2;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a3;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a4;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a5;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a6;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a7;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a8;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a9;
wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_a10;
wire Add8_a1;
wire Add8_a3;
wire Add8_a4_combout;
wire Add8_a2_combout;
wire Add9_a1;
wire Add9_a3;
wire Add9_a4_combout;
wire Add9_a2_combout;
wire Add10_a1;
wire Add10_a3;
wire Add10_a4_combout;
wire sum_a1_a_a32;
wire sum_a2_a_a33_combout;
wire Xin_Reg_a12_a_a1_a_aq;
wire Add_Reg_a3_a_a0_a_a183;
wire Add_Reg_a3_a_a1_a_a184_combout;
wire Add_Reg_a3_a_a1_a_aq;
wire Add_Reg_a3_a_a1_a_a185;
wire Add_Reg_a3_a_a2_a_a186_combout;
wire Add_Reg_a3_a_a2_a_aq;
wire Add_Reg_a3_a_a2_a_a187;
wire Add_Reg_a3_a_a3_a_a188_combout;
wire Add_Reg_a3_a_a3_a_aq;
wire Xin_Reg_a8_a_a4_a_afeeder_combout;
wire Xin_Reg_a8_a_a4_a_aq;
wire Xin_Reg_a9_a_a4_a_afeeder_combout;
wire Xin_Reg_a9_a_a4_a_aq;
wire Xin_Reg_a10_a_a4_a_aq;
wire Xin_Reg_a11_a_a4_a_afeeder_combout;
wire Xin_Reg_a11_a_a4_a_aq;
wire Xin_Reg_a12_a_a4_a_aq;
wire Add_Reg_a3_a_a3_a_a189;
wire Add_Reg_a3_a_a4_a_a190_combout;
wire Add_Reg_a3_a_a4_a_aq;
wire Add_Reg_a3_a_a4_a_a191;
wire Add_Reg_a3_a_a5_a_a192_combout;
wire Add_Reg_a3_a_a5_a_aq;
wire Add_Reg_a3_a_a5_a_a193;
wire Add_Reg_a3_a_a6_a_a194_combout;
wire Add_Reg_a3_a_a6_a_aq;
wire Add_Reg_a3_a_a6_a_a195;
wire Add_Reg_a3_a_a7_a_a196_combout;
wire Add_Reg_a3_a_a7_a_aq;
wire Add_Reg_a3_a_a7_a_a197;
wire Add_Reg_a3_a_a8_a_a198_combout;
wire Add_Reg_a3_a_a8_a_aq;
wire Add_Reg_a3_a_a8_a_a199;
wire Add_Reg_a3_a_a9_a_a200_combout;
wire Add_Reg_a3_a_a9_a_aq;
wire Add_Reg_a3_a_a9_a_a201;
wire Add_Reg_a3_a_a10_a_a202_combout;
wire Add_Reg_a3_a_a10_a_aq;
wire Add_Reg_a3_a_a10_a_a203;
wire Add_Reg_a3_a_a11_a_a204_combout;
wire Add_Reg_a3_a_a11_a_aq;
wire Add_Reg_a3_a_a11_a_a205;
wire Add_Reg_a3_a_a12_a_a206_combout;
wire Add_Reg_a3_a_a12_a_aq;
wire Add_Reg_a3_a_a0_a_a182_combout;
wire Add_Reg_a3_a_a0_a_aq;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_adataout;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a0;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a1;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a2;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a3;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a4;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a5;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a6;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a7;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a8;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a9;
wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_a10;
wire Add10_a5;
wire Add10_a6_combout;
wire sum_a2_a_a34;
wire sum_a3_a_a35_combout;
wire Add_Reg_a6_a_a0_a_a235;
wire Add_Reg_a6_a_a1_a_a236_combout;
wire Add_Reg_a6_a_a1_a_aq;
wire Add_Reg_a6_a_a1_a_a237;
wire Add_Reg_a6_a_a2_a_a238_combout;
wire Add_Reg_a6_a_a2_a_aq;
wire Add_Reg_a6_a_a2_a_a239;
wire Add_Reg_a6_a_a3_a_a240_combout;
wire Add_Reg_a6_a_a3_a_aq;
wire Add_Reg_a6_a_a3_a_a241;
wire Add_Reg_a6_a_a4_a_a242_combout;
wire Add_Reg_a6_a_a4_a_aq;
wire Add_Reg_a6_a_a4_a_a243;
wire Add_Reg_a6_a_a5_a_a244_combout;
wire Add_Reg_a6_a_a5_a_aq;
wire Add_Reg_a6_a_a5_a_a245;
wire Add_Reg_a6_a_a6_a_a246_combout;
wire Add_Reg_a6_a_a6_a_aq;
wire Add_Reg_a6_a_a6_a_a247;
wire Add_Reg_a6_a_a7_a_a248_combout;
wire Add_Reg_a6_a_a7_a_aq;
wire Add_Reg_a6_a_a7_a_a249;
wire Add_Reg_a6_a_a8_a_a250_combout;
wire Add_Reg_a6_a_a8_a_aq;
wire Add_Reg_a6_a_a8_a_a251;
wire Add_Reg_a6_a_a9_a_a252_combout;
wire Add_Reg_a6_a_a9_a_aq;
wire Add_Reg_a6_a_a9_a_a253;
wire Add_Reg_a6_a_a10_a_a254_combout;
wire Add_Reg_a6_a_a10_a_aq;
wire Add_Reg_a6_a_a10_a_a255;
wire Add_Reg_a6_a_a11_a_a256_combout;
wire Add_Reg_a6_a_a11_a_aq;
wire Add_Reg_a6_a_a11_a_a257;
wire Add_Reg_a6_a_a12_a_a258_combout;
wire Add_Reg_a6_a_a12_a_aq;
wire Add_Reg_a6_a_a0_a_a234_combout;
wire Add_Reg_a6_a_a0_a_aq;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_adataout;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a0;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a1;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a2;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a3;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a4;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a5;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a6;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a7;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a8;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a9;
wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_a10;
wire Add13_a3;
wire Add13_a5;
wire Add13_a7;
wire Add13_a8_combout;
wire Add13_a6_combout;
wire Add13_a4_combout;
wire Add12_a3;
wire Add12_a5;
wire Add12_a7;
wire Add12_a8_combout;
wire sum_a3_a_a36;
wire sum_a4_a_a37_combout;
wire Add13_a9;
wire Add13_a10_combout;
wire Add12_a9;
wire Add12_a10_combout;
wire sum_a4_a_a38;
wire sum_a5_a_a39_combout;
wire Add13_a11;
wire Add13_a12_combout;
wire Add12_a11;
wire Add12_a12_combout;
wire sum_a5_a_a40;
wire sum_a6_a_a41_combout;
wire yout_a6_a_afeeder_combout;
wire Add8_a5;
wire Add8_a7;
wire Add8_a9;
wire Add8_a11;
wire Add8_a12_combout;
wire Add8_a10_combout;
wire Add8_a8_combout;
wire Add9_a5;
wire Add9_a7;
wire Add9_a9;
wire Add9_a11;
wire Add9_a12_combout;
wire Add9_a8_combout;
wire Add10_a7;
wire Add10_a9;
wire Add10_a11;
wire Add10_a13;
wire Add10_a14_combout;
wire sum_a6_a_a42;
wire sum_a7_a_a43_combout;
wire yout_a7_a_afeeder_combout;
wire Add13_a13;
wire Add13_a15;
wire Add13_a16_combout;
wire Add13_a14_combout;
wire Add12_a13;
wire Add12_a15;
wire Add12_a16_combout;
wire sum_a7_a_a44;
wire sum_a8_a_a45_combout;
wire Add8_a13;
wire Add8_a15;
wire Add8_a16_combout;
wire Add9_a13;
wire Add9_a15;
wire Add9_a17;
wire Add9_a18_combout;
wire Add9_a16_combout;
wire Add10_a15;
wire Add10_a17;
wire Add10_a18_combout;
wire sum_a8_a_a46;
wire sum_a9_a_a47_combout;
wire yout_a9_a_afeeder_combout;
wire Add13_a17;
wire Add13_a19;
wire Add13_a20_combout;
wire Add13_a18_combout;
wire Add12_a17;
wire Add12_a19;
wire Add12_a20_combout;
wire sum_a9_a_a48;
wire sum_a10_a_a49_combout;
wire yout_a10_a_afeeder_combout;
wire Add13_a21;
wire Add13_a22_combout;
wire Add12_a21;
wire Add12_a22_combout;
wire sum_a10_a_a50;
wire sum_a11_a_a51_combout;
wire Add_Reg_a5_a_a0_a_a261;
wire Add_Reg_a5_a_a1_a_a262_combout;
wire Add_Reg_a5_a_a1_a_aq;
wire Add_Reg_a5_a_a1_a_a263;
wire Add_Reg_a5_a_a2_a_a264_combout;
wire Add_Reg_a5_a_a2_a_aq;
wire Add_Reg_a5_a_a2_a_a265;
wire Add_Reg_a5_a_a3_a_a266_combout;
wire Add_Reg_a5_a_a3_a_aq;
wire Add_Reg_a5_a_a3_a_a267;
wire Add_Reg_a5_a_a4_a_a268_combout;
wire Add_Reg_a5_a_a4_a_aq;
wire Add_Reg_a5_a_a4_a_a269;
wire Add_Reg_a5_a_a5_a_a270_combout;
wire Add_Reg_a5_a_a5_a_aq;
wire Add_Reg_a5_a_a5_a_a271;
wire Add_Reg_a5_a_a6_a_a272_combout;
wire Add_Reg_a5_a_a6_a_aq;
wire Add_Reg_a5_a_a6_a_a273;
wire Add_Reg_a5_a_a7_a_a274_combout;
wire Add_Reg_a5_a_a7_a_aq;
wire Add_Reg_a5_a_a7_a_a275;
wire Add_Reg_a5_a_a8_a_a276_combout;
wire Add_Reg_a5_a_a8_a_aq;
wire Add_Reg_a5_a_a8_a_a277;
wire Add_Reg_a5_a_a9_a_a278_combout;
wire Add_Reg_a5_a_a9_a_aq;
wire Add_Reg_a5_a_a9_a_a279;
wire Add_Reg_a5_a_a10_a_a280_combout;
wire Add_Reg_a5_a_a10_a_aq;
wire Add_Reg_a5_a_a10_a_a281;
wire Add_Reg_a5_a_a11_a_a282_combout;
wire Add_Reg_a5_a_a11_a_aq;
wire Add_Reg_a5_a_a11_a_a283;
wire Add_Reg_a5_a_a12_a_a284_combout;
wire Add_Reg_a5_a_a12_a_aq;
wire Add_Reg_a5_a_a0_a_a260_combout;
wire Add_Reg_a5_a_a0_a_aq;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_adataout;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a0;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a1;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a2;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a3;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a4;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a5;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a6;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a7;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a8;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a9;
wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_a10;
wire Add11_a1;
wire Add11_a3;
wire Add11_a5;
wire Add11_a7;
wire Add11_a9;
wire Add11_a11;
wire Add11_a13;
wire Add11_a15;
wire Add11_a17;
wire Add11_a19;
wire Add11_a21;
wire Add11_a23;
wire Add11_a24_combout;
wire Add12_a23;
wire Add12_a24_combout;
wire sum_a11_a_a52;
wire sum_a12_a_a53_combout;
wire yout_a12_a_afeeder_combout;
wire Add13_a23;
wire Add13_a25;
wire Add13_a26_combout;
wire Add12_a25;
wire Add12_a26_combout;
wire sum_a12_a_a54;
wire sum_a13_a_a55_combout;
wire Add8_a17;
wire Add8_a19;
wire Add8_a20_combout;
wire Add9_a19;
wire Add9_a20_combout;
wire Add10_a19;
wire Add10_a21;
wire Add10_a23;
wire Add10_a25;
wire Add10_a27;
wire Add10_a28_combout;
wire sum_a13_a_a56;
wire sum_a14_a_a57_combout;
wire Add11_a25;
wire Add11_a27;
wire Add11_a29;
wire Add11_a30_combout;
wire Add11_a28_combout;
wire Add12_a27;
wire Add12_a29;
wire Add12_a30_combout;
wire sum_a14_a_a58;
wire sum_a15_a_a59_combout;
wire yout_a15_a_afeeder_combout;
wire Add10_a29;
wire Add10_a31;
wire Add10_a32_combout;
wire sum_a15_a_a60;
wire sum_a16_a_a61_combout;
wire yout_a16_a_afeeder_combout;
wire Add13_a27;
wire Add13_a29;
wire Add13_a31;
wire Add13_a33;
wire Add13_a34_combout;
wire Add11_a31;
wire Add11_a32_combout;
wire Add12_a31;
wire Add12_a33;
wire Add12_a34_combout;
wire sum_a16_a_a62;
wire sum_a17_a_a63_combout;
wire yout_a17_a_afeeder_combout;
wire Add13_a35;
wire Add13_a36_combout;
wire Add12_a35;
wire Add12_a36_combout;
wire sum_a17_a_a64;
wire sum_a18_a_a65_combout;
wire Add11_a33;
wire Add11_a35;
wire Add11_a37;
wire Add11_a38_combout;
wire Add12_a37;
wire Add12_a38_combout;
wire sum_a18_a_a66;
wire sum_a19_a_a67_combout;
wire Add13_a37;
wire Add13_a39;
wire Add13_a40_combout;
wire Add12_a39;
wire Add12_a40_combout;
wire sum_a19_a_a68;
wire sum_a20_a_a69_combout;
wire yout_a20_a_afeeder_combout;
wire Add11_a39;
wire Add11_a41;
wire Add11_a42_combout;
wire Add12_a41;
wire Add12_a42_combout;
wire sum_a20_a_a70;
wire sum_a21_a_a71_combout;
wire Add13_a41;
wire Add13_a43;
wire Add13_a44_combout;
wire Add12_a43;
wire Add12_a44_combout;
wire sum_a21_a_a72;
wire sum_a22_a_a73_combout;
wire yout_a22_a_afeeder_combout;
wire Add8_a21;
wire Add8_a23;
wire Add8_a25;
wire Add8_a27;
wire Add8_a29;
wire Add8_a31;
wire Add8_a33;
wire Add8_a35;
wire Add8_a37;
wire Add8_a39;
wire Add8_a41;
wire Add8_a43;
wire Add8_a44_combout;
wire Add8_a42_combout;
wire Add8_a38_combout;
wire Add8_a36_combout;
wire Add8_a34_combout;
wire Add8_a30_combout;
wire Add8_a26_combout;
wire Add8_a22_combout;
wire Add9_a21;
wire Add9_a23;
wire Add9_a25;
wire Add9_a27;
wire Add9_a29;
wire Add9_a31;
wire Add9_a33;
wire Add9_a35;
wire Add9_a37;
wire Add9_a39;
wire Add9_a41;
wire Add9_a43;
wire Add9_a44_combout;
wire Add9_a42_combout;
wire Add9_a40_combout;
wire Add9_a36_combout;
wire Add9_a34_combout;
wire Add10_a33;
wire Add10_a35;
wire Add10_a37;
wire Add10_a39;
wire Add10_a41;
wire Add10_a43;
wire Add10_a45;
wire Add10_a46_combout;
wire sum_a22_a_a74;
wire sum_a23_a_a75_combout;
wire yout_a23_a_afeeder_combout;
wire Add8_a45;
wire Add8_a47;
wire Add8_a48_combout;
wire Add9_a45;
wire Add9_a47;
wire Add9_a48_combout;
wire Add10_a47;
wire Add10_a48_combout;
wire sum_a23_a_a76;
wire sum_a24_a_a77_combout;
wire yout_a24_a_afeeder_combout;
wire Add11_a43;
wire Add11_a45;
wire Add11_a47;
wire Add11_a49;
wire Add11_a50_combout;
wire Add11_a48_combout;
wire Add11_a46_combout;
wire Add12_a45;
wire Add12_a47;
wire Add12_a49;
wire Add12_a50_combout;
wire sum_a24_a_a78;
wire sum_a25_a_a79_combout;
wire yout_a25_a_afeeder_combout;
wire Add8_a49;
wire Add8_a51;
wire Add8_a52_combout;
wire Add8_a50_combout;
wire Add9_a49;
wire Add9_a51;
wire Add9_a52_combout;
wire Add9_a50_combout;
wire Add10_a49;
wire Add10_a51;
wire Add10_a52_combout;
wire sum_a25_a_a80;
wire sum_a26_a_a81_combout;
wire yout_a26_a_afeeder_combout;
wire Add10_a53;
wire Add10_a54_combout;
wire sum_a26_a_a82;
wire sum_a27_a_a83_combout;
wire Add10_a55;
wire Add10_a56_combout;
wire sum_a27_a_a84;
wire sum_a28_a_a85_combout;
wire yout_a28_a_afeeder_combout;
wire [24:0] Umult1_alpm_mult_component_aauto_generated_aresult;
wire [24:0] Umult2_alpm_mult_component_aauto_generated_aresult;
wire [24:0] Umult3_alpm_mult_component_aauto_generated_aresult;
wire [24:0] Umult4_alpm_mult_component_aauto_generated_aresult;
wire [24:0] Umult5_alpm_mult_component_aauto_generated_aresult;
wire [24:0] Umult6_alpm_mult_component_aauto_generated_aresult;
wire [24:0] Umult7_alpm_mult_component_aauto_generated_aresult;
wire [28:0] yout;
wire [28:0] sum;
wire [24:0] Umult0_alpm_mult_component_aauto_generated_aresult;

wire Umult1_alpm_mult_component_aauto_generated_amac_out2_CLK_driver;
wire Umult0_alpm_mult_component_aauto_generated_amac_out2_CLK_driver;
wire Add8_a0_DATAA_driver;
wire Add8_a0_DATAB_driver;
wire Umult2_alpm_mult_component_aauto_generated_amac_out2_CLK_driver;
wire Umult3_alpm_mult_component_aauto_generated_amac_out2_CLK_driver;
wire Umult7_alpm_mult_component_aauto_generated_amac_out2_CLK_driver;
wire Umult6_alpm_mult_component_aauto_generated_amac_out2_CLK_driver;
wire Add13_a0_DATAA_driver;
wire Add13_a0_DATAB_driver;
wire Umult5_alpm_mult_component_aauto_generated_amac_out2_CLK_driver;
wire Umult4_alpm_mult_component_aauto_generated_amac_out2_CLK_driver;
wire Add12_a0_DATAA_driver;
wire Add12_a0_DATAB_driver;
wire Add10_a2_DATAA_driver;
wire Add10_a2_DATAB_driver;
wire Add10_a2_CIN_driver;
wire Add11_a2_DATAA_driver;
wire Add11_a2_DATAB_driver;
wire Add11_a2_CIN_driver;
wire Add11_a4_DATAA_driver;
wire Add11_a4_DATAB_driver;
wire Add11_a4_CIN_driver;
wire Add12_a4_DATAA_driver;
wire Add12_a4_DATAB_driver;
wire Add12_a4_CIN_driver;
wire Add8_a6_DATAA_driver;
wire Add8_a6_DATAB_driver;
wire Add8_a6_CIN_driver;
wire Add9_a6_DATAA_driver;
wire Add9_a6_DATAB_driver;
wire Add9_a6_CIN_driver;
wire Add11_a6_DATAA_driver;
wire Add11_a6_DATAB_driver;
wire Add11_a6_CIN_driver;
wire Add12_a6_DATAA_driver;
wire Add12_a6_DATAB_driver;
wire Add12_a6_CIN_driver;
wire Add10_a8_DATAA_driver;
wire Add10_a8_DATAB_driver;
wire Add10_a8_CIN_driver;
wire Add11_a8_DATAA_driver;
wire Add11_a8_DATAB_driver;
wire Add11_a8_CIN_driver;
wire Add9_a10_DATAA_driver;
wire Add9_a10_DATAB_driver;
wire Add9_a10_CIN_driver;
wire Add10_a10_DATAA_driver;
wire Add10_a10_DATAB_driver;
wire Add10_a10_CIN_driver;
wire Add11_a10_DATAA_driver;
wire Add11_a10_DATAB_driver;
wire Add11_a10_CIN_driver;
wire Add10_a12_DATAA_driver;
wire Add10_a12_DATAB_driver;
wire Add10_a12_CIN_driver;
wire Add11_a12_DATAA_driver;
wire Add11_a12_DATAB_driver;
wire Add11_a12_CIN_driver;
wire Add8_a14_DATAA_driver;
wire Add8_a14_DATAB_driver;
wire Add8_a14_CIN_driver;
wire Add9_a14_DATAA_driver;
wire Add9_a14_DATAB_driver;
wire Add9_a14_CIN_driver;
wire Add11_a14_DATAA_driver;
wire Add11_a14_DATAB_driver;
wire Add11_a14_CIN_driver;
wire Add12_a14_DATAA_driver;
wire Add12_a14_DATAB_driver;
wire Add12_a14_CIN_driver;
wire Add10_a16_DATAA_driver;
wire Add10_a16_DATAB_driver;
wire Add10_a16_CIN_driver;
wire Add11_a16_DATAA_driver;
wire Add11_a16_DATAB_driver;
wire Add11_a16_CIN_driver;
wire Add8_a18_DATAA_driver;
wire Add8_a18_DATAB_driver;
wire Add8_a18_CIN_driver;
wire Add11_a18_DATAA_driver;
wire Add11_a18_DATAB_driver;
wire Add11_a18_CIN_driver;
wire Add12_a18_DATAA_driver;
wire Add12_a18_DATAB_driver;
wire Add12_a18_CIN_driver;
wire Add10_a20_DATAA_driver;
wire Add10_a20_DATAB_driver;
wire Add10_a20_CIN_driver;
wire Add11_a20_DATAA_driver;
wire Add11_a20_DATAB_driver;
wire Add11_a20_CIN_driver;
wire Add9_a22_DATAA_driver;
wire Add9_a22_DATAB_driver;
wire Add9_a22_CIN_driver;
wire Add10_a22_DATAA_driver;
wire Add10_a22_DATAB_driver;
wire Add10_a22_CIN_driver;
wire Add11_a22_DATAA_driver;
wire Add11_a22_DATAB_driver;
wire Add11_a22_CIN_driver;
wire Add8_a24_DATAA_driver;
wire Add8_a24_DATAB_driver;
wire Add8_a24_CIN_driver;
wire Add9_a24_DATAA_driver;
wire Add9_a24_DATAB_driver;
wire Add9_a24_CIN_driver;
wire Add10_a24_DATAA_driver;
wire Add10_a24_DATAB_driver;
wire Add10_a24_CIN_driver;
wire Add13_a24_DATAA_driver;
wire Add13_a24_DATAB_driver;
wire Add13_a24_CIN_driver;
wire Add9_a26_DATAA_driver;
wire Add9_a26_DATAB_driver;
wire Add9_a26_CIN_driver;
wire Add10_a26_DATAA_driver;
wire Add10_a26_DATAB_driver;
wire Add10_a26_CIN_driver;
wire Add11_a26_DATAA_driver;
wire Add11_a26_DATAB_driver;
wire Add11_a26_CIN_driver;
wire Add8_a28_DATAA_driver;
wire Add8_a28_DATAB_driver;
wire Add8_a28_CIN_driver;
wire Add9_a28_DATAA_driver;
wire Add9_a28_DATAB_driver;
wire Add9_a28_CIN_driver;
wire Add13_a28_DATAA_driver;
wire Add13_a28_DATAB_driver;
wire Add13_a28_CIN_driver;
wire Add12_a28_DATAA_driver;
wire Add12_a28_DATAB_driver;
wire Add12_a28_CIN_driver;
wire Add9_a30_DATAA_driver;
wire Add9_a30_DATAB_driver;
wire Add9_a30_CIN_driver;
wire Add10_a30_DATAA_driver;
wire Add10_a30_DATAB_driver;
wire Add10_a30_CIN_driver;
wire Add13_a30_DATAA_driver;
wire Add13_a30_DATAB_driver;
wire Add13_a30_CIN_driver;
wire Add8_a32_DATAA_driver;
wire Add8_a32_DATAB_driver;
wire Add8_a32_CIN_driver;
wire Add9_a32_DATAA_driver;
wire Add9_a32_DATAB_driver;
wire Add9_a32_CIN_driver;
wire Add13_a32_DATAA_driver;
wire Add13_a32_DATAB_driver;
wire Add13_a32_CIN_driver;
wire Add12_a32_DATAA_driver;
wire Add12_a32_DATAB_driver;
wire Add12_a32_CIN_driver;
wire Add10_a34_DATAA_driver;
wire Add10_a34_DATAB_driver;
wire Add10_a34_CIN_driver;
wire Add11_a34_DATAA_driver;
wire Add11_a34_DATAB_driver;
wire Add11_a34_CIN_driver;
wire Add10_a36_DATAA_driver;
wire Add10_a36_DATAB_driver;
wire Add10_a36_CIN_driver;
wire Add11_a36_DATAA_driver;
wire Add11_a36_DATAB_driver;
wire Add11_a36_CIN_driver;
wire Add9_a38_DATAA_driver;
wire Add9_a38_DATAB_driver;
wire Add9_a38_CIN_driver;
wire Add10_a38_DATAA_driver;
wire Add10_a38_DATAB_driver;
wire Add10_a38_CIN_driver;
wire Add13_a38_DATAA_driver;
wire Add13_a38_DATAB_driver;
wire Add13_a38_CIN_driver;
wire Add8_a40_DATAA_driver;
wire Add8_a40_DATAB_driver;
wire Add8_a40_CIN_driver;
wire Add10_a40_DATAA_driver;
wire Add10_a40_DATAB_driver;
wire Add10_a40_CIN_driver;
wire Add11_a40_DATAA_driver;
wire Add11_a40_DATAB_driver;
wire Add11_a40_CIN_driver;
wire Add10_a42_DATAA_driver;
wire Add10_a42_DATAB_driver;
wire Add10_a42_CIN_driver;
wire Add13_a42_DATAA_driver;
wire Add13_a42_DATAB_driver;
wire Add13_a42_CIN_driver;
wire Add10_a44_DATAA_driver;
wire Add10_a44_DATAB_driver;
wire Add10_a44_CIN_driver;
wire Add13_a44_DATAA_driver;
wire Add13_a44_DATAB_driver;
wire Add13_a44_CIN_driver;
wire Add11_a44_DATAA_driver;
wire Add11_a44_DATAB_driver;
wire Add11_a44_CIN_driver;
wire Add8_a46_DATAA_driver;
wire Add8_a46_DATAB_driver;
wire Add8_a46_CIN_driver;
wire Add9_a46_DATAA_driver;
wire Add9_a46_DATAB_driver;
wire Add9_a46_CIN_driver;
wire Add13_a46_DATAA_driver;
wire Add13_a46_DATAB_driver;
wire Add13_a46_CIN_driver;
wire Add12_a46_DATAA_driver;
wire Add12_a46_DATAB_driver;
wire Add12_a46_CIN_driver;
wire Add13_a48_DATAA_driver;
wire Add13_a48_DATAB_driver;
wire Add13_a48_CIN_driver;
wire Add12_a48_DATAA_driver;
wire Add12_a48_DATAB_driver;
wire Add12_a48_CIN_driver;
wire Add10_a50_DATAA_driver;
wire Add10_a50_DATAB_driver;
wire Add10_a50_CIN_driver;
wire Add13_a50_DATAA_driver;
wire Add13_a50_DATAB_driver;
wire Add13_a50_CIN_driver;
wire Add12_a50_DATAA_driver;
wire Add12_a50_DATAB_driver;
wire Add12_a50_CIN_driver;
wire Add13_a52_DATAB_driver;
wire Add13_a52_DATAD_driver;
wire Add13_a52_CIN_driver;
wire Add12_a52_DATAB_driver;
wire Add12_a52_DATAD_driver;
wire Add12_a52_CIN_driver;
wire Xin_Reg_a14_a_a1_a_CLK_driver;
wire Xin_Reg_a14_a_a1_a_ASDATA_driver;
wire Xin_Reg_a14_a_a1_a_CLRN_driver;
wire Xin_Reg_a14_a_a4_a_CLK_driver;
wire Xin_Reg_a14_a_a4_a_D_driver;
wire Xin_Reg_a14_a_a4_a_CLRN_driver;
wire Xin_Reg_a14_a_a7_a_CLK_driver;
wire Xin_Reg_a14_a_a7_a_D_driver;
wire Xin_Reg_a14_a_a7_a_CLRN_driver;
wire Xin_Reg_a15_a_a1_a_CLK_driver;
wire Xin_Reg_a15_a_a1_a_D_driver;
wire Xin_Reg_a15_a_a1_a_ENA_driver;
wire Xin_Reg_a15_a_a3_a_CLK_driver;
wire Xin_Reg_a15_a_a3_a_D_driver;
wire Xin_Reg_a15_a_a3_a_ENA_driver;
wire Xin_Reg_a15_a_a4_a_CLK_driver;
wire Xin_Reg_a15_a_a4_a_ASDATA_driver;
wire Xin_Reg_a15_a_a4_a_ENA_driver;
wire Xin_Reg_a15_a_a6_a_CLK_driver;
wire Xin_Reg_a15_a_a6_a_D_driver;
wire Xin_Reg_a15_a_a6_a_ENA_driver;
wire Xin_Reg_a15_a_a7_a_CLK_driver;
wire Xin_Reg_a15_a_a7_a_ASDATA_driver;
wire Xin_Reg_a15_a_a7_a_ENA_driver;
wire Xin_Reg_a15_a_a11_a_CLK_driver;
wire Xin_Reg_a15_a_a11_a_D_driver;
wire Xin_Reg_a15_a_a11_a_ENA_driver;
wire Xin_Reg_a13_a_a1_a_CLK_driver;
wire Xin_Reg_a13_a_a1_a_D_driver;
wire Xin_Reg_a13_a_a1_a_CLRN_driver;
wire Xin_Reg_a13_a_a4_a_CLK_driver;
wire Xin_Reg_a13_a_a4_a_ASDATA_driver;
wire Xin_Reg_a13_a_a4_a_CLRN_driver;
wire Xin_Reg_a15_a_a1_a_afeeder_DATAD_driver;
wire Xin_Reg_a15_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a15_a_a6_a_afeeder_DATAD_driver;
wire Xin_Reg_a15_a_a11_a_afeeder_DATAD_driver;
wire Xin_Reg_a14_a_a4_a_afeeder_DATAD_driver;
wire Xin_Reg_a14_a_a7_a_afeeder_DATAD_driver;
wire Xin_Reg_a13_a_a1_a_afeeder_DATAD_driver;
wire Yout_a0_a_aoutput_I_driver;
wire Yout_a1_a_aoutput_I_driver;
wire Yout_a2_a_aoutput_I_driver;
wire Yout_a3_a_aoutput_I_driver;
wire Yout_a4_a_aoutput_I_driver;
wire Yout_a5_a_aoutput_I_driver;
wire Yout_a6_a_aoutput_I_driver;
wire Yout_a7_a_aoutput_I_driver;
wire Yout_a8_a_aoutput_I_driver;
wire Yout_a9_a_aoutput_I_driver;
wire Yout_a10_a_aoutput_I_driver;
wire Yout_a11_a_aoutput_I_driver;
wire Yout_a12_a_aoutput_I_driver;
wire Yout_a13_a_aoutput_I_driver;
wire Yout_a14_a_aoutput_I_driver;
wire Yout_a15_a_aoutput_I_driver;
wire Yout_a16_a_aoutput_I_driver;
wire Yout_a17_a_aoutput_I_driver;
wire Yout_a18_a_aoutput_I_driver;
wire Yout_a19_a_aoutput_I_driver;
wire Yout_a20_a_aoutput_I_driver;
wire Yout_a21_a_aoutput_I_driver;
wire Yout_a22_a_aoutput_I_driver;
wire Yout_a23_a_aoutput_I_driver;
wire Yout_a24_a_aoutput_I_driver;
wire Yout_a25_a_aoutput_I_driver;
wire Yout_a26_a_aoutput_I_driver;
wire Yout_a27_a_aoutput_I_driver;
wire Yout_a28_a_aoutput_I_driver;
wire clk_ainput_I_driver;
wire Xin_a1_a_ainput_I_driver;
wire rst_ainput_I_driver;
wire Xin_Reg_a0_a_a1_a_CLK_driver;
wire Xin_Reg_a0_a_a1_a_ASDATA_driver;
wire Xin_Reg_a0_a_a1_a_CLRN_driver;
wire Xin_Reg_a1_a_a1_a_afeeder_DATAD_driver;
wire Xin_Reg_a1_a_a1_a_CLK_driver;
wire Xin_Reg_a1_a_a1_a_D_driver;
wire Xin_Reg_a1_a_a1_a_CLRN_driver;
wire Xin_Reg_a2_a_a1_a_afeeder_DATAD_driver;
wire Xin_Reg_a2_a_a1_a_CLK_driver;
wire Xin_Reg_a2_a_a1_a_D_driver;
wire Xin_Reg_a2_a_a1_a_CLRN_driver;
wire Xin_a0_a_ainput_I_driver;
wire Xin_Reg_a0_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a0_a_a0_a_CLK_driver;
wire Xin_Reg_a0_a_a0_a_D_driver;
wire Xin_Reg_a0_a_a0_a_CLRN_driver;
wire Xin_Reg_a1_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a1_a_a0_a_CLK_driver;
wire Xin_Reg_a1_a_a0_a_D_driver;
wire Xin_Reg_a1_a_a0_a_CLRN_driver;
wire Xin_Reg_a2_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a2_a_a0_a_CLK_driver;
wire Xin_Reg_a2_a_a0_a_D_driver;
wire Xin_Reg_a2_a_a0_a_CLRN_driver;
wire Add_Reg_a2_a_a0_a_a156_DATAA_driver;
wire Add_Reg_a2_a_a0_a_a156_DATAB_driver;
wire Add_Reg_a2_a_a1_a_a158_DATAA_driver;
wire Add_Reg_a2_a_a1_a_a158_DATAB_driver;
wire Add_Reg_a2_a_a1_a_a158_CIN_driver;
wire Add_Reg_a2_a_a1_a_CLK_driver;
wire Add_Reg_a2_a_a1_a_D_driver;
wire Add_Reg_a2_a_a1_a_CLRN_driver;
wire Xin_a2_a_ainput_I_driver;
wire Xin_Reg_a0_a_a2_a_afeeder_DATAD_driver;
wire Xin_Reg_a0_a_a2_a_CLK_driver;
wire Xin_Reg_a0_a_a2_a_D_driver;
wire Xin_Reg_a0_a_a2_a_CLRN_driver;
wire Xin_Reg_a1_a_a2_a_CLK_driver;
wire Xin_Reg_a1_a_a2_a_ASDATA_driver;
wire Xin_Reg_a1_a_a2_a_CLRN_driver;
wire Xin_Reg_a2_a_a2_a_afeeder_DATAD_driver;
wire Xin_Reg_a2_a_a2_a_CLK_driver;
wire Xin_Reg_a2_a_a2_a_D_driver;
wire Xin_Reg_a2_a_a2_a_CLRN_driver;
wire Add_Reg_a2_a_a2_a_a160_DATAA_driver;
wire Add_Reg_a2_a_a2_a_a160_DATAB_driver;
wire Add_Reg_a2_a_a2_a_a160_CIN_driver;
wire Add_Reg_a2_a_a2_a_CLK_driver;
wire Add_Reg_a2_a_a2_a_D_driver;
wire Add_Reg_a2_a_a2_a_CLRN_driver;
wire Xin_a3_a_ainput_I_driver;
wire Xin_Reg_a0_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a0_a_a3_a_CLK_driver;
wire Xin_Reg_a0_a_a3_a_D_driver;
wire Xin_Reg_a0_a_a3_a_CLRN_driver;
wire Xin_Reg_a1_a_a3_a_CLK_driver;
wire Xin_Reg_a1_a_a3_a_ASDATA_driver;
wire Xin_Reg_a1_a_a3_a_CLRN_driver;
wire Xin_Reg_a2_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a2_a_a3_a_CLK_driver;
wire Xin_Reg_a2_a_a3_a_D_driver;
wire Xin_Reg_a2_a_a3_a_CLRN_driver;
wire Add_Reg_a2_a_a3_a_a162_DATAA_driver;
wire Add_Reg_a2_a_a3_a_a162_DATAB_driver;
wire Add_Reg_a2_a_a3_a_a162_CIN_driver;
wire Add_Reg_a2_a_a3_a_CLK_driver;
wire Add_Reg_a2_a_a3_a_D_driver;
wire Add_Reg_a2_a_a3_a_CLRN_driver;
wire Xin_a4_a_ainput_I_driver;
wire Xin_Reg_a0_a_a4_a_afeeder_DATAD_driver;
wire Xin_Reg_a0_a_a4_a_CLK_driver;
wire Xin_Reg_a0_a_a4_a_D_driver;
wire Xin_Reg_a0_a_a4_a_CLRN_driver;
wire Xin_Reg_a1_a_a4_a_afeeder_DATAD_driver;
wire Xin_Reg_a1_a_a4_a_CLK_driver;
wire Xin_Reg_a1_a_a4_a_D_driver;
wire Xin_Reg_a1_a_a4_a_CLRN_driver;
wire Xin_Reg_a2_a_a4_a_afeeder_DATAD_driver;
wire Xin_Reg_a2_a_a4_a_CLK_driver;
wire Xin_Reg_a2_a_a4_a_D_driver;
wire Xin_Reg_a2_a_a4_a_CLRN_driver;
wire Add_Reg_a2_a_a4_a_a164_DATAA_driver;
wire Add_Reg_a2_a_a4_a_a164_DATAB_driver;
wire Add_Reg_a2_a_a4_a_a164_CIN_driver;
wire Add_Reg_a2_a_a4_a_CLK_driver;
wire Add_Reg_a2_a_a4_a_D_driver;
wire Add_Reg_a2_a_a4_a_CLRN_driver;
wire Xin_a5_a_ainput_I_driver;
wire Xin_Reg_a0_a_a5_a_CLK_driver;
wire Xin_Reg_a0_a_a5_a_ASDATA_driver;
wire Xin_Reg_a0_a_a5_a_CLRN_driver;
wire Xin_Reg_a1_a_a5_a_afeeder_DATAD_driver;
wire Xin_Reg_a1_a_a5_a_CLK_driver;
wire Xin_Reg_a1_a_a5_a_D_driver;
wire Xin_Reg_a1_a_a5_a_CLRN_driver;
wire Xin_Reg_a2_a_a5_a_afeeder_DATAD_driver;
wire Xin_Reg_a2_a_a5_a_CLK_driver;
wire Xin_Reg_a2_a_a5_a_D_driver;
wire Xin_Reg_a2_a_a5_a_CLRN_driver;
wire Add_Reg_a2_a_a5_a_a166_DATAA_driver;
wire Add_Reg_a2_a_a5_a_a166_DATAB_driver;
wire Add_Reg_a2_a_a5_a_a166_CIN_driver;
wire Add_Reg_a2_a_a5_a_CLK_driver;
wire Add_Reg_a2_a_a5_a_D_driver;
wire Add_Reg_a2_a_a5_a_CLRN_driver;
wire Xin_a6_a_ainput_I_driver;
wire Xin_Reg_a0_a_a6_a_CLK_driver;
wire Xin_Reg_a0_a_a6_a_ASDATA_driver;
wire Xin_Reg_a0_a_a6_a_CLRN_driver;
wire Xin_Reg_a1_a_a6_a_afeeder_DATAD_driver;
wire Xin_Reg_a1_a_a6_a_CLK_driver;
wire Xin_Reg_a1_a_a6_a_D_driver;
wire Xin_Reg_a1_a_a6_a_CLRN_driver;
wire Xin_Reg_a2_a_a6_a_CLK_driver;
wire Xin_Reg_a2_a_a6_a_ASDATA_driver;
wire Xin_Reg_a2_a_a6_a_CLRN_driver;
wire Xin_Reg_a3_a_a6_a_afeeder_DATAD_driver;
wire Xin_Reg_a3_a_a6_a_CLK_driver;
wire Xin_Reg_a3_a_a6_a_D_driver;
wire Xin_Reg_a3_a_a6_a_CLRN_driver;
wire Xin_Reg_a4_a_a6_a_CLK_driver;
wire Xin_Reg_a4_a_a6_a_ASDATA_driver;
wire Xin_Reg_a4_a_a6_a_CLRN_driver;
wire Xin_Reg_a5_a_a6_a_CLK_driver;
wire Xin_Reg_a5_a_a6_a_ASDATA_driver;
wire Xin_Reg_a5_a_a6_a_CLRN_driver;
wire Xin_Reg_a6_a_a6_a_CLK_driver;
wire Xin_Reg_a6_a_a6_a_ASDATA_driver;
wire Xin_Reg_a6_a_a6_a_CLRN_driver;
wire Xin_Reg_a7_a_a6_a_CLK_driver;
wire Xin_Reg_a7_a_a6_a_ASDATA_driver;
wire Xin_Reg_a7_a_a6_a_CLRN_driver;
wire Xin_Reg_a8_a_a6_a_afeeder_DATAD_driver;
wire Xin_Reg_a8_a_a6_a_CLK_driver;
wire Xin_Reg_a8_a_a6_a_D_driver;
wire Xin_Reg_a8_a_a6_a_CLRN_driver;
wire Xin_Reg_a9_a_a6_a_afeeder_DATAD_driver;
wire Xin_Reg_a9_a_a6_a_CLK_driver;
wire Xin_Reg_a9_a_a6_a_D_driver;
wire Xin_Reg_a9_a_a6_a_CLRN_driver;
wire Xin_Reg_a10_a_a6_a_afeeder_DATAD_driver;
wire Xin_Reg_a10_a_a6_a_CLK_driver;
wire Xin_Reg_a10_a_a6_a_D_driver;
wire Xin_Reg_a10_a_a6_a_CLRN_driver;
wire Xin_Reg_a11_a_a6_a_afeeder_DATAD_driver;
wire Xin_Reg_a11_a_a6_a_CLK_driver;
wire Xin_Reg_a11_a_a6_a_D_driver;
wire Xin_Reg_a11_a_a6_a_CLRN_driver;
wire Xin_Reg_a12_a_a6_a_afeeder_DATAD_driver;
wire Xin_Reg_a12_a_a6_a_CLK_driver;
wire Xin_Reg_a12_a_a6_a_D_driver;
wire Xin_Reg_a12_a_a6_a_CLRN_driver;
wire Xin_Reg_a13_a_a6_a_CLK_driver;
wire Xin_Reg_a13_a_a6_a_ASDATA_driver;
wire Xin_Reg_a13_a_a6_a_CLRN_driver;
wire Add_Reg_a2_a_a6_a_a168_DATAA_driver;
wire Add_Reg_a2_a_a6_a_a168_DATAB_driver;
wire Add_Reg_a2_a_a6_a_a168_CIN_driver;
wire Add_Reg_a2_a_a6_a_CLK_driver;
wire Add_Reg_a2_a_a6_a_D_driver;
wire Add_Reg_a2_a_a6_a_CLRN_driver;
wire Xin_a7_a_ainput_I_driver;
wire Xin_Reg_a0_a_a7_a_afeeder_DATAD_driver;
wire Xin_Reg_a0_a_a7_a_CLK_driver;
wire Xin_Reg_a0_a_a7_a_D_driver;
wire Xin_Reg_a0_a_a7_a_CLRN_driver;
wire Xin_Reg_a1_a_a7_a_afeeder_DATAD_driver;
wire Xin_Reg_a1_a_a7_a_CLK_driver;
wire Xin_Reg_a1_a_a7_a_D_driver;
wire Xin_Reg_a1_a_a7_a_CLRN_driver;
wire Xin_Reg_a2_a_a7_a_CLK_driver;
wire Xin_Reg_a2_a_a7_a_ASDATA_driver;
wire Xin_Reg_a2_a_a7_a_CLRN_driver;
wire Xin_Reg_a3_a_a7_a_afeeder_DATAD_driver;
wire Xin_Reg_a3_a_a7_a_CLK_driver;
wire Xin_Reg_a3_a_a7_a_D_driver;
wire Xin_Reg_a3_a_a7_a_CLRN_driver;
wire Xin_Reg_a4_a_a7_a_afeeder_DATAD_driver;
wire Xin_Reg_a4_a_a7_a_CLK_driver;
wire Xin_Reg_a4_a_a7_a_D_driver;
wire Xin_Reg_a4_a_a7_a_CLRN_driver;
wire Xin_Reg_a5_a_a7_a_CLK_driver;
wire Xin_Reg_a5_a_a7_a_ASDATA_driver;
wire Xin_Reg_a5_a_a7_a_CLRN_driver;
wire Xin_Reg_a6_a_a7_a_CLK_driver;
wire Xin_Reg_a6_a_a7_a_ASDATA_driver;
wire Xin_Reg_a6_a_a7_a_CLRN_driver;
wire Xin_Reg_a7_a_a7_a_afeeder_DATAD_driver;
wire Xin_Reg_a7_a_a7_a_CLK_driver;
wire Xin_Reg_a7_a_a7_a_D_driver;
wire Xin_Reg_a7_a_a7_a_CLRN_driver;
wire Xin_Reg_a8_a_a7_a_afeeder_DATAD_driver;
wire Xin_Reg_a8_a_a7_a_CLK_driver;
wire Xin_Reg_a8_a_a7_a_D_driver;
wire Xin_Reg_a8_a_a7_a_CLRN_driver;
wire Xin_Reg_a9_a_a7_a_CLK_driver;
wire Xin_Reg_a9_a_a7_a_ASDATA_driver;
wire Xin_Reg_a9_a_a7_a_CLRN_driver;
wire Xin_Reg_a10_a_a7_a_CLK_driver;
wire Xin_Reg_a10_a_a7_a_ASDATA_driver;
wire Xin_Reg_a10_a_a7_a_CLRN_driver;
wire Xin_Reg_a11_a_a7_a_afeeder_DATAD_driver;
wire Xin_Reg_a11_a_a7_a_CLK_driver;
wire Xin_Reg_a11_a_a7_a_D_driver;
wire Xin_Reg_a11_a_a7_a_CLRN_driver;
wire Xin_Reg_a12_a_a7_a_CLK_driver;
wire Xin_Reg_a12_a_a7_a_ASDATA_driver;
wire Xin_Reg_a12_a_a7_a_CLRN_driver;
wire Xin_Reg_a13_a_a7_a_CLK_driver;
wire Xin_Reg_a13_a_a7_a_ASDATA_driver;
wire Xin_Reg_a13_a_a7_a_CLRN_driver;
wire Add_Reg_a2_a_a7_a_a170_DATAA_driver;
wire Add_Reg_a2_a_a7_a_a170_DATAB_driver;
wire Add_Reg_a2_a_a7_a_a170_CIN_driver;
wire Add_Reg_a2_a_a7_a_CLK_driver;
wire Add_Reg_a2_a_a7_a_D_driver;
wire Add_Reg_a2_a_a7_a_CLRN_driver;
wire Xin_a8_a_ainput_I_driver;
wire Xin_Reg_a0_a_a8_a_CLK_driver;
wire Xin_Reg_a0_a_a8_a_ASDATA_driver;
wire Xin_Reg_a0_a_a8_a_CLRN_driver;
wire Xin_Reg_a1_a_a8_a_afeeder_DATAD_driver;
wire Xin_Reg_a1_a_a8_a_CLK_driver;
wire Xin_Reg_a1_a_a8_a_D_driver;
wire Xin_Reg_a1_a_a8_a_CLRN_driver;
wire Xin_Reg_a2_a_a8_a_afeeder_DATAD_driver;
wire Xin_Reg_a2_a_a8_a_CLK_driver;
wire Xin_Reg_a2_a_a8_a_D_driver;
wire Xin_Reg_a2_a_a8_a_CLRN_driver;
wire Add_Reg_a2_a_a8_a_a172_DATAA_driver;
wire Add_Reg_a2_a_a8_a_a172_DATAB_driver;
wire Add_Reg_a2_a_a8_a_a172_CIN_driver;
wire Add_Reg_a2_a_a8_a_CLK_driver;
wire Add_Reg_a2_a_a8_a_D_driver;
wire Add_Reg_a2_a_a8_a_CLRN_driver;
wire Xin_a9_a_ainput_I_driver;
wire Xin_Reg_a0_a_a9_a_CLK_driver;
wire Xin_Reg_a0_a_a9_a_ASDATA_driver;
wire Xin_Reg_a0_a_a9_a_CLRN_driver;
wire Xin_Reg_a1_a_a9_a_CLK_driver;
wire Xin_Reg_a1_a_a9_a_ASDATA_driver;
wire Xin_Reg_a1_a_a9_a_CLRN_driver;
wire Xin_Reg_a2_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a2_a_a9_a_CLK_driver;
wire Xin_Reg_a2_a_a9_a_D_driver;
wire Xin_Reg_a2_a_a9_a_CLRN_driver;
wire Xin_Reg_a3_a_a9_a_CLK_driver;
wire Xin_Reg_a3_a_a9_a_ASDATA_driver;
wire Xin_Reg_a3_a_a9_a_CLRN_driver;
wire Xin_Reg_a4_a_a9_a_CLK_driver;
wire Xin_Reg_a4_a_a9_a_ASDATA_driver;
wire Xin_Reg_a4_a_a9_a_CLRN_driver;
wire Xin_Reg_a5_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a5_a_a9_a_CLK_driver;
wire Xin_Reg_a5_a_a9_a_D_driver;
wire Xin_Reg_a5_a_a9_a_CLRN_driver;
wire Xin_Reg_a6_a_a9_a_CLK_driver;
wire Xin_Reg_a6_a_a9_a_ASDATA_driver;
wire Xin_Reg_a6_a_a9_a_CLRN_driver;
wire Xin_Reg_a7_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a7_a_a9_a_CLK_driver;
wire Xin_Reg_a7_a_a9_a_D_driver;
wire Xin_Reg_a7_a_a9_a_CLRN_driver;
wire Xin_Reg_a8_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a8_a_a9_a_CLK_driver;
wire Xin_Reg_a8_a_a9_a_D_driver;
wire Xin_Reg_a8_a_a9_a_CLRN_driver;
wire Xin_Reg_a9_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a9_a_a9_a_CLK_driver;
wire Xin_Reg_a9_a_a9_a_D_driver;
wire Xin_Reg_a9_a_a9_a_CLRN_driver;
wire Xin_Reg_a10_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a10_a_a9_a_CLK_driver;
wire Xin_Reg_a10_a_a9_a_D_driver;
wire Xin_Reg_a10_a_a9_a_CLRN_driver;
wire Xin_Reg_a11_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a11_a_a9_a_CLK_driver;
wire Xin_Reg_a11_a_a9_a_D_driver;
wire Xin_Reg_a11_a_a9_a_CLRN_driver;
wire Xin_Reg_a12_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a12_a_a9_a_CLK_driver;
wire Xin_Reg_a12_a_a9_a_D_driver;
wire Xin_Reg_a12_a_a9_a_CLRN_driver;
wire Xin_Reg_a13_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a13_a_a9_a_CLK_driver;
wire Xin_Reg_a13_a_a9_a_D_driver;
wire Xin_Reg_a13_a_a9_a_CLRN_driver;
wire Add_Reg_a2_a_a9_a_a174_DATAA_driver;
wire Add_Reg_a2_a_a9_a_a174_DATAB_driver;
wire Add_Reg_a2_a_a9_a_a174_CIN_driver;
wire Add_Reg_a2_a_a9_a_CLK_driver;
wire Add_Reg_a2_a_a9_a_D_driver;
wire Add_Reg_a2_a_a9_a_CLRN_driver;
wire Xin_a10_a_ainput_I_driver;
wire Xin_Reg_a0_a_a10_a_CLK_driver;
wire Xin_Reg_a0_a_a10_a_ASDATA_driver;
wire Xin_Reg_a0_a_a10_a_CLRN_driver;
wire Xin_Reg_a1_a_a10_a_afeeder_DATAD_driver;
wire Xin_Reg_a1_a_a10_a_CLK_driver;
wire Xin_Reg_a1_a_a10_a_D_driver;
wire Xin_Reg_a1_a_a10_a_CLRN_driver;
wire Xin_Reg_a2_a_a10_a_afeeder_DATAD_driver;
wire Xin_Reg_a2_a_a10_a_CLK_driver;
wire Xin_Reg_a2_a_a10_a_D_driver;
wire Xin_Reg_a2_a_a10_a_CLRN_driver;
wire Xin_Reg_a3_a_a10_a_afeeder_DATAD_driver;
wire Xin_Reg_a3_a_a10_a_CLK_driver;
wire Xin_Reg_a3_a_a10_a_D_driver;
wire Xin_Reg_a3_a_a10_a_CLRN_driver;
wire Xin_Reg_a4_a_a10_a_CLK_driver;
wire Xin_Reg_a4_a_a10_a_ASDATA_driver;
wire Xin_Reg_a4_a_a10_a_CLRN_driver;
wire Xin_Reg_a5_a_a10_a_afeeder_DATAD_driver;
wire Xin_Reg_a5_a_a10_a_CLK_driver;
wire Xin_Reg_a5_a_a10_a_D_driver;
wire Xin_Reg_a5_a_a10_a_CLRN_driver;
wire Xin_Reg_a6_a_a10_a_afeeder_DATAD_driver;
wire Xin_Reg_a6_a_a10_a_CLK_driver;
wire Xin_Reg_a6_a_a10_a_D_driver;
wire Xin_Reg_a6_a_a10_a_CLRN_driver;
wire Xin_Reg_a7_a_a10_a_afeeder_DATAD_driver;
wire Xin_Reg_a7_a_a10_a_CLK_driver;
wire Xin_Reg_a7_a_a10_a_D_driver;
wire Xin_Reg_a7_a_a10_a_CLRN_driver;
wire Xin_Reg_a8_a_a10_a_CLK_driver;
wire Xin_Reg_a8_a_a10_a_ASDATA_driver;
wire Xin_Reg_a8_a_a10_a_CLRN_driver;
wire Xin_Reg_a9_a_a10_a_afeeder_DATAD_driver;
wire Xin_Reg_a9_a_a10_a_CLK_driver;
wire Xin_Reg_a9_a_a10_a_D_driver;
wire Xin_Reg_a9_a_a10_a_CLRN_driver;
wire Xin_Reg_a10_a_a10_a_CLK_driver;
wire Xin_Reg_a10_a_a10_a_ASDATA_driver;
wire Xin_Reg_a10_a_a10_a_CLRN_driver;
wire Xin_Reg_a11_a_a10_a_CLK_driver;
wire Xin_Reg_a11_a_a10_a_ASDATA_driver;
wire Xin_Reg_a11_a_a10_a_CLRN_driver;
wire Xin_Reg_a12_a_a10_a_CLK_driver;
wire Xin_Reg_a12_a_a10_a_ASDATA_driver;
wire Xin_Reg_a12_a_a10_a_CLRN_driver;
wire Xin_Reg_a13_a_a10_a_CLK_driver;
wire Xin_Reg_a13_a_a10_a_ASDATA_driver;
wire Xin_Reg_a13_a_a10_a_CLRN_driver;
wire Add_Reg_a2_a_a10_a_a176_DATAA_driver;
wire Add_Reg_a2_a_a10_a_a176_DATAB_driver;
wire Add_Reg_a2_a_a10_a_a176_CIN_driver;
wire Add_Reg_a2_a_a10_a_CLK_driver;
wire Add_Reg_a2_a_a10_a_D_driver;
wire Add_Reg_a2_a_a10_a_CLRN_driver;
wire Xin_a11_a_ainput_I_driver;
wire Xin_Reg_a0_a_a11_a_afeeder_DATAD_driver;
wire Xin_Reg_a0_a_a11_a_CLK_driver;
wire Xin_Reg_a0_a_a11_a_D_driver;
wire Xin_Reg_a0_a_a11_a_CLRN_driver;
wire Xin_Reg_a1_a_a11_a_afeeder_DATAD_driver;
wire Xin_Reg_a1_a_a11_a_CLK_driver;
wire Xin_Reg_a1_a_a11_a_D_driver;
wire Xin_Reg_a1_a_a11_a_CLRN_driver;
wire Xin_Reg_a2_a_a11_a_afeeder_DATAD_driver;
wire Xin_Reg_a2_a_a11_a_CLK_driver;
wire Xin_Reg_a2_a_a11_a_D_driver;
wire Xin_Reg_a2_a_a11_a_CLRN_driver;
wire Add_Reg_a2_a_a11_a_a178_DATAA_driver;
wire Add_Reg_a2_a_a11_a_a178_DATAB_driver;
wire Add_Reg_a2_a_a11_a_a178_CIN_driver;
wire Add_Reg_a2_a_a11_a_CLK_driver;
wire Add_Reg_a2_a_a11_a_D_driver;
wire Add_Reg_a2_a_a11_a_CLRN_driver;
wire Add_Reg_a2_a_a12_a_a180_DATAA_driver;
wire Add_Reg_a2_a_a12_a_a180_DATAD_driver;
wire Add_Reg_a2_a_a12_a_a180_CIN_driver;
wire Add_Reg_a2_a_a12_a_CLK_driver;
wire Add_Reg_a2_a_a12_a_D_driver;
wire Add_Reg_a2_a_a12_a_CLRN_driver;
wire Add_Reg_a2_a_a0_a_CLK_driver;
wire Add_Reg_a2_a_a0_a_D_driver;
wire Add_Reg_a2_a_a0_a_CLRN_driver;
wire Add9_a0_DATAA_driver;
wire Add9_a0_DATAB_driver;
wire Add10_a0_DATAA_driver;
wire Add10_a0_DATAB_driver;
wire sum_a0_a_a29_DATAA_driver;
wire sum_a0_a_a29_DATAB_driver;
wire sum_a0_a_CLK_driver;
wire sum_a0_a_D_driver;
wire sum_a0_a_CLRN_driver;
wire yout_a0_a_afeeder_DATAD_driver;
wire yout_a0_a_CLK_driver;
wire yout_a0_a_D_driver;
wire yout_a0_a_CLRN_driver;
wire Xin_Reg_a3_a_a1_a_afeeder_DATAD_driver;
wire Xin_Reg_a3_a_a1_a_CLK_driver;
wire Xin_Reg_a3_a_a1_a_D_driver;
wire Xin_Reg_a3_a_a1_a_CLRN_driver;
wire Xin_Reg_a4_a_a1_a_CLK_driver;
wire Xin_Reg_a4_a_a1_a_ASDATA_driver;
wire Xin_Reg_a4_a_a1_a_CLRN_driver;
wire Xin_Reg_a5_a_a1_a_afeeder_DATAD_driver;
wire Xin_Reg_a5_a_a1_a_CLK_driver;
wire Xin_Reg_a5_a_a1_a_D_driver;
wire Xin_Reg_a5_a_a1_a_CLRN_driver;
wire Xin_Reg_a6_a_a1_a_afeeder_DATAD_driver;
wire Xin_Reg_a6_a_a1_a_CLK_driver;
wire Xin_Reg_a6_a_a1_a_D_driver;
wire Xin_Reg_a6_a_a1_a_CLRN_driver;
wire Xin_Reg_a7_a_a1_a_afeeder_DATAD_driver;
wire Xin_Reg_a7_a_a1_a_CLK_driver;
wire Xin_Reg_a7_a_a1_a_D_driver;
wire Xin_Reg_a7_a_a1_a_CLRN_driver;
wire Xin_Reg_a3_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a3_a_a0_a_CLK_driver;
wire Xin_Reg_a3_a_a0_a_D_driver;
wire Xin_Reg_a3_a_a0_a_CLRN_driver;
wire Xin_Reg_a4_a_a0_a_CLK_driver;
wire Xin_Reg_a4_a_a0_a_ASDATA_driver;
wire Xin_Reg_a4_a_a0_a_CLRN_driver;
wire Xin_Reg_a5_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a5_a_a0_a_CLK_driver;
wire Xin_Reg_a5_a_a0_a_D_driver;
wire Xin_Reg_a5_a_a0_a_CLRN_driver;
wire Xin_Reg_a6_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a6_a_a0_a_CLK_driver;
wire Xin_Reg_a6_a_a0_a_D_driver;
wire Xin_Reg_a6_a_a0_a_CLRN_driver;
wire Xin_Reg_a7_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a7_a_a0_a_CLK_driver;
wire Xin_Reg_a7_a_a0_a_D_driver;
wire Xin_Reg_a7_a_a0_a_CLRN_driver;
wire Xin_Reg_a8_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a8_a_a0_a_CLK_driver;
wire Xin_Reg_a8_a_a0_a_D_driver;
wire Xin_Reg_a8_a_a0_a_CLRN_driver;
wire Add_Reg_a7_a_a0_a_a208_DATAA_driver;
wire Add_Reg_a7_a_a0_a_a208_DATAB_driver;
wire Add_Reg_a7_a_a1_a_a210_DATAA_driver;
wire Add_Reg_a7_a_a1_a_a210_DATAB_driver;
wire Add_Reg_a7_a_a1_a_a210_CIN_driver;
wire Add_Reg_a7_a_a1_a_CLK_driver;
wire Add_Reg_a7_a_a1_a_D_driver;
wire Add_Reg_a7_a_a1_a_CLRN_driver;
wire Xin_Reg_a3_a_a2_a_afeeder_DATAD_driver;
wire Xin_Reg_a3_a_a2_a_CLK_driver;
wire Xin_Reg_a3_a_a2_a_D_driver;
wire Xin_Reg_a3_a_a2_a_CLRN_driver;
wire Xin_Reg_a4_a_a2_a_CLK_driver;
wire Xin_Reg_a4_a_a2_a_ASDATA_driver;
wire Xin_Reg_a4_a_a2_a_CLRN_driver;
wire Xin_Reg_a5_a_a2_a_CLK_driver;
wire Xin_Reg_a5_a_a2_a_ASDATA_driver;
wire Xin_Reg_a5_a_a2_a_CLRN_driver;
wire Xin_Reg_a6_a_a2_a_CLK_driver;
wire Xin_Reg_a6_a_a2_a_ASDATA_driver;
wire Xin_Reg_a6_a_a2_a_CLRN_driver;
wire Xin_Reg_a7_a_a2_a_afeeder_DATAD_driver;
wire Xin_Reg_a7_a_a2_a_CLK_driver;
wire Xin_Reg_a7_a_a2_a_D_driver;
wire Xin_Reg_a7_a_a2_a_CLRN_driver;
wire Xin_Reg_a8_a_a2_a_afeeder_DATAD_driver;
wire Xin_Reg_a8_a_a2_a_CLK_driver;
wire Xin_Reg_a8_a_a2_a_D_driver;
wire Xin_Reg_a8_a_a2_a_CLRN_driver;
wire Add_Reg_a7_a_a2_a_a212_DATAA_driver;
wire Add_Reg_a7_a_a2_a_a212_DATAB_driver;
wire Add_Reg_a7_a_a2_a_a212_CIN_driver;
wire Add_Reg_a7_a_a2_a_CLK_driver;
wire Add_Reg_a7_a_a2_a_D_driver;
wire Add_Reg_a7_a_a2_a_CLRN_driver;
wire Xin_Reg_a3_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a3_a_a3_a_CLK_driver;
wire Xin_Reg_a3_a_a3_a_D_driver;
wire Xin_Reg_a3_a_a3_a_CLRN_driver;
wire Xin_Reg_a4_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a4_a_a3_a_CLK_driver;
wire Xin_Reg_a4_a_a3_a_D_driver;
wire Xin_Reg_a4_a_a3_a_CLRN_driver;
wire Xin_Reg_a5_a_a3_a_CLK_driver;
wire Xin_Reg_a5_a_a3_a_ASDATA_driver;
wire Xin_Reg_a5_a_a3_a_CLRN_driver;
wire Xin_Reg_a6_a_a3_a_CLK_driver;
wire Xin_Reg_a6_a_a3_a_ASDATA_driver;
wire Xin_Reg_a6_a_a3_a_CLRN_driver;
wire Xin_Reg_a7_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a7_a_a3_a_CLK_driver;
wire Xin_Reg_a7_a_a3_a_D_driver;
wire Xin_Reg_a7_a_a3_a_CLRN_driver;
wire Xin_Reg_a8_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a8_a_a3_a_CLK_driver;
wire Xin_Reg_a8_a_a3_a_D_driver;
wire Xin_Reg_a8_a_a3_a_CLRN_driver;
wire Add_Reg_a7_a_a3_a_a214_DATAA_driver;
wire Add_Reg_a7_a_a3_a_a214_DATAB_driver;
wire Add_Reg_a7_a_a3_a_a214_CIN_driver;
wire Add_Reg_a7_a_a3_a_CLK_driver;
wire Add_Reg_a7_a_a3_a_D_driver;
wire Add_Reg_a7_a_a3_a_CLRN_driver;
wire Xin_Reg_a3_a_a4_a_CLK_driver;
wire Xin_Reg_a3_a_a4_a_ASDATA_driver;
wire Xin_Reg_a3_a_a4_a_CLRN_driver;
wire Xin_Reg_a4_a_a4_a_CLK_driver;
wire Xin_Reg_a4_a_a4_a_ASDATA_driver;
wire Xin_Reg_a4_a_a4_a_CLRN_driver;
wire Xin_Reg_a5_a_a4_a_afeeder_DATAD_driver;
wire Xin_Reg_a5_a_a4_a_CLK_driver;
wire Xin_Reg_a5_a_a4_a_D_driver;
wire Xin_Reg_a5_a_a4_a_CLRN_driver;
wire Xin_Reg_a6_a_a4_a_afeeder_DATAD_driver;
wire Xin_Reg_a6_a_a4_a_CLK_driver;
wire Xin_Reg_a6_a_a4_a_D_driver;
wire Xin_Reg_a6_a_a4_a_CLRN_driver;
wire Xin_Reg_a7_a_a4_a_CLK_driver;
wire Xin_Reg_a7_a_a4_a_ASDATA_driver;
wire Xin_Reg_a7_a_a4_a_CLRN_driver;
wire Add_Reg_a7_a_a4_a_a216_DATAA_driver;
wire Add_Reg_a7_a_a4_a_a216_DATAB_driver;
wire Add_Reg_a7_a_a4_a_a216_CIN_driver;
wire Add_Reg_a7_a_a4_a_CLK_driver;
wire Add_Reg_a7_a_a4_a_D_driver;
wire Add_Reg_a7_a_a4_a_CLRN_driver;
wire Xin_Reg_a3_a_a5_a_afeeder_DATAD_driver;
wire Xin_Reg_a3_a_a5_a_CLK_driver;
wire Xin_Reg_a3_a_a5_a_D_driver;
wire Xin_Reg_a3_a_a5_a_CLRN_driver;
wire Xin_Reg_a4_a_a5_a_afeeder_DATAD_driver;
wire Xin_Reg_a4_a_a5_a_CLK_driver;
wire Xin_Reg_a4_a_a5_a_D_driver;
wire Xin_Reg_a4_a_a5_a_CLRN_driver;
wire Xin_Reg_a5_a_a5_a_afeeder_DATAD_driver;
wire Xin_Reg_a5_a_a5_a_CLK_driver;
wire Xin_Reg_a5_a_a5_a_D_driver;
wire Xin_Reg_a5_a_a5_a_CLRN_driver;
wire Xin_Reg_a6_a_a5_a_afeeder_DATAD_driver;
wire Xin_Reg_a6_a_a5_a_CLK_driver;
wire Xin_Reg_a6_a_a5_a_D_driver;
wire Xin_Reg_a6_a_a5_a_CLRN_driver;
wire Xin_Reg_a7_a_a5_a_CLK_driver;
wire Xin_Reg_a7_a_a5_a_ASDATA_driver;
wire Xin_Reg_a7_a_a5_a_CLRN_driver;
wire Add_Reg_a7_a_a5_a_a218_DATAA_driver;
wire Add_Reg_a7_a_a5_a_a218_DATAB_driver;
wire Add_Reg_a7_a_a5_a_a218_CIN_driver;
wire Add_Reg_a7_a_a5_a_CLK_driver;
wire Add_Reg_a7_a_a5_a_D_driver;
wire Add_Reg_a7_a_a5_a_CLRN_driver;
wire Add_Reg_a7_a_a6_a_a220_DATAA_driver;
wire Add_Reg_a7_a_a6_a_a220_DATAB_driver;
wire Add_Reg_a7_a_a6_a_a220_CIN_driver;
wire Add_Reg_a7_a_a6_a_CLK_driver;
wire Add_Reg_a7_a_a6_a_D_driver;
wire Add_Reg_a7_a_a6_a_CLRN_driver;
wire Add_Reg_a7_a_a7_a_a222_DATAA_driver;
wire Add_Reg_a7_a_a7_a_a222_DATAB_driver;
wire Add_Reg_a7_a_a7_a_a222_CIN_driver;
wire Add_Reg_a7_a_a7_a_CLK_driver;
wire Add_Reg_a7_a_a7_a_D_driver;
wire Add_Reg_a7_a_a7_a_CLRN_driver;
wire Xin_Reg_a3_a_a8_a_afeeder_DATAD_driver;
wire Xin_Reg_a3_a_a8_a_CLK_driver;
wire Xin_Reg_a3_a_a8_a_D_driver;
wire Xin_Reg_a3_a_a8_a_CLRN_driver;
wire Xin_Reg_a4_a_a8_a_CLK_driver;
wire Xin_Reg_a4_a_a8_a_ASDATA_driver;
wire Xin_Reg_a4_a_a8_a_CLRN_driver;
wire Xin_Reg_a5_a_a8_a_CLK_driver;
wire Xin_Reg_a5_a_a8_a_ASDATA_driver;
wire Xin_Reg_a5_a_a8_a_CLRN_driver;
wire Xin_Reg_a6_a_a8_a_CLK_driver;
wire Xin_Reg_a6_a_a8_a_ASDATA_driver;
wire Xin_Reg_a6_a_a8_a_CLRN_driver;
wire Xin_Reg_a7_a_a8_a_afeeder_DATAD_driver;
wire Xin_Reg_a7_a_a8_a_CLK_driver;
wire Xin_Reg_a7_a_a8_a_D_driver;
wire Xin_Reg_a7_a_a8_a_CLRN_driver;
wire Add_Reg_a7_a_a8_a_a224_DATAA_driver;
wire Add_Reg_a7_a_a8_a_a224_DATAB_driver;
wire Add_Reg_a7_a_a8_a_a224_CIN_driver;
wire Add_Reg_a7_a_a8_a_CLK_driver;
wire Add_Reg_a7_a_a8_a_D_driver;
wire Add_Reg_a7_a_a8_a_CLRN_driver;
wire Add_Reg_a7_a_a9_a_a226_DATAA_driver;
wire Add_Reg_a7_a_a9_a_a226_DATAB_driver;
wire Add_Reg_a7_a_a9_a_a226_CIN_driver;
wire Add_Reg_a7_a_a9_a_CLK_driver;
wire Add_Reg_a7_a_a9_a_D_driver;
wire Add_Reg_a7_a_a9_a_CLRN_driver;
wire Add_Reg_a7_a_a10_a_a228_DATAA_driver;
wire Add_Reg_a7_a_a10_a_a228_DATAB_driver;
wire Add_Reg_a7_a_a10_a_a228_CIN_driver;
wire Add_Reg_a7_a_a10_a_CLK_driver;
wire Add_Reg_a7_a_a10_a_D_driver;
wire Add_Reg_a7_a_a10_a_CLRN_driver;
wire Xin_Reg_a3_a_a11_a_afeeder_DATAD_driver;
wire Xin_Reg_a3_a_a11_a_CLK_driver;
wire Xin_Reg_a3_a_a11_a_D_driver;
wire Xin_Reg_a3_a_a11_a_CLRN_driver;
wire Xin_Reg_a4_a_a11_a_afeeder_DATAD_driver;
wire Xin_Reg_a4_a_a11_a_CLK_driver;
wire Xin_Reg_a4_a_a11_a_D_driver;
wire Xin_Reg_a4_a_a11_a_CLRN_driver;
wire Xin_Reg_a5_a_a11_a_CLK_driver;
wire Xin_Reg_a5_a_a11_a_ASDATA_driver;
wire Xin_Reg_a5_a_a11_a_CLRN_driver;
wire Xin_Reg_a6_a_a11_a_afeeder_DATAD_driver;
wire Xin_Reg_a6_a_a11_a_CLK_driver;
wire Xin_Reg_a6_a_a11_a_D_driver;
wire Xin_Reg_a6_a_a11_a_CLRN_driver;
wire Xin_Reg_a7_a_a11_a_afeeder_DATAD_driver;
wire Xin_Reg_a7_a_a11_a_CLK_driver;
wire Xin_Reg_a7_a_a11_a_D_driver;
wire Xin_Reg_a7_a_a11_a_CLRN_driver;
wire Add_Reg_a7_a_a11_a_a230_DATAA_driver;
wire Add_Reg_a7_a_a11_a_a230_DATAB_driver;
wire Add_Reg_a7_a_a11_a_a230_CIN_driver;
wire Add_Reg_a7_a_a11_a_CLK_driver;
wire Add_Reg_a7_a_a11_a_D_driver;
wire Add_Reg_a7_a_a11_a_CLRN_driver;
wire Add_Reg_a7_a_a12_a_a232_DATAA_driver;
wire Add_Reg_a7_a_a12_a_a232_DATAB_driver;
wire Add_Reg_a7_a_a12_a_a232_CIN_driver;
wire Add_Reg_a7_a_a12_a_CLK_driver;
wire Add_Reg_a7_a_a12_a_D_driver;
wire Add_Reg_a7_a_a12_a_CLRN_driver;
wire Add_Reg_a7_a_a0_a_CLK_driver;
wire Add_Reg_a7_a_a0_a_D_driver;
wire Add_Reg_a7_a_a0_a_CLRN_driver;
wire Add13_a2_DATAA_driver;
wire Add13_a2_DATAB_driver;
wire Add13_a2_CIN_driver;
wire Xin_Reg_a8_a_a1_a_CLK_driver;
wire Xin_Reg_a8_a_a1_a_ASDATA_driver;
wire Xin_Reg_a8_a_a1_a_CLRN_driver;
wire Xin_Reg_a9_a_a1_a_afeeder_DATAD_driver;
wire Xin_Reg_a9_a_a1_a_CLK_driver;
wire Xin_Reg_a9_a_a1_a_D_driver;
wire Xin_Reg_a9_a_a1_a_CLRN_driver;
wire Xin_Reg_a10_a_a1_a_CLK_driver;
wire Xin_Reg_a10_a_a1_a_ASDATA_driver;
wire Xin_Reg_a10_a_a1_a_CLRN_driver;
wire Xin_Reg_a11_a_a1_a_CLK_driver;
wire Xin_Reg_a11_a_a1_a_ASDATA_driver;
wire Xin_Reg_a11_a_a1_a_CLRN_driver;
wire Xin_Reg_a9_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a9_a_a0_a_CLK_driver;
wire Xin_Reg_a9_a_a0_a_D_driver;
wire Xin_Reg_a9_a_a0_a_CLRN_driver;
wire Xin_Reg_a10_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a10_a_a0_a_CLK_driver;
wire Xin_Reg_a10_a_a0_a_D_driver;
wire Xin_Reg_a10_a_a0_a_CLRN_driver;
wire Xin_Reg_a11_a_a0_a_afeeder_DATAD_driver;
wire Xin_Reg_a11_a_a0_a_CLK_driver;
wire Xin_Reg_a11_a_a0_a_D_driver;
wire Xin_Reg_a11_a_a0_a_CLRN_driver;
wire Add_Reg_a4_a_a0_a_a286_DATAA_driver;
wire Add_Reg_a4_a_a0_a_a286_DATAB_driver;
wire Add_Reg_a4_a_a1_a_a288_DATAA_driver;
wire Add_Reg_a4_a_a1_a_a288_DATAB_driver;
wire Add_Reg_a4_a_a1_a_a288_CIN_driver;
wire Add_Reg_a4_a_a1_a_CLK_driver;
wire Add_Reg_a4_a_a1_a_D_driver;
wire Add_Reg_a4_a_a1_a_CLRN_driver;
wire Add_Reg_a4_a_a2_a_a290_DATAA_driver;
wire Add_Reg_a4_a_a2_a_a290_DATAB_driver;
wire Add_Reg_a4_a_a2_a_a290_CIN_driver;
wire Add_Reg_a4_a_a2_a_CLK_driver;
wire Add_Reg_a4_a_a2_a_D_driver;
wire Add_Reg_a4_a_a2_a_CLRN_driver;
wire Xin_Reg_a9_a_a3_a_CLK_driver;
wire Xin_Reg_a9_a_a3_a_ASDATA_driver;
wire Xin_Reg_a9_a_a3_a_CLRN_driver;
wire Xin_Reg_a10_a_a3_a_CLK_driver;
wire Xin_Reg_a10_a_a3_a_ASDATA_driver;
wire Xin_Reg_a10_a_a3_a_CLRN_driver;
wire Xin_Reg_a11_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a11_a_a3_a_CLK_driver;
wire Xin_Reg_a11_a_a3_a_D_driver;
wire Xin_Reg_a11_a_a3_a_CLRN_driver;
wire Add_Reg_a4_a_a3_a_a292_DATAA_driver;
wire Add_Reg_a4_a_a3_a_a292_DATAB_driver;
wire Add_Reg_a4_a_a3_a_a292_CIN_driver;
wire Add_Reg_a4_a_a3_a_CLK_driver;
wire Add_Reg_a4_a_a3_a_D_driver;
wire Add_Reg_a4_a_a3_a_CLRN_driver;
wire Add_Reg_a4_a_a4_a_a294_DATAA_driver;
wire Add_Reg_a4_a_a4_a_a294_DATAB_driver;
wire Add_Reg_a4_a_a4_a_a294_CIN_driver;
wire Add_Reg_a4_a_a4_a_CLK_driver;
wire Add_Reg_a4_a_a4_a_D_driver;
wire Add_Reg_a4_a_a4_a_CLRN_driver;
wire Add_Reg_a4_a_a5_a_a296_DATAA_driver;
wire Add_Reg_a4_a_a5_a_a296_DATAB_driver;
wire Add_Reg_a4_a_a5_a_a296_CIN_driver;
wire Add_Reg_a4_a_a5_a_CLK_driver;
wire Add_Reg_a4_a_a5_a_D_driver;
wire Add_Reg_a4_a_a5_a_CLRN_driver;
wire Add_Reg_a4_a_a6_a_a298_DATAA_driver;
wire Add_Reg_a4_a_a6_a_a298_DATAB_driver;
wire Add_Reg_a4_a_a6_a_a298_CIN_driver;
wire Add_Reg_a4_a_a6_a_CLK_driver;
wire Add_Reg_a4_a_a6_a_D_driver;
wire Add_Reg_a4_a_a6_a_CLRN_driver;
wire Add_Reg_a4_a_a7_a_a300_DATAA_driver;
wire Add_Reg_a4_a_a7_a_a300_DATAB_driver;
wire Add_Reg_a4_a_a7_a_a300_CIN_driver;
wire Add_Reg_a4_a_a7_a_CLK_driver;
wire Add_Reg_a4_a_a7_a_D_driver;
wire Add_Reg_a4_a_a7_a_CLRN_driver;
wire Add_Reg_a4_a_a8_a_a302_DATAA_driver;
wire Add_Reg_a4_a_a8_a_a302_DATAB_driver;
wire Add_Reg_a4_a_a8_a_a302_CIN_driver;
wire Add_Reg_a4_a_a8_a_CLK_driver;
wire Add_Reg_a4_a_a8_a_D_driver;
wire Add_Reg_a4_a_a8_a_CLRN_driver;
wire Add_Reg_a4_a_a9_a_a304_DATAA_driver;
wire Add_Reg_a4_a_a9_a_a304_DATAB_driver;
wire Add_Reg_a4_a_a9_a_a304_CIN_driver;
wire Add_Reg_a4_a_a9_a_CLK_driver;
wire Add_Reg_a4_a_a9_a_D_driver;
wire Add_Reg_a4_a_a9_a_CLRN_driver;
wire Add_Reg_a4_a_a10_a_a306_DATAA_driver;
wire Add_Reg_a4_a_a10_a_a306_DATAB_driver;
wire Add_Reg_a4_a_a10_a_a306_CIN_driver;
wire Add_Reg_a4_a_a10_a_CLK_driver;
wire Add_Reg_a4_a_a10_a_D_driver;
wire Add_Reg_a4_a_a10_a_CLRN_driver;
wire Xin_Reg_a8_a_a11_a_CLK_driver;
wire Xin_Reg_a8_a_a11_a_ASDATA_driver;
wire Xin_Reg_a8_a_a11_a_CLRN_driver;
wire Xin_Reg_a9_a_a11_a_CLK_driver;
wire Xin_Reg_a9_a_a11_a_ASDATA_driver;
wire Xin_Reg_a9_a_a11_a_CLRN_driver;
wire Xin_Reg_a10_a_a11_a_CLK_driver;
wire Xin_Reg_a10_a_a11_a_ASDATA_driver;
wire Xin_Reg_a10_a_a11_a_CLRN_driver;
wire Xin_Reg_a11_a_a11_a_afeeder_DATAD_driver;
wire Xin_Reg_a11_a_a11_a_CLK_driver;
wire Xin_Reg_a11_a_a11_a_D_driver;
wire Xin_Reg_a11_a_a11_a_CLRN_driver;
wire Add_Reg_a4_a_a11_a_a308_DATAA_driver;
wire Add_Reg_a4_a_a11_a_a308_DATAB_driver;
wire Add_Reg_a4_a_a11_a_a308_CIN_driver;
wire Add_Reg_a4_a_a11_a_CLK_driver;
wire Add_Reg_a4_a_a11_a_D_driver;
wire Add_Reg_a4_a_a11_a_CLRN_driver;
wire Add_Reg_a4_a_a12_a_a310_DATAA_driver;
wire Add_Reg_a4_a_a12_a_a310_DATAD_driver;
wire Add_Reg_a4_a_a12_a_a310_CIN_driver;
wire Add_Reg_a4_a_a12_a_CLK_driver;
wire Add_Reg_a4_a_a12_a_D_driver;
wire Add_Reg_a4_a_a12_a_CLRN_driver;
wire Add_Reg_a4_a_a0_a_CLK_driver;
wire Add_Reg_a4_a_a0_a_D_driver;
wire Add_Reg_a4_a_a0_a_CLRN_driver;
wire Add11_a0_DATAA_driver;
wire Add11_a0_DATAB_driver;
wire Add12_a2_DATAA_driver;
wire Add12_a2_DATAB_driver;
wire Add12_a2_CIN_driver;
wire sum_a1_a_a31_DATAA_driver;
wire sum_a1_a_a31_DATAB_driver;
wire sum_a1_a_a31_CIN_driver;
wire sum_a1_a_CLK_driver;
wire sum_a1_a_D_driver;
wire sum_a1_a_CLRN_driver;
wire yout_a1_a_afeeder_DATAD_driver;
wire yout_a1_a_CLK_driver;
wire yout_a1_a_D_driver;
wire yout_a1_a_CLRN_driver;
wire Xin_Reg_a12_a_a0_a_CLK_driver;
wire Xin_Reg_a12_a_a0_a_ASDATA_driver;
wire Xin_Reg_a12_a_a0_a_CLRN_driver;
wire Xin_Reg_a13_a_a0_a_CLK_driver;
wire Xin_Reg_a13_a_a0_a_ASDATA_driver;
wire Xin_Reg_a13_a_a0_a_CLRN_driver;
wire Xin_Reg_a14_a_a0_a_CLK_driver;
wire Xin_Reg_a14_a_a0_a_ASDATA_driver;
wire Xin_Reg_a14_a_a0_a_CLRN_driver;
wire Xin_Reg_a15_a_a0_a_CLK_driver;
wire Xin_Reg_a15_a_a0_a_ASDATA_driver;
wire Xin_Reg_a15_a_a0_a_ENA_driver;
wire Add_Reg_a0_a_a0_a_a130_DATAA_driver;
wire Add_Reg_a0_a_a0_a_a130_DATAB_driver;
wire Add_Reg_a0_a_a1_a_a132_DATAA_driver;
wire Add_Reg_a0_a_a1_a_a132_DATAB_driver;
wire Add_Reg_a0_a_a1_a_a132_CIN_driver;
wire Add_Reg_a0_a_a1_a_CLK_driver;
wire Add_Reg_a0_a_a1_a_D_driver;
wire Add_Reg_a0_a_a1_a_CLRN_driver;
wire Xin_Reg_a9_a_a2_a_afeeder_DATAD_driver;
wire Xin_Reg_a9_a_a2_a_CLK_driver;
wire Xin_Reg_a9_a_a2_a_D_driver;
wire Xin_Reg_a9_a_a2_a_CLRN_driver;
wire Xin_Reg_a10_a_a2_a_afeeder_DATAD_driver;
wire Xin_Reg_a10_a_a2_a_CLK_driver;
wire Xin_Reg_a10_a_a2_a_D_driver;
wire Xin_Reg_a10_a_a2_a_CLRN_driver;
wire Xin_Reg_a11_a_a2_a_CLK_driver;
wire Xin_Reg_a11_a_a2_a_ASDATA_driver;
wire Xin_Reg_a11_a_a2_a_CLRN_driver;
wire Xin_Reg_a12_a_a2_a_CLK_driver;
wire Xin_Reg_a12_a_a2_a_ASDATA_driver;
wire Xin_Reg_a12_a_a2_a_CLRN_driver;
wire Xin_Reg_a13_a_a2_a_CLK_driver;
wire Xin_Reg_a13_a_a2_a_ASDATA_driver;
wire Xin_Reg_a13_a_a2_a_CLRN_driver;
wire Xin_Reg_a14_a_a2_a_CLK_driver;
wire Xin_Reg_a14_a_a2_a_ASDATA_driver;
wire Xin_Reg_a14_a_a2_a_CLRN_driver;
wire Xin_Reg_a15_a_a2_a_afeeder_DATAD_driver;
wire Xin_Reg_a15_a_a2_a_CLK_driver;
wire Xin_Reg_a15_a_a2_a_D_driver;
wire Xin_Reg_a15_a_a2_a_ENA_driver;
wire Add_Reg_a0_a_a2_a_a134_DATAA_driver;
wire Add_Reg_a0_a_a2_a_a134_DATAB_driver;
wire Add_Reg_a0_a_a2_a_a134_CIN_driver;
wire Add_Reg_a0_a_a2_a_CLK_driver;
wire Add_Reg_a0_a_a2_a_D_driver;
wire Add_Reg_a0_a_a2_a_CLRN_driver;
wire Add_Reg_a0_a_a3_a_a136_DATAA_driver;
wire Add_Reg_a0_a_a3_a_a136_DATAB_driver;
wire Add_Reg_a0_a_a3_a_a136_CIN_driver;
wire Add_Reg_a0_a_a3_a_CLK_driver;
wire Add_Reg_a0_a_a3_a_D_driver;
wire Add_Reg_a0_a_a3_a_CLRN_driver;
wire Add_Reg_a0_a_a4_a_a138_DATAA_driver;
wire Add_Reg_a0_a_a4_a_a138_DATAB_driver;
wire Add_Reg_a0_a_a4_a_a138_CIN_driver;
wire Add_Reg_a0_a_a4_a_CLK_driver;
wire Add_Reg_a0_a_a4_a_D_driver;
wire Add_Reg_a0_a_a4_a_CLRN_driver;
wire Xin_Reg_a8_a_a5_a_afeeder_DATAD_driver;
wire Xin_Reg_a8_a_a5_a_CLK_driver;
wire Xin_Reg_a8_a_a5_a_D_driver;
wire Xin_Reg_a8_a_a5_a_CLRN_driver;
wire Xin_Reg_a9_a_a5_a_CLK_driver;
wire Xin_Reg_a9_a_a5_a_ASDATA_driver;
wire Xin_Reg_a9_a_a5_a_CLRN_driver;
wire Xin_Reg_a10_a_a5_a_afeeder_DATAD_driver;
wire Xin_Reg_a10_a_a5_a_CLK_driver;
wire Xin_Reg_a10_a_a5_a_D_driver;
wire Xin_Reg_a10_a_a5_a_CLRN_driver;
wire Xin_Reg_a11_a_a5_a_CLK_driver;
wire Xin_Reg_a11_a_a5_a_ASDATA_driver;
wire Xin_Reg_a11_a_a5_a_CLRN_driver;
wire Xin_Reg_a12_a_a5_a_afeeder_DATAD_driver;
wire Xin_Reg_a12_a_a5_a_CLK_driver;
wire Xin_Reg_a12_a_a5_a_D_driver;
wire Xin_Reg_a12_a_a5_a_CLRN_driver;
wire Xin_Reg_a13_a_a5_a_CLK_driver;
wire Xin_Reg_a13_a_a5_a_ASDATA_driver;
wire Xin_Reg_a13_a_a5_a_CLRN_driver;
wire Xin_Reg_a14_a_a5_a_CLK_driver;
wire Xin_Reg_a14_a_a5_a_ASDATA_driver;
wire Xin_Reg_a14_a_a5_a_CLRN_driver;
wire Xin_Reg_a15_a_a5_a_afeeder_DATAD_driver;
wire Xin_Reg_a15_a_a5_a_CLK_driver;
wire Xin_Reg_a15_a_a5_a_D_driver;
wire Xin_Reg_a15_a_a5_a_ENA_driver;
wire Add_Reg_a0_a_a5_a_a140_DATAA_driver;
wire Add_Reg_a0_a_a5_a_a140_DATAB_driver;
wire Add_Reg_a0_a_a5_a_a140_CIN_driver;
wire Add_Reg_a0_a_a5_a_CLK_driver;
wire Add_Reg_a0_a_a5_a_D_driver;
wire Add_Reg_a0_a_a5_a_CLRN_driver;
wire Add_Reg_a0_a_a6_a_a142_DATAA_driver;
wire Add_Reg_a0_a_a6_a_a142_DATAB_driver;
wire Add_Reg_a0_a_a6_a_a142_CIN_driver;
wire Add_Reg_a0_a_a6_a_CLK_driver;
wire Add_Reg_a0_a_a6_a_D_driver;
wire Add_Reg_a0_a_a6_a_CLRN_driver;
wire Add_Reg_a0_a_a7_a_a144_DATAA_driver;
wire Add_Reg_a0_a_a7_a_a144_DATAB_driver;
wire Add_Reg_a0_a_a7_a_a144_CIN_driver;
wire Add_Reg_a0_a_a7_a_CLK_driver;
wire Add_Reg_a0_a_a7_a_D_driver;
wire Add_Reg_a0_a_a7_a_CLRN_driver;
wire Xin_Reg_a8_a_a8_a_afeeder_DATAD_driver;
wire Xin_Reg_a8_a_a8_a_CLK_driver;
wire Xin_Reg_a8_a_a8_a_D_driver;
wire Xin_Reg_a8_a_a8_a_CLRN_driver;
wire Xin_Reg_a9_a_a8_a_CLK_driver;
wire Xin_Reg_a9_a_a8_a_ASDATA_driver;
wire Xin_Reg_a9_a_a8_a_CLRN_driver;
wire Xin_Reg_a10_a_a8_a_CLK_driver;
wire Xin_Reg_a10_a_a8_a_ASDATA_driver;
wire Xin_Reg_a10_a_a8_a_CLRN_driver;
wire Xin_Reg_a11_a_a8_a_afeeder_DATAD_driver;
wire Xin_Reg_a11_a_a8_a_CLK_driver;
wire Xin_Reg_a11_a_a8_a_D_driver;
wire Xin_Reg_a11_a_a8_a_CLRN_driver;
wire Xin_Reg_a12_a_a8_a_afeeder_DATAD_driver;
wire Xin_Reg_a12_a_a8_a_CLK_driver;
wire Xin_Reg_a12_a_a8_a_D_driver;
wire Xin_Reg_a12_a_a8_a_CLRN_driver;
wire Xin_Reg_a13_a_a8_a_CLK_driver;
wire Xin_Reg_a13_a_a8_a_ASDATA_driver;
wire Xin_Reg_a13_a_a8_a_CLRN_driver;
wire Xin_Reg_a14_a_a8_a_afeeder_DATAD_driver;
wire Xin_Reg_a14_a_a8_a_CLK_driver;
wire Xin_Reg_a14_a_a8_a_D_driver;
wire Xin_Reg_a14_a_a8_a_CLRN_driver;
wire Xin_Reg_a15_a_a8_a_CLK_driver;
wire Xin_Reg_a15_a_a8_a_ASDATA_driver;
wire Xin_Reg_a15_a_a8_a_ENA_driver;
wire Add_Reg_a0_a_a8_a_a146_DATAA_driver;
wire Add_Reg_a0_a_a8_a_a146_DATAB_driver;
wire Add_Reg_a0_a_a8_a_a146_CIN_driver;
wire Add_Reg_a0_a_a8_a_CLK_driver;
wire Add_Reg_a0_a_a8_a_D_driver;
wire Add_Reg_a0_a_a8_a_CLRN_driver;
wire Xin_Reg_a14_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a14_a_a9_a_CLK_driver;
wire Xin_Reg_a14_a_a9_a_D_driver;
wire Xin_Reg_a14_a_a9_a_CLRN_driver;
wire Xin_Reg_a15_a_a9_a_afeeder_DATAD_driver;
wire Xin_Reg_a15_a_a9_a_CLK_driver;
wire Xin_Reg_a15_a_a9_a_D_driver;
wire Xin_Reg_a15_a_a9_a_ENA_driver;
wire Add_Reg_a0_a_a9_a_a148_DATAA_driver;
wire Add_Reg_a0_a_a9_a_a148_DATAB_driver;
wire Add_Reg_a0_a_a9_a_a148_CIN_driver;
wire Add_Reg_a0_a_a9_a_CLK_driver;
wire Add_Reg_a0_a_a9_a_D_driver;
wire Add_Reg_a0_a_a9_a_CLRN_driver;
wire Xin_Reg_a14_a_a10_a_CLK_driver;
wire Xin_Reg_a14_a_a10_a_ASDATA_driver;
wire Xin_Reg_a14_a_a10_a_CLRN_driver;
wire Xin_Reg_a15_a_a10_a_CLK_driver;
wire Xin_Reg_a15_a_a10_a_ASDATA_driver;
wire Xin_Reg_a15_a_a10_a_ENA_driver;
wire Add_Reg_a0_a_a10_a_a150_DATAA_driver;
wire Add_Reg_a0_a_a10_a_a150_DATAB_driver;
wire Add_Reg_a0_a_a10_a_a150_CIN_driver;
wire Add_Reg_a0_a_a10_a_CLK_driver;
wire Add_Reg_a0_a_a10_a_D_driver;
wire Add_Reg_a0_a_a10_a_CLRN_driver;
wire Add_Reg_a0_a_a11_a_a152_DATAA_driver;
wire Add_Reg_a0_a_a11_a_a152_DATAB_driver;
wire Add_Reg_a0_a_a11_a_a152_CIN_driver;
wire Add_Reg_a0_a_a11_a_CLK_driver;
wire Add_Reg_a0_a_a11_a_D_driver;
wire Add_Reg_a0_a_a11_a_CLRN_driver;
wire Add_Reg_a0_a_a12_a_a154_DATAA_driver;
wire Add_Reg_a0_a_a12_a_a154_DATAD_driver;
wire Add_Reg_a0_a_a12_a_a154_CIN_driver;
wire Add_Reg_a0_a_a12_a_CLK_driver;
wire Add_Reg_a0_a_a12_a_D_driver;
wire Add_Reg_a0_a_a12_a_CLRN_driver;
wire Add_Reg_a0_a_a0_a_CLK_driver;
wire Add_Reg_a0_a_a0_a_D_driver;
wire Add_Reg_a0_a_a0_a_CLRN_driver;
wire Add_Reg_a1_a_a0_a_a104_DATAA_driver;
wire Add_Reg_a1_a_a0_a_a104_DATAB_driver;
wire Add_Reg_a1_a_a1_a_a106_DATAA_driver;
wire Add_Reg_a1_a_a1_a_a106_DATAB_driver;
wire Add_Reg_a1_a_a1_a_a106_CIN_driver;
wire Add_Reg_a1_a_a1_a_CLK_driver;
wire Add_Reg_a1_a_a1_a_D_driver;
wire Add_Reg_a1_a_a1_a_CLRN_driver;
wire Add_Reg_a1_a_a2_a_a108_DATAA_driver;
wire Add_Reg_a1_a_a2_a_a108_DATAB_driver;
wire Add_Reg_a1_a_a2_a_a108_CIN_driver;
wire Add_Reg_a1_a_a2_a_CLK_driver;
wire Add_Reg_a1_a_a2_a_D_driver;
wire Add_Reg_a1_a_a2_a_CLRN_driver;
wire Xin_Reg_a12_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a12_a_a3_a_CLK_driver;
wire Xin_Reg_a12_a_a3_a_D_driver;
wire Xin_Reg_a12_a_a3_a_CLRN_driver;
wire Xin_Reg_a13_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a13_a_a3_a_CLK_driver;
wire Xin_Reg_a13_a_a3_a_D_driver;
wire Xin_Reg_a13_a_a3_a_CLRN_driver;
wire Xin_Reg_a14_a_a3_a_afeeder_DATAD_driver;
wire Xin_Reg_a14_a_a3_a_CLK_driver;
wire Xin_Reg_a14_a_a3_a_D_driver;
wire Xin_Reg_a14_a_a3_a_CLRN_driver;
wire Add_Reg_a1_a_a3_a_a110_DATAA_driver;
wire Add_Reg_a1_a_a3_a_a110_DATAB_driver;
wire Add_Reg_a1_a_a3_a_a110_CIN_driver;
wire Add_Reg_a1_a_a3_a_CLK_driver;
wire Add_Reg_a1_a_a3_a_D_driver;
wire Add_Reg_a1_a_a3_a_CLRN_driver;
wire Add_Reg_a1_a_a4_a_a112_DATAA_driver;
wire Add_Reg_a1_a_a4_a_a112_DATAB_driver;
wire Add_Reg_a1_a_a4_a_a112_CIN_driver;
wire Add_Reg_a1_a_a4_a_CLK_driver;
wire Add_Reg_a1_a_a4_a_D_driver;
wire Add_Reg_a1_a_a4_a_CLRN_driver;
wire Add_Reg_a1_a_a5_a_a114_DATAA_driver;
wire Add_Reg_a1_a_a5_a_a114_DATAB_driver;
wire Add_Reg_a1_a_a5_a_a114_CIN_driver;
wire Add_Reg_a1_a_a5_a_CLK_driver;
wire Add_Reg_a1_a_a5_a_D_driver;
wire Add_Reg_a1_a_a5_a_CLRN_driver;
wire Xin_Reg_a14_a_a6_a_afeeder_DATAD_driver;
wire Xin_Reg_a14_a_a6_a_CLK_driver;
wire Xin_Reg_a14_a_a6_a_D_driver;
wire Xin_Reg_a14_a_a6_a_CLRN_driver;
wire Add_Reg_a1_a_a6_a_a116_DATAA_driver;
wire Add_Reg_a1_a_a6_a_a116_DATAB_driver;
wire Add_Reg_a1_a_a6_a_a116_CIN_driver;
wire Add_Reg_a1_a_a6_a_CLK_driver;
wire Add_Reg_a1_a_a6_a_D_driver;
wire Add_Reg_a1_a_a6_a_CLRN_driver;
wire Add_Reg_a1_a_a7_a_a118_DATAA_driver;
wire Add_Reg_a1_a_a7_a_a118_DATAB_driver;
wire Add_Reg_a1_a_a7_a_a118_CIN_driver;
wire Add_Reg_a1_a_a7_a_CLK_driver;
wire Add_Reg_a1_a_a7_a_D_driver;
wire Add_Reg_a1_a_a7_a_CLRN_driver;
wire Add_Reg_a1_a_a8_a_a120_DATAA_driver;
wire Add_Reg_a1_a_a8_a_a120_DATAB_driver;
wire Add_Reg_a1_a_a8_a_a120_CIN_driver;
wire Add_Reg_a1_a_a8_a_CLK_driver;
wire Add_Reg_a1_a_a8_a_D_driver;
wire Add_Reg_a1_a_a8_a_CLRN_driver;
wire Add_Reg_a1_a_a9_a_a122_DATAA_driver;
wire Add_Reg_a1_a_a9_a_a122_DATAB_driver;
wire Add_Reg_a1_a_a9_a_a122_CIN_driver;
wire Add_Reg_a1_a_a9_a_CLK_driver;
wire Add_Reg_a1_a_a9_a_D_driver;
wire Add_Reg_a1_a_a9_a_CLRN_driver;
wire Add_Reg_a1_a_a10_a_a124_DATAA_driver;
wire Add_Reg_a1_a_a10_a_a124_DATAB_driver;
wire Add_Reg_a1_a_a10_a_a124_CIN_driver;
wire Add_Reg_a1_a_a10_a_CLK_driver;
wire Add_Reg_a1_a_a10_a_D_driver;
wire Add_Reg_a1_a_a10_a_CLRN_driver;
wire Add_Reg_a1_a_a11_a_a126_DATAA_driver;
wire Add_Reg_a1_a_a11_a_a126_DATAB_driver;
wire Add_Reg_a1_a_a11_a_a126_CIN_driver;
wire Add_Reg_a1_a_a11_a_CLK_driver;
wire Add_Reg_a1_a_a11_a_D_driver;
wire Add_Reg_a1_a_a11_a_CLRN_driver;
wire Xin_Reg_a12_a_a11_a_afeeder_DATAD_driver;
wire Xin_Reg_a12_a_a11_a_CLK_driver;
wire Xin_Reg_a12_a_a11_a_D_driver;
wire Xin_Reg_a12_a_a11_a_CLRN_driver;
wire Xin_Reg_a13_a_a11_a_CLK_driver;
wire Xin_Reg_a13_a_a11_a_ASDATA_driver;
wire Xin_Reg_a13_a_a11_a_CLRN_driver;
wire Xin_Reg_a14_a_a11_a_CLK_driver;
wire Xin_Reg_a14_a_a11_a_ASDATA_driver;
wire Xin_Reg_a14_a_a11_a_CLRN_driver;
wire Add_Reg_a1_a_a12_a_a128_DATAB_driver;
wire Add_Reg_a1_a_a12_a_a128_DATAD_driver;
wire Add_Reg_a1_a_a12_a_a128_CIN_driver;
wire Add_Reg_a1_a_a12_a_CLK_driver;
wire Add_Reg_a1_a_a12_a_D_driver;
wire Add_Reg_a1_a_a12_a_CLRN_driver;
wire Add_Reg_a1_a_a0_a_CLK_driver;
wire Add_Reg_a1_a_a0_a_D_driver;
wire Add_Reg_a1_a_a0_a_CLRN_driver;
wire Add8_a2_DATAA_driver;
wire Add8_a2_DATAB_driver;
wire Add8_a2_CIN_driver;
wire Add8_a4_DATAA_driver;
wire Add8_a4_DATAB_driver;
wire Add8_a4_CIN_driver;
wire Add9_a2_DATAA_driver;
wire Add9_a2_DATAB_driver;
wire Add9_a2_CIN_driver;
wire Add9_a4_DATAA_driver;
wire Add9_a4_DATAB_driver;
wire Add9_a4_CIN_driver;
wire Add10_a4_DATAA_driver;
wire Add10_a4_DATAB_driver;
wire Add10_a4_CIN_driver;
wire sum_a2_a_a33_DATAA_driver;
wire sum_a2_a_a33_DATAB_driver;
wire sum_a2_a_a33_CIN_driver;
wire sum_a2_a_CLK_driver;
wire sum_a2_a_D_driver;
wire sum_a2_a_CLRN_driver;
wire yout_a2_a_CLK_driver;
wire yout_a2_a_ASDATA_driver;
wire yout_a2_a_CLRN_driver;
wire Xin_Reg_a12_a_a1_a_CLK_driver;
wire Xin_Reg_a12_a_a1_a_ASDATA_driver;
wire Xin_Reg_a12_a_a1_a_CLRN_driver;
wire Add_Reg_a3_a_a0_a_a182_DATAA_driver;
wire Add_Reg_a3_a_a0_a_a182_DATAB_driver;
wire Add_Reg_a3_a_a1_a_a184_DATAA_driver;
wire Add_Reg_a3_a_a1_a_a184_DATAB_driver;
wire Add_Reg_a3_a_a1_a_a184_CIN_driver;
wire Add_Reg_a3_a_a1_a_CLK_driver;
wire Add_Reg_a3_a_a1_a_D_driver;
wire Add_Reg_a3_a_a1_a_CLRN_driver;
wire Add_Reg_a3_a_a2_a_a186_DATAA_driver;
wire Add_Reg_a3_a_a2_a_a186_DATAB_driver;
wire Add_Reg_a3_a_a2_a_a186_CIN_driver;
wire Add_Reg_a3_a_a2_a_CLK_driver;
wire Add_Reg_a3_a_a2_a_D_driver;
wire Add_Reg_a3_a_a2_a_CLRN_driver;
wire Add_Reg_a3_a_a3_a_a188_DATAA_driver;
wire Add_Reg_a3_a_a3_a_a188_DATAB_driver;
wire Add_Reg_a3_a_a3_a_a188_CIN_driver;
wire Add_Reg_a3_a_a3_a_CLK_driver;
wire Add_Reg_a3_a_a3_a_D_driver;
wire Add_Reg_a3_a_a3_a_CLRN_driver;
wire Xin_Reg_a8_a_a4_a_afeeder_DATAD_driver;
wire Xin_Reg_a8_a_a4_a_CLK_driver;
wire Xin_Reg_a8_a_a4_a_D_driver;
wire Xin_Reg_a8_a_a4_a_CLRN_driver;
wire Xin_Reg_a9_a_a4_a_afeeder_DATAD_driver;
wire Xin_Reg_a9_a_a4_a_CLK_driver;
wire Xin_Reg_a9_a_a4_a_D_driver;
wire Xin_Reg_a9_a_a4_a_CLRN_driver;
wire Xin_Reg_a10_a_a4_a_CLK_driver;
wire Xin_Reg_a10_a_a4_a_ASDATA_driver;
wire Xin_Reg_a10_a_a4_a_CLRN_driver;
wire Xin_Reg_a11_a_a4_a_afeeder_DATAD_driver;
wire Xin_Reg_a11_a_a4_a_CLK_driver;
wire Xin_Reg_a11_a_a4_a_D_driver;
wire Xin_Reg_a11_a_a4_a_CLRN_driver;
wire Xin_Reg_a12_a_a4_a_CLK_driver;
wire Xin_Reg_a12_a_a4_a_ASDATA_driver;
wire Xin_Reg_a12_a_a4_a_CLRN_driver;
wire Add_Reg_a3_a_a4_a_a190_DATAA_driver;
wire Add_Reg_a3_a_a4_a_a190_DATAB_driver;
wire Add_Reg_a3_a_a4_a_a190_CIN_driver;
wire Add_Reg_a3_a_a4_a_CLK_driver;
wire Add_Reg_a3_a_a4_a_D_driver;
wire Add_Reg_a3_a_a4_a_CLRN_driver;
wire Add_Reg_a3_a_a5_a_a192_DATAA_driver;
wire Add_Reg_a3_a_a5_a_a192_DATAB_driver;
wire Add_Reg_a3_a_a5_a_a192_CIN_driver;
wire Add_Reg_a3_a_a5_a_CLK_driver;
wire Add_Reg_a3_a_a5_a_D_driver;
wire Add_Reg_a3_a_a5_a_CLRN_driver;
wire Add_Reg_a3_a_a6_a_a194_DATAA_driver;
wire Add_Reg_a3_a_a6_a_a194_DATAB_driver;
wire Add_Reg_a3_a_a6_a_a194_CIN_driver;
wire Add_Reg_a3_a_a6_a_CLK_driver;
wire Add_Reg_a3_a_a6_a_D_driver;
wire Add_Reg_a3_a_a6_a_CLRN_driver;
wire Add_Reg_a3_a_a7_a_a196_DATAA_driver;
wire Add_Reg_a3_a_a7_a_a196_DATAB_driver;
wire Add_Reg_a3_a_a7_a_a196_CIN_driver;
wire Add_Reg_a3_a_a7_a_CLK_driver;
wire Add_Reg_a3_a_a7_a_D_driver;
wire Add_Reg_a3_a_a7_a_CLRN_driver;
wire Add_Reg_a3_a_a8_a_a198_DATAA_driver;
wire Add_Reg_a3_a_a8_a_a198_DATAB_driver;
wire Add_Reg_a3_a_a8_a_a198_CIN_driver;
wire Add_Reg_a3_a_a8_a_CLK_driver;
wire Add_Reg_a3_a_a8_a_D_driver;
wire Add_Reg_a3_a_a8_a_CLRN_driver;
wire Add_Reg_a3_a_a9_a_a200_DATAA_driver;
wire Add_Reg_a3_a_a9_a_a200_DATAB_driver;
wire Add_Reg_a3_a_a9_a_a200_CIN_driver;
wire Add_Reg_a3_a_a9_a_CLK_driver;
wire Add_Reg_a3_a_a9_a_D_driver;
wire Add_Reg_a3_a_a9_a_CLRN_driver;
wire Add_Reg_a3_a_a10_a_a202_DATAA_driver;
wire Add_Reg_a3_a_a10_a_a202_DATAB_driver;
wire Add_Reg_a3_a_a10_a_a202_CIN_driver;
wire Add_Reg_a3_a_a10_a_CLK_driver;
wire Add_Reg_a3_a_a10_a_D_driver;
wire Add_Reg_a3_a_a10_a_CLRN_driver;
wire Add_Reg_a3_a_a11_a_a204_DATAA_driver;
wire Add_Reg_a3_a_a11_a_a204_DATAB_driver;
wire Add_Reg_a3_a_a11_a_a204_CIN_driver;
wire Add_Reg_a3_a_a11_a_CLK_driver;
wire Add_Reg_a3_a_a11_a_D_driver;
wire Add_Reg_a3_a_a11_a_CLRN_driver;
wire Add_Reg_a3_a_a12_a_a206_DATAA_driver;
wire Add_Reg_a3_a_a12_a_a206_DATAB_driver;
wire Add_Reg_a3_a_a12_a_a206_CIN_driver;
wire Add_Reg_a3_a_a12_a_CLK_driver;
wire Add_Reg_a3_a_a12_a_D_driver;
wire Add_Reg_a3_a_a12_a_CLRN_driver;
wire Add_Reg_a3_a_a0_a_CLK_driver;
wire Add_Reg_a3_a_a0_a_D_driver;
wire Add_Reg_a3_a_a0_a_CLRN_driver;
wire Add10_a6_DATAA_driver;
wire Add10_a6_DATAB_driver;
wire Add10_a6_CIN_driver;
wire sum_a3_a_a35_DATAA_driver;
wire sum_a3_a_a35_DATAB_driver;
wire sum_a3_a_a35_CIN_driver;
wire sum_a3_a_CLK_driver;
wire sum_a3_a_D_driver;
wire sum_a3_a_CLRN_driver;
wire yout_a3_a_CLK_driver;
wire yout_a3_a_ASDATA_driver;
wire yout_a3_a_CLRN_driver;
wire Add_Reg_a6_a_a0_a_a234_DATAA_driver;
wire Add_Reg_a6_a_a0_a_a234_DATAB_driver;
wire Add_Reg_a6_a_a1_a_a236_DATAA_driver;
wire Add_Reg_a6_a_a1_a_a236_DATAB_driver;
wire Add_Reg_a6_a_a1_a_a236_CIN_driver;
wire Add_Reg_a6_a_a1_a_CLK_driver;
wire Add_Reg_a6_a_a1_a_D_driver;
wire Add_Reg_a6_a_a1_a_CLRN_driver;
wire Add_Reg_a6_a_a2_a_a238_DATAA_driver;
wire Add_Reg_a6_a_a2_a_a238_DATAB_driver;
wire Add_Reg_a6_a_a2_a_a238_CIN_driver;
wire Add_Reg_a6_a_a2_a_CLK_driver;
wire Add_Reg_a6_a_a2_a_D_driver;
wire Add_Reg_a6_a_a2_a_CLRN_driver;
wire Add_Reg_a6_a_a3_a_a240_DATAA_driver;
wire Add_Reg_a6_a_a3_a_a240_DATAB_driver;
wire Add_Reg_a6_a_a3_a_a240_CIN_driver;
wire Add_Reg_a6_a_a3_a_CLK_driver;
wire Add_Reg_a6_a_a3_a_D_driver;
wire Add_Reg_a6_a_a3_a_CLRN_driver;
wire Add_Reg_a6_a_a4_a_a242_DATAA_driver;
wire Add_Reg_a6_a_a4_a_a242_DATAB_driver;
wire Add_Reg_a6_a_a4_a_a242_CIN_driver;
wire Add_Reg_a6_a_a4_a_CLK_driver;
wire Add_Reg_a6_a_a4_a_D_driver;
wire Add_Reg_a6_a_a4_a_CLRN_driver;
wire Add_Reg_a6_a_a5_a_a244_DATAA_driver;
wire Add_Reg_a6_a_a5_a_a244_DATAB_driver;
wire Add_Reg_a6_a_a5_a_a244_CIN_driver;
wire Add_Reg_a6_a_a5_a_CLK_driver;
wire Add_Reg_a6_a_a5_a_D_driver;
wire Add_Reg_a6_a_a5_a_CLRN_driver;
wire Add_Reg_a6_a_a6_a_a246_DATAA_driver;
wire Add_Reg_a6_a_a6_a_a246_DATAB_driver;
wire Add_Reg_a6_a_a6_a_a246_CIN_driver;
wire Add_Reg_a6_a_a6_a_CLK_driver;
wire Add_Reg_a6_a_a6_a_D_driver;
wire Add_Reg_a6_a_a6_a_CLRN_driver;
wire Add_Reg_a6_a_a7_a_a248_DATAA_driver;
wire Add_Reg_a6_a_a7_a_a248_DATAB_driver;
wire Add_Reg_a6_a_a7_a_a248_CIN_driver;
wire Add_Reg_a6_a_a7_a_CLK_driver;
wire Add_Reg_a6_a_a7_a_D_driver;
wire Add_Reg_a6_a_a7_a_CLRN_driver;
wire Add_Reg_a6_a_a8_a_a250_DATAA_driver;
wire Add_Reg_a6_a_a8_a_a250_DATAB_driver;
wire Add_Reg_a6_a_a8_a_a250_CIN_driver;
wire Add_Reg_a6_a_a8_a_CLK_driver;
wire Add_Reg_a6_a_a8_a_D_driver;
wire Add_Reg_a6_a_a8_a_CLRN_driver;
wire Add_Reg_a6_a_a9_a_a252_DATAA_driver;
wire Add_Reg_a6_a_a9_a_a252_DATAB_driver;
wire Add_Reg_a6_a_a9_a_a252_CIN_driver;
wire Add_Reg_a6_a_a9_a_CLK_driver;
wire Add_Reg_a6_a_a9_a_D_driver;
wire Add_Reg_a6_a_a9_a_CLRN_driver;
wire Add_Reg_a6_a_a10_a_a254_DATAA_driver;
wire Add_Reg_a6_a_a10_a_a254_DATAB_driver;
wire Add_Reg_a6_a_a10_a_a254_CIN_driver;
wire Add_Reg_a6_a_a10_a_CLK_driver;
wire Add_Reg_a6_a_a10_a_D_driver;
wire Add_Reg_a6_a_a10_a_CLRN_driver;
wire Add_Reg_a6_a_a11_a_a256_DATAA_driver;
wire Add_Reg_a6_a_a11_a_a256_DATAB_driver;
wire Add_Reg_a6_a_a11_a_a256_CIN_driver;
wire Add_Reg_a6_a_a11_a_CLK_driver;
wire Add_Reg_a6_a_a11_a_D_driver;
wire Add_Reg_a6_a_a11_a_CLRN_driver;
wire Add_Reg_a6_a_a12_a_a258_DATAA_driver;
wire Add_Reg_a6_a_a12_a_a258_DATAD_driver;
wire Add_Reg_a6_a_a12_a_a258_CIN_driver;
wire Add_Reg_a6_a_a12_a_CLK_driver;
wire Add_Reg_a6_a_a12_a_D_driver;
wire Add_Reg_a6_a_a12_a_CLRN_driver;
wire Add_Reg_a6_a_a0_a_CLK_driver;
wire Add_Reg_a6_a_a0_a_D_driver;
wire Add_Reg_a6_a_a0_a_CLRN_driver;
wire Add13_a4_DATAA_driver;
wire Add13_a4_DATAB_driver;
wire Add13_a4_CIN_driver;
wire Add13_a6_DATAA_driver;
wire Add13_a6_DATAB_driver;
wire Add13_a6_CIN_driver;
wire Add13_a8_DATAA_driver;
wire Add13_a8_DATAB_driver;
wire Add13_a8_CIN_driver;
wire Add12_a8_DATAA_driver;
wire Add12_a8_DATAB_driver;
wire Add12_a8_CIN_driver;
wire sum_a4_a_a37_DATAA_driver;
wire sum_a4_a_a37_DATAB_driver;
wire sum_a4_a_a37_CIN_driver;
wire sum_a4_a_CLK_driver;
wire sum_a4_a_D_driver;
wire sum_a4_a_CLRN_driver;
wire yout_a4_a_CLK_driver;
wire yout_a4_a_ASDATA_driver;
wire yout_a4_a_CLRN_driver;
wire Add13_a10_DATAA_driver;
wire Add13_a10_DATAB_driver;
wire Add13_a10_CIN_driver;
wire Add12_a10_DATAA_driver;
wire Add12_a10_DATAB_driver;
wire Add12_a10_CIN_driver;
wire sum_a5_a_a39_DATAA_driver;
wire sum_a5_a_a39_DATAB_driver;
wire sum_a5_a_a39_CIN_driver;
wire sum_a5_a_CLK_driver;
wire sum_a5_a_D_driver;
wire sum_a5_a_CLRN_driver;
wire yout_a5_a_CLK_driver;
wire yout_a5_a_ASDATA_driver;
wire yout_a5_a_CLRN_driver;
wire Add13_a12_DATAA_driver;
wire Add13_a12_DATAB_driver;
wire Add13_a12_CIN_driver;
wire Add12_a12_DATAA_driver;
wire Add12_a12_DATAB_driver;
wire Add12_a12_CIN_driver;
wire sum_a6_a_a41_DATAA_driver;
wire sum_a6_a_a41_DATAB_driver;
wire sum_a6_a_a41_CIN_driver;
wire sum_a6_a_CLK_driver;
wire sum_a6_a_D_driver;
wire sum_a6_a_CLRN_driver;
wire yout_a6_a_afeeder_DATAD_driver;
wire yout_a6_a_CLK_driver;
wire yout_a6_a_D_driver;
wire yout_a6_a_CLRN_driver;
wire Add8_a8_DATAA_driver;
wire Add8_a8_DATAB_driver;
wire Add8_a8_CIN_driver;
wire Add8_a10_DATAA_driver;
wire Add8_a10_DATAB_driver;
wire Add8_a10_CIN_driver;
wire Add8_a12_DATAA_driver;
wire Add8_a12_DATAB_driver;
wire Add8_a12_CIN_driver;
wire Add9_a8_DATAA_driver;
wire Add9_a8_DATAB_driver;
wire Add9_a8_CIN_driver;
wire Add9_a12_DATAA_driver;
wire Add9_a12_DATAB_driver;
wire Add9_a12_CIN_driver;
wire Add10_a14_DATAA_driver;
wire Add10_a14_DATAB_driver;
wire Add10_a14_CIN_driver;
wire sum_a7_a_a43_DATAA_driver;
wire sum_a7_a_a43_DATAB_driver;
wire sum_a7_a_a43_CIN_driver;
wire sum_a7_a_CLK_driver;
wire sum_a7_a_D_driver;
wire sum_a7_a_CLRN_driver;
wire yout_a7_a_afeeder_DATAD_driver;
wire yout_a7_a_CLK_driver;
wire yout_a7_a_D_driver;
wire yout_a7_a_CLRN_driver;
wire Add13_a14_DATAA_driver;
wire Add13_a14_DATAB_driver;
wire Add13_a14_CIN_driver;
wire Add13_a16_DATAA_driver;
wire Add13_a16_DATAB_driver;
wire Add13_a16_CIN_driver;
wire Add12_a16_DATAA_driver;
wire Add12_a16_DATAB_driver;
wire Add12_a16_CIN_driver;
wire sum_a8_a_a45_DATAA_driver;
wire sum_a8_a_a45_DATAB_driver;
wire sum_a8_a_a45_CIN_driver;
wire sum_a8_a_CLK_driver;
wire sum_a8_a_D_driver;
wire sum_a8_a_CLRN_driver;
wire yout_a8_a_CLK_driver;
wire yout_a8_a_ASDATA_driver;
wire yout_a8_a_CLRN_driver;
wire Add8_a16_DATAA_driver;
wire Add8_a16_DATAB_driver;
wire Add8_a16_CIN_driver;
wire Add9_a16_DATAA_driver;
wire Add9_a16_DATAB_driver;
wire Add9_a16_CIN_driver;
wire Add9_a18_DATAA_driver;
wire Add9_a18_DATAB_driver;
wire Add9_a18_CIN_driver;
wire Add10_a18_DATAA_driver;
wire Add10_a18_DATAB_driver;
wire Add10_a18_CIN_driver;
wire sum_a9_a_a47_DATAA_driver;
wire sum_a9_a_a47_DATAB_driver;
wire sum_a9_a_a47_CIN_driver;
wire sum_a9_a_CLK_driver;
wire sum_a9_a_D_driver;
wire sum_a9_a_CLRN_driver;
wire yout_a9_a_afeeder_DATAD_driver;
wire yout_a9_a_CLK_driver;
wire yout_a9_a_D_driver;
wire yout_a9_a_CLRN_driver;
wire Add13_a18_DATAA_driver;
wire Add13_a18_DATAB_driver;
wire Add13_a18_CIN_driver;
wire Add13_a20_DATAA_driver;
wire Add13_a20_DATAB_driver;
wire Add13_a20_CIN_driver;
wire Add12_a20_DATAA_driver;
wire Add12_a20_DATAB_driver;
wire Add12_a20_CIN_driver;
wire sum_a10_a_a49_DATAA_driver;
wire sum_a10_a_a49_DATAB_driver;
wire sum_a10_a_a49_CIN_driver;
wire sum_a10_a_CLK_driver;
wire sum_a10_a_D_driver;
wire sum_a10_a_CLRN_driver;
wire yout_a10_a_afeeder_DATAD_driver;
wire yout_a10_a_CLK_driver;
wire yout_a10_a_D_driver;
wire yout_a10_a_CLRN_driver;
wire Add13_a22_DATAA_driver;
wire Add13_a22_DATAB_driver;
wire Add13_a22_CIN_driver;
wire Add12_a22_DATAA_driver;
wire Add12_a22_DATAB_driver;
wire Add12_a22_CIN_driver;
wire sum_a11_a_a51_DATAA_driver;
wire sum_a11_a_a51_DATAB_driver;
wire sum_a11_a_a51_CIN_driver;
wire sum_a11_a_CLK_driver;
wire sum_a11_a_D_driver;
wire sum_a11_a_CLRN_driver;
wire yout_a11_a_CLK_driver;
wire yout_a11_a_ASDATA_driver;
wire yout_a11_a_CLRN_driver;
wire Add_Reg_a5_a_a0_a_a260_DATAA_driver;
wire Add_Reg_a5_a_a0_a_a260_DATAB_driver;
wire Add_Reg_a5_a_a1_a_a262_DATAA_driver;
wire Add_Reg_a5_a_a1_a_a262_DATAB_driver;
wire Add_Reg_a5_a_a1_a_a262_CIN_driver;
wire Add_Reg_a5_a_a1_a_CLK_driver;
wire Add_Reg_a5_a_a1_a_D_driver;
wire Add_Reg_a5_a_a1_a_CLRN_driver;
wire Add_Reg_a5_a_a2_a_a264_DATAA_driver;
wire Add_Reg_a5_a_a2_a_a264_DATAB_driver;
wire Add_Reg_a5_a_a2_a_a264_CIN_driver;
wire Add_Reg_a5_a_a2_a_CLK_driver;
wire Add_Reg_a5_a_a2_a_D_driver;
wire Add_Reg_a5_a_a2_a_CLRN_driver;
wire Add_Reg_a5_a_a3_a_a266_DATAA_driver;
wire Add_Reg_a5_a_a3_a_a266_DATAB_driver;
wire Add_Reg_a5_a_a3_a_a266_CIN_driver;
wire Add_Reg_a5_a_a3_a_CLK_driver;
wire Add_Reg_a5_a_a3_a_D_driver;
wire Add_Reg_a5_a_a3_a_CLRN_driver;
wire Add_Reg_a5_a_a4_a_a268_DATAA_driver;
wire Add_Reg_a5_a_a4_a_a268_DATAB_driver;
wire Add_Reg_a5_a_a4_a_a268_CIN_driver;
wire Add_Reg_a5_a_a4_a_CLK_driver;
wire Add_Reg_a5_a_a4_a_D_driver;
wire Add_Reg_a5_a_a4_a_CLRN_driver;
wire Add_Reg_a5_a_a5_a_a270_DATAA_driver;
wire Add_Reg_a5_a_a5_a_a270_DATAB_driver;
wire Add_Reg_a5_a_a5_a_a270_CIN_driver;
wire Add_Reg_a5_a_a5_a_CLK_driver;
wire Add_Reg_a5_a_a5_a_D_driver;
wire Add_Reg_a5_a_a5_a_CLRN_driver;
wire Add_Reg_a5_a_a6_a_a272_DATAA_driver;
wire Add_Reg_a5_a_a6_a_a272_DATAB_driver;
wire Add_Reg_a5_a_a6_a_a272_CIN_driver;
wire Add_Reg_a5_a_a6_a_CLK_driver;
wire Add_Reg_a5_a_a6_a_D_driver;
wire Add_Reg_a5_a_a6_a_CLRN_driver;
wire Add_Reg_a5_a_a7_a_a274_DATAA_driver;
wire Add_Reg_a5_a_a7_a_a274_DATAB_driver;
wire Add_Reg_a5_a_a7_a_a274_CIN_driver;
wire Add_Reg_a5_a_a7_a_CLK_driver;
wire Add_Reg_a5_a_a7_a_D_driver;
wire Add_Reg_a5_a_a7_a_CLRN_driver;
wire Add_Reg_a5_a_a8_a_a276_DATAA_driver;
wire Add_Reg_a5_a_a8_a_a276_DATAB_driver;
wire Add_Reg_a5_a_a8_a_a276_CIN_driver;
wire Add_Reg_a5_a_a8_a_CLK_driver;
wire Add_Reg_a5_a_a8_a_D_driver;
wire Add_Reg_a5_a_a8_a_CLRN_driver;
wire Add_Reg_a5_a_a9_a_a278_DATAA_driver;
wire Add_Reg_a5_a_a9_a_a278_DATAB_driver;
wire Add_Reg_a5_a_a9_a_a278_CIN_driver;
wire Add_Reg_a5_a_a9_a_CLK_driver;
wire Add_Reg_a5_a_a9_a_D_driver;
wire Add_Reg_a5_a_a9_a_CLRN_driver;
wire Add_Reg_a5_a_a10_a_a280_DATAA_driver;
wire Add_Reg_a5_a_a10_a_a280_DATAB_driver;
wire Add_Reg_a5_a_a10_a_a280_CIN_driver;
wire Add_Reg_a5_a_a10_a_CLK_driver;
wire Add_Reg_a5_a_a10_a_D_driver;
wire Add_Reg_a5_a_a10_a_CLRN_driver;
wire Add_Reg_a5_a_a11_a_a282_DATAA_driver;
wire Add_Reg_a5_a_a11_a_a282_DATAB_driver;
wire Add_Reg_a5_a_a11_a_a282_CIN_driver;
wire Add_Reg_a5_a_a11_a_CLK_driver;
wire Add_Reg_a5_a_a11_a_D_driver;
wire Add_Reg_a5_a_a11_a_CLRN_driver;
wire Add_Reg_a5_a_a12_a_a284_DATAB_driver;
wire Add_Reg_a5_a_a12_a_a284_DATAD_driver;
wire Add_Reg_a5_a_a12_a_a284_CIN_driver;
wire Add_Reg_a5_a_a12_a_CLK_driver;
wire Add_Reg_a5_a_a12_a_D_driver;
wire Add_Reg_a5_a_a12_a_CLRN_driver;
wire Add_Reg_a5_a_a0_a_CLK_driver;
wire Add_Reg_a5_a_a0_a_D_driver;
wire Add_Reg_a5_a_a0_a_CLRN_driver;
wire Add11_a24_DATAA_driver;
wire Add11_a24_DATAB_driver;
wire Add11_a24_CIN_driver;
wire Add12_a24_DATAA_driver;
wire Add12_a24_DATAB_driver;
wire Add12_a24_CIN_driver;
wire sum_a12_a_a53_DATAA_driver;
wire sum_a12_a_a53_DATAB_driver;
wire sum_a12_a_a53_CIN_driver;
wire sum_a12_a_CLK_driver;
wire sum_a12_a_D_driver;
wire sum_a12_a_CLRN_driver;
wire yout_a12_a_afeeder_DATAD_driver;
wire yout_a12_a_CLK_driver;
wire yout_a12_a_D_driver;
wire yout_a12_a_CLRN_driver;
wire Add13_a26_DATAA_driver;
wire Add13_a26_DATAB_driver;
wire Add13_a26_CIN_driver;
wire Add12_a26_DATAA_driver;
wire Add12_a26_DATAB_driver;
wire Add12_a26_CIN_driver;
wire sum_a13_a_a55_DATAA_driver;
wire sum_a13_a_a55_DATAB_driver;
wire sum_a13_a_a55_CIN_driver;
wire sum_a13_a_CLK_driver;
wire sum_a13_a_D_driver;
wire sum_a13_a_CLRN_driver;
wire yout_a13_a_CLK_driver;
wire yout_a13_a_ASDATA_driver;
wire yout_a13_a_CLRN_driver;
wire Add8_a20_DATAA_driver;
wire Add8_a20_DATAB_driver;
wire Add8_a20_CIN_driver;
wire Add9_a20_DATAA_driver;
wire Add9_a20_DATAB_driver;
wire Add9_a20_CIN_driver;
wire Add10_a28_DATAA_driver;
wire Add10_a28_DATAB_driver;
wire Add10_a28_CIN_driver;
wire sum_a14_a_a57_DATAA_driver;
wire sum_a14_a_a57_DATAB_driver;
wire sum_a14_a_a57_CIN_driver;
wire sum_a14_a_CLK_driver;
wire sum_a14_a_D_driver;
wire sum_a14_a_CLRN_driver;
wire yout_a14_a_CLK_driver;
wire yout_a14_a_ASDATA_driver;
wire yout_a14_a_CLRN_driver;
wire Add11_a28_DATAA_driver;
wire Add11_a28_DATAB_driver;
wire Add11_a28_CIN_driver;
wire Add11_a30_DATAA_driver;
wire Add11_a30_DATAB_driver;
wire Add11_a30_CIN_driver;
wire Add12_a30_DATAA_driver;
wire Add12_a30_DATAB_driver;
wire Add12_a30_CIN_driver;
wire sum_a15_a_a59_DATAA_driver;
wire sum_a15_a_a59_DATAB_driver;
wire sum_a15_a_a59_CIN_driver;
wire sum_a15_a_CLK_driver;
wire sum_a15_a_D_driver;
wire sum_a15_a_CLRN_driver;
wire yout_a15_a_afeeder_DATAD_driver;
wire yout_a15_a_CLK_driver;
wire yout_a15_a_D_driver;
wire yout_a15_a_CLRN_driver;
wire Add10_a32_DATAA_driver;
wire Add10_a32_DATAB_driver;
wire Add10_a32_CIN_driver;
wire sum_a16_a_a61_DATAA_driver;
wire sum_a16_a_a61_DATAB_driver;
wire sum_a16_a_a61_CIN_driver;
wire sum_a16_a_CLK_driver;
wire sum_a16_a_D_driver;
wire sum_a16_a_CLRN_driver;
wire yout_a16_a_afeeder_DATAD_driver;
wire yout_a16_a_CLK_driver;
wire yout_a16_a_D_driver;
wire yout_a16_a_CLRN_driver;
wire Add13_a34_DATAA_driver;
wire Add13_a34_DATAB_driver;
wire Add13_a34_CIN_driver;
wire Add11_a32_DATAA_driver;
wire Add11_a32_DATAB_driver;
wire Add11_a32_CIN_driver;
wire Add12_a34_DATAA_driver;
wire Add12_a34_DATAB_driver;
wire Add12_a34_CIN_driver;
wire sum_a17_a_a63_DATAA_driver;
wire sum_a17_a_a63_DATAB_driver;
wire sum_a17_a_a63_CIN_driver;
wire sum_a17_a_CLK_driver;
wire sum_a17_a_D_driver;
wire sum_a17_a_CLRN_driver;
wire yout_a17_a_afeeder_DATAD_driver;
wire yout_a17_a_CLK_driver;
wire yout_a17_a_D_driver;
wire yout_a17_a_CLRN_driver;
wire Add13_a36_DATAA_driver;
wire Add13_a36_DATAB_driver;
wire Add13_a36_CIN_driver;
wire Add12_a36_DATAA_driver;
wire Add12_a36_DATAB_driver;
wire Add12_a36_CIN_driver;
wire sum_a18_a_a65_DATAA_driver;
wire sum_a18_a_a65_DATAB_driver;
wire sum_a18_a_a65_CIN_driver;
wire sum_a18_a_CLK_driver;
wire sum_a18_a_D_driver;
wire sum_a18_a_CLRN_driver;
wire yout_a18_a_CLK_driver;
wire yout_a18_a_ASDATA_driver;
wire yout_a18_a_CLRN_driver;
wire Add11_a38_DATAA_driver;
wire Add11_a38_DATAB_driver;
wire Add11_a38_CIN_driver;
wire Add12_a38_DATAA_driver;
wire Add12_a38_DATAB_driver;
wire Add12_a38_CIN_driver;
wire sum_a19_a_a67_DATAA_driver;
wire sum_a19_a_a67_DATAB_driver;
wire sum_a19_a_a67_CIN_driver;
wire sum_a19_a_CLK_driver;
wire sum_a19_a_D_driver;
wire sum_a19_a_CLRN_driver;
wire yout_a19_a_CLK_driver;
wire yout_a19_a_ASDATA_driver;
wire yout_a19_a_CLRN_driver;
wire Add13_a40_DATAA_driver;
wire Add13_a40_DATAB_driver;
wire Add13_a40_CIN_driver;
wire Add12_a40_DATAA_driver;
wire Add12_a40_DATAB_driver;
wire Add12_a40_CIN_driver;
wire sum_a20_a_a69_DATAA_driver;
wire sum_a20_a_a69_DATAB_driver;
wire sum_a20_a_a69_CIN_driver;
wire sum_a20_a_CLK_driver;
wire sum_a20_a_D_driver;
wire sum_a20_a_CLRN_driver;
wire yout_a20_a_afeeder_DATAD_driver;
wire yout_a20_a_CLK_driver;
wire yout_a20_a_D_driver;
wire yout_a20_a_CLRN_driver;
wire Add11_a42_DATAA_driver;
wire Add11_a42_DATAB_driver;
wire Add11_a42_CIN_driver;
wire Add12_a42_DATAA_driver;
wire Add12_a42_DATAB_driver;
wire Add12_a42_CIN_driver;
wire sum_a21_a_a71_DATAA_driver;
wire sum_a21_a_a71_DATAB_driver;
wire sum_a21_a_a71_CIN_driver;
wire sum_a21_a_CLK_driver;
wire sum_a21_a_D_driver;
wire sum_a21_a_CLRN_driver;
wire yout_a21_a_CLK_driver;
wire yout_a21_a_ASDATA_driver;
wire yout_a21_a_CLRN_driver;
wire Add12_a44_DATAA_driver;
wire Add12_a44_DATAB_driver;
wire Add12_a44_CIN_driver;
wire sum_a22_a_a73_DATAA_driver;
wire sum_a22_a_a73_DATAB_driver;
wire sum_a22_a_a73_CIN_driver;
wire sum_a22_a_CLK_driver;
wire sum_a22_a_D_driver;
wire sum_a22_a_CLRN_driver;
wire yout_a22_a_afeeder_DATAD_driver;
wire yout_a22_a_CLK_driver;
wire yout_a22_a_D_driver;
wire yout_a22_a_CLRN_driver;
wire Add8_a22_DATAA_driver;
wire Add8_a22_DATAB_driver;
wire Add8_a22_CIN_driver;
wire Add8_a26_DATAA_driver;
wire Add8_a26_DATAB_driver;
wire Add8_a26_CIN_driver;
wire Add8_a30_DATAA_driver;
wire Add8_a30_DATAB_driver;
wire Add8_a30_CIN_driver;
wire Add8_a34_DATAA_driver;
wire Add8_a34_DATAB_driver;
wire Add8_a34_CIN_driver;
wire Add8_a36_DATAA_driver;
wire Add8_a36_DATAB_driver;
wire Add8_a36_CIN_driver;
wire Add8_a38_DATAA_driver;
wire Add8_a38_DATAB_driver;
wire Add8_a38_CIN_driver;
wire Add8_a42_DATAA_driver;
wire Add8_a42_DATAB_driver;
wire Add8_a42_CIN_driver;
wire Add8_a44_DATAA_driver;
wire Add8_a44_DATAB_driver;
wire Add8_a44_CIN_driver;
wire Add9_a34_DATAA_driver;
wire Add9_a34_DATAB_driver;
wire Add9_a34_CIN_driver;
wire Add9_a36_DATAA_driver;
wire Add9_a36_DATAB_driver;
wire Add9_a36_CIN_driver;
wire Add9_a40_DATAA_driver;
wire Add9_a40_DATAB_driver;
wire Add9_a40_CIN_driver;
wire Add9_a42_DATAA_driver;
wire Add9_a42_DATAB_driver;
wire Add9_a42_CIN_driver;
wire Add9_a44_DATAA_driver;
wire Add9_a44_DATAB_driver;
wire Add9_a44_CIN_driver;
wire Add10_a46_DATAA_driver;
wire Add10_a46_DATAB_driver;
wire Add10_a46_CIN_driver;
wire sum_a23_a_a75_DATAA_driver;
wire sum_a23_a_a75_DATAB_driver;
wire sum_a23_a_a75_CIN_driver;
wire sum_a23_a_CLK_driver;
wire sum_a23_a_D_driver;
wire sum_a23_a_CLRN_driver;
wire yout_a23_a_afeeder_DATAD_driver;
wire yout_a23_a_CLK_driver;
wire yout_a23_a_D_driver;
wire yout_a23_a_CLRN_driver;
wire Add8_a48_DATAA_driver;
wire Add8_a48_DATAB_driver;
wire Add8_a48_CIN_driver;
wire Add9_a48_DATAA_driver;
wire Add9_a48_DATAB_driver;
wire Add9_a48_CIN_driver;
wire Add10_a48_DATAA_driver;
wire Add10_a48_DATAB_driver;
wire Add10_a48_CIN_driver;
wire sum_a24_a_a77_DATAA_driver;
wire sum_a24_a_a77_DATAB_driver;
wire sum_a24_a_a77_CIN_driver;
wire sum_a24_a_CLK_driver;
wire sum_a24_a_D_driver;
wire sum_a24_a_CLRN_driver;
wire yout_a24_a_afeeder_DATAD_driver;
wire yout_a24_a_CLK_driver;
wire yout_a24_a_D_driver;
wire yout_a24_a_CLRN_driver;
wire Add11_a46_DATAA_driver;
wire Add11_a46_DATAB_driver;
wire Add11_a46_CIN_driver;
wire Add11_a48_DATAA_driver;
wire Add11_a48_DATAB_driver;
wire Add11_a48_CIN_driver;
wire Add11_a50_DATAB_driver;
wire Add11_a50_DATAD_driver;
wire Add11_a50_CIN_driver;
wire sum_a25_a_a79_DATAA_driver;
wire sum_a25_a_a79_DATAB_driver;
wire sum_a25_a_a79_CIN_driver;
wire sum_a25_a_CLK_driver;
wire sum_a25_a_D_driver;
wire sum_a25_a_CLRN_driver;
wire yout_a25_a_afeeder_DATAD_driver;
wire yout_a25_a_CLK_driver;
wire yout_a25_a_D_driver;
wire yout_a25_a_CLRN_driver;
wire Add8_a50_DATAA_driver;
wire Add8_a50_DATAB_driver;
wire Add8_a50_CIN_driver;
wire Add8_a52_DATAA_driver;
wire Add8_a52_DATAD_driver;
wire Add8_a52_CIN_driver;
wire Add9_a50_DATAA_driver;
wire Add9_a50_DATAB_driver;
wire Add9_a50_CIN_driver;
wire Add9_a52_DATAB_driver;
wire Add9_a52_DATAD_driver;
wire Add9_a52_CIN_driver;
wire Add10_a52_DATAA_driver;
wire Add10_a52_DATAB_driver;
wire Add10_a52_CIN_driver;
wire sum_a26_a_a81_DATAA_driver;
wire sum_a26_a_a81_DATAB_driver;
wire sum_a26_a_a81_CIN_driver;
wire sum_a26_a_CLK_driver;
wire sum_a26_a_D_driver;
wire sum_a26_a_CLRN_driver;
wire yout_a26_a_afeeder_DATAD_driver;
wire yout_a26_a_CLK_driver;
wire yout_a26_a_D_driver;
wire yout_a26_a_CLRN_driver;
wire Add10_a54_DATAA_driver;
wire Add10_a54_DATAB_driver;
wire Add10_a54_CIN_driver;
wire sum_a27_a_a83_DATAA_driver;
wire sum_a27_a_a83_DATAB_driver;
wire sum_a27_a_a83_CIN_driver;
wire sum_a27_a_CLK_driver;
wire sum_a27_a_D_driver;
wire sum_a27_a_CLRN_driver;
wire yout_a27_a_CLK_driver;
wire yout_a27_a_ASDATA_driver;
wire yout_a27_a_CLRN_driver;
wire Add10_a56_DATAA_driver;
wire Add10_a56_DATAD_driver;
wire Add10_a56_CIN_driver;
wire sum_a28_a_a85_DATAA_driver;
wire sum_a28_a_a85_DATAD_driver;
wire sum_a28_a_a85_CIN_driver;
wire sum_a28_a_CLK_driver;
wire sum_a28_a_D_driver;
wire sum_a28_a_CLRN_driver;
wire yout_a28_a_afeeder_DATAD_driver;
wire yout_a28_a_CLK_driver;
wire yout_a28_a_D_driver;
wire yout_a28_a_CLRN_driver;
wire [35:0] Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus;
wire [35:0] Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus;
wire [35:0] Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus;
wire [35:0] Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus;
wire [35:0] Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus;
wire [35:0] Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus;
wire [35:0] Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus;
wire [35:0] Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus;
wire [17:0] Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus;
wire [17:0] Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus;
wire [17:0] Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus;
wire [17:0] Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus;
wire [17:0] Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus;
wire [17:0] Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus;
wire [17:0] Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus;
wire [17:0] Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus;
wire [17:0] Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus;
wire [17:0] Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus;
wire [17:0] Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus;
wire [17:0] Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus;
wire [17:0] Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus;
wire [17:0] Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus;
wire [17:0] Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus;
wire [17:0] Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus;
wire [3:0] rst_ainputclkctrl_INCLK_bus;
wire [3:0] clk_ainputclkctrl_INCLK_bus;
wire [35:0] Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus;
wire [35:0] Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus;
wire [35:0] Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus;
wire [35:0] Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus;
wire [35:0] Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus;
wire [35:0] Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus;
wire [35:0] Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus;
wire [35:0] Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus;
wire [35:0] Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus;
wire [35:0] Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus;
wire [35:0] Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus;
wire [35:0] Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus;
wire [35:0] Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus;
wire [35:0] Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus;
wire [35:0] Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus;
wire [35:0] Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus;

assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a0 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[0];
assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a1 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[1];
assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a2 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[2];
assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a3 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[3];
assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a4 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[4];
assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a5 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[5];
assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a6 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[6];
assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a7 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[7];
assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a8 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[8];
assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a9 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[9];
assign Umult1_alpm_mult_component_aauto_generated_amac_out2_a10 = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[10];
assign Umult1_alpm_mult_component_aauto_generated_aresult[0] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[11];
assign Umult1_alpm_mult_component_aauto_generated_aresult[1] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[12];
assign Umult1_alpm_mult_component_aauto_generated_aresult[2] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[13];
assign Umult1_alpm_mult_component_aauto_generated_aresult[3] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[14];
assign Umult1_alpm_mult_component_aauto_generated_aresult[4] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[15];
assign Umult1_alpm_mult_component_aauto_generated_aresult[5] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[16];
assign Umult1_alpm_mult_component_aauto_generated_aresult[6] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[17];
assign Umult1_alpm_mult_component_aauto_generated_aresult[7] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[18];
assign Umult1_alpm_mult_component_aauto_generated_aresult[8] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[19];
assign Umult1_alpm_mult_component_aauto_generated_aresult[9] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[20];
assign Umult1_alpm_mult_component_aauto_generated_aresult[10] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[21];
assign Umult1_alpm_mult_component_aauto_generated_aresult[11] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[22];
assign Umult1_alpm_mult_component_aauto_generated_aresult[12] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[23];
assign Umult1_alpm_mult_component_aauto_generated_aresult[13] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[24];
assign Umult1_alpm_mult_component_aauto_generated_aresult[14] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[25];
assign Umult1_alpm_mult_component_aauto_generated_aresult[15] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[26];
assign Umult1_alpm_mult_component_aauto_generated_aresult[16] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[27];
assign Umult1_alpm_mult_component_aauto_generated_aresult[17] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[28];
assign Umult1_alpm_mult_component_aauto_generated_aresult[18] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[29];
assign Umult1_alpm_mult_component_aauto_generated_aresult[19] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[30];
assign Umult1_alpm_mult_component_aauto_generated_aresult[20] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[31];
assign Umult1_alpm_mult_component_aauto_generated_aresult[21] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[32];
assign Umult1_alpm_mult_component_aauto_generated_aresult[22] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[33];
assign Umult1_alpm_mult_component_aauto_generated_aresult[23] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[34];
assign Umult1_alpm_mult_component_aauto_generated_aresult[24] = Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[35];

assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a0 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[0];
assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a1 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[1];
assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a2 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[2];
assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a3 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[3];
assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a4 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[4];
assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a5 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[5];
assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a6 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[6];
assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a7 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[7];
assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a8 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[8];
assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a9 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[9];
assign Umult0_alpm_mult_component_aauto_generated_amac_out2_a10 = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[10];
assign Umult0_alpm_mult_component_aauto_generated_aresult[0] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[11];
assign Umult0_alpm_mult_component_aauto_generated_aresult[1] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[12];
assign Umult0_alpm_mult_component_aauto_generated_aresult[2] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[13];
assign Umult0_alpm_mult_component_aauto_generated_aresult[3] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[14];
assign Umult0_alpm_mult_component_aauto_generated_aresult[4] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[15];
assign Umult0_alpm_mult_component_aauto_generated_aresult[5] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[16];
assign Umult0_alpm_mult_component_aauto_generated_aresult[6] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[17];
assign Umult0_alpm_mult_component_aauto_generated_aresult[7] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[18];
assign Umult0_alpm_mult_component_aauto_generated_aresult[8] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[19];
assign Umult0_alpm_mult_component_aauto_generated_aresult[9] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[20];
assign Umult0_alpm_mult_component_aauto_generated_aresult[10] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[21];
assign Umult0_alpm_mult_component_aauto_generated_aresult[11] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[22];
assign Umult0_alpm_mult_component_aauto_generated_aresult[12] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[23];
assign Umult0_alpm_mult_component_aauto_generated_aresult[13] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[24];
assign Umult0_alpm_mult_component_aauto_generated_aresult[14] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[25];
assign Umult0_alpm_mult_component_aauto_generated_aresult[15] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[26];
assign Umult0_alpm_mult_component_aauto_generated_aresult[16] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[27];
assign Umult0_alpm_mult_component_aauto_generated_aresult[17] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[28];
assign Umult0_alpm_mult_component_aauto_generated_aresult[18] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[29];
assign Umult0_alpm_mult_component_aauto_generated_aresult[19] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[30];
assign Umult0_alpm_mult_component_aauto_generated_aresult[20] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[31];
assign Umult0_alpm_mult_component_aauto_generated_aresult[21] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[32];
assign Umult0_alpm_mult_component_aauto_generated_aresult[22] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[33];
assign Umult0_alpm_mult_component_aauto_generated_aresult[23] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[34];
assign Umult0_alpm_mult_component_aauto_generated_aresult[24] = Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[35];

assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a0 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[0];
assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a1 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[1];
assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a2 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[2];
assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a3 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[3];
assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a4 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[4];
assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a5 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[5];
assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a6 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[6];
assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a7 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[7];
assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a8 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[8];
assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a9 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[9];
assign Umult2_alpm_mult_component_aauto_generated_amac_out2_a10 = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[10];
assign Umult2_alpm_mult_component_aauto_generated_aresult[0] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[11];
assign Umult2_alpm_mult_component_aauto_generated_aresult[1] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[12];
assign Umult2_alpm_mult_component_aauto_generated_aresult[2] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[13];
assign Umult2_alpm_mult_component_aauto_generated_aresult[3] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[14];
assign Umult2_alpm_mult_component_aauto_generated_aresult[4] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[15];
assign Umult2_alpm_mult_component_aauto_generated_aresult[5] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[16];
assign Umult2_alpm_mult_component_aauto_generated_aresult[6] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[17];
assign Umult2_alpm_mult_component_aauto_generated_aresult[7] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[18];
assign Umult2_alpm_mult_component_aauto_generated_aresult[8] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[19];
assign Umult2_alpm_mult_component_aauto_generated_aresult[9] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[20];
assign Umult2_alpm_mult_component_aauto_generated_aresult[10] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[21];
assign Umult2_alpm_mult_component_aauto_generated_aresult[11] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[22];
assign Umult2_alpm_mult_component_aauto_generated_aresult[12] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[23];
assign Umult2_alpm_mult_component_aauto_generated_aresult[13] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[24];
assign Umult2_alpm_mult_component_aauto_generated_aresult[14] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[25];
assign Umult2_alpm_mult_component_aauto_generated_aresult[15] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[26];
assign Umult2_alpm_mult_component_aauto_generated_aresult[16] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[27];
assign Umult2_alpm_mult_component_aauto_generated_aresult[17] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[28];
assign Umult2_alpm_mult_component_aauto_generated_aresult[18] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[29];
assign Umult2_alpm_mult_component_aauto_generated_aresult[19] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[30];
assign Umult2_alpm_mult_component_aauto_generated_aresult[20] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[31];
assign Umult2_alpm_mult_component_aauto_generated_aresult[21] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[32];
assign Umult2_alpm_mult_component_aauto_generated_aresult[22] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[33];
assign Umult2_alpm_mult_component_aauto_generated_aresult[23] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[34];
assign Umult2_alpm_mult_component_aauto_generated_aresult[24] = Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[35];

assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a0 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[0];
assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a1 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[1];
assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a2 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[2];
assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a3 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[3];
assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a4 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[4];
assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a5 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[5];
assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a6 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[6];
assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a7 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[7];
assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a8 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[8];
assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a9 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[9];
assign Umult3_alpm_mult_component_aauto_generated_amac_out2_a10 = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[10];
assign Umult3_alpm_mult_component_aauto_generated_aresult[0] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[11];
assign Umult3_alpm_mult_component_aauto_generated_aresult[1] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[12];
assign Umult3_alpm_mult_component_aauto_generated_aresult[2] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[13];
assign Umult3_alpm_mult_component_aauto_generated_aresult[3] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[14];
assign Umult3_alpm_mult_component_aauto_generated_aresult[4] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[15];
assign Umult3_alpm_mult_component_aauto_generated_aresult[5] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[16];
assign Umult3_alpm_mult_component_aauto_generated_aresult[6] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[17];
assign Umult3_alpm_mult_component_aauto_generated_aresult[7] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[18];
assign Umult3_alpm_mult_component_aauto_generated_aresult[8] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[19];
assign Umult3_alpm_mult_component_aauto_generated_aresult[9] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[20];
assign Umult3_alpm_mult_component_aauto_generated_aresult[10] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[21];
assign Umult3_alpm_mult_component_aauto_generated_aresult[11] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[22];
assign Umult3_alpm_mult_component_aauto_generated_aresult[12] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[23];
assign Umult3_alpm_mult_component_aauto_generated_aresult[13] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[24];
assign Umult3_alpm_mult_component_aauto_generated_aresult[14] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[25];
assign Umult3_alpm_mult_component_aauto_generated_aresult[15] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[26];
assign Umult3_alpm_mult_component_aauto_generated_aresult[16] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[27];
assign Umult3_alpm_mult_component_aauto_generated_aresult[17] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[28];
assign Umult3_alpm_mult_component_aauto_generated_aresult[18] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[29];
assign Umult3_alpm_mult_component_aauto_generated_aresult[19] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[30];
assign Umult3_alpm_mult_component_aauto_generated_aresult[20] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[31];
assign Umult3_alpm_mult_component_aauto_generated_aresult[21] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[32];
assign Umult3_alpm_mult_component_aauto_generated_aresult[22] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[33];
assign Umult3_alpm_mult_component_aauto_generated_aresult[23] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[34];
assign Umult3_alpm_mult_component_aauto_generated_aresult[24] = Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[35];

assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a0 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[0];
assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a1 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[1];
assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a2 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[2];
assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a3 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[3];
assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a4 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[4];
assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a5 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[5];
assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a6 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[6];
assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a7 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[7];
assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a8 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[8];
assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a9 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[9];
assign Umult7_alpm_mult_component_aauto_generated_amac_out2_a10 = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[10];
assign Umult7_alpm_mult_component_aauto_generated_aresult[0] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[11];
assign Umult7_alpm_mult_component_aauto_generated_aresult[1] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[12];
assign Umult7_alpm_mult_component_aauto_generated_aresult[2] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[13];
assign Umult7_alpm_mult_component_aauto_generated_aresult[3] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[14];
assign Umult7_alpm_mult_component_aauto_generated_aresult[4] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[15];
assign Umult7_alpm_mult_component_aauto_generated_aresult[5] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[16];
assign Umult7_alpm_mult_component_aauto_generated_aresult[6] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[17];
assign Umult7_alpm_mult_component_aauto_generated_aresult[7] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[18];
assign Umult7_alpm_mult_component_aauto_generated_aresult[8] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[19];
assign Umult7_alpm_mult_component_aauto_generated_aresult[9] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[20];
assign Umult7_alpm_mult_component_aauto_generated_aresult[10] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[21];
assign Umult7_alpm_mult_component_aauto_generated_aresult[11] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[22];
assign Umult7_alpm_mult_component_aauto_generated_aresult[12] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[23];
assign Umult7_alpm_mult_component_aauto_generated_aresult[13] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[24];
assign Umult7_alpm_mult_component_aauto_generated_aresult[14] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[25];
assign Umult7_alpm_mult_component_aauto_generated_aresult[15] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[26];
assign Umult7_alpm_mult_component_aauto_generated_aresult[16] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[27];
assign Umult7_alpm_mult_component_aauto_generated_aresult[17] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[28];
assign Umult7_alpm_mult_component_aauto_generated_aresult[18] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[29];
assign Umult7_alpm_mult_component_aauto_generated_aresult[19] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[30];
assign Umult7_alpm_mult_component_aauto_generated_aresult[20] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[31];
assign Umult7_alpm_mult_component_aauto_generated_aresult[21] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[32];
assign Umult7_alpm_mult_component_aauto_generated_aresult[22] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[33];
assign Umult7_alpm_mult_component_aauto_generated_aresult[23] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[34];
assign Umult7_alpm_mult_component_aauto_generated_aresult[24] = Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[35];

assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a0 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[0];
assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a1 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[1];
assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a2 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[2];
assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a3 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[3];
assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a4 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[4];
assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a5 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[5];
assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a6 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[6];
assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a7 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[7];
assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a8 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[8];
assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a9 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[9];
assign Umult6_alpm_mult_component_aauto_generated_amac_out2_a10 = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[10];
assign Umult6_alpm_mult_component_aauto_generated_aresult[0] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[11];
assign Umult6_alpm_mult_component_aauto_generated_aresult[1] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[12];
assign Umult6_alpm_mult_component_aauto_generated_aresult[2] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[13];
assign Umult6_alpm_mult_component_aauto_generated_aresult[3] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[14];
assign Umult6_alpm_mult_component_aauto_generated_aresult[4] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[15];
assign Umult6_alpm_mult_component_aauto_generated_aresult[5] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[16];
assign Umult6_alpm_mult_component_aauto_generated_aresult[6] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[17];
assign Umult6_alpm_mult_component_aauto_generated_aresult[7] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[18];
assign Umult6_alpm_mult_component_aauto_generated_aresult[8] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[19];
assign Umult6_alpm_mult_component_aauto_generated_aresult[9] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[20];
assign Umult6_alpm_mult_component_aauto_generated_aresult[10] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[21];
assign Umult6_alpm_mult_component_aauto_generated_aresult[11] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[22];
assign Umult6_alpm_mult_component_aauto_generated_aresult[12] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[23];
assign Umult6_alpm_mult_component_aauto_generated_aresult[13] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[24];
assign Umult6_alpm_mult_component_aauto_generated_aresult[14] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[25];
assign Umult6_alpm_mult_component_aauto_generated_aresult[15] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[26];
assign Umult6_alpm_mult_component_aauto_generated_aresult[16] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[27];
assign Umult6_alpm_mult_component_aauto_generated_aresult[17] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[28];
assign Umult6_alpm_mult_component_aauto_generated_aresult[18] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[29];
assign Umult6_alpm_mult_component_aauto_generated_aresult[19] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[30];
assign Umult6_alpm_mult_component_aauto_generated_aresult[20] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[31];
assign Umult6_alpm_mult_component_aauto_generated_aresult[21] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[32];
assign Umult6_alpm_mult_component_aauto_generated_aresult[22] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[33];
assign Umult6_alpm_mult_component_aauto_generated_aresult[23] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[34];
assign Umult6_alpm_mult_component_aauto_generated_aresult[24] = Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[35];

assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a0 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[0];
assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a1 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[1];
assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a2 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[2];
assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a3 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[3];
assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a4 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[4];
assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a5 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[5];
assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a6 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[6];
assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a7 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[7];
assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a8 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[8];
assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a9 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[9];
assign Umult5_alpm_mult_component_aauto_generated_amac_out2_a10 = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[10];
assign Umult5_alpm_mult_component_aauto_generated_aresult[0] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[11];
assign Umult5_alpm_mult_component_aauto_generated_aresult[1] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[12];
assign Umult5_alpm_mult_component_aauto_generated_aresult[2] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[13];
assign Umult5_alpm_mult_component_aauto_generated_aresult[3] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[14];
assign Umult5_alpm_mult_component_aauto_generated_aresult[4] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[15];
assign Umult5_alpm_mult_component_aauto_generated_aresult[5] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[16];
assign Umult5_alpm_mult_component_aauto_generated_aresult[6] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[17];
assign Umult5_alpm_mult_component_aauto_generated_aresult[7] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[18];
assign Umult5_alpm_mult_component_aauto_generated_aresult[8] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[19];
assign Umult5_alpm_mult_component_aauto_generated_aresult[9] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[20];
assign Umult5_alpm_mult_component_aauto_generated_aresult[10] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[21];
assign Umult5_alpm_mult_component_aauto_generated_aresult[11] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[22];
assign Umult5_alpm_mult_component_aauto_generated_aresult[12] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[23];
assign Umult5_alpm_mult_component_aauto_generated_aresult[13] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[24];
assign Umult5_alpm_mult_component_aauto_generated_aresult[14] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[25];
assign Umult5_alpm_mult_component_aauto_generated_aresult[15] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[26];
assign Umult5_alpm_mult_component_aauto_generated_aresult[16] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[27];
assign Umult5_alpm_mult_component_aauto_generated_aresult[17] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[28];
assign Umult5_alpm_mult_component_aauto_generated_aresult[18] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[29];
assign Umult5_alpm_mult_component_aauto_generated_aresult[19] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[30];
assign Umult5_alpm_mult_component_aauto_generated_aresult[20] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[31];
assign Umult5_alpm_mult_component_aauto_generated_aresult[21] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[32];
assign Umult5_alpm_mult_component_aauto_generated_aresult[22] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[33];
assign Umult5_alpm_mult_component_aauto_generated_aresult[23] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[34];
assign Umult5_alpm_mult_component_aauto_generated_aresult[24] = Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[35];

assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a0 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[0];
assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a1 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[1];
assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a2 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[2];
assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a3 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[3];
assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a4 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[4];
assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a5 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[5];
assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a6 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[6];
assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a7 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[7];
assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a8 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[8];
assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a9 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[9];
assign Umult4_alpm_mult_component_aauto_generated_amac_out2_a10 = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[10];
assign Umult4_alpm_mult_component_aauto_generated_aresult[0] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[11];
assign Umult4_alpm_mult_component_aauto_generated_aresult[1] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[12];
assign Umult4_alpm_mult_component_aauto_generated_aresult[2] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[13];
assign Umult4_alpm_mult_component_aauto_generated_aresult[3] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[14];
assign Umult4_alpm_mult_component_aauto_generated_aresult[4] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[15];
assign Umult4_alpm_mult_component_aauto_generated_aresult[5] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[16];
assign Umult4_alpm_mult_component_aauto_generated_aresult[6] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[17];
assign Umult4_alpm_mult_component_aauto_generated_aresult[7] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[18];
assign Umult4_alpm_mult_component_aauto_generated_aresult[8] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[19];
assign Umult4_alpm_mult_component_aauto_generated_aresult[9] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[20];
assign Umult4_alpm_mult_component_aauto_generated_aresult[10] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[21];
assign Umult4_alpm_mult_component_aauto_generated_aresult[11] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[22];
assign Umult4_alpm_mult_component_aauto_generated_aresult[12] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[23];
assign Umult4_alpm_mult_component_aauto_generated_aresult[13] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[24];
assign Umult4_alpm_mult_component_aauto_generated_aresult[14] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[25];
assign Umult4_alpm_mult_component_aauto_generated_aresult[15] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[26];
assign Umult4_alpm_mult_component_aauto_generated_aresult[16] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[27];
assign Umult4_alpm_mult_component_aauto_generated_aresult[17] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[28];
assign Umult4_alpm_mult_component_aauto_generated_aresult[18] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[29];
assign Umult4_alpm_mult_component_aauto_generated_aresult[19] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[30];
assign Umult4_alpm_mult_component_aauto_generated_aresult[20] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[31];
assign Umult4_alpm_mult_component_aauto_generated_aresult[21] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[32];
assign Umult4_alpm_mult_component_aauto_generated_aresult[22] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[33];
assign Umult4_alpm_mult_component_aauto_generated_aresult[23] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[34];
assign Umult4_alpm_mult_component_aauto_generated_aresult[24] = Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus[35];

assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a0 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[0];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a1 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[1];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a2 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[2];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a3 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[3];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a4 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[4];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a5 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[5];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a6 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[6];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a7 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[7];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a8 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[8];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a9 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[9];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_a10 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[10];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_adataout = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[11];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[12];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[13];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[14];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[15];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[16];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[17];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[18];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[19];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[20];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[21];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[22];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[23];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[24];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[25];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[26];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[27];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[28];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[29];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[30];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[31];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[32];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[33];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[34];
assign Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24 = Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[35];

assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a0 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[0];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a1 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[1];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a2 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[2];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a3 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[3];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a4 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[4];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a5 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[5];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a6 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[6];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a7 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[7];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a8 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[8];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a9 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[9];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_a10 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[10];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_adataout = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[11];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[12];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[13];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[14];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[15];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[16];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[17];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[18];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[19];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[20];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[21];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[22];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[23];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[24];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[25];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[26];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[27];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[28];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[29];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[30];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[31];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[32];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[33];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[34];
assign Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24 = Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[35];

assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a0 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[0];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a1 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[1];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a2 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[2];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a3 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[3];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a4 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[4];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a5 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[5];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a6 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[6];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a7 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[7];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a8 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[8];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a9 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[9];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_a10 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[10];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_adataout = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[11];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[12];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[13];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[14];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[15];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[16];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[17];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[18];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[19];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[20];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[21];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[22];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[23];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[24];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[25];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[26];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[27];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[28];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[29];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[30];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[31];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[32];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[33];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[34];
assign Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24 = Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[35];

assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a0 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[0];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a1 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[1];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a2 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[2];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a3 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[3];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a4 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[4];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a5 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[5];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a6 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[6];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a7 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[7];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a8 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[8];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a9 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[9];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_a10 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[10];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_adataout = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[11];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[12];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[13];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[14];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[15];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[16];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[17];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[18];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[19];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[20];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[21];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[22];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[23];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[24];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[25];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[26];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[27];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[28];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[29];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[30];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[31];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[32];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[33];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[34];
assign Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24 = Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[35];

assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a0 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[0];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a1 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[1];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a2 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[2];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a3 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[3];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a4 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[4];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a5 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[5];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a6 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[6];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a7 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[7];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a8 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[8];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a9 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[9];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_a10 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[10];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_adataout = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[11];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[12];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[13];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[14];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[15];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[16];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[17];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[18];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[19];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[20];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[21];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[22];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[23];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[24];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[25];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[26];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[27];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[28];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[29];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[30];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[31];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[32];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[33];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[34];
assign Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24 = Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[35];

assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a0 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[0];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a1 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[1];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a2 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[2];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a3 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[3];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a4 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[4];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a5 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[5];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a6 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[6];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a7 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[7];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a8 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[8];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a9 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[9];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_a10 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[10];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_adataout = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[11];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[12];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[13];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[14];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[15];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[16];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[17];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[18];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[19];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[20];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[21];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[22];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[23];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[24];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[25];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[26];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[27];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[28];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[29];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[30];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[31];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[32];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[33];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[34];
assign Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24 = Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[35];

assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a0 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[0];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a1 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[1];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a2 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[2];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a3 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[3];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a4 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[4];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a5 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[5];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a6 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[6];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a7 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[7];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a8 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[8];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a9 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[9];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_a10 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[10];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_adataout = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[11];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[12];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[13];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[14];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[15];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[16];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[17];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[18];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[19];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[20];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[21];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[22];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[23];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[24];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[25];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[26];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[27];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[28];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[29];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[30];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[31];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[32];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[33];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[34];
assign Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24 = Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[35];

assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a0 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[0];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a1 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[1];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a2 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[2];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a3 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[3];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a4 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[4];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a5 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[5];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a6 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[6];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a7 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[7];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a8 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[8];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a9 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[9];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_a10 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[10];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_adataout = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[11];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[12];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[13];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[14];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[15];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[16];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[17];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[18];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[19];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[20];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[21];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[22];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[23];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[24];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[25];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[26];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[27];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[28];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[29];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[30];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[31];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[32];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[33];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[34];
assign Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24 = Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus[35];

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_CLK_driver));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a0_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a0),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[0]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a1_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a1),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[1]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a2_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a2),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[2]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a3_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a3),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[3]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a4_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a4),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[4]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a5_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a5),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[5]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a6_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a6),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[6]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a7_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a7),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[7]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a8_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a8),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[8]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a9_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a9),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[9]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a10_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_a10),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[10]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a11_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_adataout),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[11]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a12_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[12]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a13_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[13]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a14_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[14]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a15_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[15]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a16_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[16]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a17_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[17]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a18_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[18]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a19_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[19]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a20_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[20]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a21_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[21]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a22_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[22]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a23_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[23]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a24_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[24]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a25_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[25]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a26_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[26]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a27_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[27]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a28_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[28]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a29_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[29]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a30_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[30]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a31_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[31]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a32_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[32]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a33_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[33]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a34_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[34]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_a35_a_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[35]));

// Location: DSPOUT_X18_Y11_N2
cycloneive_mac_out Umult1_alpm_mult_component_aauto_generated_amac_out2(
	.clk(Umult1_alpm_mult_component_aauto_generated_amac_out2_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus));
// synopsys translate_off
defparam Umult1_alpm_mult_component_aauto_generated_amac_out2.dataa_width = 36;
defparam Umult1_alpm_mult_component_aauto_generated_amac_out2.output_clock = "0";
// synopsys translate_on

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_CLK_driver));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a0_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a0),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[0]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a1_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a1),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[1]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a2_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a2),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[2]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a3_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a3),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[3]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a4_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a4),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[4]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a5_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a5),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[5]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a6_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a6),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[6]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a7_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a7),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[7]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a8_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a8),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[8]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a9_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a9),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[9]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a10_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_a10),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[10]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a11_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_adataout),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[11]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a12_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[12]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a13_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[13]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a14_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[14]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a15_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[15]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a16_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[16]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a17_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[17]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a18_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[18]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a19_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[19]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a20_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[20]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a21_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[21]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a22_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[22]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a23_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[23]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a24_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[24]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a25_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[25]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a26_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[26]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a27_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[27]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a28_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[28]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a29_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[29]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a30_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[30]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a31_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[31]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a32_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[32]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a33_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[33]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a34_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[34]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_a35_a_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[35]));

// Location: DSPOUT_X18_Y8_N2
cycloneive_mac_out Umult0_alpm_mult_component_aauto_generated_amac_out2(
	.clk(Umult0_alpm_mult_component_aauto_generated_amac_out2_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus));
// synopsys translate_off
defparam Umult0_alpm_mult_component_aauto_generated_amac_out2.dataa_width = 36;
defparam Umult0_alpm_mult_component_aauto_generated_amac_out2.output_clock = "0";
// synopsys translate_on

cycloneive_routing_wire Add8_a0_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[0]),
	.dataout(Add8_a0_DATAA_driver));

cycloneive_routing_wire Add8_a0_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[0]),
	.dataout(Add8_a0_DATAB_driver));

// Location: LCCOMB_X17_Y10_N6
cycloneive_lcell_comb Add8_a0(
// Equation(s):
// Add8_a0_combout = (Umult0_alpm_mult_component_aauto_generated_aresult[0] & (Umult1_alpm_mult_component_aauto_generated_aresult[0] $ (VCC))) # (!Umult0_alpm_mult_component_aauto_generated_aresult[0] & (Umult1_alpm_mult_component_aauto_generated_aresult[0] 
// & VCC))
// Add8_a1 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[0] & Umult1_alpm_mult_component_aauto_generated_aresult[0]))

	.dataa(Add8_a0_DATAA_driver),
	.datab(Add8_a0_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add8_a0_combout),
	.cout(Add8_a1));
// synopsys translate_off
defparam Add8_a0.lut_mask = 16'h6688;
defparam Add8_a0.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_CLK_driver));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a0_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a0),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[0]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a1_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a1),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[1]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a2_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a2),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[2]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a3_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a3),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[3]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a4_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a4),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[4]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a5_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a5),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[5]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a6_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a6),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[6]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a7_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a7),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[7]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a8_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a8),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[8]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a9_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a9),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[9]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a10_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_a10),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[10]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a11_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_adataout),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[11]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a12_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[12]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a13_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[13]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a14_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[14]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a15_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[15]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a16_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[16]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a17_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[17]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a18_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[18]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a19_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[19]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a20_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[20]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a21_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[21]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a22_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[22]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a23_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[23]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a24_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[24]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a25_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[25]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a26_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[26]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a27_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[27]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a28_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[28]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a29_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[29]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a30_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[30]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a31_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[31]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a32_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[32]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a33_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[33]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a34_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[34]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_a35_a_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[35]));

// Location: DSPOUT_X18_Y9_N2
cycloneive_mac_out Umult2_alpm_mult_component_aauto_generated_amac_out2(
	.clk(Umult2_alpm_mult_component_aauto_generated_amac_out2_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus));
// synopsys translate_off
defparam Umult2_alpm_mult_component_aauto_generated_amac_out2.dataa_width = 36;
defparam Umult2_alpm_mult_component_aauto_generated_amac_out2.output_clock = "0";
// synopsys translate_on

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_CLK_driver));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a0_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a0),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[0]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a1_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a1),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[1]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a2_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a2),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[2]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a3_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a3),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[3]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a4_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a4),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[4]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a5_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a5),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[5]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a6_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a6),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[6]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a7_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a7),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[7]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a8_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a8),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[8]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a9_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a9),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[9]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a10_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_a10),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[10]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a11_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_adataout),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[11]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a12_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[12]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a13_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[13]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a14_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[14]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a15_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[15]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a16_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[16]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a17_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[17]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a18_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[18]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a19_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[19]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a20_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[20]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a21_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[21]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a22_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[22]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a23_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[23]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a24_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[24]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a25_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[25]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a26_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[26]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a27_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[27]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a28_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[28]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a29_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[29]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a30_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[30]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a31_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[31]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a32_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[32]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a33_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[33]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a34_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[34]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_a35_a_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[35]));

// Location: DSPOUT_X18_Y10_N2
cycloneive_mac_out Umult3_alpm_mult_component_aauto_generated_amac_out2(
	.clk(Umult3_alpm_mult_component_aauto_generated_amac_out2_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus));
// synopsys translate_off
defparam Umult3_alpm_mult_component_aauto_generated_amac_out2.dataa_width = 36;
defparam Umult3_alpm_mult_component_aauto_generated_amac_out2.output_clock = "0";
// synopsys translate_on

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_CLK_driver));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a0_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a0),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[0]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a1_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a1),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[1]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a2_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a2),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[2]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a3_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a3),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[3]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a4_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a4),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[4]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a5_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a5),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[5]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a6_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a6),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[6]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a7_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a7),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[7]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a8_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a8),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[8]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a9_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a9),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[9]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a10_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_a10),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[10]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a11_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_adataout),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[11]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a12_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[12]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a13_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[13]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a14_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[14]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a15_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[15]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a16_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[16]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a17_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[17]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a18_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[18]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a19_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[19]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a20_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[20]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a21_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[21]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a22_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[22]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a23_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[23]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a24_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[24]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a25_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[25]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a26_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[26]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a27_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[27]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a28_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[28]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a29_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[29]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a30_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[30]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a31_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[31]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a32_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[32]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a33_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[33]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a34_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[34]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_a35_a_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[35]));

// Location: DSPOUT_X18_Y13_N2
cycloneive_mac_out Umult7_alpm_mult_component_aauto_generated_amac_out2(
	.clk(Umult7_alpm_mult_component_aauto_generated_amac_out2_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus));
// synopsys translate_off
defparam Umult7_alpm_mult_component_aauto_generated_amac_out2.dataa_width = 36;
defparam Umult7_alpm_mult_component_aauto_generated_amac_out2.output_clock = "0";
// synopsys translate_on

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_CLK_driver));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a0_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a0),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[0]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a1_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a1),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[1]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a2_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a2),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[2]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a3_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a3),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[3]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a4_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a4),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[4]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a5_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a5),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[5]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a6_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a6),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[6]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a7_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a7),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[7]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a8_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a8),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[8]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a9_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a9),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[9]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a10_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_a10),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[10]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a11_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_adataout),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[11]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a12_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[12]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a13_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[13]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a14_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[14]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a15_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[15]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a16_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[16]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a17_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[17]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a18_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[18]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a19_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[19]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a20_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[20]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a21_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[21]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a22_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[22]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a23_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[23]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a24_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[24]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a25_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[25]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a26_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[26]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a27_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[27]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a28_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[28]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a29_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[29]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a30_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[30]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a31_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[31]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a32_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[32]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a33_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[33]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a34_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[34]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_a35_a_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[35]));

// Location: DSPOUT_X18_Y14_N2
cycloneive_mac_out Umult6_alpm_mult_component_aauto_generated_amac_out2(
	.clk(Umult6_alpm_mult_component_aauto_generated_amac_out2_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus));
// synopsys translate_off
defparam Umult6_alpm_mult_component_aauto_generated_amac_out2.dataa_width = 36;
defparam Umult6_alpm_mult_component_aauto_generated_amac_out2.output_clock = "0";
// synopsys translate_on

cycloneive_routing_wire Add13_a0_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[0]),
	.dataout(Add13_a0_DATAA_driver));

cycloneive_routing_wire Add13_a0_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[0]),
	.dataout(Add13_a0_DATAB_driver));

// Location: LCCOMB_X17_Y14_N6
cycloneive_lcell_comb Add13_a0(
// Equation(s):
// Add13_a0_combout = (Umult6_alpm_mult_component_aauto_generated_aresult[0] & (Umult7_alpm_mult_component_aauto_generated_aresult[0] $ (VCC))) # (!Umult6_alpm_mult_component_aauto_generated_aresult[0] & (Umult7_alpm_mult_component_aauto_generated_aresult[0] 
// & VCC))
// Add13_a1 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[0] & Umult7_alpm_mult_component_aauto_generated_aresult[0]))

	.dataa(Add13_a0_DATAA_driver),
	.datab(Add13_a0_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add13_a0_combout),
	.cout(Add13_a1));
// synopsys translate_off
defparam Add13_a0.lut_mask = 16'h6688;
defparam Add13_a0.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_CLK_driver));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a0_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a0),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[0]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a1_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a1),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[1]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a2_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a2),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[2]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a3_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a3),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[3]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a4_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a4),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[4]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a5_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a5),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[5]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a6_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a6),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[6]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a7_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a7),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[7]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a8_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a8),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[8]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a9_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a9),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[9]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a10_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_a10),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[10]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a11_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_adataout),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[11]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a12_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[12]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a13_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[13]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a14_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[14]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a15_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[15]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a16_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[16]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a17_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[17]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a18_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[18]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a19_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[19]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a20_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[20]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a21_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[21]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a22_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[22]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a23_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[23]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a24_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[24]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a25_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[25]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a26_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[26]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a27_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[27]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a28_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[28]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a29_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[29]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a30_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[30]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a31_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[31]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a32_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[32]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a33_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[33]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a34_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[34]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_a35_a_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[35]));

// Location: DSPOUT_X34_Y13_N2
cycloneive_mac_out Umult5_alpm_mult_component_aauto_generated_amac_out2(
	.clk(Umult5_alpm_mult_component_aauto_generated_amac_out2_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus));
// synopsys translate_off
defparam Umult5_alpm_mult_component_aauto_generated_amac_out2.dataa_width = 36;
defparam Umult5_alpm_mult_component_aauto_generated_amac_out2.output_clock = "0";
// synopsys translate_on

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_CLK_driver));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a0_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a0),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[0]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a1_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a1),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[1]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a2_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a2),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[2]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a3_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a3),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[3]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a4_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a4),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[4]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a5_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a5),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[5]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a6_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a6),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[6]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a7_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a7),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[7]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a8_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a8),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[8]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a9_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a9),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[9]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a10_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_a10),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[10]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a11_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_adataout),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[11]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a12_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT1),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[12]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a13_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT2),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[13]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a14_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT3),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[14]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a15_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT4),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[15]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a16_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT5),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[16]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a17_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT6),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[17]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a18_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT7),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[18]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a19_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT8),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[19]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a20_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT9),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[20]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a21_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT10),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[21]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a22_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT11),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[22]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a23_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT12),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[23]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a24_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT13),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[24]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a25_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT14),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[25]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a26_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT15),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[26]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a27_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT16),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[27]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a28_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT17),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[28]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a29_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT18),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[29]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a30_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT19),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[30]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a31_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT20),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[31]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a32_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT21),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[32]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a33_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT22),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[33]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a34_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT23),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[34]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_a35_a_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_amac_mult1_aDATAOUT24),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus[35]));

// Location: DSPOUT_X34_Y12_N2
cycloneive_mac_out Umult4_alpm_mult_component_aauto_generated_amac_out2(
	.clk(Umult4_alpm_mult_component_aauto_generated_amac_out2_CLK_driver),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAA_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_out2_DATAOUT_bus));
// synopsys translate_off
defparam Umult4_alpm_mult_component_aauto_generated_amac_out2.dataa_width = 36;
defparam Umult4_alpm_mult_component_aauto_generated_amac_out2.output_clock = "0";
// synopsys translate_on

cycloneive_routing_wire Add12_a0_DATAA_routing_wire_inst (
	.datain(Add13_a0_combout),
	.dataout(Add12_a0_DATAA_driver));

cycloneive_routing_wire Add12_a0_DATAB_routing_wire_inst (
	.datain(Add11_a0_combout),
	.dataout(Add12_a0_DATAB_driver));

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb Add12_a0(
// Equation(s):
// Add12_a0_combout = (Add13_a0_combout & (Add11_a0_combout $ (VCC))) # (!Add13_a0_combout & (Add11_a0_combout & VCC))
// Add12_a1 = CARRY((Add13_a0_combout & Add11_a0_combout))

	.dataa(Add12_a0_DATAA_driver),
	.datab(Add12_a0_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add12_a0_combout),
	.cout(Add12_a1));
// synopsys translate_off
defparam Add12_a0.lut_mask = 16'h6688;
defparam Add12_a0.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add10_a2_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[1]),
	.dataout(Add10_a2_DATAA_driver));

cycloneive_routing_wire Add10_a2_DATAB_routing_wire_inst (
	.datain(Add9_a2_combout),
	.dataout(Add10_a2_DATAB_driver));

cycloneive_routing_wire Add10_a2_CIN_routing_wire_inst (
	.datain(Add10_a1),
	.dataout(Add10_a2_CIN_driver));

// Location: LCCOMB_X15_Y10_N6
cycloneive_lcell_comb Add10_a2(
// Equation(s):
// Add10_a2_combout = (Umult3_alpm_mult_component_aauto_generated_aresult[1] & ((Add9_a2_combout & (Add10_a1 & VCC)) # (!Add9_a2_combout & (!Add10_a1)))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[1] & ((Add9_a2_combout & (!Add10_a1)) # 
// (!Add9_a2_combout & ((Add10_a1) # (GND)))))
// Add10_a3 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[1] & (!Add9_a2_combout & !Add10_a1)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[1] & ((!Add10_a1) # (!Add9_a2_combout))))

	.dataa(Add10_a2_DATAA_driver),
	.datab(Add10_a2_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a2_CIN_driver),
	.combout(Add10_a2_combout),
	.cout(Add10_a3));
// synopsys translate_off
defparam Add10_a2.lut_mask = 16'h9617;
defparam Add10_a2.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a2_DATAA_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[1]),
	.dataout(Add11_a2_DATAA_driver));

cycloneive_routing_wire Add11_a2_DATAB_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[1]),
	.dataout(Add11_a2_DATAB_driver));

cycloneive_routing_wire Add11_a2_CIN_routing_wire_inst (
	.datain(Add11_a1),
	.dataout(Add11_a2_CIN_driver));

// Location: LCCOMB_X33_Y14_N8
cycloneive_lcell_comb Add11_a2(
// Equation(s):
// Add11_a2_combout = (Umult5_alpm_mult_component_aauto_generated_aresult[1] & ((Umult4_alpm_mult_component_aauto_generated_aresult[1] & (Add11_a1 & VCC)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[1] & (!Add11_a1)))) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[1] & ((Umult4_alpm_mult_component_aauto_generated_aresult[1] & (!Add11_a1)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[1] & ((Add11_a1) # (GND)))))
// Add11_a3 = CARRY((Umult5_alpm_mult_component_aauto_generated_aresult[1] & (!Umult4_alpm_mult_component_aauto_generated_aresult[1] & !Add11_a1)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[1] & ((!Add11_a1) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[1]))))

	.dataa(Add11_a2_DATAA_driver),
	.datab(Add11_a2_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a2_CIN_driver),
	.combout(Add11_a2_combout),
	.cout(Add11_a3));
// synopsys translate_off
defparam Add11_a2.lut_mask = 16'h9617;
defparam Add11_a2.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a4_DATAA_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[2]),
	.dataout(Add11_a4_DATAA_driver));

cycloneive_routing_wire Add11_a4_DATAB_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[2]),
	.dataout(Add11_a4_DATAB_driver));

cycloneive_routing_wire Add11_a4_CIN_routing_wire_inst (
	.datain(Add11_a3),
	.dataout(Add11_a4_CIN_driver));

// Location: LCCOMB_X33_Y14_N10
cycloneive_lcell_comb Add11_a4(
// Equation(s):
// Add11_a4_combout = ((Umult5_alpm_mult_component_aauto_generated_aresult[2] $ (Umult4_alpm_mult_component_aauto_generated_aresult[2] $ (!Add11_a3)))) # (GND)
// Add11_a5 = CARRY((Umult5_alpm_mult_component_aauto_generated_aresult[2] & ((Umult4_alpm_mult_component_aauto_generated_aresult[2]) # (!Add11_a3))) # (!Umult5_alpm_mult_component_aauto_generated_aresult[2] & 
// (Umult4_alpm_mult_component_aauto_generated_aresult[2] & !Add11_a3)))

	.dataa(Add11_a4_DATAA_driver),
	.datab(Add11_a4_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a4_CIN_driver),
	.combout(Add11_a4_combout),
	.cout(Add11_a5));
// synopsys translate_off
defparam Add11_a4.lut_mask = 16'h698E;
defparam Add11_a4.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a4_DATAA_routing_wire_inst (
	.datain(Add11_a4_combout),
	.dataout(Add12_a4_DATAA_driver));

cycloneive_routing_wire Add12_a4_DATAB_routing_wire_inst (
	.datain(Add13_a4_combout),
	.dataout(Add12_a4_DATAB_driver));

cycloneive_routing_wire Add12_a4_CIN_routing_wire_inst (
	.datain(Add12_a3),
	.dataout(Add12_a4_CIN_driver));

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb Add12_a4(
// Equation(s):
// Add12_a4_combout = ((Add11_a4_combout $ (Add13_a4_combout $ (!Add12_a3)))) # (GND)
// Add12_a5 = CARRY((Add11_a4_combout & ((Add13_a4_combout) # (!Add12_a3))) # (!Add11_a4_combout & (Add13_a4_combout & !Add12_a3)))

	.dataa(Add12_a4_DATAA_driver),
	.datab(Add12_a4_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a4_CIN_driver),
	.combout(Add12_a4_combout),
	.cout(Add12_a5));
// synopsys translate_off
defparam Add12_a4.lut_mask = 16'h698E;
defparam Add12_a4.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a6_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[3]),
	.dataout(Add8_a6_DATAA_driver));

cycloneive_routing_wire Add8_a6_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[3]),
	.dataout(Add8_a6_DATAB_driver));

cycloneive_routing_wire Add8_a6_CIN_routing_wire_inst (
	.datain(Add8_a5),
	.dataout(Add8_a6_CIN_driver));

// Location: LCCOMB_X17_Y10_N12
cycloneive_lcell_comb Add8_a6(
// Equation(s):
// Add8_a6_combout = (Umult0_alpm_mult_component_aauto_generated_aresult[3] & ((Umult1_alpm_mult_component_aauto_generated_aresult[3] & (Add8_a5 & VCC)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[3] & (!Add8_a5)))) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[3] & ((Umult1_alpm_mult_component_aauto_generated_aresult[3] & (!Add8_a5)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[3] & ((Add8_a5) # (GND)))))
// Add8_a7 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[3] & (!Umult1_alpm_mult_component_aauto_generated_aresult[3] & !Add8_a5)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[3] & ((!Add8_a5) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[3]))))

	.dataa(Add8_a6_DATAA_driver),
	.datab(Add8_a6_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a6_CIN_driver),
	.combout(Add8_a6_combout),
	.cout(Add8_a7));
// synopsys translate_off
defparam Add8_a6.lut_mask = 16'h9617;
defparam Add8_a6.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a6_DATAA_routing_wire_inst (
	.datain(Add8_a6_combout),
	.dataout(Add9_a6_DATAA_driver));

cycloneive_routing_wire Add9_a6_DATAB_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[3]),
	.dataout(Add9_a6_DATAB_driver));

cycloneive_routing_wire Add9_a6_CIN_routing_wire_inst (
	.datain(Add9_a5),
	.dataout(Add9_a6_CIN_driver));

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb Add9_a6(
// Equation(s):
// Add9_a6_combout = (Add8_a6_combout & ((Umult2_alpm_mult_component_aauto_generated_aresult[3] & (Add9_a5 & VCC)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[3] & (!Add9_a5)))) # (!Add8_a6_combout & 
// ((Umult2_alpm_mult_component_aauto_generated_aresult[3] & (!Add9_a5)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[3] & ((Add9_a5) # (GND)))))
// Add9_a7 = CARRY((Add8_a6_combout & (!Umult2_alpm_mult_component_aauto_generated_aresult[3] & !Add9_a5)) # (!Add8_a6_combout & ((!Add9_a5) # (!Umult2_alpm_mult_component_aauto_generated_aresult[3]))))

	.dataa(Add9_a6_DATAA_driver),
	.datab(Add9_a6_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a6_CIN_driver),
	.combout(Add9_a6_combout),
	.cout(Add9_a7));
// synopsys translate_off
defparam Add9_a6.lut_mask = 16'h9617;
defparam Add9_a6.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a6_DATAA_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[3]),
	.dataout(Add11_a6_DATAA_driver));

cycloneive_routing_wire Add11_a6_DATAB_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[3]),
	.dataout(Add11_a6_DATAB_driver));

cycloneive_routing_wire Add11_a6_CIN_routing_wire_inst (
	.datain(Add11_a5),
	.dataout(Add11_a6_CIN_driver));

// Location: LCCOMB_X33_Y14_N12
cycloneive_lcell_comb Add11_a6(
// Equation(s):
// Add11_a6_combout = (Umult5_alpm_mult_component_aauto_generated_aresult[3] & ((Umult4_alpm_mult_component_aauto_generated_aresult[3] & (Add11_a5 & VCC)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[3] & (!Add11_a5)))) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[3] & ((Umult4_alpm_mult_component_aauto_generated_aresult[3] & (!Add11_a5)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[3] & ((Add11_a5) # (GND)))))
// Add11_a7 = CARRY((Umult5_alpm_mult_component_aauto_generated_aresult[3] & (!Umult4_alpm_mult_component_aauto_generated_aresult[3] & !Add11_a5)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[3] & ((!Add11_a5) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[3]))))

	.dataa(Add11_a6_DATAA_driver),
	.datab(Add11_a6_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a6_CIN_driver),
	.combout(Add11_a6_combout),
	.cout(Add11_a7));
// synopsys translate_off
defparam Add11_a6.lut_mask = 16'h9617;
defparam Add11_a6.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a6_DATAA_routing_wire_inst (
	.datain(Add11_a6_combout),
	.dataout(Add12_a6_DATAA_driver));

cycloneive_routing_wire Add12_a6_DATAB_routing_wire_inst (
	.datain(Add13_a6_combout),
	.dataout(Add12_a6_DATAB_driver));

cycloneive_routing_wire Add12_a6_CIN_routing_wire_inst (
	.datain(Add12_a5),
	.dataout(Add12_a6_CIN_driver));

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb Add12_a6(
// Equation(s):
// Add12_a6_combout = (Add11_a6_combout & ((Add13_a6_combout & (Add12_a5 & VCC)) # (!Add13_a6_combout & (!Add12_a5)))) # (!Add11_a6_combout & ((Add13_a6_combout & (!Add12_a5)) # (!Add13_a6_combout & ((Add12_a5) # (GND)))))
// Add12_a7 = CARRY((Add11_a6_combout & (!Add13_a6_combout & !Add12_a5)) # (!Add11_a6_combout & ((!Add12_a5) # (!Add13_a6_combout))))

	.dataa(Add12_a6_DATAA_driver),
	.datab(Add12_a6_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a6_CIN_driver),
	.combout(Add12_a6_combout),
	.cout(Add12_a7));
// synopsys translate_off
defparam Add12_a6.lut_mask = 16'h9617;
defparam Add12_a6.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a8_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[4]),
	.dataout(Add10_a8_DATAA_driver));

cycloneive_routing_wire Add10_a8_DATAB_routing_wire_inst (
	.datain(Add9_a8_combout),
	.dataout(Add10_a8_DATAB_driver));

cycloneive_routing_wire Add10_a8_CIN_routing_wire_inst (
	.datain(Add10_a7),
	.dataout(Add10_a8_CIN_driver));

// Location: LCCOMB_X15_Y10_N12
cycloneive_lcell_comb Add10_a8(
// Equation(s):
// Add10_a8_combout = ((Umult3_alpm_mult_component_aauto_generated_aresult[4] $ (Add9_a8_combout $ (!Add10_a7)))) # (GND)
// Add10_a9 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[4] & ((Add9_a8_combout) # (!Add10_a7))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[4] & (Add9_a8_combout & !Add10_a7)))

	.dataa(Add10_a8_DATAA_driver),
	.datab(Add10_a8_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a8_CIN_driver),
	.combout(Add10_a8_combout),
	.cout(Add10_a9));
// synopsys translate_off
defparam Add10_a8.lut_mask = 16'h698E;
defparam Add10_a8.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a8_DATAA_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[4]),
	.dataout(Add11_a8_DATAA_driver));

cycloneive_routing_wire Add11_a8_DATAB_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[4]),
	.dataout(Add11_a8_DATAB_driver));

cycloneive_routing_wire Add11_a8_CIN_routing_wire_inst (
	.datain(Add11_a7),
	.dataout(Add11_a8_CIN_driver));

// Location: LCCOMB_X33_Y14_N14
cycloneive_lcell_comb Add11_a8(
// Equation(s):
// Add11_a8_combout = ((Umult5_alpm_mult_component_aauto_generated_aresult[4] $ (Umult4_alpm_mult_component_aauto_generated_aresult[4] $ (!Add11_a7)))) # (GND)
// Add11_a9 = CARRY((Umult5_alpm_mult_component_aauto_generated_aresult[4] & ((Umult4_alpm_mult_component_aauto_generated_aresult[4]) # (!Add11_a7))) # (!Umult5_alpm_mult_component_aauto_generated_aresult[4] & 
// (Umult4_alpm_mult_component_aauto_generated_aresult[4] & !Add11_a7)))

	.dataa(Add11_a8_DATAA_driver),
	.datab(Add11_a8_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a8_CIN_driver),
	.combout(Add11_a8_combout),
	.cout(Add11_a9));
// synopsys translate_off
defparam Add11_a8.lut_mask = 16'h698E;
defparam Add11_a8.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a10_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[5]),
	.dataout(Add9_a10_DATAA_driver));

cycloneive_routing_wire Add9_a10_DATAB_routing_wire_inst (
	.datain(Add8_a10_combout),
	.dataout(Add9_a10_DATAB_driver));

cycloneive_routing_wire Add9_a10_CIN_routing_wire_inst (
	.datain(Add9_a9),
	.dataout(Add9_a10_CIN_driver));

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb Add9_a10(
// Equation(s):
// Add9_a10_combout = (Umult2_alpm_mult_component_aauto_generated_aresult[5] & ((Add8_a10_combout & (Add9_a9 & VCC)) # (!Add8_a10_combout & (!Add9_a9)))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[5] & ((Add8_a10_combout & (!Add9_a9)) # 
// (!Add8_a10_combout & ((Add9_a9) # (GND)))))
// Add9_a11 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[5] & (!Add8_a10_combout & !Add9_a9)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[5] & ((!Add9_a9) # (!Add8_a10_combout))))

	.dataa(Add9_a10_DATAA_driver),
	.datab(Add9_a10_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a10_CIN_driver),
	.combout(Add9_a10_combout),
	.cout(Add9_a11));
// synopsys translate_off
defparam Add9_a10.lut_mask = 16'h9617;
defparam Add9_a10.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a10_DATAA_routing_wire_inst (
	.datain(Add9_a10_combout),
	.dataout(Add10_a10_DATAA_driver));

cycloneive_routing_wire Add10_a10_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[5]),
	.dataout(Add10_a10_DATAB_driver));

cycloneive_routing_wire Add10_a10_CIN_routing_wire_inst (
	.datain(Add10_a9),
	.dataout(Add10_a10_CIN_driver));

// Location: LCCOMB_X15_Y10_N14
cycloneive_lcell_comb Add10_a10(
// Equation(s):
// Add10_a10_combout = (Add9_a10_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[5] & (Add10_a9 & VCC)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[5] & (!Add10_a9)))) # (!Add9_a10_combout & 
// ((Umult3_alpm_mult_component_aauto_generated_aresult[5] & (!Add10_a9)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[5] & ((Add10_a9) # (GND)))))
// Add10_a11 = CARRY((Add9_a10_combout & (!Umult3_alpm_mult_component_aauto_generated_aresult[5] & !Add10_a9)) # (!Add9_a10_combout & ((!Add10_a9) # (!Umult3_alpm_mult_component_aauto_generated_aresult[5]))))

	.dataa(Add10_a10_DATAA_driver),
	.datab(Add10_a10_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a10_CIN_driver),
	.combout(Add10_a10_combout),
	.cout(Add10_a11));
// synopsys translate_off
defparam Add10_a10.lut_mask = 16'h9617;
defparam Add10_a10.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a10_DATAA_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[5]),
	.dataout(Add11_a10_DATAA_driver));

cycloneive_routing_wire Add11_a10_DATAB_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[5]),
	.dataout(Add11_a10_DATAB_driver));

cycloneive_routing_wire Add11_a10_CIN_routing_wire_inst (
	.datain(Add11_a9),
	.dataout(Add11_a10_CIN_driver));

// Location: LCCOMB_X33_Y14_N16
cycloneive_lcell_comb Add11_a10(
// Equation(s):
// Add11_a10_combout = (Umult5_alpm_mult_component_aauto_generated_aresult[5] & ((Umult4_alpm_mult_component_aauto_generated_aresult[5] & (Add11_a9 & VCC)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[5] & (!Add11_a9)))) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[5] & ((Umult4_alpm_mult_component_aauto_generated_aresult[5] & (!Add11_a9)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[5] & ((Add11_a9) # (GND)))))
// Add11_a11 = CARRY((Umult5_alpm_mult_component_aauto_generated_aresult[5] & (!Umult4_alpm_mult_component_aauto_generated_aresult[5] & !Add11_a9)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[5] & ((!Add11_a9) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[5]))))

	.dataa(Add11_a10_DATAA_driver),
	.datab(Add11_a10_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a10_CIN_driver),
	.combout(Add11_a10_combout),
	.cout(Add11_a11));
// synopsys translate_off
defparam Add11_a10.lut_mask = 16'h9617;
defparam Add11_a10.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a12_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[6]),
	.dataout(Add10_a12_DATAA_driver));

cycloneive_routing_wire Add10_a12_DATAB_routing_wire_inst (
	.datain(Add9_a12_combout),
	.dataout(Add10_a12_DATAB_driver));

cycloneive_routing_wire Add10_a12_CIN_routing_wire_inst (
	.datain(Add10_a11),
	.dataout(Add10_a12_CIN_driver));

// Location: LCCOMB_X15_Y10_N16
cycloneive_lcell_comb Add10_a12(
// Equation(s):
// Add10_a12_combout = ((Umult3_alpm_mult_component_aauto_generated_aresult[6] $ (Add9_a12_combout $ (!Add10_a11)))) # (GND)
// Add10_a13 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[6] & ((Add9_a12_combout) # (!Add10_a11))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[6] & (Add9_a12_combout & !Add10_a11)))

	.dataa(Add10_a12_DATAA_driver),
	.datab(Add10_a12_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a12_CIN_driver),
	.combout(Add10_a12_combout),
	.cout(Add10_a13));
// synopsys translate_off
defparam Add10_a12.lut_mask = 16'h698E;
defparam Add10_a12.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a12_DATAA_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[6]),
	.dataout(Add11_a12_DATAA_driver));

cycloneive_routing_wire Add11_a12_DATAB_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[6]),
	.dataout(Add11_a12_DATAB_driver));

cycloneive_routing_wire Add11_a12_CIN_routing_wire_inst (
	.datain(Add11_a11),
	.dataout(Add11_a12_CIN_driver));

// Location: LCCOMB_X33_Y14_N18
cycloneive_lcell_comb Add11_a12(
// Equation(s):
// Add11_a12_combout = ((Umult5_alpm_mult_component_aauto_generated_aresult[6] $ (Umult4_alpm_mult_component_aauto_generated_aresult[6] $ (!Add11_a11)))) # (GND)
// Add11_a13 = CARRY((Umult5_alpm_mult_component_aauto_generated_aresult[6] & ((Umult4_alpm_mult_component_aauto_generated_aresult[6]) # (!Add11_a11))) # (!Umult5_alpm_mult_component_aauto_generated_aresult[6] & 
// (Umult4_alpm_mult_component_aauto_generated_aresult[6] & !Add11_a11)))

	.dataa(Add11_a12_DATAA_driver),
	.datab(Add11_a12_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a12_CIN_driver),
	.combout(Add11_a12_combout),
	.cout(Add11_a13));
// synopsys translate_off
defparam Add11_a12.lut_mask = 16'h698E;
defparam Add11_a12.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a14_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[7]),
	.dataout(Add8_a14_DATAA_driver));

cycloneive_routing_wire Add8_a14_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[7]),
	.dataout(Add8_a14_DATAB_driver));

cycloneive_routing_wire Add8_a14_CIN_routing_wire_inst (
	.datain(Add8_a13),
	.dataout(Add8_a14_CIN_driver));

// Location: LCCOMB_X17_Y10_N20
cycloneive_lcell_comb Add8_a14(
// Equation(s):
// Add8_a14_combout = (Umult1_alpm_mult_component_aauto_generated_aresult[7] & ((Umult0_alpm_mult_component_aauto_generated_aresult[7] & (Add8_a13 & VCC)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[7] & (!Add8_a13)))) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[7] & ((Umult0_alpm_mult_component_aauto_generated_aresult[7] & (!Add8_a13)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[7] & ((Add8_a13) # (GND)))))
// Add8_a15 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[7] & (!Umult0_alpm_mult_component_aauto_generated_aresult[7] & !Add8_a13)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[7] & ((!Add8_a13) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[7]))))

	.dataa(Add8_a14_DATAA_driver),
	.datab(Add8_a14_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a14_CIN_driver),
	.combout(Add8_a14_combout),
	.cout(Add8_a15));
// synopsys translate_off
defparam Add8_a14.lut_mask = 16'h9617;
defparam Add8_a14.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a14_DATAA_routing_wire_inst (
	.datain(Add8_a14_combout),
	.dataout(Add9_a14_DATAA_driver));

cycloneive_routing_wire Add9_a14_DATAB_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[7]),
	.dataout(Add9_a14_DATAB_driver));

cycloneive_routing_wire Add9_a14_CIN_routing_wire_inst (
	.datain(Add9_a13),
	.dataout(Add9_a14_CIN_driver));

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb Add9_a14(
// Equation(s):
// Add9_a14_combout = (Add8_a14_combout & ((Umult2_alpm_mult_component_aauto_generated_aresult[7] & (Add9_a13 & VCC)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[7] & (!Add9_a13)))) # (!Add8_a14_combout & 
// ((Umult2_alpm_mult_component_aauto_generated_aresult[7] & (!Add9_a13)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[7] & ((Add9_a13) # (GND)))))
// Add9_a15 = CARRY((Add8_a14_combout & (!Umult2_alpm_mult_component_aauto_generated_aresult[7] & !Add9_a13)) # (!Add8_a14_combout & ((!Add9_a13) # (!Umult2_alpm_mult_component_aauto_generated_aresult[7]))))

	.dataa(Add9_a14_DATAA_driver),
	.datab(Add9_a14_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a14_CIN_driver),
	.combout(Add9_a14_combout),
	.cout(Add9_a15));
// synopsys translate_off
defparam Add9_a14.lut_mask = 16'h9617;
defparam Add9_a14.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a14_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[7]),
	.dataout(Add11_a14_DATAA_driver));

cycloneive_routing_wire Add11_a14_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[7]),
	.dataout(Add11_a14_DATAB_driver));

cycloneive_routing_wire Add11_a14_CIN_routing_wire_inst (
	.datain(Add11_a13),
	.dataout(Add11_a14_CIN_driver));

// Location: LCCOMB_X33_Y14_N20
cycloneive_lcell_comb Add11_a14(
// Equation(s):
// Add11_a14_combout = (Umult4_alpm_mult_component_aauto_generated_aresult[7] & ((Umult5_alpm_mult_component_aauto_generated_aresult[7] & (Add11_a13 & VCC)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[7] & (!Add11_a13)))) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[7] & ((Umult5_alpm_mult_component_aauto_generated_aresult[7] & (!Add11_a13)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[7] & ((Add11_a13) # (GND)))))
// Add11_a15 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[7] & (!Umult5_alpm_mult_component_aauto_generated_aresult[7] & !Add11_a13)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[7] & ((!Add11_a13) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[7]))))

	.dataa(Add11_a14_DATAA_driver),
	.datab(Add11_a14_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a14_CIN_driver),
	.combout(Add11_a14_combout),
	.cout(Add11_a15));
// synopsys translate_off
defparam Add11_a14.lut_mask = 16'h9617;
defparam Add11_a14.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a14_DATAA_routing_wire_inst (
	.datain(Add11_a14_combout),
	.dataout(Add12_a14_DATAA_driver));

cycloneive_routing_wire Add12_a14_DATAB_routing_wire_inst (
	.datain(Add13_a14_combout),
	.dataout(Add12_a14_DATAB_driver));

cycloneive_routing_wire Add12_a14_CIN_routing_wire_inst (
	.datain(Add12_a13),
	.dataout(Add12_a14_CIN_driver));

// Location: LCCOMB_X16_Y14_N20
cycloneive_lcell_comb Add12_a14(
// Equation(s):
// Add12_a14_combout = (Add11_a14_combout & ((Add13_a14_combout & (Add12_a13 & VCC)) # (!Add13_a14_combout & (!Add12_a13)))) # (!Add11_a14_combout & ((Add13_a14_combout & (!Add12_a13)) # (!Add13_a14_combout & ((Add12_a13) # (GND)))))
// Add12_a15 = CARRY((Add11_a14_combout & (!Add13_a14_combout & !Add12_a13)) # (!Add11_a14_combout & ((!Add12_a13) # (!Add13_a14_combout))))

	.dataa(Add12_a14_DATAA_driver),
	.datab(Add12_a14_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a14_CIN_driver),
	.combout(Add12_a14_combout),
	.cout(Add12_a15));
// synopsys translate_off
defparam Add12_a14.lut_mask = 16'h9617;
defparam Add12_a14.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a16_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[8]),
	.dataout(Add10_a16_DATAA_driver));

cycloneive_routing_wire Add10_a16_DATAB_routing_wire_inst (
	.datain(Add9_a16_combout),
	.dataout(Add10_a16_DATAB_driver));

cycloneive_routing_wire Add10_a16_CIN_routing_wire_inst (
	.datain(Add10_a15),
	.dataout(Add10_a16_CIN_driver));

// Location: LCCOMB_X15_Y10_N20
cycloneive_lcell_comb Add10_a16(
// Equation(s):
// Add10_a16_combout = ((Umult3_alpm_mult_component_aauto_generated_aresult[8] $ (Add9_a16_combout $ (!Add10_a15)))) # (GND)
// Add10_a17 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[8] & ((Add9_a16_combout) # (!Add10_a15))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[8] & (Add9_a16_combout & !Add10_a15)))

	.dataa(Add10_a16_DATAA_driver),
	.datab(Add10_a16_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a16_CIN_driver),
	.combout(Add10_a16_combout),
	.cout(Add10_a17));
// synopsys translate_off
defparam Add10_a16.lut_mask = 16'h698E;
defparam Add10_a16.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a16_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[8]),
	.dataout(Add11_a16_DATAA_driver));

cycloneive_routing_wire Add11_a16_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[8]),
	.dataout(Add11_a16_DATAB_driver));

cycloneive_routing_wire Add11_a16_CIN_routing_wire_inst (
	.datain(Add11_a15),
	.dataout(Add11_a16_CIN_driver));

// Location: LCCOMB_X33_Y14_N22
cycloneive_lcell_comb Add11_a16(
// Equation(s):
// Add11_a16_combout = ((Umult4_alpm_mult_component_aauto_generated_aresult[8] $ (Umult5_alpm_mult_component_aauto_generated_aresult[8] $ (!Add11_a15)))) # (GND)
// Add11_a17 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[8] & ((Umult5_alpm_mult_component_aauto_generated_aresult[8]) # (!Add11_a15))) # (!Umult4_alpm_mult_component_aauto_generated_aresult[8] & 
// (Umult5_alpm_mult_component_aauto_generated_aresult[8] & !Add11_a15)))

	.dataa(Add11_a16_DATAA_driver),
	.datab(Add11_a16_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a16_CIN_driver),
	.combout(Add11_a16_combout),
	.cout(Add11_a17));
// synopsys translate_off
defparam Add11_a16.lut_mask = 16'h698E;
defparam Add11_a16.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a18_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[9]),
	.dataout(Add8_a18_DATAA_driver));

cycloneive_routing_wire Add8_a18_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[9]),
	.dataout(Add8_a18_DATAB_driver));

cycloneive_routing_wire Add8_a18_CIN_routing_wire_inst (
	.datain(Add8_a17),
	.dataout(Add8_a18_CIN_driver));

// Location: LCCOMB_X17_Y10_N24
cycloneive_lcell_comb Add8_a18(
// Equation(s):
// Add8_a18_combout = (Umult0_alpm_mult_component_aauto_generated_aresult[9] & ((Umult1_alpm_mult_component_aauto_generated_aresult[9] & (Add8_a17 & VCC)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[9] & (!Add8_a17)))) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[9] & ((Umult1_alpm_mult_component_aauto_generated_aresult[9] & (!Add8_a17)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[9] & ((Add8_a17) # (GND)))))
// Add8_a19 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[9] & (!Umult1_alpm_mult_component_aauto_generated_aresult[9] & !Add8_a17)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[9] & ((!Add8_a17) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[9]))))

	.dataa(Add8_a18_DATAA_driver),
	.datab(Add8_a18_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a18_CIN_driver),
	.combout(Add8_a18_combout),
	.cout(Add8_a19));
// synopsys translate_off
defparam Add8_a18.lut_mask = 16'h9617;
defparam Add8_a18.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a18_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[9]),
	.dataout(Add11_a18_DATAA_driver));

cycloneive_routing_wire Add11_a18_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[9]),
	.dataout(Add11_a18_DATAB_driver));

cycloneive_routing_wire Add11_a18_CIN_routing_wire_inst (
	.datain(Add11_a17),
	.dataout(Add11_a18_CIN_driver));

// Location: LCCOMB_X33_Y14_N24
cycloneive_lcell_comb Add11_a18(
// Equation(s):
// Add11_a18_combout = (Umult4_alpm_mult_component_aauto_generated_aresult[9] & ((Umult5_alpm_mult_component_aauto_generated_aresult[9] & (Add11_a17 & VCC)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[9] & (!Add11_a17)))) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[9] & ((Umult5_alpm_mult_component_aauto_generated_aresult[9] & (!Add11_a17)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[9] & ((Add11_a17) # (GND)))))
// Add11_a19 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[9] & (!Umult5_alpm_mult_component_aauto_generated_aresult[9] & !Add11_a17)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[9] & ((!Add11_a17) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[9]))))

	.dataa(Add11_a18_DATAA_driver),
	.datab(Add11_a18_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a18_CIN_driver),
	.combout(Add11_a18_combout),
	.cout(Add11_a19));
// synopsys translate_off
defparam Add11_a18.lut_mask = 16'h9617;
defparam Add11_a18.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a18_DATAA_routing_wire_inst (
	.datain(Add11_a18_combout),
	.dataout(Add12_a18_DATAA_driver));

cycloneive_routing_wire Add12_a18_DATAB_routing_wire_inst (
	.datain(Add13_a18_combout),
	.dataout(Add12_a18_DATAB_driver));

cycloneive_routing_wire Add12_a18_CIN_routing_wire_inst (
	.datain(Add12_a17),
	.dataout(Add12_a18_CIN_driver));

// Location: LCCOMB_X16_Y14_N24
cycloneive_lcell_comb Add12_a18(
// Equation(s):
// Add12_a18_combout = (Add11_a18_combout & ((Add13_a18_combout & (Add12_a17 & VCC)) # (!Add13_a18_combout & (!Add12_a17)))) # (!Add11_a18_combout & ((Add13_a18_combout & (!Add12_a17)) # (!Add13_a18_combout & ((Add12_a17) # (GND)))))
// Add12_a19 = CARRY((Add11_a18_combout & (!Add13_a18_combout & !Add12_a17)) # (!Add11_a18_combout & ((!Add12_a17) # (!Add13_a18_combout))))

	.dataa(Add12_a18_DATAA_driver),
	.datab(Add12_a18_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a18_CIN_driver),
	.combout(Add12_a18_combout),
	.cout(Add12_a19));
// synopsys translate_off
defparam Add12_a18.lut_mask = 16'h9617;
defparam Add12_a18.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a20_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[10]),
	.dataout(Add10_a20_DATAA_driver));

cycloneive_routing_wire Add10_a20_DATAB_routing_wire_inst (
	.datain(Add9_a20_combout),
	.dataout(Add10_a20_DATAB_driver));

cycloneive_routing_wire Add10_a20_CIN_routing_wire_inst (
	.datain(Add10_a19),
	.dataout(Add10_a20_CIN_driver));

// Location: LCCOMB_X15_Y10_N24
cycloneive_lcell_comb Add10_a20(
// Equation(s):
// Add10_a20_combout = ((Umult3_alpm_mult_component_aauto_generated_aresult[10] $ (Add9_a20_combout $ (!Add10_a19)))) # (GND)
// Add10_a21 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[10] & ((Add9_a20_combout) # (!Add10_a19))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[10] & (Add9_a20_combout & !Add10_a19)))

	.dataa(Add10_a20_DATAA_driver),
	.datab(Add10_a20_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a20_CIN_driver),
	.combout(Add10_a20_combout),
	.cout(Add10_a21));
// synopsys translate_off
defparam Add10_a20.lut_mask = 16'h698E;
defparam Add10_a20.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a20_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[10]),
	.dataout(Add11_a20_DATAA_driver));

cycloneive_routing_wire Add11_a20_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[10]),
	.dataout(Add11_a20_DATAB_driver));

cycloneive_routing_wire Add11_a20_CIN_routing_wire_inst (
	.datain(Add11_a19),
	.dataout(Add11_a20_CIN_driver));

// Location: LCCOMB_X33_Y14_N26
cycloneive_lcell_comb Add11_a20(
// Equation(s):
// Add11_a20_combout = ((Umult4_alpm_mult_component_aauto_generated_aresult[10] $ (Umult5_alpm_mult_component_aauto_generated_aresult[10] $ (!Add11_a19)))) # (GND)
// Add11_a21 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[10] & ((Umult5_alpm_mult_component_aauto_generated_aresult[10]) # (!Add11_a19))) # (!Umult4_alpm_mult_component_aauto_generated_aresult[10] & 
// (Umult5_alpm_mult_component_aauto_generated_aresult[10] & !Add11_a19)))

	.dataa(Add11_a20_DATAA_driver),
	.datab(Add11_a20_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a20_CIN_driver),
	.combout(Add11_a20_combout),
	.cout(Add11_a21));
// synopsys translate_off
defparam Add11_a20.lut_mask = 16'h698E;
defparam Add11_a20.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a22_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[11]),
	.dataout(Add9_a22_DATAA_driver));

cycloneive_routing_wire Add9_a22_DATAB_routing_wire_inst (
	.datain(Add8_a22_combout),
	.dataout(Add9_a22_DATAB_driver));

cycloneive_routing_wire Add9_a22_CIN_routing_wire_inst (
	.datain(Add9_a21),
	.dataout(Add9_a22_CIN_driver));

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb Add9_a22(
// Equation(s):
// Add9_a22_combout = (Umult2_alpm_mult_component_aauto_generated_aresult[11] & ((Add8_a22_combout & (Add9_a21 & VCC)) # (!Add8_a22_combout & (!Add9_a21)))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[11] & ((Add8_a22_combout & (!Add9_a21)) # 
// (!Add8_a22_combout & ((Add9_a21) # (GND)))))
// Add9_a23 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[11] & (!Add8_a22_combout & !Add9_a21)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[11] & ((!Add9_a21) # (!Add8_a22_combout))))

	.dataa(Add9_a22_DATAA_driver),
	.datab(Add9_a22_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a22_CIN_driver),
	.combout(Add9_a22_combout),
	.cout(Add9_a23));
// synopsys translate_off
defparam Add9_a22.lut_mask = 16'h9617;
defparam Add9_a22.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a22_DATAA_routing_wire_inst (
	.datain(Add9_a22_combout),
	.dataout(Add10_a22_DATAA_driver));

cycloneive_routing_wire Add10_a22_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[11]),
	.dataout(Add10_a22_DATAB_driver));

cycloneive_routing_wire Add10_a22_CIN_routing_wire_inst (
	.datain(Add10_a21),
	.dataout(Add10_a22_CIN_driver));

// Location: LCCOMB_X15_Y10_N26
cycloneive_lcell_comb Add10_a22(
// Equation(s):
// Add10_a22_combout = (Add9_a22_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[11] & (Add10_a21 & VCC)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[11] & (!Add10_a21)))) # (!Add9_a22_combout & 
// ((Umult3_alpm_mult_component_aauto_generated_aresult[11] & (!Add10_a21)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[11] & ((Add10_a21) # (GND)))))
// Add10_a23 = CARRY((Add9_a22_combout & (!Umult3_alpm_mult_component_aauto_generated_aresult[11] & !Add10_a21)) # (!Add9_a22_combout & ((!Add10_a21) # (!Umult3_alpm_mult_component_aauto_generated_aresult[11]))))

	.dataa(Add10_a22_DATAA_driver),
	.datab(Add10_a22_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a22_CIN_driver),
	.combout(Add10_a22_combout),
	.cout(Add10_a23));
// synopsys translate_off
defparam Add10_a22.lut_mask = 16'h9617;
defparam Add10_a22.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a22_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[11]),
	.dataout(Add11_a22_DATAA_driver));

cycloneive_routing_wire Add11_a22_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[11]),
	.dataout(Add11_a22_DATAB_driver));

cycloneive_routing_wire Add11_a22_CIN_routing_wire_inst (
	.datain(Add11_a21),
	.dataout(Add11_a22_CIN_driver));

// Location: LCCOMB_X33_Y14_N28
cycloneive_lcell_comb Add11_a22(
// Equation(s):
// Add11_a22_combout = (Umult4_alpm_mult_component_aauto_generated_aresult[11] & ((Umult5_alpm_mult_component_aauto_generated_aresult[11] & (Add11_a21 & VCC)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[11] & (!Add11_a21)))) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[11] & ((Umult5_alpm_mult_component_aauto_generated_aresult[11] & (!Add11_a21)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[11] & ((Add11_a21) # (GND)))))
// Add11_a23 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[11] & (!Umult5_alpm_mult_component_aauto_generated_aresult[11] & !Add11_a21)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[11] & ((!Add11_a21) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[11]))))

	.dataa(Add11_a22_DATAA_driver),
	.datab(Add11_a22_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a22_CIN_driver),
	.combout(Add11_a22_combout),
	.cout(Add11_a23));
// synopsys translate_off
defparam Add11_a22.lut_mask = 16'h9617;
defparam Add11_a22.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a24_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[12]),
	.dataout(Add8_a24_DATAA_driver));

cycloneive_routing_wire Add8_a24_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[12]),
	.dataout(Add8_a24_DATAB_driver));

cycloneive_routing_wire Add8_a24_CIN_routing_wire_inst (
	.datain(Add8_a23),
	.dataout(Add8_a24_CIN_driver));

// Location: LCCOMB_X17_Y10_N30
cycloneive_lcell_comb Add8_a24(
// Equation(s):
// Add8_a24_combout = ((Umult0_alpm_mult_component_aauto_generated_aresult[12] $ (Umult1_alpm_mult_component_aauto_generated_aresult[12] $ (!Add8_a23)))) # (GND)
// Add8_a25 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[12] & ((Umult1_alpm_mult_component_aauto_generated_aresult[12]) # (!Add8_a23))) # (!Umult0_alpm_mult_component_aauto_generated_aresult[12] & 
// (Umult1_alpm_mult_component_aauto_generated_aresult[12] & !Add8_a23)))

	.dataa(Add8_a24_DATAA_driver),
	.datab(Add8_a24_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a24_CIN_driver),
	.combout(Add8_a24_combout),
	.cout(Add8_a25));
// synopsys translate_off
defparam Add8_a24.lut_mask = 16'h698E;
defparam Add8_a24.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a24_DATAA_routing_wire_inst (
	.datain(Add8_a24_combout),
	.dataout(Add9_a24_DATAA_driver));

cycloneive_routing_wire Add9_a24_DATAB_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[12]),
	.dataout(Add9_a24_DATAB_driver));

cycloneive_routing_wire Add9_a24_CIN_routing_wire_inst (
	.datain(Add9_a23),
	.dataout(Add9_a24_CIN_driver));

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb Add9_a24(
// Equation(s):
// Add9_a24_combout = ((Add8_a24_combout $ (Umult2_alpm_mult_component_aauto_generated_aresult[12] $ (!Add9_a23)))) # (GND)
// Add9_a25 = CARRY((Add8_a24_combout & ((Umult2_alpm_mult_component_aauto_generated_aresult[12]) # (!Add9_a23))) # (!Add8_a24_combout & (Umult2_alpm_mult_component_aauto_generated_aresult[12] & !Add9_a23)))

	.dataa(Add9_a24_DATAA_driver),
	.datab(Add9_a24_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a24_CIN_driver),
	.combout(Add9_a24_combout),
	.cout(Add9_a25));
// synopsys translate_off
defparam Add9_a24.lut_mask = 16'h698E;
defparam Add9_a24.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a24_DATAA_routing_wire_inst (
	.datain(Add9_a24_combout),
	.dataout(Add10_a24_DATAA_driver));

cycloneive_routing_wire Add10_a24_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[12]),
	.dataout(Add10_a24_DATAB_driver));

cycloneive_routing_wire Add10_a24_CIN_routing_wire_inst (
	.datain(Add10_a23),
	.dataout(Add10_a24_CIN_driver));

// Location: LCCOMB_X15_Y10_N28
cycloneive_lcell_comb Add10_a24(
// Equation(s):
// Add10_a24_combout = ((Add9_a24_combout $ (Umult3_alpm_mult_component_aauto_generated_aresult[12] $ (!Add10_a23)))) # (GND)
// Add10_a25 = CARRY((Add9_a24_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[12]) # (!Add10_a23))) # (!Add9_a24_combout & (Umult3_alpm_mult_component_aauto_generated_aresult[12] & !Add10_a23)))

	.dataa(Add10_a24_DATAA_driver),
	.datab(Add10_a24_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a24_CIN_driver),
	.combout(Add10_a24_combout),
	.cout(Add10_a25));
// synopsys translate_off
defparam Add10_a24.lut_mask = 16'h698E;
defparam Add10_a24.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a24_DATAA_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[12]),
	.dataout(Add13_a24_DATAA_driver));

cycloneive_routing_wire Add13_a24_DATAB_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[12]),
	.dataout(Add13_a24_DATAB_driver));

cycloneive_routing_wire Add13_a24_CIN_routing_wire_inst (
	.datain(Add13_a23),
	.dataout(Add13_a24_CIN_driver));

// Location: LCCOMB_X17_Y14_N30
cycloneive_lcell_comb Add13_a24(
// Equation(s):
// Add13_a24_combout = ((Umult7_alpm_mult_component_aauto_generated_aresult[12] $ (Umult6_alpm_mult_component_aauto_generated_aresult[12] $ (!Add13_a23)))) # (GND)
// Add13_a25 = CARRY((Umult7_alpm_mult_component_aauto_generated_aresult[12] & ((Umult6_alpm_mult_component_aauto_generated_aresult[12]) # (!Add13_a23))) # (!Umult7_alpm_mult_component_aauto_generated_aresult[12] & 
// (Umult6_alpm_mult_component_aauto_generated_aresult[12] & !Add13_a23)))

	.dataa(Add13_a24_DATAA_driver),
	.datab(Add13_a24_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a24_CIN_driver),
	.combout(Add13_a24_combout),
	.cout(Add13_a25));
// synopsys translate_off
defparam Add13_a24.lut_mask = 16'h698E;
defparam Add13_a24.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a26_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[13]),
	.dataout(Add9_a26_DATAA_driver));

cycloneive_routing_wire Add9_a26_DATAB_routing_wire_inst (
	.datain(Add8_a26_combout),
	.dataout(Add9_a26_DATAB_driver));

cycloneive_routing_wire Add9_a26_CIN_routing_wire_inst (
	.datain(Add9_a25),
	.dataout(Add9_a26_CIN_driver));

// Location: LCCOMB_X16_Y9_N0
cycloneive_lcell_comb Add9_a26(
// Equation(s):
// Add9_a26_combout = (Umult2_alpm_mult_component_aauto_generated_aresult[13] & ((Add8_a26_combout & (Add9_a25 & VCC)) # (!Add8_a26_combout & (!Add9_a25)))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[13] & ((Add8_a26_combout & (!Add9_a25)) # 
// (!Add8_a26_combout & ((Add9_a25) # (GND)))))
// Add9_a27 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[13] & (!Add8_a26_combout & !Add9_a25)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[13] & ((!Add9_a25) # (!Add8_a26_combout))))

	.dataa(Add9_a26_DATAA_driver),
	.datab(Add9_a26_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a26_CIN_driver),
	.combout(Add9_a26_combout),
	.cout(Add9_a27));
// synopsys translate_off
defparam Add9_a26.lut_mask = 16'h9617;
defparam Add9_a26.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a26_DATAA_routing_wire_inst (
	.datain(Add9_a26_combout),
	.dataout(Add10_a26_DATAA_driver));

cycloneive_routing_wire Add10_a26_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[13]),
	.dataout(Add10_a26_DATAB_driver));

cycloneive_routing_wire Add10_a26_CIN_routing_wire_inst (
	.datain(Add10_a25),
	.dataout(Add10_a26_CIN_driver));

// Location: LCCOMB_X15_Y10_N30
cycloneive_lcell_comb Add10_a26(
// Equation(s):
// Add10_a26_combout = (Add9_a26_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[13] & (Add10_a25 & VCC)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[13] & (!Add10_a25)))) # (!Add9_a26_combout & 
// ((Umult3_alpm_mult_component_aauto_generated_aresult[13] & (!Add10_a25)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[13] & ((Add10_a25) # (GND)))))
// Add10_a27 = CARRY((Add9_a26_combout & (!Umult3_alpm_mult_component_aauto_generated_aresult[13] & !Add10_a25)) # (!Add9_a26_combout & ((!Add10_a25) # (!Umult3_alpm_mult_component_aauto_generated_aresult[13]))))

	.dataa(Add10_a26_DATAA_driver),
	.datab(Add10_a26_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a26_CIN_driver),
	.combout(Add10_a26_combout),
	.cout(Add10_a27));
// synopsys translate_off
defparam Add10_a26.lut_mask = 16'h9617;
defparam Add10_a26.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a26_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[13]),
	.dataout(Add11_a26_DATAA_driver));

cycloneive_routing_wire Add11_a26_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[13]),
	.dataout(Add11_a26_DATAB_driver));

cycloneive_routing_wire Add11_a26_CIN_routing_wire_inst (
	.datain(Add11_a25),
	.dataout(Add11_a26_CIN_driver));

// Location: LCCOMB_X33_Y13_N0
cycloneive_lcell_comb Add11_a26(
// Equation(s):
// Add11_a26_combout = (Umult4_alpm_mult_component_aauto_generated_aresult[13] & ((Umult5_alpm_mult_component_aauto_generated_aresult[13] & (Add11_a25 & VCC)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[13] & (!Add11_a25)))) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[13] & ((Umult5_alpm_mult_component_aauto_generated_aresult[13] & (!Add11_a25)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[13] & ((Add11_a25) # (GND)))))
// Add11_a27 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[13] & (!Umult5_alpm_mult_component_aauto_generated_aresult[13] & !Add11_a25)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[13] & ((!Add11_a25) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[13]))))

	.dataa(Add11_a26_DATAA_driver),
	.datab(Add11_a26_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a26_CIN_driver),
	.combout(Add11_a26_combout),
	.cout(Add11_a27));
// synopsys translate_off
defparam Add11_a26.lut_mask = 16'h9617;
defparam Add11_a26.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a28_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[14]),
	.dataout(Add8_a28_DATAA_driver));

cycloneive_routing_wire Add8_a28_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[14]),
	.dataout(Add8_a28_DATAB_driver));

cycloneive_routing_wire Add8_a28_CIN_routing_wire_inst (
	.datain(Add8_a27),
	.dataout(Add8_a28_CIN_driver));

// Location: LCCOMB_X17_Y9_N2
cycloneive_lcell_comb Add8_a28(
// Equation(s):
// Add8_a28_combout = ((Umult1_alpm_mult_component_aauto_generated_aresult[14] $ (Umult0_alpm_mult_component_aauto_generated_aresult[14] $ (!Add8_a27)))) # (GND)
// Add8_a29 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[14] & ((Umult0_alpm_mult_component_aauto_generated_aresult[14]) # (!Add8_a27))) # (!Umult1_alpm_mult_component_aauto_generated_aresult[14] & 
// (Umult0_alpm_mult_component_aauto_generated_aresult[14] & !Add8_a27)))

	.dataa(Add8_a28_DATAA_driver),
	.datab(Add8_a28_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a28_CIN_driver),
	.combout(Add8_a28_combout),
	.cout(Add8_a29));
// synopsys translate_off
defparam Add8_a28.lut_mask = 16'h698E;
defparam Add8_a28.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a28_DATAA_routing_wire_inst (
	.datain(Add8_a28_combout),
	.dataout(Add9_a28_DATAA_driver));

cycloneive_routing_wire Add9_a28_DATAB_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[14]),
	.dataout(Add9_a28_DATAB_driver));

cycloneive_routing_wire Add9_a28_CIN_routing_wire_inst (
	.datain(Add9_a27),
	.dataout(Add9_a28_CIN_driver));

// Location: LCCOMB_X16_Y9_N2
cycloneive_lcell_comb Add9_a28(
// Equation(s):
// Add9_a28_combout = ((Add8_a28_combout $ (Umult2_alpm_mult_component_aauto_generated_aresult[14] $ (!Add9_a27)))) # (GND)
// Add9_a29 = CARRY((Add8_a28_combout & ((Umult2_alpm_mult_component_aauto_generated_aresult[14]) # (!Add9_a27))) # (!Add8_a28_combout & (Umult2_alpm_mult_component_aauto_generated_aresult[14] & !Add9_a27)))

	.dataa(Add9_a28_DATAA_driver),
	.datab(Add9_a28_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a28_CIN_driver),
	.combout(Add9_a28_combout),
	.cout(Add9_a29));
// synopsys translate_off
defparam Add9_a28.lut_mask = 16'h698E;
defparam Add9_a28.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a28_DATAA_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[14]),
	.dataout(Add13_a28_DATAA_driver));

cycloneive_routing_wire Add13_a28_DATAB_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[14]),
	.dataout(Add13_a28_DATAB_driver));

cycloneive_routing_wire Add13_a28_CIN_routing_wire_inst (
	.datain(Add13_a27),
	.dataout(Add13_a28_CIN_driver));

// Location: LCCOMB_X17_Y13_N2
cycloneive_lcell_comb Add13_a28(
// Equation(s):
// Add13_a28_combout = ((Umult7_alpm_mult_component_aauto_generated_aresult[14] $ (Umult6_alpm_mult_component_aauto_generated_aresult[14] $ (!Add13_a27)))) # (GND)
// Add13_a29 = CARRY((Umult7_alpm_mult_component_aauto_generated_aresult[14] & ((Umult6_alpm_mult_component_aauto_generated_aresult[14]) # (!Add13_a27))) # (!Umult7_alpm_mult_component_aauto_generated_aresult[14] & 
// (Umult6_alpm_mult_component_aauto_generated_aresult[14] & !Add13_a27)))

	.dataa(Add13_a28_DATAA_driver),
	.datab(Add13_a28_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a28_CIN_driver),
	.combout(Add13_a28_combout),
	.cout(Add13_a29));
// synopsys translate_off
defparam Add13_a28.lut_mask = 16'h698E;
defparam Add13_a28.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a28_DATAA_routing_wire_inst (
	.datain(Add13_a28_combout),
	.dataout(Add12_a28_DATAA_driver));

cycloneive_routing_wire Add12_a28_DATAB_routing_wire_inst (
	.datain(Add11_a28_combout),
	.dataout(Add12_a28_DATAB_driver));

cycloneive_routing_wire Add12_a28_CIN_routing_wire_inst (
	.datain(Add12_a27),
	.dataout(Add12_a28_CIN_driver));

// Location: LCCOMB_X16_Y13_N2
cycloneive_lcell_comb Add12_a28(
// Equation(s):
// Add12_a28_combout = ((Add13_a28_combout $ (Add11_a28_combout $ (!Add12_a27)))) # (GND)
// Add12_a29 = CARRY((Add13_a28_combout & ((Add11_a28_combout) # (!Add12_a27))) # (!Add13_a28_combout & (Add11_a28_combout & !Add12_a27)))

	.dataa(Add12_a28_DATAA_driver),
	.datab(Add12_a28_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a28_CIN_driver),
	.combout(Add12_a28_combout),
	.cout(Add12_a29));
// synopsys translate_off
defparam Add12_a28.lut_mask = 16'h698E;
defparam Add12_a28.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a30_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[15]),
	.dataout(Add9_a30_DATAA_driver));

cycloneive_routing_wire Add9_a30_DATAB_routing_wire_inst (
	.datain(Add8_a30_combout),
	.dataout(Add9_a30_DATAB_driver));

cycloneive_routing_wire Add9_a30_CIN_routing_wire_inst (
	.datain(Add9_a29),
	.dataout(Add9_a30_CIN_driver));

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb Add9_a30(
// Equation(s):
// Add9_a30_combout = (Umult2_alpm_mult_component_aauto_generated_aresult[15] & ((Add8_a30_combout & (Add9_a29 & VCC)) # (!Add8_a30_combout & (!Add9_a29)))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[15] & ((Add8_a30_combout & (!Add9_a29)) # 
// (!Add8_a30_combout & ((Add9_a29) # (GND)))))
// Add9_a31 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[15] & (!Add8_a30_combout & !Add9_a29)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[15] & ((!Add9_a29) # (!Add8_a30_combout))))

	.dataa(Add9_a30_DATAA_driver),
	.datab(Add9_a30_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a30_CIN_driver),
	.combout(Add9_a30_combout),
	.cout(Add9_a31));
// synopsys translate_off
defparam Add9_a30.lut_mask = 16'h9617;
defparam Add9_a30.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a30_DATAA_routing_wire_inst (
	.datain(Add9_a30_combout),
	.dataout(Add10_a30_DATAA_driver));

cycloneive_routing_wire Add10_a30_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[15]),
	.dataout(Add10_a30_DATAB_driver));

cycloneive_routing_wire Add10_a30_CIN_routing_wire_inst (
	.datain(Add10_a29),
	.dataout(Add10_a30_CIN_driver));

// Location: LCCOMB_X15_Y9_N2
cycloneive_lcell_comb Add10_a30(
// Equation(s):
// Add10_a30_combout = (Add9_a30_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[15] & (Add10_a29 & VCC)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[15] & (!Add10_a29)))) # (!Add9_a30_combout & 
// ((Umult3_alpm_mult_component_aauto_generated_aresult[15] & (!Add10_a29)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[15] & ((Add10_a29) # (GND)))))
// Add10_a31 = CARRY((Add9_a30_combout & (!Umult3_alpm_mult_component_aauto_generated_aresult[15] & !Add10_a29)) # (!Add9_a30_combout & ((!Add10_a29) # (!Umult3_alpm_mult_component_aauto_generated_aresult[15]))))

	.dataa(Add10_a30_DATAA_driver),
	.datab(Add10_a30_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a30_CIN_driver),
	.combout(Add10_a30_combout),
	.cout(Add10_a31));
// synopsys translate_off
defparam Add10_a30.lut_mask = 16'h9617;
defparam Add10_a30.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a30_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[15]),
	.dataout(Add13_a30_DATAA_driver));

cycloneive_routing_wire Add13_a30_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[15]),
	.dataout(Add13_a30_DATAB_driver));

cycloneive_routing_wire Add13_a30_CIN_routing_wire_inst (
	.datain(Add13_a29),
	.dataout(Add13_a30_CIN_driver));

// Location: LCCOMB_X17_Y13_N4
cycloneive_lcell_comb Add13_a30(
// Equation(s):
// Add13_a30_combout = (Umult6_alpm_mult_component_aauto_generated_aresult[15] & ((Umult7_alpm_mult_component_aauto_generated_aresult[15] & (Add13_a29 & VCC)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[15] & (!Add13_a29)))) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[15] & ((Umult7_alpm_mult_component_aauto_generated_aresult[15] & (!Add13_a29)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[15] & ((Add13_a29) # (GND)))))
// Add13_a31 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[15] & (!Umult7_alpm_mult_component_aauto_generated_aresult[15] & !Add13_a29)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[15] & ((!Add13_a29) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[15]))))

	.dataa(Add13_a30_DATAA_driver),
	.datab(Add13_a30_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a30_CIN_driver),
	.combout(Add13_a30_combout),
	.cout(Add13_a31));
// synopsys translate_off
defparam Add13_a30.lut_mask = 16'h9617;
defparam Add13_a30.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a32_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[16]),
	.dataout(Add8_a32_DATAA_driver));

cycloneive_routing_wire Add8_a32_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[16]),
	.dataout(Add8_a32_DATAB_driver));

cycloneive_routing_wire Add8_a32_CIN_routing_wire_inst (
	.datain(Add8_a31),
	.dataout(Add8_a32_CIN_driver));

// Location: LCCOMB_X17_Y9_N6
cycloneive_lcell_comb Add8_a32(
// Equation(s):
// Add8_a32_combout = ((Umult0_alpm_mult_component_aauto_generated_aresult[16] $ (Umult1_alpm_mult_component_aauto_generated_aresult[16] $ (!Add8_a31)))) # (GND)
// Add8_a33 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[16] & ((Umult1_alpm_mult_component_aauto_generated_aresult[16]) # (!Add8_a31))) # (!Umult0_alpm_mult_component_aauto_generated_aresult[16] & 
// (Umult1_alpm_mult_component_aauto_generated_aresult[16] & !Add8_a31)))

	.dataa(Add8_a32_DATAA_driver),
	.datab(Add8_a32_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a32_CIN_driver),
	.combout(Add8_a32_combout),
	.cout(Add8_a33));
// synopsys translate_off
defparam Add8_a32.lut_mask = 16'h698E;
defparam Add8_a32.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a32_DATAA_routing_wire_inst (
	.datain(Add8_a32_combout),
	.dataout(Add9_a32_DATAA_driver));

cycloneive_routing_wire Add9_a32_DATAB_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[16]),
	.dataout(Add9_a32_DATAB_driver));

cycloneive_routing_wire Add9_a32_CIN_routing_wire_inst (
	.datain(Add9_a31),
	.dataout(Add9_a32_CIN_driver));

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb Add9_a32(
// Equation(s):
// Add9_a32_combout = ((Add8_a32_combout $ (Umult2_alpm_mult_component_aauto_generated_aresult[16] $ (!Add9_a31)))) # (GND)
// Add9_a33 = CARRY((Add8_a32_combout & ((Umult2_alpm_mult_component_aauto_generated_aresult[16]) # (!Add9_a31))) # (!Add8_a32_combout & (Umult2_alpm_mult_component_aauto_generated_aresult[16] & !Add9_a31)))

	.dataa(Add9_a32_DATAA_driver),
	.datab(Add9_a32_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a32_CIN_driver),
	.combout(Add9_a32_combout),
	.cout(Add9_a33));
// synopsys translate_off
defparam Add9_a32.lut_mask = 16'h698E;
defparam Add9_a32.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a32_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[16]),
	.dataout(Add13_a32_DATAA_driver));

cycloneive_routing_wire Add13_a32_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[16]),
	.dataout(Add13_a32_DATAB_driver));

cycloneive_routing_wire Add13_a32_CIN_routing_wire_inst (
	.datain(Add13_a31),
	.dataout(Add13_a32_CIN_driver));

// Location: LCCOMB_X17_Y13_N6
cycloneive_lcell_comb Add13_a32(
// Equation(s):
// Add13_a32_combout = ((Umult6_alpm_mult_component_aauto_generated_aresult[16] $ (Umult7_alpm_mult_component_aauto_generated_aresult[16] $ (!Add13_a31)))) # (GND)
// Add13_a33 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[16] & ((Umult7_alpm_mult_component_aauto_generated_aresult[16]) # (!Add13_a31))) # (!Umult6_alpm_mult_component_aauto_generated_aresult[16] & 
// (Umult7_alpm_mult_component_aauto_generated_aresult[16] & !Add13_a31)))

	.dataa(Add13_a32_DATAA_driver),
	.datab(Add13_a32_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a32_CIN_driver),
	.combout(Add13_a32_combout),
	.cout(Add13_a33));
// synopsys translate_off
defparam Add13_a32.lut_mask = 16'h698E;
defparam Add13_a32.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a32_DATAA_routing_wire_inst (
	.datain(Add13_a32_combout),
	.dataout(Add12_a32_DATAA_driver));

cycloneive_routing_wire Add12_a32_DATAB_routing_wire_inst (
	.datain(Add11_a32_combout),
	.dataout(Add12_a32_DATAB_driver));

cycloneive_routing_wire Add12_a32_CIN_routing_wire_inst (
	.datain(Add12_a31),
	.dataout(Add12_a32_CIN_driver));

// Location: LCCOMB_X16_Y13_N6
cycloneive_lcell_comb Add12_a32(
// Equation(s):
// Add12_a32_combout = ((Add13_a32_combout $ (Add11_a32_combout $ (!Add12_a31)))) # (GND)
// Add12_a33 = CARRY((Add13_a32_combout & ((Add11_a32_combout) # (!Add12_a31))) # (!Add13_a32_combout & (Add11_a32_combout & !Add12_a31)))

	.dataa(Add12_a32_DATAA_driver),
	.datab(Add12_a32_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a32_CIN_driver),
	.combout(Add12_a32_combout),
	.cout(Add12_a33));
// synopsys translate_off
defparam Add12_a32.lut_mask = 16'h698E;
defparam Add12_a32.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a34_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[17]),
	.dataout(Add10_a34_DATAA_driver));

cycloneive_routing_wire Add10_a34_DATAB_routing_wire_inst (
	.datain(Add9_a34_combout),
	.dataout(Add10_a34_DATAB_driver));

cycloneive_routing_wire Add10_a34_CIN_routing_wire_inst (
	.datain(Add10_a33),
	.dataout(Add10_a34_CIN_driver));

// Location: LCCOMB_X15_Y9_N6
cycloneive_lcell_comb Add10_a34(
// Equation(s):
// Add10_a34_combout = (Umult3_alpm_mult_component_aauto_generated_aresult[17] & ((Add9_a34_combout & (Add10_a33 & VCC)) # (!Add9_a34_combout & (!Add10_a33)))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[17] & ((Add9_a34_combout & (!Add10_a33)) # 
// (!Add9_a34_combout & ((Add10_a33) # (GND)))))
// Add10_a35 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[17] & (!Add9_a34_combout & !Add10_a33)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[17] & ((!Add10_a33) # (!Add9_a34_combout))))

	.dataa(Add10_a34_DATAA_driver),
	.datab(Add10_a34_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a34_CIN_driver),
	.combout(Add10_a34_combout),
	.cout(Add10_a35));
// synopsys translate_off
defparam Add10_a34.lut_mask = 16'h9617;
defparam Add10_a34.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a34_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[17]),
	.dataout(Add11_a34_DATAA_driver));

cycloneive_routing_wire Add11_a34_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[17]),
	.dataout(Add11_a34_DATAB_driver));

cycloneive_routing_wire Add11_a34_CIN_routing_wire_inst (
	.datain(Add11_a33),
	.dataout(Add11_a34_CIN_driver));

// Location: LCCOMB_X33_Y13_N8
cycloneive_lcell_comb Add11_a34(
// Equation(s):
// Add11_a34_combout = (Umult4_alpm_mult_component_aauto_generated_aresult[17] & ((Umult5_alpm_mult_component_aauto_generated_aresult[17] & (Add11_a33 & VCC)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[17] & (!Add11_a33)))) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[17] & ((Umult5_alpm_mult_component_aauto_generated_aresult[17] & (!Add11_a33)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[17] & ((Add11_a33) # (GND)))))
// Add11_a35 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[17] & (!Umult5_alpm_mult_component_aauto_generated_aresult[17] & !Add11_a33)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[17] & ((!Add11_a33) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[17]))))

	.dataa(Add11_a34_DATAA_driver),
	.datab(Add11_a34_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a34_CIN_driver),
	.combout(Add11_a34_combout),
	.cout(Add11_a35));
// synopsys translate_off
defparam Add11_a34.lut_mask = 16'h9617;
defparam Add11_a34.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a36_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[18]),
	.dataout(Add10_a36_DATAA_driver));

cycloneive_routing_wire Add10_a36_DATAB_routing_wire_inst (
	.datain(Add9_a36_combout),
	.dataout(Add10_a36_DATAB_driver));

cycloneive_routing_wire Add10_a36_CIN_routing_wire_inst (
	.datain(Add10_a35),
	.dataout(Add10_a36_CIN_driver));

// Location: LCCOMB_X15_Y9_N8
cycloneive_lcell_comb Add10_a36(
// Equation(s):
// Add10_a36_combout = ((Umult3_alpm_mult_component_aauto_generated_aresult[18] $ (Add9_a36_combout $ (!Add10_a35)))) # (GND)
// Add10_a37 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[18] & ((Add9_a36_combout) # (!Add10_a35))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[18] & (Add9_a36_combout & !Add10_a35)))

	.dataa(Add10_a36_DATAA_driver),
	.datab(Add10_a36_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a36_CIN_driver),
	.combout(Add10_a36_combout),
	.cout(Add10_a37));
// synopsys translate_off
defparam Add10_a36.lut_mask = 16'h698E;
defparam Add10_a36.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a36_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[18]),
	.dataout(Add11_a36_DATAA_driver));

cycloneive_routing_wire Add11_a36_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[18]),
	.dataout(Add11_a36_DATAB_driver));

cycloneive_routing_wire Add11_a36_CIN_routing_wire_inst (
	.datain(Add11_a35),
	.dataout(Add11_a36_CIN_driver));

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb Add11_a36(
// Equation(s):
// Add11_a36_combout = ((Umult4_alpm_mult_component_aauto_generated_aresult[18] $ (Umult5_alpm_mult_component_aauto_generated_aresult[18] $ (!Add11_a35)))) # (GND)
// Add11_a37 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[18] & ((Umult5_alpm_mult_component_aauto_generated_aresult[18]) # (!Add11_a35))) # (!Umult4_alpm_mult_component_aauto_generated_aresult[18] & 
// (Umult5_alpm_mult_component_aauto_generated_aresult[18] & !Add11_a35)))

	.dataa(Add11_a36_DATAA_driver),
	.datab(Add11_a36_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a36_CIN_driver),
	.combout(Add11_a36_combout),
	.cout(Add11_a37));
// synopsys translate_off
defparam Add11_a36.lut_mask = 16'h698E;
defparam Add11_a36.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a38_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[19]),
	.dataout(Add9_a38_DATAA_driver));

cycloneive_routing_wire Add9_a38_DATAB_routing_wire_inst (
	.datain(Add8_a38_combout),
	.dataout(Add9_a38_DATAB_driver));

cycloneive_routing_wire Add9_a38_CIN_routing_wire_inst (
	.datain(Add9_a37),
	.dataout(Add9_a38_CIN_driver));

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb Add9_a38(
// Equation(s):
// Add9_a38_combout = (Umult2_alpm_mult_component_aauto_generated_aresult[19] & ((Add8_a38_combout & (Add9_a37 & VCC)) # (!Add8_a38_combout & (!Add9_a37)))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[19] & ((Add8_a38_combout & (!Add9_a37)) # 
// (!Add8_a38_combout & ((Add9_a37) # (GND)))))
// Add9_a39 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[19] & (!Add8_a38_combout & !Add9_a37)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[19] & ((!Add9_a37) # (!Add8_a38_combout))))

	.dataa(Add9_a38_DATAA_driver),
	.datab(Add9_a38_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a38_CIN_driver),
	.combout(Add9_a38_combout),
	.cout(Add9_a39));
// synopsys translate_off
defparam Add9_a38.lut_mask = 16'h9617;
defparam Add9_a38.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a38_DATAA_routing_wire_inst (
	.datain(Add9_a38_combout),
	.dataout(Add10_a38_DATAA_driver));

cycloneive_routing_wire Add10_a38_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[19]),
	.dataout(Add10_a38_DATAB_driver));

cycloneive_routing_wire Add10_a38_CIN_routing_wire_inst (
	.datain(Add10_a37),
	.dataout(Add10_a38_CIN_driver));

// Location: LCCOMB_X15_Y9_N10
cycloneive_lcell_comb Add10_a38(
// Equation(s):
// Add10_a38_combout = (Add9_a38_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[19] & (Add10_a37 & VCC)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[19] & (!Add10_a37)))) # (!Add9_a38_combout & 
// ((Umult3_alpm_mult_component_aauto_generated_aresult[19] & (!Add10_a37)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[19] & ((Add10_a37) # (GND)))))
// Add10_a39 = CARRY((Add9_a38_combout & (!Umult3_alpm_mult_component_aauto_generated_aresult[19] & !Add10_a37)) # (!Add9_a38_combout & ((!Add10_a37) # (!Umult3_alpm_mult_component_aauto_generated_aresult[19]))))

	.dataa(Add10_a38_DATAA_driver),
	.datab(Add10_a38_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a38_CIN_driver),
	.combout(Add10_a38_combout),
	.cout(Add10_a39));
// synopsys translate_off
defparam Add10_a38.lut_mask = 16'h9617;
defparam Add10_a38.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a38_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[19]),
	.dataout(Add13_a38_DATAA_driver));

cycloneive_routing_wire Add13_a38_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[19]),
	.dataout(Add13_a38_DATAB_driver));

cycloneive_routing_wire Add13_a38_CIN_routing_wire_inst (
	.datain(Add13_a37),
	.dataout(Add13_a38_CIN_driver));

// Location: LCCOMB_X17_Y13_N12
cycloneive_lcell_comb Add13_a38(
// Equation(s):
// Add13_a38_combout = (Umult6_alpm_mult_component_aauto_generated_aresult[19] & ((Umult7_alpm_mult_component_aauto_generated_aresult[19] & (Add13_a37 & VCC)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[19] & (!Add13_a37)))) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[19] & ((Umult7_alpm_mult_component_aauto_generated_aresult[19] & (!Add13_a37)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[19] & ((Add13_a37) # (GND)))))
// Add13_a39 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[19] & (!Umult7_alpm_mult_component_aauto_generated_aresult[19] & !Add13_a37)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[19] & ((!Add13_a37) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[19]))))

	.dataa(Add13_a38_DATAA_driver),
	.datab(Add13_a38_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a38_CIN_driver),
	.combout(Add13_a38_combout),
	.cout(Add13_a39));
// synopsys translate_off
defparam Add13_a38.lut_mask = 16'h9617;
defparam Add13_a38.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a40_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[20]),
	.dataout(Add8_a40_DATAA_driver));

cycloneive_routing_wire Add8_a40_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[20]),
	.dataout(Add8_a40_DATAB_driver));

cycloneive_routing_wire Add8_a40_CIN_routing_wire_inst (
	.datain(Add8_a39),
	.dataout(Add8_a40_CIN_driver));

// Location: LCCOMB_X17_Y9_N14
cycloneive_lcell_comb Add8_a40(
// Equation(s):
// Add8_a40_combout = ((Umult1_alpm_mult_component_aauto_generated_aresult[20] $ (Umult0_alpm_mult_component_aauto_generated_aresult[20] $ (!Add8_a39)))) # (GND)
// Add8_a41 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[20] & ((Umult0_alpm_mult_component_aauto_generated_aresult[20]) # (!Add8_a39))) # (!Umult1_alpm_mult_component_aauto_generated_aresult[20] & 
// (Umult0_alpm_mult_component_aauto_generated_aresult[20] & !Add8_a39)))

	.dataa(Add8_a40_DATAA_driver),
	.datab(Add8_a40_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a40_CIN_driver),
	.combout(Add8_a40_combout),
	.cout(Add8_a41));
// synopsys translate_off
defparam Add8_a40.lut_mask = 16'h698E;
defparam Add8_a40.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a40_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[20]),
	.dataout(Add10_a40_DATAA_driver));

cycloneive_routing_wire Add10_a40_DATAB_routing_wire_inst (
	.datain(Add9_a40_combout),
	.dataout(Add10_a40_DATAB_driver));

cycloneive_routing_wire Add10_a40_CIN_routing_wire_inst (
	.datain(Add10_a39),
	.dataout(Add10_a40_CIN_driver));

// Location: LCCOMB_X15_Y9_N12
cycloneive_lcell_comb Add10_a40(
// Equation(s):
// Add10_a40_combout = ((Umult3_alpm_mult_component_aauto_generated_aresult[20] $ (Add9_a40_combout $ (!Add10_a39)))) # (GND)
// Add10_a41 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[20] & ((Add9_a40_combout) # (!Add10_a39))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[20] & (Add9_a40_combout & !Add10_a39)))

	.dataa(Add10_a40_DATAA_driver),
	.datab(Add10_a40_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a40_CIN_driver),
	.combout(Add10_a40_combout),
	.cout(Add10_a41));
// synopsys translate_off
defparam Add10_a40.lut_mask = 16'h698E;
defparam Add10_a40.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a40_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[20]),
	.dataout(Add11_a40_DATAA_driver));

cycloneive_routing_wire Add11_a40_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[20]),
	.dataout(Add11_a40_DATAB_driver));

cycloneive_routing_wire Add11_a40_CIN_routing_wire_inst (
	.datain(Add11_a39),
	.dataout(Add11_a40_CIN_driver));

// Location: LCCOMB_X33_Y13_N14
cycloneive_lcell_comb Add11_a40(
// Equation(s):
// Add11_a40_combout = ((Umult4_alpm_mult_component_aauto_generated_aresult[20] $ (Umult5_alpm_mult_component_aauto_generated_aresult[20] $ (!Add11_a39)))) # (GND)
// Add11_a41 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[20] & ((Umult5_alpm_mult_component_aauto_generated_aresult[20]) # (!Add11_a39))) # (!Umult4_alpm_mult_component_aauto_generated_aresult[20] & 
// (Umult5_alpm_mult_component_aauto_generated_aresult[20] & !Add11_a39)))

	.dataa(Add11_a40_DATAA_driver),
	.datab(Add11_a40_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a40_CIN_driver),
	.combout(Add11_a40_combout),
	.cout(Add11_a41));
// synopsys translate_off
defparam Add11_a40.lut_mask = 16'h698E;
defparam Add11_a40.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a42_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[21]),
	.dataout(Add10_a42_DATAA_driver));

cycloneive_routing_wire Add10_a42_DATAB_routing_wire_inst (
	.datain(Add9_a42_combout),
	.dataout(Add10_a42_DATAB_driver));

cycloneive_routing_wire Add10_a42_CIN_routing_wire_inst (
	.datain(Add10_a41),
	.dataout(Add10_a42_CIN_driver));

// Location: LCCOMB_X15_Y9_N14
cycloneive_lcell_comb Add10_a42(
// Equation(s):
// Add10_a42_combout = (Umult3_alpm_mult_component_aauto_generated_aresult[21] & ((Add9_a42_combout & (Add10_a41 & VCC)) # (!Add9_a42_combout & (!Add10_a41)))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[21] & ((Add9_a42_combout & (!Add10_a41)) # 
// (!Add9_a42_combout & ((Add10_a41) # (GND)))))
// Add10_a43 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[21] & (!Add9_a42_combout & !Add10_a41)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[21] & ((!Add10_a41) # (!Add9_a42_combout))))

	.dataa(Add10_a42_DATAA_driver),
	.datab(Add10_a42_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a42_CIN_driver),
	.combout(Add10_a42_combout),
	.cout(Add10_a43));
// synopsys translate_off
defparam Add10_a42.lut_mask = 16'h9617;
defparam Add10_a42.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a42_DATAA_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[21]),
	.dataout(Add13_a42_DATAA_driver));

cycloneive_routing_wire Add13_a42_DATAB_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[21]),
	.dataout(Add13_a42_DATAB_driver));

cycloneive_routing_wire Add13_a42_CIN_routing_wire_inst (
	.datain(Add13_a41),
	.dataout(Add13_a42_CIN_driver));

// Location: LCCOMB_X17_Y13_N16
cycloneive_lcell_comb Add13_a42(
// Equation(s):
// Add13_a42_combout = (Umult7_alpm_mult_component_aauto_generated_aresult[21] & ((Umult6_alpm_mult_component_aauto_generated_aresult[21] & (Add13_a41 & VCC)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[21] & (!Add13_a41)))) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[21] & ((Umult6_alpm_mult_component_aauto_generated_aresult[21] & (!Add13_a41)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[21] & ((Add13_a41) # (GND)))))
// Add13_a43 = CARRY((Umult7_alpm_mult_component_aauto_generated_aresult[21] & (!Umult6_alpm_mult_component_aauto_generated_aresult[21] & !Add13_a41)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[21] & ((!Add13_a41) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[21]))))

	.dataa(Add13_a42_DATAA_driver),
	.datab(Add13_a42_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a42_CIN_driver),
	.combout(Add13_a42_combout),
	.cout(Add13_a43));
// synopsys translate_off
defparam Add13_a42.lut_mask = 16'h9617;
defparam Add13_a42.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a44_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[22]),
	.dataout(Add10_a44_DATAA_driver));

cycloneive_routing_wire Add10_a44_DATAB_routing_wire_inst (
	.datain(Add9_a44_combout),
	.dataout(Add10_a44_DATAB_driver));

cycloneive_routing_wire Add10_a44_CIN_routing_wire_inst (
	.datain(Add10_a43),
	.dataout(Add10_a44_CIN_driver));

// Location: LCCOMB_X15_Y9_N16
cycloneive_lcell_comb Add10_a44(
// Equation(s):
// Add10_a44_combout = ((Umult3_alpm_mult_component_aauto_generated_aresult[22] $ (Add9_a44_combout $ (!Add10_a43)))) # (GND)
// Add10_a45 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[22] & ((Add9_a44_combout) # (!Add10_a43))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[22] & (Add9_a44_combout & !Add10_a43)))

	.dataa(Add10_a44_DATAA_driver),
	.datab(Add10_a44_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a44_CIN_driver),
	.combout(Add10_a44_combout),
	.cout(Add10_a45));
// synopsys translate_off
defparam Add10_a44.lut_mask = 16'h698E;
defparam Add10_a44.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a44_DATAA_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[22]),
	.dataout(Add13_a44_DATAA_driver));

cycloneive_routing_wire Add13_a44_DATAB_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[22]),
	.dataout(Add13_a44_DATAB_driver));

cycloneive_routing_wire Add13_a44_CIN_routing_wire_inst (
	.datain(Add13_a43),
	.dataout(Add13_a44_CIN_driver));

// Location: LCCOMB_X17_Y13_N18
cycloneive_lcell_comb Add13_a44(
// Equation(s):
// Add13_a44_combout = ((Umult7_alpm_mult_component_aauto_generated_aresult[22] $ (Umult6_alpm_mult_component_aauto_generated_aresult[22] $ (!Add13_a43)))) # (GND)
// Add13_a45 = CARRY((Umult7_alpm_mult_component_aauto_generated_aresult[22] & ((Umult6_alpm_mult_component_aauto_generated_aresult[22]) # (!Add13_a43))) # (!Umult7_alpm_mult_component_aauto_generated_aresult[22] & 
// (Umult6_alpm_mult_component_aauto_generated_aresult[22] & !Add13_a43)))

	.dataa(Add13_a44_DATAA_driver),
	.datab(Add13_a44_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a44_CIN_driver),
	.combout(Add13_a44_combout),
	.cout(Add13_a45));
// synopsys translate_off
defparam Add13_a44.lut_mask = 16'h698E;
defparam Add13_a44.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a44_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[22]),
	.dataout(Add11_a44_DATAA_driver));

cycloneive_routing_wire Add11_a44_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[22]),
	.dataout(Add11_a44_DATAB_driver));

cycloneive_routing_wire Add11_a44_CIN_routing_wire_inst (
	.datain(Add11_a43),
	.dataout(Add11_a44_CIN_driver));

// Location: LCCOMB_X33_Y13_N18
cycloneive_lcell_comb Add11_a44(
// Equation(s):
// Add11_a44_combout = ((Umult4_alpm_mult_component_aauto_generated_aresult[22] $ (Umult5_alpm_mult_component_aauto_generated_aresult[22] $ (!Add11_a43)))) # (GND)
// Add11_a45 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[22] & ((Umult5_alpm_mult_component_aauto_generated_aresult[22]) # (!Add11_a43))) # (!Umult4_alpm_mult_component_aauto_generated_aresult[22] & 
// (Umult5_alpm_mult_component_aauto_generated_aresult[22] & !Add11_a43)))

	.dataa(Add11_a44_DATAA_driver),
	.datab(Add11_a44_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a44_CIN_driver),
	.combout(Add11_a44_combout),
	.cout(Add11_a45));
// synopsys translate_off
defparam Add11_a44.lut_mask = 16'h698E;
defparam Add11_a44.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a46_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[23]),
	.dataout(Add8_a46_DATAA_driver));

cycloneive_routing_wire Add8_a46_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[23]),
	.dataout(Add8_a46_DATAB_driver));

cycloneive_routing_wire Add8_a46_CIN_routing_wire_inst (
	.datain(Add8_a45),
	.dataout(Add8_a46_CIN_driver));

// Location: LCCOMB_X17_Y9_N20
cycloneive_lcell_comb Add8_a46(
// Equation(s):
// Add8_a46_combout = (Umult0_alpm_mult_component_aauto_generated_aresult[23] & ((Umult1_alpm_mult_component_aauto_generated_aresult[23] & (Add8_a45 & VCC)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[23] & (!Add8_a45)))) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[23] & ((Umult1_alpm_mult_component_aauto_generated_aresult[23] & (!Add8_a45)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[23] & ((Add8_a45) # (GND)))))
// Add8_a47 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[23] & (!Umult1_alpm_mult_component_aauto_generated_aresult[23] & !Add8_a45)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[23] & ((!Add8_a45) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[23]))))

	.dataa(Add8_a46_DATAA_driver),
	.datab(Add8_a46_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a46_CIN_driver),
	.combout(Add8_a46_combout),
	.cout(Add8_a47));
// synopsys translate_off
defparam Add8_a46.lut_mask = 16'h9617;
defparam Add8_a46.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a46_DATAA_routing_wire_inst (
	.datain(Add8_a46_combout),
	.dataout(Add9_a46_DATAA_driver));

cycloneive_routing_wire Add9_a46_DATAB_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[23]),
	.dataout(Add9_a46_DATAB_driver));

cycloneive_routing_wire Add9_a46_CIN_routing_wire_inst (
	.datain(Add9_a45),
	.dataout(Add9_a46_CIN_driver));

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb Add9_a46(
// Equation(s):
// Add9_a46_combout = (Add8_a46_combout & ((Umult2_alpm_mult_component_aauto_generated_aresult[23] & (Add9_a45 & VCC)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[23] & (!Add9_a45)))) # (!Add8_a46_combout & 
// ((Umult2_alpm_mult_component_aauto_generated_aresult[23] & (!Add9_a45)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[23] & ((Add9_a45) # (GND)))))
// Add9_a47 = CARRY((Add8_a46_combout & (!Umult2_alpm_mult_component_aauto_generated_aresult[23] & !Add9_a45)) # (!Add8_a46_combout & ((!Add9_a45) # (!Umult2_alpm_mult_component_aauto_generated_aresult[23]))))

	.dataa(Add9_a46_DATAA_driver),
	.datab(Add9_a46_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a46_CIN_driver),
	.combout(Add9_a46_combout),
	.cout(Add9_a47));
// synopsys translate_off
defparam Add9_a46.lut_mask = 16'h9617;
defparam Add9_a46.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a46_DATAA_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[23]),
	.dataout(Add13_a46_DATAA_driver));

cycloneive_routing_wire Add13_a46_DATAB_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[23]),
	.dataout(Add13_a46_DATAB_driver));

cycloneive_routing_wire Add13_a46_CIN_routing_wire_inst (
	.datain(Add13_a45),
	.dataout(Add13_a46_CIN_driver));

// Location: LCCOMB_X17_Y13_N20
cycloneive_lcell_comb Add13_a46(
// Equation(s):
// Add13_a46_combout = (Umult7_alpm_mult_component_aauto_generated_aresult[23] & ((Umult6_alpm_mult_component_aauto_generated_aresult[23] & (Add13_a45 & VCC)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[23] & (!Add13_a45)))) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[23] & ((Umult6_alpm_mult_component_aauto_generated_aresult[23] & (!Add13_a45)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[23] & ((Add13_a45) # (GND)))))
// Add13_a47 = CARRY((Umult7_alpm_mult_component_aauto_generated_aresult[23] & (!Umult6_alpm_mult_component_aauto_generated_aresult[23] & !Add13_a45)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[23] & ((!Add13_a45) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[23]))))

	.dataa(Add13_a46_DATAA_driver),
	.datab(Add13_a46_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a46_CIN_driver),
	.combout(Add13_a46_combout),
	.cout(Add13_a47));
// synopsys translate_off
defparam Add13_a46.lut_mask = 16'h9617;
defparam Add13_a46.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a46_DATAA_routing_wire_inst (
	.datain(Add13_a46_combout),
	.dataout(Add12_a46_DATAA_driver));

cycloneive_routing_wire Add12_a46_DATAB_routing_wire_inst (
	.datain(Add11_a46_combout),
	.dataout(Add12_a46_DATAB_driver));

cycloneive_routing_wire Add12_a46_CIN_routing_wire_inst (
	.datain(Add12_a45),
	.dataout(Add12_a46_CIN_driver));

// Location: LCCOMB_X16_Y13_N20
cycloneive_lcell_comb Add12_a46(
// Equation(s):
// Add12_a46_combout = (Add13_a46_combout & ((Add11_a46_combout & (Add12_a45 & VCC)) # (!Add11_a46_combout & (!Add12_a45)))) # (!Add13_a46_combout & ((Add11_a46_combout & (!Add12_a45)) # (!Add11_a46_combout & ((Add12_a45) # (GND)))))
// Add12_a47 = CARRY((Add13_a46_combout & (!Add11_a46_combout & !Add12_a45)) # (!Add13_a46_combout & ((!Add12_a45) # (!Add11_a46_combout))))

	.dataa(Add12_a46_DATAA_driver),
	.datab(Add12_a46_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a46_CIN_driver),
	.combout(Add12_a46_combout),
	.cout(Add12_a47));
// synopsys translate_off
defparam Add12_a46.lut_mask = 16'h9617;
defparam Add12_a46.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a48_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add13_a48_DATAA_driver));

cycloneive_routing_wire Add13_a48_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add13_a48_DATAB_driver));

cycloneive_routing_wire Add13_a48_CIN_routing_wire_inst (
	.datain(Add13_a47),
	.dataout(Add13_a48_CIN_driver));

// Location: LCCOMB_X17_Y13_N22
cycloneive_lcell_comb Add13_a48(
// Equation(s):
// Add13_a48_combout = ((Umult6_alpm_mult_component_aauto_generated_aresult[24] $ (Umult7_alpm_mult_component_aauto_generated_aresult[24] $ (!Add13_a47)))) # (GND)
// Add13_a49 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[24] & ((Umult7_alpm_mult_component_aauto_generated_aresult[24]) # (!Add13_a47))) # (!Umult6_alpm_mult_component_aauto_generated_aresult[24] & 
// (Umult7_alpm_mult_component_aauto_generated_aresult[24] & !Add13_a47)))

	.dataa(Add13_a48_DATAA_driver),
	.datab(Add13_a48_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a48_CIN_driver),
	.combout(Add13_a48_combout),
	.cout(Add13_a49));
// synopsys translate_off
defparam Add13_a48.lut_mask = 16'h698E;
defparam Add13_a48.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a48_DATAA_routing_wire_inst (
	.datain(Add13_a48_combout),
	.dataout(Add12_a48_DATAA_driver));

cycloneive_routing_wire Add12_a48_DATAB_routing_wire_inst (
	.datain(Add11_a48_combout),
	.dataout(Add12_a48_DATAB_driver));

cycloneive_routing_wire Add12_a48_CIN_routing_wire_inst (
	.datain(Add12_a47),
	.dataout(Add12_a48_CIN_driver));

// Location: LCCOMB_X16_Y13_N22
cycloneive_lcell_comb Add12_a48(
// Equation(s):
// Add12_a48_combout = ((Add13_a48_combout $ (Add11_a48_combout $ (!Add12_a47)))) # (GND)
// Add12_a49 = CARRY((Add13_a48_combout & ((Add11_a48_combout) # (!Add12_a47))) # (!Add13_a48_combout & (Add11_a48_combout & !Add12_a47)))

	.dataa(Add12_a48_DATAA_driver),
	.datab(Add12_a48_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a48_CIN_driver),
	.combout(Add12_a48_combout),
	.cout(Add12_a49));
// synopsys translate_off
defparam Add12_a48.lut_mask = 16'h698E;
defparam Add12_a48.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a50_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add10_a50_DATAA_driver));

cycloneive_routing_wire Add10_a50_DATAB_routing_wire_inst (
	.datain(Add9_a50_combout),
	.dataout(Add10_a50_DATAB_driver));

cycloneive_routing_wire Add10_a50_CIN_routing_wire_inst (
	.datain(Add10_a49),
	.dataout(Add10_a50_CIN_driver));

// Location: LCCOMB_X15_Y9_N22
cycloneive_lcell_comb Add10_a50(
// Equation(s):
// Add10_a50_combout = (Umult3_alpm_mult_component_aauto_generated_aresult[24] & ((Add9_a50_combout & (Add10_a49 & VCC)) # (!Add9_a50_combout & (!Add10_a49)))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[24] & ((Add9_a50_combout & (!Add10_a49)) # 
// (!Add9_a50_combout & ((Add10_a49) # (GND)))))
// Add10_a51 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[24] & (!Add9_a50_combout & !Add10_a49)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[24] & ((!Add10_a49) # (!Add9_a50_combout))))

	.dataa(Add10_a50_DATAA_driver),
	.datab(Add10_a50_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a50_CIN_driver),
	.combout(Add10_a50_combout),
	.cout(Add10_a51));
// synopsys translate_off
defparam Add10_a50.lut_mask = 16'h9617;
defparam Add10_a50.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a50_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add13_a50_DATAA_driver));

cycloneive_routing_wire Add13_a50_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add13_a50_DATAB_driver));

cycloneive_routing_wire Add13_a50_CIN_routing_wire_inst (
	.datain(Add13_a49),
	.dataout(Add13_a50_CIN_driver));

// Location: LCCOMB_X17_Y13_N24
cycloneive_lcell_comb Add13_a50(
// Equation(s):
// Add13_a50_combout = (Umult6_alpm_mult_component_aauto_generated_aresult[24] & ((Umult7_alpm_mult_component_aauto_generated_aresult[24] & (Add13_a49 & VCC)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[24] & (!Add13_a49)))) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[24] & ((Umult7_alpm_mult_component_aauto_generated_aresult[24] & (!Add13_a49)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[24] & ((Add13_a49) # (GND)))))
// Add13_a51 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[24] & (!Umult7_alpm_mult_component_aauto_generated_aresult[24] & !Add13_a49)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[24] & ((!Add13_a49) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[24]))))

	.dataa(Add13_a50_DATAA_driver),
	.datab(Add13_a50_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a50_CIN_driver),
	.combout(Add13_a50_combout),
	.cout(Add13_a51));
// synopsys translate_off
defparam Add13_a50.lut_mask = 16'h9617;
defparam Add13_a50.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a50_DATAA_routing_wire_inst (
	.datain(Add13_a50_combout),
	.dataout(Add12_a50_DATAA_driver));

cycloneive_routing_wire Add12_a50_DATAB_routing_wire_inst (
	.datain(Add11_a50_combout),
	.dataout(Add12_a50_DATAB_driver));

cycloneive_routing_wire Add12_a50_CIN_routing_wire_inst (
	.datain(Add12_a49),
	.dataout(Add12_a50_CIN_driver));

// Location: LCCOMB_X16_Y13_N24
cycloneive_lcell_comb Add12_a50(
// Equation(s):
// Add12_a50_combout = (Add13_a50_combout & ((Add11_a50_combout & (Add12_a49 & VCC)) # (!Add11_a50_combout & (!Add12_a49)))) # (!Add13_a50_combout & ((Add11_a50_combout & (!Add12_a49)) # (!Add11_a50_combout & ((Add12_a49) # (GND)))))
// Add12_a51 = CARRY((Add13_a50_combout & (!Add11_a50_combout & !Add12_a49)) # (!Add13_a50_combout & ((!Add12_a49) # (!Add11_a50_combout))))

	.dataa(Add12_a50_DATAA_driver),
	.datab(Add12_a50_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a50_CIN_driver),
	.combout(Add12_a50_combout),
	.cout(Add12_a51));
// synopsys translate_off
defparam Add12_a50.lut_mask = 16'h9617;
defparam Add12_a50.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a52_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add13_a52_DATAB_driver));

cycloneive_routing_wire Add13_a52_DATAD_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add13_a52_DATAD_driver));

cycloneive_routing_wire Add13_a52_CIN_routing_wire_inst (
	.datain(Add13_a51),
	.dataout(Add13_a52_CIN_driver));

// Location: LCCOMB_X17_Y13_N26
cycloneive_lcell_comb Add13_a52(
// Equation(s):
// Add13_a52_combout = Umult7_alpm_mult_component_aauto_generated_aresult[24] $ (Add13_a51 $ (!Umult6_alpm_mult_component_aauto_generated_aresult[24]))

	.dataa(gnd),
	.datab(Add13_a52_DATAB_driver),
	.datac(gnd),
	.datad(Add13_a52_DATAD_driver),
	.cin(Add13_a52_CIN_driver),
	.combout(Add13_a52_combout),
	.cout());
// synopsys translate_off
defparam Add13_a52.lut_mask = 16'h3CC3;
defparam Add13_a52.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a52_DATAB_routing_wire_inst (
	.datain(Add11_a50_combout),
	.dataout(Add12_a52_DATAB_driver));

cycloneive_routing_wire Add12_a52_DATAD_routing_wire_inst (
	.datain(Add13_a52_combout),
	.dataout(Add12_a52_DATAD_driver));

cycloneive_routing_wire Add12_a52_CIN_routing_wire_inst (
	.datain(Add12_a51),
	.dataout(Add12_a52_CIN_driver));

// Location: LCCOMB_X16_Y13_N26
cycloneive_lcell_comb Add12_a52(
// Equation(s):
// Add12_a52_combout = Add11_a50_combout $ (Add12_a51 $ (!Add13_a52_combout))

	.dataa(gnd),
	.datab(Add12_a52_DATAB_driver),
	.datac(gnd),
	.datad(Add12_a52_DATAD_driver),
	.cin(Add12_a52_CIN_driver),
	.combout(Add12_a52_combout),
	.cout());
// synopsys translate_off
defparam Add12_a52.lut_mask = 16'h3CC3;
defparam Add12_a52.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a1_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a1_a_aq),
	.dataout(Xin_Reg_a14_a_a1_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a1_a_CLRN_driver));

// Location: FF_X17_Y11_N1
dffeas Xin_Reg_a14_a_a1_a(
	.clk(Xin_Reg_a14_a_a1_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a14_a_a1_a_ASDATA_driver),
	.clrn(Xin_Reg_a14_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a4_a_D_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a4_a_afeeder_combout),
	.dataout(Xin_Reg_a14_a_a4_a_D_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N27
dffeas Xin_Reg_a14_a_a4_a(
	.clk(Xin_Reg_a14_a_a4_a_CLK_driver),
	.d(Xin_Reg_a14_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a14_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a7_a_D_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a7_a_afeeder_combout),
	.dataout(Xin_Reg_a14_a_a7_a_D_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N11
dffeas Xin_Reg_a14_a_a7_a(
	.clk(Xin_Reg_a14_a_a7_a_CLK_driver),
	.d(Xin_Reg_a14_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a14_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a1_a_D_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a1_a_afeeder_combout),
	.dataout(Xin_Reg_a15_a_a1_a_D_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a1_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a1_a_ENA_driver));

// Location: FF_X17_Y11_N5
dffeas Xin_Reg_a15_a_a1_a(
	.clk(Xin_Reg_a15_a_a1_a_CLK_driver),
	.d(Xin_Reg_a15_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(Xin_Reg_a15_a_a1_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a15_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a3_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a3_a_ENA_driver));

// Location: FF_X20_Y9_N17
dffeas Xin_Reg_a15_a_a3_a(
	.clk(Xin_Reg_a15_a_a3_a_CLK_driver),
	.d(Xin_Reg_a15_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(Xin_Reg_a15_a_a3_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a4_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a4_a_aq),
	.dataout(Xin_Reg_a15_a_a4_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a4_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a4_a_ENA_driver));

// Location: FF_X19_Y12_N23
dffeas Xin_Reg_a15_a_a4_a(
	.clk(Xin_Reg_a15_a_a4_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a15_a_a4_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Xin_Reg_a15_a_a4_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a6_a_D_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a6_a_afeeder_combout),
	.dataout(Xin_Reg_a15_a_a6_a_D_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a6_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a6_a_ENA_driver));

// Location: FF_X20_Y9_N3
dffeas Xin_Reg_a15_a_a6_a(
	.clk(Xin_Reg_a15_a_a6_a_CLK_driver),
	.d(Xin_Reg_a15_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(Xin_Reg_a15_a_a6_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a7_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a7_a_aq),
	.dataout(Xin_Reg_a15_a_a7_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a7_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a7_a_ENA_driver));

// Location: FF_X20_Y11_N7
dffeas Xin_Reg_a15_a_a7_a(
	.clk(Xin_Reg_a15_a_a7_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a15_a_a7_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Xin_Reg_a15_a_a7_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a11_a_D_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a11_a_afeeder_combout),
	.dataout(Xin_Reg_a15_a_a11_a_D_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a11_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a11_a_ENA_driver));

// Location: FF_X19_Y8_N31
dffeas Xin_Reg_a15_a_a11_a(
	.clk(Xin_Reg_a15_a_a11_a_CLK_driver),
	.d(Xin_Reg_a15_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(Xin_Reg_a15_a_a11_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a1_a_D_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a1_a_afeeder_combout),
	.dataout(Xin_Reg_a13_a_a1_a_D_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a1_a_CLRN_driver));

// Location: FF_X22_Y13_N9
dffeas Xin_Reg_a13_a_a1_a(
	.clk(Xin_Reg_a13_a_a1_a_CLK_driver),
	.d(Xin_Reg_a13_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a13_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a4_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a4_a_aq),
	.dataout(Xin_Reg_a13_a_a4_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N19
dffeas Xin_Reg_a13_a_a4_a(
	.clk(Xin_Reg_a13_a_a4_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a13_a_a4_a_ASDATA_driver),
	.clrn(Xin_Reg_a13_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a1_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a1_a_aq),
	.dataout(Xin_Reg_a15_a_a1_a_afeeder_DATAD_driver));

// Location: LCCOMB_X17_Y11_N4
cycloneive_lcell_comb Xin_Reg_a15_a_a1_a_afeeder(
// Equation(s):
// Xin_Reg_a15_a_a1_a_afeeder_combout = Xin_Reg_a14_a_a1_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a15_a_a1_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a15_a_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a15_a_a1_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a15_a_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a3_a_aq),
	.dataout(Xin_Reg_a15_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y9_N16
cycloneive_lcell_comb Xin_Reg_a15_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a15_a_a3_a_afeeder_combout = Xin_Reg_a14_a_a3_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a15_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a15_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a15_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a15_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a6_a_aq),
	.dataout(Xin_Reg_a15_a_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y9_N2
cycloneive_lcell_comb Xin_Reg_a15_a_a6_a_afeeder(
// Equation(s):
// Xin_Reg_a15_a_a6_a_afeeder_combout = Xin_Reg_a14_a_a6_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a15_a_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a15_a_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a15_a_a6_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a15_a_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a11_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a11_a_aq),
	.dataout(Xin_Reg_a15_a_a11_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y8_N30
cycloneive_lcell_comb Xin_Reg_a15_a_a11_a_afeeder(
// Equation(s):
// Xin_Reg_a15_a_a11_a_afeeder_combout = Xin_Reg_a14_a_a11_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a15_a_a11_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a15_a_a11_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a15_a_a11_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a15_a_a11_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a4_a_aq),
	.dataout(Xin_Reg_a14_a_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb Xin_Reg_a14_a_a4_a_afeeder(
// Equation(s):
// Xin_Reg_a14_a_a4_a_afeeder_combout = Xin_Reg_a13_a_a4_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a14_a_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a14_a_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a14_a_a4_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a14_a_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a7_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a7_a_aq),
	.dataout(Xin_Reg_a14_a_a7_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y11_N10
cycloneive_lcell_comb Xin_Reg_a14_a_a7_a_afeeder(
// Equation(s):
// Xin_Reg_a14_a_a7_a_afeeder_combout = Xin_Reg_a13_a_a7_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a14_a_a7_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a14_a_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a14_a_a7_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a14_a_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a1_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a1_a_aq),
	.dataout(Xin_Reg_a13_a_a1_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb Xin_Reg_a13_a_a1_a_afeeder(
// Equation(s):
// Xin_Reg_a13_a_a1_a_afeeder_combout = Xin_Reg_a12_a_a1_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a13_a_a1_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a13_a_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a13_a_a1_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a13_a_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Yout_a0_a_aoutput_I_routing_wire_inst (
	.datain(yout[0]),
	.dataout(Yout_a0_a_aoutput_I_driver));

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf Yout_a0_a_aoutput(
	.i(Yout_a0_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a0_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a0_a_aoutput.bus_hold = "false";
defparam Yout_a0_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a1_a_aoutput_I_routing_wire_inst (
	.datain(yout[1]),
	.dataout(Yout_a1_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf Yout_a1_a_aoutput(
	.i(Yout_a1_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a1_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a1_a_aoutput.bus_hold = "false";
defparam Yout_a1_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a2_a_aoutput_I_routing_wire_inst (
	.datain(yout[2]),
	.dataout(Yout_a2_a_aoutput_I_driver));

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf Yout_a2_a_aoutput(
	.i(Yout_a2_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a2_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a2_a_aoutput.bus_hold = "false";
defparam Yout_a2_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a3_a_aoutput_I_routing_wire_inst (
	.datain(yout[3]),
	.dataout(Yout_a3_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf Yout_a3_a_aoutput(
	.i(Yout_a3_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a3_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a3_a_aoutput.bus_hold = "false";
defparam Yout_a3_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a4_a_aoutput_I_routing_wire_inst (
	.datain(yout[4]),
	.dataout(Yout_a4_a_aoutput_I_driver));

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf Yout_a4_a_aoutput(
	.i(Yout_a4_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a4_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a4_a_aoutput.bus_hold = "false";
defparam Yout_a4_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a5_a_aoutput_I_routing_wire_inst (
	.datain(yout[5]),
	.dataout(Yout_a5_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf Yout_a5_a_aoutput(
	.i(Yout_a5_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a5_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a5_a_aoutput.bus_hold = "false";
defparam Yout_a5_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a6_a_aoutput_I_routing_wire_inst (
	.datain(yout[6]),
	.dataout(Yout_a6_a_aoutput_I_driver));

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf Yout_a6_a_aoutput(
	.i(Yout_a6_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a6_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a6_a_aoutput.bus_hold = "false";
defparam Yout_a6_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a7_a_aoutput_I_routing_wire_inst (
	.datain(yout[7]),
	.dataout(Yout_a7_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf Yout_a7_a_aoutput(
	.i(Yout_a7_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a7_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a7_a_aoutput.bus_hold = "false";
defparam Yout_a7_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a8_a_aoutput_I_routing_wire_inst (
	.datain(yout[8]),
	.dataout(Yout_a8_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf Yout_a8_a_aoutput(
	.i(Yout_a8_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a8_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a8_a_aoutput.bus_hold = "false";
defparam Yout_a8_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a9_a_aoutput_I_routing_wire_inst (
	.datain(yout[9]),
	.dataout(Yout_a9_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf Yout_a9_a_aoutput(
	.i(Yout_a9_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a9_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a9_a_aoutput.bus_hold = "false";
defparam Yout_a9_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a10_a_aoutput_I_routing_wire_inst (
	.datain(yout[10]),
	.dataout(Yout_a10_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf Yout_a10_a_aoutput(
	.i(Yout_a10_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a10_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a10_a_aoutput.bus_hold = "false";
defparam Yout_a10_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a11_a_aoutput_I_routing_wire_inst (
	.datain(yout[11]),
	.dataout(Yout_a11_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf Yout_a11_a_aoutput(
	.i(Yout_a11_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a11_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a11_a_aoutput.bus_hold = "false";
defparam Yout_a11_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a12_a_aoutput_I_routing_wire_inst (
	.datain(yout[12]),
	.dataout(Yout_a12_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf Yout_a12_a_aoutput(
	.i(Yout_a12_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a12_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a12_a_aoutput.bus_hold = "false";
defparam Yout_a12_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a13_a_aoutput_I_routing_wire_inst (
	.datain(yout[13]),
	.dataout(Yout_a13_a_aoutput_I_driver));

// Location: IOOBUF_X9_Y29_N2
cycloneive_io_obuf Yout_a13_a_aoutput(
	.i(Yout_a13_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a13_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a13_a_aoutput.bus_hold = "false";
defparam Yout_a13_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a14_a_aoutput_I_routing_wire_inst (
	.datain(yout[14]),
	.dataout(Yout_a14_a_aoutput_I_driver));

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf Yout_a14_a_aoutput(
	.i(Yout_a14_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a14_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a14_a_aoutput.bus_hold = "false";
defparam Yout_a14_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a15_a_aoutput_I_routing_wire_inst (
	.datain(yout[15]),
	.dataout(Yout_a15_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf Yout_a15_a_aoutput(
	.i(Yout_a15_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a15_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a15_a_aoutput.bus_hold = "false";
defparam Yout_a15_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a16_a_aoutput_I_routing_wire_inst (
	.datain(yout[16]),
	.dataout(Yout_a16_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y29_N23
cycloneive_io_obuf Yout_a16_a_aoutput(
	.i(Yout_a16_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a16_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a16_a_aoutput.bus_hold = "false";
defparam Yout_a16_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a17_a_aoutput_I_routing_wire_inst (
	.datain(yout[17]),
	.dataout(Yout_a17_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf Yout_a17_a_aoutput(
	.i(Yout_a17_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a17_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a17_a_aoutput.bus_hold = "false";
defparam Yout_a17_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a18_a_aoutput_I_routing_wire_inst (
	.datain(yout[18]),
	.dataout(Yout_a18_a_aoutput_I_driver));

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf Yout_a18_a_aoutput(
	.i(Yout_a18_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a18_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a18_a_aoutput.bus_hold = "false";
defparam Yout_a18_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a19_a_aoutput_I_routing_wire_inst (
	.datain(yout[19]),
	.dataout(Yout_a19_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf Yout_a19_a_aoutput(
	.i(Yout_a19_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a19_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a19_a_aoutput.bus_hold = "false";
defparam Yout_a19_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a20_a_aoutput_I_routing_wire_inst (
	.datain(yout[20]),
	.dataout(Yout_a20_a_aoutput_I_driver));

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf Yout_a20_a_aoutput(
	.i(Yout_a20_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a20_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a20_a_aoutput.bus_hold = "false";
defparam Yout_a20_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a21_a_aoutput_I_routing_wire_inst (
	.datain(yout[21]),
	.dataout(Yout_a21_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf Yout_a21_a_aoutput(
	.i(Yout_a21_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a21_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a21_a_aoutput.bus_hold = "false";
defparam Yout_a21_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a22_a_aoutput_I_routing_wire_inst (
	.datain(yout[22]),
	.dataout(Yout_a22_a_aoutput_I_driver));

// Location: IOOBUF_X41_Y13_N9
cycloneive_io_obuf Yout_a22_a_aoutput(
	.i(Yout_a22_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a22_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a22_a_aoutput.bus_hold = "false";
defparam Yout_a22_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a23_a_aoutput_I_routing_wire_inst (
	.datain(yout[23]),
	.dataout(Yout_a23_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf Yout_a23_a_aoutput(
	.i(Yout_a23_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a23_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a23_a_aoutput.bus_hold = "false";
defparam Yout_a23_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a24_a_aoutput_I_routing_wire_inst (
	.datain(yout[24]),
	.dataout(Yout_a24_a_aoutput_I_driver));

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf Yout_a24_a_aoutput(
	.i(Yout_a24_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a24_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a24_a_aoutput.bus_hold = "false";
defparam Yout_a24_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a25_a_aoutput_I_routing_wire_inst (
	.datain(yout[25]),
	.dataout(Yout_a25_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y13_N16
cycloneive_io_obuf Yout_a25_a_aoutput(
	.i(Yout_a25_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a25_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a25_a_aoutput.bus_hold = "false";
defparam Yout_a25_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a26_a_aoutput_I_routing_wire_inst (
	.datain(yout[26]),
	.dataout(Yout_a26_a_aoutput_I_driver));

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf Yout_a26_a_aoutput(
	.i(Yout_a26_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a26_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a26_a_aoutput.bus_hold = "false";
defparam Yout_a26_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a27_a_aoutput_I_routing_wire_inst (
	.datain(yout[27]),
	.dataout(Yout_a27_a_aoutput_I_driver));

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf Yout_a27_a_aoutput(
	.i(Yout_a27_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a27_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a27_a_aoutput.bus_hold = "false";
defparam Yout_a27_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire Yout_a28_a_aoutput_I_routing_wire_inst (
	.datain(yout[28]),
	.dataout(Yout_a28_a_aoutput_I_driver));

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf Yout_a28_a_aoutput(
	.i(Yout_a28_a_aoutput_I_driver),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Yout_a28_a_aoutput_o),
	.obar());
// synopsys translate_off
defparam Yout_a28_a_aoutput.bus_hold = "false";
defparam Yout_a28_a_aoutput.open_drain_output = "false";
// synopsys translate_on

cycloneive_routing_wire clk_ainput_I_routing_wire_inst (
	.datain(clk),
	.dataout(clk_ainput_I_driver));

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf clk_ainput(
	.i(clk_ainput_I_driver),
	.ibar(gnd),
	.o(clk_ainput_o));
// synopsys translate_off
defparam clk_ainput.bus_hold = "false";
defparam clk_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire clk_ainputclkctrl_INCLK_a0_a_routing_wire_inst (
	.datain(clk_ainput_o),
	.dataout(clk_ainputclkctrl_INCLK_bus[0]));

cycloneive_routing_wire clk_ainputclkctrl_INCLK_a1_a_routing_wire_inst (
	.datain(vcc),
	.dataout(clk_ainputclkctrl_INCLK_bus[1]));

cycloneive_routing_wire clk_ainputclkctrl_INCLK_a2_a_routing_wire_inst (
	.datain(vcc),
	.dataout(clk_ainputclkctrl_INCLK_bus[2]));

cycloneive_routing_wire clk_ainputclkctrl_INCLK_a3_a_routing_wire_inst (
	.datain(vcc),
	.dataout(clk_ainputclkctrl_INCLK_bus[3]));

// Location: CLKCTRL_G2
cycloneive_clkctrl clk_ainputclkctrl(
	.ena(vcc),
	.inclk(clk_ainputclkctrl_INCLK_bus),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(clk_ainputclkctrl_outclk));
// synopsys translate_off
defparam clk_ainputclkctrl.clock_type = "global clock";
defparam clk_ainputclkctrl.ena_register_mode = "none";
// synopsys translate_on

cycloneive_routing_wire Xin_a1_a_ainput_I_routing_wire_inst (
	.datain(Xin[1]),
	.dataout(Xin_a1_a_ainput_I_driver));

// Location: IOIBUF_X23_Y0_N22
cycloneive_io_ibuf Xin_a1_a_ainput(
	.i(Xin_a1_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a1_a_ainput_o));
// synopsys translate_off
defparam Xin_a1_a_ainput.bus_hold = "false";
defparam Xin_a1_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire rst_ainput_I_routing_wire_inst (
	.datain(rst),
	.dataout(rst_ainput_I_driver));

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf rst_ainput(
	.i(rst_ainput_I_driver),
	.ibar(gnd),
	.o(rst_ainput_o));
// synopsys translate_off
defparam rst_ainput.bus_hold = "false";
defparam rst_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire rst_ainputclkctrl_INCLK_a0_a_routing_wire_inst (
	.datain(rst_ainput_o),
	.dataout(rst_ainputclkctrl_INCLK_bus[0]));

cycloneive_routing_wire rst_ainputclkctrl_INCLK_a1_a_routing_wire_inst (
	.datain(vcc),
	.dataout(rst_ainputclkctrl_INCLK_bus[1]));

cycloneive_routing_wire rst_ainputclkctrl_INCLK_a2_a_routing_wire_inst (
	.datain(vcc),
	.dataout(rst_ainputclkctrl_INCLK_bus[2]));

cycloneive_routing_wire rst_ainputclkctrl_INCLK_a3_a_routing_wire_inst (
	.datain(vcc),
	.dataout(rst_ainputclkctrl_INCLK_bus[3]));

// Location: CLKCTRL_G4
cycloneive_clkctrl rst_ainputclkctrl(
	.ena(vcc),
	.inclk(rst_ainputclkctrl_INCLK_bus),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(rst_ainputclkctrl_outclk));
// synopsys translate_off
defparam rst_ainputclkctrl.clock_type = "global clock";
defparam rst_ainputclkctrl.ena_register_mode = "none";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a1_a_ASDATA_routing_wire_inst (
	.datain(Xin_a1_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a1_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a1_a_CLRN_driver));

// Location: FF_X20_Y8_N11
dffeas Xin_Reg_a0_a_a1_a(
	.clk(Xin_Reg_a0_a_a1_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a0_a_a1_a_ASDATA_driver),
	.clrn(Xin_Reg_a0_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a1_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a1_a_aq),
	.dataout(Xin_Reg_a1_a_a1_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y8_N0
cycloneive_lcell_comb Xin_Reg_a1_a_a1_a_afeeder(
// Equation(s):
// Xin_Reg_a1_a_a1_a_afeeder_combout = Xin_Reg_a0_a_a1_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a1_a_a1_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a1_a_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a1_a_a1_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a1_a_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a1_a_D_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a1_a_afeeder_combout),
	.dataout(Xin_Reg_a1_a_a1_a_D_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a1_a_CLRN_driver));

// Location: FF_X20_Y8_N1
dffeas Xin_Reg_a1_a_a1_a(
	.clk(Xin_Reg_a1_a_a1_a_CLK_driver),
	.d(Xin_Reg_a1_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a1_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a1_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a1_a_aq),
	.dataout(Xin_Reg_a2_a_a1_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb Xin_Reg_a2_a_a1_a_afeeder(
// Equation(s):
// Xin_Reg_a2_a_a1_a_afeeder_combout = Xin_Reg_a1_a_a1_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a2_a_a1_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a2_a_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a2_a_a1_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a2_a_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a1_a_D_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a1_a_afeeder_combout),
	.dataout(Xin_Reg_a2_a_a1_a_D_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a1_a_CLRN_driver));

// Location: FF_X19_Y9_N3
dffeas Xin_Reg_a2_a_a1_a(
	.clk(Xin_Reg_a2_a_a1_a_CLK_driver),
	.d(Xin_Reg_a2_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a2_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a0_a_ainput_I_routing_wire_inst (
	.datain(Xin[0]),
	.dataout(Xin_a0_a_ainput_I_driver));

// Location: IOIBUF_X0_Y14_N22
cycloneive_io_ibuf Xin_a0_a_ainput(
	.i(Xin_a0_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a0_a_ainput_o));
// synopsys translate_off
defparam Xin_a0_a_ainput.bus_hold = "false";
defparam Xin_a0_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_a0_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N20
cycloneive_lcell_comb Xin_Reg_a0_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a0_a_a0_a_afeeder_combout = Xin_a0_a_ainput_o

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a0_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a0_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a0_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a0_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a0_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N21
dffeas Xin_Reg_a0_a_a0_a(
	.clk(Xin_Reg_a0_a_a0_a_CLK_driver),
	.d(Xin_Reg_a0_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a0_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a0_a_aq),
	.dataout(Xin_Reg_a1_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N0
cycloneive_lcell_comb Xin_Reg_a1_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a1_a_a0_a_afeeder_combout = Xin_Reg_a0_a_a0_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a1_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a1_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a1_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a1_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a1_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N1
dffeas Xin_Reg_a1_a_a0_a(
	.clk(Xin_Reg_a1_a_a0_a_CLK_driver),
	.d(Xin_Reg_a1_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a1_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a0_a_aq),
	.dataout(Xin_Reg_a2_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N8
cycloneive_lcell_comb Xin_Reg_a2_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a2_a_a0_a_afeeder_combout = Xin_Reg_a1_a_a0_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a2_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a2_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a2_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a2_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a2_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N9
dffeas Xin_Reg_a2_a_a0_a(
	.clk(Xin_Reg_a2_a_a0_a_CLK_driver),
	.d(Xin_Reg_a2_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a2_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a0_a_a156_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a0_a_aq),
	.dataout(Add_Reg_a2_a_a0_a_a156_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a0_a_a156_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a0_a_aq),
	.dataout(Add_Reg_a2_a_a0_a_a156_DATAB_driver));

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb Add_Reg_a2_a_a0_a_a156(
// Equation(s):
// Add_Reg_a2_a_a0_a_a156_combout = (Xin_Reg_a13_a_a0_a_aq & (Xin_Reg_a2_a_a0_a_aq $ (VCC))) # (!Xin_Reg_a13_a_a0_a_aq & (Xin_Reg_a2_a_a0_a_aq & VCC))
// Add_Reg_a2_a_a0_a_a157 = CARRY((Xin_Reg_a13_a_a0_a_aq & Xin_Reg_a2_a_a0_a_aq))

	.dataa(Add_Reg_a2_a_a0_a_a156_DATAA_driver),
	.datab(Add_Reg_a2_a_a0_a_a156_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add_Reg_a2_a_a0_a_a156_combout),
	.cout(Add_Reg_a2_a_a0_a_a157));
// synopsys translate_off
defparam Add_Reg_a2_a_a0_a_a156.lut_mask = 16'h6688;
defparam Add_Reg_a2_a_a0_a_a156.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a1_a_a158_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a1_a_aq),
	.dataout(Add_Reg_a2_a_a1_a_a158_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a1_a_a158_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a1_a_aq),
	.dataout(Add_Reg_a2_a_a1_a_a158_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a1_a_a158_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a0_a_a157),
	.dataout(Add_Reg_a2_a_a1_a_a158_CIN_driver));

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb Add_Reg_a2_a_a1_a_a158(
// Equation(s):
// Add_Reg_a2_a_a1_a_a158_combout = (Xin_Reg_a13_a_a1_a_aq & ((Xin_Reg_a2_a_a1_a_aq & (Add_Reg_a2_a_a0_a_a157 & VCC)) # (!Xin_Reg_a2_a_a1_a_aq & (!Add_Reg_a2_a_a0_a_a157)))) # (!Xin_Reg_a13_a_a1_a_aq & ((Xin_Reg_a2_a_a1_a_aq & (!Add_Reg_a2_a_a0_a_a157)) # 
// (!Xin_Reg_a2_a_a1_a_aq & ((Add_Reg_a2_a_a0_a_a157) # (GND)))))
// Add_Reg_a2_a_a1_a_a159 = CARRY((Xin_Reg_a13_a_a1_a_aq & (!Xin_Reg_a2_a_a1_a_aq & !Add_Reg_a2_a_a0_a_a157)) # (!Xin_Reg_a13_a_a1_a_aq & ((!Add_Reg_a2_a_a0_a_a157) # (!Xin_Reg_a2_a_a1_a_aq))))

	.dataa(Add_Reg_a2_a_a1_a_a158_DATAA_driver),
	.datab(Add_Reg_a2_a_a1_a_a158_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a1_a_a158_CIN_driver),
	.combout(Add_Reg_a2_a_a1_a_a158_combout),
	.cout(Add_Reg_a2_a_a1_a_a159));
// synopsys translate_off
defparam Add_Reg_a2_a_a1_a_a158.lut_mask = 16'h9617;
defparam Add_Reg_a2_a_a1_a_a158.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a1_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a1_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a1_a_a158_combout),
	.dataout(Add_Reg_a2_a_a1_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a1_a_CLRN_driver));

// Location: FF_X19_Y9_N9
dffeas Add_Reg_a2_a_a1_a(
	.clk(Add_Reg_a2_a_a1_a_CLK_driver),
	.d(Add_Reg_a2_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a1_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a2_a_ainput_I_routing_wire_inst (
	.datain(Xin[2]),
	.dataout(Xin_a2_a_ainput_I_driver));

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf Xin_a2_a_ainput(
	.i(Xin_a2_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a2_a_ainput_o));
// synopsys translate_off
defparam Xin_a2_a_ainput.bus_hold = "false";
defparam Xin_a2_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a2_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_a2_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a2_a_afeeder_DATAD_driver));

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb Xin_Reg_a0_a_a2_a_afeeder(
// Equation(s):
// Xin_Reg_a0_a_a2_a_afeeder_combout = Xin_a2_a_ainput_o

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a0_a_a2_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a0_a_a2_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a0_a_a2_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a0_a_a2_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a2_a_D_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a2_a_afeeder_combout),
	.dataout(Xin_Reg_a0_a_a2_a_D_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a2_a_CLRN_driver));

// Location: FF_X21_Y11_N27
dffeas Xin_Reg_a0_a_a2_a(
	.clk(Xin_Reg_a0_a_a2_a_CLK_driver),
	.d(Xin_Reg_a0_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a0_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a2_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a2_a_aq),
	.dataout(Xin_Reg_a1_a_a2_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a2_a_CLRN_driver));

// Location: FF_X21_Y11_N25
dffeas Xin_Reg_a1_a_a2_a(
	.clk(Xin_Reg_a1_a_a2_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a1_a_a2_a_ASDATA_driver),
	.clrn(Xin_Reg_a1_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a2_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a2_a_aq),
	.dataout(Xin_Reg_a2_a_a2_a_afeeder_DATAD_driver));

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb Xin_Reg_a2_a_a2_a_afeeder(
// Equation(s):
// Xin_Reg_a2_a_a2_a_afeeder_combout = Xin_Reg_a1_a_a2_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a2_a_a2_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a2_a_a2_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a2_a_a2_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a2_a_a2_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a2_a_D_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a2_a_afeeder_combout),
	.dataout(Xin_Reg_a2_a_a2_a_D_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a2_a_CLRN_driver));

// Location: FF_X21_Y11_N13
dffeas Xin_Reg_a2_a_a2_a(
	.clk(Xin_Reg_a2_a_a2_a_CLK_driver),
	.d(Xin_Reg_a2_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a2_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a2_a_a160_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a2_a_aq),
	.dataout(Add_Reg_a2_a_a2_a_a160_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a2_a_a160_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a2_a_aq),
	.dataout(Add_Reg_a2_a_a2_a_a160_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a2_a_a160_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a1_a_a159),
	.dataout(Add_Reg_a2_a_a2_a_a160_CIN_driver));

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb Add_Reg_a2_a_a2_a_a160(
// Equation(s):
// Add_Reg_a2_a_a2_a_a160_combout = ((Xin_Reg_a13_a_a2_a_aq $ (Xin_Reg_a2_a_a2_a_aq $ (!Add_Reg_a2_a_a1_a_a159)))) # (GND)
// Add_Reg_a2_a_a2_a_a161 = CARRY((Xin_Reg_a13_a_a2_a_aq & ((Xin_Reg_a2_a_a2_a_aq) # (!Add_Reg_a2_a_a1_a_a159))) # (!Xin_Reg_a13_a_a2_a_aq & (Xin_Reg_a2_a_a2_a_aq & !Add_Reg_a2_a_a1_a_a159)))

	.dataa(Add_Reg_a2_a_a2_a_a160_DATAA_driver),
	.datab(Add_Reg_a2_a_a2_a_a160_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a2_a_a160_CIN_driver),
	.combout(Add_Reg_a2_a_a2_a_a160_combout),
	.cout(Add_Reg_a2_a_a2_a_a161));
// synopsys translate_off
defparam Add_Reg_a2_a_a2_a_a160.lut_mask = 16'h698E;
defparam Add_Reg_a2_a_a2_a_a160.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a2_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a2_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a2_a_a160_combout),
	.dataout(Add_Reg_a2_a_a2_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a2_a_CLRN_driver));

// Location: FF_X19_Y9_N11
dffeas Add_Reg_a2_a_a2_a(
	.clk(Add_Reg_a2_a_a2_a_CLK_driver),
	.d(Add_Reg_a2_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a2_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a3_a_ainput_I_routing_wire_inst (
	.datain(Xin[3]),
	.dataout(Xin_a3_a_ainput_I_driver));

// Location: IOIBUF_X19_Y0_N1
cycloneive_io_ibuf Xin_a3_a_ainput(
	.i(Xin_a3_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a3_a_ainput_o));
// synopsys translate_off
defparam Xin_a3_a_ainput.bus_hold = "false";
defparam Xin_a3_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_a3_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y8_N0
cycloneive_lcell_comb Xin_Reg_a0_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a0_a_a3_a_afeeder_combout = Xin_a3_a_ainput_o

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a0_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a0_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a0_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a0_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a0_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a3_a_CLRN_driver));

// Location: FF_X19_Y8_N1
dffeas Xin_Reg_a0_a_a3_a(
	.clk(Xin_Reg_a0_a_a3_a_CLK_driver),
	.d(Xin_Reg_a0_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a0_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a3_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a3_a_aq),
	.dataout(Xin_Reg_a1_a_a3_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N1
dffeas Xin_Reg_a1_a_a3_a(
	.clk(Xin_Reg_a1_a_a3_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a1_a_a3_a_ASDATA_driver),
	.clrn(Xin_Reg_a1_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a3_a_aq),
	.dataout(Xin_Reg_a2_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb Xin_Reg_a2_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a2_a_a3_a_afeeder_combout = Xin_Reg_a1_a_a3_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a2_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a2_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a2_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a2_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a2_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N3
dffeas Xin_Reg_a2_a_a3_a(
	.clk(Xin_Reg_a2_a_a3_a_CLK_driver),
	.d(Xin_Reg_a2_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a2_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a3_a_a162_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a3_a_aq),
	.dataout(Add_Reg_a2_a_a3_a_a162_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a3_a_a162_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a3_a_aq),
	.dataout(Add_Reg_a2_a_a3_a_a162_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a3_a_a162_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a2_a_a161),
	.dataout(Add_Reg_a2_a_a3_a_a162_CIN_driver));

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb Add_Reg_a2_a_a3_a_a162(
// Equation(s):
// Add_Reg_a2_a_a3_a_a162_combout = (Xin_Reg_a13_a_a3_a_aq & ((Xin_Reg_a2_a_a3_a_aq & (Add_Reg_a2_a_a2_a_a161 & VCC)) # (!Xin_Reg_a2_a_a3_a_aq & (!Add_Reg_a2_a_a2_a_a161)))) # (!Xin_Reg_a13_a_a3_a_aq & ((Xin_Reg_a2_a_a3_a_aq & (!Add_Reg_a2_a_a2_a_a161)) # 
// (!Xin_Reg_a2_a_a3_a_aq & ((Add_Reg_a2_a_a2_a_a161) # (GND)))))
// Add_Reg_a2_a_a3_a_a163 = CARRY((Xin_Reg_a13_a_a3_a_aq & (!Xin_Reg_a2_a_a3_a_aq & !Add_Reg_a2_a_a2_a_a161)) # (!Xin_Reg_a13_a_a3_a_aq & ((!Add_Reg_a2_a_a2_a_a161) # (!Xin_Reg_a2_a_a3_a_aq))))

	.dataa(Add_Reg_a2_a_a3_a_a162_DATAA_driver),
	.datab(Add_Reg_a2_a_a3_a_a162_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a3_a_a162_CIN_driver),
	.combout(Add_Reg_a2_a_a3_a_a162_combout),
	.cout(Add_Reg_a2_a_a3_a_a163));
// synopsys translate_off
defparam Add_Reg_a2_a_a3_a_a162.lut_mask = 16'h9617;
defparam Add_Reg_a2_a_a3_a_a162.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a3_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a3_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a3_a_a162_combout),
	.dataout(Add_Reg_a2_a_a3_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a3_a_CLRN_driver));

// Location: FF_X19_Y9_N13
dffeas Add_Reg_a2_a_a3_a(
	.clk(Add_Reg_a2_a_a3_a_CLK_driver),
	.d(Add_Reg_a2_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a3_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a4_a_ainput_I_routing_wire_inst (
	.datain(Xin[4]),
	.dataout(Xin_a4_a_ainput_I_driver));

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf Xin_a4_a_ainput(
	.i(Xin_a4_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a4_a_ainput_o));
// synopsys translate_off
defparam Xin_a4_a_ainput.bus_hold = "false";
defparam Xin_a4_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_a4_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb Xin_Reg_a0_a_a4_a_afeeder(
// Equation(s):
// Xin_Reg_a0_a_a4_a_afeeder_combout = Xin_a4_a_ainput_o

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a0_a_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a0_a_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a0_a_a4_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a0_a_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a4_a_D_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a4_a_afeeder_combout),
	.dataout(Xin_Reg_a0_a_a4_a_D_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N29
dffeas Xin_Reg_a0_a_a4_a(
	.clk(Xin_Reg_a0_a_a4_a_CLK_driver),
	.d(Xin_Reg_a0_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a0_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a4_a_aq),
	.dataout(Xin_Reg_a1_a_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb Xin_Reg_a1_a_a4_a_afeeder(
// Equation(s):
// Xin_Reg_a1_a_a4_a_afeeder_combout = Xin_Reg_a0_a_a4_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a1_a_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a1_a_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a1_a_a4_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a1_a_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a4_a_D_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a4_a_afeeder_combout),
	.dataout(Xin_Reg_a1_a_a4_a_D_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N17
dffeas Xin_Reg_a1_a_a4_a(
	.clk(Xin_Reg_a1_a_a4_a_CLK_driver),
	.d(Xin_Reg_a1_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a1_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a4_a_aq),
	.dataout(Xin_Reg_a2_a_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb Xin_Reg_a2_a_a4_a_afeeder(
// Equation(s):
// Xin_Reg_a2_a_a4_a_afeeder_combout = Xin_Reg_a1_a_a4_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a2_a_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a2_a_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a2_a_a4_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a2_a_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a4_a_D_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a4_a_afeeder_combout),
	.dataout(Xin_Reg_a2_a_a4_a_D_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N9
dffeas Xin_Reg_a2_a_a4_a(
	.clk(Xin_Reg_a2_a_a4_a_CLK_driver),
	.d(Xin_Reg_a2_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a2_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a4_a_a164_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a4_a_aq),
	.dataout(Add_Reg_a2_a_a4_a_a164_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a4_a_a164_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a4_a_aq),
	.dataout(Add_Reg_a2_a_a4_a_a164_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a4_a_a164_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a3_a_a163),
	.dataout(Add_Reg_a2_a_a4_a_a164_CIN_driver));

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb Add_Reg_a2_a_a4_a_a164(
// Equation(s):
// Add_Reg_a2_a_a4_a_a164_combout = ((Xin_Reg_a13_a_a4_a_aq $ (Xin_Reg_a2_a_a4_a_aq $ (!Add_Reg_a2_a_a3_a_a163)))) # (GND)
// Add_Reg_a2_a_a4_a_a165 = CARRY((Xin_Reg_a13_a_a4_a_aq & ((Xin_Reg_a2_a_a4_a_aq) # (!Add_Reg_a2_a_a3_a_a163))) # (!Xin_Reg_a13_a_a4_a_aq & (Xin_Reg_a2_a_a4_a_aq & !Add_Reg_a2_a_a3_a_a163)))

	.dataa(Add_Reg_a2_a_a4_a_a164_DATAA_driver),
	.datab(Add_Reg_a2_a_a4_a_a164_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a4_a_a164_CIN_driver),
	.combout(Add_Reg_a2_a_a4_a_a164_combout),
	.cout(Add_Reg_a2_a_a4_a_a165));
// synopsys translate_off
defparam Add_Reg_a2_a_a4_a_a164.lut_mask = 16'h698E;
defparam Add_Reg_a2_a_a4_a_a164.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a4_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a4_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a4_a_a164_combout),
	.dataout(Add_Reg_a2_a_a4_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a4_a_CLRN_driver));

// Location: FF_X19_Y9_N15
dffeas Add_Reg_a2_a_a4_a(
	.clk(Add_Reg_a2_a_a4_a_CLK_driver),
	.d(Add_Reg_a2_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a4_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a5_a_ainput_I_routing_wire_inst (
	.datain(Xin[5]),
	.dataout(Xin_a5_a_ainput_I_driver));

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf Xin_a5_a_ainput(
	.i(Xin_a5_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a5_a_ainput_o));
// synopsys translate_off
defparam Xin_a5_a_ainput.bus_hold = "false";
defparam Xin_a5_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a5_a_ASDATA_routing_wire_inst (
	.datain(Xin_a5_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a5_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a5_a_CLRN_driver));

// Location: FF_X23_Y11_N19
dffeas Xin_Reg_a0_a_a5_a(
	.clk(Xin_Reg_a0_a_a5_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a0_a_a5_a_ASDATA_driver),
	.clrn(Xin_Reg_a0_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a5_a_aq),
	.dataout(Xin_Reg_a1_a_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb Xin_Reg_a1_a_a5_a_afeeder(
// Equation(s):
// Xin_Reg_a1_a_a5_a_afeeder_combout = Xin_Reg_a0_a_a5_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a1_a_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a1_a_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a1_a_a5_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a1_a_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a5_a_D_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a5_a_afeeder_combout),
	.dataout(Xin_Reg_a1_a_a5_a_D_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a5_a_CLRN_driver));

// Location: FF_X23_Y11_N25
dffeas Xin_Reg_a1_a_a5_a(
	.clk(Xin_Reg_a1_a_a5_a_CLK_driver),
	.d(Xin_Reg_a1_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a1_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a5_a_aq),
	.dataout(Xin_Reg_a2_a_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb Xin_Reg_a2_a_a5_a_afeeder(
// Equation(s):
// Xin_Reg_a2_a_a5_a_afeeder_combout = Xin_Reg_a1_a_a5_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a2_a_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a2_a_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a2_a_a5_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a2_a_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a5_a_D_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a5_a_afeeder_combout),
	.dataout(Xin_Reg_a2_a_a5_a_D_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a5_a_CLRN_driver));

// Location: FF_X23_Y11_N13
dffeas Xin_Reg_a2_a_a5_a(
	.clk(Xin_Reg_a2_a_a5_a_CLK_driver),
	.d(Xin_Reg_a2_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a2_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a5_a_a166_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a5_a_aq),
	.dataout(Add_Reg_a2_a_a5_a_a166_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a5_a_a166_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a5_a_aq),
	.dataout(Add_Reg_a2_a_a5_a_a166_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a5_a_a166_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a4_a_a165),
	.dataout(Add_Reg_a2_a_a5_a_a166_CIN_driver));

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb Add_Reg_a2_a_a5_a_a166(
// Equation(s):
// Add_Reg_a2_a_a5_a_a166_combout = (Xin_Reg_a13_a_a5_a_aq & ((Xin_Reg_a2_a_a5_a_aq & (Add_Reg_a2_a_a4_a_a165 & VCC)) # (!Xin_Reg_a2_a_a5_a_aq & (!Add_Reg_a2_a_a4_a_a165)))) # (!Xin_Reg_a13_a_a5_a_aq & ((Xin_Reg_a2_a_a5_a_aq & (!Add_Reg_a2_a_a4_a_a165)) # 
// (!Xin_Reg_a2_a_a5_a_aq & ((Add_Reg_a2_a_a4_a_a165) # (GND)))))
// Add_Reg_a2_a_a5_a_a167 = CARRY((Xin_Reg_a13_a_a5_a_aq & (!Xin_Reg_a2_a_a5_a_aq & !Add_Reg_a2_a_a4_a_a165)) # (!Xin_Reg_a13_a_a5_a_aq & ((!Add_Reg_a2_a_a4_a_a165) # (!Xin_Reg_a2_a_a5_a_aq))))

	.dataa(Add_Reg_a2_a_a5_a_a166_DATAA_driver),
	.datab(Add_Reg_a2_a_a5_a_a166_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a5_a_a166_CIN_driver),
	.combout(Add_Reg_a2_a_a5_a_a166_combout),
	.cout(Add_Reg_a2_a_a5_a_a167));
// synopsys translate_off
defparam Add_Reg_a2_a_a5_a_a166.lut_mask = 16'h9617;
defparam Add_Reg_a2_a_a5_a_a166.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a5_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a5_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a5_a_a166_combout),
	.dataout(Add_Reg_a2_a_a5_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a5_a_CLRN_driver));

// Location: FF_X19_Y9_N17
dffeas Add_Reg_a2_a_a5_a(
	.clk(Add_Reg_a2_a_a5_a_CLK_driver),
	.d(Add_Reg_a2_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a5_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a6_a_ainput_I_routing_wire_inst (
	.datain(Xin[6]),
	.dataout(Xin_a6_a_ainput_I_driver));

// Location: IOIBUF_X23_Y29_N8
cycloneive_io_ibuf Xin_a6_a_ainput(
	.i(Xin_a6_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a6_a_ainput_o));
// synopsys translate_off
defparam Xin_a6_a_ainput.bus_hold = "false";
defparam Xin_a6_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a6_a_ASDATA_routing_wire_inst (
	.datain(Xin_a6_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a6_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N3
dffeas Xin_Reg_a0_a_a6_a(
	.clk(Xin_Reg_a0_a_a6_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a0_a_a6_a_ASDATA_driver),
	.clrn(Xin_Reg_a0_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a6_a_aq),
	.dataout(Xin_Reg_a1_a_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb Xin_Reg_a1_a_a6_a_afeeder(
// Equation(s):
// Xin_Reg_a1_a_a6_a_afeeder_combout = Xin_Reg_a0_a_a6_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a1_a_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a1_a_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a1_a_a6_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a1_a_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a6_a_D_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a6_a_afeeder_combout),
	.dataout(Xin_Reg_a1_a_a6_a_D_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N9
dffeas Xin_Reg_a1_a_a6_a(
	.clk(Xin_Reg_a1_a_a6_a_CLK_driver),
	.d(Xin_Reg_a1_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a1_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a6_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a6_a_aq),
	.dataout(Xin_Reg_a2_a_a6_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N13
dffeas Xin_Reg_a2_a_a6_a(
	.clk(Xin_Reg_a2_a_a6_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a2_a_a6_a_ASDATA_driver),
	.clrn(Xin_Reg_a2_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a6_a_aq),
	.dataout(Xin_Reg_a3_a_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb Xin_Reg_a3_a_a6_a_afeeder(
// Equation(s):
// Xin_Reg_a3_a_a6_a_afeeder_combout = Xin_Reg_a2_a_a6_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a3_a_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a3_a_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a3_a_a6_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a3_a_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a6_a_D_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a6_a_afeeder_combout),
	.dataout(Xin_Reg_a3_a_a6_a_D_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N23
dffeas Xin_Reg_a3_a_a6_a(
	.clk(Xin_Reg_a3_a_a6_a_CLK_driver),
	.d(Xin_Reg_a3_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a3_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a6_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a6_a_aq),
	.dataout(Xin_Reg_a4_a_a6_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N31
dffeas Xin_Reg_a4_a_a6_a(
	.clk(Xin_Reg_a4_a_a6_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a4_a_a6_a_ASDATA_driver),
	.clrn(Xin_Reg_a4_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a6_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a6_a_aq),
	.dataout(Xin_Reg_a5_a_a6_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N27
dffeas Xin_Reg_a5_a_a6_a(
	.clk(Xin_Reg_a5_a_a6_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a5_a_a6_a_ASDATA_driver),
	.clrn(Xin_Reg_a5_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a6_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a6_a_aq),
	.dataout(Xin_Reg_a6_a_a6_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N15
dffeas Xin_Reg_a6_a_a6_a(
	.clk(Xin_Reg_a6_a_a6_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a6_a_a6_a_ASDATA_driver),
	.clrn(Xin_Reg_a6_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a6_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a6_a_aq),
	.dataout(Xin_Reg_a7_a_a6_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N11
dffeas Xin_Reg_a7_a_a6_a(
	.clk(Xin_Reg_a7_a_a6_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a7_a_a6_a_ASDATA_driver),
	.clrn(Xin_Reg_a7_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a6_a_aq),
	.dataout(Xin_Reg_a8_a_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb Xin_Reg_a8_a_a6_a_afeeder(
// Equation(s):
// Xin_Reg_a8_a_a6_a_afeeder_combout = Xin_Reg_a7_a_a6_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a8_a_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a8_a_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a8_a_a6_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a8_a_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a6_a_D_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a6_a_afeeder_combout),
	.dataout(Xin_Reg_a8_a_a6_a_D_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N29
dffeas Xin_Reg_a8_a_a6_a(
	.clk(Xin_Reg_a8_a_a6_a_CLK_driver),
	.d(Xin_Reg_a8_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a8_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a6_a_aq),
	.dataout(Xin_Reg_a9_a_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb Xin_Reg_a9_a_a6_a_afeeder(
// Equation(s):
// Xin_Reg_a9_a_a6_a_afeeder_combout = Xin_Reg_a8_a_a6_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a9_a_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a9_a_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a9_a_a6_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a9_a_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a6_a_D_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a6_a_afeeder_combout),
	.dataout(Xin_Reg_a9_a_a6_a_D_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N25
dffeas Xin_Reg_a9_a_a6_a(
	.clk(Xin_Reg_a9_a_a6_a_CLK_driver),
	.d(Xin_Reg_a9_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a9_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a6_a_aq),
	.dataout(Xin_Reg_a10_a_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb Xin_Reg_a10_a_a6_a_afeeder(
// Equation(s):
// Xin_Reg_a10_a_a6_a_afeeder_combout = Xin_Reg_a9_a_a6_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a10_a_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a10_a_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a10_a_a6_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a10_a_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a6_a_D_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a6_a_afeeder_combout),
	.dataout(Xin_Reg_a10_a_a6_a_D_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N21
dffeas Xin_Reg_a10_a_a6_a(
	.clk(Xin_Reg_a10_a_a6_a_CLK_driver),
	.d(Xin_Reg_a10_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a10_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a6_a_aq),
	.dataout(Xin_Reg_a11_a_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb Xin_Reg_a11_a_a6_a_afeeder(
// Equation(s):
// Xin_Reg_a11_a_a6_a_afeeder_combout = Xin_Reg_a10_a_a6_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a11_a_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a11_a_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a11_a_a6_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a11_a_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a6_a_D_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a6_a_afeeder_combout),
	.dataout(Xin_Reg_a11_a_a6_a_D_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N17
dffeas Xin_Reg_a11_a_a6_a(
	.clk(Xin_Reg_a11_a_a6_a_CLK_driver),
	.d(Xin_Reg_a11_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a11_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a6_a_aq),
	.dataout(Xin_Reg_a12_a_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb Xin_Reg_a12_a_a6_a_afeeder(
// Equation(s):
// Xin_Reg_a12_a_a6_a_afeeder_combout = Xin_Reg_a11_a_a6_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a12_a_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a12_a_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a12_a_a6_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a12_a_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a6_a_D_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a6_a_afeeder_combout),
	.dataout(Xin_Reg_a12_a_a6_a_D_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a6_a_CLRN_driver));

// Location: FF_X22_Y12_N1
dffeas Xin_Reg_a12_a_a6_a(
	.clk(Xin_Reg_a12_a_a6_a_CLK_driver),
	.d(Xin_Reg_a12_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a12_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a6_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a6_a_aq),
	.dataout(Xin_Reg_a13_a_a6_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a6_a_CLRN_driver));

// Location: FF_X20_Y9_N25
dffeas Xin_Reg_a13_a_a6_a(
	.clk(Xin_Reg_a13_a_a6_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a13_a_a6_a_ASDATA_driver),
	.clrn(Xin_Reg_a13_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a6_a_a168_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a6_a_aq),
	.dataout(Add_Reg_a2_a_a6_a_a168_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a6_a_a168_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a6_a_aq),
	.dataout(Add_Reg_a2_a_a6_a_a168_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a6_a_a168_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a5_a_a167),
	.dataout(Add_Reg_a2_a_a6_a_a168_CIN_driver));

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb Add_Reg_a2_a_a6_a_a168(
// Equation(s):
// Add_Reg_a2_a_a6_a_a168_combout = ((Xin_Reg_a2_a_a6_a_aq $ (Xin_Reg_a13_a_a6_a_aq $ (!Add_Reg_a2_a_a5_a_a167)))) # (GND)
// Add_Reg_a2_a_a6_a_a169 = CARRY((Xin_Reg_a2_a_a6_a_aq & ((Xin_Reg_a13_a_a6_a_aq) # (!Add_Reg_a2_a_a5_a_a167))) # (!Xin_Reg_a2_a_a6_a_aq & (Xin_Reg_a13_a_a6_a_aq & !Add_Reg_a2_a_a5_a_a167)))

	.dataa(Add_Reg_a2_a_a6_a_a168_DATAA_driver),
	.datab(Add_Reg_a2_a_a6_a_a168_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a6_a_a168_CIN_driver),
	.combout(Add_Reg_a2_a_a6_a_a168_combout),
	.cout(Add_Reg_a2_a_a6_a_a169));
// synopsys translate_off
defparam Add_Reg_a2_a_a6_a_a168.lut_mask = 16'h698E;
defparam Add_Reg_a2_a_a6_a_a168.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a6_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a6_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a6_a_a168_combout),
	.dataout(Add_Reg_a2_a_a6_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a6_a_CLRN_driver));

// Location: FF_X19_Y9_N19
dffeas Add_Reg_a2_a_a6_a(
	.clk(Add_Reg_a2_a_a6_a_CLK_driver),
	.d(Add_Reg_a2_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a6_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a7_a_ainput_I_routing_wire_inst (
	.datain(Xin[7]),
	.dataout(Xin_a7_a_ainput_I_driver));

// Location: IOIBUF_X23_Y0_N29
cycloneive_io_ibuf Xin_a7_a_ainput(
	.i(Xin_a7_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a7_a_ainput_o));
// synopsys translate_off
defparam Xin_a7_a_ainput.bus_hold = "false";
defparam Xin_a7_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a7_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_a7_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a7_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y11_N20
cycloneive_lcell_comb Xin_Reg_a0_a_a7_a_afeeder(
// Equation(s):
// Xin_Reg_a0_a_a7_a_afeeder_combout = Xin_a7_a_ainput_o

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a0_a_a7_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a0_a_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a0_a_a7_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a0_a_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a7_a_D_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a7_a_afeeder_combout),
	.dataout(Xin_Reg_a0_a_a7_a_D_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N21
dffeas Xin_Reg_a0_a_a7_a(
	.clk(Xin_Reg_a0_a_a7_a_CLK_driver),
	.d(Xin_Reg_a0_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a0_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a7_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a7_a_aq),
	.dataout(Xin_Reg_a1_a_a7_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y11_N24
cycloneive_lcell_comb Xin_Reg_a1_a_a7_a_afeeder(
// Equation(s):
// Xin_Reg_a1_a_a7_a_afeeder_combout = Xin_Reg_a0_a_a7_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a1_a_a7_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a1_a_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a1_a_a7_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a1_a_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a7_a_D_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a7_a_afeeder_combout),
	.dataout(Xin_Reg_a1_a_a7_a_D_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N25
dffeas Xin_Reg_a1_a_a7_a(
	.clk(Xin_Reg_a1_a_a7_a_CLK_driver),
	.d(Xin_Reg_a1_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a1_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a7_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a7_a_aq),
	.dataout(Xin_Reg_a2_a_a7_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N17
dffeas Xin_Reg_a2_a_a7_a(
	.clk(Xin_Reg_a2_a_a7_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a2_a_a7_a_ASDATA_driver),
	.clrn(Xin_Reg_a2_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a7_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a7_a_aq),
	.dataout(Xin_Reg_a3_a_a7_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y11_N28
cycloneive_lcell_comb Xin_Reg_a3_a_a7_a_afeeder(
// Equation(s):
// Xin_Reg_a3_a_a7_a_afeeder_combout = Xin_Reg_a2_a_a7_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a3_a_a7_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a3_a_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a3_a_a7_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a3_a_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a7_a_D_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a7_a_afeeder_combout),
	.dataout(Xin_Reg_a3_a_a7_a_D_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N29
dffeas Xin_Reg_a3_a_a7_a(
	.clk(Xin_Reg_a3_a_a7_a_CLK_driver),
	.d(Xin_Reg_a3_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a3_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a7_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a7_a_aq),
	.dataout(Xin_Reg_a4_a_a7_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y11_N4
cycloneive_lcell_comb Xin_Reg_a4_a_a7_a_afeeder(
// Equation(s):
// Xin_Reg_a4_a_a7_a_afeeder_combout = Xin_Reg_a3_a_a7_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a4_a_a7_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a4_a_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a4_a_a7_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a4_a_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a7_a_D_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a7_a_afeeder_combout),
	.dataout(Xin_Reg_a4_a_a7_a_D_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N5
dffeas Xin_Reg_a4_a_a7_a(
	.clk(Xin_Reg_a4_a_a7_a_CLK_driver),
	.d(Xin_Reg_a4_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a4_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a7_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a7_a_aq),
	.dataout(Xin_Reg_a5_a_a7_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N9
dffeas Xin_Reg_a5_a_a7_a(
	.clk(Xin_Reg_a5_a_a7_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a5_a_a7_a_ASDATA_driver),
	.clrn(Xin_Reg_a5_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a7_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a7_a_aq),
	.dataout(Xin_Reg_a6_a_a7_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N13
dffeas Xin_Reg_a6_a_a7_a(
	.clk(Xin_Reg_a6_a_a7_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a6_a_a7_a_ASDATA_driver),
	.clrn(Xin_Reg_a6_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a7_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a7_a_aq),
	.dataout(Xin_Reg_a7_a_a7_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y11_N0
cycloneive_lcell_comb Xin_Reg_a7_a_a7_a_afeeder(
// Equation(s):
// Xin_Reg_a7_a_a7_a_afeeder_combout = Xin_Reg_a6_a_a7_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a7_a_a7_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a7_a_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a7_a_a7_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a7_a_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a7_a_D_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a7_a_afeeder_combout),
	.dataout(Xin_Reg_a7_a_a7_a_D_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N1
dffeas Xin_Reg_a7_a_a7_a(
	.clk(Xin_Reg_a7_a_a7_a_CLK_driver),
	.d(Xin_Reg_a7_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a7_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a7_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a7_a_aq),
	.dataout(Xin_Reg_a8_a_a7_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y11_N26
cycloneive_lcell_comb Xin_Reg_a8_a_a7_a_afeeder(
// Equation(s):
// Xin_Reg_a8_a_a7_a_afeeder_combout = Xin_Reg_a7_a_a7_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a8_a_a7_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a8_a_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a8_a_a7_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a8_a_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a7_a_D_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a7_a_afeeder_combout),
	.dataout(Xin_Reg_a8_a_a7_a_D_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N27
dffeas Xin_Reg_a8_a_a7_a(
	.clk(Xin_Reg_a8_a_a7_a_CLK_driver),
	.d(Xin_Reg_a8_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a8_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a7_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a7_a_aq),
	.dataout(Xin_Reg_a9_a_a7_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N15
dffeas Xin_Reg_a9_a_a7_a(
	.clk(Xin_Reg_a9_a_a7_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a9_a_a7_a_ASDATA_driver),
	.clrn(Xin_Reg_a9_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a7_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a7_a_aq),
	.dataout(Xin_Reg_a10_a_a7_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N19
dffeas Xin_Reg_a10_a_a7_a(
	.clk(Xin_Reg_a10_a_a7_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a10_a_a7_a_ASDATA_driver),
	.clrn(Xin_Reg_a10_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a7_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a7_a_aq),
	.dataout(Xin_Reg_a11_a_a7_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y11_N22
cycloneive_lcell_comb Xin_Reg_a11_a_a7_a_afeeder(
// Equation(s):
// Xin_Reg_a11_a_a7_a_afeeder_combout = Xin_Reg_a10_a_a7_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a11_a_a7_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a11_a_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a11_a_a7_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a11_a_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a7_a_D_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a7_a_afeeder_combout),
	.dataout(Xin_Reg_a11_a_a7_a_D_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N23
dffeas Xin_Reg_a11_a_a7_a(
	.clk(Xin_Reg_a11_a_a7_a_CLK_driver),
	.d(Xin_Reg_a11_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a11_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a7_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a7_a_aq),
	.dataout(Xin_Reg_a12_a_a7_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N31
dffeas Xin_Reg_a12_a_a7_a(
	.clk(Xin_Reg_a12_a_a7_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a12_a_a7_a_ASDATA_driver),
	.clrn(Xin_Reg_a12_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a7_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a7_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a7_a_aq),
	.dataout(Xin_Reg_a13_a_a7_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a7_a_CLRN_driver));

// Location: FF_X20_Y11_N3
dffeas Xin_Reg_a13_a_a7_a(
	.clk(Xin_Reg_a13_a_a7_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a13_a_a7_a_ASDATA_driver),
	.clrn(Xin_Reg_a13_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a7_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a7_a_a170_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a7_a_aq),
	.dataout(Add_Reg_a2_a_a7_a_a170_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a7_a_a170_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a7_a_aq),
	.dataout(Add_Reg_a2_a_a7_a_a170_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a7_a_a170_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a6_a_a169),
	.dataout(Add_Reg_a2_a_a7_a_a170_CIN_driver));

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb Add_Reg_a2_a_a7_a_a170(
// Equation(s):
// Add_Reg_a2_a_a7_a_a170_combout = (Xin_Reg_a2_a_a7_a_aq & ((Xin_Reg_a13_a_a7_a_aq & (Add_Reg_a2_a_a6_a_a169 & VCC)) # (!Xin_Reg_a13_a_a7_a_aq & (!Add_Reg_a2_a_a6_a_a169)))) # (!Xin_Reg_a2_a_a7_a_aq & ((Xin_Reg_a13_a_a7_a_aq & (!Add_Reg_a2_a_a6_a_a169)) # 
// (!Xin_Reg_a13_a_a7_a_aq & ((Add_Reg_a2_a_a6_a_a169) # (GND)))))
// Add_Reg_a2_a_a7_a_a171 = CARRY((Xin_Reg_a2_a_a7_a_aq & (!Xin_Reg_a13_a_a7_a_aq & !Add_Reg_a2_a_a6_a_a169)) # (!Xin_Reg_a2_a_a7_a_aq & ((!Add_Reg_a2_a_a6_a_a169) # (!Xin_Reg_a13_a_a7_a_aq))))

	.dataa(Add_Reg_a2_a_a7_a_a170_DATAA_driver),
	.datab(Add_Reg_a2_a_a7_a_a170_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a7_a_a170_CIN_driver),
	.combout(Add_Reg_a2_a_a7_a_a170_combout),
	.cout(Add_Reg_a2_a_a7_a_a171));
// synopsys translate_off
defparam Add_Reg_a2_a_a7_a_a170.lut_mask = 16'h9617;
defparam Add_Reg_a2_a_a7_a_a170.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a7_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a7_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a7_a_a170_combout),
	.dataout(Add_Reg_a2_a_a7_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a7_a_CLRN_driver));

// Location: FF_X19_Y9_N21
dffeas Add_Reg_a2_a_a7_a(
	.clk(Add_Reg_a2_a_a7_a_CLK_driver),
	.d(Add_Reg_a2_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a7_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a8_a_ainput_I_routing_wire_inst (
	.datain(Xin[8]),
	.dataout(Xin_a8_a_ainput_I_driver));

// Location: IOIBUF_X19_Y0_N8
cycloneive_io_ibuf Xin_a8_a_ainput(
	.i(Xin_a8_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a8_a_ainput_o));
// synopsys translate_off
defparam Xin_a8_a_ainput.bus_hold = "false";
defparam Xin_a8_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a8_a_ASDATA_routing_wire_inst (
	.datain(Xin_a8_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a8_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N21
dffeas Xin_Reg_a0_a_a8_a(
	.clk(Xin_Reg_a0_a_a8_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a0_a_a8_a_ASDATA_driver),
	.clrn(Xin_Reg_a0_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a8_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a8_a_aq),
	.dataout(Xin_Reg_a1_a_a8_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y12_N0
cycloneive_lcell_comb Xin_Reg_a1_a_a8_a_afeeder(
// Equation(s):
// Xin_Reg_a1_a_a8_a_afeeder_combout = Xin_Reg_a0_a_a8_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a1_a_a8_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a1_a_a8_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a1_a_a8_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a1_a_a8_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a8_a_D_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a8_a_afeeder_combout),
	.dataout(Xin_Reg_a1_a_a8_a_D_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N1
dffeas Xin_Reg_a1_a_a8_a(
	.clk(Xin_Reg_a1_a_a8_a_CLK_driver),
	.d(Xin_Reg_a1_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a1_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a8_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a8_a_aq),
	.dataout(Xin_Reg_a2_a_a8_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y12_N24
cycloneive_lcell_comb Xin_Reg_a2_a_a8_a_afeeder(
// Equation(s):
// Xin_Reg_a2_a_a8_a_afeeder_combout = Xin_Reg_a1_a_a8_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a2_a_a8_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a2_a_a8_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a2_a_a8_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a2_a_a8_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a8_a_D_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a8_a_afeeder_combout),
	.dataout(Xin_Reg_a2_a_a8_a_D_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N25
dffeas Xin_Reg_a2_a_a8_a(
	.clk(Xin_Reg_a2_a_a8_a_CLK_driver),
	.d(Xin_Reg_a2_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a2_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a8_a_a172_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a8_a_aq),
	.dataout(Add_Reg_a2_a_a8_a_a172_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a8_a_a172_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a8_a_aq),
	.dataout(Add_Reg_a2_a_a8_a_a172_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a8_a_a172_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a7_a_a171),
	.dataout(Add_Reg_a2_a_a8_a_a172_CIN_driver));

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb Add_Reg_a2_a_a8_a_a172(
// Equation(s):
// Add_Reg_a2_a_a8_a_a172_combout = ((Xin_Reg_a13_a_a8_a_aq $ (Xin_Reg_a2_a_a8_a_aq $ (!Add_Reg_a2_a_a7_a_a171)))) # (GND)
// Add_Reg_a2_a_a8_a_a173 = CARRY((Xin_Reg_a13_a_a8_a_aq & ((Xin_Reg_a2_a_a8_a_aq) # (!Add_Reg_a2_a_a7_a_a171))) # (!Xin_Reg_a13_a_a8_a_aq & (Xin_Reg_a2_a_a8_a_aq & !Add_Reg_a2_a_a7_a_a171)))

	.dataa(Add_Reg_a2_a_a8_a_a172_DATAA_driver),
	.datab(Add_Reg_a2_a_a8_a_a172_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a8_a_a172_CIN_driver),
	.combout(Add_Reg_a2_a_a8_a_a172_combout),
	.cout(Add_Reg_a2_a_a8_a_a173));
// synopsys translate_off
defparam Add_Reg_a2_a_a8_a_a172.lut_mask = 16'h698E;
defparam Add_Reg_a2_a_a8_a_a172.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a8_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a8_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a8_a_a172_combout),
	.dataout(Add_Reg_a2_a_a8_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a8_a_CLRN_driver));

// Location: FF_X19_Y9_N23
dffeas Add_Reg_a2_a_a8_a(
	.clk(Add_Reg_a2_a_a8_a_CLK_driver),
	.d(Add_Reg_a2_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a8_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a9_a_ainput_I_routing_wire_inst (
	.datain(Xin[9]),
	.dataout(Xin_a9_a_ainput_I_driver));

// Location: IOIBUF_X21_Y29_N8
cycloneive_io_ibuf Xin_a9_a_ainput(
	.i(Xin_a9_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a9_a_ainput_o));
// synopsys translate_off
defparam Xin_a9_a_ainput.bus_hold = "false";
defparam Xin_a9_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a9_a_ASDATA_routing_wire_inst (
	.datain(Xin_a9_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a9_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N5
dffeas Xin_Reg_a0_a_a9_a(
	.clk(Xin_Reg_a0_a_a9_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a0_a_a9_a_ASDATA_driver),
	.clrn(Xin_Reg_a0_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a9_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a9_a_aq),
	.dataout(Xin_Reg_a1_a_a9_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N1
dffeas Xin_Reg_a1_a_a9_a(
	.clk(Xin_Reg_a1_a_a9_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a1_a_a9_a_ASDATA_driver),
	.clrn(Xin_Reg_a1_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a9_a_aq),
	.dataout(Xin_Reg_a2_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y13_N14
cycloneive_lcell_comb Xin_Reg_a2_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a2_a_a9_a_afeeder_combout = Xin_Reg_a1_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a2_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a2_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a2_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a2_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a2_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N15
dffeas Xin_Reg_a2_a_a9_a(
	.clk(Xin_Reg_a2_a_a9_a_CLK_driver),
	.d(Xin_Reg_a2_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a2_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a9_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a9_a_aq),
	.dataout(Xin_Reg_a3_a_a9_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N27
dffeas Xin_Reg_a3_a_a9_a(
	.clk(Xin_Reg_a3_a_a9_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a3_a_a9_a_ASDATA_driver),
	.clrn(Xin_Reg_a3_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a9_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a9_a_aq),
	.dataout(Xin_Reg_a4_a_a9_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N3
dffeas Xin_Reg_a4_a_a9_a(
	.clk(Xin_Reg_a4_a_a9_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a4_a_a9_a_ASDATA_driver),
	.clrn(Xin_Reg_a4_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a9_a_aq),
	.dataout(Xin_Reg_a5_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y13_N22
cycloneive_lcell_comb Xin_Reg_a5_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a5_a_a9_a_afeeder_combout = Xin_Reg_a4_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a5_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a5_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a5_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a5_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a5_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N23
dffeas Xin_Reg_a5_a_a9_a(
	.clk(Xin_Reg_a5_a_a9_a_CLK_driver),
	.d(Xin_Reg_a5_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a5_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a9_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a9_a_aq),
	.dataout(Xin_Reg_a6_a_a9_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N11
dffeas Xin_Reg_a6_a_a9_a(
	.clk(Xin_Reg_a6_a_a9_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a6_a_a9_a_ASDATA_driver),
	.clrn(Xin_Reg_a6_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a9_a_aq),
	.dataout(Xin_Reg_a7_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y13_N6
cycloneive_lcell_comb Xin_Reg_a7_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a7_a_a9_a_afeeder_combout = Xin_Reg_a6_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a7_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a7_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a7_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a7_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a7_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N7
dffeas Xin_Reg_a7_a_a9_a(
	.clk(Xin_Reg_a7_a_a9_a_CLK_driver),
	.d(Xin_Reg_a7_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a7_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a9_a_aq),
	.dataout(Xin_Reg_a8_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y13_N24
cycloneive_lcell_comb Xin_Reg_a8_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a8_a_a9_a_afeeder_combout = Xin_Reg_a7_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a8_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a8_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a8_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a8_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a8_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N25
dffeas Xin_Reg_a8_a_a9_a(
	.clk(Xin_Reg_a8_a_a9_a_CLK_driver),
	.d(Xin_Reg_a8_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a8_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a9_a_aq),
	.dataout(Xin_Reg_a9_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y13_N12
cycloneive_lcell_comb Xin_Reg_a9_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a9_a_a9_a_afeeder_combout = Xin_Reg_a8_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a9_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a9_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a9_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a9_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a9_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N13
dffeas Xin_Reg_a9_a_a9_a(
	.clk(Xin_Reg_a9_a_a9_a_CLK_driver),
	.d(Xin_Reg_a9_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a9_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a9_a_aq),
	.dataout(Xin_Reg_a10_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y13_N16
cycloneive_lcell_comb Xin_Reg_a10_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a10_a_a9_a_afeeder_combout = Xin_Reg_a9_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a10_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a10_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a10_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a10_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a10_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N17
dffeas Xin_Reg_a10_a_a9_a(
	.clk(Xin_Reg_a10_a_a9_a_CLK_driver),
	.d(Xin_Reg_a10_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a10_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a9_a_aq),
	.dataout(Xin_Reg_a11_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y13_N28
cycloneive_lcell_comb Xin_Reg_a11_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a11_a_a9_a_afeeder_combout = Xin_Reg_a10_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a11_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a11_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a11_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a11_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a11_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N29
dffeas Xin_Reg_a11_a_a9_a(
	.clk(Xin_Reg_a11_a_a9_a_CLK_driver),
	.d(Xin_Reg_a11_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a11_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a9_a_aq),
	.dataout(Xin_Reg_a12_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y13_N20
cycloneive_lcell_comb Xin_Reg_a12_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a12_a_a9_a_afeeder_combout = Xin_Reg_a11_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a12_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a12_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a12_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a12_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a12_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N21
dffeas Xin_Reg_a12_a_a9_a(
	.clk(Xin_Reg_a12_a_a9_a_CLK_driver),
	.d(Xin_Reg_a12_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a12_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a9_a_aq),
	.dataout(Xin_Reg_a13_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y13_N8
cycloneive_lcell_comb Xin_Reg_a13_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a13_a_a9_a_afeeder_combout = Xin_Reg_a12_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a13_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a13_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a13_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a13_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a13_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N9
dffeas Xin_Reg_a13_a_a9_a(
	.clk(Xin_Reg_a13_a_a9_a_CLK_driver),
	.d(Xin_Reg_a13_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a13_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a9_a_a174_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a9_a_aq),
	.dataout(Add_Reg_a2_a_a9_a_a174_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a9_a_a174_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a9_a_aq),
	.dataout(Add_Reg_a2_a_a9_a_a174_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a9_a_a174_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a8_a_a173),
	.dataout(Add_Reg_a2_a_a9_a_a174_CIN_driver));

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb Add_Reg_a2_a_a9_a_a174(
// Equation(s):
// Add_Reg_a2_a_a9_a_a174_combout = (Xin_Reg_a2_a_a9_a_aq & ((Xin_Reg_a13_a_a9_a_aq & (Add_Reg_a2_a_a8_a_a173 & VCC)) # (!Xin_Reg_a13_a_a9_a_aq & (!Add_Reg_a2_a_a8_a_a173)))) # (!Xin_Reg_a2_a_a9_a_aq & ((Xin_Reg_a13_a_a9_a_aq & (!Add_Reg_a2_a_a8_a_a173)) # 
// (!Xin_Reg_a13_a_a9_a_aq & ((Add_Reg_a2_a_a8_a_a173) # (GND)))))
// Add_Reg_a2_a_a9_a_a175 = CARRY((Xin_Reg_a2_a_a9_a_aq & (!Xin_Reg_a13_a_a9_a_aq & !Add_Reg_a2_a_a8_a_a173)) # (!Xin_Reg_a2_a_a9_a_aq & ((!Add_Reg_a2_a_a8_a_a173) # (!Xin_Reg_a13_a_a9_a_aq))))

	.dataa(Add_Reg_a2_a_a9_a_a174_DATAA_driver),
	.datab(Add_Reg_a2_a_a9_a_a174_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a9_a_a174_CIN_driver),
	.combout(Add_Reg_a2_a_a9_a_a174_combout),
	.cout(Add_Reg_a2_a_a9_a_a175));
// synopsys translate_off
defparam Add_Reg_a2_a_a9_a_a174.lut_mask = 16'h9617;
defparam Add_Reg_a2_a_a9_a_a174.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a9_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a9_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a9_a_a174_combout),
	.dataout(Add_Reg_a2_a_a9_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a9_a_CLRN_driver));

// Location: FF_X19_Y9_N25
dffeas Add_Reg_a2_a_a9_a(
	.clk(Add_Reg_a2_a_a9_a_CLK_driver),
	.d(Add_Reg_a2_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a9_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a10_a_ainput_I_routing_wire_inst (
	.datain(Xin[10]),
	.dataout(Xin_a10_a_ainput_I_driver));

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf Xin_a10_a_ainput(
	.i(Xin_a10_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a10_a_ainput_o));
// synopsys translate_off
defparam Xin_a10_a_ainput.bus_hold = "false";
defparam Xin_a10_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a10_a_ASDATA_routing_wire_inst (
	.datain(Xin_a10_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a10_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N21
dffeas Xin_Reg_a0_a_a10_a(
	.clk(Xin_Reg_a0_a_a10_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a0_a_a10_a_ASDATA_driver),
	.clrn(Xin_Reg_a0_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a10_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a10_a_aq),
	.dataout(Xin_Reg_a1_a_a10_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y10_N0
cycloneive_lcell_comb Xin_Reg_a1_a_a10_a_afeeder(
// Equation(s):
// Xin_Reg_a1_a_a10_a_afeeder_combout = Xin_Reg_a0_a_a10_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a1_a_a10_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a1_a_a10_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a1_a_a10_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a1_a_a10_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a10_a_D_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a10_a_afeeder_combout),
	.dataout(Xin_Reg_a1_a_a10_a_D_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N1
dffeas Xin_Reg_a1_a_a10_a(
	.clk(Xin_Reg_a1_a_a10_a_CLK_driver),
	.d(Xin_Reg_a1_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a1_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a10_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a10_a_aq),
	.dataout(Xin_Reg_a2_a_a10_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y10_N24
cycloneive_lcell_comb Xin_Reg_a2_a_a10_a_afeeder(
// Equation(s):
// Xin_Reg_a2_a_a10_a_afeeder_combout = Xin_Reg_a1_a_a10_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a2_a_a10_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a2_a_a10_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a2_a_a10_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a2_a_a10_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a10_a_D_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a10_a_afeeder_combout),
	.dataout(Xin_Reg_a2_a_a10_a_D_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N25
dffeas Xin_Reg_a2_a_a10_a(
	.clk(Xin_Reg_a2_a_a10_a_CLK_driver),
	.d(Xin_Reg_a2_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a2_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a10_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a10_a_aq),
	.dataout(Xin_Reg_a3_a_a10_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y10_N4
cycloneive_lcell_comb Xin_Reg_a3_a_a10_a_afeeder(
// Equation(s):
// Xin_Reg_a3_a_a10_a_afeeder_combout = Xin_Reg_a2_a_a10_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a3_a_a10_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a3_a_a10_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a3_a_a10_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a3_a_a10_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a10_a_D_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a10_a_afeeder_combout),
	.dataout(Xin_Reg_a3_a_a10_a_D_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N5
dffeas Xin_Reg_a3_a_a10_a(
	.clk(Xin_Reg_a3_a_a10_a_CLK_driver),
	.d(Xin_Reg_a3_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a3_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a10_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a10_a_aq),
	.dataout(Xin_Reg_a4_a_a10_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N13
dffeas Xin_Reg_a4_a_a10_a(
	.clk(Xin_Reg_a4_a_a10_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a4_a_a10_a_ASDATA_driver),
	.clrn(Xin_Reg_a4_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a10_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a10_a_aq),
	.dataout(Xin_Reg_a5_a_a10_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y10_N16
cycloneive_lcell_comb Xin_Reg_a5_a_a10_a_afeeder(
// Equation(s):
// Xin_Reg_a5_a_a10_a_afeeder_combout = Xin_Reg_a4_a_a10_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a5_a_a10_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a5_a_a10_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a5_a_a10_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a5_a_a10_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a10_a_D_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a10_a_afeeder_combout),
	.dataout(Xin_Reg_a5_a_a10_a_D_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N17
dffeas Xin_Reg_a5_a_a10_a(
	.clk(Xin_Reg_a5_a_a10_a_CLK_driver),
	.d(Xin_Reg_a5_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a5_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a10_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a10_a_aq),
	.dataout(Xin_Reg_a6_a_a10_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y10_N28
cycloneive_lcell_comb Xin_Reg_a6_a_a10_a_afeeder(
// Equation(s):
// Xin_Reg_a6_a_a10_a_afeeder_combout = Xin_Reg_a5_a_a10_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a6_a_a10_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a6_a_a10_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a6_a_a10_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a6_a_a10_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a10_a_D_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a10_a_afeeder_combout),
	.dataout(Xin_Reg_a6_a_a10_a_D_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N29
dffeas Xin_Reg_a6_a_a10_a(
	.clk(Xin_Reg_a6_a_a10_a_CLK_driver),
	.d(Xin_Reg_a6_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a6_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a10_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a10_a_aq),
	.dataout(Xin_Reg_a7_a_a10_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y10_N8
cycloneive_lcell_comb Xin_Reg_a7_a_a10_a_afeeder(
// Equation(s):
// Xin_Reg_a7_a_a10_a_afeeder_combout = Xin_Reg_a6_a_a10_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a7_a_a10_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a7_a_a10_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a7_a_a10_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a7_a_a10_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a10_a_D_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a10_a_afeeder_combout),
	.dataout(Xin_Reg_a7_a_a10_a_D_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N9
dffeas Xin_Reg_a7_a_a10_a(
	.clk(Xin_Reg_a7_a_a10_a_CLK_driver),
	.d(Xin_Reg_a7_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a7_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a10_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a10_a_aq),
	.dataout(Xin_Reg_a8_a_a10_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N11
dffeas Xin_Reg_a8_a_a10_a(
	.clk(Xin_Reg_a8_a_a10_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a8_a_a10_a_ASDATA_driver),
	.clrn(Xin_Reg_a8_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a10_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a10_a_aq),
	.dataout(Xin_Reg_a9_a_a10_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y10_N22
cycloneive_lcell_comb Xin_Reg_a9_a_a10_a_afeeder(
// Equation(s):
// Xin_Reg_a9_a_a10_a_afeeder_combout = Xin_Reg_a8_a_a10_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a9_a_a10_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a9_a_a10_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a9_a_a10_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a9_a_a10_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a10_a_D_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a10_a_afeeder_combout),
	.dataout(Xin_Reg_a9_a_a10_a_D_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N23
dffeas Xin_Reg_a9_a_a10_a(
	.clk(Xin_Reg_a9_a_a10_a_CLK_driver),
	.d(Xin_Reg_a9_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a9_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a10_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a10_a_aq),
	.dataout(Xin_Reg_a10_a_a10_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N19
dffeas Xin_Reg_a10_a_a10_a(
	.clk(Xin_Reg_a10_a_a10_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a10_a_a10_a_ASDATA_driver),
	.clrn(Xin_Reg_a10_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a10_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a10_a_aq),
	.dataout(Xin_Reg_a11_a_a10_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N15
dffeas Xin_Reg_a11_a_a10_a(
	.clk(Xin_Reg_a11_a_a10_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a11_a_a10_a_ASDATA_driver),
	.clrn(Xin_Reg_a11_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a10_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a10_a_aq),
	.dataout(Xin_Reg_a12_a_a10_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N31
dffeas Xin_Reg_a12_a_a10_a(
	.clk(Xin_Reg_a12_a_a10_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a12_a_a10_a_ASDATA_driver),
	.clrn(Xin_Reg_a12_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a10_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a10_a_aq),
	.dataout(Xin_Reg_a13_a_a10_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N27
dffeas Xin_Reg_a13_a_a10_a(
	.clk(Xin_Reg_a13_a_a10_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a13_a_a10_a_ASDATA_driver),
	.clrn(Xin_Reg_a13_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a10_a_a176_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a10_a_aq),
	.dataout(Add_Reg_a2_a_a10_a_a176_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a10_a_a176_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a10_a_aq),
	.dataout(Add_Reg_a2_a_a10_a_a176_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a10_a_a176_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a9_a_a175),
	.dataout(Add_Reg_a2_a_a10_a_a176_CIN_driver));

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb Add_Reg_a2_a_a10_a_a176(
// Equation(s):
// Add_Reg_a2_a_a10_a_a176_combout = ((Xin_Reg_a2_a_a10_a_aq $ (Xin_Reg_a13_a_a10_a_aq $ (!Add_Reg_a2_a_a9_a_a175)))) # (GND)
// Add_Reg_a2_a_a10_a_a177 = CARRY((Xin_Reg_a2_a_a10_a_aq & ((Xin_Reg_a13_a_a10_a_aq) # (!Add_Reg_a2_a_a9_a_a175))) # (!Xin_Reg_a2_a_a10_a_aq & (Xin_Reg_a13_a_a10_a_aq & !Add_Reg_a2_a_a9_a_a175)))

	.dataa(Add_Reg_a2_a_a10_a_a176_DATAA_driver),
	.datab(Add_Reg_a2_a_a10_a_a176_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a10_a_a176_CIN_driver),
	.combout(Add_Reg_a2_a_a10_a_a176_combout),
	.cout(Add_Reg_a2_a_a10_a_a177));
// synopsys translate_off
defparam Add_Reg_a2_a_a10_a_a176.lut_mask = 16'h698E;
defparam Add_Reg_a2_a_a10_a_a176.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a10_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a10_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a10_a_a176_combout),
	.dataout(Add_Reg_a2_a_a10_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a10_a_CLRN_driver));

// Location: FF_X19_Y9_N27
dffeas Add_Reg_a2_a_a10_a(
	.clk(Add_Reg_a2_a_a10_a_CLK_driver),
	.d(Add_Reg_a2_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a10_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_a11_a_ainput_I_routing_wire_inst (
	.datain(Xin[11]),
	.dataout(Xin_a11_a_ainput_I_driver));

// Location: IOIBUF_X19_Y0_N29
cycloneive_io_ibuf Xin_a11_a_ainput(
	.i(Xin_a11_a_ainput_I_driver),
	.ibar(gnd),
	.o(Xin_a11_a_ainput_o));
// synopsys translate_off
defparam Xin_a11_a_ainput.bus_hold = "false";
defparam Xin_a11_a_ainput.simulate_z_as = "z";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a11_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_a11_a_ainput_o),
	.dataout(Xin_Reg_a0_a_a11_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb Xin_Reg_a0_a_a11_a_afeeder(
// Equation(s):
// Xin_Reg_a0_a_a11_a_afeeder_combout = Xin_a11_a_ainput_o

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a0_a_a11_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a0_a_a11_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a0_a_a11_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a0_a_a11_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a0_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a11_a_D_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a11_a_afeeder_combout),
	.dataout(Xin_Reg_a0_a_a11_a_D_driver));

cycloneive_routing_wire Xin_Reg_a0_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a0_a_a11_a_CLRN_driver));

// Location: FF_X19_Y11_N29
dffeas Xin_Reg_a0_a_a11_a(
	.clk(Xin_Reg_a0_a_a11_a_CLK_driver),
	.d(Xin_Reg_a0_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a0_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a0_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a0_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a0_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a11_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a11_a_aq),
	.dataout(Xin_Reg_a1_a_a11_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb Xin_Reg_a1_a_a11_a_afeeder(
// Equation(s):
// Xin_Reg_a1_a_a11_a_afeeder_combout = Xin_Reg_a0_a_a11_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a1_a_a11_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a1_a_a11_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a1_a_a11_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a1_a_a11_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a1_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a11_a_D_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a11_a_afeeder_combout),
	.dataout(Xin_Reg_a1_a_a11_a_D_driver));

cycloneive_routing_wire Xin_Reg_a1_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a1_a_a11_a_CLRN_driver));

// Location: FF_X19_Y11_N1
dffeas Xin_Reg_a1_a_a11_a(
	.clk(Xin_Reg_a1_a_a11_a_CLK_driver),
	.d(Xin_Reg_a1_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a1_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a1_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a1_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a1_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a11_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a11_a_aq),
	.dataout(Xin_Reg_a2_a_a11_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb Xin_Reg_a2_a_a11_a_afeeder(
// Equation(s):
// Xin_Reg_a2_a_a11_a_afeeder_combout = Xin_Reg_a1_a_a11_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a2_a_a11_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a2_a_a11_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a2_a_a11_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a2_a_a11_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a2_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a11_a_D_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a11_a_afeeder_combout),
	.dataout(Xin_Reg_a2_a_a11_a_D_driver));

cycloneive_routing_wire Xin_Reg_a2_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a2_a_a11_a_CLRN_driver));

// Location: FF_X19_Y11_N31
dffeas Xin_Reg_a2_a_a11_a(
	.clk(Xin_Reg_a2_a_a11_a_CLK_driver),
	.d(Xin_Reg_a2_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a2_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a2_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a2_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a2_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a11_a_a178_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a11_a_aq),
	.dataout(Add_Reg_a2_a_a11_a_a178_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a11_a_a178_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a11_a_aq),
	.dataout(Add_Reg_a2_a_a11_a_a178_DATAB_driver));

cycloneive_routing_wire Add_Reg_a2_a_a11_a_a178_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a10_a_a177),
	.dataout(Add_Reg_a2_a_a11_a_a178_CIN_driver));

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb Add_Reg_a2_a_a11_a_a178(
// Equation(s):
// Add_Reg_a2_a_a11_a_a178_combout = (Xin_Reg_a13_a_a11_a_aq & ((Xin_Reg_a2_a_a11_a_aq & (Add_Reg_a2_a_a10_a_a177 & VCC)) # (!Xin_Reg_a2_a_a11_a_aq & (!Add_Reg_a2_a_a10_a_a177)))) # (!Xin_Reg_a13_a_a11_a_aq & ((Xin_Reg_a2_a_a11_a_aq & 
// (!Add_Reg_a2_a_a10_a_a177)) # (!Xin_Reg_a2_a_a11_a_aq & ((Add_Reg_a2_a_a10_a_a177) # (GND)))))
// Add_Reg_a2_a_a11_a_a179 = CARRY((Xin_Reg_a13_a_a11_a_aq & (!Xin_Reg_a2_a_a11_a_aq & !Add_Reg_a2_a_a10_a_a177)) # (!Xin_Reg_a13_a_a11_a_aq & ((!Add_Reg_a2_a_a10_a_a177) # (!Xin_Reg_a2_a_a11_a_aq))))

	.dataa(Add_Reg_a2_a_a11_a_a178_DATAA_driver),
	.datab(Add_Reg_a2_a_a11_a_a178_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a2_a_a11_a_a178_CIN_driver),
	.combout(Add_Reg_a2_a_a11_a_a178_combout),
	.cout(Add_Reg_a2_a_a11_a_a179));
// synopsys translate_off
defparam Add_Reg_a2_a_a11_a_a178.lut_mask = 16'h9617;
defparam Add_Reg_a2_a_a11_a_a178.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a11_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a11_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a11_a_a178_combout),
	.dataout(Add_Reg_a2_a_a11_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a11_a_CLRN_driver));

// Location: FF_X19_Y9_N29
dffeas Add_Reg_a2_a_a11_a(
	.clk(Add_Reg_a2_a_a11_a_CLK_driver),
	.d(Add_Reg_a2_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a11_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a12_a_a180_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a11_a_aq),
	.dataout(Add_Reg_a2_a_a12_a_a180_DATAA_driver));

cycloneive_routing_wire Add_Reg_a2_a_a12_a_a180_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a11_a_aq),
	.dataout(Add_Reg_a2_a_a12_a_a180_DATAD_driver));

cycloneive_routing_wire Add_Reg_a2_a_a12_a_a180_CIN_routing_wire_inst (
	.datain(Add_Reg_a2_a_a11_a_a179),
	.dataout(Add_Reg_a2_a_a12_a_a180_CIN_driver));

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb Add_Reg_a2_a_a12_a_a180(
// Equation(s):
// Add_Reg_a2_a_a12_a_a180_combout = Xin_Reg_a13_a_a11_a_aq $ (Add_Reg_a2_a_a11_a_a179 $ (!Xin_Reg_a2_a_a11_a_aq))

	.dataa(Add_Reg_a2_a_a12_a_a180_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add_Reg_a2_a_a12_a_a180_DATAD_driver),
	.cin(Add_Reg_a2_a_a12_a_a180_CIN_driver),
	.combout(Add_Reg_a2_a_a12_a_a180_combout),
	.cout());
// synopsys translate_off
defparam Add_Reg_a2_a_a12_a_a180.lut_mask = 16'h5AA5;
defparam Add_Reg_a2_a_a12_a_a180.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a12_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a12_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a12_a_a180_combout),
	.dataout(Add_Reg_a2_a_a12_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a12_a_CLRN_driver));

// Location: FF_X19_Y9_N31
dffeas Add_Reg_a2_a_a12_a(
	.clk(Add_Reg_a2_a_a12_a_CLK_driver),
	.d(Add_Reg_a2_a_a12_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a12_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a12_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a2_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a0_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a2_a_a0_a_D_routing_wire_inst (
	.datain(Add_Reg_a2_a_a0_a_a156_combout),
	.dataout(Add_Reg_a2_a_a0_a_D_driver));

cycloneive_routing_wire Add_Reg_a2_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a2_a_a0_a_CLRN_driver));

// Location: FF_X19_Y9_N7
dffeas Add_Reg_a2_a_a0_a(
	.clk(Add_Reg_a2_a_a0_a_CLK_driver),
	.d(Add_Reg_a2_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a2_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a2_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a2_a_a0_a.is_wysiwyg = "true";
defparam Add_Reg_a2_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[0]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[1]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[2]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[3]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[4]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a5_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a0_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[5]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a6_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a1_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[6]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a7_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a2_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[7]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a8_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a3_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[8]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a9_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a4_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[9]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a10_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a5_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[10]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a11_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a6_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[11]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a12_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a7_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[12]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a13_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a8_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[13]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a14_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a9_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[14]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a15_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a10_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[15]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a16_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a11_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[16]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a17_a_routing_wire_inst (
	.datain(Add_Reg_a2_a_a12_a_aq),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[17]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[0]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[1]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[2]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[3]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[4]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[5]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a6_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[6]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a7_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[7]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a8_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[8]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a9_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[9]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a10_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[10]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a11_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[11]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a12_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[12]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a13_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[13]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a14_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[14]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a15_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[15]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a16_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[16]));

cycloneive_routing_wire Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a17_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[17]));

// Location: DSPMULT_X18_Y9_N0
cycloneive_mac_mult Umult2_alpm_mult_component_aauto_generated_amac_mult1(
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus),
	.datab(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult2_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus));
// synopsys translate_off
defparam Umult2_alpm_mult_component_aauto_generated_amac_mult1.dataa_clock = "none";
defparam Umult2_alpm_mult_component_aauto_generated_amac_mult1.dataa_width = 18;
defparam Umult2_alpm_mult_component_aauto_generated_amac_mult1.datab_clock = "none";
defparam Umult2_alpm_mult_component_aauto_generated_amac_mult1.datab_width = 18;
defparam Umult2_alpm_mult_component_aauto_generated_amac_mult1.signa_clock = "none";
defparam Umult2_alpm_mult_component_aauto_generated_amac_mult1.signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire Add9_a0_DATAA_routing_wire_inst (
	.datain(Add8_a0_combout),
	.dataout(Add9_a0_DATAA_driver));

cycloneive_routing_wire Add9_a0_DATAB_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[0]),
	.dataout(Add9_a0_DATAB_driver));

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb Add9_a0(
// Equation(s):
// Add9_a0_combout = (Add8_a0_combout & (Umult2_alpm_mult_component_aauto_generated_aresult[0] $ (VCC))) # (!Add8_a0_combout & (Umult2_alpm_mult_component_aauto_generated_aresult[0] & VCC))
// Add9_a1 = CARRY((Add8_a0_combout & Umult2_alpm_mult_component_aauto_generated_aresult[0]))

	.dataa(Add9_a0_DATAA_driver),
	.datab(Add9_a0_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add9_a0_combout),
	.cout(Add9_a1));
// synopsys translate_off
defparam Add9_a0.lut_mask = 16'h6688;
defparam Add9_a0.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add10_a0_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[0]),
	.dataout(Add10_a0_DATAA_driver));

cycloneive_routing_wire Add10_a0_DATAB_routing_wire_inst (
	.datain(Add9_a0_combout),
	.dataout(Add10_a0_DATAB_driver));

// Location: LCCOMB_X15_Y10_N4
cycloneive_lcell_comb Add10_a0(
// Equation(s):
// Add10_a0_combout = (Umult3_alpm_mult_component_aauto_generated_aresult[0] & (Add9_a0_combout $ (VCC))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[0] & (Add9_a0_combout & VCC))
// Add10_a1 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[0] & Add9_a0_combout))

	.dataa(Add10_a0_DATAA_driver),
	.datab(Add10_a0_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add10_a0_combout),
	.cout(Add10_a1));
// synopsys translate_off
defparam Add10_a0.lut_mask = 16'h6688;
defparam Add10_a0.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire sum_a0_a_a29_DATAA_routing_wire_inst (
	.datain(Add12_a0_combout),
	.dataout(sum_a0_a_a29_DATAA_driver));

cycloneive_routing_wire sum_a0_a_a29_DATAB_routing_wire_inst (
	.datain(Add10_a0_combout),
	.dataout(sum_a0_a_a29_DATAB_driver));

// Location: LCCOMB_X15_Y14_N4
cycloneive_lcell_comb sum_a0_a_a29(
// Equation(s):
// sum_a0_a_a29_combout = (Add12_a0_combout & (Add10_a0_combout $ (VCC))) # (!Add12_a0_combout & (Add10_a0_combout & VCC))
// sum_a0_a_a30 = CARRY((Add12_a0_combout & Add10_a0_combout))

	.dataa(sum_a0_a_a29_DATAA_driver),
	.datab(sum_a0_a_a29_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(sum_a0_a_a29_combout),
	.cout(sum_a0_a_a30));
// synopsys translate_off
defparam sum_a0_a_a29.lut_mask = 16'h6688;
defparam sum_a0_a_a29.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire sum_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a0_a_CLK_driver));

cycloneive_routing_wire sum_a0_a_D_routing_wire_inst (
	.datain(sum_a0_a_a29_combout),
	.dataout(sum_a0_a_D_driver));

cycloneive_routing_wire sum_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a0_a_CLRN_driver));

// Location: FF_X15_Y14_N5
dffeas sum_a0_a(
	.clk(sum_a0_a_CLK_driver),
	.d(sum_a0_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[0]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a0_a.is_wysiwyg = "true";
defparam sum_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[0]),
	.dataout(yout_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y14_N0
cycloneive_lcell_comb yout_a0_a_afeeder(
// Equation(s):
// yout_a0_a_afeeder_combout = sum[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a0_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a0_a_CLK_driver));

cycloneive_routing_wire yout_a0_a_D_routing_wire_inst (
	.datain(yout_a0_a_afeeder_combout),
	.dataout(yout_a0_a_D_driver));

cycloneive_routing_wire yout_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a0_a_CLRN_driver));

// Location: FF_X14_Y14_N1
dffeas yout_a0_a(
	.clk(yout_a0_a_CLK_driver),
	.d(yout_a0_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[0]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a0_a.is_wysiwyg = "true";
defparam yout_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a1_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a1_a_aq),
	.dataout(Xin_Reg_a3_a_a1_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb Xin_Reg_a3_a_a1_a_afeeder(
// Equation(s):
// Xin_Reg_a3_a_a1_a_afeeder_combout = Xin_Reg_a2_a_a1_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a3_a_a1_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a3_a_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a3_a_a1_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a3_a_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a1_a_D_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a1_a_afeeder_combout),
	.dataout(Xin_Reg_a3_a_a1_a_D_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a1_a_CLRN_driver));

// Location: FF_X19_Y9_N5
dffeas Xin_Reg_a3_a_a1_a(
	.clk(Xin_Reg_a3_a_a1_a_CLK_driver),
	.d(Xin_Reg_a3_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a3_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a1_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a1_a_aq),
	.dataout(Xin_Reg_a4_a_a1_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a1_a_CLRN_driver));

// Location: FF_X22_Y13_N17
dffeas Xin_Reg_a4_a_a1_a(
	.clk(Xin_Reg_a4_a_a1_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a4_a_a1_a_ASDATA_driver),
	.clrn(Xin_Reg_a4_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a1_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a1_a_aq),
	.dataout(Xin_Reg_a5_a_a1_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb Xin_Reg_a5_a_a1_a_afeeder(
// Equation(s):
// Xin_Reg_a5_a_a1_a_afeeder_combout = Xin_Reg_a4_a_a1_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a5_a_a1_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a5_a_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a5_a_a1_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a5_a_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a1_a_D_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a1_a_afeeder_combout),
	.dataout(Xin_Reg_a5_a_a1_a_D_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a1_a_CLRN_driver));

// Location: FF_X22_Y13_N29
dffeas Xin_Reg_a5_a_a1_a(
	.clk(Xin_Reg_a5_a_a1_a_CLK_driver),
	.d(Xin_Reg_a5_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a5_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a1_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a1_a_aq),
	.dataout(Xin_Reg_a6_a_a1_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb Xin_Reg_a6_a_a1_a_afeeder(
// Equation(s):
// Xin_Reg_a6_a_a1_a_afeeder_combout = Xin_Reg_a5_a_a1_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a6_a_a1_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a6_a_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a6_a_a1_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a6_a_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a1_a_D_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a1_a_afeeder_combout),
	.dataout(Xin_Reg_a6_a_a1_a_D_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a1_a_CLRN_driver));

// Location: FF_X22_Y13_N25
dffeas Xin_Reg_a6_a_a1_a(
	.clk(Xin_Reg_a6_a_a1_a_CLK_driver),
	.d(Xin_Reg_a6_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a6_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a1_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a1_a_aq),
	.dataout(Xin_Reg_a7_a_a1_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb Xin_Reg_a7_a_a1_a_afeeder(
// Equation(s):
// Xin_Reg_a7_a_a1_a_afeeder_combout = Xin_Reg_a6_a_a1_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a7_a_a1_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a7_a_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a7_a_a1_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a7_a_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a1_a_D_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a1_a_afeeder_combout),
	.dataout(Xin_Reg_a7_a_a1_a_D_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a1_a_CLRN_driver));

// Location: FF_X22_Y13_N5
dffeas Xin_Reg_a7_a_a1_a(
	.clk(Xin_Reg_a7_a_a1_a_CLK_driver),
	.d(Xin_Reg_a7_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a7_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a0_a_aq),
	.dataout(Xin_Reg_a3_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N4
cycloneive_lcell_comb Xin_Reg_a3_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a3_a_a0_a_afeeder_combout = Xin_Reg_a2_a_a0_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a3_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a3_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a3_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a3_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a3_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N5
dffeas Xin_Reg_a3_a_a0_a(
	.clk(Xin_Reg_a3_a_a0_a_CLK_driver),
	.d(Xin_Reg_a3_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a3_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a0_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a0_a_aq),
	.dataout(Xin_Reg_a4_a_a0_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N13
dffeas Xin_Reg_a4_a_a0_a(
	.clk(Xin_Reg_a4_a_a0_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a4_a_a0_a_ASDATA_driver),
	.clrn(Xin_Reg_a4_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a0_a_aq),
	.dataout(Xin_Reg_a5_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N24
cycloneive_lcell_comb Xin_Reg_a5_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a5_a_a0_a_afeeder_combout = Xin_Reg_a4_a_a0_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a5_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a5_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a5_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a5_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a5_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N25
dffeas Xin_Reg_a5_a_a0_a(
	.clk(Xin_Reg_a5_a_a0_a_CLK_driver),
	.d(Xin_Reg_a5_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a5_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a0_a_aq),
	.dataout(Xin_Reg_a6_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N28
cycloneive_lcell_comb Xin_Reg_a6_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a6_a_a0_a_afeeder_combout = Xin_Reg_a5_a_a0_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a6_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a6_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a6_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a6_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a6_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N29
dffeas Xin_Reg_a6_a_a0_a(
	.clk(Xin_Reg_a6_a_a0_a_CLK_driver),
	.d(Xin_Reg_a6_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a6_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a0_a_aq),
	.dataout(Xin_Reg_a7_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N16
cycloneive_lcell_comb Xin_Reg_a7_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a7_a_a0_a_afeeder_combout = Xin_Reg_a6_a_a0_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a7_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a7_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a7_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a7_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a7_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N17
dffeas Xin_Reg_a7_a_a0_a(
	.clk(Xin_Reg_a7_a_a0_a_CLK_driver),
	.d(Xin_Reg_a7_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a7_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a0_a_aq),
	.dataout(Xin_Reg_a8_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N10
cycloneive_lcell_comb Xin_Reg_a8_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a8_a_a0_a_afeeder_combout = Xin_Reg_a7_a_a0_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a8_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a8_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a8_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a8_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a8_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N11
dffeas Xin_Reg_a8_a_a0_a(
	.clk(Xin_Reg_a8_a_a0_a_CLK_driver),
	.d(Xin_Reg_a8_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a8_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a0_a_a208_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a0_a_aq),
	.dataout(Add_Reg_a7_a_a0_a_a208_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a0_a_a208_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a0_a_aq),
	.dataout(Add_Reg_a7_a_a0_a_a208_DATAB_driver));

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb Add_Reg_a7_a_a0_a_a208(
// Equation(s):
// Add_Reg_a7_a_a0_a_a208_combout = (Xin_Reg_a7_a_a0_a_aq & (Xin_Reg_a8_a_a0_a_aq $ (VCC))) # (!Xin_Reg_a7_a_a0_a_aq & (Xin_Reg_a8_a_a0_a_aq & VCC))
// Add_Reg_a7_a_a0_a_a209 = CARRY((Xin_Reg_a7_a_a0_a_aq & Xin_Reg_a8_a_a0_a_aq))

	.dataa(Add_Reg_a7_a_a0_a_a208_DATAA_driver),
	.datab(Add_Reg_a7_a_a0_a_a208_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add_Reg_a7_a_a0_a_a208_combout),
	.cout(Add_Reg_a7_a_a0_a_a209));
// synopsys translate_off
defparam Add_Reg_a7_a_a0_a_a208.lut_mask = 16'h6688;
defparam Add_Reg_a7_a_a0_a_a208.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a1_a_a210_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a1_a_aq),
	.dataout(Add_Reg_a7_a_a1_a_a210_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a1_a_a210_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a1_a_aq),
	.dataout(Add_Reg_a7_a_a1_a_a210_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a1_a_a210_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a0_a_a209),
	.dataout(Add_Reg_a7_a_a1_a_a210_CIN_driver));

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb Add_Reg_a7_a_a1_a_a210(
// Equation(s):
// Add_Reg_a7_a_a1_a_a210_combout = (Xin_Reg_a8_a_a1_a_aq & ((Xin_Reg_a7_a_a1_a_aq & (Add_Reg_a7_a_a0_a_a209 & VCC)) # (!Xin_Reg_a7_a_a1_a_aq & (!Add_Reg_a7_a_a0_a_a209)))) # (!Xin_Reg_a8_a_a1_a_aq & ((Xin_Reg_a7_a_a1_a_aq & (!Add_Reg_a7_a_a0_a_a209)) # 
// (!Xin_Reg_a7_a_a1_a_aq & ((Add_Reg_a7_a_a0_a_a209) # (GND)))))
// Add_Reg_a7_a_a1_a_a211 = CARRY((Xin_Reg_a8_a_a1_a_aq & (!Xin_Reg_a7_a_a1_a_aq & !Add_Reg_a7_a_a0_a_a209)) # (!Xin_Reg_a8_a_a1_a_aq & ((!Add_Reg_a7_a_a0_a_a209) # (!Xin_Reg_a7_a_a1_a_aq))))

	.dataa(Add_Reg_a7_a_a1_a_a210_DATAA_driver),
	.datab(Add_Reg_a7_a_a1_a_a210_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a1_a_a210_CIN_driver),
	.combout(Add_Reg_a7_a_a1_a_a210_combout),
	.cout(Add_Reg_a7_a_a1_a_a211));
// synopsys translate_off
defparam Add_Reg_a7_a_a1_a_a210.lut_mask = 16'h9617;
defparam Add_Reg_a7_a_a1_a_a210.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a1_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a1_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a1_a_a210_combout),
	.dataout(Add_Reg_a7_a_a1_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a1_a_CLRN_driver));

// Location: FF_X19_Y13_N5
dffeas Add_Reg_a7_a_a1_a(
	.clk(Add_Reg_a7_a_a1_a_CLK_driver),
	.d(Add_Reg_a7_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a1_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a2_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a2_a_aq),
	.dataout(Xin_Reg_a3_a_a2_a_afeeder_DATAD_driver));

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb Xin_Reg_a3_a_a2_a_afeeder(
// Equation(s):
// Xin_Reg_a3_a_a2_a_afeeder_combout = Xin_Reg_a2_a_a2_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a3_a_a2_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a3_a_a2_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a3_a_a2_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a3_a_a2_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a2_a_D_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a2_a_afeeder_combout),
	.dataout(Xin_Reg_a3_a_a2_a_D_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a2_a_CLRN_driver));

// Location: FF_X21_Y11_N31
dffeas Xin_Reg_a3_a_a2_a(
	.clk(Xin_Reg_a3_a_a2_a_CLK_driver),
	.d(Xin_Reg_a3_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a3_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a2_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a2_a_aq),
	.dataout(Xin_Reg_a4_a_a2_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a2_a_CLRN_driver));

// Location: FF_X21_Y11_N15
dffeas Xin_Reg_a4_a_a2_a(
	.clk(Xin_Reg_a4_a_a2_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a4_a_a2_a_ASDATA_driver),
	.clrn(Xin_Reg_a4_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a2_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a2_a_aq),
	.dataout(Xin_Reg_a5_a_a2_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a2_a_CLRN_driver));

// Location: FF_X21_Y11_N5
dffeas Xin_Reg_a5_a_a2_a(
	.clk(Xin_Reg_a5_a_a2_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a5_a_a2_a_ASDATA_driver),
	.clrn(Xin_Reg_a5_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a2_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a2_a_aq),
	.dataout(Xin_Reg_a6_a_a2_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a2_a_CLRN_driver));

// Location: FF_X21_Y11_N3
dffeas Xin_Reg_a6_a_a2_a(
	.clk(Xin_Reg_a6_a_a2_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a6_a_a2_a_ASDATA_driver),
	.clrn(Xin_Reg_a6_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a2_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a2_a_aq),
	.dataout(Xin_Reg_a7_a_a2_a_afeeder_DATAD_driver));

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb Xin_Reg_a7_a_a2_a_afeeder(
// Equation(s):
// Xin_Reg_a7_a_a2_a_afeeder_combout = Xin_Reg_a6_a_a2_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a7_a_a2_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a7_a_a2_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a7_a_a2_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a7_a_a2_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a2_a_D_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a2_a_afeeder_combout),
	.dataout(Xin_Reg_a7_a_a2_a_D_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a2_a_CLRN_driver));

// Location: FF_X21_Y11_N9
dffeas Xin_Reg_a7_a_a2_a(
	.clk(Xin_Reg_a7_a_a2_a_CLK_driver),
	.d(Xin_Reg_a7_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a7_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a2_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a2_a_aq),
	.dataout(Xin_Reg_a8_a_a2_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb Xin_Reg_a8_a_a2_a_afeeder(
// Equation(s):
// Xin_Reg_a8_a_a2_a_afeeder_combout = Xin_Reg_a7_a_a2_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a8_a_a2_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a8_a_a2_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a8_a_a2_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a8_a_a2_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a2_a_D_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a2_a_afeeder_combout),
	.dataout(Xin_Reg_a8_a_a2_a_D_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a2_a_CLRN_driver));

// Location: FF_X19_Y13_N1
dffeas Xin_Reg_a8_a_a2_a(
	.clk(Xin_Reg_a8_a_a2_a_CLK_driver),
	.d(Xin_Reg_a8_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a8_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a2_a_a212_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a2_a_aq),
	.dataout(Add_Reg_a7_a_a2_a_a212_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a2_a_a212_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a2_a_aq),
	.dataout(Add_Reg_a7_a_a2_a_a212_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a2_a_a212_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a1_a_a211),
	.dataout(Add_Reg_a7_a_a2_a_a212_CIN_driver));

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb Add_Reg_a7_a_a2_a_a212(
// Equation(s):
// Add_Reg_a7_a_a2_a_a212_combout = ((Xin_Reg_a7_a_a2_a_aq $ (Xin_Reg_a8_a_a2_a_aq $ (!Add_Reg_a7_a_a1_a_a211)))) # (GND)
// Add_Reg_a7_a_a2_a_a213 = CARRY((Xin_Reg_a7_a_a2_a_aq & ((Xin_Reg_a8_a_a2_a_aq) # (!Add_Reg_a7_a_a1_a_a211))) # (!Xin_Reg_a7_a_a2_a_aq & (Xin_Reg_a8_a_a2_a_aq & !Add_Reg_a7_a_a1_a_a211)))

	.dataa(Add_Reg_a7_a_a2_a_a212_DATAA_driver),
	.datab(Add_Reg_a7_a_a2_a_a212_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a2_a_a212_CIN_driver),
	.combout(Add_Reg_a7_a_a2_a_a212_combout),
	.cout(Add_Reg_a7_a_a2_a_a213));
// synopsys translate_off
defparam Add_Reg_a7_a_a2_a_a212.lut_mask = 16'h698E;
defparam Add_Reg_a7_a_a2_a_a212.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a2_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a2_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a2_a_a212_combout),
	.dataout(Add_Reg_a7_a_a2_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a2_a_CLRN_driver));

// Location: FF_X19_Y13_N7
dffeas Add_Reg_a7_a_a2_a(
	.clk(Add_Reg_a7_a_a2_a_CLK_driver),
	.d(Add_Reg_a7_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a2_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a3_a_aq),
	.dataout(Xin_Reg_a3_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb Xin_Reg_a3_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a3_a_a3_a_afeeder_combout = Xin_Reg_a2_a_a3_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a3_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a3_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a3_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a3_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a3_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N21
dffeas Xin_Reg_a3_a_a3_a(
	.clk(Xin_Reg_a3_a_a3_a_CLK_driver),
	.d(Xin_Reg_a3_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a3_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a3_a_aq),
	.dataout(Xin_Reg_a4_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb Xin_Reg_a4_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a4_a_a3_a_afeeder_combout = Xin_Reg_a3_a_a3_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a4_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a4_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a4_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a4_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a4_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N13
dffeas Xin_Reg_a4_a_a3_a(
	.clk(Xin_Reg_a4_a_a3_a_CLK_driver),
	.d(Xin_Reg_a4_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a4_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a3_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a3_a_aq),
	.dataout(Xin_Reg_a5_a_a3_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N9
dffeas Xin_Reg_a5_a_a3_a(
	.clk(Xin_Reg_a5_a_a3_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a5_a_a3_a_ASDATA_driver),
	.clrn(Xin_Reg_a5_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a3_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a3_a_aq),
	.dataout(Xin_Reg_a6_a_a3_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N29
dffeas Xin_Reg_a6_a_a3_a(
	.clk(Xin_Reg_a6_a_a3_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a6_a_a3_a_ASDATA_driver),
	.clrn(Xin_Reg_a6_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a3_a_aq),
	.dataout(Xin_Reg_a7_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb Xin_Reg_a7_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a7_a_a3_a_afeeder_combout = Xin_Reg_a6_a_a3_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a7_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a7_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a7_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a7_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a7_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N17
dffeas Xin_Reg_a7_a_a3_a(
	.clk(Xin_Reg_a7_a_a3_a_CLK_driver),
	.d(Xin_Reg_a7_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a7_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a3_a_aq),
	.dataout(Xin_Reg_a8_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb Xin_Reg_a8_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a8_a_a3_a_afeeder_combout = Xin_Reg_a7_a_a3_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a8_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a8_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a8_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a8_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a8_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N27
dffeas Xin_Reg_a8_a_a3_a(
	.clk(Xin_Reg_a8_a_a3_a_CLK_driver),
	.d(Xin_Reg_a8_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a8_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a3_a_a214_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a3_a_aq),
	.dataout(Add_Reg_a7_a_a3_a_a214_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a3_a_a214_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a3_a_aq),
	.dataout(Add_Reg_a7_a_a3_a_a214_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a3_a_a214_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a2_a_a213),
	.dataout(Add_Reg_a7_a_a3_a_a214_CIN_driver));

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb Add_Reg_a7_a_a3_a_a214(
// Equation(s):
// Add_Reg_a7_a_a3_a_a214_combout = (Xin_Reg_a7_a_a3_a_aq & ((Xin_Reg_a8_a_a3_a_aq & (Add_Reg_a7_a_a2_a_a213 & VCC)) # (!Xin_Reg_a8_a_a3_a_aq & (!Add_Reg_a7_a_a2_a_a213)))) # (!Xin_Reg_a7_a_a3_a_aq & ((Xin_Reg_a8_a_a3_a_aq & (!Add_Reg_a7_a_a2_a_a213)) # 
// (!Xin_Reg_a8_a_a3_a_aq & ((Add_Reg_a7_a_a2_a_a213) # (GND)))))
// Add_Reg_a7_a_a3_a_a215 = CARRY((Xin_Reg_a7_a_a3_a_aq & (!Xin_Reg_a8_a_a3_a_aq & !Add_Reg_a7_a_a2_a_a213)) # (!Xin_Reg_a7_a_a3_a_aq & ((!Add_Reg_a7_a_a2_a_a213) # (!Xin_Reg_a8_a_a3_a_aq))))

	.dataa(Add_Reg_a7_a_a3_a_a214_DATAA_driver),
	.datab(Add_Reg_a7_a_a3_a_a214_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a3_a_a214_CIN_driver),
	.combout(Add_Reg_a7_a_a3_a_a214_combout),
	.cout(Add_Reg_a7_a_a3_a_a215));
// synopsys translate_off
defparam Add_Reg_a7_a_a3_a_a214.lut_mask = 16'h9617;
defparam Add_Reg_a7_a_a3_a_a214.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a3_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a3_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a3_a_a214_combout),
	.dataout(Add_Reg_a7_a_a3_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a3_a_CLRN_driver));

// Location: FF_X19_Y13_N9
dffeas Add_Reg_a7_a_a3_a(
	.clk(Add_Reg_a7_a_a3_a_CLK_driver),
	.d(Add_Reg_a7_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a3_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a4_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a4_a_aq),
	.dataout(Xin_Reg_a3_a_a4_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N5
dffeas Xin_Reg_a3_a_a4_a(
	.clk(Xin_Reg_a3_a_a4_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a3_a_a4_a_ASDATA_driver),
	.clrn(Xin_Reg_a3_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a4_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a4_a_aq),
	.dataout(Xin_Reg_a4_a_a4_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N21
dffeas Xin_Reg_a4_a_a4_a(
	.clk(Xin_Reg_a4_a_a4_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a4_a_a4_a_ASDATA_driver),
	.clrn(Xin_Reg_a4_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a4_a_aq),
	.dataout(Xin_Reg_a5_a_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb Xin_Reg_a5_a_a4_a_afeeder(
// Equation(s):
// Xin_Reg_a5_a_a4_a_afeeder_combout = Xin_Reg_a4_a_a4_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a5_a_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a5_a_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a5_a_a4_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a5_a_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a4_a_D_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a4_a_afeeder_combout),
	.dataout(Xin_Reg_a5_a_a4_a_D_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N25
dffeas Xin_Reg_a5_a_a4_a(
	.clk(Xin_Reg_a5_a_a4_a_CLK_driver),
	.d(Xin_Reg_a5_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a5_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a4_a_aq),
	.dataout(Xin_Reg_a6_a_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb Xin_Reg_a6_a_a4_a_afeeder(
// Equation(s):
// Xin_Reg_a6_a_a4_a_afeeder_combout = Xin_Reg_a5_a_a4_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a6_a_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a6_a_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a6_a_a4_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a6_a_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a4_a_D_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a4_a_afeeder_combout),
	.dataout(Xin_Reg_a6_a_a4_a_D_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N13
dffeas Xin_Reg_a6_a_a4_a(
	.clk(Xin_Reg_a6_a_a4_a_CLK_driver),
	.d(Xin_Reg_a6_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a6_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a4_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a4_a_aq),
	.dataout(Xin_Reg_a7_a_a4_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N1
dffeas Xin_Reg_a7_a_a4_a(
	.clk(Xin_Reg_a7_a_a4_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a7_a_a4_a_ASDATA_driver),
	.clrn(Xin_Reg_a7_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a4_a_a216_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a4_a_aq),
	.dataout(Add_Reg_a7_a_a4_a_a216_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a4_a_a216_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a4_a_aq),
	.dataout(Add_Reg_a7_a_a4_a_a216_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a4_a_a216_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a3_a_a215),
	.dataout(Add_Reg_a7_a_a4_a_a216_CIN_driver));

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb Add_Reg_a7_a_a4_a_a216(
// Equation(s):
// Add_Reg_a7_a_a4_a_a216_combout = ((Xin_Reg_a8_a_a4_a_aq $ (Xin_Reg_a7_a_a4_a_aq $ (!Add_Reg_a7_a_a3_a_a215)))) # (GND)
// Add_Reg_a7_a_a4_a_a217 = CARRY((Xin_Reg_a8_a_a4_a_aq & ((Xin_Reg_a7_a_a4_a_aq) # (!Add_Reg_a7_a_a3_a_a215))) # (!Xin_Reg_a8_a_a4_a_aq & (Xin_Reg_a7_a_a4_a_aq & !Add_Reg_a7_a_a3_a_a215)))

	.dataa(Add_Reg_a7_a_a4_a_a216_DATAA_driver),
	.datab(Add_Reg_a7_a_a4_a_a216_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a4_a_a216_CIN_driver),
	.combout(Add_Reg_a7_a_a4_a_a216_combout),
	.cout(Add_Reg_a7_a_a4_a_a217));
// synopsys translate_off
defparam Add_Reg_a7_a_a4_a_a216.lut_mask = 16'h698E;
defparam Add_Reg_a7_a_a4_a_a216.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a4_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a4_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a4_a_a216_combout),
	.dataout(Add_Reg_a7_a_a4_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a4_a_CLRN_driver));

// Location: FF_X19_Y13_N11
dffeas Add_Reg_a7_a_a4_a(
	.clk(Add_Reg_a7_a_a4_a_CLK_driver),
	.d(Add_Reg_a7_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a4_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a5_a_aq),
	.dataout(Xin_Reg_a3_a_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb Xin_Reg_a3_a_a5_a_afeeder(
// Equation(s):
// Xin_Reg_a3_a_a5_a_afeeder_combout = Xin_Reg_a2_a_a5_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a3_a_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a3_a_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a3_a_a5_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a3_a_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a5_a_D_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a5_a_afeeder_combout),
	.dataout(Xin_Reg_a3_a_a5_a_D_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a5_a_CLRN_driver));

// Location: FF_X23_Y11_N7
dffeas Xin_Reg_a3_a_a5_a(
	.clk(Xin_Reg_a3_a_a5_a_CLK_driver),
	.d(Xin_Reg_a3_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a3_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a5_a_aq),
	.dataout(Xin_Reg_a4_a_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb Xin_Reg_a4_a_a5_a_afeeder(
// Equation(s):
// Xin_Reg_a4_a_a5_a_afeeder_combout = Xin_Reg_a3_a_a5_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a4_a_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a4_a_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a4_a_a5_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a4_a_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a5_a_D_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a5_a_afeeder_combout),
	.dataout(Xin_Reg_a4_a_a5_a_D_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a5_a_CLRN_driver));

// Location: FF_X23_Y11_N21
dffeas Xin_Reg_a4_a_a5_a(
	.clk(Xin_Reg_a4_a_a5_a_CLK_driver),
	.d(Xin_Reg_a4_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a4_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a5_a_aq),
	.dataout(Xin_Reg_a5_a_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb Xin_Reg_a5_a_a5_a_afeeder(
// Equation(s):
// Xin_Reg_a5_a_a5_a_afeeder_combout = Xin_Reg_a4_a_a5_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a5_a_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a5_a_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a5_a_a5_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a5_a_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a5_a_D_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a5_a_afeeder_combout),
	.dataout(Xin_Reg_a5_a_a5_a_D_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a5_a_CLRN_driver));

// Location: FF_X23_Y11_N11
dffeas Xin_Reg_a5_a_a5_a(
	.clk(Xin_Reg_a5_a_a5_a_CLK_driver),
	.d(Xin_Reg_a5_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a5_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a5_a_aq),
	.dataout(Xin_Reg_a6_a_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb Xin_Reg_a6_a_a5_a_afeeder(
// Equation(s):
// Xin_Reg_a6_a_a5_a_afeeder_combout = Xin_Reg_a5_a_a5_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a6_a_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a6_a_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a6_a_a5_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a6_a_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a5_a_D_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a5_a_afeeder_combout),
	.dataout(Xin_Reg_a6_a_a5_a_D_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a5_a_CLRN_driver));

// Location: FF_X23_Y11_N1
dffeas Xin_Reg_a6_a_a5_a(
	.clk(Xin_Reg_a6_a_a5_a_CLK_driver),
	.d(Xin_Reg_a6_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a6_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a5_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a5_a_aq),
	.dataout(Xin_Reg_a7_a_a5_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a5_a_CLRN_driver));

// Location: FF_X19_Y14_N27
dffeas Xin_Reg_a7_a_a5_a(
	.clk(Xin_Reg_a7_a_a5_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a7_a_a5_a_ASDATA_driver),
	.clrn(Xin_Reg_a7_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a5_a_a218_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a5_a_aq),
	.dataout(Add_Reg_a7_a_a5_a_a218_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a5_a_a218_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a5_a_aq),
	.dataout(Add_Reg_a7_a_a5_a_a218_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a5_a_a218_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a4_a_a217),
	.dataout(Add_Reg_a7_a_a5_a_a218_CIN_driver));

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb Add_Reg_a7_a_a5_a_a218(
// Equation(s):
// Add_Reg_a7_a_a5_a_a218_combout = (Xin_Reg_a8_a_a5_a_aq & ((Xin_Reg_a7_a_a5_a_aq & (Add_Reg_a7_a_a4_a_a217 & VCC)) # (!Xin_Reg_a7_a_a5_a_aq & (!Add_Reg_a7_a_a4_a_a217)))) # (!Xin_Reg_a8_a_a5_a_aq & ((Xin_Reg_a7_a_a5_a_aq & (!Add_Reg_a7_a_a4_a_a217)) # 
// (!Xin_Reg_a7_a_a5_a_aq & ((Add_Reg_a7_a_a4_a_a217) # (GND)))))
// Add_Reg_a7_a_a5_a_a219 = CARRY((Xin_Reg_a8_a_a5_a_aq & (!Xin_Reg_a7_a_a5_a_aq & !Add_Reg_a7_a_a4_a_a217)) # (!Xin_Reg_a8_a_a5_a_aq & ((!Add_Reg_a7_a_a4_a_a217) # (!Xin_Reg_a7_a_a5_a_aq))))

	.dataa(Add_Reg_a7_a_a5_a_a218_DATAA_driver),
	.datab(Add_Reg_a7_a_a5_a_a218_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a5_a_a218_CIN_driver),
	.combout(Add_Reg_a7_a_a5_a_a218_combout),
	.cout(Add_Reg_a7_a_a5_a_a219));
// synopsys translate_off
defparam Add_Reg_a7_a_a5_a_a218.lut_mask = 16'h9617;
defparam Add_Reg_a7_a_a5_a_a218.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a5_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a5_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a5_a_a218_combout),
	.dataout(Add_Reg_a7_a_a5_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a5_a_CLRN_driver));

// Location: FF_X19_Y13_N13
dffeas Add_Reg_a7_a_a5_a(
	.clk(Add_Reg_a7_a_a5_a_CLK_driver),
	.d(Add_Reg_a7_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a5_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a6_a_a220_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a6_a_aq),
	.dataout(Add_Reg_a7_a_a6_a_a220_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a6_a_a220_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a6_a_aq),
	.dataout(Add_Reg_a7_a_a6_a_a220_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a6_a_a220_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a5_a_a219),
	.dataout(Add_Reg_a7_a_a6_a_a220_CIN_driver));

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb Add_Reg_a7_a_a6_a_a220(
// Equation(s):
// Add_Reg_a7_a_a6_a_a220_combout = ((Xin_Reg_a7_a_a6_a_aq $ (Xin_Reg_a8_a_a6_a_aq $ (!Add_Reg_a7_a_a5_a_a219)))) # (GND)
// Add_Reg_a7_a_a6_a_a221 = CARRY((Xin_Reg_a7_a_a6_a_aq & ((Xin_Reg_a8_a_a6_a_aq) # (!Add_Reg_a7_a_a5_a_a219))) # (!Xin_Reg_a7_a_a6_a_aq & (Xin_Reg_a8_a_a6_a_aq & !Add_Reg_a7_a_a5_a_a219)))

	.dataa(Add_Reg_a7_a_a6_a_a220_DATAA_driver),
	.datab(Add_Reg_a7_a_a6_a_a220_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a6_a_a220_CIN_driver),
	.combout(Add_Reg_a7_a_a6_a_a220_combout),
	.cout(Add_Reg_a7_a_a6_a_a221));
// synopsys translate_off
defparam Add_Reg_a7_a_a6_a_a220.lut_mask = 16'h698E;
defparam Add_Reg_a7_a_a6_a_a220.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a6_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a6_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a6_a_a220_combout),
	.dataout(Add_Reg_a7_a_a6_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a6_a_CLRN_driver));

// Location: FF_X19_Y13_N15
dffeas Add_Reg_a7_a_a6_a(
	.clk(Add_Reg_a7_a_a6_a_CLK_driver),
	.d(Add_Reg_a7_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a6_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a7_a_a222_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a7_a_aq),
	.dataout(Add_Reg_a7_a_a7_a_a222_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a7_a_a222_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a7_a_aq),
	.dataout(Add_Reg_a7_a_a7_a_a222_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a7_a_a222_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a6_a_a221),
	.dataout(Add_Reg_a7_a_a7_a_a222_CIN_driver));

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb Add_Reg_a7_a_a7_a_a222(
// Equation(s):
// Add_Reg_a7_a_a7_a_a222_combout = (Xin_Reg_a7_a_a7_a_aq & ((Xin_Reg_a8_a_a7_a_aq & (Add_Reg_a7_a_a6_a_a221 & VCC)) # (!Xin_Reg_a8_a_a7_a_aq & (!Add_Reg_a7_a_a6_a_a221)))) # (!Xin_Reg_a7_a_a7_a_aq & ((Xin_Reg_a8_a_a7_a_aq & (!Add_Reg_a7_a_a6_a_a221)) # 
// (!Xin_Reg_a8_a_a7_a_aq & ((Add_Reg_a7_a_a6_a_a221) # (GND)))))
// Add_Reg_a7_a_a7_a_a223 = CARRY((Xin_Reg_a7_a_a7_a_aq & (!Xin_Reg_a8_a_a7_a_aq & !Add_Reg_a7_a_a6_a_a221)) # (!Xin_Reg_a7_a_a7_a_aq & ((!Add_Reg_a7_a_a6_a_a221) # (!Xin_Reg_a8_a_a7_a_aq))))

	.dataa(Add_Reg_a7_a_a7_a_a222_DATAA_driver),
	.datab(Add_Reg_a7_a_a7_a_a222_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a7_a_a222_CIN_driver),
	.combout(Add_Reg_a7_a_a7_a_a222_combout),
	.cout(Add_Reg_a7_a_a7_a_a223));
// synopsys translate_off
defparam Add_Reg_a7_a_a7_a_a222.lut_mask = 16'h9617;
defparam Add_Reg_a7_a_a7_a_a222.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a7_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a7_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a7_a_a222_combout),
	.dataout(Add_Reg_a7_a_a7_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a7_a_CLRN_driver));

// Location: FF_X19_Y13_N17
dffeas Add_Reg_a7_a_a7_a(
	.clk(Add_Reg_a7_a_a7_a_CLK_driver),
	.d(Add_Reg_a7_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a7_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a8_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a8_a_aq),
	.dataout(Xin_Reg_a3_a_a8_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y12_N4
cycloneive_lcell_comb Xin_Reg_a3_a_a8_a_afeeder(
// Equation(s):
// Xin_Reg_a3_a_a8_a_afeeder_combout = Xin_Reg_a2_a_a8_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a3_a_a8_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a3_a_a8_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a3_a_a8_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a3_a_a8_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a8_a_D_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a8_a_afeeder_combout),
	.dataout(Xin_Reg_a3_a_a8_a_D_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N5
dffeas Xin_Reg_a3_a_a8_a(
	.clk(Xin_Reg_a3_a_a8_a_CLK_driver),
	.d(Xin_Reg_a3_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a3_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a8_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a8_a_aq),
	.dataout(Xin_Reg_a4_a_a8_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N13
dffeas Xin_Reg_a4_a_a8_a(
	.clk(Xin_Reg_a4_a_a8_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a4_a_a8_a_ASDATA_driver),
	.clrn(Xin_Reg_a4_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a8_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a8_a_aq),
	.dataout(Xin_Reg_a5_a_a8_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N9
dffeas Xin_Reg_a5_a_a8_a(
	.clk(Xin_Reg_a5_a_a8_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a5_a_a8_a_ASDATA_driver),
	.clrn(Xin_Reg_a5_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a8_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a8_a_aq),
	.dataout(Xin_Reg_a6_a_a8_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N29
dffeas Xin_Reg_a6_a_a8_a(
	.clk(Xin_Reg_a6_a_a8_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a6_a_a8_a_ASDATA_driver),
	.clrn(Xin_Reg_a6_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a8_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a8_a_aq),
	.dataout(Xin_Reg_a7_a_a8_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y12_N16
cycloneive_lcell_comb Xin_Reg_a7_a_a8_a_afeeder(
// Equation(s):
// Xin_Reg_a7_a_a8_a_afeeder_combout = Xin_Reg_a6_a_a8_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a7_a_a8_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a7_a_a8_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a7_a_a8_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a7_a_a8_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a8_a_D_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a8_a_afeeder_combout),
	.dataout(Xin_Reg_a7_a_a8_a_D_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N17
dffeas Xin_Reg_a7_a_a8_a(
	.clk(Xin_Reg_a7_a_a8_a_CLK_driver),
	.d(Xin_Reg_a7_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a7_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a8_a_a224_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a8_a_aq),
	.dataout(Add_Reg_a7_a_a8_a_a224_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a8_a_a224_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a8_a_aq),
	.dataout(Add_Reg_a7_a_a8_a_a224_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a8_a_a224_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a7_a_a223),
	.dataout(Add_Reg_a7_a_a8_a_a224_CIN_driver));

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb Add_Reg_a7_a_a8_a_a224(
// Equation(s):
// Add_Reg_a7_a_a8_a_a224_combout = ((Xin_Reg_a8_a_a8_a_aq $ (Xin_Reg_a7_a_a8_a_aq $ (!Add_Reg_a7_a_a7_a_a223)))) # (GND)
// Add_Reg_a7_a_a8_a_a225 = CARRY((Xin_Reg_a8_a_a8_a_aq & ((Xin_Reg_a7_a_a8_a_aq) # (!Add_Reg_a7_a_a7_a_a223))) # (!Xin_Reg_a8_a_a8_a_aq & (Xin_Reg_a7_a_a8_a_aq & !Add_Reg_a7_a_a7_a_a223)))

	.dataa(Add_Reg_a7_a_a8_a_a224_DATAA_driver),
	.datab(Add_Reg_a7_a_a8_a_a224_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a8_a_a224_CIN_driver),
	.combout(Add_Reg_a7_a_a8_a_a224_combout),
	.cout(Add_Reg_a7_a_a8_a_a225));
// synopsys translate_off
defparam Add_Reg_a7_a_a8_a_a224.lut_mask = 16'h698E;
defparam Add_Reg_a7_a_a8_a_a224.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a8_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a8_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a8_a_a224_combout),
	.dataout(Add_Reg_a7_a_a8_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a8_a_CLRN_driver));

// Location: FF_X19_Y13_N19
dffeas Add_Reg_a7_a_a8_a(
	.clk(Add_Reg_a7_a_a8_a_CLK_driver),
	.d(Add_Reg_a7_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a8_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a9_a_a226_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a9_a_aq),
	.dataout(Add_Reg_a7_a_a9_a_a226_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a9_a_a226_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a9_a_aq),
	.dataout(Add_Reg_a7_a_a9_a_a226_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a9_a_a226_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a8_a_a225),
	.dataout(Add_Reg_a7_a_a9_a_a226_CIN_driver));

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb Add_Reg_a7_a_a9_a_a226(
// Equation(s):
// Add_Reg_a7_a_a9_a_a226_combout = (Xin_Reg_a7_a_a9_a_aq & ((Xin_Reg_a8_a_a9_a_aq & (Add_Reg_a7_a_a8_a_a225 & VCC)) # (!Xin_Reg_a8_a_a9_a_aq & (!Add_Reg_a7_a_a8_a_a225)))) # (!Xin_Reg_a7_a_a9_a_aq & ((Xin_Reg_a8_a_a9_a_aq & (!Add_Reg_a7_a_a8_a_a225)) # 
// (!Xin_Reg_a8_a_a9_a_aq & ((Add_Reg_a7_a_a8_a_a225) # (GND)))))
// Add_Reg_a7_a_a9_a_a227 = CARRY((Xin_Reg_a7_a_a9_a_aq & (!Xin_Reg_a8_a_a9_a_aq & !Add_Reg_a7_a_a8_a_a225)) # (!Xin_Reg_a7_a_a9_a_aq & ((!Add_Reg_a7_a_a8_a_a225) # (!Xin_Reg_a8_a_a9_a_aq))))

	.dataa(Add_Reg_a7_a_a9_a_a226_DATAA_driver),
	.datab(Add_Reg_a7_a_a9_a_a226_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a9_a_a226_CIN_driver),
	.combout(Add_Reg_a7_a_a9_a_a226_combout),
	.cout(Add_Reg_a7_a_a9_a_a227));
// synopsys translate_off
defparam Add_Reg_a7_a_a9_a_a226.lut_mask = 16'h9617;
defparam Add_Reg_a7_a_a9_a_a226.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a9_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a9_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a9_a_a226_combout),
	.dataout(Add_Reg_a7_a_a9_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a9_a_CLRN_driver));

// Location: FF_X19_Y13_N21
dffeas Add_Reg_a7_a_a9_a(
	.clk(Add_Reg_a7_a_a9_a_CLK_driver),
	.d(Add_Reg_a7_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a9_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a10_a_a228_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a10_a_aq),
	.dataout(Add_Reg_a7_a_a10_a_a228_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a10_a_a228_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a10_a_aq),
	.dataout(Add_Reg_a7_a_a10_a_a228_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a10_a_a228_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a9_a_a227),
	.dataout(Add_Reg_a7_a_a10_a_a228_CIN_driver));

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb Add_Reg_a7_a_a10_a_a228(
// Equation(s):
// Add_Reg_a7_a_a10_a_a228_combout = ((Xin_Reg_a8_a_a10_a_aq $ (Xin_Reg_a7_a_a10_a_aq $ (!Add_Reg_a7_a_a9_a_a227)))) # (GND)
// Add_Reg_a7_a_a10_a_a229 = CARRY((Xin_Reg_a8_a_a10_a_aq & ((Xin_Reg_a7_a_a10_a_aq) # (!Add_Reg_a7_a_a9_a_a227))) # (!Xin_Reg_a8_a_a10_a_aq & (Xin_Reg_a7_a_a10_a_aq & !Add_Reg_a7_a_a9_a_a227)))

	.dataa(Add_Reg_a7_a_a10_a_a228_DATAA_driver),
	.datab(Add_Reg_a7_a_a10_a_a228_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a10_a_a228_CIN_driver),
	.combout(Add_Reg_a7_a_a10_a_a228_combout),
	.cout(Add_Reg_a7_a_a10_a_a229));
// synopsys translate_off
defparam Add_Reg_a7_a_a10_a_a228.lut_mask = 16'h698E;
defparam Add_Reg_a7_a_a10_a_a228.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a10_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a10_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a10_a_a228_combout),
	.dataout(Add_Reg_a7_a_a10_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a10_a_CLRN_driver));

// Location: FF_X19_Y13_N23
dffeas Add_Reg_a7_a_a10_a(
	.clk(Add_Reg_a7_a_a10_a_CLK_driver),
	.d(Add_Reg_a7_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a10_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a11_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a2_a_a11_a_aq),
	.dataout(Xin_Reg_a3_a_a11_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb Xin_Reg_a3_a_a11_a_afeeder(
// Equation(s):
// Xin_Reg_a3_a_a11_a_afeeder_combout = Xin_Reg_a2_a_a11_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a3_a_a11_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a3_a_a11_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a3_a_a11_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a3_a_a11_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a3_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a11_a_D_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a11_a_afeeder_combout),
	.dataout(Xin_Reg_a3_a_a11_a_D_driver));

cycloneive_routing_wire Xin_Reg_a3_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a3_a_a11_a_CLRN_driver));

// Location: FF_X19_Y10_N29
dffeas Xin_Reg_a3_a_a11_a(
	.clk(Xin_Reg_a3_a_a11_a_CLK_driver),
	.d(Xin_Reg_a3_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a3_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a3_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a3_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a3_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a11_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a11_a_aq),
	.dataout(Xin_Reg_a4_a_a11_a_afeeder_DATAD_driver));

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb Xin_Reg_a4_a_a11_a_afeeder(
// Equation(s):
// Xin_Reg_a4_a_a11_a_afeeder_combout = Xin_Reg_a3_a_a11_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a4_a_a11_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a4_a_a11_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a4_a_a11_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a4_a_a11_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a4_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a11_a_D_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a11_a_afeeder_combout),
	.dataout(Xin_Reg_a4_a_a11_a_D_driver));

cycloneive_routing_wire Xin_Reg_a4_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a4_a_a11_a_CLRN_driver));

// Location: FF_X23_Y12_N31
dffeas Xin_Reg_a4_a_a11_a(
	.clk(Xin_Reg_a4_a_a11_a_CLK_driver),
	.d(Xin_Reg_a4_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a4_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a4_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a4_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a4_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a5_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a11_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a11_a_aq),
	.dataout(Xin_Reg_a5_a_a11_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a5_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a5_a_a11_a_CLRN_driver));

// Location: FF_X23_Y12_N29
dffeas Xin_Reg_a5_a_a11_a(
	.clk(Xin_Reg_a5_a_a11_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a5_a_a11_a_ASDATA_driver),
	.clrn(Xin_Reg_a5_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a5_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a5_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a5_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a11_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a11_a_aq),
	.dataout(Xin_Reg_a6_a_a11_a_afeeder_DATAD_driver));

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb Xin_Reg_a6_a_a11_a_afeeder(
// Equation(s):
// Xin_Reg_a6_a_a11_a_afeeder_combout = Xin_Reg_a5_a_a11_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a6_a_a11_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a6_a_a11_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a6_a_a11_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a6_a_a11_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a6_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a11_a_D_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a11_a_afeeder_combout),
	.dataout(Xin_Reg_a6_a_a11_a_D_driver));

cycloneive_routing_wire Xin_Reg_a6_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a6_a_a11_a_CLRN_driver));

// Location: FF_X23_Y13_N1
dffeas Xin_Reg_a6_a_a11_a(
	.clk(Xin_Reg_a6_a_a11_a_CLK_driver),
	.d(Xin_Reg_a6_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a6_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a6_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a6_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a6_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a11_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a11_a_aq),
	.dataout(Xin_Reg_a7_a_a11_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb Xin_Reg_a7_a_a11_a_afeeder(
// Equation(s):
// Xin_Reg_a7_a_a11_a_afeeder_combout = Xin_Reg_a6_a_a11_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a7_a_a11_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a7_a_a11_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a7_a_a11_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a7_a_a11_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a7_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a11_a_D_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a11_a_afeeder_combout),
	.dataout(Xin_Reg_a7_a_a11_a_D_driver));

cycloneive_routing_wire Xin_Reg_a7_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a7_a_a11_a_CLRN_driver));

// Location: FF_X19_Y14_N29
dffeas Xin_Reg_a7_a_a11_a(
	.clk(Xin_Reg_a7_a_a11_a_CLK_driver),
	.d(Xin_Reg_a7_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a7_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a7_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a7_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a7_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a11_a_a230_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a11_a_aq),
	.dataout(Add_Reg_a7_a_a11_a_a230_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a11_a_a230_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a11_a_aq),
	.dataout(Add_Reg_a7_a_a11_a_a230_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a11_a_a230_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a10_a_a229),
	.dataout(Add_Reg_a7_a_a11_a_a230_CIN_driver));

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb Add_Reg_a7_a_a11_a_a230(
// Equation(s):
// Add_Reg_a7_a_a11_a_a230_combout = (Xin_Reg_a8_a_a11_a_aq & ((Xin_Reg_a7_a_a11_a_aq & (Add_Reg_a7_a_a10_a_a229 & VCC)) # (!Xin_Reg_a7_a_a11_a_aq & (!Add_Reg_a7_a_a10_a_a229)))) # (!Xin_Reg_a8_a_a11_a_aq & ((Xin_Reg_a7_a_a11_a_aq & 
// (!Add_Reg_a7_a_a10_a_a229)) # (!Xin_Reg_a7_a_a11_a_aq & ((Add_Reg_a7_a_a10_a_a229) # (GND)))))
// Add_Reg_a7_a_a11_a_a231 = CARRY((Xin_Reg_a8_a_a11_a_aq & (!Xin_Reg_a7_a_a11_a_aq & !Add_Reg_a7_a_a10_a_a229)) # (!Xin_Reg_a8_a_a11_a_aq & ((!Add_Reg_a7_a_a10_a_a229) # (!Xin_Reg_a7_a_a11_a_aq))))

	.dataa(Add_Reg_a7_a_a11_a_a230_DATAA_driver),
	.datab(Add_Reg_a7_a_a11_a_a230_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a7_a_a11_a_a230_CIN_driver),
	.combout(Add_Reg_a7_a_a11_a_a230_combout),
	.cout(Add_Reg_a7_a_a11_a_a231));
// synopsys translate_off
defparam Add_Reg_a7_a_a11_a_a230.lut_mask = 16'h9617;
defparam Add_Reg_a7_a_a11_a_a230.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a11_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a11_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a11_a_a230_combout),
	.dataout(Add_Reg_a7_a_a11_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a11_a_CLRN_driver));

// Location: FF_X19_Y13_N25
dffeas Add_Reg_a7_a_a11_a(
	.clk(Add_Reg_a7_a_a11_a_CLK_driver),
	.d(Add_Reg_a7_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a11_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a12_a_a232_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a11_a_aq),
	.dataout(Add_Reg_a7_a_a12_a_a232_DATAA_driver));

cycloneive_routing_wire Add_Reg_a7_a_a12_a_a232_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a11_a_aq),
	.dataout(Add_Reg_a7_a_a12_a_a232_DATAB_driver));

cycloneive_routing_wire Add_Reg_a7_a_a12_a_a232_CIN_routing_wire_inst (
	.datain(Add_Reg_a7_a_a11_a_a231),
	.dataout(Add_Reg_a7_a_a12_a_a232_CIN_driver));

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb Add_Reg_a7_a_a12_a_a232(
// Equation(s):
// Add_Reg_a7_a_a12_a_a232_combout = Xin_Reg_a8_a_a11_a_aq $ (Xin_Reg_a7_a_a11_a_aq $ (!Add_Reg_a7_a_a11_a_a231))

	.dataa(Add_Reg_a7_a_a12_a_a232_DATAA_driver),
	.datab(Add_Reg_a7_a_a12_a_a232_DATAB_driver),
	.datac(gnd),
	.datad(gnd),
	.cin(Add_Reg_a7_a_a12_a_a232_CIN_driver),
	.combout(Add_Reg_a7_a_a12_a_a232_combout),
	.cout());
// synopsys translate_off
defparam Add_Reg_a7_a_a12_a_a232.lut_mask = 16'h6969;
defparam Add_Reg_a7_a_a12_a_a232.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a12_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a12_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a12_a_a232_combout),
	.dataout(Add_Reg_a7_a_a12_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a12_a_CLRN_driver));

// Location: FF_X19_Y13_N27
dffeas Add_Reg_a7_a_a12_a(
	.clk(Add_Reg_a7_a_a12_a_CLK_driver),
	.d(Add_Reg_a7_a_a12_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a12_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a12_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a7_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a0_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a7_a_a0_a_D_routing_wire_inst (
	.datain(Add_Reg_a7_a_a0_a_a208_combout),
	.dataout(Add_Reg_a7_a_a0_a_D_driver));

cycloneive_routing_wire Add_Reg_a7_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a7_a_a0_a_CLRN_driver));

// Location: FF_X19_Y13_N3
dffeas Add_Reg_a7_a_a0_a(
	.clk(Add_Reg_a7_a_a0_a_CLK_driver),
	.d(Add_Reg_a7_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a7_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a7_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a7_a_a0_a.is_wysiwyg = "true";
defparam Add_Reg_a7_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[0]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[1]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[2]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[3]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[4]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a5_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a0_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[5]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a6_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a1_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[6]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a7_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a2_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[7]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a8_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a3_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[8]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a9_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a4_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[9]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a10_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a5_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[10]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a11_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a6_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[11]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a12_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a7_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[12]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a13_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a8_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[13]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a14_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a9_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[14]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a15_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a10_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[15]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a16_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a11_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[16]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a17_a_routing_wire_inst (
	.datain(Add_Reg_a7_a_a12_a_aq),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[17]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[0]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[1]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[2]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[3]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[4]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[5]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a6_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[6]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a7_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[7]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a8_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[8]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a9_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[9]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a10_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[10]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a11_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[11]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a12_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[12]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a13_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[13]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a14_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[14]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a15_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[15]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a16_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[16]));

cycloneive_routing_wire Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a17_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[17]));

// Location: DSPMULT_X18_Y13_N0
cycloneive_mac_mult Umult7_alpm_mult_component_aauto_generated_amac_mult1(
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus),
	.datab(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult7_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus));
// synopsys translate_off
defparam Umult7_alpm_mult_component_aauto_generated_amac_mult1.dataa_clock = "none";
defparam Umult7_alpm_mult_component_aauto_generated_amac_mult1.dataa_width = 18;
defparam Umult7_alpm_mult_component_aauto_generated_amac_mult1.datab_clock = "none";
defparam Umult7_alpm_mult_component_aauto_generated_amac_mult1.datab_width = 18;
defparam Umult7_alpm_mult_component_aauto_generated_amac_mult1.signa_clock = "none";
defparam Umult7_alpm_mult_component_aauto_generated_amac_mult1.signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire Add13_a2_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[1]),
	.dataout(Add13_a2_DATAA_driver));

cycloneive_routing_wire Add13_a2_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[1]),
	.dataout(Add13_a2_DATAB_driver));

cycloneive_routing_wire Add13_a2_CIN_routing_wire_inst (
	.datain(Add13_a1),
	.dataout(Add13_a2_CIN_driver));

// Location: LCCOMB_X17_Y14_N8
cycloneive_lcell_comb Add13_a2(
// Equation(s):
// Add13_a2_combout = (Umult6_alpm_mult_component_aauto_generated_aresult[1] & ((Umult7_alpm_mult_component_aauto_generated_aresult[1] & (Add13_a1 & VCC)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[1] & (!Add13_a1)))) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[1] & ((Umult7_alpm_mult_component_aauto_generated_aresult[1] & (!Add13_a1)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[1] & ((Add13_a1) # (GND)))))
// Add13_a3 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[1] & (!Umult7_alpm_mult_component_aauto_generated_aresult[1] & !Add13_a1)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[1] & ((!Add13_a1) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[1]))))

	.dataa(Add13_a2_DATAA_driver),
	.datab(Add13_a2_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a2_CIN_driver),
	.combout(Add13_a2_combout),
	.cout(Add13_a3));
// synopsys translate_off
defparam Add13_a2.lut_mask = 16'h9617;
defparam Add13_a2.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a1_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a1_a_aq),
	.dataout(Xin_Reg_a8_a_a1_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a1_a_CLRN_driver));

// Location: FF_X22_Y13_N7
dffeas Xin_Reg_a8_a_a1_a(
	.clk(Xin_Reg_a8_a_a1_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a8_a_a1_a_ASDATA_driver),
	.clrn(Xin_Reg_a8_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a1_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a1_a_aq),
	.dataout(Xin_Reg_a9_a_a1_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb Xin_Reg_a9_a_a1_a_afeeder(
// Equation(s):
// Xin_Reg_a9_a_a1_a_afeeder_combout = Xin_Reg_a8_a_a1_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a9_a_a1_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a9_a_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a9_a_a1_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a9_a_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a1_a_D_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a1_a_afeeder_combout),
	.dataout(Xin_Reg_a9_a_a1_a_D_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a1_a_CLRN_driver));

// Location: FF_X22_Y13_N11
dffeas Xin_Reg_a9_a_a1_a(
	.clk(Xin_Reg_a9_a_a1_a_CLK_driver),
	.d(Xin_Reg_a9_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a9_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a1_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a1_a_aq),
	.dataout(Xin_Reg_a10_a_a1_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a1_a_CLRN_driver));

// Location: FF_X22_Y13_N23
dffeas Xin_Reg_a10_a_a1_a(
	.clk(Xin_Reg_a10_a_a1_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a10_a_a1_a_ASDATA_driver),
	.clrn(Xin_Reg_a10_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a1_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a1_a_aq),
	.dataout(Xin_Reg_a11_a_a1_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a1_a_CLRN_driver));

// Location: FF_X22_Y13_N27
dffeas Xin_Reg_a11_a_a1_a(
	.clk(Xin_Reg_a11_a_a1_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a11_a_a1_a_ASDATA_driver),
	.clrn(Xin_Reg_a11_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a0_a_aq),
	.dataout(Xin_Reg_a9_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N6
cycloneive_lcell_comb Xin_Reg_a9_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a9_a_a0_a_afeeder_combout = Xin_Reg_a8_a_a0_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a9_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a9_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a9_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a9_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a9_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N7
dffeas Xin_Reg_a9_a_a0_a(
	.clk(Xin_Reg_a9_a_a0_a_CLK_driver),
	.d(Xin_Reg_a9_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a9_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a0_a_aq),
	.dataout(Xin_Reg_a10_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N18
cycloneive_lcell_comb Xin_Reg_a10_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a10_a_a0_a_afeeder_combout = Xin_Reg_a9_a_a0_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a10_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a10_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a10_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a10_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a10_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N19
dffeas Xin_Reg_a10_a_a0_a(
	.clk(Xin_Reg_a10_a_a0_a_CLK_driver),
	.d(Xin_Reg_a10_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a10_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a0_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a0_a_aq),
	.dataout(Xin_Reg_a11_a_a0_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y14_N14
cycloneive_lcell_comb Xin_Reg_a11_a_a0_a_afeeder(
// Equation(s):
// Xin_Reg_a11_a_a0_a_afeeder_combout = Xin_Reg_a10_a_a0_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a11_a_a0_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a11_a_a0_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a11_a_a0_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a11_a_a0_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a0_a_D_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a0_a_afeeder_combout),
	.dataout(Xin_Reg_a11_a_a0_a_D_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N15
dffeas Xin_Reg_a11_a_a0_a(
	.clk(Xin_Reg_a11_a_a0_a_CLK_driver),
	.d(Xin_Reg_a11_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a11_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a0_a_a286_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a0_a_aq),
	.dataout(Add_Reg_a4_a_a0_a_a286_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a0_a_a286_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a0_a_aq),
	.dataout(Add_Reg_a4_a_a0_a_a286_DATAB_driver));

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb Add_Reg_a4_a_a0_a_a286(
// Equation(s):
// Add_Reg_a4_a_a0_a_a286_combout = (Xin_Reg_a4_a_a0_a_aq & (Xin_Reg_a11_a_a0_a_aq $ (VCC))) # (!Xin_Reg_a4_a_a0_a_aq & (Xin_Reg_a11_a_a0_a_aq & VCC))
// Add_Reg_a4_a_a0_a_a287 = CARRY((Xin_Reg_a4_a_a0_a_aq & Xin_Reg_a11_a_a0_a_aq))

	.dataa(Add_Reg_a4_a_a0_a_a286_DATAA_driver),
	.datab(Add_Reg_a4_a_a0_a_a286_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add_Reg_a4_a_a0_a_a286_combout),
	.cout(Add_Reg_a4_a_a0_a_a287));
// synopsys translate_off
defparam Add_Reg_a4_a_a0_a_a286.lut_mask = 16'h6688;
defparam Add_Reg_a4_a_a0_a_a286.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a1_a_a288_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a1_a_aq),
	.dataout(Add_Reg_a4_a_a1_a_a288_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a1_a_a288_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a1_a_aq),
	.dataout(Add_Reg_a4_a_a1_a_a288_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a1_a_a288_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a0_a_a287),
	.dataout(Add_Reg_a4_a_a1_a_a288_CIN_driver));

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb Add_Reg_a4_a_a1_a_a288(
// Equation(s):
// Add_Reg_a4_a_a1_a_a288_combout = (Xin_Reg_a4_a_a1_a_aq & ((Xin_Reg_a11_a_a1_a_aq & (Add_Reg_a4_a_a0_a_a287 & VCC)) # (!Xin_Reg_a11_a_a1_a_aq & (!Add_Reg_a4_a_a0_a_a287)))) # (!Xin_Reg_a4_a_a1_a_aq & ((Xin_Reg_a11_a_a1_a_aq & (!Add_Reg_a4_a_a0_a_a287)) # 
// (!Xin_Reg_a11_a_a1_a_aq & ((Add_Reg_a4_a_a0_a_a287) # (GND)))))
// Add_Reg_a4_a_a1_a_a289 = CARRY((Xin_Reg_a4_a_a1_a_aq & (!Xin_Reg_a11_a_a1_a_aq & !Add_Reg_a4_a_a0_a_a287)) # (!Xin_Reg_a4_a_a1_a_aq & ((!Add_Reg_a4_a_a0_a_a287) # (!Xin_Reg_a11_a_a1_a_aq))))

	.dataa(Add_Reg_a4_a_a1_a_a288_DATAA_driver),
	.datab(Add_Reg_a4_a_a1_a_a288_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a1_a_a288_CIN_driver),
	.combout(Add_Reg_a4_a_a1_a_a288_combout),
	.cout(Add_Reg_a4_a_a1_a_a289));
// synopsys translate_off
defparam Add_Reg_a4_a_a1_a_a288.lut_mask = 16'h9617;
defparam Add_Reg_a4_a_a1_a_a288.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a1_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a1_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a1_a_a288_combout),
	.dataout(Add_Reg_a4_a_a1_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a1_a_CLRN_driver));

// Location: FF_X23_Y12_N5
dffeas Add_Reg_a4_a_a1_a(
	.clk(Add_Reg_a4_a_a1_a_CLK_driver),
	.d(Add_Reg_a4_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a1_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a2_a_a290_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a2_a_aq),
	.dataout(Add_Reg_a4_a_a2_a_a290_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a2_a_a290_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a2_a_aq),
	.dataout(Add_Reg_a4_a_a2_a_a290_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a2_a_a290_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a1_a_a289),
	.dataout(Add_Reg_a4_a_a2_a_a290_CIN_driver));

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb Add_Reg_a4_a_a2_a_a290(
// Equation(s):
// Add_Reg_a4_a_a2_a_a290_combout = ((Xin_Reg_a11_a_a2_a_aq $ (Xin_Reg_a4_a_a2_a_aq $ (!Add_Reg_a4_a_a1_a_a289)))) # (GND)
// Add_Reg_a4_a_a2_a_a291 = CARRY((Xin_Reg_a11_a_a2_a_aq & ((Xin_Reg_a4_a_a2_a_aq) # (!Add_Reg_a4_a_a1_a_a289))) # (!Xin_Reg_a11_a_a2_a_aq & (Xin_Reg_a4_a_a2_a_aq & !Add_Reg_a4_a_a1_a_a289)))

	.dataa(Add_Reg_a4_a_a2_a_a290_DATAA_driver),
	.datab(Add_Reg_a4_a_a2_a_a290_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a2_a_a290_CIN_driver),
	.combout(Add_Reg_a4_a_a2_a_a290_combout),
	.cout(Add_Reg_a4_a_a2_a_a291));
// synopsys translate_off
defparam Add_Reg_a4_a_a2_a_a290.lut_mask = 16'h698E;
defparam Add_Reg_a4_a_a2_a_a290.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a2_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a2_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a2_a_a290_combout),
	.dataout(Add_Reg_a4_a_a2_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a2_a_CLRN_driver));

// Location: FF_X23_Y12_N7
dffeas Add_Reg_a4_a_a2_a(
	.clk(Add_Reg_a4_a_a2_a_CLK_driver),
	.d(Add_Reg_a4_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a2_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a3_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a3_a_aq),
	.dataout(Xin_Reg_a9_a_a3_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N15
dffeas Xin_Reg_a9_a_a3_a(
	.clk(Xin_Reg_a9_a_a3_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a9_a_a3_a_ASDATA_driver),
	.clrn(Xin_Reg_a9_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a3_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a3_a_aq),
	.dataout(Xin_Reg_a10_a_a3_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N19
dffeas Xin_Reg_a10_a_a3_a(
	.clk(Xin_Reg_a10_a_a3_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a10_a_a3_a_ASDATA_driver),
	.clrn(Xin_Reg_a10_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a3_a_aq),
	.dataout(Xin_Reg_a11_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb Xin_Reg_a11_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a11_a_a3_a_afeeder_combout = Xin_Reg_a10_a_a3_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a11_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a11_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a11_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a11_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a11_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N7
dffeas Xin_Reg_a11_a_a3_a(
	.clk(Xin_Reg_a11_a_a3_a_CLK_driver),
	.d(Xin_Reg_a11_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a11_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a3_a_a292_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a3_a_aq),
	.dataout(Add_Reg_a4_a_a3_a_a292_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a3_a_a292_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a3_a_aq),
	.dataout(Add_Reg_a4_a_a3_a_a292_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a3_a_a292_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a2_a_a291),
	.dataout(Add_Reg_a4_a_a3_a_a292_CIN_driver));

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb Add_Reg_a4_a_a3_a_a292(
// Equation(s):
// Add_Reg_a4_a_a3_a_a292_combout = (Xin_Reg_a4_a_a3_a_aq & ((Xin_Reg_a11_a_a3_a_aq & (Add_Reg_a4_a_a2_a_a291 & VCC)) # (!Xin_Reg_a11_a_a3_a_aq & (!Add_Reg_a4_a_a2_a_a291)))) # (!Xin_Reg_a4_a_a3_a_aq & ((Xin_Reg_a11_a_a3_a_aq & (!Add_Reg_a4_a_a2_a_a291)) # 
// (!Xin_Reg_a11_a_a3_a_aq & ((Add_Reg_a4_a_a2_a_a291) # (GND)))))
// Add_Reg_a4_a_a3_a_a293 = CARRY((Xin_Reg_a4_a_a3_a_aq & (!Xin_Reg_a11_a_a3_a_aq & !Add_Reg_a4_a_a2_a_a291)) # (!Xin_Reg_a4_a_a3_a_aq & ((!Add_Reg_a4_a_a2_a_a291) # (!Xin_Reg_a11_a_a3_a_aq))))

	.dataa(Add_Reg_a4_a_a3_a_a292_DATAA_driver),
	.datab(Add_Reg_a4_a_a3_a_a292_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a3_a_a292_CIN_driver),
	.combout(Add_Reg_a4_a_a3_a_a292_combout),
	.cout(Add_Reg_a4_a_a3_a_a293));
// synopsys translate_off
defparam Add_Reg_a4_a_a3_a_a292.lut_mask = 16'h9617;
defparam Add_Reg_a4_a_a3_a_a292.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a3_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a3_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a3_a_a292_combout),
	.dataout(Add_Reg_a4_a_a3_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a3_a_CLRN_driver));

// Location: FF_X23_Y12_N9
dffeas Add_Reg_a4_a_a3_a(
	.clk(Add_Reg_a4_a_a3_a_CLK_driver),
	.d(Add_Reg_a4_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a3_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a4_a_a294_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a4_a_aq),
	.dataout(Add_Reg_a4_a_a4_a_a294_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a4_a_a294_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a4_a_aq),
	.dataout(Add_Reg_a4_a_a4_a_a294_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a4_a_a294_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a3_a_a293),
	.dataout(Add_Reg_a4_a_a4_a_a294_CIN_driver));

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb Add_Reg_a4_a_a4_a_a294(
// Equation(s):
// Add_Reg_a4_a_a4_a_a294_combout = ((Xin_Reg_a11_a_a4_a_aq $ (Xin_Reg_a4_a_a4_a_aq $ (!Add_Reg_a4_a_a3_a_a293)))) # (GND)
// Add_Reg_a4_a_a4_a_a295 = CARRY((Xin_Reg_a11_a_a4_a_aq & ((Xin_Reg_a4_a_a4_a_aq) # (!Add_Reg_a4_a_a3_a_a293))) # (!Xin_Reg_a11_a_a4_a_aq & (Xin_Reg_a4_a_a4_a_aq & !Add_Reg_a4_a_a3_a_a293)))

	.dataa(Add_Reg_a4_a_a4_a_a294_DATAA_driver),
	.datab(Add_Reg_a4_a_a4_a_a294_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a4_a_a294_CIN_driver),
	.combout(Add_Reg_a4_a_a4_a_a294_combout),
	.cout(Add_Reg_a4_a_a4_a_a295));
// synopsys translate_off
defparam Add_Reg_a4_a_a4_a_a294.lut_mask = 16'h698E;
defparam Add_Reg_a4_a_a4_a_a294.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a4_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a4_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a4_a_a294_combout),
	.dataout(Add_Reg_a4_a_a4_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a4_a_CLRN_driver));

// Location: FF_X23_Y12_N11
dffeas Add_Reg_a4_a_a4_a(
	.clk(Add_Reg_a4_a_a4_a_CLK_driver),
	.d(Add_Reg_a4_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a4_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a5_a_a296_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a5_a_aq),
	.dataout(Add_Reg_a4_a_a5_a_a296_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a5_a_a296_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a5_a_aq),
	.dataout(Add_Reg_a4_a_a5_a_a296_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a5_a_a296_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a4_a_a295),
	.dataout(Add_Reg_a4_a_a5_a_a296_CIN_driver));

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb Add_Reg_a4_a_a5_a_a296(
// Equation(s):
// Add_Reg_a4_a_a5_a_a296_combout = (Xin_Reg_a11_a_a5_a_aq & ((Xin_Reg_a4_a_a5_a_aq & (Add_Reg_a4_a_a4_a_a295 & VCC)) # (!Xin_Reg_a4_a_a5_a_aq & (!Add_Reg_a4_a_a4_a_a295)))) # (!Xin_Reg_a11_a_a5_a_aq & ((Xin_Reg_a4_a_a5_a_aq & (!Add_Reg_a4_a_a4_a_a295)) # 
// (!Xin_Reg_a4_a_a5_a_aq & ((Add_Reg_a4_a_a4_a_a295) # (GND)))))
// Add_Reg_a4_a_a5_a_a297 = CARRY((Xin_Reg_a11_a_a5_a_aq & (!Xin_Reg_a4_a_a5_a_aq & !Add_Reg_a4_a_a4_a_a295)) # (!Xin_Reg_a11_a_a5_a_aq & ((!Add_Reg_a4_a_a4_a_a295) # (!Xin_Reg_a4_a_a5_a_aq))))

	.dataa(Add_Reg_a4_a_a5_a_a296_DATAA_driver),
	.datab(Add_Reg_a4_a_a5_a_a296_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a5_a_a296_CIN_driver),
	.combout(Add_Reg_a4_a_a5_a_a296_combout),
	.cout(Add_Reg_a4_a_a5_a_a297));
// synopsys translate_off
defparam Add_Reg_a4_a_a5_a_a296.lut_mask = 16'h9617;
defparam Add_Reg_a4_a_a5_a_a296.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a5_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a5_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a5_a_a296_combout),
	.dataout(Add_Reg_a4_a_a5_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a5_a_CLRN_driver));

// Location: FF_X23_Y12_N13
dffeas Add_Reg_a4_a_a5_a(
	.clk(Add_Reg_a4_a_a5_a_CLK_driver),
	.d(Add_Reg_a4_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a5_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a6_a_a298_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a6_a_aq),
	.dataout(Add_Reg_a4_a_a6_a_a298_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a6_a_a298_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a6_a_aq),
	.dataout(Add_Reg_a4_a_a6_a_a298_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a6_a_a298_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a5_a_a297),
	.dataout(Add_Reg_a4_a_a6_a_a298_CIN_driver));

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb Add_Reg_a4_a_a6_a_a298(
// Equation(s):
// Add_Reg_a4_a_a6_a_a298_combout = ((Xin_Reg_a11_a_a6_a_aq $ (Xin_Reg_a4_a_a6_a_aq $ (!Add_Reg_a4_a_a5_a_a297)))) # (GND)
// Add_Reg_a4_a_a6_a_a299 = CARRY((Xin_Reg_a11_a_a6_a_aq & ((Xin_Reg_a4_a_a6_a_aq) # (!Add_Reg_a4_a_a5_a_a297))) # (!Xin_Reg_a11_a_a6_a_aq & (Xin_Reg_a4_a_a6_a_aq & !Add_Reg_a4_a_a5_a_a297)))

	.dataa(Add_Reg_a4_a_a6_a_a298_DATAA_driver),
	.datab(Add_Reg_a4_a_a6_a_a298_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a6_a_a298_CIN_driver),
	.combout(Add_Reg_a4_a_a6_a_a298_combout),
	.cout(Add_Reg_a4_a_a6_a_a299));
// synopsys translate_off
defparam Add_Reg_a4_a_a6_a_a298.lut_mask = 16'h698E;
defparam Add_Reg_a4_a_a6_a_a298.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a6_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a6_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a6_a_a298_combout),
	.dataout(Add_Reg_a4_a_a6_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a6_a_CLRN_driver));

// Location: FF_X23_Y12_N15
dffeas Add_Reg_a4_a_a6_a(
	.clk(Add_Reg_a4_a_a6_a_CLK_driver),
	.d(Add_Reg_a4_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a6_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a7_a_a300_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a7_a_aq),
	.dataout(Add_Reg_a4_a_a7_a_a300_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a7_a_a300_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a7_a_aq),
	.dataout(Add_Reg_a4_a_a7_a_a300_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a7_a_a300_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a6_a_a299),
	.dataout(Add_Reg_a4_a_a7_a_a300_CIN_driver));

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb Add_Reg_a4_a_a7_a_a300(
// Equation(s):
// Add_Reg_a4_a_a7_a_a300_combout = (Xin_Reg_a11_a_a7_a_aq & ((Xin_Reg_a4_a_a7_a_aq & (Add_Reg_a4_a_a6_a_a299 & VCC)) # (!Xin_Reg_a4_a_a7_a_aq & (!Add_Reg_a4_a_a6_a_a299)))) # (!Xin_Reg_a11_a_a7_a_aq & ((Xin_Reg_a4_a_a7_a_aq & (!Add_Reg_a4_a_a6_a_a299)) # 
// (!Xin_Reg_a4_a_a7_a_aq & ((Add_Reg_a4_a_a6_a_a299) # (GND)))))
// Add_Reg_a4_a_a7_a_a301 = CARRY((Xin_Reg_a11_a_a7_a_aq & (!Xin_Reg_a4_a_a7_a_aq & !Add_Reg_a4_a_a6_a_a299)) # (!Xin_Reg_a11_a_a7_a_aq & ((!Add_Reg_a4_a_a6_a_a299) # (!Xin_Reg_a4_a_a7_a_aq))))

	.dataa(Add_Reg_a4_a_a7_a_a300_DATAA_driver),
	.datab(Add_Reg_a4_a_a7_a_a300_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a7_a_a300_CIN_driver),
	.combout(Add_Reg_a4_a_a7_a_a300_combout),
	.cout(Add_Reg_a4_a_a7_a_a301));
// synopsys translate_off
defparam Add_Reg_a4_a_a7_a_a300.lut_mask = 16'h9617;
defparam Add_Reg_a4_a_a7_a_a300.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a7_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a7_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a7_a_a300_combout),
	.dataout(Add_Reg_a4_a_a7_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a7_a_CLRN_driver));

// Location: FF_X23_Y12_N17
dffeas Add_Reg_a4_a_a7_a(
	.clk(Add_Reg_a4_a_a7_a_CLK_driver),
	.d(Add_Reg_a4_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a7_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a8_a_a302_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a8_a_aq),
	.dataout(Add_Reg_a4_a_a8_a_a302_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a8_a_a302_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a8_a_aq),
	.dataout(Add_Reg_a4_a_a8_a_a302_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a8_a_a302_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a7_a_a301),
	.dataout(Add_Reg_a4_a_a8_a_a302_CIN_driver));

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb Add_Reg_a4_a_a8_a_a302(
// Equation(s):
// Add_Reg_a4_a_a8_a_a302_combout = ((Xin_Reg_a11_a_a8_a_aq $ (Xin_Reg_a4_a_a8_a_aq $ (!Add_Reg_a4_a_a7_a_a301)))) # (GND)
// Add_Reg_a4_a_a8_a_a303 = CARRY((Xin_Reg_a11_a_a8_a_aq & ((Xin_Reg_a4_a_a8_a_aq) # (!Add_Reg_a4_a_a7_a_a301))) # (!Xin_Reg_a11_a_a8_a_aq & (Xin_Reg_a4_a_a8_a_aq & !Add_Reg_a4_a_a7_a_a301)))

	.dataa(Add_Reg_a4_a_a8_a_a302_DATAA_driver),
	.datab(Add_Reg_a4_a_a8_a_a302_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a8_a_a302_CIN_driver),
	.combout(Add_Reg_a4_a_a8_a_a302_combout),
	.cout(Add_Reg_a4_a_a8_a_a303));
// synopsys translate_off
defparam Add_Reg_a4_a_a8_a_a302.lut_mask = 16'h698E;
defparam Add_Reg_a4_a_a8_a_a302.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a8_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a8_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a8_a_a302_combout),
	.dataout(Add_Reg_a4_a_a8_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a8_a_CLRN_driver));

// Location: FF_X23_Y12_N19
dffeas Add_Reg_a4_a_a8_a(
	.clk(Add_Reg_a4_a_a8_a_CLK_driver),
	.d(Add_Reg_a4_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a8_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a9_a_a304_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a9_a_aq),
	.dataout(Add_Reg_a4_a_a9_a_a304_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a9_a_a304_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a9_a_aq),
	.dataout(Add_Reg_a4_a_a9_a_a304_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a9_a_a304_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a8_a_a303),
	.dataout(Add_Reg_a4_a_a9_a_a304_CIN_driver));

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb Add_Reg_a4_a_a9_a_a304(
// Equation(s):
// Add_Reg_a4_a_a9_a_a304_combout = (Xin_Reg_a11_a_a9_a_aq & ((Xin_Reg_a4_a_a9_a_aq & (Add_Reg_a4_a_a8_a_a303 & VCC)) # (!Xin_Reg_a4_a_a9_a_aq & (!Add_Reg_a4_a_a8_a_a303)))) # (!Xin_Reg_a11_a_a9_a_aq & ((Xin_Reg_a4_a_a9_a_aq & (!Add_Reg_a4_a_a8_a_a303)) # 
// (!Xin_Reg_a4_a_a9_a_aq & ((Add_Reg_a4_a_a8_a_a303) # (GND)))))
// Add_Reg_a4_a_a9_a_a305 = CARRY((Xin_Reg_a11_a_a9_a_aq & (!Xin_Reg_a4_a_a9_a_aq & !Add_Reg_a4_a_a8_a_a303)) # (!Xin_Reg_a11_a_a9_a_aq & ((!Add_Reg_a4_a_a8_a_a303) # (!Xin_Reg_a4_a_a9_a_aq))))

	.dataa(Add_Reg_a4_a_a9_a_a304_DATAA_driver),
	.datab(Add_Reg_a4_a_a9_a_a304_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a9_a_a304_CIN_driver),
	.combout(Add_Reg_a4_a_a9_a_a304_combout),
	.cout(Add_Reg_a4_a_a9_a_a305));
// synopsys translate_off
defparam Add_Reg_a4_a_a9_a_a304.lut_mask = 16'h9617;
defparam Add_Reg_a4_a_a9_a_a304.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a9_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a9_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a9_a_a304_combout),
	.dataout(Add_Reg_a4_a_a9_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a9_a_CLRN_driver));

// Location: FF_X23_Y12_N21
dffeas Add_Reg_a4_a_a9_a(
	.clk(Add_Reg_a4_a_a9_a_CLK_driver),
	.d(Add_Reg_a4_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a9_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a10_a_a306_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a10_a_aq),
	.dataout(Add_Reg_a4_a_a10_a_a306_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a10_a_a306_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a10_a_aq),
	.dataout(Add_Reg_a4_a_a10_a_a306_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a10_a_a306_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a9_a_a305),
	.dataout(Add_Reg_a4_a_a10_a_a306_CIN_driver));

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb Add_Reg_a4_a_a10_a_a306(
// Equation(s):
// Add_Reg_a4_a_a10_a_a306_combout = ((Xin_Reg_a11_a_a10_a_aq $ (Xin_Reg_a4_a_a10_a_aq $ (!Add_Reg_a4_a_a9_a_a305)))) # (GND)
// Add_Reg_a4_a_a10_a_a307 = CARRY((Xin_Reg_a11_a_a10_a_aq & ((Xin_Reg_a4_a_a10_a_aq) # (!Add_Reg_a4_a_a9_a_a305))) # (!Xin_Reg_a11_a_a10_a_aq & (Xin_Reg_a4_a_a10_a_aq & !Add_Reg_a4_a_a9_a_a305)))

	.dataa(Add_Reg_a4_a_a10_a_a306_DATAA_driver),
	.datab(Add_Reg_a4_a_a10_a_a306_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a10_a_a306_CIN_driver),
	.combout(Add_Reg_a4_a_a10_a_a306_combout),
	.cout(Add_Reg_a4_a_a10_a_a307));
// synopsys translate_off
defparam Add_Reg_a4_a_a10_a_a306.lut_mask = 16'h698E;
defparam Add_Reg_a4_a_a10_a_a306.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a10_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a10_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a10_a_a306_combout),
	.dataout(Add_Reg_a4_a_a10_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a10_a_CLRN_driver));

// Location: FF_X23_Y12_N23
dffeas Add_Reg_a4_a_a10_a(
	.clk(Add_Reg_a4_a_a10_a_CLK_driver),
	.d(Add_Reg_a4_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a10_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a11_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a11_a_aq),
	.dataout(Xin_Reg_a8_a_a11_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a11_a_CLRN_driver));

// Location: FF_X19_Y13_N31
dffeas Xin_Reg_a8_a_a11_a(
	.clk(Xin_Reg_a8_a_a11_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a8_a_a11_a_ASDATA_driver),
	.clrn(Xin_Reg_a8_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a11_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a11_a_aq),
	.dataout(Xin_Reg_a9_a_a11_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a11_a_CLRN_driver));

// Location: FF_X19_Y14_N31
dffeas Xin_Reg_a9_a_a11_a(
	.clk(Xin_Reg_a9_a_a11_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a9_a_a11_a_ASDATA_driver),
	.clrn(Xin_Reg_a9_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a11_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a11_a_aq),
	.dataout(Xin_Reg_a10_a_a11_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a11_a_CLRN_driver));

// Location: FF_X23_Y13_N3
dffeas Xin_Reg_a10_a_a11_a(
	.clk(Xin_Reg_a10_a_a11_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a10_a_a11_a_ASDATA_driver),
	.clrn(Xin_Reg_a10_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a11_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a11_a_aq),
	.dataout(Xin_Reg_a11_a_a11_a_afeeder_DATAD_driver));

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb Xin_Reg_a11_a_a11_a_afeeder(
// Equation(s):
// Xin_Reg_a11_a_a11_a_afeeder_combout = Xin_Reg_a10_a_a11_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a11_a_a11_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a11_a_a11_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a11_a_a11_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a11_a_a11_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a11_a_D_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a11_a_afeeder_combout),
	.dataout(Xin_Reg_a11_a_a11_a_D_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a11_a_CLRN_driver));

// Location: FF_X23_Y13_N5
dffeas Xin_Reg_a11_a_a11_a(
	.clk(Xin_Reg_a11_a_a11_a_CLK_driver),
	.d(Xin_Reg_a11_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a11_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a11_a_a308_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a11_a_aq),
	.dataout(Add_Reg_a4_a_a11_a_a308_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a11_a_a308_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a11_a_aq),
	.dataout(Add_Reg_a4_a_a11_a_a308_DATAB_driver));

cycloneive_routing_wire Add_Reg_a4_a_a11_a_a308_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a10_a_a307),
	.dataout(Add_Reg_a4_a_a11_a_a308_CIN_driver));

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb Add_Reg_a4_a_a11_a_a308(
// Equation(s):
// Add_Reg_a4_a_a11_a_a308_combout = (Xin_Reg_a4_a_a11_a_aq & ((Xin_Reg_a11_a_a11_a_aq & (Add_Reg_a4_a_a10_a_a307 & VCC)) # (!Xin_Reg_a11_a_a11_a_aq & (!Add_Reg_a4_a_a10_a_a307)))) # (!Xin_Reg_a4_a_a11_a_aq & ((Xin_Reg_a11_a_a11_a_aq & 
// (!Add_Reg_a4_a_a10_a_a307)) # (!Xin_Reg_a11_a_a11_a_aq & ((Add_Reg_a4_a_a10_a_a307) # (GND)))))
// Add_Reg_a4_a_a11_a_a309 = CARRY((Xin_Reg_a4_a_a11_a_aq & (!Xin_Reg_a11_a_a11_a_aq & !Add_Reg_a4_a_a10_a_a307)) # (!Xin_Reg_a4_a_a11_a_aq & ((!Add_Reg_a4_a_a10_a_a307) # (!Xin_Reg_a11_a_a11_a_aq))))

	.dataa(Add_Reg_a4_a_a11_a_a308_DATAA_driver),
	.datab(Add_Reg_a4_a_a11_a_a308_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a4_a_a11_a_a308_CIN_driver),
	.combout(Add_Reg_a4_a_a11_a_a308_combout),
	.cout(Add_Reg_a4_a_a11_a_a309));
// synopsys translate_off
defparam Add_Reg_a4_a_a11_a_a308.lut_mask = 16'h9617;
defparam Add_Reg_a4_a_a11_a_a308.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a11_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a11_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a11_a_a308_combout),
	.dataout(Add_Reg_a4_a_a11_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a11_a_CLRN_driver));

// Location: FF_X23_Y12_N25
dffeas Add_Reg_a4_a_a11_a(
	.clk(Add_Reg_a4_a_a11_a_CLK_driver),
	.d(Add_Reg_a4_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a11_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a12_a_a310_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a4_a_a11_a_aq),
	.dataout(Add_Reg_a4_a_a12_a_a310_DATAA_driver));

cycloneive_routing_wire Add_Reg_a4_a_a12_a_a310_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a11_a_aq),
	.dataout(Add_Reg_a4_a_a12_a_a310_DATAD_driver));

cycloneive_routing_wire Add_Reg_a4_a_a12_a_a310_CIN_routing_wire_inst (
	.datain(Add_Reg_a4_a_a11_a_a309),
	.dataout(Add_Reg_a4_a_a12_a_a310_CIN_driver));

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb Add_Reg_a4_a_a12_a_a310(
// Equation(s):
// Add_Reg_a4_a_a12_a_a310_combout = Xin_Reg_a4_a_a11_a_aq $ (Add_Reg_a4_a_a11_a_a309 $ (!Xin_Reg_a11_a_a11_a_aq))

	.dataa(Add_Reg_a4_a_a12_a_a310_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add_Reg_a4_a_a12_a_a310_DATAD_driver),
	.cin(Add_Reg_a4_a_a12_a_a310_CIN_driver),
	.combout(Add_Reg_a4_a_a12_a_a310_combout),
	.cout());
// synopsys translate_off
defparam Add_Reg_a4_a_a12_a_a310.lut_mask = 16'h5AA5;
defparam Add_Reg_a4_a_a12_a_a310.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a12_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a12_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a12_a_a310_combout),
	.dataout(Add_Reg_a4_a_a12_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a12_a_CLRN_driver));

// Location: FF_X23_Y12_N27
dffeas Add_Reg_a4_a_a12_a(
	.clk(Add_Reg_a4_a_a12_a_CLK_driver),
	.d(Add_Reg_a4_a_a12_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a12_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a12_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a4_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a0_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a4_a_a0_a_D_routing_wire_inst (
	.datain(Add_Reg_a4_a_a0_a_a286_combout),
	.dataout(Add_Reg_a4_a_a0_a_D_driver));

cycloneive_routing_wire Add_Reg_a4_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a4_a_a0_a_CLRN_driver));

// Location: FF_X23_Y12_N3
dffeas Add_Reg_a4_a_a0_a(
	.clk(Add_Reg_a4_a_a0_a_CLK_driver),
	.d(Add_Reg_a4_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a4_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a4_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a4_a_a0_a.is_wysiwyg = "true";
defparam Add_Reg_a4_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[0]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[1]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[2]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[3]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[4]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a5_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a0_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[5]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a6_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a1_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[6]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a7_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a2_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[7]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a8_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a3_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[8]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a9_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a4_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[9]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a10_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a5_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[10]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a11_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a6_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[11]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a12_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a7_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[12]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a13_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a8_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[13]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a14_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a9_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[14]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a15_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a10_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[15]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a16_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a11_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[16]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a17_a_routing_wire_inst (
	.datain(Add_Reg_a4_a_a12_a_aq),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[17]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[0]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[1]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[2]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[3]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[4]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[5]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a6_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[6]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a7_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[7]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a8_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[8]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a9_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[9]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a10_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[10]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a11_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[11]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a12_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[12]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a13_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[13]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a14_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[14]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a15_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[15]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a16_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[16]));

cycloneive_routing_wire Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a17_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[17]));

// Location: DSPMULT_X34_Y12_N0
cycloneive_mac_mult Umult4_alpm_mult_component_aauto_generated_amac_mult1(
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus),
	.datab(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult4_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus));
// synopsys translate_off
defparam Umult4_alpm_mult_component_aauto_generated_amac_mult1.dataa_clock = "none";
defparam Umult4_alpm_mult_component_aauto_generated_amac_mult1.dataa_width = 18;
defparam Umult4_alpm_mult_component_aauto_generated_amac_mult1.datab_clock = "none";
defparam Umult4_alpm_mult_component_aauto_generated_amac_mult1.datab_width = 18;
defparam Umult4_alpm_mult_component_aauto_generated_amac_mult1.signa_clock = "none";
defparam Umult4_alpm_mult_component_aauto_generated_amac_mult1.signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire Add11_a0_DATAA_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[0]),
	.dataout(Add11_a0_DATAA_driver));

cycloneive_routing_wire Add11_a0_DATAB_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[0]),
	.dataout(Add11_a0_DATAB_driver));

// Location: LCCOMB_X33_Y14_N6
cycloneive_lcell_comb Add11_a0(
// Equation(s):
// Add11_a0_combout = (Umult5_alpm_mult_component_aauto_generated_aresult[0] & (Umult4_alpm_mult_component_aauto_generated_aresult[0] $ (VCC))) # (!Umult5_alpm_mult_component_aauto_generated_aresult[0] & (Umult4_alpm_mult_component_aauto_generated_aresult[0] 
// & VCC))
// Add11_a1 = CARRY((Umult5_alpm_mult_component_aauto_generated_aresult[0] & Umult4_alpm_mult_component_aauto_generated_aresult[0]))

	.dataa(Add11_a0_DATAA_driver),
	.datab(Add11_a0_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add11_a0_combout),
	.cout(Add11_a1));
// synopsys translate_off
defparam Add11_a0.lut_mask = 16'h6688;
defparam Add11_a0.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add12_a2_DATAA_routing_wire_inst (
	.datain(Add11_a2_combout),
	.dataout(Add12_a2_DATAA_driver));

cycloneive_routing_wire Add12_a2_DATAB_routing_wire_inst (
	.datain(Add13_a2_combout),
	.dataout(Add12_a2_DATAB_driver));

cycloneive_routing_wire Add12_a2_CIN_routing_wire_inst (
	.datain(Add12_a1),
	.dataout(Add12_a2_CIN_driver));

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb Add12_a2(
// Equation(s):
// Add12_a2_combout = (Add11_a2_combout & ((Add13_a2_combout & (Add12_a1 & VCC)) # (!Add13_a2_combout & (!Add12_a1)))) # (!Add11_a2_combout & ((Add13_a2_combout & (!Add12_a1)) # (!Add13_a2_combout & ((Add12_a1) # (GND)))))
// Add12_a3 = CARRY((Add11_a2_combout & (!Add13_a2_combout & !Add12_a1)) # (!Add11_a2_combout & ((!Add12_a1) # (!Add13_a2_combout))))

	.dataa(Add12_a2_DATAA_driver),
	.datab(Add12_a2_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a2_CIN_driver),
	.combout(Add12_a2_combout),
	.cout(Add12_a3));
// synopsys translate_off
defparam Add12_a2.lut_mask = 16'h9617;
defparam Add12_a2.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a1_a_a31_DATAA_routing_wire_inst (
	.datain(Add10_a2_combout),
	.dataout(sum_a1_a_a31_DATAA_driver));

cycloneive_routing_wire sum_a1_a_a31_DATAB_routing_wire_inst (
	.datain(Add12_a2_combout),
	.dataout(sum_a1_a_a31_DATAB_driver));

cycloneive_routing_wire sum_a1_a_a31_CIN_routing_wire_inst (
	.datain(sum_a0_a_a30),
	.dataout(sum_a1_a_a31_CIN_driver));

// Location: LCCOMB_X15_Y14_N6
cycloneive_lcell_comb sum_a1_a_a31(
// Equation(s):
// sum_a1_a_a31_combout = (Add10_a2_combout & ((Add12_a2_combout & (sum_a0_a_a30 & VCC)) # (!Add12_a2_combout & (!sum_a0_a_a30)))) # (!Add10_a2_combout & ((Add12_a2_combout & (!sum_a0_a_a30)) # (!Add12_a2_combout & ((sum_a0_a_a30) # (GND)))))
// sum_a1_a_a32 = CARRY((Add10_a2_combout & (!Add12_a2_combout & !sum_a0_a_a30)) # (!Add10_a2_combout & ((!sum_a0_a_a30) # (!Add12_a2_combout))))

	.dataa(sum_a1_a_a31_DATAA_driver),
	.datab(sum_a1_a_a31_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a1_a_a31_CIN_driver),
	.combout(sum_a1_a_a31_combout),
	.cout(sum_a1_a_a32));
// synopsys translate_off
defparam sum_a1_a_a31.lut_mask = 16'h9617;
defparam sum_a1_a_a31.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a1_a_CLK_driver));

cycloneive_routing_wire sum_a1_a_D_routing_wire_inst (
	.datain(sum_a1_a_a31_combout),
	.dataout(sum_a1_a_D_driver));

cycloneive_routing_wire sum_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a1_a_CLRN_driver));

// Location: FF_X15_Y14_N7
dffeas sum_a1_a(
	.clk(sum_a1_a_CLK_driver),
	.d(sum_a1_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[1]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a1_a.is_wysiwyg = "true";
defparam sum_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a1_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[1]),
	.dataout(yout_a1_a_afeeder_DATAD_driver));

// Location: LCCOMB_X15_Y14_N0
cycloneive_lcell_comb yout_a1_a_afeeder(
// Equation(s):
// yout_a1_a_afeeder_combout = sum[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a1_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a1_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a1_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a1_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a1_a_CLK_driver));

cycloneive_routing_wire yout_a1_a_D_routing_wire_inst (
	.datain(yout_a1_a_afeeder_combout),
	.dataout(yout_a1_a_D_driver));

cycloneive_routing_wire yout_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a1_a_CLRN_driver));

// Location: FF_X15_Y14_N1
dffeas yout_a1_a(
	.clk(yout_a1_a_CLK_driver),
	.d(yout_a1_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[1]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a1_a.is_wysiwyg = "true";
defparam yout_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a0_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a0_a_aq),
	.dataout(Xin_Reg_a12_a_a0_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N31
dffeas Xin_Reg_a12_a_a0_a(
	.clk(Xin_Reg_a12_a_a0_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a12_a_a0_a_ASDATA_driver),
	.clrn(Xin_Reg_a12_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a0_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a0_a_aq),
	.dataout(Xin_Reg_a13_a_a0_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N27
dffeas Xin_Reg_a13_a_a0_a(
	.clk(Xin_Reg_a13_a_a0_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a13_a_a0_a_ASDATA_driver),
	.clrn(Xin_Reg_a13_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a0_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a0_a_aq),
	.dataout(Xin_Reg_a14_a_a0_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a0_a_CLRN_driver));

// Location: FF_X20_Y14_N3
dffeas Xin_Reg_a14_a_a0_a(
	.clk(Xin_Reg_a14_a_a0_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a14_a_a0_a_ASDATA_driver),
	.clrn(Xin_Reg_a14_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a0_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a0_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a0_a_aq),
	.dataout(Xin_Reg_a15_a_a0_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a0_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a0_a_ENA_driver));

// Location: FF_X20_Y14_N23
dffeas Xin_Reg_a15_a_a0_a(
	.clk(Xin_Reg_a15_a_a0_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a15_a_a0_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Xin_Reg_a15_a_a0_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a0_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a0_a_a130_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a0_a_aq),
	.dataout(Add_Reg_a0_a_a0_a_a130_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a0_a_a130_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a0_a_aq),
	.dataout(Add_Reg_a0_a_a0_a_a130_DATAB_driver));

// Location: LCCOMB_X19_Y8_N4
cycloneive_lcell_comb Add_Reg_a0_a_a0_a_a130(
// Equation(s):
// Add_Reg_a0_a_a0_a_a130_combout = (Xin_Reg_a0_a_a0_a_aq & (Xin_Reg_a15_a_a0_a_aq $ (VCC))) # (!Xin_Reg_a0_a_a0_a_aq & (Xin_Reg_a15_a_a0_a_aq & VCC))
// Add_Reg_a0_a_a0_a_a131 = CARRY((Xin_Reg_a0_a_a0_a_aq & Xin_Reg_a15_a_a0_a_aq))

	.dataa(Add_Reg_a0_a_a0_a_a130_DATAA_driver),
	.datab(Add_Reg_a0_a_a0_a_a130_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add_Reg_a0_a_a0_a_a130_combout),
	.cout(Add_Reg_a0_a_a0_a_a131));
// synopsys translate_off
defparam Add_Reg_a0_a_a0_a_a130.lut_mask = 16'h6688;
defparam Add_Reg_a0_a_a0_a_a130.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a1_a_a132_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a1_a_aq),
	.dataout(Add_Reg_a0_a_a1_a_a132_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a1_a_a132_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a1_a_aq),
	.dataout(Add_Reg_a0_a_a1_a_a132_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a1_a_a132_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a0_a_a131),
	.dataout(Add_Reg_a0_a_a1_a_a132_CIN_driver));

// Location: LCCOMB_X19_Y8_N6
cycloneive_lcell_comb Add_Reg_a0_a_a1_a_a132(
// Equation(s):
// Add_Reg_a0_a_a1_a_a132_combout = (Xin_Reg_a15_a_a1_a_aq & ((Xin_Reg_a0_a_a1_a_aq & (Add_Reg_a0_a_a0_a_a131 & VCC)) # (!Xin_Reg_a0_a_a1_a_aq & (!Add_Reg_a0_a_a0_a_a131)))) # (!Xin_Reg_a15_a_a1_a_aq & ((Xin_Reg_a0_a_a1_a_aq & (!Add_Reg_a0_a_a0_a_a131)) # 
// (!Xin_Reg_a0_a_a1_a_aq & ((Add_Reg_a0_a_a0_a_a131) # (GND)))))
// Add_Reg_a0_a_a1_a_a133 = CARRY((Xin_Reg_a15_a_a1_a_aq & (!Xin_Reg_a0_a_a1_a_aq & !Add_Reg_a0_a_a0_a_a131)) # (!Xin_Reg_a15_a_a1_a_aq & ((!Add_Reg_a0_a_a0_a_a131) # (!Xin_Reg_a0_a_a1_a_aq))))

	.dataa(Add_Reg_a0_a_a1_a_a132_DATAA_driver),
	.datab(Add_Reg_a0_a_a1_a_a132_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a1_a_a132_CIN_driver),
	.combout(Add_Reg_a0_a_a1_a_a132_combout),
	.cout(Add_Reg_a0_a_a1_a_a133));
// synopsys translate_off
defparam Add_Reg_a0_a_a1_a_a132.lut_mask = 16'h9617;
defparam Add_Reg_a0_a_a1_a_a132.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a1_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a1_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a1_a_a132_combout),
	.dataout(Add_Reg_a0_a_a1_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a1_a_CLRN_driver));

// Location: FF_X19_Y8_N7
dffeas Add_Reg_a0_a_a1_a(
	.clk(Add_Reg_a0_a_a1_a_CLK_driver),
	.d(Add_Reg_a0_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a1_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a2_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a2_a_aq),
	.dataout(Xin_Reg_a9_a_a2_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y9_N12
cycloneive_lcell_comb Xin_Reg_a9_a_a2_a_afeeder(
// Equation(s):
// Xin_Reg_a9_a_a2_a_afeeder_combout = Xin_Reg_a8_a_a2_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a9_a_a2_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a9_a_a2_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a9_a_a2_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a9_a_a2_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a2_a_D_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a2_a_afeeder_combout),
	.dataout(Xin_Reg_a9_a_a2_a_D_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a2_a_CLRN_driver));

// Location: FF_X20_Y9_N13
dffeas Xin_Reg_a9_a_a2_a(
	.clk(Xin_Reg_a9_a_a2_a_CLK_driver),
	.d(Xin_Reg_a9_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a9_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a2_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a2_a_aq),
	.dataout(Xin_Reg_a10_a_a2_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y9_N22
cycloneive_lcell_comb Xin_Reg_a10_a_a2_a_afeeder(
// Equation(s):
// Xin_Reg_a10_a_a2_a_afeeder_combout = Xin_Reg_a9_a_a2_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a10_a_a2_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a10_a_a2_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a10_a_a2_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a10_a_a2_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a2_a_D_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a2_a_afeeder_combout),
	.dataout(Xin_Reg_a10_a_a2_a_D_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a2_a_CLRN_driver));

// Location: FF_X20_Y9_N23
dffeas Xin_Reg_a10_a_a2_a(
	.clk(Xin_Reg_a10_a_a2_a_CLK_driver),
	.d(Xin_Reg_a10_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a10_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a2_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a2_a_aq),
	.dataout(Xin_Reg_a11_a_a2_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a2_a_CLRN_driver));

// Location: FF_X20_Y9_N9
dffeas Xin_Reg_a11_a_a2_a(
	.clk(Xin_Reg_a11_a_a2_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a11_a_a2_a_ASDATA_driver),
	.clrn(Xin_Reg_a11_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a2_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a2_a_aq),
	.dataout(Xin_Reg_a12_a_a2_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a2_a_CLRN_driver));

// Location: FF_X20_Y9_N27
dffeas Xin_Reg_a12_a_a2_a(
	.clk(Xin_Reg_a12_a_a2_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a12_a_a2_a_ASDATA_driver),
	.clrn(Xin_Reg_a12_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a2_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a2_a_aq),
	.dataout(Xin_Reg_a13_a_a2_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a2_a_CLRN_driver));

// Location: FF_X20_Y9_N5
dffeas Xin_Reg_a13_a_a2_a(
	.clk(Xin_Reg_a13_a_a2_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a13_a_a2_a_ASDATA_driver),
	.clrn(Xin_Reg_a13_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a2_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a2_a_aq),
	.dataout(Xin_Reg_a14_a_a2_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a2_a_CLRN_driver));

// Location: FF_X20_Y9_N1
dffeas Xin_Reg_a14_a_a2_a(
	.clk(Xin_Reg_a14_a_a2_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a14_a_a2_a_ASDATA_driver),
	.clrn(Xin_Reg_a14_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a2_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a2_a_aq),
	.dataout(Xin_Reg_a15_a_a2_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y9_N30
cycloneive_lcell_comb Xin_Reg_a15_a_a2_a_afeeder(
// Equation(s):
// Xin_Reg_a15_a_a2_a_afeeder_combout = Xin_Reg_a14_a_a2_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a15_a_a2_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a15_a_a2_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a15_a_a2_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a15_a_a2_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a2_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a2_a_D_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a2_a_afeeder_combout),
	.dataout(Xin_Reg_a15_a_a2_a_D_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a2_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a2_a_ENA_driver));

// Location: FF_X20_Y9_N31
dffeas Xin_Reg_a15_a_a2_a(
	.clk(Xin_Reg_a15_a_a2_a_CLK_driver),
	.d(Xin_Reg_a15_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(Xin_Reg_a15_a_a2_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a2_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a2_a_a134_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a2_a_aq),
	.dataout(Add_Reg_a0_a_a2_a_a134_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a2_a_a134_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a2_a_aq),
	.dataout(Add_Reg_a0_a_a2_a_a134_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a2_a_a134_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a1_a_a133),
	.dataout(Add_Reg_a0_a_a2_a_a134_CIN_driver));

// Location: LCCOMB_X19_Y8_N8
cycloneive_lcell_comb Add_Reg_a0_a_a2_a_a134(
// Equation(s):
// Add_Reg_a0_a_a2_a_a134_combout = ((Xin_Reg_a0_a_a2_a_aq $ (Xin_Reg_a15_a_a2_a_aq $ (!Add_Reg_a0_a_a1_a_a133)))) # (GND)
// Add_Reg_a0_a_a2_a_a135 = CARRY((Xin_Reg_a0_a_a2_a_aq & ((Xin_Reg_a15_a_a2_a_aq) # (!Add_Reg_a0_a_a1_a_a133))) # (!Xin_Reg_a0_a_a2_a_aq & (Xin_Reg_a15_a_a2_a_aq & !Add_Reg_a0_a_a1_a_a133)))

	.dataa(Add_Reg_a0_a_a2_a_a134_DATAA_driver),
	.datab(Add_Reg_a0_a_a2_a_a134_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a2_a_a134_CIN_driver),
	.combout(Add_Reg_a0_a_a2_a_a134_combout),
	.cout(Add_Reg_a0_a_a2_a_a135));
// synopsys translate_off
defparam Add_Reg_a0_a_a2_a_a134.lut_mask = 16'h698E;
defparam Add_Reg_a0_a_a2_a_a134.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a2_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a2_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a2_a_a134_combout),
	.dataout(Add_Reg_a0_a_a2_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a2_a_CLRN_driver));

// Location: FF_X19_Y8_N9
dffeas Add_Reg_a0_a_a2_a(
	.clk(Add_Reg_a0_a_a2_a_CLK_driver),
	.d(Add_Reg_a0_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a2_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a3_a_a136_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a3_a_aq),
	.dataout(Add_Reg_a0_a_a3_a_a136_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a3_a_a136_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a3_a_aq),
	.dataout(Add_Reg_a0_a_a3_a_a136_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a3_a_a136_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a2_a_a135),
	.dataout(Add_Reg_a0_a_a3_a_a136_CIN_driver));

// Location: LCCOMB_X19_Y8_N10
cycloneive_lcell_comb Add_Reg_a0_a_a3_a_a136(
// Equation(s):
// Add_Reg_a0_a_a3_a_a136_combout = (Xin_Reg_a15_a_a3_a_aq & ((Xin_Reg_a0_a_a3_a_aq & (Add_Reg_a0_a_a2_a_a135 & VCC)) # (!Xin_Reg_a0_a_a3_a_aq & (!Add_Reg_a0_a_a2_a_a135)))) # (!Xin_Reg_a15_a_a3_a_aq & ((Xin_Reg_a0_a_a3_a_aq & (!Add_Reg_a0_a_a2_a_a135)) # 
// (!Xin_Reg_a0_a_a3_a_aq & ((Add_Reg_a0_a_a2_a_a135) # (GND)))))
// Add_Reg_a0_a_a3_a_a137 = CARRY((Xin_Reg_a15_a_a3_a_aq & (!Xin_Reg_a0_a_a3_a_aq & !Add_Reg_a0_a_a2_a_a135)) # (!Xin_Reg_a15_a_a3_a_aq & ((!Add_Reg_a0_a_a2_a_a135) # (!Xin_Reg_a0_a_a3_a_aq))))

	.dataa(Add_Reg_a0_a_a3_a_a136_DATAA_driver),
	.datab(Add_Reg_a0_a_a3_a_a136_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a3_a_a136_CIN_driver),
	.combout(Add_Reg_a0_a_a3_a_a136_combout),
	.cout(Add_Reg_a0_a_a3_a_a137));
// synopsys translate_off
defparam Add_Reg_a0_a_a3_a_a136.lut_mask = 16'h9617;
defparam Add_Reg_a0_a_a3_a_a136.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a3_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a3_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a3_a_a136_combout),
	.dataout(Add_Reg_a0_a_a3_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a3_a_CLRN_driver));

// Location: FF_X19_Y8_N11
dffeas Add_Reg_a0_a_a3_a(
	.clk(Add_Reg_a0_a_a3_a_CLK_driver),
	.d(Add_Reg_a0_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a3_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a4_a_a138_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a4_a_aq),
	.dataout(Add_Reg_a0_a_a4_a_a138_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a4_a_a138_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a4_a_aq),
	.dataout(Add_Reg_a0_a_a4_a_a138_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a4_a_a138_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a3_a_a137),
	.dataout(Add_Reg_a0_a_a4_a_a138_CIN_driver));

// Location: LCCOMB_X19_Y8_N12
cycloneive_lcell_comb Add_Reg_a0_a_a4_a_a138(
// Equation(s):
// Add_Reg_a0_a_a4_a_a138_combout = ((Xin_Reg_a15_a_a4_a_aq $ (Xin_Reg_a0_a_a4_a_aq $ (!Add_Reg_a0_a_a3_a_a137)))) # (GND)
// Add_Reg_a0_a_a4_a_a139 = CARRY((Xin_Reg_a15_a_a4_a_aq & ((Xin_Reg_a0_a_a4_a_aq) # (!Add_Reg_a0_a_a3_a_a137))) # (!Xin_Reg_a15_a_a4_a_aq & (Xin_Reg_a0_a_a4_a_aq & !Add_Reg_a0_a_a3_a_a137)))

	.dataa(Add_Reg_a0_a_a4_a_a138_DATAA_driver),
	.datab(Add_Reg_a0_a_a4_a_a138_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a4_a_a138_CIN_driver),
	.combout(Add_Reg_a0_a_a4_a_a138_combout),
	.cout(Add_Reg_a0_a_a4_a_a139));
// synopsys translate_off
defparam Add_Reg_a0_a_a4_a_a138.lut_mask = 16'h698E;
defparam Add_Reg_a0_a_a4_a_a138.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a4_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a4_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a4_a_a138_combout),
	.dataout(Add_Reg_a0_a_a4_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a4_a_CLRN_driver));

// Location: FF_X19_Y8_N13
dffeas Add_Reg_a0_a_a4_a(
	.clk(Add_Reg_a0_a_a4_a_CLK_driver),
	.d(Add_Reg_a0_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a4_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a5_a_aq),
	.dataout(Xin_Reg_a8_a_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb Xin_Reg_a8_a_a5_a_afeeder(
// Equation(s):
// Xin_Reg_a8_a_a5_a_afeeder_combout = Xin_Reg_a7_a_a5_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a8_a_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a8_a_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a8_a_a5_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a8_a_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a5_a_D_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a5_a_afeeder_combout),
	.dataout(Xin_Reg_a8_a_a5_a_D_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a5_a_CLRN_driver));

// Location: FF_X19_Y13_N29
dffeas Xin_Reg_a8_a_a5_a(
	.clk(Xin_Reg_a8_a_a5_a_CLK_driver),
	.d(Xin_Reg_a8_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a8_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a5_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a5_a_aq),
	.dataout(Xin_Reg_a9_a_a5_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a5_a_CLRN_driver));

// Location: FF_X17_Y11_N13
dffeas Xin_Reg_a9_a_a5_a(
	.clk(Xin_Reg_a9_a_a5_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a9_a_a5_a_ASDATA_driver),
	.clrn(Xin_Reg_a9_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a5_a_aq),
	.dataout(Xin_Reg_a10_a_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X17_Y11_N22
cycloneive_lcell_comb Xin_Reg_a10_a_a5_a_afeeder(
// Equation(s):
// Xin_Reg_a10_a_a5_a_afeeder_combout = Xin_Reg_a9_a_a5_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a10_a_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a10_a_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a10_a_a5_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a10_a_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a5_a_D_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a5_a_afeeder_combout),
	.dataout(Xin_Reg_a10_a_a5_a_D_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a5_a_CLRN_driver));

// Location: FF_X17_Y11_N23
dffeas Xin_Reg_a10_a_a5_a(
	.clk(Xin_Reg_a10_a_a5_a_CLK_driver),
	.d(Xin_Reg_a10_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a10_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a5_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a5_a_aq),
	.dataout(Xin_Reg_a11_a_a5_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a5_a_CLRN_driver));

// Location: FF_X17_Y11_N25
dffeas Xin_Reg_a11_a_a5_a(
	.clk(Xin_Reg_a11_a_a5_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a11_a_a5_a_ASDATA_driver),
	.clrn(Xin_Reg_a11_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a5_a_aq),
	.dataout(Xin_Reg_a12_a_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X17_Y11_N26
cycloneive_lcell_comb Xin_Reg_a12_a_a5_a_afeeder(
// Equation(s):
// Xin_Reg_a12_a_a5_a_afeeder_combout = Xin_Reg_a11_a_a5_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a12_a_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a12_a_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a12_a_a5_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a12_a_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a5_a_D_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a5_a_afeeder_combout),
	.dataout(Xin_Reg_a12_a_a5_a_D_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a5_a_CLRN_driver));

// Location: FF_X17_Y11_N27
dffeas Xin_Reg_a12_a_a5_a(
	.clk(Xin_Reg_a12_a_a5_a_CLK_driver),
	.d(Xin_Reg_a12_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a12_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a5_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a5_a_aq),
	.dataout(Xin_Reg_a13_a_a5_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a5_a_CLRN_driver));

// Location: FF_X17_Y11_N9
dffeas Xin_Reg_a13_a_a5_a(
	.clk(Xin_Reg_a13_a_a5_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a13_a_a5_a_ASDATA_driver),
	.clrn(Xin_Reg_a13_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a5_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a5_a_aq),
	.dataout(Xin_Reg_a14_a_a5_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a5_a_CLRN_driver));

// Location: FF_X17_Y11_N3
dffeas Xin_Reg_a14_a_a5_a(
	.clk(Xin_Reg_a14_a_a5_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a14_a_a5_a_ASDATA_driver),
	.clrn(Xin_Reg_a14_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a5_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a5_a_aq),
	.dataout(Xin_Reg_a15_a_a5_a_afeeder_DATAD_driver));

// Location: LCCOMB_X17_Y11_N6
cycloneive_lcell_comb Xin_Reg_a15_a_a5_a_afeeder(
// Equation(s):
// Xin_Reg_a15_a_a5_a_afeeder_combout = Xin_Reg_a14_a_a5_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a15_a_a5_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a15_a_a5_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a15_a_a5_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a15_a_a5_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a5_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a5_a_D_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a5_a_afeeder_combout),
	.dataout(Xin_Reg_a15_a_a5_a_D_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a5_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a5_a_ENA_driver));

// Location: FF_X17_Y11_N7
dffeas Xin_Reg_a15_a_a5_a(
	.clk(Xin_Reg_a15_a_a5_a_CLK_driver),
	.d(Xin_Reg_a15_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(Xin_Reg_a15_a_a5_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a5_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a5_a_a140_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a5_a_aq),
	.dataout(Add_Reg_a0_a_a5_a_a140_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a5_a_a140_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a5_a_aq),
	.dataout(Add_Reg_a0_a_a5_a_a140_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a5_a_a140_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a4_a_a139),
	.dataout(Add_Reg_a0_a_a5_a_a140_CIN_driver));

// Location: LCCOMB_X19_Y8_N14
cycloneive_lcell_comb Add_Reg_a0_a_a5_a_a140(
// Equation(s):
// Add_Reg_a0_a_a5_a_a140_combout = (Xin_Reg_a0_a_a5_a_aq & ((Xin_Reg_a15_a_a5_a_aq & (Add_Reg_a0_a_a4_a_a139 & VCC)) # (!Xin_Reg_a15_a_a5_a_aq & (!Add_Reg_a0_a_a4_a_a139)))) # (!Xin_Reg_a0_a_a5_a_aq & ((Xin_Reg_a15_a_a5_a_aq & (!Add_Reg_a0_a_a4_a_a139)) # 
// (!Xin_Reg_a15_a_a5_a_aq & ((Add_Reg_a0_a_a4_a_a139) # (GND)))))
// Add_Reg_a0_a_a5_a_a141 = CARRY((Xin_Reg_a0_a_a5_a_aq & (!Xin_Reg_a15_a_a5_a_aq & !Add_Reg_a0_a_a4_a_a139)) # (!Xin_Reg_a0_a_a5_a_aq & ((!Add_Reg_a0_a_a4_a_a139) # (!Xin_Reg_a15_a_a5_a_aq))))

	.dataa(Add_Reg_a0_a_a5_a_a140_DATAA_driver),
	.datab(Add_Reg_a0_a_a5_a_a140_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a5_a_a140_CIN_driver),
	.combout(Add_Reg_a0_a_a5_a_a140_combout),
	.cout(Add_Reg_a0_a_a5_a_a141));
// synopsys translate_off
defparam Add_Reg_a0_a_a5_a_a140.lut_mask = 16'h9617;
defparam Add_Reg_a0_a_a5_a_a140.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a5_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a5_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a5_a_a140_combout),
	.dataout(Add_Reg_a0_a_a5_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a5_a_CLRN_driver));

// Location: FF_X19_Y8_N15
dffeas Add_Reg_a0_a_a5_a(
	.clk(Add_Reg_a0_a_a5_a_CLK_driver),
	.d(Add_Reg_a0_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a5_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a6_a_a142_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a6_a_aq),
	.dataout(Add_Reg_a0_a_a6_a_a142_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a6_a_a142_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a6_a_aq),
	.dataout(Add_Reg_a0_a_a6_a_a142_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a6_a_a142_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a5_a_a141),
	.dataout(Add_Reg_a0_a_a6_a_a142_CIN_driver));

// Location: LCCOMB_X19_Y8_N16
cycloneive_lcell_comb Add_Reg_a0_a_a6_a_a142(
// Equation(s):
// Add_Reg_a0_a_a6_a_a142_combout = ((Xin_Reg_a15_a_a6_a_aq $ (Xin_Reg_a0_a_a6_a_aq $ (!Add_Reg_a0_a_a5_a_a141)))) # (GND)
// Add_Reg_a0_a_a6_a_a143 = CARRY((Xin_Reg_a15_a_a6_a_aq & ((Xin_Reg_a0_a_a6_a_aq) # (!Add_Reg_a0_a_a5_a_a141))) # (!Xin_Reg_a15_a_a6_a_aq & (Xin_Reg_a0_a_a6_a_aq & !Add_Reg_a0_a_a5_a_a141)))

	.dataa(Add_Reg_a0_a_a6_a_a142_DATAA_driver),
	.datab(Add_Reg_a0_a_a6_a_a142_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a6_a_a142_CIN_driver),
	.combout(Add_Reg_a0_a_a6_a_a142_combout),
	.cout(Add_Reg_a0_a_a6_a_a143));
// synopsys translate_off
defparam Add_Reg_a0_a_a6_a_a142.lut_mask = 16'h698E;
defparam Add_Reg_a0_a_a6_a_a142.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a6_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a6_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a6_a_a142_combout),
	.dataout(Add_Reg_a0_a_a6_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a6_a_CLRN_driver));

// Location: FF_X19_Y8_N17
dffeas Add_Reg_a0_a_a6_a(
	.clk(Add_Reg_a0_a_a6_a_CLK_driver),
	.d(Add_Reg_a0_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a6_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a7_a_a144_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a7_a_aq),
	.dataout(Add_Reg_a0_a_a7_a_a144_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a7_a_a144_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a7_a_aq),
	.dataout(Add_Reg_a0_a_a7_a_a144_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a7_a_a144_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a6_a_a143),
	.dataout(Add_Reg_a0_a_a7_a_a144_CIN_driver));

// Location: LCCOMB_X19_Y8_N18
cycloneive_lcell_comb Add_Reg_a0_a_a7_a_a144(
// Equation(s):
// Add_Reg_a0_a_a7_a_a144_combout = (Xin_Reg_a15_a_a7_a_aq & ((Xin_Reg_a0_a_a7_a_aq & (Add_Reg_a0_a_a6_a_a143 & VCC)) # (!Xin_Reg_a0_a_a7_a_aq & (!Add_Reg_a0_a_a6_a_a143)))) # (!Xin_Reg_a15_a_a7_a_aq & ((Xin_Reg_a0_a_a7_a_aq & (!Add_Reg_a0_a_a6_a_a143)) # 
// (!Xin_Reg_a0_a_a7_a_aq & ((Add_Reg_a0_a_a6_a_a143) # (GND)))))
// Add_Reg_a0_a_a7_a_a145 = CARRY((Xin_Reg_a15_a_a7_a_aq & (!Xin_Reg_a0_a_a7_a_aq & !Add_Reg_a0_a_a6_a_a143)) # (!Xin_Reg_a15_a_a7_a_aq & ((!Add_Reg_a0_a_a6_a_a143) # (!Xin_Reg_a0_a_a7_a_aq))))

	.dataa(Add_Reg_a0_a_a7_a_a144_DATAA_driver),
	.datab(Add_Reg_a0_a_a7_a_a144_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a7_a_a144_CIN_driver),
	.combout(Add_Reg_a0_a_a7_a_a144_combout),
	.cout(Add_Reg_a0_a_a7_a_a145));
// synopsys translate_off
defparam Add_Reg_a0_a_a7_a_a144.lut_mask = 16'h9617;
defparam Add_Reg_a0_a_a7_a_a144.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a7_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a7_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a7_a_a144_combout),
	.dataout(Add_Reg_a0_a_a7_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a7_a_CLRN_driver));

// Location: FF_X19_Y8_N19
dffeas Add_Reg_a0_a_a7_a(
	.clk(Add_Reg_a0_a_a7_a_CLK_driver),
	.d(Add_Reg_a0_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a7_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a8_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a8_a_aq),
	.dataout(Xin_Reg_a8_a_a8_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y12_N26
cycloneive_lcell_comb Xin_Reg_a8_a_a8_a_afeeder(
// Equation(s):
// Xin_Reg_a8_a_a8_a_afeeder_combout = Xin_Reg_a7_a_a8_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a8_a_a8_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a8_a_a8_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a8_a_a8_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a8_a_a8_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a8_a_D_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a8_a_afeeder_combout),
	.dataout(Xin_Reg_a8_a_a8_a_D_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N27
dffeas Xin_Reg_a8_a_a8_a(
	.clk(Xin_Reg_a8_a_a8_a_CLK_driver),
	.d(Xin_Reg_a8_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a8_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a8_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a8_a_aq),
	.dataout(Xin_Reg_a9_a_a8_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N31
dffeas Xin_Reg_a9_a_a8_a(
	.clk(Xin_Reg_a9_a_a8_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a9_a_a8_a_ASDATA_driver),
	.clrn(Xin_Reg_a9_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a8_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a8_a_aq),
	.dataout(Xin_Reg_a10_a_a8_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N3
dffeas Xin_Reg_a10_a_a8_a(
	.clk(Xin_Reg_a10_a_a8_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a10_a_a8_a_ASDATA_driver),
	.clrn(Xin_Reg_a10_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a8_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a8_a_aq),
	.dataout(Xin_Reg_a11_a_a8_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y12_N6
cycloneive_lcell_comb Xin_Reg_a11_a_a8_a_afeeder(
// Equation(s):
// Xin_Reg_a11_a_a8_a_afeeder_combout = Xin_Reg_a10_a_a8_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a11_a_a8_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a11_a_a8_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a11_a_a8_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a11_a_a8_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a8_a_D_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a8_a_afeeder_combout),
	.dataout(Xin_Reg_a11_a_a8_a_D_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N7
dffeas Xin_Reg_a11_a_a8_a(
	.clk(Xin_Reg_a11_a_a8_a_CLK_driver),
	.d(Xin_Reg_a11_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a11_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a8_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a8_a_aq),
	.dataout(Xin_Reg_a12_a_a8_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y12_N22
cycloneive_lcell_comb Xin_Reg_a12_a_a8_a_afeeder(
// Equation(s):
// Xin_Reg_a12_a_a8_a_afeeder_combout = Xin_Reg_a11_a_a8_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a12_a_a8_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a12_a_a8_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a12_a_a8_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a12_a_a8_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a8_a_D_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a8_a_afeeder_combout),
	.dataout(Xin_Reg_a12_a_a8_a_D_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N23
dffeas Xin_Reg_a12_a_a8_a(
	.clk(Xin_Reg_a12_a_a8_a_CLK_driver),
	.d(Xin_Reg_a12_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a12_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a8_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a8_a_aq),
	.dataout(Xin_Reg_a13_a_a8_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N19
dffeas Xin_Reg_a13_a_a8_a(
	.clk(Xin_Reg_a13_a_a8_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a13_a_a8_a_ASDATA_driver),
	.clrn(Xin_Reg_a13_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a8_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a8_a_aq),
	.dataout(Xin_Reg_a14_a_a8_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y12_N10
cycloneive_lcell_comb Xin_Reg_a14_a_a8_a_afeeder(
// Equation(s):
// Xin_Reg_a14_a_a8_a_afeeder_combout = Xin_Reg_a13_a_a8_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a14_a_a8_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a14_a_a8_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a14_a_a8_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a14_a_a8_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a8_a_D_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a8_a_afeeder_combout),
	.dataout(Xin_Reg_a14_a_a8_a_D_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a8_a_CLRN_driver));

// Location: FF_X20_Y12_N11
dffeas Xin_Reg_a14_a_a8_a(
	.clk(Xin_Reg_a14_a_a8_a_CLK_driver),
	.d(Xin_Reg_a14_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a14_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a8_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a8_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a8_a_aq),
	.dataout(Xin_Reg_a15_a_a8_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a8_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a8_a_ENA_driver));

// Location: FF_X20_Y12_N15
dffeas Xin_Reg_a15_a_a8_a(
	.clk(Xin_Reg_a15_a_a8_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a15_a_a8_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Xin_Reg_a15_a_a8_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a8_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a8_a_a146_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a8_a_aq),
	.dataout(Add_Reg_a0_a_a8_a_a146_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a8_a_a146_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a8_a_aq),
	.dataout(Add_Reg_a0_a_a8_a_a146_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a8_a_a146_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a7_a_a145),
	.dataout(Add_Reg_a0_a_a8_a_a146_CIN_driver));

// Location: LCCOMB_X19_Y8_N20
cycloneive_lcell_comb Add_Reg_a0_a_a8_a_a146(
// Equation(s):
// Add_Reg_a0_a_a8_a_a146_combout = ((Xin_Reg_a0_a_a8_a_aq $ (Xin_Reg_a15_a_a8_a_aq $ (!Add_Reg_a0_a_a7_a_a145)))) # (GND)
// Add_Reg_a0_a_a8_a_a147 = CARRY((Xin_Reg_a0_a_a8_a_aq & ((Xin_Reg_a15_a_a8_a_aq) # (!Add_Reg_a0_a_a7_a_a145))) # (!Xin_Reg_a0_a_a8_a_aq & (Xin_Reg_a15_a_a8_a_aq & !Add_Reg_a0_a_a7_a_a145)))

	.dataa(Add_Reg_a0_a_a8_a_a146_DATAA_driver),
	.datab(Add_Reg_a0_a_a8_a_a146_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a8_a_a146_CIN_driver),
	.combout(Add_Reg_a0_a_a8_a_a146_combout),
	.cout(Add_Reg_a0_a_a8_a_a147));
// synopsys translate_off
defparam Add_Reg_a0_a_a8_a_a146.lut_mask = 16'h698E;
defparam Add_Reg_a0_a_a8_a_a146.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a8_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a8_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a8_a_a146_combout),
	.dataout(Add_Reg_a0_a_a8_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a8_a_CLRN_driver));

// Location: FF_X19_Y8_N21
dffeas Add_Reg_a0_a_a8_a(
	.clk(Add_Reg_a0_a_a8_a_CLK_driver),
	.d(Add_Reg_a0_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a8_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a9_a_aq),
	.dataout(Xin_Reg_a14_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y13_N18
cycloneive_lcell_comb Xin_Reg_a14_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a14_a_a9_a_afeeder_combout = Xin_Reg_a13_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a14_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a14_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a14_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a14_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a14_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a9_a_CLRN_driver));

// Location: FF_X20_Y13_N19
dffeas Xin_Reg_a14_a_a9_a(
	.clk(Xin_Reg_a14_a_a9_a_CLK_driver),
	.d(Xin_Reg_a14_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a14_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a9_a_aq),
	.dataout(Xin_Reg_a15_a_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y8_N2
cycloneive_lcell_comb Xin_Reg_a15_a_a9_a_afeeder(
// Equation(s):
// Xin_Reg_a15_a_a9_a_afeeder_combout = Xin_Reg_a14_a_a9_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a15_a_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a15_a_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a15_a_a9_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a15_a_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a9_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a9_a_D_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a9_a_afeeder_combout),
	.dataout(Xin_Reg_a15_a_a9_a_D_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a9_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a9_a_ENA_driver));

// Location: FF_X19_Y8_N3
dffeas Xin_Reg_a15_a_a9_a(
	.clk(Xin_Reg_a15_a_a9_a_CLK_driver),
	.d(Xin_Reg_a15_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(Xin_Reg_a15_a_a9_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a9_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a9_a_a148_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a9_a_aq),
	.dataout(Add_Reg_a0_a_a9_a_a148_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a9_a_a148_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a9_a_aq),
	.dataout(Add_Reg_a0_a_a9_a_a148_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a9_a_a148_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a8_a_a147),
	.dataout(Add_Reg_a0_a_a9_a_a148_CIN_driver));

// Location: LCCOMB_X19_Y8_N22
cycloneive_lcell_comb Add_Reg_a0_a_a9_a_a148(
// Equation(s):
// Add_Reg_a0_a_a9_a_a148_combout = (Xin_Reg_a0_a_a9_a_aq & ((Xin_Reg_a15_a_a9_a_aq & (Add_Reg_a0_a_a8_a_a147 & VCC)) # (!Xin_Reg_a15_a_a9_a_aq & (!Add_Reg_a0_a_a8_a_a147)))) # (!Xin_Reg_a0_a_a9_a_aq & ((Xin_Reg_a15_a_a9_a_aq & (!Add_Reg_a0_a_a8_a_a147)) # 
// (!Xin_Reg_a15_a_a9_a_aq & ((Add_Reg_a0_a_a8_a_a147) # (GND)))))
// Add_Reg_a0_a_a9_a_a149 = CARRY((Xin_Reg_a0_a_a9_a_aq & (!Xin_Reg_a15_a_a9_a_aq & !Add_Reg_a0_a_a8_a_a147)) # (!Xin_Reg_a0_a_a9_a_aq & ((!Add_Reg_a0_a_a8_a_a147) # (!Xin_Reg_a15_a_a9_a_aq))))

	.dataa(Add_Reg_a0_a_a9_a_a148_DATAA_driver),
	.datab(Add_Reg_a0_a_a9_a_a148_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a9_a_a148_CIN_driver),
	.combout(Add_Reg_a0_a_a9_a_a148_combout),
	.cout(Add_Reg_a0_a_a9_a_a149));
// synopsys translate_off
defparam Add_Reg_a0_a_a9_a_a148.lut_mask = 16'h9617;
defparam Add_Reg_a0_a_a9_a_a148.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a9_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a9_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a9_a_a148_combout),
	.dataout(Add_Reg_a0_a_a9_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a9_a_CLRN_driver));

// Location: FF_X19_Y8_N23
dffeas Add_Reg_a0_a_a9_a(
	.clk(Add_Reg_a0_a_a9_a_CLK_driver),
	.d(Add_Reg_a0_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a9_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a10_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a10_a_aq),
	.dataout(Xin_Reg_a14_a_a10_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a10_a_CLRN_driver));

// Location: FF_X20_Y10_N3
dffeas Xin_Reg_a14_a_a10_a(
	.clk(Xin_Reg_a14_a_a10_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a14_a_a10_a_ASDATA_driver),
	.clrn(Xin_Reg_a14_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a15_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a15_a_a10_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a10_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a10_a_aq),
	.dataout(Xin_Reg_a15_a_a10_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a15_a_a10_a_ENA_routing_wire_inst (
	.datain(!rst_ainput_o),
	.dataout(Xin_Reg_a15_a_a10_a_ENA_driver));

// Location: FF_X20_Y10_N7
dffeas Xin_Reg_a15_a_a10_a(
	.clk(Xin_Reg_a15_a_a10_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a15_a_a10_a_ASDATA_driver),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(Xin_Reg_a15_a_a10_a_ENA_driver),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a15_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a15_a_a10_a.is_wysiwyg = "true";
defparam Xin_Reg_a15_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a10_a_a150_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a10_a_aq),
	.dataout(Add_Reg_a0_a_a10_a_a150_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a10_a_a150_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a10_a_aq),
	.dataout(Add_Reg_a0_a_a10_a_a150_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a10_a_a150_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a9_a_a149),
	.dataout(Add_Reg_a0_a_a10_a_a150_CIN_driver));

// Location: LCCOMB_X19_Y8_N24
cycloneive_lcell_comb Add_Reg_a0_a_a10_a_a150(
// Equation(s):
// Add_Reg_a0_a_a10_a_a150_combout = ((Xin_Reg_a0_a_a10_a_aq $ (Xin_Reg_a15_a_a10_a_aq $ (!Add_Reg_a0_a_a9_a_a149)))) # (GND)
// Add_Reg_a0_a_a10_a_a151 = CARRY((Xin_Reg_a0_a_a10_a_aq & ((Xin_Reg_a15_a_a10_a_aq) # (!Add_Reg_a0_a_a9_a_a149))) # (!Xin_Reg_a0_a_a10_a_aq & (Xin_Reg_a15_a_a10_a_aq & !Add_Reg_a0_a_a9_a_a149)))

	.dataa(Add_Reg_a0_a_a10_a_a150_DATAA_driver),
	.datab(Add_Reg_a0_a_a10_a_a150_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a10_a_a150_CIN_driver),
	.combout(Add_Reg_a0_a_a10_a_a150_combout),
	.cout(Add_Reg_a0_a_a10_a_a151));
// synopsys translate_off
defparam Add_Reg_a0_a_a10_a_a150.lut_mask = 16'h698E;
defparam Add_Reg_a0_a_a10_a_a150.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a10_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a10_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a10_a_a150_combout),
	.dataout(Add_Reg_a0_a_a10_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a10_a_CLRN_driver));

// Location: FF_X19_Y8_N25
dffeas Add_Reg_a0_a_a10_a(
	.clk(Add_Reg_a0_a_a10_a_CLK_driver),
	.d(Add_Reg_a0_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a10_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a11_a_a152_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a11_a_aq),
	.dataout(Add_Reg_a0_a_a11_a_a152_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a11_a_a152_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a11_a_aq),
	.dataout(Add_Reg_a0_a_a11_a_a152_DATAB_driver));

cycloneive_routing_wire Add_Reg_a0_a_a11_a_a152_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a10_a_a151),
	.dataout(Add_Reg_a0_a_a11_a_a152_CIN_driver));

// Location: LCCOMB_X19_Y8_N26
cycloneive_lcell_comb Add_Reg_a0_a_a11_a_a152(
// Equation(s):
// Add_Reg_a0_a_a11_a_a152_combout = (Xin_Reg_a15_a_a11_a_aq & ((Xin_Reg_a0_a_a11_a_aq & (Add_Reg_a0_a_a10_a_a151 & VCC)) # (!Xin_Reg_a0_a_a11_a_aq & (!Add_Reg_a0_a_a10_a_a151)))) # (!Xin_Reg_a15_a_a11_a_aq & ((Xin_Reg_a0_a_a11_a_aq & 
// (!Add_Reg_a0_a_a10_a_a151)) # (!Xin_Reg_a0_a_a11_a_aq & ((Add_Reg_a0_a_a10_a_a151) # (GND)))))
// Add_Reg_a0_a_a11_a_a153 = CARRY((Xin_Reg_a15_a_a11_a_aq & (!Xin_Reg_a0_a_a11_a_aq & !Add_Reg_a0_a_a10_a_a151)) # (!Xin_Reg_a15_a_a11_a_aq & ((!Add_Reg_a0_a_a10_a_a151) # (!Xin_Reg_a0_a_a11_a_aq))))

	.dataa(Add_Reg_a0_a_a11_a_a152_DATAA_driver),
	.datab(Add_Reg_a0_a_a11_a_a152_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a0_a_a11_a_a152_CIN_driver),
	.combout(Add_Reg_a0_a_a11_a_a152_combout),
	.cout(Add_Reg_a0_a_a11_a_a153));
// synopsys translate_off
defparam Add_Reg_a0_a_a11_a_a152.lut_mask = 16'h9617;
defparam Add_Reg_a0_a_a11_a_a152.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a11_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a11_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a11_a_a152_combout),
	.dataout(Add_Reg_a0_a_a11_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a11_a_CLRN_driver));

// Location: FF_X19_Y8_N27
dffeas Add_Reg_a0_a_a11_a(
	.clk(Add_Reg_a0_a_a11_a_CLK_driver),
	.d(Add_Reg_a0_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a11_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a12_a_a154_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a15_a_a11_a_aq),
	.dataout(Add_Reg_a0_a_a12_a_a154_DATAA_driver));

cycloneive_routing_wire Add_Reg_a0_a_a12_a_a154_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a0_a_a11_a_aq),
	.dataout(Add_Reg_a0_a_a12_a_a154_DATAD_driver));

cycloneive_routing_wire Add_Reg_a0_a_a12_a_a154_CIN_routing_wire_inst (
	.datain(Add_Reg_a0_a_a11_a_a153),
	.dataout(Add_Reg_a0_a_a12_a_a154_CIN_driver));

// Location: LCCOMB_X19_Y8_N28
cycloneive_lcell_comb Add_Reg_a0_a_a12_a_a154(
// Equation(s):
// Add_Reg_a0_a_a12_a_a154_combout = Xin_Reg_a15_a_a11_a_aq $ (Add_Reg_a0_a_a11_a_a153 $ (!Xin_Reg_a0_a_a11_a_aq))

	.dataa(Add_Reg_a0_a_a12_a_a154_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add_Reg_a0_a_a12_a_a154_DATAD_driver),
	.cin(Add_Reg_a0_a_a12_a_a154_CIN_driver),
	.combout(Add_Reg_a0_a_a12_a_a154_combout),
	.cout());
// synopsys translate_off
defparam Add_Reg_a0_a_a12_a_a154.lut_mask = 16'h5AA5;
defparam Add_Reg_a0_a_a12_a_a154.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a12_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a12_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a12_a_a154_combout),
	.dataout(Add_Reg_a0_a_a12_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a12_a_CLRN_driver));

// Location: FF_X19_Y8_N29
dffeas Add_Reg_a0_a_a12_a(
	.clk(Add_Reg_a0_a_a12_a_CLK_driver),
	.d(Add_Reg_a0_a_a12_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a12_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a12_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a0_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a0_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a0_a_a0_a_D_routing_wire_inst (
	.datain(Add_Reg_a0_a_a0_a_a130_combout),
	.dataout(Add_Reg_a0_a_a0_a_D_driver));

cycloneive_routing_wire Add_Reg_a0_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a0_a_a0_a_CLRN_driver));

// Location: FF_X19_Y8_N5
dffeas Add_Reg_a0_a_a0_a(
	.clk(Add_Reg_a0_a_a0_a_CLK_driver),
	.d(Add_Reg_a0_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a0_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a0_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a0_a_a0_a.is_wysiwyg = "true";
defparam Add_Reg_a0_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[0]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[1]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[2]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[3]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[4]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a5_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a0_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[5]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a6_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a1_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[6]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a7_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a2_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[7]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a8_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a3_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[8]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a9_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a4_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[9]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a10_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a5_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[10]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a11_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a6_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[11]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a12_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a7_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[12]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a13_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a8_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[13]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a14_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a9_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[14]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a15_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a10_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[15]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a16_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a11_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[16]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a17_a_routing_wire_inst (
	.datain(Add_Reg_a0_a_a12_a_aq),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[17]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[0]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[1]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[2]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[3]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[4]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[5]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a6_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[6]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a7_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[7]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a8_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[8]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a9_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[9]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a10_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[10]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a11_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[11]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a12_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[12]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a13_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[13]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a14_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[14]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a15_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[15]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a16_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[16]));

cycloneive_routing_wire Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a17_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[17]));

// Location: DSPMULT_X18_Y8_N0
cycloneive_mac_mult Umult0_alpm_mult_component_aauto_generated_amac_mult1(
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus),
	.datab(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult0_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus));
// synopsys translate_off
defparam Umult0_alpm_mult_component_aauto_generated_amac_mult1.dataa_clock = "none";
defparam Umult0_alpm_mult_component_aauto_generated_amac_mult1.dataa_width = 18;
defparam Umult0_alpm_mult_component_aauto_generated_amac_mult1.datab_clock = "none";
defparam Umult0_alpm_mult_component_aauto_generated_amac_mult1.datab_width = 18;
defparam Umult0_alpm_mult_component_aauto_generated_amac_mult1.signa_clock = "none";
defparam Umult0_alpm_mult_component_aauto_generated_amac_mult1.signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a0_a_a104_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a0_a_aq),
	.dataout(Add_Reg_a1_a_a0_a_a104_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a0_a_a104_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a0_a_aq),
	.dataout(Add_Reg_a1_a_a0_a_a104_DATAB_driver));

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb Add_Reg_a1_a_a0_a_a104(
// Equation(s):
// Add_Reg_a1_a_a0_a_a104_combout = (Xin_Reg_a1_a_a0_a_aq & (Xin_Reg_a14_a_a0_a_aq $ (VCC))) # (!Xin_Reg_a1_a_a0_a_aq & (Xin_Reg_a14_a_a0_a_aq & VCC))
// Add_Reg_a1_a_a0_a_a105 = CARRY((Xin_Reg_a1_a_a0_a_aq & Xin_Reg_a14_a_a0_a_aq))

	.dataa(Add_Reg_a1_a_a0_a_a104_DATAA_driver),
	.datab(Add_Reg_a1_a_a0_a_a104_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add_Reg_a1_a_a0_a_a104_combout),
	.cout(Add_Reg_a1_a_a0_a_a105));
// synopsys translate_off
defparam Add_Reg_a1_a_a0_a_a104.lut_mask = 16'h6688;
defparam Add_Reg_a1_a_a0_a_a104.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a1_a_a106_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a1_a_aq),
	.dataout(Add_Reg_a1_a_a1_a_a106_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a1_a_a106_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a1_a_aq),
	.dataout(Add_Reg_a1_a_a1_a_a106_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a1_a_a106_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a0_a_a105),
	.dataout(Add_Reg_a1_a_a1_a_a106_CIN_driver));

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb Add_Reg_a1_a_a1_a_a106(
// Equation(s):
// Add_Reg_a1_a_a1_a_a106_combout = (Xin_Reg_a14_a_a1_a_aq & ((Xin_Reg_a1_a_a1_a_aq & (Add_Reg_a1_a_a0_a_a105 & VCC)) # (!Xin_Reg_a1_a_a1_a_aq & (!Add_Reg_a1_a_a0_a_a105)))) # (!Xin_Reg_a14_a_a1_a_aq & ((Xin_Reg_a1_a_a1_a_aq & (!Add_Reg_a1_a_a0_a_a105)) # 
// (!Xin_Reg_a1_a_a1_a_aq & ((Add_Reg_a1_a_a0_a_a105) # (GND)))))
// Add_Reg_a1_a_a1_a_a107 = CARRY((Xin_Reg_a14_a_a1_a_aq & (!Xin_Reg_a1_a_a1_a_aq & !Add_Reg_a1_a_a0_a_a105)) # (!Xin_Reg_a14_a_a1_a_aq & ((!Add_Reg_a1_a_a0_a_a105) # (!Xin_Reg_a1_a_a1_a_aq))))

	.dataa(Add_Reg_a1_a_a1_a_a106_DATAA_driver),
	.datab(Add_Reg_a1_a_a1_a_a106_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a1_a_a106_CIN_driver),
	.combout(Add_Reg_a1_a_a1_a_a106_combout),
	.cout(Add_Reg_a1_a_a1_a_a107));
// synopsys translate_off
defparam Add_Reg_a1_a_a1_a_a106.lut_mask = 16'h9617;
defparam Add_Reg_a1_a_a1_a_a106.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a1_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a1_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a1_a_a106_combout),
	.dataout(Add_Reg_a1_a_a1_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a1_a_CLRN_driver));

// Location: FF_X19_Y11_N5
dffeas Add_Reg_a1_a_a1_a(
	.clk(Add_Reg_a1_a_a1_a_CLK_driver),
	.d(Add_Reg_a1_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a1_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a2_a_a108_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a2_a_aq),
	.dataout(Add_Reg_a1_a_a2_a_a108_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a2_a_a108_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a2_a_aq),
	.dataout(Add_Reg_a1_a_a2_a_a108_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a2_a_a108_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a1_a_a107),
	.dataout(Add_Reg_a1_a_a2_a_a108_CIN_driver));

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb Add_Reg_a1_a_a2_a_a108(
// Equation(s):
// Add_Reg_a1_a_a2_a_a108_combout = ((Xin_Reg_a1_a_a2_a_aq $ (Xin_Reg_a14_a_a2_a_aq $ (!Add_Reg_a1_a_a1_a_a107)))) # (GND)
// Add_Reg_a1_a_a2_a_a109 = CARRY((Xin_Reg_a1_a_a2_a_aq & ((Xin_Reg_a14_a_a2_a_aq) # (!Add_Reg_a1_a_a1_a_a107))) # (!Xin_Reg_a1_a_a2_a_aq & (Xin_Reg_a14_a_a2_a_aq & !Add_Reg_a1_a_a1_a_a107)))

	.dataa(Add_Reg_a1_a_a2_a_a108_DATAA_driver),
	.datab(Add_Reg_a1_a_a2_a_a108_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a2_a_a108_CIN_driver),
	.combout(Add_Reg_a1_a_a2_a_a108_combout),
	.cout(Add_Reg_a1_a_a2_a_a109));
// synopsys translate_off
defparam Add_Reg_a1_a_a2_a_a108.lut_mask = 16'h698E;
defparam Add_Reg_a1_a_a2_a_a108.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a2_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a2_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a2_a_a108_combout),
	.dataout(Add_Reg_a1_a_a2_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a2_a_CLRN_driver));

// Location: FF_X19_Y11_N7
dffeas Add_Reg_a1_a_a2_a(
	.clk(Add_Reg_a1_a_a2_a_CLK_driver),
	.d(Add_Reg_a1_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a2_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a3_a_aq),
	.dataout(Xin_Reg_a12_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X22_Y11_N30
cycloneive_lcell_comb Xin_Reg_a12_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a12_a_a3_a_afeeder_combout = Xin_Reg_a11_a_a3_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a12_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a12_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a12_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a12_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a12_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a3_a_CLRN_driver));

// Location: FF_X22_Y11_N31
dffeas Xin_Reg_a12_a_a3_a(
	.clk(Xin_Reg_a12_a_a3_a_CLK_driver),
	.d(Xin_Reg_a12_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a12_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a3_a_aq),
	.dataout(Xin_Reg_a13_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y9_N6
cycloneive_lcell_comb Xin_Reg_a13_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a13_a_a3_a_afeeder_combout = Xin_Reg_a12_a_a3_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a13_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a13_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a13_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a13_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a13_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a3_a_CLRN_driver));

// Location: FF_X20_Y9_N7
dffeas Xin_Reg_a13_a_a3_a(
	.clk(Xin_Reg_a13_a_a3_a_CLK_driver),
	.d(Xin_Reg_a13_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a13_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a3_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a3_a_aq),
	.dataout(Xin_Reg_a14_a_a3_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y9_N10
cycloneive_lcell_comb Xin_Reg_a14_a_a3_a_afeeder(
// Equation(s):
// Xin_Reg_a14_a_a3_a_afeeder_combout = Xin_Reg_a13_a_a3_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a14_a_a3_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a14_a_a3_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a14_a_a3_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a14_a_a3_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a3_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a3_a_D_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a3_a_afeeder_combout),
	.dataout(Xin_Reg_a14_a_a3_a_D_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a3_a_CLRN_driver));

// Location: FF_X20_Y9_N11
dffeas Xin_Reg_a14_a_a3_a(
	.clk(Xin_Reg_a14_a_a3_a_CLK_driver),
	.d(Xin_Reg_a14_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a14_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a3_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a3_a_a110_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a3_a_aq),
	.dataout(Add_Reg_a1_a_a3_a_a110_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a3_a_a110_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a3_a_aq),
	.dataout(Add_Reg_a1_a_a3_a_a110_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a3_a_a110_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a2_a_a109),
	.dataout(Add_Reg_a1_a_a3_a_a110_CIN_driver));

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb Add_Reg_a1_a_a3_a_a110(
// Equation(s):
// Add_Reg_a1_a_a3_a_a110_combout = (Xin_Reg_a1_a_a3_a_aq & ((Xin_Reg_a14_a_a3_a_aq & (Add_Reg_a1_a_a2_a_a109 & VCC)) # (!Xin_Reg_a14_a_a3_a_aq & (!Add_Reg_a1_a_a2_a_a109)))) # (!Xin_Reg_a1_a_a3_a_aq & ((Xin_Reg_a14_a_a3_a_aq & (!Add_Reg_a1_a_a2_a_a109)) # 
// (!Xin_Reg_a14_a_a3_a_aq & ((Add_Reg_a1_a_a2_a_a109) # (GND)))))
// Add_Reg_a1_a_a3_a_a111 = CARRY((Xin_Reg_a1_a_a3_a_aq & (!Xin_Reg_a14_a_a3_a_aq & !Add_Reg_a1_a_a2_a_a109)) # (!Xin_Reg_a1_a_a3_a_aq & ((!Add_Reg_a1_a_a2_a_a109) # (!Xin_Reg_a14_a_a3_a_aq))))

	.dataa(Add_Reg_a1_a_a3_a_a110_DATAA_driver),
	.datab(Add_Reg_a1_a_a3_a_a110_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a3_a_a110_CIN_driver),
	.combout(Add_Reg_a1_a_a3_a_a110_combout),
	.cout(Add_Reg_a1_a_a3_a_a111));
// synopsys translate_off
defparam Add_Reg_a1_a_a3_a_a110.lut_mask = 16'h9617;
defparam Add_Reg_a1_a_a3_a_a110.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a3_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a3_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a3_a_a110_combout),
	.dataout(Add_Reg_a1_a_a3_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a3_a_CLRN_driver));

// Location: FF_X19_Y11_N9
dffeas Add_Reg_a1_a_a3_a(
	.clk(Add_Reg_a1_a_a3_a_CLK_driver),
	.d(Add_Reg_a1_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a3_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a4_a_a112_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a4_a_aq),
	.dataout(Add_Reg_a1_a_a4_a_a112_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a4_a_a112_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a4_a_aq),
	.dataout(Add_Reg_a1_a_a4_a_a112_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a4_a_a112_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a3_a_a111),
	.dataout(Add_Reg_a1_a_a4_a_a112_CIN_driver));

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb Add_Reg_a1_a_a4_a_a112(
// Equation(s):
// Add_Reg_a1_a_a4_a_a112_combout = ((Xin_Reg_a14_a_a4_a_aq $ (Xin_Reg_a1_a_a4_a_aq $ (!Add_Reg_a1_a_a3_a_a111)))) # (GND)
// Add_Reg_a1_a_a4_a_a113 = CARRY((Xin_Reg_a14_a_a4_a_aq & ((Xin_Reg_a1_a_a4_a_aq) # (!Add_Reg_a1_a_a3_a_a111))) # (!Xin_Reg_a14_a_a4_a_aq & (Xin_Reg_a1_a_a4_a_aq & !Add_Reg_a1_a_a3_a_a111)))

	.dataa(Add_Reg_a1_a_a4_a_a112_DATAA_driver),
	.datab(Add_Reg_a1_a_a4_a_a112_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a4_a_a112_CIN_driver),
	.combout(Add_Reg_a1_a_a4_a_a112_combout),
	.cout(Add_Reg_a1_a_a4_a_a113));
// synopsys translate_off
defparam Add_Reg_a1_a_a4_a_a112.lut_mask = 16'h698E;
defparam Add_Reg_a1_a_a4_a_a112.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a4_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a4_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a4_a_a112_combout),
	.dataout(Add_Reg_a1_a_a4_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a4_a_CLRN_driver));

// Location: FF_X19_Y11_N11
dffeas Add_Reg_a1_a_a4_a(
	.clk(Add_Reg_a1_a_a4_a_CLK_driver),
	.d(Add_Reg_a1_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a4_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a5_a_a114_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a5_a_aq),
	.dataout(Add_Reg_a1_a_a5_a_a114_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a5_a_a114_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a5_a_aq),
	.dataout(Add_Reg_a1_a_a5_a_a114_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a5_a_a114_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a4_a_a113),
	.dataout(Add_Reg_a1_a_a5_a_a114_CIN_driver));

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb Add_Reg_a1_a_a5_a_a114(
// Equation(s):
// Add_Reg_a1_a_a5_a_a114_combout = (Xin_Reg_a1_a_a5_a_aq & ((Xin_Reg_a14_a_a5_a_aq & (Add_Reg_a1_a_a4_a_a113 & VCC)) # (!Xin_Reg_a14_a_a5_a_aq & (!Add_Reg_a1_a_a4_a_a113)))) # (!Xin_Reg_a1_a_a5_a_aq & ((Xin_Reg_a14_a_a5_a_aq & (!Add_Reg_a1_a_a4_a_a113)) # 
// (!Xin_Reg_a14_a_a5_a_aq & ((Add_Reg_a1_a_a4_a_a113) # (GND)))))
// Add_Reg_a1_a_a5_a_a115 = CARRY((Xin_Reg_a1_a_a5_a_aq & (!Xin_Reg_a14_a_a5_a_aq & !Add_Reg_a1_a_a4_a_a113)) # (!Xin_Reg_a1_a_a5_a_aq & ((!Add_Reg_a1_a_a4_a_a113) # (!Xin_Reg_a14_a_a5_a_aq))))

	.dataa(Add_Reg_a1_a_a5_a_a114_DATAA_driver),
	.datab(Add_Reg_a1_a_a5_a_a114_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a5_a_a114_CIN_driver),
	.combout(Add_Reg_a1_a_a5_a_a114_combout),
	.cout(Add_Reg_a1_a_a5_a_a115));
// synopsys translate_off
defparam Add_Reg_a1_a_a5_a_a114.lut_mask = 16'h9617;
defparam Add_Reg_a1_a_a5_a_a114.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a5_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a5_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a5_a_a114_combout),
	.dataout(Add_Reg_a1_a_a5_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a5_a_CLRN_driver));

// Location: FF_X19_Y11_N13
dffeas Add_Reg_a1_a_a5_a(
	.clk(Add_Reg_a1_a_a5_a_CLK_driver),
	.d(Add_Reg_a1_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a5_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a6_a_aq),
	.dataout(Xin_Reg_a14_a_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X20_Y9_N20
cycloneive_lcell_comb Xin_Reg_a14_a_a6_a_afeeder(
// Equation(s):
// Xin_Reg_a14_a_a6_a_afeeder_combout = Xin_Reg_a13_a_a6_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a14_a_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a14_a_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a14_a_a6_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a14_a_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a6_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a6_a_D_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a6_a_afeeder_combout),
	.dataout(Xin_Reg_a14_a_a6_a_D_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a6_a_CLRN_driver));

// Location: FF_X20_Y9_N21
dffeas Xin_Reg_a14_a_a6_a(
	.clk(Xin_Reg_a14_a_a6_a_CLK_driver),
	.d(Xin_Reg_a14_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a14_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a6_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a6_a_a116_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a6_a_aq),
	.dataout(Add_Reg_a1_a_a6_a_a116_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a6_a_a116_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a6_a_aq),
	.dataout(Add_Reg_a1_a_a6_a_a116_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a6_a_a116_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a5_a_a115),
	.dataout(Add_Reg_a1_a_a6_a_a116_CIN_driver));

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb Add_Reg_a1_a_a6_a_a116(
// Equation(s):
// Add_Reg_a1_a_a6_a_a116_combout = ((Xin_Reg_a1_a_a6_a_aq $ (Xin_Reg_a14_a_a6_a_aq $ (!Add_Reg_a1_a_a5_a_a115)))) # (GND)
// Add_Reg_a1_a_a6_a_a117 = CARRY((Xin_Reg_a1_a_a6_a_aq & ((Xin_Reg_a14_a_a6_a_aq) # (!Add_Reg_a1_a_a5_a_a115))) # (!Xin_Reg_a1_a_a6_a_aq & (Xin_Reg_a14_a_a6_a_aq & !Add_Reg_a1_a_a5_a_a115)))

	.dataa(Add_Reg_a1_a_a6_a_a116_DATAA_driver),
	.datab(Add_Reg_a1_a_a6_a_a116_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a6_a_a116_CIN_driver),
	.combout(Add_Reg_a1_a_a6_a_a116_combout),
	.cout(Add_Reg_a1_a_a6_a_a117));
// synopsys translate_off
defparam Add_Reg_a1_a_a6_a_a116.lut_mask = 16'h698E;
defparam Add_Reg_a1_a_a6_a_a116.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a6_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a6_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a6_a_a116_combout),
	.dataout(Add_Reg_a1_a_a6_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a6_a_CLRN_driver));

// Location: FF_X19_Y11_N15
dffeas Add_Reg_a1_a_a6_a(
	.clk(Add_Reg_a1_a_a6_a_CLK_driver),
	.d(Add_Reg_a1_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a6_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a7_a_a118_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a7_a_aq),
	.dataout(Add_Reg_a1_a_a7_a_a118_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a7_a_a118_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a7_a_aq),
	.dataout(Add_Reg_a1_a_a7_a_a118_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a7_a_a118_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a6_a_a117),
	.dataout(Add_Reg_a1_a_a7_a_a118_CIN_driver));

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb Add_Reg_a1_a_a7_a_a118(
// Equation(s):
// Add_Reg_a1_a_a7_a_a118_combout = (Xin_Reg_a14_a_a7_a_aq & ((Xin_Reg_a1_a_a7_a_aq & (Add_Reg_a1_a_a6_a_a117 & VCC)) # (!Xin_Reg_a1_a_a7_a_aq & (!Add_Reg_a1_a_a6_a_a117)))) # (!Xin_Reg_a14_a_a7_a_aq & ((Xin_Reg_a1_a_a7_a_aq & (!Add_Reg_a1_a_a6_a_a117)) # 
// (!Xin_Reg_a1_a_a7_a_aq & ((Add_Reg_a1_a_a6_a_a117) # (GND)))))
// Add_Reg_a1_a_a7_a_a119 = CARRY((Xin_Reg_a14_a_a7_a_aq & (!Xin_Reg_a1_a_a7_a_aq & !Add_Reg_a1_a_a6_a_a117)) # (!Xin_Reg_a14_a_a7_a_aq & ((!Add_Reg_a1_a_a6_a_a117) # (!Xin_Reg_a1_a_a7_a_aq))))

	.dataa(Add_Reg_a1_a_a7_a_a118_DATAA_driver),
	.datab(Add_Reg_a1_a_a7_a_a118_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a7_a_a118_CIN_driver),
	.combout(Add_Reg_a1_a_a7_a_a118_combout),
	.cout(Add_Reg_a1_a_a7_a_a119));
// synopsys translate_off
defparam Add_Reg_a1_a_a7_a_a118.lut_mask = 16'h9617;
defparam Add_Reg_a1_a_a7_a_a118.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a7_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a7_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a7_a_a118_combout),
	.dataout(Add_Reg_a1_a_a7_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a7_a_CLRN_driver));

// Location: FF_X19_Y11_N17
dffeas Add_Reg_a1_a_a7_a(
	.clk(Add_Reg_a1_a_a7_a_CLK_driver),
	.d(Add_Reg_a1_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a7_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a8_a_a120_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a8_a_aq),
	.dataout(Add_Reg_a1_a_a8_a_a120_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a8_a_a120_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a8_a_aq),
	.dataout(Add_Reg_a1_a_a8_a_a120_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a8_a_a120_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a7_a_a119),
	.dataout(Add_Reg_a1_a_a8_a_a120_CIN_driver));

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb Add_Reg_a1_a_a8_a_a120(
// Equation(s):
// Add_Reg_a1_a_a8_a_a120_combout = ((Xin_Reg_a1_a_a8_a_aq $ (Xin_Reg_a14_a_a8_a_aq $ (!Add_Reg_a1_a_a7_a_a119)))) # (GND)
// Add_Reg_a1_a_a8_a_a121 = CARRY((Xin_Reg_a1_a_a8_a_aq & ((Xin_Reg_a14_a_a8_a_aq) # (!Add_Reg_a1_a_a7_a_a119))) # (!Xin_Reg_a1_a_a8_a_aq & (Xin_Reg_a14_a_a8_a_aq & !Add_Reg_a1_a_a7_a_a119)))

	.dataa(Add_Reg_a1_a_a8_a_a120_DATAA_driver),
	.datab(Add_Reg_a1_a_a8_a_a120_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a8_a_a120_CIN_driver),
	.combout(Add_Reg_a1_a_a8_a_a120_combout),
	.cout(Add_Reg_a1_a_a8_a_a121));
// synopsys translate_off
defparam Add_Reg_a1_a_a8_a_a120.lut_mask = 16'h698E;
defparam Add_Reg_a1_a_a8_a_a120.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a8_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a8_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a8_a_a120_combout),
	.dataout(Add_Reg_a1_a_a8_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a8_a_CLRN_driver));

// Location: FF_X19_Y11_N19
dffeas Add_Reg_a1_a_a8_a(
	.clk(Add_Reg_a1_a_a8_a_CLK_driver),
	.d(Add_Reg_a1_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a8_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a9_a_a122_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a9_a_aq),
	.dataout(Add_Reg_a1_a_a9_a_a122_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a9_a_a122_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a9_a_aq),
	.dataout(Add_Reg_a1_a_a9_a_a122_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a9_a_a122_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a8_a_a121),
	.dataout(Add_Reg_a1_a_a9_a_a122_CIN_driver));

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb Add_Reg_a1_a_a9_a_a122(
// Equation(s):
// Add_Reg_a1_a_a9_a_a122_combout = (Xin_Reg_a14_a_a9_a_aq & ((Xin_Reg_a1_a_a9_a_aq & (Add_Reg_a1_a_a8_a_a121 & VCC)) # (!Xin_Reg_a1_a_a9_a_aq & (!Add_Reg_a1_a_a8_a_a121)))) # (!Xin_Reg_a14_a_a9_a_aq & ((Xin_Reg_a1_a_a9_a_aq & (!Add_Reg_a1_a_a8_a_a121)) # 
// (!Xin_Reg_a1_a_a9_a_aq & ((Add_Reg_a1_a_a8_a_a121) # (GND)))))
// Add_Reg_a1_a_a9_a_a123 = CARRY((Xin_Reg_a14_a_a9_a_aq & (!Xin_Reg_a1_a_a9_a_aq & !Add_Reg_a1_a_a8_a_a121)) # (!Xin_Reg_a14_a_a9_a_aq & ((!Add_Reg_a1_a_a8_a_a121) # (!Xin_Reg_a1_a_a9_a_aq))))

	.dataa(Add_Reg_a1_a_a9_a_a122_DATAA_driver),
	.datab(Add_Reg_a1_a_a9_a_a122_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a9_a_a122_CIN_driver),
	.combout(Add_Reg_a1_a_a9_a_a122_combout),
	.cout(Add_Reg_a1_a_a9_a_a123));
// synopsys translate_off
defparam Add_Reg_a1_a_a9_a_a122.lut_mask = 16'h9617;
defparam Add_Reg_a1_a_a9_a_a122.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a9_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a9_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a9_a_a122_combout),
	.dataout(Add_Reg_a1_a_a9_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a9_a_CLRN_driver));

// Location: FF_X19_Y11_N21
dffeas Add_Reg_a1_a_a9_a(
	.clk(Add_Reg_a1_a_a9_a_CLK_driver),
	.d(Add_Reg_a1_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a9_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a10_a_a124_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a10_a_aq),
	.dataout(Add_Reg_a1_a_a10_a_a124_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a10_a_a124_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a10_a_aq),
	.dataout(Add_Reg_a1_a_a10_a_a124_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a10_a_a124_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a9_a_a123),
	.dataout(Add_Reg_a1_a_a10_a_a124_CIN_driver));

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb Add_Reg_a1_a_a10_a_a124(
// Equation(s):
// Add_Reg_a1_a_a10_a_a124_combout = ((Xin_Reg_a14_a_a10_a_aq $ (Xin_Reg_a1_a_a10_a_aq $ (!Add_Reg_a1_a_a9_a_a123)))) # (GND)
// Add_Reg_a1_a_a10_a_a125 = CARRY((Xin_Reg_a14_a_a10_a_aq & ((Xin_Reg_a1_a_a10_a_aq) # (!Add_Reg_a1_a_a9_a_a123))) # (!Xin_Reg_a14_a_a10_a_aq & (Xin_Reg_a1_a_a10_a_aq & !Add_Reg_a1_a_a9_a_a123)))

	.dataa(Add_Reg_a1_a_a10_a_a124_DATAA_driver),
	.datab(Add_Reg_a1_a_a10_a_a124_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a10_a_a124_CIN_driver),
	.combout(Add_Reg_a1_a_a10_a_a124_combout),
	.cout(Add_Reg_a1_a_a10_a_a125));
// synopsys translate_off
defparam Add_Reg_a1_a_a10_a_a124.lut_mask = 16'h698E;
defparam Add_Reg_a1_a_a10_a_a124.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a10_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a10_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a10_a_a124_combout),
	.dataout(Add_Reg_a1_a_a10_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a10_a_CLRN_driver));

// Location: FF_X19_Y11_N23
dffeas Add_Reg_a1_a_a10_a(
	.clk(Add_Reg_a1_a_a10_a_CLK_driver),
	.d(Add_Reg_a1_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a10_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a11_a_a126_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a11_a_aq),
	.dataout(Add_Reg_a1_a_a11_a_a126_DATAA_driver));

cycloneive_routing_wire Add_Reg_a1_a_a11_a_a126_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a11_a_aq),
	.dataout(Add_Reg_a1_a_a11_a_a126_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a11_a_a126_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a10_a_a125),
	.dataout(Add_Reg_a1_a_a11_a_a126_CIN_driver));

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb Add_Reg_a1_a_a11_a_a126(
// Equation(s):
// Add_Reg_a1_a_a11_a_a126_combout = (Xin_Reg_a14_a_a11_a_aq & ((Xin_Reg_a1_a_a11_a_aq & (Add_Reg_a1_a_a10_a_a125 & VCC)) # (!Xin_Reg_a1_a_a11_a_aq & (!Add_Reg_a1_a_a10_a_a125)))) # (!Xin_Reg_a14_a_a11_a_aq & ((Xin_Reg_a1_a_a11_a_aq & 
// (!Add_Reg_a1_a_a10_a_a125)) # (!Xin_Reg_a1_a_a11_a_aq & ((Add_Reg_a1_a_a10_a_a125) # (GND)))))
// Add_Reg_a1_a_a11_a_a127 = CARRY((Xin_Reg_a14_a_a11_a_aq & (!Xin_Reg_a1_a_a11_a_aq & !Add_Reg_a1_a_a10_a_a125)) # (!Xin_Reg_a14_a_a11_a_aq & ((!Add_Reg_a1_a_a10_a_a125) # (!Xin_Reg_a1_a_a11_a_aq))))

	.dataa(Add_Reg_a1_a_a11_a_a126_DATAA_driver),
	.datab(Add_Reg_a1_a_a11_a_a126_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a1_a_a11_a_a126_CIN_driver),
	.combout(Add_Reg_a1_a_a11_a_a126_combout),
	.cout(Add_Reg_a1_a_a11_a_a127));
// synopsys translate_off
defparam Add_Reg_a1_a_a11_a_a126.lut_mask = 16'h9617;
defparam Add_Reg_a1_a_a11_a_a126.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a11_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a11_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a11_a_a126_combout),
	.dataout(Add_Reg_a1_a_a11_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a11_a_CLRN_driver));

// Location: FF_X19_Y11_N25
dffeas Add_Reg_a1_a_a11_a(
	.clk(Add_Reg_a1_a_a11_a_CLK_driver),
	.d(Add_Reg_a1_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a11_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a11_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a11_a_aq),
	.dataout(Xin_Reg_a12_a_a11_a_afeeder_DATAD_driver));

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb Xin_Reg_a12_a_a11_a_afeeder(
// Equation(s):
// Xin_Reg_a12_a_a11_a_afeeder_combout = Xin_Reg_a11_a_a11_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a12_a_a11_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a12_a_a11_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a12_a_a11_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a12_a_a11_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a11_a_D_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a11_a_afeeder_combout),
	.dataout(Xin_Reg_a12_a_a11_a_D_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a11_a_CLRN_driver));

// Location: FF_X23_Y12_N1
dffeas Xin_Reg_a12_a_a11_a(
	.clk(Xin_Reg_a12_a_a11_a_CLK_driver),
	.d(Xin_Reg_a12_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a12_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a13_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a11_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a11_a_aq),
	.dataout(Xin_Reg_a13_a_a11_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a13_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a13_a_a11_a_CLRN_driver));

// Location: FF_X19_Y10_N1
dffeas Xin_Reg_a13_a_a11_a(
	.clk(Xin_Reg_a13_a_a11_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a13_a_a11_a_ASDATA_driver),
	.clrn(Xin_Reg_a13_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a13_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a13_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a13_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a14_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a11_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a11_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a13_a_a11_a_aq),
	.dataout(Xin_Reg_a14_a_a11_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a14_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a14_a_a11_a_CLRN_driver));

// Location: FF_X19_Y9_N1
dffeas Xin_Reg_a14_a_a11_a(
	.clk(Xin_Reg_a14_a_a11_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a14_a_a11_a_ASDATA_driver),
	.clrn(Xin_Reg_a14_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a14_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a14_a_a11_a.is_wysiwyg = "true";
defparam Xin_Reg_a14_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a12_a_a128_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a14_a_a11_a_aq),
	.dataout(Add_Reg_a1_a_a12_a_a128_DATAB_driver));

cycloneive_routing_wire Add_Reg_a1_a_a12_a_a128_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a1_a_a11_a_aq),
	.dataout(Add_Reg_a1_a_a12_a_a128_DATAD_driver));

cycloneive_routing_wire Add_Reg_a1_a_a12_a_a128_CIN_routing_wire_inst (
	.datain(Add_Reg_a1_a_a11_a_a127),
	.dataout(Add_Reg_a1_a_a12_a_a128_CIN_driver));

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb Add_Reg_a1_a_a12_a_a128(
// Equation(s):
// Add_Reg_a1_a_a12_a_a128_combout = Xin_Reg_a14_a_a11_a_aq $ (Add_Reg_a1_a_a11_a_a127 $ (!Xin_Reg_a1_a_a11_a_aq))

	.dataa(gnd),
	.datab(Add_Reg_a1_a_a12_a_a128_DATAB_driver),
	.datac(gnd),
	.datad(Add_Reg_a1_a_a12_a_a128_DATAD_driver),
	.cin(Add_Reg_a1_a_a12_a_a128_CIN_driver),
	.combout(Add_Reg_a1_a_a12_a_a128_combout),
	.cout());
// synopsys translate_off
defparam Add_Reg_a1_a_a12_a_a128.lut_mask = 16'h3CC3;
defparam Add_Reg_a1_a_a12_a_a128.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a12_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a12_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a12_a_a128_combout),
	.dataout(Add_Reg_a1_a_a12_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a12_a_CLRN_driver));

// Location: FF_X19_Y11_N27
dffeas Add_Reg_a1_a_a12_a(
	.clk(Add_Reg_a1_a_a12_a_CLK_driver),
	.d(Add_Reg_a1_a_a12_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a12_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a12_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a1_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a0_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a1_a_a0_a_D_routing_wire_inst (
	.datain(Add_Reg_a1_a_a0_a_a104_combout),
	.dataout(Add_Reg_a1_a_a0_a_D_driver));

cycloneive_routing_wire Add_Reg_a1_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a1_a_a0_a_CLRN_driver));

// Location: FF_X19_Y11_N3
dffeas Add_Reg_a1_a_a0_a(
	.clk(Add_Reg_a1_a_a0_a_CLK_driver),
	.d(Add_Reg_a1_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a1_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a1_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a1_a_a0_a.is_wysiwyg = "true";
defparam Add_Reg_a1_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[0]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[1]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[2]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[3]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[4]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a5_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a0_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[5]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a6_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a1_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[6]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a7_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a2_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[7]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a8_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a3_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[8]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a9_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a4_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[9]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a10_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a5_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[10]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a11_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a6_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[11]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a12_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a7_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[12]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a13_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a8_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[13]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a14_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a9_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[14]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a15_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a10_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[15]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a16_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a11_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[16]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a17_a_routing_wire_inst (
	.datain(Add_Reg_a1_a_a12_a_aq),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[17]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[0]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[1]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[2]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[3]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[4]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[5]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a6_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[6]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a7_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[7]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a8_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[8]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a9_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[9]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a10_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[10]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a11_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[11]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a12_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[12]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a13_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[13]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a14_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[14]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a15_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[15]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a16_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[16]));

cycloneive_routing_wire Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a17_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[17]));

// Location: DSPMULT_X18_Y11_N0
cycloneive_mac_mult Umult1_alpm_mult_component_aauto_generated_amac_mult1(
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus),
	.datab(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult1_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus));
// synopsys translate_off
defparam Umult1_alpm_mult_component_aauto_generated_amac_mult1.dataa_clock = "none";
defparam Umult1_alpm_mult_component_aauto_generated_amac_mult1.dataa_width = 18;
defparam Umult1_alpm_mult_component_aauto_generated_amac_mult1.datab_clock = "none";
defparam Umult1_alpm_mult_component_aauto_generated_amac_mult1.datab_width = 18;
defparam Umult1_alpm_mult_component_aauto_generated_amac_mult1.signa_clock = "none";
defparam Umult1_alpm_mult_component_aauto_generated_amac_mult1.signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire Add8_a2_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[1]),
	.dataout(Add8_a2_DATAA_driver));

cycloneive_routing_wire Add8_a2_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[1]),
	.dataout(Add8_a2_DATAB_driver));

cycloneive_routing_wire Add8_a2_CIN_routing_wire_inst (
	.datain(Add8_a1),
	.dataout(Add8_a2_CIN_driver));

// Location: LCCOMB_X17_Y10_N8
cycloneive_lcell_comb Add8_a2(
// Equation(s):
// Add8_a2_combout = (Umult0_alpm_mult_component_aauto_generated_aresult[1] & ((Umult1_alpm_mult_component_aauto_generated_aresult[1] & (Add8_a1 & VCC)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[1] & (!Add8_a1)))) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[1] & ((Umult1_alpm_mult_component_aauto_generated_aresult[1] & (!Add8_a1)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[1] & ((Add8_a1) # (GND)))))
// Add8_a3 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[1] & (!Umult1_alpm_mult_component_aauto_generated_aresult[1] & !Add8_a1)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[1] & ((!Add8_a1) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[1]))))

	.dataa(Add8_a2_DATAA_driver),
	.datab(Add8_a2_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a2_CIN_driver),
	.combout(Add8_a2_combout),
	.cout(Add8_a3));
// synopsys translate_off
defparam Add8_a2.lut_mask = 16'h9617;
defparam Add8_a2.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a4_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[2]),
	.dataout(Add8_a4_DATAA_driver));

cycloneive_routing_wire Add8_a4_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[2]),
	.dataout(Add8_a4_DATAB_driver));

cycloneive_routing_wire Add8_a4_CIN_routing_wire_inst (
	.datain(Add8_a3),
	.dataout(Add8_a4_CIN_driver));

// Location: LCCOMB_X17_Y10_N10
cycloneive_lcell_comb Add8_a4(
// Equation(s):
// Add8_a4_combout = ((Umult1_alpm_mult_component_aauto_generated_aresult[2] $ (Umult0_alpm_mult_component_aauto_generated_aresult[2] $ (!Add8_a3)))) # (GND)
// Add8_a5 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[2] & ((Umult0_alpm_mult_component_aauto_generated_aresult[2]) # (!Add8_a3))) # (!Umult1_alpm_mult_component_aauto_generated_aresult[2] & 
// (Umult0_alpm_mult_component_aauto_generated_aresult[2] & !Add8_a3)))

	.dataa(Add8_a4_DATAA_driver),
	.datab(Add8_a4_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a4_CIN_driver),
	.combout(Add8_a4_combout),
	.cout(Add8_a5));
// synopsys translate_off
defparam Add8_a4.lut_mask = 16'h698E;
defparam Add8_a4.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a2_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[1]),
	.dataout(Add9_a2_DATAA_driver));

cycloneive_routing_wire Add9_a2_DATAB_routing_wire_inst (
	.datain(Add8_a2_combout),
	.dataout(Add9_a2_DATAB_driver));

cycloneive_routing_wire Add9_a2_CIN_routing_wire_inst (
	.datain(Add9_a1),
	.dataout(Add9_a2_CIN_driver));

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb Add9_a2(
// Equation(s):
// Add9_a2_combout = (Umult2_alpm_mult_component_aauto_generated_aresult[1] & ((Add8_a2_combout & (Add9_a1 & VCC)) # (!Add8_a2_combout & (!Add9_a1)))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[1] & ((Add8_a2_combout & (!Add9_a1)) # 
// (!Add8_a2_combout & ((Add9_a1) # (GND)))))
// Add9_a3 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[1] & (!Add8_a2_combout & !Add9_a1)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[1] & ((!Add9_a1) # (!Add8_a2_combout))))

	.dataa(Add9_a2_DATAA_driver),
	.datab(Add9_a2_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a2_CIN_driver),
	.combout(Add9_a2_combout),
	.cout(Add9_a3));
// synopsys translate_off
defparam Add9_a2.lut_mask = 16'h9617;
defparam Add9_a2.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a4_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[2]),
	.dataout(Add9_a4_DATAA_driver));

cycloneive_routing_wire Add9_a4_DATAB_routing_wire_inst (
	.datain(Add8_a4_combout),
	.dataout(Add9_a4_DATAB_driver));

cycloneive_routing_wire Add9_a4_CIN_routing_wire_inst (
	.datain(Add9_a3),
	.dataout(Add9_a4_CIN_driver));

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb Add9_a4(
// Equation(s):
// Add9_a4_combout = ((Umult2_alpm_mult_component_aauto_generated_aresult[2] $ (Add8_a4_combout $ (!Add9_a3)))) # (GND)
// Add9_a5 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[2] & ((Add8_a4_combout) # (!Add9_a3))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[2] & (Add8_a4_combout & !Add9_a3)))

	.dataa(Add9_a4_DATAA_driver),
	.datab(Add9_a4_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a4_CIN_driver),
	.combout(Add9_a4_combout),
	.cout(Add9_a5));
// synopsys translate_off
defparam Add9_a4.lut_mask = 16'h698E;
defparam Add9_a4.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a4_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[2]),
	.dataout(Add10_a4_DATAA_driver));

cycloneive_routing_wire Add10_a4_DATAB_routing_wire_inst (
	.datain(Add9_a4_combout),
	.dataout(Add10_a4_DATAB_driver));

cycloneive_routing_wire Add10_a4_CIN_routing_wire_inst (
	.datain(Add10_a3),
	.dataout(Add10_a4_CIN_driver));

// Location: LCCOMB_X15_Y10_N8
cycloneive_lcell_comb Add10_a4(
// Equation(s):
// Add10_a4_combout = ((Umult3_alpm_mult_component_aauto_generated_aresult[2] $ (Add9_a4_combout $ (!Add10_a3)))) # (GND)
// Add10_a5 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[2] & ((Add9_a4_combout) # (!Add10_a3))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[2] & (Add9_a4_combout & !Add10_a3)))

	.dataa(Add10_a4_DATAA_driver),
	.datab(Add10_a4_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a4_CIN_driver),
	.combout(Add10_a4_combout),
	.cout(Add10_a5));
// synopsys translate_off
defparam Add10_a4.lut_mask = 16'h698E;
defparam Add10_a4.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a2_a_a33_DATAA_routing_wire_inst (
	.datain(Add12_a4_combout),
	.dataout(sum_a2_a_a33_DATAA_driver));

cycloneive_routing_wire sum_a2_a_a33_DATAB_routing_wire_inst (
	.datain(Add10_a4_combout),
	.dataout(sum_a2_a_a33_DATAB_driver));

cycloneive_routing_wire sum_a2_a_a33_CIN_routing_wire_inst (
	.datain(sum_a1_a_a32),
	.dataout(sum_a2_a_a33_CIN_driver));

// Location: LCCOMB_X15_Y14_N8
cycloneive_lcell_comb sum_a2_a_a33(
// Equation(s):
// sum_a2_a_a33_combout = ((Add12_a4_combout $ (Add10_a4_combout $ (!sum_a1_a_a32)))) # (GND)
// sum_a2_a_a34 = CARRY((Add12_a4_combout & ((Add10_a4_combout) # (!sum_a1_a_a32))) # (!Add12_a4_combout & (Add10_a4_combout & !sum_a1_a_a32)))

	.dataa(sum_a2_a_a33_DATAA_driver),
	.datab(sum_a2_a_a33_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a2_a_a33_CIN_driver),
	.combout(sum_a2_a_a33_combout),
	.cout(sum_a2_a_a34));
// synopsys translate_off
defparam sum_a2_a_a33.lut_mask = 16'h698E;
defparam sum_a2_a_a33.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a2_a_CLK_driver));

cycloneive_routing_wire sum_a2_a_D_routing_wire_inst (
	.datain(sum_a2_a_a33_combout),
	.dataout(sum_a2_a_D_driver));

cycloneive_routing_wire sum_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a2_a_CLRN_driver));

// Location: FF_X15_Y14_N9
dffeas sum_a2_a(
	.clk(sum_a2_a_CLK_driver),
	.d(sum_a2_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[2]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a2_a.is_wysiwyg = "true";
defparam sum_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a2_a_CLK_driver));

cycloneive_routing_wire yout_a2_a_ASDATA_routing_wire_inst (
	.datain(sum[2]),
	.dataout(yout_a2_a_ASDATA_driver));

cycloneive_routing_wire yout_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a2_a_CLRN_driver));

// Location: FF_X14_Y14_N19
dffeas yout_a2_a(
	.clk(yout_a2_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a2_a_ASDATA_driver),
	.clrn(yout_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[2]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a2_a.is_wysiwyg = "true";
defparam yout_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a1_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a1_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a1_a_aq),
	.dataout(Xin_Reg_a12_a_a1_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a1_a_CLRN_driver));

// Location: FF_X22_Y13_N19
dffeas Xin_Reg_a12_a_a1_a(
	.clk(Xin_Reg_a12_a_a1_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a12_a_a1_a_ASDATA_driver),
	.clrn(Xin_Reg_a12_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a1_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a0_a_a182_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a0_a_aq),
	.dataout(Add_Reg_a3_a_a0_a_a182_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a0_a_a182_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a0_a_aq),
	.dataout(Add_Reg_a3_a_a0_a_a182_DATAB_driver));

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb Add_Reg_a3_a_a0_a_a182(
// Equation(s):
// Add_Reg_a3_a_a0_a_a182_combout = (Xin_Reg_a3_a_a0_a_aq & (Xin_Reg_a12_a_a0_a_aq $ (VCC))) # (!Xin_Reg_a3_a_a0_a_aq & (Xin_Reg_a12_a_a0_a_aq & VCC))
// Add_Reg_a3_a_a0_a_a183 = CARRY((Xin_Reg_a3_a_a0_a_aq & Xin_Reg_a12_a_a0_a_aq))

	.dataa(Add_Reg_a3_a_a0_a_a182_DATAA_driver),
	.datab(Add_Reg_a3_a_a0_a_a182_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add_Reg_a3_a_a0_a_a182_combout),
	.cout(Add_Reg_a3_a_a0_a_a183));
// synopsys translate_off
defparam Add_Reg_a3_a_a0_a_a182.lut_mask = 16'h6688;
defparam Add_Reg_a3_a_a0_a_a182.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a1_a_a184_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a1_a_aq),
	.dataout(Add_Reg_a3_a_a1_a_a184_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a1_a_a184_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a1_a_aq),
	.dataout(Add_Reg_a3_a_a1_a_a184_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a1_a_a184_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a0_a_a183),
	.dataout(Add_Reg_a3_a_a1_a_a184_CIN_driver));

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb Add_Reg_a3_a_a1_a_a184(
// Equation(s):
// Add_Reg_a3_a_a1_a_a184_combout = (Xin_Reg_a3_a_a1_a_aq & ((Xin_Reg_a12_a_a1_a_aq & (Add_Reg_a3_a_a0_a_a183 & VCC)) # (!Xin_Reg_a12_a_a1_a_aq & (!Add_Reg_a3_a_a0_a_a183)))) # (!Xin_Reg_a3_a_a1_a_aq & ((Xin_Reg_a12_a_a1_a_aq & (!Add_Reg_a3_a_a0_a_a183)) # 
// (!Xin_Reg_a12_a_a1_a_aq & ((Add_Reg_a3_a_a0_a_a183) # (GND)))))
// Add_Reg_a3_a_a1_a_a185 = CARRY((Xin_Reg_a3_a_a1_a_aq & (!Xin_Reg_a12_a_a1_a_aq & !Add_Reg_a3_a_a0_a_a183)) # (!Xin_Reg_a3_a_a1_a_aq & ((!Add_Reg_a3_a_a0_a_a183) # (!Xin_Reg_a12_a_a1_a_aq))))

	.dataa(Add_Reg_a3_a_a1_a_a184_DATAA_driver),
	.datab(Add_Reg_a3_a_a1_a_a184_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a1_a_a184_CIN_driver),
	.combout(Add_Reg_a3_a_a1_a_a184_combout),
	.cout(Add_Reg_a3_a_a1_a_a185));
// synopsys translate_off
defparam Add_Reg_a3_a_a1_a_a184.lut_mask = 16'h9617;
defparam Add_Reg_a3_a_a1_a_a184.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a1_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a1_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a1_a_a184_combout),
	.dataout(Add_Reg_a3_a_a1_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a1_a_CLRN_driver));

// Location: FF_X19_Y10_N5
dffeas Add_Reg_a3_a_a1_a(
	.clk(Add_Reg_a3_a_a1_a_CLK_driver),
	.d(Add_Reg_a3_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a1_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a2_a_a186_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a2_a_aq),
	.dataout(Add_Reg_a3_a_a2_a_a186_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a2_a_a186_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a2_a_aq),
	.dataout(Add_Reg_a3_a_a2_a_a186_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a2_a_a186_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a1_a_a185),
	.dataout(Add_Reg_a3_a_a2_a_a186_CIN_driver));

// Location: LCCOMB_X19_Y10_N6
cycloneive_lcell_comb Add_Reg_a3_a_a2_a_a186(
// Equation(s):
// Add_Reg_a3_a_a2_a_a186_combout = ((Xin_Reg_a3_a_a2_a_aq $ (Xin_Reg_a12_a_a2_a_aq $ (!Add_Reg_a3_a_a1_a_a185)))) # (GND)
// Add_Reg_a3_a_a2_a_a187 = CARRY((Xin_Reg_a3_a_a2_a_aq & ((Xin_Reg_a12_a_a2_a_aq) # (!Add_Reg_a3_a_a1_a_a185))) # (!Xin_Reg_a3_a_a2_a_aq & (Xin_Reg_a12_a_a2_a_aq & !Add_Reg_a3_a_a1_a_a185)))

	.dataa(Add_Reg_a3_a_a2_a_a186_DATAA_driver),
	.datab(Add_Reg_a3_a_a2_a_a186_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a2_a_a186_CIN_driver),
	.combout(Add_Reg_a3_a_a2_a_a186_combout),
	.cout(Add_Reg_a3_a_a2_a_a187));
// synopsys translate_off
defparam Add_Reg_a3_a_a2_a_a186.lut_mask = 16'h698E;
defparam Add_Reg_a3_a_a2_a_a186.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a2_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a2_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a2_a_a186_combout),
	.dataout(Add_Reg_a3_a_a2_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a2_a_CLRN_driver));

// Location: FF_X19_Y10_N7
dffeas Add_Reg_a3_a_a2_a(
	.clk(Add_Reg_a3_a_a2_a_CLK_driver),
	.d(Add_Reg_a3_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a2_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a3_a_a188_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a3_a_aq),
	.dataout(Add_Reg_a3_a_a3_a_a188_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a3_a_a188_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a3_a_aq),
	.dataout(Add_Reg_a3_a_a3_a_a188_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a3_a_a188_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a2_a_a187),
	.dataout(Add_Reg_a3_a_a3_a_a188_CIN_driver));

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb Add_Reg_a3_a_a3_a_a188(
// Equation(s):
// Add_Reg_a3_a_a3_a_a188_combout = (Xin_Reg_a3_a_a3_a_aq & ((Xin_Reg_a12_a_a3_a_aq & (Add_Reg_a3_a_a2_a_a187 & VCC)) # (!Xin_Reg_a12_a_a3_a_aq & (!Add_Reg_a3_a_a2_a_a187)))) # (!Xin_Reg_a3_a_a3_a_aq & ((Xin_Reg_a12_a_a3_a_aq & (!Add_Reg_a3_a_a2_a_a187)) # 
// (!Xin_Reg_a12_a_a3_a_aq & ((Add_Reg_a3_a_a2_a_a187) # (GND)))))
// Add_Reg_a3_a_a3_a_a189 = CARRY((Xin_Reg_a3_a_a3_a_aq & (!Xin_Reg_a12_a_a3_a_aq & !Add_Reg_a3_a_a2_a_a187)) # (!Xin_Reg_a3_a_a3_a_aq & ((!Add_Reg_a3_a_a2_a_a187) # (!Xin_Reg_a12_a_a3_a_aq))))

	.dataa(Add_Reg_a3_a_a3_a_a188_DATAA_driver),
	.datab(Add_Reg_a3_a_a3_a_a188_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a3_a_a188_CIN_driver),
	.combout(Add_Reg_a3_a_a3_a_a188_combout),
	.cout(Add_Reg_a3_a_a3_a_a189));
// synopsys translate_off
defparam Add_Reg_a3_a_a3_a_a188.lut_mask = 16'h9617;
defparam Add_Reg_a3_a_a3_a_a188.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a3_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a3_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a3_a_a188_combout),
	.dataout(Add_Reg_a3_a_a3_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a3_a_CLRN_driver));

// Location: FF_X19_Y10_N9
dffeas Add_Reg_a3_a_a3_a(
	.clk(Add_Reg_a3_a_a3_a_CLK_driver),
	.d(Add_Reg_a3_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a3_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a7_a_a4_a_aq),
	.dataout(Xin_Reg_a8_a_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb Xin_Reg_a8_a_a4_a_afeeder(
// Equation(s):
// Xin_Reg_a8_a_a4_a_afeeder_combout = Xin_Reg_a7_a_a4_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a8_a_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a8_a_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a8_a_a4_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a8_a_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a8_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a4_a_D_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a4_a_afeeder_combout),
	.dataout(Xin_Reg_a8_a_a4_a_D_driver));

cycloneive_routing_wire Xin_Reg_a8_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a8_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N3
dffeas Xin_Reg_a8_a_a4_a(
	.clk(Xin_Reg_a8_a_a4_a_CLK_driver),
	.d(Xin_Reg_a8_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a8_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a8_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a8_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a8_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a8_a_a4_a_aq),
	.dataout(Xin_Reg_a9_a_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb Xin_Reg_a9_a_a4_a_afeeder(
// Equation(s):
// Xin_Reg_a9_a_a4_a_afeeder_combout = Xin_Reg_a8_a_a4_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a9_a_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a9_a_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a9_a_a4_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a9_a_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a9_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a4_a_D_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a4_a_afeeder_combout),
	.dataout(Xin_Reg_a9_a_a4_a_D_driver));

cycloneive_routing_wire Xin_Reg_a9_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a9_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N7
dffeas Xin_Reg_a9_a_a4_a(
	.clk(Xin_Reg_a9_a_a4_a_CLK_driver),
	.d(Xin_Reg_a9_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a9_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a9_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a9_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a9_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a10_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a4_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a4_a_aq),
	.dataout(Xin_Reg_a10_a_a4_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a10_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a10_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N11
dffeas Xin_Reg_a10_a_a4_a(
	.clk(Xin_Reg_a10_a_a4_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a10_a_a4_a_ASDATA_driver),
	.clrn(Xin_Reg_a10_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a10_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a10_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a10_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a4_a_afeeder_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a4_a_aq),
	.dataout(Xin_Reg_a11_a_a4_a_afeeder_DATAD_driver));

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb Xin_Reg_a11_a_a4_a_afeeder(
// Equation(s):
// Xin_Reg_a11_a_a4_a_afeeder_combout = Xin_Reg_a10_a_a4_a_aq

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Xin_Reg_a11_a_a4_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(Xin_Reg_a11_a_a4_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam Xin_Reg_a11_a_a4_a_afeeder.lut_mask = 16'hFF00;
defparam Xin_Reg_a11_a_a4_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a11_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a4_a_D_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a4_a_afeeder_combout),
	.dataout(Xin_Reg_a11_a_a4_a_D_driver));

cycloneive_routing_wire Xin_Reg_a11_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a11_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N31
dffeas Xin_Reg_a11_a_a4_a(
	.clk(Xin_Reg_a11_a_a4_a_CLK_driver),
	.d(Xin_Reg_a11_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Xin_Reg_a11_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a11_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a11_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a11_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Xin_Reg_a12_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a4_a_CLK_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a4_a_ASDATA_routing_wire_inst (
	.datain(Xin_Reg_a11_a_a4_a_aq),
	.dataout(Xin_Reg_a12_a_a4_a_ASDATA_driver));

cycloneive_routing_wire Xin_Reg_a12_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Xin_Reg_a12_a_a4_a_CLRN_driver));

// Location: FF_X19_Y12_N15
dffeas Xin_Reg_a12_a_a4_a(
	.clk(Xin_Reg_a12_a_a4_a_CLK_driver),
	.d(gnd),
	.asdata(Xin_Reg_a12_a_a4_a_ASDATA_driver),
	.clrn(Xin_Reg_a12_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Xin_Reg_a12_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Xin_Reg_a12_a_a4_a.is_wysiwyg = "true";
defparam Xin_Reg_a12_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a4_a_a190_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a4_a_aq),
	.dataout(Add_Reg_a3_a_a4_a_a190_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a4_a_a190_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a4_a_aq),
	.dataout(Add_Reg_a3_a_a4_a_a190_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a4_a_a190_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a3_a_a189),
	.dataout(Add_Reg_a3_a_a4_a_a190_CIN_driver));

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb Add_Reg_a3_a_a4_a_a190(
// Equation(s):
// Add_Reg_a3_a_a4_a_a190_combout = ((Xin_Reg_a3_a_a4_a_aq $ (Xin_Reg_a12_a_a4_a_aq $ (!Add_Reg_a3_a_a3_a_a189)))) # (GND)
// Add_Reg_a3_a_a4_a_a191 = CARRY((Xin_Reg_a3_a_a4_a_aq & ((Xin_Reg_a12_a_a4_a_aq) # (!Add_Reg_a3_a_a3_a_a189))) # (!Xin_Reg_a3_a_a4_a_aq & (Xin_Reg_a12_a_a4_a_aq & !Add_Reg_a3_a_a3_a_a189)))

	.dataa(Add_Reg_a3_a_a4_a_a190_DATAA_driver),
	.datab(Add_Reg_a3_a_a4_a_a190_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a4_a_a190_CIN_driver),
	.combout(Add_Reg_a3_a_a4_a_a190_combout),
	.cout(Add_Reg_a3_a_a4_a_a191));
// synopsys translate_off
defparam Add_Reg_a3_a_a4_a_a190.lut_mask = 16'h698E;
defparam Add_Reg_a3_a_a4_a_a190.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a4_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a4_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a4_a_a190_combout),
	.dataout(Add_Reg_a3_a_a4_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a4_a_CLRN_driver));

// Location: FF_X19_Y10_N11
dffeas Add_Reg_a3_a_a4_a(
	.clk(Add_Reg_a3_a_a4_a_CLK_driver),
	.d(Add_Reg_a3_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a4_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a5_a_a192_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a5_a_aq),
	.dataout(Add_Reg_a3_a_a5_a_a192_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a5_a_a192_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a5_a_aq),
	.dataout(Add_Reg_a3_a_a5_a_a192_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a5_a_a192_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a4_a_a191),
	.dataout(Add_Reg_a3_a_a5_a_a192_CIN_driver));

// Location: LCCOMB_X19_Y10_N12
cycloneive_lcell_comb Add_Reg_a3_a_a5_a_a192(
// Equation(s):
// Add_Reg_a3_a_a5_a_a192_combout = (Xin_Reg_a3_a_a5_a_aq & ((Xin_Reg_a12_a_a5_a_aq & (Add_Reg_a3_a_a4_a_a191 & VCC)) # (!Xin_Reg_a12_a_a5_a_aq & (!Add_Reg_a3_a_a4_a_a191)))) # (!Xin_Reg_a3_a_a5_a_aq & ((Xin_Reg_a12_a_a5_a_aq & (!Add_Reg_a3_a_a4_a_a191)) # 
// (!Xin_Reg_a12_a_a5_a_aq & ((Add_Reg_a3_a_a4_a_a191) # (GND)))))
// Add_Reg_a3_a_a5_a_a193 = CARRY((Xin_Reg_a3_a_a5_a_aq & (!Xin_Reg_a12_a_a5_a_aq & !Add_Reg_a3_a_a4_a_a191)) # (!Xin_Reg_a3_a_a5_a_aq & ((!Add_Reg_a3_a_a4_a_a191) # (!Xin_Reg_a12_a_a5_a_aq))))

	.dataa(Add_Reg_a3_a_a5_a_a192_DATAA_driver),
	.datab(Add_Reg_a3_a_a5_a_a192_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a5_a_a192_CIN_driver),
	.combout(Add_Reg_a3_a_a5_a_a192_combout),
	.cout(Add_Reg_a3_a_a5_a_a193));
// synopsys translate_off
defparam Add_Reg_a3_a_a5_a_a192.lut_mask = 16'h9617;
defparam Add_Reg_a3_a_a5_a_a192.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a5_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a5_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a5_a_a192_combout),
	.dataout(Add_Reg_a3_a_a5_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a5_a_CLRN_driver));

// Location: FF_X19_Y10_N13
dffeas Add_Reg_a3_a_a5_a(
	.clk(Add_Reg_a3_a_a5_a_CLK_driver),
	.d(Add_Reg_a3_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a5_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a6_a_a194_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a6_a_aq),
	.dataout(Add_Reg_a3_a_a6_a_a194_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a6_a_a194_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a6_a_aq),
	.dataout(Add_Reg_a3_a_a6_a_a194_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a6_a_a194_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a5_a_a193),
	.dataout(Add_Reg_a3_a_a6_a_a194_CIN_driver));

// Location: LCCOMB_X19_Y10_N14
cycloneive_lcell_comb Add_Reg_a3_a_a6_a_a194(
// Equation(s):
// Add_Reg_a3_a_a6_a_a194_combout = ((Xin_Reg_a12_a_a6_a_aq $ (Xin_Reg_a3_a_a6_a_aq $ (!Add_Reg_a3_a_a5_a_a193)))) # (GND)
// Add_Reg_a3_a_a6_a_a195 = CARRY((Xin_Reg_a12_a_a6_a_aq & ((Xin_Reg_a3_a_a6_a_aq) # (!Add_Reg_a3_a_a5_a_a193))) # (!Xin_Reg_a12_a_a6_a_aq & (Xin_Reg_a3_a_a6_a_aq & !Add_Reg_a3_a_a5_a_a193)))

	.dataa(Add_Reg_a3_a_a6_a_a194_DATAA_driver),
	.datab(Add_Reg_a3_a_a6_a_a194_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a6_a_a194_CIN_driver),
	.combout(Add_Reg_a3_a_a6_a_a194_combout),
	.cout(Add_Reg_a3_a_a6_a_a195));
// synopsys translate_off
defparam Add_Reg_a3_a_a6_a_a194.lut_mask = 16'h698E;
defparam Add_Reg_a3_a_a6_a_a194.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a6_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a6_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a6_a_a194_combout),
	.dataout(Add_Reg_a3_a_a6_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a6_a_CLRN_driver));

// Location: FF_X19_Y10_N15
dffeas Add_Reg_a3_a_a6_a(
	.clk(Add_Reg_a3_a_a6_a_CLK_driver),
	.d(Add_Reg_a3_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a6_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a7_a_a196_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a7_a_aq),
	.dataout(Add_Reg_a3_a_a7_a_a196_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a7_a_a196_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a7_a_aq),
	.dataout(Add_Reg_a3_a_a7_a_a196_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a7_a_a196_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a6_a_a195),
	.dataout(Add_Reg_a3_a_a7_a_a196_CIN_driver));

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb Add_Reg_a3_a_a7_a_a196(
// Equation(s):
// Add_Reg_a3_a_a7_a_a196_combout = (Xin_Reg_a3_a_a7_a_aq & ((Xin_Reg_a12_a_a7_a_aq & (Add_Reg_a3_a_a6_a_a195 & VCC)) # (!Xin_Reg_a12_a_a7_a_aq & (!Add_Reg_a3_a_a6_a_a195)))) # (!Xin_Reg_a3_a_a7_a_aq & ((Xin_Reg_a12_a_a7_a_aq & (!Add_Reg_a3_a_a6_a_a195)) # 
// (!Xin_Reg_a12_a_a7_a_aq & ((Add_Reg_a3_a_a6_a_a195) # (GND)))))
// Add_Reg_a3_a_a7_a_a197 = CARRY((Xin_Reg_a3_a_a7_a_aq & (!Xin_Reg_a12_a_a7_a_aq & !Add_Reg_a3_a_a6_a_a195)) # (!Xin_Reg_a3_a_a7_a_aq & ((!Add_Reg_a3_a_a6_a_a195) # (!Xin_Reg_a12_a_a7_a_aq))))

	.dataa(Add_Reg_a3_a_a7_a_a196_DATAA_driver),
	.datab(Add_Reg_a3_a_a7_a_a196_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a7_a_a196_CIN_driver),
	.combout(Add_Reg_a3_a_a7_a_a196_combout),
	.cout(Add_Reg_a3_a_a7_a_a197));
// synopsys translate_off
defparam Add_Reg_a3_a_a7_a_a196.lut_mask = 16'h9617;
defparam Add_Reg_a3_a_a7_a_a196.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a7_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a7_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a7_a_a196_combout),
	.dataout(Add_Reg_a3_a_a7_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a7_a_CLRN_driver));

// Location: FF_X19_Y10_N17
dffeas Add_Reg_a3_a_a7_a(
	.clk(Add_Reg_a3_a_a7_a_CLK_driver),
	.d(Add_Reg_a3_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a7_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a8_a_a198_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a8_a_aq),
	.dataout(Add_Reg_a3_a_a8_a_a198_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a8_a_a198_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a8_a_aq),
	.dataout(Add_Reg_a3_a_a8_a_a198_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a8_a_a198_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a7_a_a197),
	.dataout(Add_Reg_a3_a_a8_a_a198_CIN_driver));

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb Add_Reg_a3_a_a8_a_a198(
// Equation(s):
// Add_Reg_a3_a_a8_a_a198_combout = ((Xin_Reg_a3_a_a8_a_aq $ (Xin_Reg_a12_a_a8_a_aq $ (!Add_Reg_a3_a_a7_a_a197)))) # (GND)
// Add_Reg_a3_a_a8_a_a199 = CARRY((Xin_Reg_a3_a_a8_a_aq & ((Xin_Reg_a12_a_a8_a_aq) # (!Add_Reg_a3_a_a7_a_a197))) # (!Xin_Reg_a3_a_a8_a_aq & (Xin_Reg_a12_a_a8_a_aq & !Add_Reg_a3_a_a7_a_a197)))

	.dataa(Add_Reg_a3_a_a8_a_a198_DATAA_driver),
	.datab(Add_Reg_a3_a_a8_a_a198_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a8_a_a198_CIN_driver),
	.combout(Add_Reg_a3_a_a8_a_a198_combout),
	.cout(Add_Reg_a3_a_a8_a_a199));
// synopsys translate_off
defparam Add_Reg_a3_a_a8_a_a198.lut_mask = 16'h698E;
defparam Add_Reg_a3_a_a8_a_a198.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a8_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a8_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a8_a_a198_combout),
	.dataout(Add_Reg_a3_a_a8_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a8_a_CLRN_driver));

// Location: FF_X19_Y10_N19
dffeas Add_Reg_a3_a_a8_a(
	.clk(Add_Reg_a3_a_a8_a_CLK_driver),
	.d(Add_Reg_a3_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a8_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a9_a_a200_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a9_a_aq),
	.dataout(Add_Reg_a3_a_a9_a_a200_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a9_a_a200_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a9_a_aq),
	.dataout(Add_Reg_a3_a_a9_a_a200_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a9_a_a200_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a8_a_a199),
	.dataout(Add_Reg_a3_a_a9_a_a200_CIN_driver));

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb Add_Reg_a3_a_a9_a_a200(
// Equation(s):
// Add_Reg_a3_a_a9_a_a200_combout = (Xin_Reg_a12_a_a9_a_aq & ((Xin_Reg_a3_a_a9_a_aq & (Add_Reg_a3_a_a8_a_a199 & VCC)) # (!Xin_Reg_a3_a_a9_a_aq & (!Add_Reg_a3_a_a8_a_a199)))) # (!Xin_Reg_a12_a_a9_a_aq & ((Xin_Reg_a3_a_a9_a_aq & (!Add_Reg_a3_a_a8_a_a199)) # 
// (!Xin_Reg_a3_a_a9_a_aq & ((Add_Reg_a3_a_a8_a_a199) # (GND)))))
// Add_Reg_a3_a_a9_a_a201 = CARRY((Xin_Reg_a12_a_a9_a_aq & (!Xin_Reg_a3_a_a9_a_aq & !Add_Reg_a3_a_a8_a_a199)) # (!Xin_Reg_a12_a_a9_a_aq & ((!Add_Reg_a3_a_a8_a_a199) # (!Xin_Reg_a3_a_a9_a_aq))))

	.dataa(Add_Reg_a3_a_a9_a_a200_DATAA_driver),
	.datab(Add_Reg_a3_a_a9_a_a200_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a9_a_a200_CIN_driver),
	.combout(Add_Reg_a3_a_a9_a_a200_combout),
	.cout(Add_Reg_a3_a_a9_a_a201));
// synopsys translate_off
defparam Add_Reg_a3_a_a9_a_a200.lut_mask = 16'h9617;
defparam Add_Reg_a3_a_a9_a_a200.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a9_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a9_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a9_a_a200_combout),
	.dataout(Add_Reg_a3_a_a9_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a9_a_CLRN_driver));

// Location: FF_X19_Y10_N21
dffeas Add_Reg_a3_a_a9_a(
	.clk(Add_Reg_a3_a_a9_a_CLK_driver),
	.d(Add_Reg_a3_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a9_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a10_a_a202_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a10_a_aq),
	.dataout(Add_Reg_a3_a_a10_a_a202_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a10_a_a202_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a10_a_aq),
	.dataout(Add_Reg_a3_a_a10_a_a202_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a10_a_a202_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a9_a_a201),
	.dataout(Add_Reg_a3_a_a10_a_a202_CIN_driver));

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb Add_Reg_a3_a_a10_a_a202(
// Equation(s):
// Add_Reg_a3_a_a10_a_a202_combout = ((Xin_Reg_a12_a_a10_a_aq $ (Xin_Reg_a3_a_a10_a_aq $ (!Add_Reg_a3_a_a9_a_a201)))) # (GND)
// Add_Reg_a3_a_a10_a_a203 = CARRY((Xin_Reg_a12_a_a10_a_aq & ((Xin_Reg_a3_a_a10_a_aq) # (!Add_Reg_a3_a_a9_a_a201))) # (!Xin_Reg_a12_a_a10_a_aq & (Xin_Reg_a3_a_a10_a_aq & !Add_Reg_a3_a_a9_a_a201)))

	.dataa(Add_Reg_a3_a_a10_a_a202_DATAA_driver),
	.datab(Add_Reg_a3_a_a10_a_a202_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a10_a_a202_CIN_driver),
	.combout(Add_Reg_a3_a_a10_a_a202_combout),
	.cout(Add_Reg_a3_a_a10_a_a203));
// synopsys translate_off
defparam Add_Reg_a3_a_a10_a_a202.lut_mask = 16'h698E;
defparam Add_Reg_a3_a_a10_a_a202.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a10_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a10_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a10_a_a202_combout),
	.dataout(Add_Reg_a3_a_a10_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a10_a_CLRN_driver));

// Location: FF_X19_Y10_N23
dffeas Add_Reg_a3_a_a10_a(
	.clk(Add_Reg_a3_a_a10_a_CLK_driver),
	.d(Add_Reg_a3_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a10_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a11_a_a204_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a11_a_aq),
	.dataout(Add_Reg_a3_a_a11_a_a204_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a11_a_a204_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a11_a_aq),
	.dataout(Add_Reg_a3_a_a11_a_a204_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a11_a_a204_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a10_a_a203),
	.dataout(Add_Reg_a3_a_a11_a_a204_CIN_driver));

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb Add_Reg_a3_a_a11_a_a204(
// Equation(s):
// Add_Reg_a3_a_a11_a_a204_combout = (Xin_Reg_a12_a_a11_a_aq & ((Xin_Reg_a3_a_a11_a_aq & (Add_Reg_a3_a_a10_a_a203 & VCC)) # (!Xin_Reg_a3_a_a11_a_aq & (!Add_Reg_a3_a_a10_a_a203)))) # (!Xin_Reg_a12_a_a11_a_aq & ((Xin_Reg_a3_a_a11_a_aq & 
// (!Add_Reg_a3_a_a10_a_a203)) # (!Xin_Reg_a3_a_a11_a_aq & ((Add_Reg_a3_a_a10_a_a203) # (GND)))))
// Add_Reg_a3_a_a11_a_a205 = CARRY((Xin_Reg_a12_a_a11_a_aq & (!Xin_Reg_a3_a_a11_a_aq & !Add_Reg_a3_a_a10_a_a203)) # (!Xin_Reg_a12_a_a11_a_aq & ((!Add_Reg_a3_a_a10_a_a203) # (!Xin_Reg_a3_a_a11_a_aq))))

	.dataa(Add_Reg_a3_a_a11_a_a204_DATAA_driver),
	.datab(Add_Reg_a3_a_a11_a_a204_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a3_a_a11_a_a204_CIN_driver),
	.combout(Add_Reg_a3_a_a11_a_a204_combout),
	.cout(Add_Reg_a3_a_a11_a_a205));
// synopsys translate_off
defparam Add_Reg_a3_a_a11_a_a204.lut_mask = 16'h9617;
defparam Add_Reg_a3_a_a11_a_a204.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a11_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a11_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a11_a_a204_combout),
	.dataout(Add_Reg_a3_a_a11_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a11_a_CLRN_driver));

// Location: FF_X19_Y10_N25
dffeas Add_Reg_a3_a_a11_a(
	.clk(Add_Reg_a3_a_a11_a_CLK_driver),
	.d(Add_Reg_a3_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a11_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a12_a_a206_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a12_a_a11_a_aq),
	.dataout(Add_Reg_a3_a_a12_a_a206_DATAA_driver));

cycloneive_routing_wire Add_Reg_a3_a_a12_a_a206_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a3_a_a11_a_aq),
	.dataout(Add_Reg_a3_a_a12_a_a206_DATAB_driver));

cycloneive_routing_wire Add_Reg_a3_a_a12_a_a206_CIN_routing_wire_inst (
	.datain(Add_Reg_a3_a_a11_a_a205),
	.dataout(Add_Reg_a3_a_a12_a_a206_CIN_driver));

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb Add_Reg_a3_a_a12_a_a206(
// Equation(s):
// Add_Reg_a3_a_a12_a_a206_combout = Xin_Reg_a12_a_a11_a_aq $ (Xin_Reg_a3_a_a11_a_aq $ (!Add_Reg_a3_a_a11_a_a205))

	.dataa(Add_Reg_a3_a_a12_a_a206_DATAA_driver),
	.datab(Add_Reg_a3_a_a12_a_a206_DATAB_driver),
	.datac(gnd),
	.datad(gnd),
	.cin(Add_Reg_a3_a_a12_a_a206_CIN_driver),
	.combout(Add_Reg_a3_a_a12_a_a206_combout),
	.cout());
// synopsys translate_off
defparam Add_Reg_a3_a_a12_a_a206.lut_mask = 16'h6969;
defparam Add_Reg_a3_a_a12_a_a206.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a12_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a12_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a12_a_a206_combout),
	.dataout(Add_Reg_a3_a_a12_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a12_a_CLRN_driver));

// Location: FF_X19_Y10_N27
dffeas Add_Reg_a3_a_a12_a(
	.clk(Add_Reg_a3_a_a12_a_CLK_driver),
	.d(Add_Reg_a3_a_a12_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a12_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a12_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a3_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a0_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a3_a_a0_a_D_routing_wire_inst (
	.datain(Add_Reg_a3_a_a0_a_a182_combout),
	.dataout(Add_Reg_a3_a_a0_a_D_driver));

cycloneive_routing_wire Add_Reg_a3_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a3_a_a0_a_CLRN_driver));

// Location: FF_X19_Y10_N3
dffeas Add_Reg_a3_a_a0_a(
	.clk(Add_Reg_a3_a_a0_a_CLK_driver),
	.d(Add_Reg_a3_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a3_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a3_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a3_a_a0_a.is_wysiwyg = "true";
defparam Add_Reg_a3_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[0]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[1]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[2]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[3]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[4]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a5_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a0_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[5]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a6_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a1_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[6]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a7_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a2_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[7]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a8_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a3_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[8]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a9_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a4_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[9]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a10_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a5_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[10]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a11_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a6_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[11]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a12_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a7_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[12]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a13_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a8_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[13]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a14_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a9_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[14]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a15_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a10_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[15]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a16_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a11_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[16]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a17_a_routing_wire_inst (
	.datain(Add_Reg_a3_a_a12_a_aq),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[17]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[0]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[1]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[2]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[3]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[4]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[5]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a6_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[6]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a7_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[7]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a8_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[8]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a9_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[9]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a10_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[10]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a11_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[11]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a12_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[12]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a13_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[13]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a14_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[14]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a15_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[15]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a16_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[16]));

cycloneive_routing_wire Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a17_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[17]));

// Location: DSPMULT_X18_Y10_N0
cycloneive_mac_mult Umult3_alpm_mult_component_aauto_generated_amac_mult1(
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus),
	.datab(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult3_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus));
// synopsys translate_off
defparam Umult3_alpm_mult_component_aauto_generated_amac_mult1.dataa_clock = "none";
defparam Umult3_alpm_mult_component_aauto_generated_amac_mult1.dataa_width = 18;
defparam Umult3_alpm_mult_component_aauto_generated_amac_mult1.datab_clock = "none";
defparam Umult3_alpm_mult_component_aauto_generated_amac_mult1.datab_width = 18;
defparam Umult3_alpm_mult_component_aauto_generated_amac_mult1.signa_clock = "none";
defparam Umult3_alpm_mult_component_aauto_generated_amac_mult1.signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire Add10_a6_DATAA_routing_wire_inst (
	.datain(Add9_a6_combout),
	.dataout(Add10_a6_DATAA_driver));

cycloneive_routing_wire Add10_a6_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[3]),
	.dataout(Add10_a6_DATAB_driver));

cycloneive_routing_wire Add10_a6_CIN_routing_wire_inst (
	.datain(Add10_a5),
	.dataout(Add10_a6_CIN_driver));

// Location: LCCOMB_X15_Y10_N10
cycloneive_lcell_comb Add10_a6(
// Equation(s):
// Add10_a6_combout = (Add9_a6_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[3] & (Add10_a5 & VCC)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[3] & (!Add10_a5)))) # (!Add9_a6_combout & 
// ((Umult3_alpm_mult_component_aauto_generated_aresult[3] & (!Add10_a5)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[3] & ((Add10_a5) # (GND)))))
// Add10_a7 = CARRY((Add9_a6_combout & (!Umult3_alpm_mult_component_aauto_generated_aresult[3] & !Add10_a5)) # (!Add9_a6_combout & ((!Add10_a5) # (!Umult3_alpm_mult_component_aauto_generated_aresult[3]))))

	.dataa(Add10_a6_DATAA_driver),
	.datab(Add10_a6_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a6_CIN_driver),
	.combout(Add10_a6_combout),
	.cout(Add10_a7));
// synopsys translate_off
defparam Add10_a6.lut_mask = 16'h9617;
defparam Add10_a6.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a3_a_a35_DATAA_routing_wire_inst (
	.datain(Add12_a6_combout),
	.dataout(sum_a3_a_a35_DATAA_driver));

cycloneive_routing_wire sum_a3_a_a35_DATAB_routing_wire_inst (
	.datain(Add10_a6_combout),
	.dataout(sum_a3_a_a35_DATAB_driver));

cycloneive_routing_wire sum_a3_a_a35_CIN_routing_wire_inst (
	.datain(sum_a2_a_a34),
	.dataout(sum_a3_a_a35_CIN_driver));

// Location: LCCOMB_X15_Y14_N10
cycloneive_lcell_comb sum_a3_a_a35(
// Equation(s):
// sum_a3_a_a35_combout = (Add12_a6_combout & ((Add10_a6_combout & (sum_a2_a_a34 & VCC)) # (!Add10_a6_combout & (!sum_a2_a_a34)))) # (!Add12_a6_combout & ((Add10_a6_combout & (!sum_a2_a_a34)) # (!Add10_a6_combout & ((sum_a2_a_a34) # (GND)))))
// sum_a3_a_a36 = CARRY((Add12_a6_combout & (!Add10_a6_combout & !sum_a2_a_a34)) # (!Add12_a6_combout & ((!sum_a2_a_a34) # (!Add10_a6_combout))))

	.dataa(sum_a3_a_a35_DATAA_driver),
	.datab(sum_a3_a_a35_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a3_a_a35_CIN_driver),
	.combout(sum_a3_a_a35_combout),
	.cout(sum_a3_a_a36));
// synopsys translate_off
defparam sum_a3_a_a35.lut_mask = 16'h9617;
defparam sum_a3_a_a35.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a3_a_CLK_driver));

cycloneive_routing_wire sum_a3_a_D_routing_wire_inst (
	.datain(sum_a3_a_a35_combout),
	.dataout(sum_a3_a_D_driver));

cycloneive_routing_wire sum_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a3_a_CLRN_driver));

// Location: FF_X15_Y14_N11
dffeas sum_a3_a(
	.clk(sum_a3_a_CLK_driver),
	.d(sum_a3_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[3]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a3_a.is_wysiwyg = "true";
defparam sum_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a3_a_CLK_driver));

cycloneive_routing_wire yout_a3_a_ASDATA_routing_wire_inst (
	.datain(sum[3]),
	.dataout(yout_a3_a_ASDATA_driver));

cycloneive_routing_wire yout_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a3_a_CLRN_driver));

// Location: FF_X14_Y14_N29
dffeas yout_a3_a(
	.clk(yout_a3_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a3_a_ASDATA_driver),
	.clrn(yout_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[3]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a3_a.is_wysiwyg = "true";
defparam yout_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a0_a_a234_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a0_a_aq),
	.dataout(Add_Reg_a6_a_a0_a_a234_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a0_a_a234_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a0_a_aq),
	.dataout(Add_Reg_a6_a_a0_a_a234_DATAB_driver));

// Location: LCCOMB_X19_Y14_N0
cycloneive_lcell_comb Add_Reg_a6_a_a0_a_a234(
// Equation(s):
// Add_Reg_a6_a_a0_a_a234_combout = (Xin_Reg_a9_a_a0_a_aq & (Xin_Reg_a6_a_a0_a_aq $ (VCC))) # (!Xin_Reg_a9_a_a0_a_aq & (Xin_Reg_a6_a_a0_a_aq & VCC))
// Add_Reg_a6_a_a0_a_a235 = CARRY((Xin_Reg_a9_a_a0_a_aq & Xin_Reg_a6_a_a0_a_aq))

	.dataa(Add_Reg_a6_a_a0_a_a234_DATAA_driver),
	.datab(Add_Reg_a6_a_a0_a_a234_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add_Reg_a6_a_a0_a_a234_combout),
	.cout(Add_Reg_a6_a_a0_a_a235));
// synopsys translate_off
defparam Add_Reg_a6_a_a0_a_a234.lut_mask = 16'h6688;
defparam Add_Reg_a6_a_a0_a_a234.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a1_a_a236_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a1_a_aq),
	.dataout(Add_Reg_a6_a_a1_a_a236_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a1_a_a236_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a1_a_aq),
	.dataout(Add_Reg_a6_a_a1_a_a236_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a1_a_a236_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a0_a_a235),
	.dataout(Add_Reg_a6_a_a1_a_a236_CIN_driver));

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb Add_Reg_a6_a_a1_a_a236(
// Equation(s):
// Add_Reg_a6_a_a1_a_a236_combout = (Xin_Reg_a9_a_a1_a_aq & ((Xin_Reg_a6_a_a1_a_aq & (Add_Reg_a6_a_a0_a_a235 & VCC)) # (!Xin_Reg_a6_a_a1_a_aq & (!Add_Reg_a6_a_a0_a_a235)))) # (!Xin_Reg_a9_a_a1_a_aq & ((Xin_Reg_a6_a_a1_a_aq & (!Add_Reg_a6_a_a0_a_a235)) # 
// (!Xin_Reg_a6_a_a1_a_aq & ((Add_Reg_a6_a_a0_a_a235) # (GND)))))
// Add_Reg_a6_a_a1_a_a237 = CARRY((Xin_Reg_a9_a_a1_a_aq & (!Xin_Reg_a6_a_a1_a_aq & !Add_Reg_a6_a_a0_a_a235)) # (!Xin_Reg_a9_a_a1_a_aq & ((!Add_Reg_a6_a_a0_a_a235) # (!Xin_Reg_a6_a_a1_a_aq))))

	.dataa(Add_Reg_a6_a_a1_a_a236_DATAA_driver),
	.datab(Add_Reg_a6_a_a1_a_a236_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a1_a_a236_CIN_driver),
	.combout(Add_Reg_a6_a_a1_a_a236_combout),
	.cout(Add_Reg_a6_a_a1_a_a237));
// synopsys translate_off
defparam Add_Reg_a6_a_a1_a_a236.lut_mask = 16'h9617;
defparam Add_Reg_a6_a_a1_a_a236.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a1_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a1_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a1_a_a236_combout),
	.dataout(Add_Reg_a6_a_a1_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a1_a_CLRN_driver));

// Location: FF_X19_Y14_N3
dffeas Add_Reg_a6_a_a1_a(
	.clk(Add_Reg_a6_a_a1_a_CLK_driver),
	.d(Add_Reg_a6_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a1_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a2_a_a238_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a2_a_aq),
	.dataout(Add_Reg_a6_a_a2_a_a238_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a2_a_a238_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a2_a_aq),
	.dataout(Add_Reg_a6_a_a2_a_a238_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a2_a_a238_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a1_a_a237),
	.dataout(Add_Reg_a6_a_a2_a_a238_CIN_driver));

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb Add_Reg_a6_a_a2_a_a238(
// Equation(s):
// Add_Reg_a6_a_a2_a_a238_combout = ((Xin_Reg_a6_a_a2_a_aq $ (Xin_Reg_a9_a_a2_a_aq $ (!Add_Reg_a6_a_a1_a_a237)))) # (GND)
// Add_Reg_a6_a_a2_a_a239 = CARRY((Xin_Reg_a6_a_a2_a_aq & ((Xin_Reg_a9_a_a2_a_aq) # (!Add_Reg_a6_a_a1_a_a237))) # (!Xin_Reg_a6_a_a2_a_aq & (Xin_Reg_a9_a_a2_a_aq & !Add_Reg_a6_a_a1_a_a237)))

	.dataa(Add_Reg_a6_a_a2_a_a238_DATAA_driver),
	.datab(Add_Reg_a6_a_a2_a_a238_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a2_a_a238_CIN_driver),
	.combout(Add_Reg_a6_a_a2_a_a238_combout),
	.cout(Add_Reg_a6_a_a2_a_a239));
// synopsys translate_off
defparam Add_Reg_a6_a_a2_a_a238.lut_mask = 16'h698E;
defparam Add_Reg_a6_a_a2_a_a238.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a2_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a2_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a2_a_a238_combout),
	.dataout(Add_Reg_a6_a_a2_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a2_a_CLRN_driver));

// Location: FF_X19_Y14_N5
dffeas Add_Reg_a6_a_a2_a(
	.clk(Add_Reg_a6_a_a2_a_CLK_driver),
	.d(Add_Reg_a6_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a2_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a3_a_a240_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a3_a_aq),
	.dataout(Add_Reg_a6_a_a3_a_a240_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a3_a_a240_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a3_a_aq),
	.dataout(Add_Reg_a6_a_a3_a_a240_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a3_a_a240_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a2_a_a239),
	.dataout(Add_Reg_a6_a_a3_a_a240_CIN_driver));

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb Add_Reg_a6_a_a3_a_a240(
// Equation(s):
// Add_Reg_a6_a_a3_a_a240_combout = (Xin_Reg_a9_a_a3_a_aq & ((Xin_Reg_a6_a_a3_a_aq & (Add_Reg_a6_a_a2_a_a239 & VCC)) # (!Xin_Reg_a6_a_a3_a_aq & (!Add_Reg_a6_a_a2_a_a239)))) # (!Xin_Reg_a9_a_a3_a_aq & ((Xin_Reg_a6_a_a3_a_aq & (!Add_Reg_a6_a_a2_a_a239)) # 
// (!Xin_Reg_a6_a_a3_a_aq & ((Add_Reg_a6_a_a2_a_a239) # (GND)))))
// Add_Reg_a6_a_a3_a_a241 = CARRY((Xin_Reg_a9_a_a3_a_aq & (!Xin_Reg_a6_a_a3_a_aq & !Add_Reg_a6_a_a2_a_a239)) # (!Xin_Reg_a9_a_a3_a_aq & ((!Add_Reg_a6_a_a2_a_a239) # (!Xin_Reg_a6_a_a3_a_aq))))

	.dataa(Add_Reg_a6_a_a3_a_a240_DATAA_driver),
	.datab(Add_Reg_a6_a_a3_a_a240_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a3_a_a240_CIN_driver),
	.combout(Add_Reg_a6_a_a3_a_a240_combout),
	.cout(Add_Reg_a6_a_a3_a_a241));
// synopsys translate_off
defparam Add_Reg_a6_a_a3_a_a240.lut_mask = 16'h9617;
defparam Add_Reg_a6_a_a3_a_a240.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a3_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a3_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a3_a_a240_combout),
	.dataout(Add_Reg_a6_a_a3_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a3_a_CLRN_driver));

// Location: FF_X19_Y14_N7
dffeas Add_Reg_a6_a_a3_a(
	.clk(Add_Reg_a6_a_a3_a_CLK_driver),
	.d(Add_Reg_a6_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a3_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a4_a_a242_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a4_a_aq),
	.dataout(Add_Reg_a6_a_a4_a_a242_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a4_a_a242_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a4_a_aq),
	.dataout(Add_Reg_a6_a_a4_a_a242_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a4_a_a242_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a3_a_a241),
	.dataout(Add_Reg_a6_a_a4_a_a242_CIN_driver));

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb Add_Reg_a6_a_a4_a_a242(
// Equation(s):
// Add_Reg_a6_a_a4_a_a242_combout = ((Xin_Reg_a9_a_a4_a_aq $ (Xin_Reg_a6_a_a4_a_aq $ (!Add_Reg_a6_a_a3_a_a241)))) # (GND)
// Add_Reg_a6_a_a4_a_a243 = CARRY((Xin_Reg_a9_a_a4_a_aq & ((Xin_Reg_a6_a_a4_a_aq) # (!Add_Reg_a6_a_a3_a_a241))) # (!Xin_Reg_a9_a_a4_a_aq & (Xin_Reg_a6_a_a4_a_aq & !Add_Reg_a6_a_a3_a_a241)))

	.dataa(Add_Reg_a6_a_a4_a_a242_DATAA_driver),
	.datab(Add_Reg_a6_a_a4_a_a242_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a4_a_a242_CIN_driver),
	.combout(Add_Reg_a6_a_a4_a_a242_combout),
	.cout(Add_Reg_a6_a_a4_a_a243));
// synopsys translate_off
defparam Add_Reg_a6_a_a4_a_a242.lut_mask = 16'h698E;
defparam Add_Reg_a6_a_a4_a_a242.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a4_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a4_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a4_a_a242_combout),
	.dataout(Add_Reg_a6_a_a4_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a4_a_CLRN_driver));

// Location: FF_X19_Y14_N9
dffeas Add_Reg_a6_a_a4_a(
	.clk(Add_Reg_a6_a_a4_a_CLK_driver),
	.d(Add_Reg_a6_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a4_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a5_a_a244_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a5_a_aq),
	.dataout(Add_Reg_a6_a_a5_a_a244_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a5_a_a244_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a5_a_aq),
	.dataout(Add_Reg_a6_a_a5_a_a244_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a5_a_a244_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a4_a_a243),
	.dataout(Add_Reg_a6_a_a5_a_a244_CIN_driver));

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb Add_Reg_a6_a_a5_a_a244(
// Equation(s):
// Add_Reg_a6_a_a5_a_a244_combout = (Xin_Reg_a6_a_a5_a_aq & ((Xin_Reg_a9_a_a5_a_aq & (Add_Reg_a6_a_a4_a_a243 & VCC)) # (!Xin_Reg_a9_a_a5_a_aq & (!Add_Reg_a6_a_a4_a_a243)))) # (!Xin_Reg_a6_a_a5_a_aq & ((Xin_Reg_a9_a_a5_a_aq & (!Add_Reg_a6_a_a4_a_a243)) # 
// (!Xin_Reg_a9_a_a5_a_aq & ((Add_Reg_a6_a_a4_a_a243) # (GND)))))
// Add_Reg_a6_a_a5_a_a245 = CARRY((Xin_Reg_a6_a_a5_a_aq & (!Xin_Reg_a9_a_a5_a_aq & !Add_Reg_a6_a_a4_a_a243)) # (!Xin_Reg_a6_a_a5_a_aq & ((!Add_Reg_a6_a_a4_a_a243) # (!Xin_Reg_a9_a_a5_a_aq))))

	.dataa(Add_Reg_a6_a_a5_a_a244_DATAA_driver),
	.datab(Add_Reg_a6_a_a5_a_a244_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a5_a_a244_CIN_driver),
	.combout(Add_Reg_a6_a_a5_a_a244_combout),
	.cout(Add_Reg_a6_a_a5_a_a245));
// synopsys translate_off
defparam Add_Reg_a6_a_a5_a_a244.lut_mask = 16'h9617;
defparam Add_Reg_a6_a_a5_a_a244.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a5_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a5_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a5_a_a244_combout),
	.dataout(Add_Reg_a6_a_a5_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a5_a_CLRN_driver));

// Location: FF_X19_Y14_N11
dffeas Add_Reg_a6_a_a5_a(
	.clk(Add_Reg_a6_a_a5_a_CLK_driver),
	.d(Add_Reg_a6_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a5_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a6_a_a246_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a6_a_aq),
	.dataout(Add_Reg_a6_a_a6_a_a246_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a6_a_a246_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a6_a_aq),
	.dataout(Add_Reg_a6_a_a6_a_a246_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a6_a_a246_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a5_a_a245),
	.dataout(Add_Reg_a6_a_a6_a_a246_CIN_driver));

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb Add_Reg_a6_a_a6_a_a246(
// Equation(s):
// Add_Reg_a6_a_a6_a_a246_combout = ((Xin_Reg_a6_a_a6_a_aq $ (Xin_Reg_a9_a_a6_a_aq $ (!Add_Reg_a6_a_a5_a_a245)))) # (GND)
// Add_Reg_a6_a_a6_a_a247 = CARRY((Xin_Reg_a6_a_a6_a_aq & ((Xin_Reg_a9_a_a6_a_aq) # (!Add_Reg_a6_a_a5_a_a245))) # (!Xin_Reg_a6_a_a6_a_aq & (Xin_Reg_a9_a_a6_a_aq & !Add_Reg_a6_a_a5_a_a245)))

	.dataa(Add_Reg_a6_a_a6_a_a246_DATAA_driver),
	.datab(Add_Reg_a6_a_a6_a_a246_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a6_a_a246_CIN_driver),
	.combout(Add_Reg_a6_a_a6_a_a246_combout),
	.cout(Add_Reg_a6_a_a6_a_a247));
// synopsys translate_off
defparam Add_Reg_a6_a_a6_a_a246.lut_mask = 16'h698E;
defparam Add_Reg_a6_a_a6_a_a246.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a6_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a6_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a6_a_a246_combout),
	.dataout(Add_Reg_a6_a_a6_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a6_a_CLRN_driver));

// Location: FF_X19_Y14_N13
dffeas Add_Reg_a6_a_a6_a(
	.clk(Add_Reg_a6_a_a6_a_CLK_driver),
	.d(Add_Reg_a6_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a6_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a7_a_a248_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a7_a_aq),
	.dataout(Add_Reg_a6_a_a7_a_a248_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a7_a_a248_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a7_a_aq),
	.dataout(Add_Reg_a6_a_a7_a_a248_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a7_a_a248_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a6_a_a247),
	.dataout(Add_Reg_a6_a_a7_a_a248_CIN_driver));

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb Add_Reg_a6_a_a7_a_a248(
// Equation(s):
// Add_Reg_a6_a_a7_a_a248_combout = (Xin_Reg_a9_a_a7_a_aq & ((Xin_Reg_a6_a_a7_a_aq & (Add_Reg_a6_a_a6_a_a247 & VCC)) # (!Xin_Reg_a6_a_a7_a_aq & (!Add_Reg_a6_a_a6_a_a247)))) # (!Xin_Reg_a9_a_a7_a_aq & ((Xin_Reg_a6_a_a7_a_aq & (!Add_Reg_a6_a_a6_a_a247)) # 
// (!Xin_Reg_a6_a_a7_a_aq & ((Add_Reg_a6_a_a6_a_a247) # (GND)))))
// Add_Reg_a6_a_a7_a_a249 = CARRY((Xin_Reg_a9_a_a7_a_aq & (!Xin_Reg_a6_a_a7_a_aq & !Add_Reg_a6_a_a6_a_a247)) # (!Xin_Reg_a9_a_a7_a_aq & ((!Add_Reg_a6_a_a6_a_a247) # (!Xin_Reg_a6_a_a7_a_aq))))

	.dataa(Add_Reg_a6_a_a7_a_a248_DATAA_driver),
	.datab(Add_Reg_a6_a_a7_a_a248_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a7_a_a248_CIN_driver),
	.combout(Add_Reg_a6_a_a7_a_a248_combout),
	.cout(Add_Reg_a6_a_a7_a_a249));
// synopsys translate_off
defparam Add_Reg_a6_a_a7_a_a248.lut_mask = 16'h9617;
defparam Add_Reg_a6_a_a7_a_a248.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a7_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a7_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a7_a_a248_combout),
	.dataout(Add_Reg_a6_a_a7_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a7_a_CLRN_driver));

// Location: FF_X19_Y14_N15
dffeas Add_Reg_a6_a_a7_a(
	.clk(Add_Reg_a6_a_a7_a_CLK_driver),
	.d(Add_Reg_a6_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a7_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a8_a_a250_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a8_a_aq),
	.dataout(Add_Reg_a6_a_a8_a_a250_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a8_a_a250_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a8_a_aq),
	.dataout(Add_Reg_a6_a_a8_a_a250_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a8_a_a250_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a7_a_a249),
	.dataout(Add_Reg_a6_a_a8_a_a250_CIN_driver));

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb Add_Reg_a6_a_a8_a_a250(
// Equation(s):
// Add_Reg_a6_a_a8_a_a250_combout = ((Xin_Reg_a6_a_a8_a_aq $ (Xin_Reg_a9_a_a8_a_aq $ (!Add_Reg_a6_a_a7_a_a249)))) # (GND)
// Add_Reg_a6_a_a8_a_a251 = CARRY((Xin_Reg_a6_a_a8_a_aq & ((Xin_Reg_a9_a_a8_a_aq) # (!Add_Reg_a6_a_a7_a_a249))) # (!Xin_Reg_a6_a_a8_a_aq & (Xin_Reg_a9_a_a8_a_aq & !Add_Reg_a6_a_a7_a_a249)))

	.dataa(Add_Reg_a6_a_a8_a_a250_DATAA_driver),
	.datab(Add_Reg_a6_a_a8_a_a250_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a8_a_a250_CIN_driver),
	.combout(Add_Reg_a6_a_a8_a_a250_combout),
	.cout(Add_Reg_a6_a_a8_a_a251));
// synopsys translate_off
defparam Add_Reg_a6_a_a8_a_a250.lut_mask = 16'h698E;
defparam Add_Reg_a6_a_a8_a_a250.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a8_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a8_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a8_a_a250_combout),
	.dataout(Add_Reg_a6_a_a8_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a8_a_CLRN_driver));

// Location: FF_X19_Y14_N17
dffeas Add_Reg_a6_a_a8_a(
	.clk(Add_Reg_a6_a_a8_a_CLK_driver),
	.d(Add_Reg_a6_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a8_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a9_a_a252_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a9_a_aq),
	.dataout(Add_Reg_a6_a_a9_a_a252_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a9_a_a252_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a9_a_aq),
	.dataout(Add_Reg_a6_a_a9_a_a252_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a9_a_a252_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a8_a_a251),
	.dataout(Add_Reg_a6_a_a9_a_a252_CIN_driver));

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb Add_Reg_a6_a_a9_a_a252(
// Equation(s):
// Add_Reg_a6_a_a9_a_a252_combout = (Xin_Reg_a9_a_a9_a_aq & ((Xin_Reg_a6_a_a9_a_aq & (Add_Reg_a6_a_a8_a_a251 & VCC)) # (!Xin_Reg_a6_a_a9_a_aq & (!Add_Reg_a6_a_a8_a_a251)))) # (!Xin_Reg_a9_a_a9_a_aq & ((Xin_Reg_a6_a_a9_a_aq & (!Add_Reg_a6_a_a8_a_a251)) # 
// (!Xin_Reg_a6_a_a9_a_aq & ((Add_Reg_a6_a_a8_a_a251) # (GND)))))
// Add_Reg_a6_a_a9_a_a253 = CARRY((Xin_Reg_a9_a_a9_a_aq & (!Xin_Reg_a6_a_a9_a_aq & !Add_Reg_a6_a_a8_a_a251)) # (!Xin_Reg_a9_a_a9_a_aq & ((!Add_Reg_a6_a_a8_a_a251) # (!Xin_Reg_a6_a_a9_a_aq))))

	.dataa(Add_Reg_a6_a_a9_a_a252_DATAA_driver),
	.datab(Add_Reg_a6_a_a9_a_a252_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a9_a_a252_CIN_driver),
	.combout(Add_Reg_a6_a_a9_a_a252_combout),
	.cout(Add_Reg_a6_a_a9_a_a253));
// synopsys translate_off
defparam Add_Reg_a6_a_a9_a_a252.lut_mask = 16'h9617;
defparam Add_Reg_a6_a_a9_a_a252.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a9_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a9_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a9_a_a252_combout),
	.dataout(Add_Reg_a6_a_a9_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a9_a_CLRN_driver));

// Location: FF_X19_Y14_N19
dffeas Add_Reg_a6_a_a9_a(
	.clk(Add_Reg_a6_a_a9_a_CLK_driver),
	.d(Add_Reg_a6_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a9_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a10_a_a254_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a10_a_aq),
	.dataout(Add_Reg_a6_a_a10_a_a254_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a10_a_a254_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a10_a_aq),
	.dataout(Add_Reg_a6_a_a10_a_a254_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a10_a_a254_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a9_a_a253),
	.dataout(Add_Reg_a6_a_a10_a_a254_CIN_driver));

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb Add_Reg_a6_a_a10_a_a254(
// Equation(s):
// Add_Reg_a6_a_a10_a_a254_combout = ((Xin_Reg_a6_a_a10_a_aq $ (Xin_Reg_a9_a_a10_a_aq $ (!Add_Reg_a6_a_a9_a_a253)))) # (GND)
// Add_Reg_a6_a_a10_a_a255 = CARRY((Xin_Reg_a6_a_a10_a_aq & ((Xin_Reg_a9_a_a10_a_aq) # (!Add_Reg_a6_a_a9_a_a253))) # (!Xin_Reg_a6_a_a10_a_aq & (Xin_Reg_a9_a_a10_a_aq & !Add_Reg_a6_a_a9_a_a253)))

	.dataa(Add_Reg_a6_a_a10_a_a254_DATAA_driver),
	.datab(Add_Reg_a6_a_a10_a_a254_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a10_a_a254_CIN_driver),
	.combout(Add_Reg_a6_a_a10_a_a254_combout),
	.cout(Add_Reg_a6_a_a10_a_a255));
// synopsys translate_off
defparam Add_Reg_a6_a_a10_a_a254.lut_mask = 16'h698E;
defparam Add_Reg_a6_a_a10_a_a254.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a10_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a10_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a10_a_a254_combout),
	.dataout(Add_Reg_a6_a_a10_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a10_a_CLRN_driver));

// Location: FF_X19_Y14_N21
dffeas Add_Reg_a6_a_a10_a(
	.clk(Add_Reg_a6_a_a10_a_CLK_driver),
	.d(Add_Reg_a6_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a10_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a11_a_a256_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a11_a_aq),
	.dataout(Add_Reg_a6_a_a11_a_a256_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a11_a_a256_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a11_a_aq),
	.dataout(Add_Reg_a6_a_a11_a_a256_DATAB_driver));

cycloneive_routing_wire Add_Reg_a6_a_a11_a_a256_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a10_a_a255),
	.dataout(Add_Reg_a6_a_a11_a_a256_CIN_driver));

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb Add_Reg_a6_a_a11_a_a256(
// Equation(s):
// Add_Reg_a6_a_a11_a_a256_combout = (Xin_Reg_a9_a_a11_a_aq & ((Xin_Reg_a6_a_a11_a_aq & (Add_Reg_a6_a_a10_a_a255 & VCC)) # (!Xin_Reg_a6_a_a11_a_aq & (!Add_Reg_a6_a_a10_a_a255)))) # (!Xin_Reg_a9_a_a11_a_aq & ((Xin_Reg_a6_a_a11_a_aq & 
// (!Add_Reg_a6_a_a10_a_a255)) # (!Xin_Reg_a6_a_a11_a_aq & ((Add_Reg_a6_a_a10_a_a255) # (GND)))))
// Add_Reg_a6_a_a11_a_a257 = CARRY((Xin_Reg_a9_a_a11_a_aq & (!Xin_Reg_a6_a_a11_a_aq & !Add_Reg_a6_a_a10_a_a255)) # (!Xin_Reg_a9_a_a11_a_aq & ((!Add_Reg_a6_a_a10_a_a255) # (!Xin_Reg_a6_a_a11_a_aq))))

	.dataa(Add_Reg_a6_a_a11_a_a256_DATAA_driver),
	.datab(Add_Reg_a6_a_a11_a_a256_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a6_a_a11_a_a256_CIN_driver),
	.combout(Add_Reg_a6_a_a11_a_a256_combout),
	.cout(Add_Reg_a6_a_a11_a_a257));
// synopsys translate_off
defparam Add_Reg_a6_a_a11_a_a256.lut_mask = 16'h9617;
defparam Add_Reg_a6_a_a11_a_a256.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a11_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a11_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a11_a_a256_combout),
	.dataout(Add_Reg_a6_a_a11_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a11_a_CLRN_driver));

// Location: FF_X19_Y14_N23
dffeas Add_Reg_a6_a_a11_a(
	.clk(Add_Reg_a6_a_a11_a_CLK_driver),
	.d(Add_Reg_a6_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a11_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a12_a_a258_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a9_a_a11_a_aq),
	.dataout(Add_Reg_a6_a_a12_a_a258_DATAA_driver));

cycloneive_routing_wire Add_Reg_a6_a_a12_a_a258_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a6_a_a11_a_aq),
	.dataout(Add_Reg_a6_a_a12_a_a258_DATAD_driver));

cycloneive_routing_wire Add_Reg_a6_a_a12_a_a258_CIN_routing_wire_inst (
	.datain(Add_Reg_a6_a_a11_a_a257),
	.dataout(Add_Reg_a6_a_a12_a_a258_CIN_driver));

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb Add_Reg_a6_a_a12_a_a258(
// Equation(s):
// Add_Reg_a6_a_a12_a_a258_combout = Xin_Reg_a9_a_a11_a_aq $ (Add_Reg_a6_a_a11_a_a257 $ (!Xin_Reg_a6_a_a11_a_aq))

	.dataa(Add_Reg_a6_a_a12_a_a258_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add_Reg_a6_a_a12_a_a258_DATAD_driver),
	.cin(Add_Reg_a6_a_a12_a_a258_CIN_driver),
	.combout(Add_Reg_a6_a_a12_a_a258_combout),
	.cout());
// synopsys translate_off
defparam Add_Reg_a6_a_a12_a_a258.lut_mask = 16'h5AA5;
defparam Add_Reg_a6_a_a12_a_a258.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a12_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a12_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a12_a_a258_combout),
	.dataout(Add_Reg_a6_a_a12_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a12_a_CLRN_driver));

// Location: FF_X19_Y14_N25
dffeas Add_Reg_a6_a_a12_a(
	.clk(Add_Reg_a6_a_a12_a_CLK_driver),
	.d(Add_Reg_a6_a_a12_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a12_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a12_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a6_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a0_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a6_a_a0_a_D_routing_wire_inst (
	.datain(Add_Reg_a6_a_a0_a_a234_combout),
	.dataout(Add_Reg_a6_a_a0_a_D_driver));

cycloneive_routing_wire Add_Reg_a6_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a6_a_a0_a_CLRN_driver));

// Location: FF_X19_Y14_N1
dffeas Add_Reg_a6_a_a0_a(
	.clk(Add_Reg_a6_a_a0_a_CLK_driver),
	.d(Add_Reg_a6_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a6_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a6_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a6_a_a0_a.is_wysiwyg = "true";
defparam Add_Reg_a6_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[0]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[1]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[2]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[3]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[4]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a5_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a0_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[5]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a6_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a1_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[6]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a7_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a2_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[7]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a8_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a3_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[8]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a9_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a4_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[9]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a10_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a5_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[10]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a11_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a6_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[11]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a12_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a7_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[12]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a13_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a8_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[13]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a14_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a9_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[14]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a15_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a10_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[15]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a16_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a11_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[16]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a17_a_routing_wire_inst (
	.datain(Add_Reg_a6_a_a12_a_aq),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[17]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[0]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[1]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[2]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[3]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[4]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[5]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a6_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[6]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a7_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[7]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a8_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[8]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a9_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[9]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a10_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[10]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a11_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[11]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a12_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[12]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a13_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[13]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a14_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[14]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a15_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[15]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a16_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[16]));

cycloneive_routing_wire Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a17_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[17]));

// Location: DSPMULT_X18_Y14_N0
cycloneive_mac_mult Umult6_alpm_mult_component_aauto_generated_amac_mult1(
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus),
	.datab(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult6_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus));
// synopsys translate_off
defparam Umult6_alpm_mult_component_aauto_generated_amac_mult1.dataa_clock = "none";
defparam Umult6_alpm_mult_component_aauto_generated_amac_mult1.dataa_width = 18;
defparam Umult6_alpm_mult_component_aauto_generated_amac_mult1.datab_clock = "none";
defparam Umult6_alpm_mult_component_aauto_generated_amac_mult1.datab_width = 18;
defparam Umult6_alpm_mult_component_aauto_generated_amac_mult1.signa_clock = "none";
defparam Umult6_alpm_mult_component_aauto_generated_amac_mult1.signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire Add13_a4_DATAA_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[2]),
	.dataout(Add13_a4_DATAA_driver));

cycloneive_routing_wire Add13_a4_DATAB_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[2]),
	.dataout(Add13_a4_DATAB_driver));

cycloneive_routing_wire Add13_a4_CIN_routing_wire_inst (
	.datain(Add13_a3),
	.dataout(Add13_a4_CIN_driver));

// Location: LCCOMB_X17_Y14_N10
cycloneive_lcell_comb Add13_a4(
// Equation(s):
// Add13_a4_combout = ((Umult7_alpm_mult_component_aauto_generated_aresult[2] $ (Umult6_alpm_mult_component_aauto_generated_aresult[2] $ (!Add13_a3)))) # (GND)
// Add13_a5 = CARRY((Umult7_alpm_mult_component_aauto_generated_aresult[2] & ((Umult6_alpm_mult_component_aauto_generated_aresult[2]) # (!Add13_a3))) # (!Umult7_alpm_mult_component_aauto_generated_aresult[2] & 
// (Umult6_alpm_mult_component_aauto_generated_aresult[2] & !Add13_a3)))

	.dataa(Add13_a4_DATAA_driver),
	.datab(Add13_a4_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a4_CIN_driver),
	.combout(Add13_a4_combout),
	.cout(Add13_a5));
// synopsys translate_off
defparam Add13_a4.lut_mask = 16'h698E;
defparam Add13_a4.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a6_DATAA_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[3]),
	.dataout(Add13_a6_DATAA_driver));

cycloneive_routing_wire Add13_a6_DATAB_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[3]),
	.dataout(Add13_a6_DATAB_driver));

cycloneive_routing_wire Add13_a6_CIN_routing_wire_inst (
	.datain(Add13_a5),
	.dataout(Add13_a6_CIN_driver));

// Location: LCCOMB_X17_Y14_N12
cycloneive_lcell_comb Add13_a6(
// Equation(s):
// Add13_a6_combout = (Umult7_alpm_mult_component_aauto_generated_aresult[3] & ((Umult6_alpm_mult_component_aauto_generated_aresult[3] & (Add13_a5 & VCC)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[3] & (!Add13_a5)))) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[3] & ((Umult6_alpm_mult_component_aauto_generated_aresult[3] & (!Add13_a5)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[3] & ((Add13_a5) # (GND)))))
// Add13_a7 = CARRY((Umult7_alpm_mult_component_aauto_generated_aresult[3] & (!Umult6_alpm_mult_component_aauto_generated_aresult[3] & !Add13_a5)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[3] & ((!Add13_a5) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[3]))))

	.dataa(Add13_a6_DATAA_driver),
	.datab(Add13_a6_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a6_CIN_driver),
	.combout(Add13_a6_combout),
	.cout(Add13_a7));
// synopsys translate_off
defparam Add13_a6.lut_mask = 16'h9617;
defparam Add13_a6.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a8_DATAA_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[4]),
	.dataout(Add13_a8_DATAA_driver));

cycloneive_routing_wire Add13_a8_DATAB_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[4]),
	.dataout(Add13_a8_DATAB_driver));

cycloneive_routing_wire Add13_a8_CIN_routing_wire_inst (
	.datain(Add13_a7),
	.dataout(Add13_a8_CIN_driver));

// Location: LCCOMB_X17_Y14_N14
cycloneive_lcell_comb Add13_a8(
// Equation(s):
// Add13_a8_combout = ((Umult7_alpm_mult_component_aauto_generated_aresult[4] $ (Umult6_alpm_mult_component_aauto_generated_aresult[4] $ (!Add13_a7)))) # (GND)
// Add13_a9 = CARRY((Umult7_alpm_mult_component_aauto_generated_aresult[4] & ((Umult6_alpm_mult_component_aauto_generated_aresult[4]) # (!Add13_a7))) # (!Umult7_alpm_mult_component_aauto_generated_aresult[4] & 
// (Umult6_alpm_mult_component_aauto_generated_aresult[4] & !Add13_a7)))

	.dataa(Add13_a8_DATAA_driver),
	.datab(Add13_a8_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a8_CIN_driver),
	.combout(Add13_a8_combout),
	.cout(Add13_a9));
// synopsys translate_off
defparam Add13_a8.lut_mask = 16'h698E;
defparam Add13_a8.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a8_DATAA_routing_wire_inst (
	.datain(Add11_a8_combout),
	.dataout(Add12_a8_DATAA_driver));

cycloneive_routing_wire Add12_a8_DATAB_routing_wire_inst (
	.datain(Add13_a8_combout),
	.dataout(Add12_a8_DATAB_driver));

cycloneive_routing_wire Add12_a8_CIN_routing_wire_inst (
	.datain(Add12_a7),
	.dataout(Add12_a8_CIN_driver));

// Location: LCCOMB_X16_Y14_N14
cycloneive_lcell_comb Add12_a8(
// Equation(s):
// Add12_a8_combout = ((Add11_a8_combout $ (Add13_a8_combout $ (!Add12_a7)))) # (GND)
// Add12_a9 = CARRY((Add11_a8_combout & ((Add13_a8_combout) # (!Add12_a7))) # (!Add11_a8_combout & (Add13_a8_combout & !Add12_a7)))

	.dataa(Add12_a8_DATAA_driver),
	.datab(Add12_a8_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a8_CIN_driver),
	.combout(Add12_a8_combout),
	.cout(Add12_a9));
// synopsys translate_off
defparam Add12_a8.lut_mask = 16'h698E;
defparam Add12_a8.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a4_a_a37_DATAA_routing_wire_inst (
	.datain(Add10_a8_combout),
	.dataout(sum_a4_a_a37_DATAA_driver));

cycloneive_routing_wire sum_a4_a_a37_DATAB_routing_wire_inst (
	.datain(Add12_a8_combout),
	.dataout(sum_a4_a_a37_DATAB_driver));

cycloneive_routing_wire sum_a4_a_a37_CIN_routing_wire_inst (
	.datain(sum_a3_a_a36),
	.dataout(sum_a4_a_a37_CIN_driver));

// Location: LCCOMB_X15_Y14_N12
cycloneive_lcell_comb sum_a4_a_a37(
// Equation(s):
// sum_a4_a_a37_combout = ((Add10_a8_combout $ (Add12_a8_combout $ (!sum_a3_a_a36)))) # (GND)
// sum_a4_a_a38 = CARRY((Add10_a8_combout & ((Add12_a8_combout) # (!sum_a3_a_a36))) # (!Add10_a8_combout & (Add12_a8_combout & !sum_a3_a_a36)))

	.dataa(sum_a4_a_a37_DATAA_driver),
	.datab(sum_a4_a_a37_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a4_a_a37_CIN_driver),
	.combout(sum_a4_a_a37_combout),
	.cout(sum_a4_a_a38));
// synopsys translate_off
defparam sum_a4_a_a37.lut_mask = 16'h698E;
defparam sum_a4_a_a37.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a4_a_CLK_driver));

cycloneive_routing_wire sum_a4_a_D_routing_wire_inst (
	.datain(sum_a4_a_a37_combout),
	.dataout(sum_a4_a_D_driver));

cycloneive_routing_wire sum_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a4_a_CLRN_driver));

// Location: FF_X15_Y14_N13
dffeas sum_a4_a(
	.clk(sum_a4_a_CLK_driver),
	.d(sum_a4_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[4]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a4_a.is_wysiwyg = "true";
defparam sum_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a4_a_CLK_driver));

cycloneive_routing_wire yout_a4_a_ASDATA_routing_wire_inst (
	.datain(sum[4]),
	.dataout(yout_a4_a_ASDATA_driver));

cycloneive_routing_wire yout_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a4_a_CLRN_driver));

// Location: FF_X14_Y14_N23
dffeas yout_a4_a(
	.clk(yout_a4_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a4_a_ASDATA_driver),
	.clrn(yout_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[4]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a4_a.is_wysiwyg = "true";
defparam yout_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add13_a10_DATAA_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[5]),
	.dataout(Add13_a10_DATAA_driver));

cycloneive_routing_wire Add13_a10_DATAB_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[5]),
	.dataout(Add13_a10_DATAB_driver));

cycloneive_routing_wire Add13_a10_CIN_routing_wire_inst (
	.datain(Add13_a9),
	.dataout(Add13_a10_CIN_driver));

// Location: LCCOMB_X17_Y14_N16
cycloneive_lcell_comb Add13_a10(
// Equation(s):
// Add13_a10_combout = (Umult7_alpm_mult_component_aauto_generated_aresult[5] & ((Umult6_alpm_mult_component_aauto_generated_aresult[5] & (Add13_a9 & VCC)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[5] & (!Add13_a9)))) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[5] & ((Umult6_alpm_mult_component_aauto_generated_aresult[5] & (!Add13_a9)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[5] & ((Add13_a9) # (GND)))))
// Add13_a11 = CARRY((Umult7_alpm_mult_component_aauto_generated_aresult[5] & (!Umult6_alpm_mult_component_aauto_generated_aresult[5] & !Add13_a9)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[5] & ((!Add13_a9) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[5]))))

	.dataa(Add13_a10_DATAA_driver),
	.datab(Add13_a10_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a10_CIN_driver),
	.combout(Add13_a10_combout),
	.cout(Add13_a11));
// synopsys translate_off
defparam Add13_a10.lut_mask = 16'h9617;
defparam Add13_a10.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a10_DATAA_routing_wire_inst (
	.datain(Add11_a10_combout),
	.dataout(Add12_a10_DATAA_driver));

cycloneive_routing_wire Add12_a10_DATAB_routing_wire_inst (
	.datain(Add13_a10_combout),
	.dataout(Add12_a10_DATAB_driver));

cycloneive_routing_wire Add12_a10_CIN_routing_wire_inst (
	.datain(Add12_a9),
	.dataout(Add12_a10_CIN_driver));

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb Add12_a10(
// Equation(s):
// Add12_a10_combout = (Add11_a10_combout & ((Add13_a10_combout & (Add12_a9 & VCC)) # (!Add13_a10_combout & (!Add12_a9)))) # (!Add11_a10_combout & ((Add13_a10_combout & (!Add12_a9)) # (!Add13_a10_combout & ((Add12_a9) # (GND)))))
// Add12_a11 = CARRY((Add11_a10_combout & (!Add13_a10_combout & !Add12_a9)) # (!Add11_a10_combout & ((!Add12_a9) # (!Add13_a10_combout))))

	.dataa(Add12_a10_DATAA_driver),
	.datab(Add12_a10_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a10_CIN_driver),
	.combout(Add12_a10_combout),
	.cout(Add12_a11));
// synopsys translate_off
defparam Add12_a10.lut_mask = 16'h9617;
defparam Add12_a10.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a5_a_a39_DATAA_routing_wire_inst (
	.datain(Add10_a10_combout),
	.dataout(sum_a5_a_a39_DATAA_driver));

cycloneive_routing_wire sum_a5_a_a39_DATAB_routing_wire_inst (
	.datain(Add12_a10_combout),
	.dataout(sum_a5_a_a39_DATAB_driver));

cycloneive_routing_wire sum_a5_a_a39_CIN_routing_wire_inst (
	.datain(sum_a4_a_a38),
	.dataout(sum_a5_a_a39_CIN_driver));

// Location: LCCOMB_X15_Y14_N14
cycloneive_lcell_comb sum_a5_a_a39(
// Equation(s):
// sum_a5_a_a39_combout = (Add10_a10_combout & ((Add12_a10_combout & (sum_a4_a_a38 & VCC)) # (!Add12_a10_combout & (!sum_a4_a_a38)))) # (!Add10_a10_combout & ((Add12_a10_combout & (!sum_a4_a_a38)) # (!Add12_a10_combout & ((sum_a4_a_a38) # (GND)))))
// sum_a5_a_a40 = CARRY((Add10_a10_combout & (!Add12_a10_combout & !sum_a4_a_a38)) # (!Add10_a10_combout & ((!sum_a4_a_a38) # (!Add12_a10_combout))))

	.dataa(sum_a5_a_a39_DATAA_driver),
	.datab(sum_a5_a_a39_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a5_a_a39_CIN_driver),
	.combout(sum_a5_a_a39_combout),
	.cout(sum_a5_a_a40));
// synopsys translate_off
defparam sum_a5_a_a39.lut_mask = 16'h9617;
defparam sum_a5_a_a39.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a5_a_CLK_driver));

cycloneive_routing_wire sum_a5_a_D_routing_wire_inst (
	.datain(sum_a5_a_a39_combout),
	.dataout(sum_a5_a_D_driver));

cycloneive_routing_wire sum_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a5_a_CLRN_driver));

// Location: FF_X15_Y14_N15
dffeas sum_a5_a(
	.clk(sum_a5_a_CLK_driver),
	.d(sum_a5_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[5]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a5_a.is_wysiwyg = "true";
defparam sum_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a5_a_CLK_driver));

cycloneive_routing_wire yout_a5_a_ASDATA_routing_wire_inst (
	.datain(sum[5]),
	.dataout(yout_a5_a_ASDATA_driver));

cycloneive_routing_wire yout_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a5_a_CLRN_driver));

// Location: FF_X14_Y14_N9
dffeas yout_a5_a(
	.clk(yout_a5_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a5_a_ASDATA_driver),
	.clrn(yout_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[5]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a5_a.is_wysiwyg = "true";
defparam yout_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add13_a12_DATAA_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[6]),
	.dataout(Add13_a12_DATAA_driver));

cycloneive_routing_wire Add13_a12_DATAB_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[6]),
	.dataout(Add13_a12_DATAB_driver));

cycloneive_routing_wire Add13_a12_CIN_routing_wire_inst (
	.datain(Add13_a11),
	.dataout(Add13_a12_CIN_driver));

// Location: LCCOMB_X17_Y14_N18
cycloneive_lcell_comb Add13_a12(
// Equation(s):
// Add13_a12_combout = ((Umult7_alpm_mult_component_aauto_generated_aresult[6] $ (Umult6_alpm_mult_component_aauto_generated_aresult[6] $ (!Add13_a11)))) # (GND)
// Add13_a13 = CARRY((Umult7_alpm_mult_component_aauto_generated_aresult[6] & ((Umult6_alpm_mult_component_aauto_generated_aresult[6]) # (!Add13_a11))) # (!Umult7_alpm_mult_component_aauto_generated_aresult[6] & 
// (Umult6_alpm_mult_component_aauto_generated_aresult[6] & !Add13_a11)))

	.dataa(Add13_a12_DATAA_driver),
	.datab(Add13_a12_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a12_CIN_driver),
	.combout(Add13_a12_combout),
	.cout(Add13_a13));
// synopsys translate_off
defparam Add13_a12.lut_mask = 16'h698E;
defparam Add13_a12.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a12_DATAA_routing_wire_inst (
	.datain(Add11_a12_combout),
	.dataout(Add12_a12_DATAA_driver));

cycloneive_routing_wire Add12_a12_DATAB_routing_wire_inst (
	.datain(Add13_a12_combout),
	.dataout(Add12_a12_DATAB_driver));

cycloneive_routing_wire Add12_a12_CIN_routing_wire_inst (
	.datain(Add12_a11),
	.dataout(Add12_a12_CIN_driver));

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb Add12_a12(
// Equation(s):
// Add12_a12_combout = ((Add11_a12_combout $ (Add13_a12_combout $ (!Add12_a11)))) # (GND)
// Add12_a13 = CARRY((Add11_a12_combout & ((Add13_a12_combout) # (!Add12_a11))) # (!Add11_a12_combout & (Add13_a12_combout & !Add12_a11)))

	.dataa(Add12_a12_DATAA_driver),
	.datab(Add12_a12_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a12_CIN_driver),
	.combout(Add12_a12_combout),
	.cout(Add12_a13));
// synopsys translate_off
defparam Add12_a12.lut_mask = 16'h698E;
defparam Add12_a12.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a6_a_a41_DATAA_routing_wire_inst (
	.datain(Add10_a12_combout),
	.dataout(sum_a6_a_a41_DATAA_driver));

cycloneive_routing_wire sum_a6_a_a41_DATAB_routing_wire_inst (
	.datain(Add12_a12_combout),
	.dataout(sum_a6_a_a41_DATAB_driver));

cycloneive_routing_wire sum_a6_a_a41_CIN_routing_wire_inst (
	.datain(sum_a5_a_a40),
	.dataout(sum_a6_a_a41_CIN_driver));

// Location: LCCOMB_X15_Y14_N16
cycloneive_lcell_comb sum_a6_a_a41(
// Equation(s):
// sum_a6_a_a41_combout = ((Add10_a12_combout $ (Add12_a12_combout $ (!sum_a5_a_a40)))) # (GND)
// sum_a6_a_a42 = CARRY((Add10_a12_combout & ((Add12_a12_combout) # (!sum_a5_a_a40))) # (!Add10_a12_combout & (Add12_a12_combout & !sum_a5_a_a40)))

	.dataa(sum_a6_a_a41_DATAA_driver),
	.datab(sum_a6_a_a41_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a6_a_a41_CIN_driver),
	.combout(sum_a6_a_a41_combout),
	.cout(sum_a6_a_a42));
// synopsys translate_off
defparam sum_a6_a_a41.lut_mask = 16'h698E;
defparam sum_a6_a_a41.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a6_a_CLK_driver));

cycloneive_routing_wire sum_a6_a_D_routing_wire_inst (
	.datain(sum_a6_a_a41_combout),
	.dataout(sum_a6_a_D_driver));

cycloneive_routing_wire sum_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a6_a_CLRN_driver));

// Location: FF_X15_Y14_N17
dffeas sum_a6_a(
	.clk(sum_a6_a_CLK_driver),
	.d(sum_a6_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[6]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a6_a.is_wysiwyg = "true";
defparam sum_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a6_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[6]),
	.dataout(yout_a6_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y14_N2
cycloneive_lcell_comb yout_a6_a_afeeder(
// Equation(s):
// yout_a6_a_afeeder_combout = sum[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a6_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a6_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a6_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a6_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a6_a_CLK_driver));

cycloneive_routing_wire yout_a6_a_D_routing_wire_inst (
	.datain(yout_a6_a_afeeder_combout),
	.dataout(yout_a6_a_D_driver));

cycloneive_routing_wire yout_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a6_a_CLRN_driver));

// Location: FF_X14_Y14_N3
dffeas yout_a6_a(
	.clk(yout_a6_a_CLK_driver),
	.d(yout_a6_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[6]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a6_a.is_wysiwyg = "true";
defparam yout_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add8_a8_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[4]),
	.dataout(Add8_a8_DATAA_driver));

cycloneive_routing_wire Add8_a8_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[4]),
	.dataout(Add8_a8_DATAB_driver));

cycloneive_routing_wire Add8_a8_CIN_routing_wire_inst (
	.datain(Add8_a7),
	.dataout(Add8_a8_CIN_driver));

// Location: LCCOMB_X17_Y10_N14
cycloneive_lcell_comb Add8_a8(
// Equation(s):
// Add8_a8_combout = ((Umult0_alpm_mult_component_aauto_generated_aresult[4] $ (Umult1_alpm_mult_component_aauto_generated_aresult[4] $ (!Add8_a7)))) # (GND)
// Add8_a9 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[4] & ((Umult1_alpm_mult_component_aauto_generated_aresult[4]) # (!Add8_a7))) # (!Umult0_alpm_mult_component_aauto_generated_aresult[4] & 
// (Umult1_alpm_mult_component_aauto_generated_aresult[4] & !Add8_a7)))

	.dataa(Add8_a8_DATAA_driver),
	.datab(Add8_a8_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a8_CIN_driver),
	.combout(Add8_a8_combout),
	.cout(Add8_a9));
// synopsys translate_off
defparam Add8_a8.lut_mask = 16'h698E;
defparam Add8_a8.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a10_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[5]),
	.dataout(Add8_a10_DATAA_driver));

cycloneive_routing_wire Add8_a10_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[5]),
	.dataout(Add8_a10_DATAB_driver));

cycloneive_routing_wire Add8_a10_CIN_routing_wire_inst (
	.datain(Add8_a9),
	.dataout(Add8_a10_CIN_driver));

// Location: LCCOMB_X17_Y10_N16
cycloneive_lcell_comb Add8_a10(
// Equation(s):
// Add8_a10_combout = (Umult1_alpm_mult_component_aauto_generated_aresult[5] & ((Umult0_alpm_mult_component_aauto_generated_aresult[5] & (Add8_a9 & VCC)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[5] & (!Add8_a9)))) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[5] & ((Umult0_alpm_mult_component_aauto_generated_aresult[5] & (!Add8_a9)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[5] & ((Add8_a9) # (GND)))))
// Add8_a11 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[5] & (!Umult0_alpm_mult_component_aauto_generated_aresult[5] & !Add8_a9)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[5] & ((!Add8_a9) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[5]))))

	.dataa(Add8_a10_DATAA_driver),
	.datab(Add8_a10_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a10_CIN_driver),
	.combout(Add8_a10_combout),
	.cout(Add8_a11));
// synopsys translate_off
defparam Add8_a10.lut_mask = 16'h9617;
defparam Add8_a10.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a12_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[6]),
	.dataout(Add8_a12_DATAA_driver));

cycloneive_routing_wire Add8_a12_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[6]),
	.dataout(Add8_a12_DATAB_driver));

cycloneive_routing_wire Add8_a12_CIN_routing_wire_inst (
	.datain(Add8_a11),
	.dataout(Add8_a12_CIN_driver));

// Location: LCCOMB_X17_Y10_N18
cycloneive_lcell_comb Add8_a12(
// Equation(s):
// Add8_a12_combout = ((Umult1_alpm_mult_component_aauto_generated_aresult[6] $ (Umult0_alpm_mult_component_aauto_generated_aresult[6] $ (!Add8_a11)))) # (GND)
// Add8_a13 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[6] & ((Umult0_alpm_mult_component_aauto_generated_aresult[6]) # (!Add8_a11))) # (!Umult1_alpm_mult_component_aauto_generated_aresult[6] & 
// (Umult0_alpm_mult_component_aauto_generated_aresult[6] & !Add8_a11)))

	.dataa(Add8_a12_DATAA_driver),
	.datab(Add8_a12_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a12_CIN_driver),
	.combout(Add8_a12_combout),
	.cout(Add8_a13));
// synopsys translate_off
defparam Add8_a12.lut_mask = 16'h698E;
defparam Add8_a12.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a8_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[4]),
	.dataout(Add9_a8_DATAA_driver));

cycloneive_routing_wire Add9_a8_DATAB_routing_wire_inst (
	.datain(Add8_a8_combout),
	.dataout(Add9_a8_DATAB_driver));

cycloneive_routing_wire Add9_a8_CIN_routing_wire_inst (
	.datain(Add9_a7),
	.dataout(Add9_a8_CIN_driver));

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb Add9_a8(
// Equation(s):
// Add9_a8_combout = ((Umult2_alpm_mult_component_aauto_generated_aresult[4] $ (Add8_a8_combout $ (!Add9_a7)))) # (GND)
// Add9_a9 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[4] & ((Add8_a8_combout) # (!Add9_a7))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[4] & (Add8_a8_combout & !Add9_a7)))

	.dataa(Add9_a8_DATAA_driver),
	.datab(Add9_a8_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a8_CIN_driver),
	.combout(Add9_a8_combout),
	.cout(Add9_a9));
// synopsys translate_off
defparam Add9_a8.lut_mask = 16'h698E;
defparam Add9_a8.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a12_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[6]),
	.dataout(Add9_a12_DATAA_driver));

cycloneive_routing_wire Add9_a12_DATAB_routing_wire_inst (
	.datain(Add8_a12_combout),
	.dataout(Add9_a12_DATAB_driver));

cycloneive_routing_wire Add9_a12_CIN_routing_wire_inst (
	.datain(Add9_a11),
	.dataout(Add9_a12_CIN_driver));

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb Add9_a12(
// Equation(s):
// Add9_a12_combout = ((Umult2_alpm_mult_component_aauto_generated_aresult[6] $ (Add8_a12_combout $ (!Add9_a11)))) # (GND)
// Add9_a13 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[6] & ((Add8_a12_combout) # (!Add9_a11))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[6] & (Add8_a12_combout & !Add9_a11)))

	.dataa(Add9_a12_DATAA_driver),
	.datab(Add9_a12_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a12_CIN_driver),
	.combout(Add9_a12_combout),
	.cout(Add9_a13));
// synopsys translate_off
defparam Add9_a12.lut_mask = 16'h698E;
defparam Add9_a12.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a14_DATAA_routing_wire_inst (
	.datain(Add9_a14_combout),
	.dataout(Add10_a14_DATAA_driver));

cycloneive_routing_wire Add10_a14_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[7]),
	.dataout(Add10_a14_DATAB_driver));

cycloneive_routing_wire Add10_a14_CIN_routing_wire_inst (
	.datain(Add10_a13),
	.dataout(Add10_a14_CIN_driver));

// Location: LCCOMB_X15_Y10_N18
cycloneive_lcell_comb Add10_a14(
// Equation(s):
// Add10_a14_combout = (Add9_a14_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[7] & (Add10_a13 & VCC)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[7] & (!Add10_a13)))) # (!Add9_a14_combout & 
// ((Umult3_alpm_mult_component_aauto_generated_aresult[7] & (!Add10_a13)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[7] & ((Add10_a13) # (GND)))))
// Add10_a15 = CARRY((Add9_a14_combout & (!Umult3_alpm_mult_component_aauto_generated_aresult[7] & !Add10_a13)) # (!Add9_a14_combout & ((!Add10_a13) # (!Umult3_alpm_mult_component_aauto_generated_aresult[7]))))

	.dataa(Add10_a14_DATAA_driver),
	.datab(Add10_a14_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a14_CIN_driver),
	.combout(Add10_a14_combout),
	.cout(Add10_a15));
// synopsys translate_off
defparam Add10_a14.lut_mask = 16'h9617;
defparam Add10_a14.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a7_a_a43_DATAA_routing_wire_inst (
	.datain(Add12_a14_combout),
	.dataout(sum_a7_a_a43_DATAA_driver));

cycloneive_routing_wire sum_a7_a_a43_DATAB_routing_wire_inst (
	.datain(Add10_a14_combout),
	.dataout(sum_a7_a_a43_DATAB_driver));

cycloneive_routing_wire sum_a7_a_a43_CIN_routing_wire_inst (
	.datain(sum_a6_a_a42),
	.dataout(sum_a7_a_a43_CIN_driver));

// Location: LCCOMB_X15_Y14_N18
cycloneive_lcell_comb sum_a7_a_a43(
// Equation(s):
// sum_a7_a_a43_combout = (Add12_a14_combout & ((Add10_a14_combout & (sum_a6_a_a42 & VCC)) # (!Add10_a14_combout & (!sum_a6_a_a42)))) # (!Add12_a14_combout & ((Add10_a14_combout & (!sum_a6_a_a42)) # (!Add10_a14_combout & ((sum_a6_a_a42) # (GND)))))
// sum_a7_a_a44 = CARRY((Add12_a14_combout & (!Add10_a14_combout & !sum_a6_a_a42)) # (!Add12_a14_combout & ((!sum_a6_a_a42) # (!Add10_a14_combout))))

	.dataa(sum_a7_a_a43_DATAA_driver),
	.datab(sum_a7_a_a43_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a7_a_a43_CIN_driver),
	.combout(sum_a7_a_a43_combout),
	.cout(sum_a7_a_a44));
// synopsys translate_off
defparam sum_a7_a_a43.lut_mask = 16'h9617;
defparam sum_a7_a_a43.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a7_a_CLK_driver));

cycloneive_routing_wire sum_a7_a_D_routing_wire_inst (
	.datain(sum_a7_a_a43_combout),
	.dataout(sum_a7_a_D_driver));

cycloneive_routing_wire sum_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a7_a_CLRN_driver));

// Location: FF_X15_Y14_N19
dffeas sum_a7_a(
	.clk(sum_a7_a_CLK_driver),
	.d(sum_a7_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[7]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a7_a.is_wysiwyg = "true";
defparam sum_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a7_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[7]),
	.dataout(yout_a7_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y14_N12
cycloneive_lcell_comb yout_a7_a_afeeder(
// Equation(s):
// yout_a7_a_afeeder_combout = sum[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a7_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a7_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a7_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a7_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a7_a_CLK_driver));

cycloneive_routing_wire yout_a7_a_D_routing_wire_inst (
	.datain(yout_a7_a_afeeder_combout),
	.dataout(yout_a7_a_D_driver));

cycloneive_routing_wire yout_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a7_a_CLRN_driver));

// Location: FF_X14_Y14_N13
dffeas yout_a7_a(
	.clk(yout_a7_a_CLK_driver),
	.d(yout_a7_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[7]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a7_a.is_wysiwyg = "true";
defparam yout_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add13_a14_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[7]),
	.dataout(Add13_a14_DATAA_driver));

cycloneive_routing_wire Add13_a14_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[7]),
	.dataout(Add13_a14_DATAB_driver));

cycloneive_routing_wire Add13_a14_CIN_routing_wire_inst (
	.datain(Add13_a13),
	.dataout(Add13_a14_CIN_driver));

// Location: LCCOMB_X17_Y14_N20
cycloneive_lcell_comb Add13_a14(
// Equation(s):
// Add13_a14_combout = (Umult6_alpm_mult_component_aauto_generated_aresult[7] & ((Umult7_alpm_mult_component_aauto_generated_aresult[7] & (Add13_a13 & VCC)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[7] & (!Add13_a13)))) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[7] & ((Umult7_alpm_mult_component_aauto_generated_aresult[7] & (!Add13_a13)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[7] & ((Add13_a13) # (GND)))))
// Add13_a15 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[7] & (!Umult7_alpm_mult_component_aauto_generated_aresult[7] & !Add13_a13)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[7] & ((!Add13_a13) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[7]))))

	.dataa(Add13_a14_DATAA_driver),
	.datab(Add13_a14_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a14_CIN_driver),
	.combout(Add13_a14_combout),
	.cout(Add13_a15));
// synopsys translate_off
defparam Add13_a14.lut_mask = 16'h9617;
defparam Add13_a14.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a16_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[8]),
	.dataout(Add13_a16_DATAA_driver));

cycloneive_routing_wire Add13_a16_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[8]),
	.dataout(Add13_a16_DATAB_driver));

cycloneive_routing_wire Add13_a16_CIN_routing_wire_inst (
	.datain(Add13_a15),
	.dataout(Add13_a16_CIN_driver));

// Location: LCCOMB_X17_Y14_N22
cycloneive_lcell_comb Add13_a16(
// Equation(s):
// Add13_a16_combout = ((Umult6_alpm_mult_component_aauto_generated_aresult[8] $ (Umult7_alpm_mult_component_aauto_generated_aresult[8] $ (!Add13_a15)))) # (GND)
// Add13_a17 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[8] & ((Umult7_alpm_mult_component_aauto_generated_aresult[8]) # (!Add13_a15))) # (!Umult6_alpm_mult_component_aauto_generated_aresult[8] & 
// (Umult7_alpm_mult_component_aauto_generated_aresult[8] & !Add13_a15)))

	.dataa(Add13_a16_DATAA_driver),
	.datab(Add13_a16_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a16_CIN_driver),
	.combout(Add13_a16_combout),
	.cout(Add13_a17));
// synopsys translate_off
defparam Add13_a16.lut_mask = 16'h698E;
defparam Add13_a16.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a16_DATAA_routing_wire_inst (
	.datain(Add11_a16_combout),
	.dataout(Add12_a16_DATAA_driver));

cycloneive_routing_wire Add12_a16_DATAB_routing_wire_inst (
	.datain(Add13_a16_combout),
	.dataout(Add12_a16_DATAB_driver));

cycloneive_routing_wire Add12_a16_CIN_routing_wire_inst (
	.datain(Add12_a15),
	.dataout(Add12_a16_CIN_driver));

// Location: LCCOMB_X16_Y14_N22
cycloneive_lcell_comb Add12_a16(
// Equation(s):
// Add12_a16_combout = ((Add11_a16_combout $ (Add13_a16_combout $ (!Add12_a15)))) # (GND)
// Add12_a17 = CARRY((Add11_a16_combout & ((Add13_a16_combout) # (!Add12_a15))) # (!Add11_a16_combout & (Add13_a16_combout & !Add12_a15)))

	.dataa(Add12_a16_DATAA_driver),
	.datab(Add12_a16_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a16_CIN_driver),
	.combout(Add12_a16_combout),
	.cout(Add12_a17));
// synopsys translate_off
defparam Add12_a16.lut_mask = 16'h698E;
defparam Add12_a16.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a8_a_a45_DATAA_routing_wire_inst (
	.datain(Add10_a16_combout),
	.dataout(sum_a8_a_a45_DATAA_driver));

cycloneive_routing_wire sum_a8_a_a45_DATAB_routing_wire_inst (
	.datain(Add12_a16_combout),
	.dataout(sum_a8_a_a45_DATAB_driver));

cycloneive_routing_wire sum_a8_a_a45_CIN_routing_wire_inst (
	.datain(sum_a7_a_a44),
	.dataout(sum_a8_a_a45_CIN_driver));

// Location: LCCOMB_X15_Y14_N20
cycloneive_lcell_comb sum_a8_a_a45(
// Equation(s):
// sum_a8_a_a45_combout = ((Add10_a16_combout $ (Add12_a16_combout $ (!sum_a7_a_a44)))) # (GND)
// sum_a8_a_a46 = CARRY((Add10_a16_combout & ((Add12_a16_combout) # (!sum_a7_a_a44))) # (!Add10_a16_combout & (Add12_a16_combout & !sum_a7_a_a44)))

	.dataa(sum_a8_a_a45_DATAA_driver),
	.datab(sum_a8_a_a45_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a8_a_a45_CIN_driver),
	.combout(sum_a8_a_a45_combout),
	.cout(sum_a8_a_a46));
// synopsys translate_off
defparam sum_a8_a_a45.lut_mask = 16'h698E;
defparam sum_a8_a_a45.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a8_a_CLK_driver));

cycloneive_routing_wire sum_a8_a_D_routing_wire_inst (
	.datain(sum_a8_a_a45_combout),
	.dataout(sum_a8_a_D_driver));

cycloneive_routing_wire sum_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a8_a_CLRN_driver));

// Location: FF_X15_Y14_N21
dffeas sum_a8_a(
	.clk(sum_a8_a_CLK_driver),
	.d(sum_a8_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[8]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a8_a.is_wysiwyg = "true";
defparam sum_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a8_a_CLK_driver));

cycloneive_routing_wire yout_a8_a_ASDATA_routing_wire_inst (
	.datain(sum[8]),
	.dataout(yout_a8_a_ASDATA_driver));

cycloneive_routing_wire yout_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a8_a_CLRN_driver));

// Location: FF_X14_Y14_N15
dffeas yout_a8_a(
	.clk(yout_a8_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a8_a_ASDATA_driver),
	.clrn(yout_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[8]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a8_a.is_wysiwyg = "true";
defparam yout_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add8_a16_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[8]),
	.dataout(Add8_a16_DATAA_driver));

cycloneive_routing_wire Add8_a16_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[8]),
	.dataout(Add8_a16_DATAB_driver));

cycloneive_routing_wire Add8_a16_CIN_routing_wire_inst (
	.datain(Add8_a15),
	.dataout(Add8_a16_CIN_driver));

// Location: LCCOMB_X17_Y10_N22
cycloneive_lcell_comb Add8_a16(
// Equation(s):
// Add8_a16_combout = ((Umult1_alpm_mult_component_aauto_generated_aresult[8] $ (Umult0_alpm_mult_component_aauto_generated_aresult[8] $ (!Add8_a15)))) # (GND)
// Add8_a17 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[8] & ((Umult0_alpm_mult_component_aauto_generated_aresult[8]) # (!Add8_a15))) # (!Umult1_alpm_mult_component_aauto_generated_aresult[8] & 
// (Umult0_alpm_mult_component_aauto_generated_aresult[8] & !Add8_a15)))

	.dataa(Add8_a16_DATAA_driver),
	.datab(Add8_a16_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a16_CIN_driver),
	.combout(Add8_a16_combout),
	.cout(Add8_a17));
// synopsys translate_off
defparam Add8_a16.lut_mask = 16'h698E;
defparam Add8_a16.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a16_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[8]),
	.dataout(Add9_a16_DATAA_driver));

cycloneive_routing_wire Add9_a16_DATAB_routing_wire_inst (
	.datain(Add8_a16_combout),
	.dataout(Add9_a16_DATAB_driver));

cycloneive_routing_wire Add9_a16_CIN_routing_wire_inst (
	.datain(Add9_a15),
	.dataout(Add9_a16_CIN_driver));

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb Add9_a16(
// Equation(s):
// Add9_a16_combout = ((Umult2_alpm_mult_component_aauto_generated_aresult[8] $ (Add8_a16_combout $ (!Add9_a15)))) # (GND)
// Add9_a17 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[8] & ((Add8_a16_combout) # (!Add9_a15))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[8] & (Add8_a16_combout & !Add9_a15)))

	.dataa(Add9_a16_DATAA_driver),
	.datab(Add9_a16_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a16_CIN_driver),
	.combout(Add9_a16_combout),
	.cout(Add9_a17));
// synopsys translate_off
defparam Add9_a16.lut_mask = 16'h698E;
defparam Add9_a16.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a18_DATAA_routing_wire_inst (
	.datain(Add8_a18_combout),
	.dataout(Add9_a18_DATAA_driver));

cycloneive_routing_wire Add9_a18_DATAB_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[9]),
	.dataout(Add9_a18_DATAB_driver));

cycloneive_routing_wire Add9_a18_CIN_routing_wire_inst (
	.datain(Add9_a17),
	.dataout(Add9_a18_CIN_driver));

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb Add9_a18(
// Equation(s):
// Add9_a18_combout = (Add8_a18_combout & ((Umult2_alpm_mult_component_aauto_generated_aresult[9] & (Add9_a17 & VCC)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[9] & (!Add9_a17)))) # (!Add8_a18_combout & 
// ((Umult2_alpm_mult_component_aauto_generated_aresult[9] & (!Add9_a17)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[9] & ((Add9_a17) # (GND)))))
// Add9_a19 = CARRY((Add8_a18_combout & (!Umult2_alpm_mult_component_aauto_generated_aresult[9] & !Add9_a17)) # (!Add8_a18_combout & ((!Add9_a17) # (!Umult2_alpm_mult_component_aauto_generated_aresult[9]))))

	.dataa(Add9_a18_DATAA_driver),
	.datab(Add9_a18_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a18_CIN_driver),
	.combout(Add9_a18_combout),
	.cout(Add9_a19));
// synopsys translate_off
defparam Add9_a18.lut_mask = 16'h9617;
defparam Add9_a18.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a18_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[9]),
	.dataout(Add10_a18_DATAA_driver));

cycloneive_routing_wire Add10_a18_DATAB_routing_wire_inst (
	.datain(Add9_a18_combout),
	.dataout(Add10_a18_DATAB_driver));

cycloneive_routing_wire Add10_a18_CIN_routing_wire_inst (
	.datain(Add10_a17),
	.dataout(Add10_a18_CIN_driver));

// Location: LCCOMB_X15_Y10_N22
cycloneive_lcell_comb Add10_a18(
// Equation(s):
// Add10_a18_combout = (Umult3_alpm_mult_component_aauto_generated_aresult[9] & ((Add9_a18_combout & (Add10_a17 & VCC)) # (!Add9_a18_combout & (!Add10_a17)))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[9] & ((Add9_a18_combout & (!Add10_a17)) # 
// (!Add9_a18_combout & ((Add10_a17) # (GND)))))
// Add10_a19 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[9] & (!Add9_a18_combout & !Add10_a17)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[9] & ((!Add10_a17) # (!Add9_a18_combout))))

	.dataa(Add10_a18_DATAA_driver),
	.datab(Add10_a18_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a18_CIN_driver),
	.combout(Add10_a18_combout),
	.cout(Add10_a19));
// synopsys translate_off
defparam Add10_a18.lut_mask = 16'h9617;
defparam Add10_a18.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a9_a_a47_DATAA_routing_wire_inst (
	.datain(Add12_a18_combout),
	.dataout(sum_a9_a_a47_DATAA_driver));

cycloneive_routing_wire sum_a9_a_a47_DATAB_routing_wire_inst (
	.datain(Add10_a18_combout),
	.dataout(sum_a9_a_a47_DATAB_driver));

cycloneive_routing_wire sum_a9_a_a47_CIN_routing_wire_inst (
	.datain(sum_a8_a_a46),
	.dataout(sum_a9_a_a47_CIN_driver));

// Location: LCCOMB_X15_Y14_N22
cycloneive_lcell_comb sum_a9_a_a47(
// Equation(s):
// sum_a9_a_a47_combout = (Add12_a18_combout & ((Add10_a18_combout & (sum_a8_a_a46 & VCC)) # (!Add10_a18_combout & (!sum_a8_a_a46)))) # (!Add12_a18_combout & ((Add10_a18_combout & (!sum_a8_a_a46)) # (!Add10_a18_combout & ((sum_a8_a_a46) # (GND)))))
// sum_a9_a_a48 = CARRY((Add12_a18_combout & (!Add10_a18_combout & !sum_a8_a_a46)) # (!Add12_a18_combout & ((!sum_a8_a_a46) # (!Add10_a18_combout))))

	.dataa(sum_a9_a_a47_DATAA_driver),
	.datab(sum_a9_a_a47_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a9_a_a47_CIN_driver),
	.combout(sum_a9_a_a47_combout),
	.cout(sum_a9_a_a48));
// synopsys translate_off
defparam sum_a9_a_a47.lut_mask = 16'h9617;
defparam sum_a9_a_a47.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a9_a_CLK_driver));

cycloneive_routing_wire sum_a9_a_D_routing_wire_inst (
	.datain(sum_a9_a_a47_combout),
	.dataout(sum_a9_a_D_driver));

cycloneive_routing_wire sum_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a9_a_CLRN_driver));

// Location: FF_X15_Y14_N23
dffeas sum_a9_a(
	.clk(sum_a9_a_CLK_driver),
	.d(sum_a9_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[9]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a9_a.is_wysiwyg = "true";
defparam sum_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a9_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[9]),
	.dataout(yout_a9_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y14_N24
cycloneive_lcell_comb yout_a9_a_afeeder(
// Equation(s):
// yout_a9_a_afeeder_combout = sum[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a9_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a9_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a9_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a9_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a9_a_CLK_driver));

cycloneive_routing_wire yout_a9_a_D_routing_wire_inst (
	.datain(yout_a9_a_afeeder_combout),
	.dataout(yout_a9_a_D_driver));

cycloneive_routing_wire yout_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a9_a_CLRN_driver));

// Location: FF_X14_Y14_N25
dffeas yout_a9_a(
	.clk(yout_a9_a_CLK_driver),
	.d(yout_a9_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[9]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a9_a.is_wysiwyg = "true";
defparam yout_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add13_a18_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[9]),
	.dataout(Add13_a18_DATAA_driver));

cycloneive_routing_wire Add13_a18_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[9]),
	.dataout(Add13_a18_DATAB_driver));

cycloneive_routing_wire Add13_a18_CIN_routing_wire_inst (
	.datain(Add13_a17),
	.dataout(Add13_a18_CIN_driver));

// Location: LCCOMB_X17_Y14_N24
cycloneive_lcell_comb Add13_a18(
// Equation(s):
// Add13_a18_combout = (Umult6_alpm_mult_component_aauto_generated_aresult[9] & ((Umult7_alpm_mult_component_aauto_generated_aresult[9] & (Add13_a17 & VCC)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[9] & (!Add13_a17)))) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[9] & ((Umult7_alpm_mult_component_aauto_generated_aresult[9] & (!Add13_a17)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[9] & ((Add13_a17) # (GND)))))
// Add13_a19 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[9] & (!Umult7_alpm_mult_component_aauto_generated_aresult[9] & !Add13_a17)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[9] & ((!Add13_a17) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[9]))))

	.dataa(Add13_a18_DATAA_driver),
	.datab(Add13_a18_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a18_CIN_driver),
	.combout(Add13_a18_combout),
	.cout(Add13_a19));
// synopsys translate_off
defparam Add13_a18.lut_mask = 16'h9617;
defparam Add13_a18.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add13_a20_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[10]),
	.dataout(Add13_a20_DATAA_driver));

cycloneive_routing_wire Add13_a20_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[10]),
	.dataout(Add13_a20_DATAB_driver));

cycloneive_routing_wire Add13_a20_CIN_routing_wire_inst (
	.datain(Add13_a19),
	.dataout(Add13_a20_CIN_driver));

// Location: LCCOMB_X17_Y14_N26
cycloneive_lcell_comb Add13_a20(
// Equation(s):
// Add13_a20_combout = ((Umult6_alpm_mult_component_aauto_generated_aresult[10] $ (Umult7_alpm_mult_component_aauto_generated_aresult[10] $ (!Add13_a19)))) # (GND)
// Add13_a21 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[10] & ((Umult7_alpm_mult_component_aauto_generated_aresult[10]) # (!Add13_a19))) # (!Umult6_alpm_mult_component_aauto_generated_aresult[10] & 
// (Umult7_alpm_mult_component_aauto_generated_aresult[10] & !Add13_a19)))

	.dataa(Add13_a20_DATAA_driver),
	.datab(Add13_a20_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a20_CIN_driver),
	.combout(Add13_a20_combout),
	.cout(Add13_a21));
// synopsys translate_off
defparam Add13_a20.lut_mask = 16'h698E;
defparam Add13_a20.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a20_DATAA_routing_wire_inst (
	.datain(Add11_a20_combout),
	.dataout(Add12_a20_DATAA_driver));

cycloneive_routing_wire Add12_a20_DATAB_routing_wire_inst (
	.datain(Add13_a20_combout),
	.dataout(Add12_a20_DATAB_driver));

cycloneive_routing_wire Add12_a20_CIN_routing_wire_inst (
	.datain(Add12_a19),
	.dataout(Add12_a20_CIN_driver));

// Location: LCCOMB_X16_Y14_N26
cycloneive_lcell_comb Add12_a20(
// Equation(s):
// Add12_a20_combout = ((Add11_a20_combout $ (Add13_a20_combout $ (!Add12_a19)))) # (GND)
// Add12_a21 = CARRY((Add11_a20_combout & ((Add13_a20_combout) # (!Add12_a19))) # (!Add11_a20_combout & (Add13_a20_combout & !Add12_a19)))

	.dataa(Add12_a20_DATAA_driver),
	.datab(Add12_a20_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a20_CIN_driver),
	.combout(Add12_a20_combout),
	.cout(Add12_a21));
// synopsys translate_off
defparam Add12_a20.lut_mask = 16'h698E;
defparam Add12_a20.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a10_a_a49_DATAA_routing_wire_inst (
	.datain(Add10_a20_combout),
	.dataout(sum_a10_a_a49_DATAA_driver));

cycloneive_routing_wire sum_a10_a_a49_DATAB_routing_wire_inst (
	.datain(Add12_a20_combout),
	.dataout(sum_a10_a_a49_DATAB_driver));

cycloneive_routing_wire sum_a10_a_a49_CIN_routing_wire_inst (
	.datain(sum_a9_a_a48),
	.dataout(sum_a10_a_a49_CIN_driver));

// Location: LCCOMB_X15_Y14_N24
cycloneive_lcell_comb sum_a10_a_a49(
// Equation(s):
// sum_a10_a_a49_combout = ((Add10_a20_combout $ (Add12_a20_combout $ (!sum_a9_a_a48)))) # (GND)
// sum_a10_a_a50 = CARRY((Add10_a20_combout & ((Add12_a20_combout) # (!sum_a9_a_a48))) # (!Add10_a20_combout & (Add12_a20_combout & !sum_a9_a_a48)))

	.dataa(sum_a10_a_a49_DATAA_driver),
	.datab(sum_a10_a_a49_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a10_a_a49_CIN_driver),
	.combout(sum_a10_a_a49_combout),
	.cout(sum_a10_a_a50));
// synopsys translate_off
defparam sum_a10_a_a49.lut_mask = 16'h698E;
defparam sum_a10_a_a49.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a10_a_CLK_driver));

cycloneive_routing_wire sum_a10_a_D_routing_wire_inst (
	.datain(sum_a10_a_a49_combout),
	.dataout(sum_a10_a_D_driver));

cycloneive_routing_wire sum_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a10_a_CLRN_driver));

// Location: FF_X15_Y14_N25
dffeas sum_a10_a(
	.clk(sum_a10_a_CLK_driver),
	.d(sum_a10_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[10]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a10_a.is_wysiwyg = "true";
defparam sum_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a10_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[10]),
	.dataout(yout_a10_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y14_N26
cycloneive_lcell_comb yout_a10_a_afeeder(
// Equation(s):
// yout_a10_a_afeeder_combout = sum[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a10_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a10_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a10_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a10_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a10_a_CLK_driver));

cycloneive_routing_wire yout_a10_a_D_routing_wire_inst (
	.datain(yout_a10_a_afeeder_combout),
	.dataout(yout_a10_a_D_driver));

cycloneive_routing_wire yout_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a10_a_CLRN_driver));

// Location: FF_X14_Y14_N27
dffeas yout_a10_a(
	.clk(yout_a10_a_CLK_driver),
	.d(yout_a10_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[10]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a10_a.is_wysiwyg = "true";
defparam yout_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add13_a22_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[11]),
	.dataout(Add13_a22_DATAA_driver));

cycloneive_routing_wire Add13_a22_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[11]),
	.dataout(Add13_a22_DATAB_driver));

cycloneive_routing_wire Add13_a22_CIN_routing_wire_inst (
	.datain(Add13_a21),
	.dataout(Add13_a22_CIN_driver));

// Location: LCCOMB_X17_Y14_N28
cycloneive_lcell_comb Add13_a22(
// Equation(s):
// Add13_a22_combout = (Umult6_alpm_mult_component_aauto_generated_aresult[11] & ((Umult7_alpm_mult_component_aauto_generated_aresult[11] & (Add13_a21 & VCC)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[11] & (!Add13_a21)))) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[11] & ((Umult7_alpm_mult_component_aauto_generated_aresult[11] & (!Add13_a21)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[11] & ((Add13_a21) # (GND)))))
// Add13_a23 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[11] & (!Umult7_alpm_mult_component_aauto_generated_aresult[11] & !Add13_a21)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[11] & ((!Add13_a21) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[11]))))

	.dataa(Add13_a22_DATAA_driver),
	.datab(Add13_a22_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a22_CIN_driver),
	.combout(Add13_a22_combout),
	.cout(Add13_a23));
// synopsys translate_off
defparam Add13_a22.lut_mask = 16'h9617;
defparam Add13_a22.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a22_DATAA_routing_wire_inst (
	.datain(Add11_a22_combout),
	.dataout(Add12_a22_DATAA_driver));

cycloneive_routing_wire Add12_a22_DATAB_routing_wire_inst (
	.datain(Add13_a22_combout),
	.dataout(Add12_a22_DATAB_driver));

cycloneive_routing_wire Add12_a22_CIN_routing_wire_inst (
	.datain(Add12_a21),
	.dataout(Add12_a22_CIN_driver));

// Location: LCCOMB_X16_Y14_N28
cycloneive_lcell_comb Add12_a22(
// Equation(s):
// Add12_a22_combout = (Add11_a22_combout & ((Add13_a22_combout & (Add12_a21 & VCC)) # (!Add13_a22_combout & (!Add12_a21)))) # (!Add11_a22_combout & ((Add13_a22_combout & (!Add12_a21)) # (!Add13_a22_combout & ((Add12_a21) # (GND)))))
// Add12_a23 = CARRY((Add11_a22_combout & (!Add13_a22_combout & !Add12_a21)) # (!Add11_a22_combout & ((!Add12_a21) # (!Add13_a22_combout))))

	.dataa(Add12_a22_DATAA_driver),
	.datab(Add12_a22_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a22_CIN_driver),
	.combout(Add12_a22_combout),
	.cout(Add12_a23));
// synopsys translate_off
defparam Add12_a22.lut_mask = 16'h9617;
defparam Add12_a22.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a11_a_a51_DATAA_routing_wire_inst (
	.datain(Add10_a22_combout),
	.dataout(sum_a11_a_a51_DATAA_driver));

cycloneive_routing_wire sum_a11_a_a51_DATAB_routing_wire_inst (
	.datain(Add12_a22_combout),
	.dataout(sum_a11_a_a51_DATAB_driver));

cycloneive_routing_wire sum_a11_a_a51_CIN_routing_wire_inst (
	.datain(sum_a10_a_a50),
	.dataout(sum_a11_a_a51_CIN_driver));

// Location: LCCOMB_X15_Y14_N26
cycloneive_lcell_comb sum_a11_a_a51(
// Equation(s):
// sum_a11_a_a51_combout = (Add10_a22_combout & ((Add12_a22_combout & (sum_a10_a_a50 & VCC)) # (!Add12_a22_combout & (!sum_a10_a_a50)))) # (!Add10_a22_combout & ((Add12_a22_combout & (!sum_a10_a_a50)) # (!Add12_a22_combout & ((sum_a10_a_a50) # (GND)))))
// sum_a11_a_a52 = CARRY((Add10_a22_combout & (!Add12_a22_combout & !sum_a10_a_a50)) # (!Add10_a22_combout & ((!sum_a10_a_a50) # (!Add12_a22_combout))))

	.dataa(sum_a11_a_a51_DATAA_driver),
	.datab(sum_a11_a_a51_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a11_a_a51_CIN_driver),
	.combout(sum_a11_a_a51_combout),
	.cout(sum_a11_a_a52));
// synopsys translate_off
defparam sum_a11_a_a51.lut_mask = 16'h9617;
defparam sum_a11_a_a51.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a11_a_CLK_driver));

cycloneive_routing_wire sum_a11_a_D_routing_wire_inst (
	.datain(sum_a11_a_a51_combout),
	.dataout(sum_a11_a_D_driver));

cycloneive_routing_wire sum_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a11_a_CLRN_driver));

// Location: FF_X15_Y14_N27
dffeas sum_a11_a(
	.clk(sum_a11_a_CLK_driver),
	.d(sum_a11_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[11]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a11_a.is_wysiwyg = "true";
defparam sum_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a11_a_CLK_driver));

cycloneive_routing_wire yout_a11_a_ASDATA_routing_wire_inst (
	.datain(sum[11]),
	.dataout(yout_a11_a_ASDATA_driver));

cycloneive_routing_wire yout_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a11_a_CLRN_driver));

// Location: FF_X15_Y14_N3
dffeas yout_a11_a(
	.clk(yout_a11_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a11_a_ASDATA_driver),
	.clrn(yout_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[11]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a11_a.is_wysiwyg = "true";
defparam yout_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a0_a_a260_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a0_a_aq),
	.dataout(Add_Reg_a5_a_a0_a_a260_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a0_a_a260_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a0_a_aq),
	.dataout(Add_Reg_a5_a_a0_a_a260_DATAB_driver));

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb Add_Reg_a5_a_a0_a_a260(
// Equation(s):
// Add_Reg_a5_a_a0_a_a260_combout = (Xin_Reg_a10_a_a0_a_aq & (Xin_Reg_a5_a_a0_a_aq $ (VCC))) # (!Xin_Reg_a10_a_a0_a_aq & (Xin_Reg_a5_a_a0_a_aq & VCC))
// Add_Reg_a5_a_a0_a_a261 = CARRY((Xin_Reg_a10_a_a0_a_aq & Xin_Reg_a5_a_a0_a_aq))

	.dataa(Add_Reg_a5_a_a0_a_a260_DATAA_driver),
	.datab(Add_Reg_a5_a_a0_a_a260_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(Add_Reg_a5_a_a0_a_a260_combout),
	.cout(Add_Reg_a5_a_a0_a_a261));
// synopsys translate_off
defparam Add_Reg_a5_a_a0_a_a260.lut_mask = 16'h6688;
defparam Add_Reg_a5_a_a0_a_a260.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a1_a_a262_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a1_a_aq),
	.dataout(Add_Reg_a5_a_a1_a_a262_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a1_a_a262_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a1_a_aq),
	.dataout(Add_Reg_a5_a_a1_a_a262_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a1_a_a262_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a0_a_a261),
	.dataout(Add_Reg_a5_a_a1_a_a262_CIN_driver));

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb Add_Reg_a5_a_a1_a_a262(
// Equation(s):
// Add_Reg_a5_a_a1_a_a262_combout = (Xin_Reg_a5_a_a1_a_aq & ((Xin_Reg_a10_a_a1_a_aq & (Add_Reg_a5_a_a0_a_a261 & VCC)) # (!Xin_Reg_a10_a_a1_a_aq & (!Add_Reg_a5_a_a0_a_a261)))) # (!Xin_Reg_a5_a_a1_a_aq & ((Xin_Reg_a10_a_a1_a_aq & (!Add_Reg_a5_a_a0_a_a261)) # 
// (!Xin_Reg_a10_a_a1_a_aq & ((Add_Reg_a5_a_a0_a_a261) # (GND)))))
// Add_Reg_a5_a_a1_a_a263 = CARRY((Xin_Reg_a5_a_a1_a_aq & (!Xin_Reg_a10_a_a1_a_aq & !Add_Reg_a5_a_a0_a_a261)) # (!Xin_Reg_a5_a_a1_a_aq & ((!Add_Reg_a5_a_a0_a_a261) # (!Xin_Reg_a10_a_a1_a_aq))))

	.dataa(Add_Reg_a5_a_a1_a_a262_DATAA_driver),
	.datab(Add_Reg_a5_a_a1_a_a262_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a1_a_a262_CIN_driver),
	.combout(Add_Reg_a5_a_a1_a_a262_combout),
	.cout(Add_Reg_a5_a_a1_a_a263));
// synopsys translate_off
defparam Add_Reg_a5_a_a1_a_a262.lut_mask = 16'h9617;
defparam Add_Reg_a5_a_a1_a_a262.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a1_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a1_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a1_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a1_a_a262_combout),
	.dataout(Add_Reg_a5_a_a1_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a1_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a1_a_CLRN_driver));

// Location: FF_X23_Y13_N9
dffeas Add_Reg_a5_a_a1_a(
	.clk(Add_Reg_a5_a_a1_a_CLK_driver),
	.d(Add_Reg_a5_a_a1_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a1_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a1_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a1_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a1_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a2_a_a264_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a2_a_aq),
	.dataout(Add_Reg_a5_a_a2_a_a264_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a2_a_a264_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a2_a_aq),
	.dataout(Add_Reg_a5_a_a2_a_a264_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a2_a_a264_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a1_a_a263),
	.dataout(Add_Reg_a5_a_a2_a_a264_CIN_driver));

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb Add_Reg_a5_a_a2_a_a264(
// Equation(s):
// Add_Reg_a5_a_a2_a_a264_combout = ((Xin_Reg_a10_a_a2_a_aq $ (Xin_Reg_a5_a_a2_a_aq $ (!Add_Reg_a5_a_a1_a_a263)))) # (GND)
// Add_Reg_a5_a_a2_a_a265 = CARRY((Xin_Reg_a10_a_a2_a_aq & ((Xin_Reg_a5_a_a2_a_aq) # (!Add_Reg_a5_a_a1_a_a263))) # (!Xin_Reg_a10_a_a2_a_aq & (Xin_Reg_a5_a_a2_a_aq & !Add_Reg_a5_a_a1_a_a263)))

	.dataa(Add_Reg_a5_a_a2_a_a264_DATAA_driver),
	.datab(Add_Reg_a5_a_a2_a_a264_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a2_a_a264_CIN_driver),
	.combout(Add_Reg_a5_a_a2_a_a264_combout),
	.cout(Add_Reg_a5_a_a2_a_a265));
// synopsys translate_off
defparam Add_Reg_a5_a_a2_a_a264.lut_mask = 16'h698E;
defparam Add_Reg_a5_a_a2_a_a264.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a2_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a2_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a2_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a2_a_a264_combout),
	.dataout(Add_Reg_a5_a_a2_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a2_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a2_a_CLRN_driver));

// Location: FF_X23_Y13_N11
dffeas Add_Reg_a5_a_a2_a(
	.clk(Add_Reg_a5_a_a2_a_CLK_driver),
	.d(Add_Reg_a5_a_a2_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a2_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a2_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a2_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a2_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a3_a_a266_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a3_a_aq),
	.dataout(Add_Reg_a5_a_a3_a_a266_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a3_a_a266_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a3_a_aq),
	.dataout(Add_Reg_a5_a_a3_a_a266_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a3_a_a266_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a2_a_a265),
	.dataout(Add_Reg_a5_a_a3_a_a266_CIN_driver));

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb Add_Reg_a5_a_a3_a_a266(
// Equation(s):
// Add_Reg_a5_a_a3_a_a266_combout = (Xin_Reg_a10_a_a3_a_aq & ((Xin_Reg_a5_a_a3_a_aq & (Add_Reg_a5_a_a2_a_a265 & VCC)) # (!Xin_Reg_a5_a_a3_a_aq & (!Add_Reg_a5_a_a2_a_a265)))) # (!Xin_Reg_a10_a_a3_a_aq & ((Xin_Reg_a5_a_a3_a_aq & (!Add_Reg_a5_a_a2_a_a265)) # 
// (!Xin_Reg_a5_a_a3_a_aq & ((Add_Reg_a5_a_a2_a_a265) # (GND)))))
// Add_Reg_a5_a_a3_a_a267 = CARRY((Xin_Reg_a10_a_a3_a_aq & (!Xin_Reg_a5_a_a3_a_aq & !Add_Reg_a5_a_a2_a_a265)) # (!Xin_Reg_a10_a_a3_a_aq & ((!Add_Reg_a5_a_a2_a_a265) # (!Xin_Reg_a5_a_a3_a_aq))))

	.dataa(Add_Reg_a5_a_a3_a_a266_DATAA_driver),
	.datab(Add_Reg_a5_a_a3_a_a266_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a3_a_a266_CIN_driver),
	.combout(Add_Reg_a5_a_a3_a_a266_combout),
	.cout(Add_Reg_a5_a_a3_a_a267));
// synopsys translate_off
defparam Add_Reg_a5_a_a3_a_a266.lut_mask = 16'h9617;
defparam Add_Reg_a5_a_a3_a_a266.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a3_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a3_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a3_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a3_a_a266_combout),
	.dataout(Add_Reg_a5_a_a3_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a3_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a3_a_CLRN_driver));

// Location: FF_X23_Y13_N13
dffeas Add_Reg_a5_a_a3_a(
	.clk(Add_Reg_a5_a_a3_a_CLK_driver),
	.d(Add_Reg_a5_a_a3_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a3_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a3_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a3_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a3_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a4_a_a268_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a4_a_aq),
	.dataout(Add_Reg_a5_a_a4_a_a268_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a4_a_a268_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a4_a_aq),
	.dataout(Add_Reg_a5_a_a4_a_a268_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a4_a_a268_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a3_a_a267),
	.dataout(Add_Reg_a5_a_a4_a_a268_CIN_driver));

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb Add_Reg_a5_a_a4_a_a268(
// Equation(s):
// Add_Reg_a5_a_a4_a_a268_combout = ((Xin_Reg_a10_a_a4_a_aq $ (Xin_Reg_a5_a_a4_a_aq $ (!Add_Reg_a5_a_a3_a_a267)))) # (GND)
// Add_Reg_a5_a_a4_a_a269 = CARRY((Xin_Reg_a10_a_a4_a_aq & ((Xin_Reg_a5_a_a4_a_aq) # (!Add_Reg_a5_a_a3_a_a267))) # (!Xin_Reg_a10_a_a4_a_aq & (Xin_Reg_a5_a_a4_a_aq & !Add_Reg_a5_a_a3_a_a267)))

	.dataa(Add_Reg_a5_a_a4_a_a268_DATAA_driver),
	.datab(Add_Reg_a5_a_a4_a_a268_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a4_a_a268_CIN_driver),
	.combout(Add_Reg_a5_a_a4_a_a268_combout),
	.cout(Add_Reg_a5_a_a4_a_a269));
// synopsys translate_off
defparam Add_Reg_a5_a_a4_a_a268.lut_mask = 16'h698E;
defparam Add_Reg_a5_a_a4_a_a268.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a4_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a4_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a4_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a4_a_a268_combout),
	.dataout(Add_Reg_a5_a_a4_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a4_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a4_a_CLRN_driver));

// Location: FF_X23_Y13_N15
dffeas Add_Reg_a5_a_a4_a(
	.clk(Add_Reg_a5_a_a4_a_CLK_driver),
	.d(Add_Reg_a5_a_a4_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a4_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a4_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a4_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a4_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a5_a_a270_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a5_a_aq),
	.dataout(Add_Reg_a5_a_a5_a_a270_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a5_a_a270_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a5_a_aq),
	.dataout(Add_Reg_a5_a_a5_a_a270_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a5_a_a270_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a4_a_a269),
	.dataout(Add_Reg_a5_a_a5_a_a270_CIN_driver));

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb Add_Reg_a5_a_a5_a_a270(
// Equation(s):
// Add_Reg_a5_a_a5_a_a270_combout = (Xin_Reg_a10_a_a5_a_aq & ((Xin_Reg_a5_a_a5_a_aq & (Add_Reg_a5_a_a4_a_a269 & VCC)) # (!Xin_Reg_a5_a_a5_a_aq & (!Add_Reg_a5_a_a4_a_a269)))) # (!Xin_Reg_a10_a_a5_a_aq & ((Xin_Reg_a5_a_a5_a_aq & (!Add_Reg_a5_a_a4_a_a269)) # 
// (!Xin_Reg_a5_a_a5_a_aq & ((Add_Reg_a5_a_a4_a_a269) # (GND)))))
// Add_Reg_a5_a_a5_a_a271 = CARRY((Xin_Reg_a10_a_a5_a_aq & (!Xin_Reg_a5_a_a5_a_aq & !Add_Reg_a5_a_a4_a_a269)) # (!Xin_Reg_a10_a_a5_a_aq & ((!Add_Reg_a5_a_a4_a_a269) # (!Xin_Reg_a5_a_a5_a_aq))))

	.dataa(Add_Reg_a5_a_a5_a_a270_DATAA_driver),
	.datab(Add_Reg_a5_a_a5_a_a270_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a5_a_a270_CIN_driver),
	.combout(Add_Reg_a5_a_a5_a_a270_combout),
	.cout(Add_Reg_a5_a_a5_a_a271));
// synopsys translate_off
defparam Add_Reg_a5_a_a5_a_a270.lut_mask = 16'h9617;
defparam Add_Reg_a5_a_a5_a_a270.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a5_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a5_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a5_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a5_a_a270_combout),
	.dataout(Add_Reg_a5_a_a5_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a5_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a5_a_CLRN_driver));

// Location: FF_X23_Y13_N17
dffeas Add_Reg_a5_a_a5_a(
	.clk(Add_Reg_a5_a_a5_a_CLK_driver),
	.d(Add_Reg_a5_a_a5_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a5_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a5_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a5_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a5_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a6_a_a272_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a6_a_aq),
	.dataout(Add_Reg_a5_a_a6_a_a272_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a6_a_a272_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a6_a_aq),
	.dataout(Add_Reg_a5_a_a6_a_a272_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a6_a_a272_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a5_a_a271),
	.dataout(Add_Reg_a5_a_a6_a_a272_CIN_driver));

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb Add_Reg_a5_a_a6_a_a272(
// Equation(s):
// Add_Reg_a5_a_a6_a_a272_combout = ((Xin_Reg_a5_a_a6_a_aq $ (Xin_Reg_a10_a_a6_a_aq $ (!Add_Reg_a5_a_a5_a_a271)))) # (GND)
// Add_Reg_a5_a_a6_a_a273 = CARRY((Xin_Reg_a5_a_a6_a_aq & ((Xin_Reg_a10_a_a6_a_aq) # (!Add_Reg_a5_a_a5_a_a271))) # (!Xin_Reg_a5_a_a6_a_aq & (Xin_Reg_a10_a_a6_a_aq & !Add_Reg_a5_a_a5_a_a271)))

	.dataa(Add_Reg_a5_a_a6_a_a272_DATAA_driver),
	.datab(Add_Reg_a5_a_a6_a_a272_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a6_a_a272_CIN_driver),
	.combout(Add_Reg_a5_a_a6_a_a272_combout),
	.cout(Add_Reg_a5_a_a6_a_a273));
// synopsys translate_off
defparam Add_Reg_a5_a_a6_a_a272.lut_mask = 16'h698E;
defparam Add_Reg_a5_a_a6_a_a272.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a6_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a6_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a6_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a6_a_a272_combout),
	.dataout(Add_Reg_a5_a_a6_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a6_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a6_a_CLRN_driver));

// Location: FF_X23_Y13_N19
dffeas Add_Reg_a5_a_a6_a(
	.clk(Add_Reg_a5_a_a6_a_CLK_driver),
	.d(Add_Reg_a5_a_a6_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a6_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a6_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a6_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a6_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a7_a_a274_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a7_a_aq),
	.dataout(Add_Reg_a5_a_a7_a_a274_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a7_a_a274_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a7_a_aq),
	.dataout(Add_Reg_a5_a_a7_a_a274_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a7_a_a274_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a6_a_a273),
	.dataout(Add_Reg_a5_a_a7_a_a274_CIN_driver));

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb Add_Reg_a5_a_a7_a_a274(
// Equation(s):
// Add_Reg_a5_a_a7_a_a274_combout = (Xin_Reg_a5_a_a7_a_aq & ((Xin_Reg_a10_a_a7_a_aq & (Add_Reg_a5_a_a6_a_a273 & VCC)) # (!Xin_Reg_a10_a_a7_a_aq & (!Add_Reg_a5_a_a6_a_a273)))) # (!Xin_Reg_a5_a_a7_a_aq & ((Xin_Reg_a10_a_a7_a_aq & (!Add_Reg_a5_a_a6_a_a273)) # 
// (!Xin_Reg_a10_a_a7_a_aq & ((Add_Reg_a5_a_a6_a_a273) # (GND)))))
// Add_Reg_a5_a_a7_a_a275 = CARRY((Xin_Reg_a5_a_a7_a_aq & (!Xin_Reg_a10_a_a7_a_aq & !Add_Reg_a5_a_a6_a_a273)) # (!Xin_Reg_a5_a_a7_a_aq & ((!Add_Reg_a5_a_a6_a_a273) # (!Xin_Reg_a10_a_a7_a_aq))))

	.dataa(Add_Reg_a5_a_a7_a_a274_DATAA_driver),
	.datab(Add_Reg_a5_a_a7_a_a274_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a7_a_a274_CIN_driver),
	.combout(Add_Reg_a5_a_a7_a_a274_combout),
	.cout(Add_Reg_a5_a_a7_a_a275));
// synopsys translate_off
defparam Add_Reg_a5_a_a7_a_a274.lut_mask = 16'h9617;
defparam Add_Reg_a5_a_a7_a_a274.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a7_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a7_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a7_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a7_a_a274_combout),
	.dataout(Add_Reg_a5_a_a7_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a7_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a7_a_CLRN_driver));

// Location: FF_X23_Y13_N21
dffeas Add_Reg_a5_a_a7_a(
	.clk(Add_Reg_a5_a_a7_a_CLK_driver),
	.d(Add_Reg_a5_a_a7_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a7_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a7_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a7_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a7_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a8_a_a276_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a8_a_aq),
	.dataout(Add_Reg_a5_a_a8_a_a276_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a8_a_a276_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a8_a_aq),
	.dataout(Add_Reg_a5_a_a8_a_a276_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a8_a_a276_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a7_a_a275),
	.dataout(Add_Reg_a5_a_a8_a_a276_CIN_driver));

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb Add_Reg_a5_a_a8_a_a276(
// Equation(s):
// Add_Reg_a5_a_a8_a_a276_combout = ((Xin_Reg_a5_a_a8_a_aq $ (Xin_Reg_a10_a_a8_a_aq $ (!Add_Reg_a5_a_a7_a_a275)))) # (GND)
// Add_Reg_a5_a_a8_a_a277 = CARRY((Xin_Reg_a5_a_a8_a_aq & ((Xin_Reg_a10_a_a8_a_aq) # (!Add_Reg_a5_a_a7_a_a275))) # (!Xin_Reg_a5_a_a8_a_aq & (Xin_Reg_a10_a_a8_a_aq & !Add_Reg_a5_a_a7_a_a275)))

	.dataa(Add_Reg_a5_a_a8_a_a276_DATAA_driver),
	.datab(Add_Reg_a5_a_a8_a_a276_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a8_a_a276_CIN_driver),
	.combout(Add_Reg_a5_a_a8_a_a276_combout),
	.cout(Add_Reg_a5_a_a8_a_a277));
// synopsys translate_off
defparam Add_Reg_a5_a_a8_a_a276.lut_mask = 16'h698E;
defparam Add_Reg_a5_a_a8_a_a276.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a8_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a8_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a8_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a8_a_a276_combout),
	.dataout(Add_Reg_a5_a_a8_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a8_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a8_a_CLRN_driver));

// Location: FF_X23_Y13_N23
dffeas Add_Reg_a5_a_a8_a(
	.clk(Add_Reg_a5_a_a8_a_CLK_driver),
	.d(Add_Reg_a5_a_a8_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a8_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a8_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a8_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a8_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a9_a_a278_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a9_a_aq),
	.dataout(Add_Reg_a5_a_a9_a_a278_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a9_a_a278_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a9_a_aq),
	.dataout(Add_Reg_a5_a_a9_a_a278_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a9_a_a278_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a8_a_a277),
	.dataout(Add_Reg_a5_a_a9_a_a278_CIN_driver));

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb Add_Reg_a5_a_a9_a_a278(
// Equation(s):
// Add_Reg_a5_a_a9_a_a278_combout = (Xin_Reg_a5_a_a9_a_aq & ((Xin_Reg_a10_a_a9_a_aq & (Add_Reg_a5_a_a8_a_a277 & VCC)) # (!Xin_Reg_a10_a_a9_a_aq & (!Add_Reg_a5_a_a8_a_a277)))) # (!Xin_Reg_a5_a_a9_a_aq & ((Xin_Reg_a10_a_a9_a_aq & (!Add_Reg_a5_a_a8_a_a277)) # 
// (!Xin_Reg_a10_a_a9_a_aq & ((Add_Reg_a5_a_a8_a_a277) # (GND)))))
// Add_Reg_a5_a_a9_a_a279 = CARRY((Xin_Reg_a5_a_a9_a_aq & (!Xin_Reg_a10_a_a9_a_aq & !Add_Reg_a5_a_a8_a_a277)) # (!Xin_Reg_a5_a_a9_a_aq & ((!Add_Reg_a5_a_a8_a_a277) # (!Xin_Reg_a10_a_a9_a_aq))))

	.dataa(Add_Reg_a5_a_a9_a_a278_DATAA_driver),
	.datab(Add_Reg_a5_a_a9_a_a278_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a9_a_a278_CIN_driver),
	.combout(Add_Reg_a5_a_a9_a_a278_combout),
	.cout(Add_Reg_a5_a_a9_a_a279));
// synopsys translate_off
defparam Add_Reg_a5_a_a9_a_a278.lut_mask = 16'h9617;
defparam Add_Reg_a5_a_a9_a_a278.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a9_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a9_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a9_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a9_a_a278_combout),
	.dataout(Add_Reg_a5_a_a9_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a9_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a9_a_CLRN_driver));

// Location: FF_X23_Y13_N25
dffeas Add_Reg_a5_a_a9_a(
	.clk(Add_Reg_a5_a_a9_a_CLK_driver),
	.d(Add_Reg_a5_a_a9_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a9_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a9_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a9_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a9_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a10_a_a280_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a10_a_aq),
	.dataout(Add_Reg_a5_a_a10_a_a280_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a10_a_a280_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a10_a_aq),
	.dataout(Add_Reg_a5_a_a10_a_a280_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a10_a_a280_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a9_a_a279),
	.dataout(Add_Reg_a5_a_a10_a_a280_CIN_driver));

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb Add_Reg_a5_a_a10_a_a280(
// Equation(s):
// Add_Reg_a5_a_a10_a_a280_combout = ((Xin_Reg_a5_a_a10_a_aq $ (Xin_Reg_a10_a_a10_a_aq $ (!Add_Reg_a5_a_a9_a_a279)))) # (GND)
// Add_Reg_a5_a_a10_a_a281 = CARRY((Xin_Reg_a5_a_a10_a_aq & ((Xin_Reg_a10_a_a10_a_aq) # (!Add_Reg_a5_a_a9_a_a279))) # (!Xin_Reg_a5_a_a10_a_aq & (Xin_Reg_a10_a_a10_a_aq & !Add_Reg_a5_a_a9_a_a279)))

	.dataa(Add_Reg_a5_a_a10_a_a280_DATAA_driver),
	.datab(Add_Reg_a5_a_a10_a_a280_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a10_a_a280_CIN_driver),
	.combout(Add_Reg_a5_a_a10_a_a280_combout),
	.cout(Add_Reg_a5_a_a10_a_a281));
// synopsys translate_off
defparam Add_Reg_a5_a_a10_a_a280.lut_mask = 16'h698E;
defparam Add_Reg_a5_a_a10_a_a280.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a10_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a10_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a10_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a10_a_a280_combout),
	.dataout(Add_Reg_a5_a_a10_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a10_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a10_a_CLRN_driver));

// Location: FF_X23_Y13_N27
dffeas Add_Reg_a5_a_a10_a(
	.clk(Add_Reg_a5_a_a10_a_CLK_driver),
	.d(Add_Reg_a5_a_a10_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a10_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a10_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a10_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a10_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a11_a_a282_DATAA_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a11_a_aq),
	.dataout(Add_Reg_a5_a_a11_a_a282_DATAA_driver));

cycloneive_routing_wire Add_Reg_a5_a_a11_a_a282_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a11_a_aq),
	.dataout(Add_Reg_a5_a_a11_a_a282_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a11_a_a282_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a10_a_a281),
	.dataout(Add_Reg_a5_a_a11_a_a282_CIN_driver));

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb Add_Reg_a5_a_a11_a_a282(
// Equation(s):
// Add_Reg_a5_a_a11_a_a282_combout = (Xin_Reg_a5_a_a11_a_aq & ((Xin_Reg_a10_a_a11_a_aq & (Add_Reg_a5_a_a10_a_a281 & VCC)) # (!Xin_Reg_a10_a_a11_a_aq & (!Add_Reg_a5_a_a10_a_a281)))) # (!Xin_Reg_a5_a_a11_a_aq & ((Xin_Reg_a10_a_a11_a_aq & 
// (!Add_Reg_a5_a_a10_a_a281)) # (!Xin_Reg_a10_a_a11_a_aq & ((Add_Reg_a5_a_a10_a_a281) # (GND)))))
// Add_Reg_a5_a_a11_a_a283 = CARRY((Xin_Reg_a5_a_a11_a_aq & (!Xin_Reg_a10_a_a11_a_aq & !Add_Reg_a5_a_a10_a_a281)) # (!Xin_Reg_a5_a_a11_a_aq & ((!Add_Reg_a5_a_a10_a_a281) # (!Xin_Reg_a10_a_a11_a_aq))))

	.dataa(Add_Reg_a5_a_a11_a_a282_DATAA_driver),
	.datab(Add_Reg_a5_a_a11_a_a282_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add_Reg_a5_a_a11_a_a282_CIN_driver),
	.combout(Add_Reg_a5_a_a11_a_a282_combout),
	.cout(Add_Reg_a5_a_a11_a_a283));
// synopsys translate_off
defparam Add_Reg_a5_a_a11_a_a282.lut_mask = 16'h9617;
defparam Add_Reg_a5_a_a11_a_a282.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a11_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a11_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a11_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a11_a_a282_combout),
	.dataout(Add_Reg_a5_a_a11_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a11_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a11_a_CLRN_driver));

// Location: FF_X23_Y13_N29
dffeas Add_Reg_a5_a_a11_a(
	.clk(Add_Reg_a5_a_a11_a_CLK_driver),
	.d(Add_Reg_a5_a_a11_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a11_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a11_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a11_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a11_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a12_a_a284_DATAB_routing_wire_inst (
	.datain(Xin_Reg_a5_a_a11_a_aq),
	.dataout(Add_Reg_a5_a_a12_a_a284_DATAB_driver));

cycloneive_routing_wire Add_Reg_a5_a_a12_a_a284_DATAD_routing_wire_inst (
	.datain(Xin_Reg_a10_a_a11_a_aq),
	.dataout(Add_Reg_a5_a_a12_a_a284_DATAD_driver));

cycloneive_routing_wire Add_Reg_a5_a_a12_a_a284_CIN_routing_wire_inst (
	.datain(Add_Reg_a5_a_a11_a_a283),
	.dataout(Add_Reg_a5_a_a12_a_a284_CIN_driver));

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb Add_Reg_a5_a_a12_a_a284(
// Equation(s):
// Add_Reg_a5_a_a12_a_a284_combout = Xin_Reg_a5_a_a11_a_aq $ (Add_Reg_a5_a_a11_a_a283 $ (!Xin_Reg_a10_a_a11_a_aq))

	.dataa(gnd),
	.datab(Add_Reg_a5_a_a12_a_a284_DATAB_driver),
	.datac(gnd),
	.datad(Add_Reg_a5_a_a12_a_a284_DATAD_driver),
	.cin(Add_Reg_a5_a_a12_a_a284_CIN_driver),
	.combout(Add_Reg_a5_a_a12_a_a284_combout),
	.cout());
// synopsys translate_off
defparam Add_Reg_a5_a_a12_a_a284.lut_mask = 16'h3CC3;
defparam Add_Reg_a5_a_a12_a_a284.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a12_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a12_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a12_a_a284_combout),
	.dataout(Add_Reg_a5_a_a12_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a12_a_CLRN_driver));

// Location: FF_X23_Y13_N31
dffeas Add_Reg_a5_a_a12_a(
	.clk(Add_Reg_a5_a_a12_a_CLK_driver),
	.d(Add_Reg_a5_a_a12_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a12_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a12_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add_Reg_a5_a_a0_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a0_a_CLK_driver));

cycloneive_routing_wire Add_Reg_a5_a_a0_a_D_routing_wire_inst (
	.datain(Add_Reg_a5_a_a0_a_a260_combout),
	.dataout(Add_Reg_a5_a_a0_a_D_driver));

cycloneive_routing_wire Add_Reg_a5_a_a0_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(Add_Reg_a5_a_a0_a_CLRN_driver));

// Location: FF_X23_Y13_N7
dffeas Add_Reg_a5_a_a0_a(
	.clk(Add_Reg_a5_a_a0_a_CLK_driver),
	.d(Add_Reg_a5_a_a0_a_D_driver),
	.asdata(vcc),
	.clrn(Add_Reg_a5_a_a0_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Add_Reg_a5_a_a0_a_aq),
	.prn(vcc));
// synopsys translate_off
defparam Add_Reg_a5_a_a0_a.is_wysiwyg = "true";
defparam Add_Reg_a5_a_a0_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[0]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[1]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[2]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[3]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[4]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a5_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a0_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[5]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a6_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a1_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[6]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a7_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a2_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[7]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a8_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a3_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[8]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a9_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a4_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[9]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a10_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a5_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[10]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a11_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a6_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[11]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a12_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a7_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[12]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a13_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a8_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[13]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a14_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a9_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[14]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a15_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a10_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[15]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a16_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a11_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[16]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_a17_a_routing_wire_inst (
	.datain(Add_Reg_a5_a_a12_a_aq),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus[17]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a0_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[0]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a1_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[1]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a2_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[2]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a3_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[3]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a4_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[4]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a5_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[5]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a6_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[6]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a7_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[7]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a8_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[8]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a9_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[9]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a10_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[10]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a11_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[11]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a12_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[12]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a13_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[13]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a14_a_routing_wire_inst (
	.datain(gnd),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[14]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a15_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[15]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a16_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[16]));

cycloneive_routing_wire Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_a17_a_routing_wire_inst (
	.datain(vcc),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus[17]));

// Location: DSPMULT_X34_Y13_N0
cycloneive_mac_mult Umult5_alpm_mult_component_aauto_generated_amac_mult1(
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAA_bus),
	.datab(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAB_bus),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(Umult5_alpm_mult_component_aauto_generated_amac_mult1_DATAOUT_bus));
// synopsys translate_off
defparam Umult5_alpm_mult_component_aauto_generated_amac_mult1.dataa_clock = "none";
defparam Umult5_alpm_mult_component_aauto_generated_amac_mult1.dataa_width = 18;
defparam Umult5_alpm_mult_component_aauto_generated_amac_mult1.datab_clock = "none";
defparam Umult5_alpm_mult_component_aauto_generated_amac_mult1.datab_width = 18;
defparam Umult5_alpm_mult_component_aauto_generated_amac_mult1.signa_clock = "none";
defparam Umult5_alpm_mult_component_aauto_generated_amac_mult1.signb_clock = "none";
// synopsys translate_on

cycloneive_routing_wire Add11_a24_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[12]),
	.dataout(Add11_a24_DATAA_driver));

cycloneive_routing_wire Add11_a24_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[12]),
	.dataout(Add11_a24_DATAB_driver));

cycloneive_routing_wire Add11_a24_CIN_routing_wire_inst (
	.datain(Add11_a23),
	.dataout(Add11_a24_CIN_driver));

// Location: LCCOMB_X33_Y14_N30
cycloneive_lcell_comb Add11_a24(
// Equation(s):
// Add11_a24_combout = ((Umult4_alpm_mult_component_aauto_generated_aresult[12] $ (Umult5_alpm_mult_component_aauto_generated_aresult[12] $ (!Add11_a23)))) # (GND)
// Add11_a25 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[12] & ((Umult5_alpm_mult_component_aauto_generated_aresult[12]) # (!Add11_a23))) # (!Umult4_alpm_mult_component_aauto_generated_aresult[12] & 
// (Umult5_alpm_mult_component_aauto_generated_aresult[12] & !Add11_a23)))

	.dataa(Add11_a24_DATAA_driver),
	.datab(Add11_a24_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a24_CIN_driver),
	.combout(Add11_a24_combout),
	.cout(Add11_a25));
// synopsys translate_off
defparam Add11_a24.lut_mask = 16'h698E;
defparam Add11_a24.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a24_DATAA_routing_wire_inst (
	.datain(Add13_a24_combout),
	.dataout(Add12_a24_DATAA_driver));

cycloneive_routing_wire Add12_a24_DATAB_routing_wire_inst (
	.datain(Add11_a24_combout),
	.dataout(Add12_a24_DATAB_driver));

cycloneive_routing_wire Add12_a24_CIN_routing_wire_inst (
	.datain(Add12_a23),
	.dataout(Add12_a24_CIN_driver));

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb Add12_a24(
// Equation(s):
// Add12_a24_combout = ((Add13_a24_combout $ (Add11_a24_combout $ (!Add12_a23)))) # (GND)
// Add12_a25 = CARRY((Add13_a24_combout & ((Add11_a24_combout) # (!Add12_a23))) # (!Add13_a24_combout & (Add11_a24_combout & !Add12_a23)))

	.dataa(Add12_a24_DATAA_driver),
	.datab(Add12_a24_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a24_CIN_driver),
	.combout(Add12_a24_combout),
	.cout(Add12_a25));
// synopsys translate_off
defparam Add12_a24.lut_mask = 16'h698E;
defparam Add12_a24.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a12_a_a53_DATAA_routing_wire_inst (
	.datain(Add10_a24_combout),
	.dataout(sum_a12_a_a53_DATAA_driver));

cycloneive_routing_wire sum_a12_a_a53_DATAB_routing_wire_inst (
	.datain(Add12_a24_combout),
	.dataout(sum_a12_a_a53_DATAB_driver));

cycloneive_routing_wire sum_a12_a_a53_CIN_routing_wire_inst (
	.datain(sum_a11_a_a52),
	.dataout(sum_a12_a_a53_CIN_driver));

// Location: LCCOMB_X15_Y14_N28
cycloneive_lcell_comb sum_a12_a_a53(
// Equation(s):
// sum_a12_a_a53_combout = ((Add10_a24_combout $ (Add12_a24_combout $ (!sum_a11_a_a52)))) # (GND)
// sum_a12_a_a54 = CARRY((Add10_a24_combout & ((Add12_a24_combout) # (!sum_a11_a_a52))) # (!Add10_a24_combout & (Add12_a24_combout & !sum_a11_a_a52)))

	.dataa(sum_a12_a_a53_DATAA_driver),
	.datab(sum_a12_a_a53_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a12_a_a53_CIN_driver),
	.combout(sum_a12_a_a53_combout),
	.cout(sum_a12_a_a54));
// synopsys translate_off
defparam sum_a12_a_a53.lut_mask = 16'h698E;
defparam sum_a12_a_a53.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a12_a_CLK_driver));

cycloneive_routing_wire sum_a12_a_D_routing_wire_inst (
	.datain(sum_a12_a_a53_combout),
	.dataout(sum_a12_a_D_driver));

cycloneive_routing_wire sum_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a12_a_CLRN_driver));

// Location: FF_X15_Y14_N29
dffeas sum_a12_a(
	.clk(sum_a12_a_CLK_driver),
	.d(sum_a12_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[12]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a12_a.is_wysiwyg = "true";
defparam sum_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a12_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[12]),
	.dataout(yout_a12_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y14_N20
cycloneive_lcell_comb yout_a12_a_afeeder(
// Equation(s):
// yout_a12_a_afeeder_combout = sum[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a12_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a12_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a12_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a12_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a12_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a12_a_CLK_driver));

cycloneive_routing_wire yout_a12_a_D_routing_wire_inst (
	.datain(yout_a12_a_afeeder_combout),
	.dataout(yout_a12_a_D_driver));

cycloneive_routing_wire yout_a12_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a12_a_CLRN_driver));

// Location: FF_X14_Y14_N21
dffeas yout_a12_a(
	.clk(yout_a12_a_CLK_driver),
	.d(yout_a12_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a12_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[12]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a12_a.is_wysiwyg = "true";
defparam yout_a12_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add13_a26_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[13]),
	.dataout(Add13_a26_DATAA_driver));

cycloneive_routing_wire Add13_a26_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[13]),
	.dataout(Add13_a26_DATAB_driver));

cycloneive_routing_wire Add13_a26_CIN_routing_wire_inst (
	.datain(Add13_a25),
	.dataout(Add13_a26_CIN_driver));

// Location: LCCOMB_X17_Y13_N0
cycloneive_lcell_comb Add13_a26(
// Equation(s):
// Add13_a26_combout = (Umult6_alpm_mult_component_aauto_generated_aresult[13] & ((Umult7_alpm_mult_component_aauto_generated_aresult[13] & (Add13_a25 & VCC)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[13] & (!Add13_a25)))) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[13] & ((Umult7_alpm_mult_component_aauto_generated_aresult[13] & (!Add13_a25)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[13] & ((Add13_a25) # (GND)))))
// Add13_a27 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[13] & (!Umult7_alpm_mult_component_aauto_generated_aresult[13] & !Add13_a25)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[13] & ((!Add13_a25) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[13]))))

	.dataa(Add13_a26_DATAA_driver),
	.datab(Add13_a26_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a26_CIN_driver),
	.combout(Add13_a26_combout),
	.cout(Add13_a27));
// synopsys translate_off
defparam Add13_a26.lut_mask = 16'h9617;
defparam Add13_a26.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a26_DATAA_routing_wire_inst (
	.datain(Add11_a26_combout),
	.dataout(Add12_a26_DATAA_driver));

cycloneive_routing_wire Add12_a26_DATAB_routing_wire_inst (
	.datain(Add13_a26_combout),
	.dataout(Add12_a26_DATAB_driver));

cycloneive_routing_wire Add12_a26_CIN_routing_wire_inst (
	.datain(Add12_a25),
	.dataout(Add12_a26_CIN_driver));

// Location: LCCOMB_X16_Y13_N0
cycloneive_lcell_comb Add12_a26(
// Equation(s):
// Add12_a26_combout = (Add11_a26_combout & ((Add13_a26_combout & (Add12_a25 & VCC)) # (!Add13_a26_combout & (!Add12_a25)))) # (!Add11_a26_combout & ((Add13_a26_combout & (!Add12_a25)) # (!Add13_a26_combout & ((Add12_a25) # (GND)))))
// Add12_a27 = CARRY((Add11_a26_combout & (!Add13_a26_combout & !Add12_a25)) # (!Add11_a26_combout & ((!Add12_a25) # (!Add13_a26_combout))))

	.dataa(Add12_a26_DATAA_driver),
	.datab(Add12_a26_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a26_CIN_driver),
	.combout(Add12_a26_combout),
	.cout(Add12_a27));
// synopsys translate_off
defparam Add12_a26.lut_mask = 16'h9617;
defparam Add12_a26.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a13_a_a55_DATAA_routing_wire_inst (
	.datain(Add10_a26_combout),
	.dataout(sum_a13_a_a55_DATAA_driver));

cycloneive_routing_wire sum_a13_a_a55_DATAB_routing_wire_inst (
	.datain(Add12_a26_combout),
	.dataout(sum_a13_a_a55_DATAB_driver));

cycloneive_routing_wire sum_a13_a_a55_CIN_routing_wire_inst (
	.datain(sum_a12_a_a54),
	.dataout(sum_a13_a_a55_CIN_driver));

// Location: LCCOMB_X15_Y14_N30
cycloneive_lcell_comb sum_a13_a_a55(
// Equation(s):
// sum_a13_a_a55_combout = (Add10_a26_combout & ((Add12_a26_combout & (sum_a12_a_a54 & VCC)) # (!Add12_a26_combout & (!sum_a12_a_a54)))) # (!Add10_a26_combout & ((Add12_a26_combout & (!sum_a12_a_a54)) # (!Add12_a26_combout & ((sum_a12_a_a54) # (GND)))))
// sum_a13_a_a56 = CARRY((Add10_a26_combout & (!Add12_a26_combout & !sum_a12_a_a54)) # (!Add10_a26_combout & ((!sum_a12_a_a54) # (!Add12_a26_combout))))

	.dataa(sum_a13_a_a55_DATAA_driver),
	.datab(sum_a13_a_a55_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a13_a_a55_CIN_driver),
	.combout(sum_a13_a_a55_combout),
	.cout(sum_a13_a_a56));
// synopsys translate_off
defparam sum_a13_a_a55.lut_mask = 16'h9617;
defparam sum_a13_a_a55.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a13_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a13_a_CLK_driver));

cycloneive_routing_wire sum_a13_a_D_routing_wire_inst (
	.datain(sum_a13_a_a55_combout),
	.dataout(sum_a13_a_D_driver));

cycloneive_routing_wire sum_a13_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a13_a_CLRN_driver));

// Location: FF_X15_Y14_N31
dffeas sum_a13_a(
	.clk(sum_a13_a_CLK_driver),
	.d(sum_a13_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a13_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[13]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a13_a.is_wysiwyg = "true";
defparam sum_a13_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a13_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a13_a_CLK_driver));

cycloneive_routing_wire yout_a13_a_ASDATA_routing_wire_inst (
	.datain(sum[13]),
	.dataout(yout_a13_a_ASDATA_driver));

cycloneive_routing_wire yout_a13_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a13_a_CLRN_driver));

// Location: FF_X14_Y14_N7
dffeas yout_a13_a(
	.clk(yout_a13_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a13_a_ASDATA_driver),
	.clrn(yout_a13_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[13]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a13_a.is_wysiwyg = "true";
defparam yout_a13_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add8_a20_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[10]),
	.dataout(Add8_a20_DATAA_driver));

cycloneive_routing_wire Add8_a20_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[10]),
	.dataout(Add8_a20_DATAB_driver));

cycloneive_routing_wire Add8_a20_CIN_routing_wire_inst (
	.datain(Add8_a19),
	.dataout(Add8_a20_CIN_driver));

// Location: LCCOMB_X17_Y10_N26
cycloneive_lcell_comb Add8_a20(
// Equation(s):
// Add8_a20_combout = ((Umult0_alpm_mult_component_aauto_generated_aresult[10] $ (Umult1_alpm_mult_component_aauto_generated_aresult[10] $ (!Add8_a19)))) # (GND)
// Add8_a21 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[10] & ((Umult1_alpm_mult_component_aauto_generated_aresult[10]) # (!Add8_a19))) # (!Umult0_alpm_mult_component_aauto_generated_aresult[10] & 
// (Umult1_alpm_mult_component_aauto_generated_aresult[10] & !Add8_a19)))

	.dataa(Add8_a20_DATAA_driver),
	.datab(Add8_a20_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a20_CIN_driver),
	.combout(Add8_a20_combout),
	.cout(Add8_a21));
// synopsys translate_off
defparam Add8_a20.lut_mask = 16'h698E;
defparam Add8_a20.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a20_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[10]),
	.dataout(Add9_a20_DATAA_driver));

cycloneive_routing_wire Add9_a20_DATAB_routing_wire_inst (
	.datain(Add8_a20_combout),
	.dataout(Add9_a20_DATAB_driver));

cycloneive_routing_wire Add9_a20_CIN_routing_wire_inst (
	.datain(Add9_a19),
	.dataout(Add9_a20_CIN_driver));

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb Add9_a20(
// Equation(s):
// Add9_a20_combout = ((Umult2_alpm_mult_component_aauto_generated_aresult[10] $ (Add8_a20_combout $ (!Add9_a19)))) # (GND)
// Add9_a21 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[10] & ((Add8_a20_combout) # (!Add9_a19))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[10] & (Add8_a20_combout & !Add9_a19)))

	.dataa(Add9_a20_DATAA_driver),
	.datab(Add9_a20_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a20_CIN_driver),
	.combout(Add9_a20_combout),
	.cout(Add9_a21));
// synopsys translate_off
defparam Add9_a20.lut_mask = 16'h698E;
defparam Add9_a20.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a28_DATAA_routing_wire_inst (
	.datain(Add9_a28_combout),
	.dataout(Add10_a28_DATAA_driver));

cycloneive_routing_wire Add10_a28_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[14]),
	.dataout(Add10_a28_DATAB_driver));

cycloneive_routing_wire Add10_a28_CIN_routing_wire_inst (
	.datain(Add10_a27),
	.dataout(Add10_a28_CIN_driver));

// Location: LCCOMB_X15_Y9_N0
cycloneive_lcell_comb Add10_a28(
// Equation(s):
// Add10_a28_combout = ((Add9_a28_combout $ (Umult3_alpm_mult_component_aauto_generated_aresult[14] $ (!Add10_a27)))) # (GND)
// Add10_a29 = CARRY((Add9_a28_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[14]) # (!Add10_a27))) # (!Add9_a28_combout & (Umult3_alpm_mult_component_aauto_generated_aresult[14] & !Add10_a27)))

	.dataa(Add10_a28_DATAA_driver),
	.datab(Add10_a28_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a28_CIN_driver),
	.combout(Add10_a28_combout),
	.cout(Add10_a29));
// synopsys translate_off
defparam Add10_a28.lut_mask = 16'h698E;
defparam Add10_a28.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a14_a_a57_DATAA_routing_wire_inst (
	.datain(Add12_a28_combout),
	.dataout(sum_a14_a_a57_DATAA_driver));

cycloneive_routing_wire sum_a14_a_a57_DATAB_routing_wire_inst (
	.datain(Add10_a28_combout),
	.dataout(sum_a14_a_a57_DATAB_driver));

cycloneive_routing_wire sum_a14_a_a57_CIN_routing_wire_inst (
	.datain(sum_a13_a_a56),
	.dataout(sum_a14_a_a57_CIN_driver));

// Location: LCCOMB_X15_Y13_N0
cycloneive_lcell_comb sum_a14_a_a57(
// Equation(s):
// sum_a14_a_a57_combout = ((Add12_a28_combout $ (Add10_a28_combout $ (!sum_a13_a_a56)))) # (GND)
// sum_a14_a_a58 = CARRY((Add12_a28_combout & ((Add10_a28_combout) # (!sum_a13_a_a56))) # (!Add12_a28_combout & (Add10_a28_combout & !sum_a13_a_a56)))

	.dataa(sum_a14_a_a57_DATAA_driver),
	.datab(sum_a14_a_a57_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a14_a_a57_CIN_driver),
	.combout(sum_a14_a_a57_combout),
	.cout(sum_a14_a_a58));
// synopsys translate_off
defparam sum_a14_a_a57.lut_mask = 16'h698E;
defparam sum_a14_a_a57.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a14_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a14_a_CLK_driver));

cycloneive_routing_wire sum_a14_a_D_routing_wire_inst (
	.datain(sum_a14_a_a57_combout),
	.dataout(sum_a14_a_D_driver));

cycloneive_routing_wire sum_a14_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a14_a_CLRN_driver));

// Location: FF_X15_Y13_N1
dffeas sum_a14_a(
	.clk(sum_a14_a_CLK_driver),
	.d(sum_a14_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a14_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[14]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a14_a.is_wysiwyg = "true";
defparam sum_a14_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a14_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a14_a_CLK_driver));

cycloneive_routing_wire yout_a14_a_ASDATA_routing_wire_inst (
	.datain(sum[14]),
	.dataout(yout_a14_a_ASDATA_driver));

cycloneive_routing_wire yout_a14_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a14_a_CLRN_driver));

// Location: FF_X14_Y13_N25
dffeas yout_a14_a(
	.clk(yout_a14_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a14_a_ASDATA_driver),
	.clrn(yout_a14_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[14]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a14_a.is_wysiwyg = "true";
defparam yout_a14_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add11_a28_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[14]),
	.dataout(Add11_a28_DATAA_driver));

cycloneive_routing_wire Add11_a28_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[14]),
	.dataout(Add11_a28_DATAB_driver));

cycloneive_routing_wire Add11_a28_CIN_routing_wire_inst (
	.datain(Add11_a27),
	.dataout(Add11_a28_CIN_driver));

// Location: LCCOMB_X33_Y13_N2
cycloneive_lcell_comb Add11_a28(
// Equation(s):
// Add11_a28_combout = ((Umult4_alpm_mult_component_aauto_generated_aresult[14] $ (Umult5_alpm_mult_component_aauto_generated_aresult[14] $ (!Add11_a27)))) # (GND)
// Add11_a29 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[14] & ((Umult5_alpm_mult_component_aauto_generated_aresult[14]) # (!Add11_a27))) # (!Umult4_alpm_mult_component_aauto_generated_aresult[14] & 
// (Umult5_alpm_mult_component_aauto_generated_aresult[14] & !Add11_a27)))

	.dataa(Add11_a28_DATAA_driver),
	.datab(Add11_a28_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a28_CIN_driver),
	.combout(Add11_a28_combout),
	.cout(Add11_a29));
// synopsys translate_off
defparam Add11_a28.lut_mask = 16'h698E;
defparam Add11_a28.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a30_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[15]),
	.dataout(Add11_a30_DATAA_driver));

cycloneive_routing_wire Add11_a30_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[15]),
	.dataout(Add11_a30_DATAB_driver));

cycloneive_routing_wire Add11_a30_CIN_routing_wire_inst (
	.datain(Add11_a29),
	.dataout(Add11_a30_CIN_driver));

// Location: LCCOMB_X33_Y13_N4
cycloneive_lcell_comb Add11_a30(
// Equation(s):
// Add11_a30_combout = (Umult4_alpm_mult_component_aauto_generated_aresult[15] & ((Umult5_alpm_mult_component_aauto_generated_aresult[15] & (Add11_a29 & VCC)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[15] & (!Add11_a29)))) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[15] & ((Umult5_alpm_mult_component_aauto_generated_aresult[15] & (!Add11_a29)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[15] & ((Add11_a29) # (GND)))))
// Add11_a31 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[15] & (!Umult5_alpm_mult_component_aauto_generated_aresult[15] & !Add11_a29)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[15] & ((!Add11_a29) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[15]))))

	.dataa(Add11_a30_DATAA_driver),
	.datab(Add11_a30_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a30_CIN_driver),
	.combout(Add11_a30_combout),
	.cout(Add11_a31));
// synopsys translate_off
defparam Add11_a30.lut_mask = 16'h9617;
defparam Add11_a30.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a30_DATAA_routing_wire_inst (
	.datain(Add13_a30_combout),
	.dataout(Add12_a30_DATAA_driver));

cycloneive_routing_wire Add12_a30_DATAB_routing_wire_inst (
	.datain(Add11_a30_combout),
	.dataout(Add12_a30_DATAB_driver));

cycloneive_routing_wire Add12_a30_CIN_routing_wire_inst (
	.datain(Add12_a29),
	.dataout(Add12_a30_CIN_driver));

// Location: LCCOMB_X16_Y13_N4
cycloneive_lcell_comb Add12_a30(
// Equation(s):
// Add12_a30_combout = (Add13_a30_combout & ((Add11_a30_combout & (Add12_a29 & VCC)) # (!Add11_a30_combout & (!Add12_a29)))) # (!Add13_a30_combout & ((Add11_a30_combout & (!Add12_a29)) # (!Add11_a30_combout & ((Add12_a29) # (GND)))))
// Add12_a31 = CARRY((Add13_a30_combout & (!Add11_a30_combout & !Add12_a29)) # (!Add13_a30_combout & ((!Add12_a29) # (!Add11_a30_combout))))

	.dataa(Add12_a30_DATAA_driver),
	.datab(Add12_a30_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a30_CIN_driver),
	.combout(Add12_a30_combout),
	.cout(Add12_a31));
// synopsys translate_off
defparam Add12_a30.lut_mask = 16'h9617;
defparam Add12_a30.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a15_a_a59_DATAA_routing_wire_inst (
	.datain(Add10_a30_combout),
	.dataout(sum_a15_a_a59_DATAA_driver));

cycloneive_routing_wire sum_a15_a_a59_DATAB_routing_wire_inst (
	.datain(Add12_a30_combout),
	.dataout(sum_a15_a_a59_DATAB_driver));

cycloneive_routing_wire sum_a15_a_a59_CIN_routing_wire_inst (
	.datain(sum_a14_a_a58),
	.dataout(sum_a15_a_a59_CIN_driver));

// Location: LCCOMB_X15_Y13_N2
cycloneive_lcell_comb sum_a15_a_a59(
// Equation(s):
// sum_a15_a_a59_combout = (Add10_a30_combout & ((Add12_a30_combout & (sum_a14_a_a58 & VCC)) # (!Add12_a30_combout & (!sum_a14_a_a58)))) # (!Add10_a30_combout & ((Add12_a30_combout & (!sum_a14_a_a58)) # (!Add12_a30_combout & ((sum_a14_a_a58) # (GND)))))
// sum_a15_a_a60 = CARRY((Add10_a30_combout & (!Add12_a30_combout & !sum_a14_a_a58)) # (!Add10_a30_combout & ((!sum_a14_a_a58) # (!Add12_a30_combout))))

	.dataa(sum_a15_a_a59_DATAA_driver),
	.datab(sum_a15_a_a59_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a15_a_a59_CIN_driver),
	.combout(sum_a15_a_a59_combout),
	.cout(sum_a15_a_a60));
// synopsys translate_off
defparam sum_a15_a_a59.lut_mask = 16'h9617;
defparam sum_a15_a_a59.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a15_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a15_a_CLK_driver));

cycloneive_routing_wire sum_a15_a_D_routing_wire_inst (
	.datain(sum_a15_a_a59_combout),
	.dataout(sum_a15_a_D_driver));

cycloneive_routing_wire sum_a15_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a15_a_CLRN_driver));

// Location: FF_X15_Y13_N3
dffeas sum_a15_a(
	.clk(sum_a15_a_CLK_driver),
	.d(sum_a15_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a15_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[15]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a15_a.is_wysiwyg = "true";
defparam sum_a15_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a15_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[15]),
	.dataout(yout_a15_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y13_N2
cycloneive_lcell_comb yout_a15_a_afeeder(
// Equation(s):
// yout_a15_a_afeeder_combout = sum[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a15_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a15_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a15_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a15_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a15_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a15_a_CLK_driver));

cycloneive_routing_wire yout_a15_a_D_routing_wire_inst (
	.datain(yout_a15_a_afeeder_combout),
	.dataout(yout_a15_a_D_driver));

cycloneive_routing_wire yout_a15_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a15_a_CLRN_driver));

// Location: FF_X14_Y13_N3
dffeas yout_a15_a(
	.clk(yout_a15_a_CLK_driver),
	.d(yout_a15_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a15_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[15]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a15_a.is_wysiwyg = "true";
defparam yout_a15_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add10_a32_DATAA_routing_wire_inst (
	.datain(Add9_a32_combout),
	.dataout(Add10_a32_DATAA_driver));

cycloneive_routing_wire Add10_a32_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[16]),
	.dataout(Add10_a32_DATAB_driver));

cycloneive_routing_wire Add10_a32_CIN_routing_wire_inst (
	.datain(Add10_a31),
	.dataout(Add10_a32_CIN_driver));

// Location: LCCOMB_X15_Y9_N4
cycloneive_lcell_comb Add10_a32(
// Equation(s):
// Add10_a32_combout = ((Add9_a32_combout $ (Umult3_alpm_mult_component_aauto_generated_aresult[16] $ (!Add10_a31)))) # (GND)
// Add10_a33 = CARRY((Add9_a32_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[16]) # (!Add10_a31))) # (!Add9_a32_combout & (Umult3_alpm_mult_component_aauto_generated_aresult[16] & !Add10_a31)))

	.dataa(Add10_a32_DATAA_driver),
	.datab(Add10_a32_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a32_CIN_driver),
	.combout(Add10_a32_combout),
	.cout(Add10_a33));
// synopsys translate_off
defparam Add10_a32.lut_mask = 16'h698E;
defparam Add10_a32.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a16_a_a61_DATAA_routing_wire_inst (
	.datain(Add12_a32_combout),
	.dataout(sum_a16_a_a61_DATAA_driver));

cycloneive_routing_wire sum_a16_a_a61_DATAB_routing_wire_inst (
	.datain(Add10_a32_combout),
	.dataout(sum_a16_a_a61_DATAB_driver));

cycloneive_routing_wire sum_a16_a_a61_CIN_routing_wire_inst (
	.datain(sum_a15_a_a60),
	.dataout(sum_a16_a_a61_CIN_driver));

// Location: LCCOMB_X15_Y13_N4
cycloneive_lcell_comb sum_a16_a_a61(
// Equation(s):
// sum_a16_a_a61_combout = ((Add12_a32_combout $ (Add10_a32_combout $ (!sum_a15_a_a60)))) # (GND)
// sum_a16_a_a62 = CARRY((Add12_a32_combout & ((Add10_a32_combout) # (!sum_a15_a_a60))) # (!Add12_a32_combout & (Add10_a32_combout & !sum_a15_a_a60)))

	.dataa(sum_a16_a_a61_DATAA_driver),
	.datab(sum_a16_a_a61_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a16_a_a61_CIN_driver),
	.combout(sum_a16_a_a61_combout),
	.cout(sum_a16_a_a62));
// synopsys translate_off
defparam sum_a16_a_a61.lut_mask = 16'h698E;
defparam sum_a16_a_a61.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a16_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a16_a_CLK_driver));

cycloneive_routing_wire sum_a16_a_D_routing_wire_inst (
	.datain(sum_a16_a_a61_combout),
	.dataout(sum_a16_a_D_driver));

cycloneive_routing_wire sum_a16_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a16_a_CLRN_driver));

// Location: FF_X15_Y13_N5
dffeas sum_a16_a(
	.clk(sum_a16_a_CLK_driver),
	.d(sum_a16_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a16_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[16]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a16_a.is_wysiwyg = "true";
defparam sum_a16_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a16_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[16]),
	.dataout(yout_a16_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y13_N12
cycloneive_lcell_comb yout_a16_a_afeeder(
// Equation(s):
// yout_a16_a_afeeder_combout = sum[16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a16_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a16_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a16_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a16_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a16_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a16_a_CLK_driver));

cycloneive_routing_wire yout_a16_a_D_routing_wire_inst (
	.datain(yout_a16_a_afeeder_combout),
	.dataout(yout_a16_a_D_driver));

cycloneive_routing_wire yout_a16_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a16_a_CLRN_driver));

// Location: FF_X14_Y13_N13
dffeas yout_a16_a(
	.clk(yout_a16_a_CLK_driver),
	.d(yout_a16_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a16_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[16]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a16_a.is_wysiwyg = "true";
defparam yout_a16_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add13_a34_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[17]),
	.dataout(Add13_a34_DATAA_driver));

cycloneive_routing_wire Add13_a34_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[17]),
	.dataout(Add13_a34_DATAB_driver));

cycloneive_routing_wire Add13_a34_CIN_routing_wire_inst (
	.datain(Add13_a33),
	.dataout(Add13_a34_CIN_driver));

// Location: LCCOMB_X17_Y13_N8
cycloneive_lcell_comb Add13_a34(
// Equation(s):
// Add13_a34_combout = (Umult6_alpm_mult_component_aauto_generated_aresult[17] & ((Umult7_alpm_mult_component_aauto_generated_aresult[17] & (Add13_a33 & VCC)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[17] & (!Add13_a33)))) # 
// (!Umult6_alpm_mult_component_aauto_generated_aresult[17] & ((Umult7_alpm_mult_component_aauto_generated_aresult[17] & (!Add13_a33)) # (!Umult7_alpm_mult_component_aauto_generated_aresult[17] & ((Add13_a33) # (GND)))))
// Add13_a35 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[17] & (!Umult7_alpm_mult_component_aauto_generated_aresult[17] & !Add13_a33)) # (!Umult6_alpm_mult_component_aauto_generated_aresult[17] & ((!Add13_a33) # 
// (!Umult7_alpm_mult_component_aauto_generated_aresult[17]))))

	.dataa(Add13_a34_DATAA_driver),
	.datab(Add13_a34_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a34_CIN_driver),
	.combout(Add13_a34_combout),
	.cout(Add13_a35));
// synopsys translate_off
defparam Add13_a34.lut_mask = 16'h9617;
defparam Add13_a34.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a32_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[16]),
	.dataout(Add11_a32_DATAA_driver));

cycloneive_routing_wire Add11_a32_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[16]),
	.dataout(Add11_a32_DATAB_driver));

cycloneive_routing_wire Add11_a32_CIN_routing_wire_inst (
	.datain(Add11_a31),
	.dataout(Add11_a32_CIN_driver));

// Location: LCCOMB_X33_Y13_N6
cycloneive_lcell_comb Add11_a32(
// Equation(s):
// Add11_a32_combout = ((Umult4_alpm_mult_component_aauto_generated_aresult[16] $ (Umult5_alpm_mult_component_aauto_generated_aresult[16] $ (!Add11_a31)))) # (GND)
// Add11_a33 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[16] & ((Umult5_alpm_mult_component_aauto_generated_aresult[16]) # (!Add11_a31))) # (!Umult4_alpm_mult_component_aauto_generated_aresult[16] & 
// (Umult5_alpm_mult_component_aauto_generated_aresult[16] & !Add11_a31)))

	.dataa(Add11_a32_DATAA_driver),
	.datab(Add11_a32_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a32_CIN_driver),
	.combout(Add11_a32_combout),
	.cout(Add11_a33));
// synopsys translate_off
defparam Add11_a32.lut_mask = 16'h698E;
defparam Add11_a32.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a34_DATAA_routing_wire_inst (
	.datain(Add11_a34_combout),
	.dataout(Add12_a34_DATAA_driver));

cycloneive_routing_wire Add12_a34_DATAB_routing_wire_inst (
	.datain(Add13_a34_combout),
	.dataout(Add12_a34_DATAB_driver));

cycloneive_routing_wire Add12_a34_CIN_routing_wire_inst (
	.datain(Add12_a33),
	.dataout(Add12_a34_CIN_driver));

// Location: LCCOMB_X16_Y13_N8
cycloneive_lcell_comb Add12_a34(
// Equation(s):
// Add12_a34_combout = (Add11_a34_combout & ((Add13_a34_combout & (Add12_a33 & VCC)) # (!Add13_a34_combout & (!Add12_a33)))) # (!Add11_a34_combout & ((Add13_a34_combout & (!Add12_a33)) # (!Add13_a34_combout & ((Add12_a33) # (GND)))))
// Add12_a35 = CARRY((Add11_a34_combout & (!Add13_a34_combout & !Add12_a33)) # (!Add11_a34_combout & ((!Add12_a33) # (!Add13_a34_combout))))

	.dataa(Add12_a34_DATAA_driver),
	.datab(Add12_a34_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a34_CIN_driver),
	.combout(Add12_a34_combout),
	.cout(Add12_a35));
// synopsys translate_off
defparam Add12_a34.lut_mask = 16'h9617;
defparam Add12_a34.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a17_a_a63_DATAA_routing_wire_inst (
	.datain(Add10_a34_combout),
	.dataout(sum_a17_a_a63_DATAA_driver));

cycloneive_routing_wire sum_a17_a_a63_DATAB_routing_wire_inst (
	.datain(Add12_a34_combout),
	.dataout(sum_a17_a_a63_DATAB_driver));

cycloneive_routing_wire sum_a17_a_a63_CIN_routing_wire_inst (
	.datain(sum_a16_a_a62),
	.dataout(sum_a17_a_a63_CIN_driver));

// Location: LCCOMB_X15_Y13_N6
cycloneive_lcell_comb sum_a17_a_a63(
// Equation(s):
// sum_a17_a_a63_combout = (Add10_a34_combout & ((Add12_a34_combout & (sum_a16_a_a62 & VCC)) # (!Add12_a34_combout & (!sum_a16_a_a62)))) # (!Add10_a34_combout & ((Add12_a34_combout & (!sum_a16_a_a62)) # (!Add12_a34_combout & ((sum_a16_a_a62) # (GND)))))
// sum_a17_a_a64 = CARRY((Add10_a34_combout & (!Add12_a34_combout & !sum_a16_a_a62)) # (!Add10_a34_combout & ((!sum_a16_a_a62) # (!Add12_a34_combout))))

	.dataa(sum_a17_a_a63_DATAA_driver),
	.datab(sum_a17_a_a63_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a17_a_a63_CIN_driver),
	.combout(sum_a17_a_a63_combout),
	.cout(sum_a17_a_a64));
// synopsys translate_off
defparam sum_a17_a_a63.lut_mask = 16'h9617;
defparam sum_a17_a_a63.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a17_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a17_a_CLK_driver));

cycloneive_routing_wire sum_a17_a_D_routing_wire_inst (
	.datain(sum_a17_a_a63_combout),
	.dataout(sum_a17_a_D_driver));

cycloneive_routing_wire sum_a17_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a17_a_CLRN_driver));

// Location: FF_X15_Y13_N7
dffeas sum_a17_a(
	.clk(sum_a17_a_CLK_driver),
	.d(sum_a17_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a17_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[17]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a17_a.is_wysiwyg = "true";
defparam sum_a17_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a17_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[17]),
	.dataout(yout_a17_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y13_N14
cycloneive_lcell_comb yout_a17_a_afeeder(
// Equation(s):
// yout_a17_a_afeeder_combout = sum[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a17_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a17_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a17_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a17_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a17_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a17_a_CLK_driver));

cycloneive_routing_wire yout_a17_a_D_routing_wire_inst (
	.datain(yout_a17_a_afeeder_combout),
	.dataout(yout_a17_a_D_driver));

cycloneive_routing_wire yout_a17_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a17_a_CLRN_driver));

// Location: FF_X14_Y13_N15
dffeas yout_a17_a(
	.clk(yout_a17_a_CLK_driver),
	.d(yout_a17_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a17_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[17]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a17_a.is_wysiwyg = "true";
defparam yout_a17_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add13_a36_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[18]),
	.dataout(Add13_a36_DATAA_driver));

cycloneive_routing_wire Add13_a36_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[18]),
	.dataout(Add13_a36_DATAB_driver));

cycloneive_routing_wire Add13_a36_CIN_routing_wire_inst (
	.datain(Add13_a35),
	.dataout(Add13_a36_CIN_driver));

// Location: LCCOMB_X17_Y13_N10
cycloneive_lcell_comb Add13_a36(
// Equation(s):
// Add13_a36_combout = ((Umult6_alpm_mult_component_aauto_generated_aresult[18] $ (Umult7_alpm_mult_component_aauto_generated_aresult[18] $ (!Add13_a35)))) # (GND)
// Add13_a37 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[18] & ((Umult7_alpm_mult_component_aauto_generated_aresult[18]) # (!Add13_a35))) # (!Umult6_alpm_mult_component_aauto_generated_aresult[18] & 
// (Umult7_alpm_mult_component_aauto_generated_aresult[18] & !Add13_a35)))

	.dataa(Add13_a36_DATAA_driver),
	.datab(Add13_a36_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a36_CIN_driver),
	.combout(Add13_a36_combout),
	.cout(Add13_a37));
// synopsys translate_off
defparam Add13_a36.lut_mask = 16'h698E;
defparam Add13_a36.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a36_DATAA_routing_wire_inst (
	.datain(Add11_a36_combout),
	.dataout(Add12_a36_DATAA_driver));

cycloneive_routing_wire Add12_a36_DATAB_routing_wire_inst (
	.datain(Add13_a36_combout),
	.dataout(Add12_a36_DATAB_driver));

cycloneive_routing_wire Add12_a36_CIN_routing_wire_inst (
	.datain(Add12_a35),
	.dataout(Add12_a36_CIN_driver));

// Location: LCCOMB_X16_Y13_N10
cycloneive_lcell_comb Add12_a36(
// Equation(s):
// Add12_a36_combout = ((Add11_a36_combout $ (Add13_a36_combout $ (!Add12_a35)))) # (GND)
// Add12_a37 = CARRY((Add11_a36_combout & ((Add13_a36_combout) # (!Add12_a35))) # (!Add11_a36_combout & (Add13_a36_combout & !Add12_a35)))

	.dataa(Add12_a36_DATAA_driver),
	.datab(Add12_a36_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a36_CIN_driver),
	.combout(Add12_a36_combout),
	.cout(Add12_a37));
// synopsys translate_off
defparam Add12_a36.lut_mask = 16'h698E;
defparam Add12_a36.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a18_a_a65_DATAA_routing_wire_inst (
	.datain(Add10_a36_combout),
	.dataout(sum_a18_a_a65_DATAA_driver));

cycloneive_routing_wire sum_a18_a_a65_DATAB_routing_wire_inst (
	.datain(Add12_a36_combout),
	.dataout(sum_a18_a_a65_DATAB_driver));

cycloneive_routing_wire sum_a18_a_a65_CIN_routing_wire_inst (
	.datain(sum_a17_a_a64),
	.dataout(sum_a18_a_a65_CIN_driver));

// Location: LCCOMB_X15_Y13_N8
cycloneive_lcell_comb sum_a18_a_a65(
// Equation(s):
// sum_a18_a_a65_combout = ((Add10_a36_combout $ (Add12_a36_combout $ (!sum_a17_a_a64)))) # (GND)
// sum_a18_a_a66 = CARRY((Add10_a36_combout & ((Add12_a36_combout) # (!sum_a17_a_a64))) # (!Add10_a36_combout & (Add12_a36_combout & !sum_a17_a_a64)))

	.dataa(sum_a18_a_a65_DATAA_driver),
	.datab(sum_a18_a_a65_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a18_a_a65_CIN_driver),
	.combout(sum_a18_a_a65_combout),
	.cout(sum_a18_a_a66));
// synopsys translate_off
defparam sum_a18_a_a65.lut_mask = 16'h698E;
defparam sum_a18_a_a65.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a18_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a18_a_CLK_driver));

cycloneive_routing_wire sum_a18_a_D_routing_wire_inst (
	.datain(sum_a18_a_a65_combout),
	.dataout(sum_a18_a_D_driver));

cycloneive_routing_wire sum_a18_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a18_a_CLRN_driver));

// Location: FF_X15_Y13_N9
dffeas sum_a18_a(
	.clk(sum_a18_a_CLK_driver),
	.d(sum_a18_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a18_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[18]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a18_a.is_wysiwyg = "true";
defparam sum_a18_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a18_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a18_a_CLK_driver));

cycloneive_routing_wire yout_a18_a_ASDATA_routing_wire_inst (
	.datain(sum[18]),
	.dataout(yout_a18_a_ASDATA_driver));

cycloneive_routing_wire yout_a18_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a18_a_CLRN_driver));

// Location: FF_X14_Y13_N17
dffeas yout_a18_a(
	.clk(yout_a18_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a18_a_ASDATA_driver),
	.clrn(yout_a18_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[18]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a18_a.is_wysiwyg = "true";
defparam yout_a18_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add11_a38_DATAA_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[19]),
	.dataout(Add11_a38_DATAA_driver));

cycloneive_routing_wire Add11_a38_DATAB_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[19]),
	.dataout(Add11_a38_DATAB_driver));

cycloneive_routing_wire Add11_a38_CIN_routing_wire_inst (
	.datain(Add11_a37),
	.dataout(Add11_a38_CIN_driver));

// Location: LCCOMB_X33_Y13_N12
cycloneive_lcell_comb Add11_a38(
// Equation(s):
// Add11_a38_combout = (Umult5_alpm_mult_component_aauto_generated_aresult[19] & ((Umult4_alpm_mult_component_aauto_generated_aresult[19] & (Add11_a37 & VCC)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[19] & (!Add11_a37)))) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[19] & ((Umult4_alpm_mult_component_aauto_generated_aresult[19] & (!Add11_a37)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[19] & ((Add11_a37) # (GND)))))
// Add11_a39 = CARRY((Umult5_alpm_mult_component_aauto_generated_aresult[19] & (!Umult4_alpm_mult_component_aauto_generated_aresult[19] & !Add11_a37)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[19] & ((!Add11_a37) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[19]))))

	.dataa(Add11_a38_DATAA_driver),
	.datab(Add11_a38_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a38_CIN_driver),
	.combout(Add11_a38_combout),
	.cout(Add11_a39));
// synopsys translate_off
defparam Add11_a38.lut_mask = 16'h9617;
defparam Add11_a38.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a38_DATAA_routing_wire_inst (
	.datain(Add13_a38_combout),
	.dataout(Add12_a38_DATAA_driver));

cycloneive_routing_wire Add12_a38_DATAB_routing_wire_inst (
	.datain(Add11_a38_combout),
	.dataout(Add12_a38_DATAB_driver));

cycloneive_routing_wire Add12_a38_CIN_routing_wire_inst (
	.datain(Add12_a37),
	.dataout(Add12_a38_CIN_driver));

// Location: LCCOMB_X16_Y13_N12
cycloneive_lcell_comb Add12_a38(
// Equation(s):
// Add12_a38_combout = (Add13_a38_combout & ((Add11_a38_combout & (Add12_a37 & VCC)) # (!Add11_a38_combout & (!Add12_a37)))) # (!Add13_a38_combout & ((Add11_a38_combout & (!Add12_a37)) # (!Add11_a38_combout & ((Add12_a37) # (GND)))))
// Add12_a39 = CARRY((Add13_a38_combout & (!Add11_a38_combout & !Add12_a37)) # (!Add13_a38_combout & ((!Add12_a37) # (!Add11_a38_combout))))

	.dataa(Add12_a38_DATAA_driver),
	.datab(Add12_a38_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a38_CIN_driver),
	.combout(Add12_a38_combout),
	.cout(Add12_a39));
// synopsys translate_off
defparam Add12_a38.lut_mask = 16'h9617;
defparam Add12_a38.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a19_a_a67_DATAA_routing_wire_inst (
	.datain(Add10_a38_combout),
	.dataout(sum_a19_a_a67_DATAA_driver));

cycloneive_routing_wire sum_a19_a_a67_DATAB_routing_wire_inst (
	.datain(Add12_a38_combout),
	.dataout(sum_a19_a_a67_DATAB_driver));

cycloneive_routing_wire sum_a19_a_a67_CIN_routing_wire_inst (
	.datain(sum_a18_a_a66),
	.dataout(sum_a19_a_a67_CIN_driver));

// Location: LCCOMB_X15_Y13_N10
cycloneive_lcell_comb sum_a19_a_a67(
// Equation(s):
// sum_a19_a_a67_combout = (Add10_a38_combout & ((Add12_a38_combout & (sum_a18_a_a66 & VCC)) # (!Add12_a38_combout & (!sum_a18_a_a66)))) # (!Add10_a38_combout & ((Add12_a38_combout & (!sum_a18_a_a66)) # (!Add12_a38_combout & ((sum_a18_a_a66) # (GND)))))
// sum_a19_a_a68 = CARRY((Add10_a38_combout & (!Add12_a38_combout & !sum_a18_a_a66)) # (!Add10_a38_combout & ((!sum_a18_a_a66) # (!Add12_a38_combout))))

	.dataa(sum_a19_a_a67_DATAA_driver),
	.datab(sum_a19_a_a67_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a19_a_a67_CIN_driver),
	.combout(sum_a19_a_a67_combout),
	.cout(sum_a19_a_a68));
// synopsys translate_off
defparam sum_a19_a_a67.lut_mask = 16'h9617;
defparam sum_a19_a_a67.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a19_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a19_a_CLK_driver));

cycloneive_routing_wire sum_a19_a_D_routing_wire_inst (
	.datain(sum_a19_a_a67_combout),
	.dataout(sum_a19_a_D_driver));

cycloneive_routing_wire sum_a19_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a19_a_CLRN_driver));

// Location: FF_X15_Y13_N11
dffeas sum_a19_a(
	.clk(sum_a19_a_CLK_driver),
	.d(sum_a19_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a19_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[19]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a19_a.is_wysiwyg = "true";
defparam sum_a19_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a19_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a19_a_CLK_driver));

cycloneive_routing_wire yout_a19_a_ASDATA_routing_wire_inst (
	.datain(sum[19]),
	.dataout(yout_a19_a_ASDATA_driver));

cycloneive_routing_wire yout_a19_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a19_a_CLRN_driver));

// Location: FF_X14_Y13_N27
dffeas yout_a19_a(
	.clk(yout_a19_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a19_a_ASDATA_driver),
	.clrn(yout_a19_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[19]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a19_a.is_wysiwyg = "true";
defparam yout_a19_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add13_a40_DATAA_routing_wire_inst (
	.datain(Umult6_alpm_mult_component_aauto_generated_aresult[20]),
	.dataout(Add13_a40_DATAA_driver));

cycloneive_routing_wire Add13_a40_DATAB_routing_wire_inst (
	.datain(Umult7_alpm_mult_component_aauto_generated_aresult[20]),
	.dataout(Add13_a40_DATAB_driver));

cycloneive_routing_wire Add13_a40_CIN_routing_wire_inst (
	.datain(Add13_a39),
	.dataout(Add13_a40_CIN_driver));

// Location: LCCOMB_X17_Y13_N14
cycloneive_lcell_comb Add13_a40(
// Equation(s):
// Add13_a40_combout = ((Umult6_alpm_mult_component_aauto_generated_aresult[20] $ (Umult7_alpm_mult_component_aauto_generated_aresult[20] $ (!Add13_a39)))) # (GND)
// Add13_a41 = CARRY((Umult6_alpm_mult_component_aauto_generated_aresult[20] & ((Umult7_alpm_mult_component_aauto_generated_aresult[20]) # (!Add13_a39))) # (!Umult6_alpm_mult_component_aauto_generated_aresult[20] & 
// (Umult7_alpm_mult_component_aauto_generated_aresult[20] & !Add13_a39)))

	.dataa(Add13_a40_DATAA_driver),
	.datab(Add13_a40_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add13_a40_CIN_driver),
	.combout(Add13_a40_combout),
	.cout(Add13_a41));
// synopsys translate_off
defparam Add13_a40.lut_mask = 16'h698E;
defparam Add13_a40.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a40_DATAA_routing_wire_inst (
	.datain(Add11_a40_combout),
	.dataout(Add12_a40_DATAA_driver));

cycloneive_routing_wire Add12_a40_DATAB_routing_wire_inst (
	.datain(Add13_a40_combout),
	.dataout(Add12_a40_DATAB_driver));

cycloneive_routing_wire Add12_a40_CIN_routing_wire_inst (
	.datain(Add12_a39),
	.dataout(Add12_a40_CIN_driver));

// Location: LCCOMB_X16_Y13_N14
cycloneive_lcell_comb Add12_a40(
// Equation(s):
// Add12_a40_combout = ((Add11_a40_combout $ (Add13_a40_combout $ (!Add12_a39)))) # (GND)
// Add12_a41 = CARRY((Add11_a40_combout & ((Add13_a40_combout) # (!Add12_a39))) # (!Add11_a40_combout & (Add13_a40_combout & !Add12_a39)))

	.dataa(Add12_a40_DATAA_driver),
	.datab(Add12_a40_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a40_CIN_driver),
	.combout(Add12_a40_combout),
	.cout(Add12_a41));
// synopsys translate_off
defparam Add12_a40.lut_mask = 16'h698E;
defparam Add12_a40.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a20_a_a69_DATAA_routing_wire_inst (
	.datain(Add10_a40_combout),
	.dataout(sum_a20_a_a69_DATAA_driver));

cycloneive_routing_wire sum_a20_a_a69_DATAB_routing_wire_inst (
	.datain(Add12_a40_combout),
	.dataout(sum_a20_a_a69_DATAB_driver));

cycloneive_routing_wire sum_a20_a_a69_CIN_routing_wire_inst (
	.datain(sum_a19_a_a68),
	.dataout(sum_a20_a_a69_CIN_driver));

// Location: LCCOMB_X15_Y13_N12
cycloneive_lcell_comb sum_a20_a_a69(
// Equation(s):
// sum_a20_a_a69_combout = ((Add10_a40_combout $ (Add12_a40_combout $ (!sum_a19_a_a68)))) # (GND)
// sum_a20_a_a70 = CARRY((Add10_a40_combout & ((Add12_a40_combout) # (!sum_a19_a_a68))) # (!Add10_a40_combout & (Add12_a40_combout & !sum_a19_a_a68)))

	.dataa(sum_a20_a_a69_DATAA_driver),
	.datab(sum_a20_a_a69_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a20_a_a69_CIN_driver),
	.combout(sum_a20_a_a69_combout),
	.cout(sum_a20_a_a70));
// synopsys translate_off
defparam sum_a20_a_a69.lut_mask = 16'h698E;
defparam sum_a20_a_a69.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a20_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a20_a_CLK_driver));

cycloneive_routing_wire sum_a20_a_D_routing_wire_inst (
	.datain(sum_a20_a_a69_combout),
	.dataout(sum_a20_a_D_driver));

cycloneive_routing_wire sum_a20_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a20_a_CLRN_driver));

// Location: FF_X15_Y13_N13
dffeas sum_a20_a(
	.clk(sum_a20_a_CLK_driver),
	.d(sum_a20_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a20_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[20]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a20_a.is_wysiwyg = "true";
defparam sum_a20_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a20_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[20]),
	.dataout(yout_a20_a_afeeder_DATAD_driver));

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb yout_a20_a_afeeder(
// Equation(s):
// yout_a20_a_afeeder_combout = sum[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a20_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a20_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a20_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a20_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a20_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a20_a_CLK_driver));

cycloneive_routing_wire yout_a20_a_D_routing_wire_inst (
	.datain(yout_a20_a_afeeder_combout),
	.dataout(yout_a20_a_D_driver));

cycloneive_routing_wire yout_a20_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a20_a_CLRN_driver));

// Location: FF_X21_Y13_N1
dffeas yout_a20_a(
	.clk(yout_a20_a_CLK_driver),
	.d(yout_a20_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a20_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[20]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a20_a.is_wysiwyg = "true";
defparam yout_a20_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add11_a42_DATAA_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[21]),
	.dataout(Add11_a42_DATAA_driver));

cycloneive_routing_wire Add11_a42_DATAB_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[21]),
	.dataout(Add11_a42_DATAB_driver));

cycloneive_routing_wire Add11_a42_CIN_routing_wire_inst (
	.datain(Add11_a41),
	.dataout(Add11_a42_CIN_driver));

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb Add11_a42(
// Equation(s):
// Add11_a42_combout = (Umult5_alpm_mult_component_aauto_generated_aresult[21] & ((Umult4_alpm_mult_component_aauto_generated_aresult[21] & (Add11_a41 & VCC)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[21] & (!Add11_a41)))) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[21] & ((Umult4_alpm_mult_component_aauto_generated_aresult[21] & (!Add11_a41)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[21] & ((Add11_a41) # (GND)))))
// Add11_a43 = CARRY((Umult5_alpm_mult_component_aauto_generated_aresult[21] & (!Umult4_alpm_mult_component_aauto_generated_aresult[21] & !Add11_a41)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[21] & ((!Add11_a41) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[21]))))

	.dataa(Add11_a42_DATAA_driver),
	.datab(Add11_a42_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a42_CIN_driver),
	.combout(Add11_a42_combout),
	.cout(Add11_a43));
// synopsys translate_off
defparam Add11_a42.lut_mask = 16'h9617;
defparam Add11_a42.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add12_a42_DATAA_routing_wire_inst (
	.datain(Add13_a42_combout),
	.dataout(Add12_a42_DATAA_driver));

cycloneive_routing_wire Add12_a42_DATAB_routing_wire_inst (
	.datain(Add11_a42_combout),
	.dataout(Add12_a42_DATAB_driver));

cycloneive_routing_wire Add12_a42_CIN_routing_wire_inst (
	.datain(Add12_a41),
	.dataout(Add12_a42_CIN_driver));

// Location: LCCOMB_X16_Y13_N16
cycloneive_lcell_comb Add12_a42(
// Equation(s):
// Add12_a42_combout = (Add13_a42_combout & ((Add11_a42_combout & (Add12_a41 & VCC)) # (!Add11_a42_combout & (!Add12_a41)))) # (!Add13_a42_combout & ((Add11_a42_combout & (!Add12_a41)) # (!Add11_a42_combout & ((Add12_a41) # (GND)))))
// Add12_a43 = CARRY((Add13_a42_combout & (!Add11_a42_combout & !Add12_a41)) # (!Add13_a42_combout & ((!Add12_a41) # (!Add11_a42_combout))))

	.dataa(Add12_a42_DATAA_driver),
	.datab(Add12_a42_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a42_CIN_driver),
	.combout(Add12_a42_combout),
	.cout(Add12_a43));
// synopsys translate_off
defparam Add12_a42.lut_mask = 16'h9617;
defparam Add12_a42.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a21_a_a71_DATAA_routing_wire_inst (
	.datain(Add10_a42_combout),
	.dataout(sum_a21_a_a71_DATAA_driver));

cycloneive_routing_wire sum_a21_a_a71_DATAB_routing_wire_inst (
	.datain(Add12_a42_combout),
	.dataout(sum_a21_a_a71_DATAB_driver));

cycloneive_routing_wire sum_a21_a_a71_CIN_routing_wire_inst (
	.datain(sum_a20_a_a70),
	.dataout(sum_a21_a_a71_CIN_driver));

// Location: LCCOMB_X15_Y13_N14
cycloneive_lcell_comb sum_a21_a_a71(
// Equation(s):
// sum_a21_a_a71_combout = (Add10_a42_combout & ((Add12_a42_combout & (sum_a20_a_a70 & VCC)) # (!Add12_a42_combout & (!sum_a20_a_a70)))) # (!Add10_a42_combout & ((Add12_a42_combout & (!sum_a20_a_a70)) # (!Add12_a42_combout & ((sum_a20_a_a70) # (GND)))))
// sum_a21_a_a72 = CARRY((Add10_a42_combout & (!Add12_a42_combout & !sum_a20_a_a70)) # (!Add10_a42_combout & ((!sum_a20_a_a70) # (!Add12_a42_combout))))

	.dataa(sum_a21_a_a71_DATAA_driver),
	.datab(sum_a21_a_a71_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a21_a_a71_CIN_driver),
	.combout(sum_a21_a_a71_combout),
	.cout(sum_a21_a_a72));
// synopsys translate_off
defparam sum_a21_a_a71.lut_mask = 16'h9617;
defparam sum_a21_a_a71.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a21_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a21_a_CLK_driver));

cycloneive_routing_wire sum_a21_a_D_routing_wire_inst (
	.datain(sum_a21_a_a71_combout),
	.dataout(sum_a21_a_D_driver));

cycloneive_routing_wire sum_a21_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a21_a_CLRN_driver));

// Location: FF_X15_Y13_N15
dffeas sum_a21_a(
	.clk(sum_a21_a_CLK_driver),
	.d(sum_a21_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a21_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[21]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a21_a.is_wysiwyg = "true";
defparam sum_a21_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a21_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a21_a_CLK_driver));

cycloneive_routing_wire yout_a21_a_ASDATA_routing_wire_inst (
	.datain(sum[21]),
	.dataout(yout_a21_a_ASDATA_driver));

cycloneive_routing_wire yout_a21_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a21_a_CLRN_driver));

// Location: FF_X14_Y13_N5
dffeas yout_a21_a(
	.clk(yout_a21_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a21_a_ASDATA_driver),
	.clrn(yout_a21_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[21]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a21_a.is_wysiwyg = "true";
defparam yout_a21_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add12_a44_DATAA_routing_wire_inst (
	.datain(Add11_a44_combout),
	.dataout(Add12_a44_DATAA_driver));

cycloneive_routing_wire Add12_a44_DATAB_routing_wire_inst (
	.datain(Add13_a44_combout),
	.dataout(Add12_a44_DATAB_driver));

cycloneive_routing_wire Add12_a44_CIN_routing_wire_inst (
	.datain(Add12_a43),
	.dataout(Add12_a44_CIN_driver));

// Location: LCCOMB_X16_Y13_N18
cycloneive_lcell_comb Add12_a44(
// Equation(s):
// Add12_a44_combout = ((Add11_a44_combout $ (Add13_a44_combout $ (!Add12_a43)))) # (GND)
// Add12_a45 = CARRY((Add11_a44_combout & ((Add13_a44_combout) # (!Add12_a43))) # (!Add11_a44_combout & (Add13_a44_combout & !Add12_a43)))

	.dataa(Add12_a44_DATAA_driver),
	.datab(Add12_a44_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add12_a44_CIN_driver),
	.combout(Add12_a44_combout),
	.cout(Add12_a45));
// synopsys translate_off
defparam Add12_a44.lut_mask = 16'h698E;
defparam Add12_a44.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a22_a_a73_DATAA_routing_wire_inst (
	.datain(Add10_a44_combout),
	.dataout(sum_a22_a_a73_DATAA_driver));

cycloneive_routing_wire sum_a22_a_a73_DATAB_routing_wire_inst (
	.datain(Add12_a44_combout),
	.dataout(sum_a22_a_a73_DATAB_driver));

cycloneive_routing_wire sum_a22_a_a73_CIN_routing_wire_inst (
	.datain(sum_a21_a_a72),
	.dataout(sum_a22_a_a73_CIN_driver));

// Location: LCCOMB_X15_Y13_N16
cycloneive_lcell_comb sum_a22_a_a73(
// Equation(s):
// sum_a22_a_a73_combout = ((Add10_a44_combout $ (Add12_a44_combout $ (!sum_a21_a_a72)))) # (GND)
// sum_a22_a_a74 = CARRY((Add10_a44_combout & ((Add12_a44_combout) # (!sum_a21_a_a72))) # (!Add10_a44_combout & (Add12_a44_combout & !sum_a21_a_a72)))

	.dataa(sum_a22_a_a73_DATAA_driver),
	.datab(sum_a22_a_a73_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a22_a_a73_CIN_driver),
	.combout(sum_a22_a_a73_combout),
	.cout(sum_a22_a_a74));
// synopsys translate_off
defparam sum_a22_a_a73.lut_mask = 16'h698E;
defparam sum_a22_a_a73.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a22_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a22_a_CLK_driver));

cycloneive_routing_wire sum_a22_a_D_routing_wire_inst (
	.datain(sum_a22_a_a73_combout),
	.dataout(sum_a22_a_D_driver));

cycloneive_routing_wire sum_a22_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a22_a_CLRN_driver));

// Location: FF_X15_Y13_N17
dffeas sum_a22_a(
	.clk(sum_a22_a_CLK_driver),
	.d(sum_a22_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a22_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[22]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a22_a.is_wysiwyg = "true";
defparam sum_a22_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a22_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[22]),
	.dataout(yout_a22_a_afeeder_DATAD_driver));

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb yout_a22_a_afeeder(
// Equation(s):
// yout_a22_a_afeeder_combout = sum[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a22_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a22_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a22_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a22_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a22_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a22_a_CLK_driver));

cycloneive_routing_wire yout_a22_a_D_routing_wire_inst (
	.datain(yout_a22_a_afeeder_combout),
	.dataout(yout_a22_a_D_driver));

cycloneive_routing_wire yout_a22_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a22_a_CLRN_driver));

// Location: FF_X21_Y13_N3
dffeas yout_a22_a(
	.clk(yout_a22_a_CLK_driver),
	.d(yout_a22_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a22_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[22]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a22_a.is_wysiwyg = "true";
defparam yout_a22_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add8_a22_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[11]),
	.dataout(Add8_a22_DATAA_driver));

cycloneive_routing_wire Add8_a22_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[11]),
	.dataout(Add8_a22_DATAB_driver));

cycloneive_routing_wire Add8_a22_CIN_routing_wire_inst (
	.datain(Add8_a21),
	.dataout(Add8_a22_CIN_driver));

// Location: LCCOMB_X17_Y10_N28
cycloneive_lcell_comb Add8_a22(
// Equation(s):
// Add8_a22_combout = (Umult1_alpm_mult_component_aauto_generated_aresult[11] & ((Umult0_alpm_mult_component_aauto_generated_aresult[11] & (Add8_a21 & VCC)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[11] & (!Add8_a21)))) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[11] & ((Umult0_alpm_mult_component_aauto_generated_aresult[11] & (!Add8_a21)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[11] & ((Add8_a21) # (GND)))))
// Add8_a23 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[11] & (!Umult0_alpm_mult_component_aauto_generated_aresult[11] & !Add8_a21)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[11] & ((!Add8_a21) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[11]))))

	.dataa(Add8_a22_DATAA_driver),
	.datab(Add8_a22_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a22_CIN_driver),
	.combout(Add8_a22_combout),
	.cout(Add8_a23));
// synopsys translate_off
defparam Add8_a22.lut_mask = 16'h9617;
defparam Add8_a22.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a26_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[13]),
	.dataout(Add8_a26_DATAA_driver));

cycloneive_routing_wire Add8_a26_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[13]),
	.dataout(Add8_a26_DATAB_driver));

cycloneive_routing_wire Add8_a26_CIN_routing_wire_inst (
	.datain(Add8_a25),
	.dataout(Add8_a26_CIN_driver));

// Location: LCCOMB_X17_Y9_N0
cycloneive_lcell_comb Add8_a26(
// Equation(s):
// Add8_a26_combout = (Umult0_alpm_mult_component_aauto_generated_aresult[13] & ((Umult1_alpm_mult_component_aauto_generated_aresult[13] & (Add8_a25 & VCC)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[13] & (!Add8_a25)))) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[13] & ((Umult1_alpm_mult_component_aauto_generated_aresult[13] & (!Add8_a25)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[13] & ((Add8_a25) # (GND)))))
// Add8_a27 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[13] & (!Umult1_alpm_mult_component_aauto_generated_aresult[13] & !Add8_a25)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[13] & ((!Add8_a25) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[13]))))

	.dataa(Add8_a26_DATAA_driver),
	.datab(Add8_a26_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a26_CIN_driver),
	.combout(Add8_a26_combout),
	.cout(Add8_a27));
// synopsys translate_off
defparam Add8_a26.lut_mask = 16'h9617;
defparam Add8_a26.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a30_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[15]),
	.dataout(Add8_a30_DATAA_driver));

cycloneive_routing_wire Add8_a30_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[15]),
	.dataout(Add8_a30_DATAB_driver));

cycloneive_routing_wire Add8_a30_CIN_routing_wire_inst (
	.datain(Add8_a29),
	.dataout(Add8_a30_CIN_driver));

// Location: LCCOMB_X17_Y9_N4
cycloneive_lcell_comb Add8_a30(
// Equation(s):
// Add8_a30_combout = (Umult1_alpm_mult_component_aauto_generated_aresult[15] & ((Umult0_alpm_mult_component_aauto_generated_aresult[15] & (Add8_a29 & VCC)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[15] & (!Add8_a29)))) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[15] & ((Umult0_alpm_mult_component_aauto_generated_aresult[15] & (!Add8_a29)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[15] & ((Add8_a29) # (GND)))))
// Add8_a31 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[15] & (!Umult0_alpm_mult_component_aauto_generated_aresult[15] & !Add8_a29)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[15] & ((!Add8_a29) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[15]))))

	.dataa(Add8_a30_DATAA_driver),
	.datab(Add8_a30_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a30_CIN_driver),
	.combout(Add8_a30_combout),
	.cout(Add8_a31));
// synopsys translate_off
defparam Add8_a30.lut_mask = 16'h9617;
defparam Add8_a30.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a34_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[17]),
	.dataout(Add8_a34_DATAA_driver));

cycloneive_routing_wire Add8_a34_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[17]),
	.dataout(Add8_a34_DATAB_driver));

cycloneive_routing_wire Add8_a34_CIN_routing_wire_inst (
	.datain(Add8_a33),
	.dataout(Add8_a34_CIN_driver));

// Location: LCCOMB_X17_Y9_N8
cycloneive_lcell_comb Add8_a34(
// Equation(s):
// Add8_a34_combout = (Umult1_alpm_mult_component_aauto_generated_aresult[17] & ((Umult0_alpm_mult_component_aauto_generated_aresult[17] & (Add8_a33 & VCC)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[17] & (!Add8_a33)))) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[17] & ((Umult0_alpm_mult_component_aauto_generated_aresult[17] & (!Add8_a33)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[17] & ((Add8_a33) # (GND)))))
// Add8_a35 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[17] & (!Umult0_alpm_mult_component_aauto_generated_aresult[17] & !Add8_a33)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[17] & ((!Add8_a33) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[17]))))

	.dataa(Add8_a34_DATAA_driver),
	.datab(Add8_a34_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a34_CIN_driver),
	.combout(Add8_a34_combout),
	.cout(Add8_a35));
// synopsys translate_off
defparam Add8_a34.lut_mask = 16'h9617;
defparam Add8_a34.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a36_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[18]),
	.dataout(Add8_a36_DATAA_driver));

cycloneive_routing_wire Add8_a36_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[18]),
	.dataout(Add8_a36_DATAB_driver));

cycloneive_routing_wire Add8_a36_CIN_routing_wire_inst (
	.datain(Add8_a35),
	.dataout(Add8_a36_CIN_driver));

// Location: LCCOMB_X17_Y9_N10
cycloneive_lcell_comb Add8_a36(
// Equation(s):
// Add8_a36_combout = ((Umult1_alpm_mult_component_aauto_generated_aresult[18] $ (Umult0_alpm_mult_component_aauto_generated_aresult[18] $ (!Add8_a35)))) # (GND)
// Add8_a37 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[18] & ((Umult0_alpm_mult_component_aauto_generated_aresult[18]) # (!Add8_a35))) # (!Umult1_alpm_mult_component_aauto_generated_aresult[18] & 
// (Umult0_alpm_mult_component_aauto_generated_aresult[18] & !Add8_a35)))

	.dataa(Add8_a36_DATAA_driver),
	.datab(Add8_a36_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a36_CIN_driver),
	.combout(Add8_a36_combout),
	.cout(Add8_a37));
// synopsys translate_off
defparam Add8_a36.lut_mask = 16'h698E;
defparam Add8_a36.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a38_DATAA_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[19]),
	.dataout(Add8_a38_DATAA_driver));

cycloneive_routing_wire Add8_a38_DATAB_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[19]),
	.dataout(Add8_a38_DATAB_driver));

cycloneive_routing_wire Add8_a38_CIN_routing_wire_inst (
	.datain(Add8_a37),
	.dataout(Add8_a38_CIN_driver));

// Location: LCCOMB_X17_Y9_N12
cycloneive_lcell_comb Add8_a38(
// Equation(s):
// Add8_a38_combout = (Umult1_alpm_mult_component_aauto_generated_aresult[19] & ((Umult0_alpm_mult_component_aauto_generated_aresult[19] & (Add8_a37 & VCC)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[19] & (!Add8_a37)))) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[19] & ((Umult0_alpm_mult_component_aauto_generated_aresult[19] & (!Add8_a37)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[19] & ((Add8_a37) # (GND)))))
// Add8_a39 = CARRY((Umult1_alpm_mult_component_aauto_generated_aresult[19] & (!Umult0_alpm_mult_component_aauto_generated_aresult[19] & !Add8_a37)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[19] & ((!Add8_a37) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[19]))))

	.dataa(Add8_a38_DATAA_driver),
	.datab(Add8_a38_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a38_CIN_driver),
	.combout(Add8_a38_combout),
	.cout(Add8_a39));
// synopsys translate_off
defparam Add8_a38.lut_mask = 16'h9617;
defparam Add8_a38.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a42_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[21]),
	.dataout(Add8_a42_DATAA_driver));

cycloneive_routing_wire Add8_a42_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[21]),
	.dataout(Add8_a42_DATAB_driver));

cycloneive_routing_wire Add8_a42_CIN_routing_wire_inst (
	.datain(Add8_a41),
	.dataout(Add8_a42_CIN_driver));

// Location: LCCOMB_X17_Y9_N16
cycloneive_lcell_comb Add8_a42(
// Equation(s):
// Add8_a42_combout = (Umult0_alpm_mult_component_aauto_generated_aresult[21] & ((Umult1_alpm_mult_component_aauto_generated_aresult[21] & (Add8_a41 & VCC)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[21] & (!Add8_a41)))) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[21] & ((Umult1_alpm_mult_component_aauto_generated_aresult[21] & (!Add8_a41)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[21] & ((Add8_a41) # (GND)))))
// Add8_a43 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[21] & (!Umult1_alpm_mult_component_aauto_generated_aresult[21] & !Add8_a41)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[21] & ((!Add8_a41) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[21]))))

	.dataa(Add8_a42_DATAA_driver),
	.datab(Add8_a42_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a42_CIN_driver),
	.combout(Add8_a42_combout),
	.cout(Add8_a43));
// synopsys translate_off
defparam Add8_a42.lut_mask = 16'h9617;
defparam Add8_a42.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a44_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[22]),
	.dataout(Add8_a44_DATAA_driver));

cycloneive_routing_wire Add8_a44_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[22]),
	.dataout(Add8_a44_DATAB_driver));

cycloneive_routing_wire Add8_a44_CIN_routing_wire_inst (
	.datain(Add8_a43),
	.dataout(Add8_a44_CIN_driver));

// Location: LCCOMB_X17_Y9_N18
cycloneive_lcell_comb Add8_a44(
// Equation(s):
// Add8_a44_combout = ((Umult0_alpm_mult_component_aauto_generated_aresult[22] $ (Umult1_alpm_mult_component_aauto_generated_aresult[22] $ (!Add8_a43)))) # (GND)
// Add8_a45 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[22] & ((Umult1_alpm_mult_component_aauto_generated_aresult[22]) # (!Add8_a43))) # (!Umult0_alpm_mult_component_aauto_generated_aresult[22] & 
// (Umult1_alpm_mult_component_aauto_generated_aresult[22] & !Add8_a43)))

	.dataa(Add8_a44_DATAA_driver),
	.datab(Add8_a44_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a44_CIN_driver),
	.combout(Add8_a44_combout),
	.cout(Add8_a45));
// synopsys translate_off
defparam Add8_a44.lut_mask = 16'h698E;
defparam Add8_a44.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a34_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[17]),
	.dataout(Add9_a34_DATAA_driver));

cycloneive_routing_wire Add9_a34_DATAB_routing_wire_inst (
	.datain(Add8_a34_combout),
	.dataout(Add9_a34_DATAB_driver));

cycloneive_routing_wire Add9_a34_CIN_routing_wire_inst (
	.datain(Add9_a33),
	.dataout(Add9_a34_CIN_driver));

// Location: LCCOMB_X16_Y9_N8
cycloneive_lcell_comb Add9_a34(
// Equation(s):
// Add9_a34_combout = (Umult2_alpm_mult_component_aauto_generated_aresult[17] & ((Add8_a34_combout & (Add9_a33 & VCC)) # (!Add8_a34_combout & (!Add9_a33)))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[17] & ((Add8_a34_combout & (!Add9_a33)) # 
// (!Add8_a34_combout & ((Add9_a33) # (GND)))))
// Add9_a35 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[17] & (!Add8_a34_combout & !Add9_a33)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[17] & ((!Add9_a33) # (!Add8_a34_combout))))

	.dataa(Add9_a34_DATAA_driver),
	.datab(Add9_a34_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a34_CIN_driver),
	.combout(Add9_a34_combout),
	.cout(Add9_a35));
// synopsys translate_off
defparam Add9_a34.lut_mask = 16'h9617;
defparam Add9_a34.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a36_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[18]),
	.dataout(Add9_a36_DATAA_driver));

cycloneive_routing_wire Add9_a36_DATAB_routing_wire_inst (
	.datain(Add8_a36_combout),
	.dataout(Add9_a36_DATAB_driver));

cycloneive_routing_wire Add9_a36_CIN_routing_wire_inst (
	.datain(Add9_a35),
	.dataout(Add9_a36_CIN_driver));

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb Add9_a36(
// Equation(s):
// Add9_a36_combout = ((Umult2_alpm_mult_component_aauto_generated_aresult[18] $ (Add8_a36_combout $ (!Add9_a35)))) # (GND)
// Add9_a37 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[18] & ((Add8_a36_combout) # (!Add9_a35))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[18] & (Add8_a36_combout & !Add9_a35)))

	.dataa(Add9_a36_DATAA_driver),
	.datab(Add9_a36_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a36_CIN_driver),
	.combout(Add9_a36_combout),
	.cout(Add9_a37));
// synopsys translate_off
defparam Add9_a36.lut_mask = 16'h698E;
defparam Add9_a36.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a40_DATAA_routing_wire_inst (
	.datain(Add8_a40_combout),
	.dataout(Add9_a40_DATAA_driver));

cycloneive_routing_wire Add9_a40_DATAB_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[20]),
	.dataout(Add9_a40_DATAB_driver));

cycloneive_routing_wire Add9_a40_CIN_routing_wire_inst (
	.datain(Add9_a39),
	.dataout(Add9_a40_CIN_driver));

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb Add9_a40(
// Equation(s):
// Add9_a40_combout = ((Add8_a40_combout $ (Umult2_alpm_mult_component_aauto_generated_aresult[20] $ (!Add9_a39)))) # (GND)
// Add9_a41 = CARRY((Add8_a40_combout & ((Umult2_alpm_mult_component_aauto_generated_aresult[20]) # (!Add9_a39))) # (!Add8_a40_combout & (Umult2_alpm_mult_component_aauto_generated_aresult[20] & !Add9_a39)))

	.dataa(Add9_a40_DATAA_driver),
	.datab(Add9_a40_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a40_CIN_driver),
	.combout(Add9_a40_combout),
	.cout(Add9_a41));
// synopsys translate_off
defparam Add9_a40.lut_mask = 16'h698E;
defparam Add9_a40.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a42_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[21]),
	.dataout(Add9_a42_DATAA_driver));

cycloneive_routing_wire Add9_a42_DATAB_routing_wire_inst (
	.datain(Add8_a42_combout),
	.dataout(Add9_a42_DATAB_driver));

cycloneive_routing_wire Add9_a42_CIN_routing_wire_inst (
	.datain(Add9_a41),
	.dataout(Add9_a42_CIN_driver));

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb Add9_a42(
// Equation(s):
// Add9_a42_combout = (Umult2_alpm_mult_component_aauto_generated_aresult[21] & ((Add8_a42_combout & (Add9_a41 & VCC)) # (!Add8_a42_combout & (!Add9_a41)))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[21] & ((Add8_a42_combout & (!Add9_a41)) # 
// (!Add8_a42_combout & ((Add9_a41) # (GND)))))
// Add9_a43 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[21] & (!Add8_a42_combout & !Add9_a41)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[21] & ((!Add9_a41) # (!Add8_a42_combout))))

	.dataa(Add9_a42_DATAA_driver),
	.datab(Add9_a42_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a42_CIN_driver),
	.combout(Add9_a42_combout),
	.cout(Add9_a43));
// synopsys translate_off
defparam Add9_a42.lut_mask = 16'h9617;
defparam Add9_a42.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a44_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[22]),
	.dataout(Add9_a44_DATAA_driver));

cycloneive_routing_wire Add9_a44_DATAB_routing_wire_inst (
	.datain(Add8_a44_combout),
	.dataout(Add9_a44_DATAB_driver));

cycloneive_routing_wire Add9_a44_CIN_routing_wire_inst (
	.datain(Add9_a43),
	.dataout(Add9_a44_CIN_driver));

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb Add9_a44(
// Equation(s):
// Add9_a44_combout = ((Umult2_alpm_mult_component_aauto_generated_aresult[22] $ (Add8_a44_combout $ (!Add9_a43)))) # (GND)
// Add9_a45 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[22] & ((Add8_a44_combout) # (!Add9_a43))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[22] & (Add8_a44_combout & !Add9_a43)))

	.dataa(Add9_a44_DATAA_driver),
	.datab(Add9_a44_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a44_CIN_driver),
	.combout(Add9_a44_combout),
	.cout(Add9_a45));
// synopsys translate_off
defparam Add9_a44.lut_mask = 16'h698E;
defparam Add9_a44.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a46_DATAA_routing_wire_inst (
	.datain(Add9_a46_combout),
	.dataout(Add10_a46_DATAA_driver));

cycloneive_routing_wire Add10_a46_DATAB_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[23]),
	.dataout(Add10_a46_DATAB_driver));

cycloneive_routing_wire Add10_a46_CIN_routing_wire_inst (
	.datain(Add10_a45),
	.dataout(Add10_a46_CIN_driver));

// Location: LCCOMB_X15_Y9_N18
cycloneive_lcell_comb Add10_a46(
// Equation(s):
// Add10_a46_combout = (Add9_a46_combout & ((Umult3_alpm_mult_component_aauto_generated_aresult[23] & (Add10_a45 & VCC)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[23] & (!Add10_a45)))) # (!Add9_a46_combout & 
// ((Umult3_alpm_mult_component_aauto_generated_aresult[23] & (!Add10_a45)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[23] & ((Add10_a45) # (GND)))))
// Add10_a47 = CARRY((Add9_a46_combout & (!Umult3_alpm_mult_component_aauto_generated_aresult[23] & !Add10_a45)) # (!Add9_a46_combout & ((!Add10_a45) # (!Umult3_alpm_mult_component_aauto_generated_aresult[23]))))

	.dataa(Add10_a46_DATAA_driver),
	.datab(Add10_a46_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a46_CIN_driver),
	.combout(Add10_a46_combout),
	.cout(Add10_a47));
// synopsys translate_off
defparam Add10_a46.lut_mask = 16'h9617;
defparam Add10_a46.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a23_a_a75_DATAA_routing_wire_inst (
	.datain(Add12_a46_combout),
	.dataout(sum_a23_a_a75_DATAA_driver));

cycloneive_routing_wire sum_a23_a_a75_DATAB_routing_wire_inst (
	.datain(Add10_a46_combout),
	.dataout(sum_a23_a_a75_DATAB_driver));

cycloneive_routing_wire sum_a23_a_a75_CIN_routing_wire_inst (
	.datain(sum_a22_a_a74),
	.dataout(sum_a23_a_a75_CIN_driver));

// Location: LCCOMB_X15_Y13_N18
cycloneive_lcell_comb sum_a23_a_a75(
// Equation(s):
// sum_a23_a_a75_combout = (Add12_a46_combout & ((Add10_a46_combout & (sum_a22_a_a74 & VCC)) # (!Add10_a46_combout & (!sum_a22_a_a74)))) # (!Add12_a46_combout & ((Add10_a46_combout & (!sum_a22_a_a74)) # (!Add10_a46_combout & ((sum_a22_a_a74) # (GND)))))
// sum_a23_a_a76 = CARRY((Add12_a46_combout & (!Add10_a46_combout & !sum_a22_a_a74)) # (!Add12_a46_combout & ((!sum_a22_a_a74) # (!Add10_a46_combout))))

	.dataa(sum_a23_a_a75_DATAA_driver),
	.datab(sum_a23_a_a75_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a23_a_a75_CIN_driver),
	.combout(sum_a23_a_a75_combout),
	.cout(sum_a23_a_a76));
// synopsys translate_off
defparam sum_a23_a_a75.lut_mask = 16'h9617;
defparam sum_a23_a_a75.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a23_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a23_a_CLK_driver));

cycloneive_routing_wire sum_a23_a_D_routing_wire_inst (
	.datain(sum_a23_a_a75_combout),
	.dataout(sum_a23_a_D_driver));

cycloneive_routing_wire sum_a23_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a23_a_CLRN_driver));

// Location: FF_X15_Y13_N19
dffeas sum_a23_a(
	.clk(sum_a23_a_CLK_driver),
	.d(sum_a23_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a23_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[23]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a23_a.is_wysiwyg = "true";
defparam sum_a23_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a23_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[23]),
	.dataout(yout_a23_a_afeeder_DATAD_driver));

// Location: LCCOMB_X15_Y13_N30
cycloneive_lcell_comb yout_a23_a_afeeder(
// Equation(s):
// yout_a23_a_afeeder_combout = sum[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a23_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a23_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a23_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a23_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a23_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a23_a_CLK_driver));

cycloneive_routing_wire yout_a23_a_D_routing_wire_inst (
	.datain(yout_a23_a_afeeder_combout),
	.dataout(yout_a23_a_D_driver));

cycloneive_routing_wire yout_a23_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a23_a_CLRN_driver));

// Location: FF_X15_Y13_N31
dffeas yout_a23_a(
	.clk(yout_a23_a_CLK_driver),
	.d(yout_a23_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a23_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[23]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a23_a.is_wysiwyg = "true";
defparam yout_a23_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add8_a48_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add8_a48_DATAA_driver));

cycloneive_routing_wire Add8_a48_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add8_a48_DATAB_driver));

cycloneive_routing_wire Add8_a48_CIN_routing_wire_inst (
	.datain(Add8_a47),
	.dataout(Add8_a48_CIN_driver));

// Location: LCCOMB_X17_Y9_N22
cycloneive_lcell_comb Add8_a48(
// Equation(s):
// Add8_a48_combout = ((Umult0_alpm_mult_component_aauto_generated_aresult[24] $ (Umult1_alpm_mult_component_aauto_generated_aresult[24] $ (!Add8_a47)))) # (GND)
// Add8_a49 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[24] & ((Umult1_alpm_mult_component_aauto_generated_aresult[24]) # (!Add8_a47))) # (!Umult0_alpm_mult_component_aauto_generated_aresult[24] & 
// (Umult1_alpm_mult_component_aauto_generated_aresult[24] & !Add8_a47)))

	.dataa(Add8_a48_DATAA_driver),
	.datab(Add8_a48_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a48_CIN_driver),
	.combout(Add8_a48_combout),
	.cout(Add8_a49));
// synopsys translate_off
defparam Add8_a48.lut_mask = 16'h698E;
defparam Add8_a48.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a48_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add9_a48_DATAA_driver));

cycloneive_routing_wire Add9_a48_DATAB_routing_wire_inst (
	.datain(Add8_a48_combout),
	.dataout(Add9_a48_DATAB_driver));

cycloneive_routing_wire Add9_a48_CIN_routing_wire_inst (
	.datain(Add9_a47),
	.dataout(Add9_a48_CIN_driver));

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb Add9_a48(
// Equation(s):
// Add9_a48_combout = ((Umult2_alpm_mult_component_aauto_generated_aresult[24] $ (Add8_a48_combout $ (!Add9_a47)))) # (GND)
// Add9_a49 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[24] & ((Add8_a48_combout) # (!Add9_a47))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[24] & (Add8_a48_combout & !Add9_a47)))

	.dataa(Add9_a48_DATAA_driver),
	.datab(Add9_a48_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a48_CIN_driver),
	.combout(Add9_a48_combout),
	.cout(Add9_a49));
// synopsys translate_off
defparam Add9_a48.lut_mask = 16'h698E;
defparam Add9_a48.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a48_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add10_a48_DATAA_driver));

cycloneive_routing_wire Add10_a48_DATAB_routing_wire_inst (
	.datain(Add9_a48_combout),
	.dataout(Add10_a48_DATAB_driver));

cycloneive_routing_wire Add10_a48_CIN_routing_wire_inst (
	.datain(Add10_a47),
	.dataout(Add10_a48_CIN_driver));

// Location: LCCOMB_X15_Y9_N20
cycloneive_lcell_comb Add10_a48(
// Equation(s):
// Add10_a48_combout = ((Umult3_alpm_mult_component_aauto_generated_aresult[24] $ (Add9_a48_combout $ (!Add10_a47)))) # (GND)
// Add10_a49 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[24] & ((Add9_a48_combout) # (!Add10_a47))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[24] & (Add9_a48_combout & !Add10_a47)))

	.dataa(Add10_a48_DATAA_driver),
	.datab(Add10_a48_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a48_CIN_driver),
	.combout(Add10_a48_combout),
	.cout(Add10_a49));
// synopsys translate_off
defparam Add10_a48.lut_mask = 16'h698E;
defparam Add10_a48.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a24_a_a77_DATAA_routing_wire_inst (
	.datain(Add12_a48_combout),
	.dataout(sum_a24_a_a77_DATAA_driver));

cycloneive_routing_wire sum_a24_a_a77_DATAB_routing_wire_inst (
	.datain(Add10_a48_combout),
	.dataout(sum_a24_a_a77_DATAB_driver));

cycloneive_routing_wire sum_a24_a_a77_CIN_routing_wire_inst (
	.datain(sum_a23_a_a76),
	.dataout(sum_a24_a_a77_CIN_driver));

// Location: LCCOMB_X15_Y13_N20
cycloneive_lcell_comb sum_a24_a_a77(
// Equation(s):
// sum_a24_a_a77_combout = ((Add12_a48_combout $ (Add10_a48_combout $ (!sum_a23_a_a76)))) # (GND)
// sum_a24_a_a78 = CARRY((Add12_a48_combout & ((Add10_a48_combout) # (!sum_a23_a_a76))) # (!Add12_a48_combout & (Add10_a48_combout & !sum_a23_a_a76)))

	.dataa(sum_a24_a_a77_DATAA_driver),
	.datab(sum_a24_a_a77_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a24_a_a77_CIN_driver),
	.combout(sum_a24_a_a77_combout),
	.cout(sum_a24_a_a78));
// synopsys translate_off
defparam sum_a24_a_a77.lut_mask = 16'h698E;
defparam sum_a24_a_a77.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a24_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a24_a_CLK_driver));

cycloneive_routing_wire sum_a24_a_D_routing_wire_inst (
	.datain(sum_a24_a_a77_combout),
	.dataout(sum_a24_a_D_driver));

cycloneive_routing_wire sum_a24_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a24_a_CLRN_driver));

// Location: FF_X15_Y13_N21
dffeas sum_a24_a(
	.clk(sum_a24_a_CLK_driver),
	.d(sum_a24_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a24_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[24]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a24_a.is_wysiwyg = "true";
defparam sum_a24_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a24_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[24]),
	.dataout(yout_a24_a_afeeder_DATAD_driver));

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb yout_a24_a_afeeder(
// Equation(s):
// yout_a24_a_afeeder_combout = sum[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a24_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a24_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a24_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a24_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a24_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a24_a_CLK_driver));

cycloneive_routing_wire yout_a24_a_D_routing_wire_inst (
	.datain(yout_a24_a_afeeder_combout),
	.dataout(yout_a24_a_D_driver));

cycloneive_routing_wire yout_a24_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a24_a_CLRN_driver));

// Location: FF_X21_Y13_N5
dffeas yout_a24_a(
	.clk(yout_a24_a_CLK_driver),
	.d(yout_a24_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a24_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[24]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a24_a.is_wysiwyg = "true";
defparam yout_a24_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add11_a46_DATAA_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[23]),
	.dataout(Add11_a46_DATAA_driver));

cycloneive_routing_wire Add11_a46_DATAB_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[23]),
	.dataout(Add11_a46_DATAB_driver));

cycloneive_routing_wire Add11_a46_CIN_routing_wire_inst (
	.datain(Add11_a45),
	.dataout(Add11_a46_CIN_driver));

// Location: LCCOMB_X33_Y13_N20
cycloneive_lcell_comb Add11_a46(
// Equation(s):
// Add11_a46_combout = (Umult5_alpm_mult_component_aauto_generated_aresult[23] & ((Umult4_alpm_mult_component_aauto_generated_aresult[23] & (Add11_a45 & VCC)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[23] & (!Add11_a45)))) # 
// (!Umult5_alpm_mult_component_aauto_generated_aresult[23] & ((Umult4_alpm_mult_component_aauto_generated_aresult[23] & (!Add11_a45)) # (!Umult4_alpm_mult_component_aauto_generated_aresult[23] & ((Add11_a45) # (GND)))))
// Add11_a47 = CARRY((Umult5_alpm_mult_component_aauto_generated_aresult[23] & (!Umult4_alpm_mult_component_aauto_generated_aresult[23] & !Add11_a45)) # (!Umult5_alpm_mult_component_aauto_generated_aresult[23] & ((!Add11_a45) # 
// (!Umult4_alpm_mult_component_aauto_generated_aresult[23]))))

	.dataa(Add11_a46_DATAA_driver),
	.datab(Add11_a46_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a46_CIN_driver),
	.combout(Add11_a46_combout),
	.cout(Add11_a47));
// synopsys translate_off
defparam Add11_a46.lut_mask = 16'h9617;
defparam Add11_a46.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a48_DATAA_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add11_a48_DATAA_driver));

cycloneive_routing_wire Add11_a48_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add11_a48_DATAB_driver));

cycloneive_routing_wire Add11_a48_CIN_routing_wire_inst (
	.datain(Add11_a47),
	.dataout(Add11_a48_CIN_driver));

// Location: LCCOMB_X33_Y13_N22
cycloneive_lcell_comb Add11_a48(
// Equation(s):
// Add11_a48_combout = ((Umult4_alpm_mult_component_aauto_generated_aresult[24] $ (Umult5_alpm_mult_component_aauto_generated_aresult[24] $ (!Add11_a47)))) # (GND)
// Add11_a49 = CARRY((Umult4_alpm_mult_component_aauto_generated_aresult[24] & ((Umult5_alpm_mult_component_aauto_generated_aresult[24]) # (!Add11_a47))) # (!Umult4_alpm_mult_component_aauto_generated_aresult[24] & 
// (Umult5_alpm_mult_component_aauto_generated_aresult[24] & !Add11_a47)))

	.dataa(Add11_a48_DATAA_driver),
	.datab(Add11_a48_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add11_a48_CIN_driver),
	.combout(Add11_a48_combout),
	.cout(Add11_a49));
// synopsys translate_off
defparam Add11_a48.lut_mask = 16'h698E;
defparam Add11_a48.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add11_a50_DATAB_routing_wire_inst (
	.datain(Umult5_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add11_a50_DATAB_driver));

cycloneive_routing_wire Add11_a50_DATAD_routing_wire_inst (
	.datain(Umult4_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add11_a50_DATAD_driver));

cycloneive_routing_wire Add11_a50_CIN_routing_wire_inst (
	.datain(Add11_a49),
	.dataout(Add11_a50_CIN_driver));

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb Add11_a50(
// Equation(s):
// Add11_a50_combout = Umult5_alpm_mult_component_aauto_generated_aresult[24] $ (Add11_a49 $ (Umult4_alpm_mult_component_aauto_generated_aresult[24]))

	.dataa(gnd),
	.datab(Add11_a50_DATAB_driver),
	.datac(gnd),
	.datad(Add11_a50_DATAD_driver),
	.cin(Add11_a50_CIN_driver),
	.combout(Add11_a50_combout),
	.cout());
// synopsys translate_off
defparam Add11_a50.lut_mask = 16'hC33C;
defparam Add11_a50.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a25_a_a79_DATAA_routing_wire_inst (
	.datain(Add10_a50_combout),
	.dataout(sum_a25_a_a79_DATAA_driver));

cycloneive_routing_wire sum_a25_a_a79_DATAB_routing_wire_inst (
	.datain(Add12_a50_combout),
	.dataout(sum_a25_a_a79_DATAB_driver));

cycloneive_routing_wire sum_a25_a_a79_CIN_routing_wire_inst (
	.datain(sum_a24_a_a78),
	.dataout(sum_a25_a_a79_CIN_driver));

// Location: LCCOMB_X15_Y13_N22
cycloneive_lcell_comb sum_a25_a_a79(
// Equation(s):
// sum_a25_a_a79_combout = (Add10_a50_combout & ((Add12_a50_combout & (sum_a24_a_a78 & VCC)) # (!Add12_a50_combout & (!sum_a24_a_a78)))) # (!Add10_a50_combout & ((Add12_a50_combout & (!sum_a24_a_a78)) # (!Add12_a50_combout & ((sum_a24_a_a78) # (GND)))))
// sum_a25_a_a80 = CARRY((Add10_a50_combout & (!Add12_a50_combout & !sum_a24_a_a78)) # (!Add10_a50_combout & ((!sum_a24_a_a78) # (!Add12_a50_combout))))

	.dataa(sum_a25_a_a79_DATAA_driver),
	.datab(sum_a25_a_a79_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a25_a_a79_CIN_driver),
	.combout(sum_a25_a_a79_combout),
	.cout(sum_a25_a_a80));
// synopsys translate_off
defparam sum_a25_a_a79.lut_mask = 16'h9617;
defparam sum_a25_a_a79.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a25_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a25_a_CLK_driver));

cycloneive_routing_wire sum_a25_a_D_routing_wire_inst (
	.datain(sum_a25_a_a79_combout),
	.dataout(sum_a25_a_D_driver));

cycloneive_routing_wire sum_a25_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a25_a_CLRN_driver));

// Location: FF_X15_Y13_N23
dffeas sum_a25_a(
	.clk(sum_a25_a_CLK_driver),
	.d(sum_a25_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a25_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[25]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a25_a.is_wysiwyg = "true";
defparam sum_a25_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a25_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[25]),
	.dataout(yout_a25_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y13_N22
cycloneive_lcell_comb yout_a25_a_afeeder(
// Equation(s):
// yout_a25_a_afeeder_combout = sum[25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a25_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a25_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a25_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a25_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a25_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a25_a_CLK_driver));

cycloneive_routing_wire yout_a25_a_D_routing_wire_inst (
	.datain(yout_a25_a_afeeder_combout),
	.dataout(yout_a25_a_D_driver));

cycloneive_routing_wire yout_a25_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a25_a_CLRN_driver));

// Location: FF_X14_Y13_N23
dffeas yout_a25_a(
	.clk(yout_a25_a_CLK_driver),
	.d(yout_a25_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a25_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[25]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a25_a.is_wysiwyg = "true";
defparam yout_a25_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add8_a50_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add8_a50_DATAA_driver));

cycloneive_routing_wire Add8_a50_DATAB_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add8_a50_DATAB_driver));

cycloneive_routing_wire Add8_a50_CIN_routing_wire_inst (
	.datain(Add8_a49),
	.dataout(Add8_a50_CIN_driver));

// Location: LCCOMB_X17_Y9_N24
cycloneive_lcell_comb Add8_a50(
// Equation(s):
// Add8_a50_combout = (Umult0_alpm_mult_component_aauto_generated_aresult[24] & ((Umult1_alpm_mult_component_aauto_generated_aresult[24] & (Add8_a49 & VCC)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[24] & (!Add8_a49)))) # 
// (!Umult0_alpm_mult_component_aauto_generated_aresult[24] & ((Umult1_alpm_mult_component_aauto_generated_aresult[24] & (!Add8_a49)) # (!Umult1_alpm_mult_component_aauto_generated_aresult[24] & ((Add8_a49) # (GND)))))
// Add8_a51 = CARRY((Umult0_alpm_mult_component_aauto_generated_aresult[24] & (!Umult1_alpm_mult_component_aauto_generated_aresult[24] & !Add8_a49)) # (!Umult0_alpm_mult_component_aauto_generated_aresult[24] & ((!Add8_a49) # 
// (!Umult1_alpm_mult_component_aauto_generated_aresult[24]))))

	.dataa(Add8_a50_DATAA_driver),
	.datab(Add8_a50_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add8_a50_CIN_driver),
	.combout(Add8_a50_combout),
	.cout(Add8_a51));
// synopsys translate_off
defparam Add8_a50.lut_mask = 16'h9617;
defparam Add8_a50.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add8_a52_DATAA_routing_wire_inst (
	.datain(Umult0_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add8_a52_DATAA_driver));

cycloneive_routing_wire Add8_a52_DATAD_routing_wire_inst (
	.datain(Umult1_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add8_a52_DATAD_driver));

cycloneive_routing_wire Add8_a52_CIN_routing_wire_inst (
	.datain(Add8_a51),
	.dataout(Add8_a52_CIN_driver));

// Location: LCCOMB_X17_Y9_N26
cycloneive_lcell_comb Add8_a52(
// Equation(s):
// Add8_a52_combout = Umult0_alpm_mult_component_aauto_generated_aresult[24] $ (Add8_a51 $ (!Umult1_alpm_mult_component_aauto_generated_aresult[24]))

	.dataa(Add8_a52_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add8_a52_DATAD_driver),
	.cin(Add8_a52_CIN_driver),
	.combout(Add8_a52_combout),
	.cout());
// synopsys translate_off
defparam Add8_a52.lut_mask = 16'h5AA5;
defparam Add8_a52.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a50_DATAA_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add9_a50_DATAA_driver));

cycloneive_routing_wire Add9_a50_DATAB_routing_wire_inst (
	.datain(Add8_a50_combout),
	.dataout(Add9_a50_DATAB_driver));

cycloneive_routing_wire Add9_a50_CIN_routing_wire_inst (
	.datain(Add9_a49),
	.dataout(Add9_a50_CIN_driver));

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb Add9_a50(
// Equation(s):
// Add9_a50_combout = (Umult2_alpm_mult_component_aauto_generated_aresult[24] & ((Add8_a50_combout & (Add9_a49 & VCC)) # (!Add8_a50_combout & (!Add9_a49)))) # (!Umult2_alpm_mult_component_aauto_generated_aresult[24] & ((Add8_a50_combout & (!Add9_a49)) # 
// (!Add8_a50_combout & ((Add9_a49) # (GND)))))
// Add9_a51 = CARRY((Umult2_alpm_mult_component_aauto_generated_aresult[24] & (!Add8_a50_combout & !Add9_a49)) # (!Umult2_alpm_mult_component_aauto_generated_aresult[24] & ((!Add9_a49) # (!Add8_a50_combout))))

	.dataa(Add9_a50_DATAA_driver),
	.datab(Add9_a50_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add9_a50_CIN_driver),
	.combout(Add9_a50_combout),
	.cout(Add9_a51));
// synopsys translate_off
defparam Add9_a50.lut_mask = 16'h9617;
defparam Add9_a50.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add9_a52_DATAB_routing_wire_inst (
	.datain(Add8_a52_combout),
	.dataout(Add9_a52_DATAB_driver));

cycloneive_routing_wire Add9_a52_DATAD_routing_wire_inst (
	.datain(Umult2_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add9_a52_DATAD_driver));

cycloneive_routing_wire Add9_a52_CIN_routing_wire_inst (
	.datain(Add9_a51),
	.dataout(Add9_a52_CIN_driver));

// Location: LCCOMB_X16_Y9_N26
cycloneive_lcell_comb Add9_a52(
// Equation(s):
// Add9_a52_combout = Add8_a52_combout $ (Add9_a51 $ (!Umult2_alpm_mult_component_aauto_generated_aresult[24]))

	.dataa(gnd),
	.datab(Add9_a52_DATAB_driver),
	.datac(gnd),
	.datad(Add9_a52_DATAD_driver),
	.cin(Add9_a52_CIN_driver),
	.combout(Add9_a52_combout),
	.cout());
// synopsys translate_off
defparam Add9_a52.lut_mask = 16'h3CC3;
defparam Add9_a52.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire Add10_a52_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add10_a52_DATAA_driver));

cycloneive_routing_wire Add10_a52_DATAB_routing_wire_inst (
	.datain(Add9_a52_combout),
	.dataout(Add10_a52_DATAB_driver));

cycloneive_routing_wire Add10_a52_CIN_routing_wire_inst (
	.datain(Add10_a51),
	.dataout(Add10_a52_CIN_driver));

// Location: LCCOMB_X15_Y9_N24
cycloneive_lcell_comb Add10_a52(
// Equation(s):
// Add10_a52_combout = ((Umult3_alpm_mult_component_aauto_generated_aresult[24] $ (Add9_a52_combout $ (!Add10_a51)))) # (GND)
// Add10_a53 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[24] & ((Add9_a52_combout) # (!Add10_a51))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[24] & (Add9_a52_combout & !Add10_a51)))

	.dataa(Add10_a52_DATAA_driver),
	.datab(Add10_a52_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a52_CIN_driver),
	.combout(Add10_a52_combout),
	.cout(Add10_a53));
// synopsys translate_off
defparam Add10_a52.lut_mask = 16'h698E;
defparam Add10_a52.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a26_a_a81_DATAA_routing_wire_inst (
	.datain(Add12_a52_combout),
	.dataout(sum_a26_a_a81_DATAA_driver));

cycloneive_routing_wire sum_a26_a_a81_DATAB_routing_wire_inst (
	.datain(Add10_a52_combout),
	.dataout(sum_a26_a_a81_DATAB_driver));

cycloneive_routing_wire sum_a26_a_a81_CIN_routing_wire_inst (
	.datain(sum_a25_a_a80),
	.dataout(sum_a26_a_a81_CIN_driver));

// Location: LCCOMB_X15_Y13_N24
cycloneive_lcell_comb sum_a26_a_a81(
// Equation(s):
// sum_a26_a_a81_combout = ((Add12_a52_combout $ (Add10_a52_combout $ (!sum_a25_a_a80)))) # (GND)
// sum_a26_a_a82 = CARRY((Add12_a52_combout & ((Add10_a52_combout) # (!sum_a25_a_a80))) # (!Add12_a52_combout & (Add10_a52_combout & !sum_a25_a_a80)))

	.dataa(sum_a26_a_a81_DATAA_driver),
	.datab(sum_a26_a_a81_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a26_a_a81_CIN_driver),
	.combout(sum_a26_a_a81_combout),
	.cout(sum_a26_a_a82));
// synopsys translate_off
defparam sum_a26_a_a81.lut_mask = 16'h698E;
defparam sum_a26_a_a81.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a26_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a26_a_CLK_driver));

cycloneive_routing_wire sum_a26_a_D_routing_wire_inst (
	.datain(sum_a26_a_a81_combout),
	.dataout(sum_a26_a_D_driver));

cycloneive_routing_wire sum_a26_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a26_a_CLRN_driver));

// Location: FF_X15_Y13_N25
dffeas sum_a26_a(
	.clk(sum_a26_a_CLK_driver),
	.d(sum_a26_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a26_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[26]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a26_a.is_wysiwyg = "true";
defparam sum_a26_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a26_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[26]),
	.dataout(yout_a26_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y13_N8
cycloneive_lcell_comb yout_a26_a_afeeder(
// Equation(s):
// yout_a26_a_afeeder_combout = sum[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a26_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a26_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a26_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a26_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a26_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a26_a_CLK_driver));

cycloneive_routing_wire yout_a26_a_D_routing_wire_inst (
	.datain(yout_a26_a_afeeder_combout),
	.dataout(yout_a26_a_D_driver));

cycloneive_routing_wire yout_a26_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a26_a_CLRN_driver));

// Location: FF_X14_Y13_N9
dffeas yout_a26_a(
	.clk(yout_a26_a_CLK_driver),
	.d(yout_a26_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a26_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[26]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a26_a.is_wysiwyg = "true";
defparam yout_a26_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add10_a54_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add10_a54_DATAA_driver));

cycloneive_routing_wire Add10_a54_DATAB_routing_wire_inst (
	.datain(Add9_a52_combout),
	.dataout(Add10_a54_DATAB_driver));

cycloneive_routing_wire Add10_a54_CIN_routing_wire_inst (
	.datain(Add10_a53),
	.dataout(Add10_a54_CIN_driver));

// Location: LCCOMB_X15_Y9_N26
cycloneive_lcell_comb Add10_a54(
// Equation(s):
// Add10_a54_combout = (Umult3_alpm_mult_component_aauto_generated_aresult[24] & ((Add9_a52_combout & (Add10_a53 & VCC)) # (!Add9_a52_combout & (!Add10_a53)))) # (!Umult3_alpm_mult_component_aauto_generated_aresult[24] & ((Add9_a52_combout & (!Add10_a53)) # 
// (!Add9_a52_combout & ((Add10_a53) # (GND)))))
// Add10_a55 = CARRY((Umult3_alpm_mult_component_aauto_generated_aresult[24] & (!Add9_a52_combout & !Add10_a53)) # (!Umult3_alpm_mult_component_aauto_generated_aresult[24] & ((!Add10_a53) # (!Add9_a52_combout))))

	.dataa(Add10_a54_DATAA_driver),
	.datab(Add10_a54_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(Add10_a54_CIN_driver),
	.combout(Add10_a54_combout),
	.cout(Add10_a55));
// synopsys translate_off
defparam Add10_a54.lut_mask = 16'h9617;
defparam Add10_a54.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a27_a_a83_DATAA_routing_wire_inst (
	.datain(Add12_a52_combout),
	.dataout(sum_a27_a_a83_DATAA_driver));

cycloneive_routing_wire sum_a27_a_a83_DATAB_routing_wire_inst (
	.datain(Add10_a54_combout),
	.dataout(sum_a27_a_a83_DATAB_driver));

cycloneive_routing_wire sum_a27_a_a83_CIN_routing_wire_inst (
	.datain(sum_a26_a_a82),
	.dataout(sum_a27_a_a83_CIN_driver));

// Location: LCCOMB_X15_Y13_N26
cycloneive_lcell_comb sum_a27_a_a83(
// Equation(s):
// sum_a27_a_a83_combout = (Add12_a52_combout & ((Add10_a54_combout & (sum_a26_a_a82 & VCC)) # (!Add10_a54_combout & (!sum_a26_a_a82)))) # (!Add12_a52_combout & ((Add10_a54_combout & (!sum_a26_a_a82)) # (!Add10_a54_combout & ((sum_a26_a_a82) # (GND)))))
// sum_a27_a_a84 = CARRY((Add12_a52_combout & (!Add10_a54_combout & !sum_a26_a_a82)) # (!Add12_a52_combout & ((!sum_a26_a_a82) # (!Add10_a54_combout))))

	.dataa(sum_a27_a_a83_DATAA_driver),
	.datab(sum_a27_a_a83_DATAB_driver),
	.datac(gnd),
	.datad(vcc),
	.cin(sum_a27_a_a83_CIN_driver),
	.combout(sum_a27_a_a83_combout),
	.cout(sum_a27_a_a84));
// synopsys translate_off
defparam sum_a27_a_a83.lut_mask = 16'h9617;
defparam sum_a27_a_a83.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a27_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a27_a_CLK_driver));

cycloneive_routing_wire sum_a27_a_D_routing_wire_inst (
	.datain(sum_a27_a_a83_combout),
	.dataout(sum_a27_a_D_driver));

cycloneive_routing_wire sum_a27_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a27_a_CLRN_driver));

// Location: FF_X15_Y13_N27
dffeas sum_a27_a(
	.clk(sum_a27_a_CLK_driver),
	.d(sum_a27_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a27_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[27]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a27_a.is_wysiwyg = "true";
defparam sum_a27_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a27_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a27_a_CLK_driver));

cycloneive_routing_wire yout_a27_a_ASDATA_routing_wire_inst (
	.datain(sum[27]),
	.dataout(yout_a27_a_ASDATA_driver));

cycloneive_routing_wire yout_a27_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a27_a_CLRN_driver));

// Location: FF_X14_Y13_N11
dffeas yout_a27_a(
	.clk(yout_a27_a_CLK_driver),
	.d(gnd),
	.asdata(yout_a27_a_ASDATA_driver),
	.clrn(yout_a27_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[27]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a27_a.is_wysiwyg = "true";
defparam yout_a27_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire Add10_a56_DATAA_routing_wire_inst (
	.datain(Umult3_alpm_mult_component_aauto_generated_aresult[24]),
	.dataout(Add10_a56_DATAA_driver));

cycloneive_routing_wire Add10_a56_DATAD_routing_wire_inst (
	.datain(Add9_a52_combout),
	.dataout(Add10_a56_DATAD_driver));

cycloneive_routing_wire Add10_a56_CIN_routing_wire_inst (
	.datain(Add10_a55),
	.dataout(Add10_a56_CIN_driver));

// Location: LCCOMB_X15_Y9_N28
cycloneive_lcell_comb Add10_a56(
// Equation(s):
// Add10_a56_combout = Umult3_alpm_mult_component_aauto_generated_aresult[24] $ (Add10_a55 $ (!Add9_a52_combout))

	.dataa(Add10_a56_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(Add10_a56_DATAD_driver),
	.cin(Add10_a56_CIN_driver),
	.combout(Add10_a56_combout),
	.cout());
// synopsys translate_off
defparam Add10_a56.lut_mask = 16'h5AA5;
defparam Add10_a56.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a28_a_a85_DATAA_routing_wire_inst (
	.datain(Add12_a52_combout),
	.dataout(sum_a28_a_a85_DATAA_driver));

cycloneive_routing_wire sum_a28_a_a85_DATAD_routing_wire_inst (
	.datain(Add10_a56_combout),
	.dataout(sum_a28_a_a85_DATAD_driver));

cycloneive_routing_wire sum_a28_a_a85_CIN_routing_wire_inst (
	.datain(sum_a27_a_a84),
	.dataout(sum_a28_a_a85_CIN_driver));

// Location: LCCOMB_X15_Y13_N28
cycloneive_lcell_comb sum_a28_a_a85(
// Equation(s):
// sum_a28_a_a85_combout = Add12_a52_combout $ (sum_a27_a_a84 $ (!Add10_a56_combout))

	.dataa(sum_a28_a_a85_DATAA_driver),
	.datab(gnd),
	.datac(gnd),
	.datad(sum_a28_a_a85_DATAD_driver),
	.cin(sum_a28_a_a85_CIN_driver),
	.combout(sum_a28_a_a85_combout),
	.cout());
// synopsys translate_off
defparam sum_a28_a_a85.lut_mask = 16'h5AA5;
defparam sum_a28_a_a85.sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_routing_wire sum_a28_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(sum_a28_a_CLK_driver));

cycloneive_routing_wire sum_a28_a_D_routing_wire_inst (
	.datain(sum_a28_a_a85_combout),
	.dataout(sum_a28_a_D_driver));

cycloneive_routing_wire sum_a28_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(sum_a28_a_CLRN_driver));

// Location: FF_X15_Y13_N29
dffeas sum_a28_a(
	.clk(sum_a28_a_CLK_driver),
	.d(sum_a28_a_D_driver),
	.asdata(vcc),
	.clrn(sum_a28_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[28]),
	.prn(vcc));
// synopsys translate_off
defparam sum_a28_a.is_wysiwyg = "true";
defparam sum_a28_a.power_up = "low";
// synopsys translate_on

cycloneive_routing_wire yout_a28_a_afeeder_DATAD_routing_wire_inst (
	.datain(sum[28]),
	.dataout(yout_a28_a_afeeder_DATAD_driver));

// Location: LCCOMB_X14_Y13_N28
cycloneive_lcell_comb yout_a28_a_afeeder(
// Equation(s):
// yout_a28_a_afeeder_combout = sum[28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(yout_a28_a_afeeder_DATAD_driver),
	.cin(gnd),
	.combout(yout_a28_a_afeeder_combout),
	.cout());
// synopsys translate_off
defparam yout_a28_a_afeeder.lut_mask = 16'hFF00;
defparam yout_a28_a_afeeder.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_routing_wire yout_a28_a_CLK_routing_wire_inst (
	.datain(clk_ainputclkctrl_outclk),
	.dataout(yout_a28_a_CLK_driver));

cycloneive_routing_wire yout_a28_a_D_routing_wire_inst (
	.datain(yout_a28_a_afeeder_combout),
	.dataout(yout_a28_a_D_driver));

cycloneive_routing_wire yout_a28_a_CLRN_routing_wire_inst (
	.datain(!rst_ainputclkctrl_outclk),
	.dataout(yout_a28_a_CLRN_driver));

// Location: FF_X14_Y13_N29
dffeas yout_a28_a(
	.clk(yout_a28_a_CLK_driver),
	.d(yout_a28_a_D_driver),
	.asdata(vcc),
	.clrn(yout_a28_a_CLRN_driver),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yout[28]),
	.prn(vcc));
// synopsys translate_off
defparam yout_a28_a.is_wysiwyg = "true";
defparam yout_a28_a.power_up = "low";
// synopsys translate_on

assign Yout[0] = Yout_a0_a_aoutput_o;

assign Yout[1] = Yout_a1_a_aoutput_o;

assign Yout[2] = Yout_a2_a_aoutput_o;

assign Yout[3] = Yout_a3_a_aoutput_o;

assign Yout[4] = Yout_a4_a_aoutput_o;

assign Yout[5] = Yout_a5_a_aoutput_o;

assign Yout[6] = Yout_a6_a_aoutput_o;

assign Yout[7] = Yout_a7_a_aoutput_o;

assign Yout[8] = Yout_a8_a_aoutput_o;

assign Yout[9] = Yout_a9_a_aoutput_o;

assign Yout[10] = Yout_a10_a_aoutput_o;

assign Yout[11] = Yout_a11_a_aoutput_o;

assign Yout[12] = Yout_a12_a_aoutput_o;

assign Yout[13] = Yout_a13_a_aoutput_o;

assign Yout[14] = Yout_a14_a_aoutput_o;

assign Yout[15] = Yout_a15_a_aoutput_o;

assign Yout[16] = Yout_a16_a_aoutput_o;

assign Yout[17] = Yout_a17_a_aoutput_o;

assign Yout[18] = Yout_a18_a_aoutput_o;

assign Yout[19] = Yout_a19_a_aoutput_o;

assign Yout[20] = Yout_a20_a_aoutput_o;

assign Yout[21] = Yout_a21_a_aoutput_o;

assign Yout[22] = Yout_a22_a_aoutput_o;

assign Yout[23] = Yout_a23_a_aoutput_o;

assign Yout[24] = Yout_a24_a_aoutput_o;

assign Yout[25] = Yout_a25_a_aoutput_o;

assign Yout[26] = Yout_a26_a_aoutput_o;

assign Yout[27] = Yout_a27_a_aoutput_o;

assign Yout[28] = Yout_a28_a_aoutput_o;

endmodule
