<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="EXP9_RI_CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="RI_CPU_Exp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="RI_CPU_Exp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="RI_CPU_Exp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RI_CPU_Exp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="RI_CPU_Exp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="RI_CPU_Exp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RI_CPU_Exp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="RI_CPU_Exp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="RI_CPU_Exp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="RI_CPU_Exp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RI_CPU_Exp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="RI_CPU_Exp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="RI_CPU_Exp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="RI_CPU_Exp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="RI_CPU_Exp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="RI_CPU_Exp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="RI_CPU_Exp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="RI_CPU_Exp.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="RI_CPU_Exp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="RI_CPU_Exp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RI_CPU_Exp_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="RI_CPU_Exp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RI_CPU_Exp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="RI_CPU_Exp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="RI_CPU_Exp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="RI_CPU_Exp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RI_CPU_Exp_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RI_CPU_Exp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="RI_CPU_Exp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="RI_CPU_Exp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RI_CPU_Exp_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="RI_CPU_Exp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="RI_CPU_Exp_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="RI_CPU_Exp_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="RI_CPU_Exp_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RI_CPU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RI_CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RI_CPU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ri_cpu_exp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ri_cpu_exp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ri_cpu_exp.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1394166815" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1394166815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394166815" xil_pn:in_ck="-1048991810174261657" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1394166815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BTN_OK.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="REGS.v"/>
      <outfile xil_pn:name="RI_CPU.v"/>
      <outfile xil_pn:name="RI_CPU_Exp.v"/>
    </transform>
    <transform xil_pn:end_ts="1394166815" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4564779480780910631" xil_pn:start_ts="1394166815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394166815" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5254305640632318359" xil_pn:start_ts="1394166815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394166816" xil_pn:in_ck="911016719090596062" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="645217647621359314" xil_pn:start_ts="1394166815">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_B.v"/>
    </transform>
    <transform xil_pn:end_ts="1394166816" xil_pn:in_ck="-9058494664285438243" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1394166816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BTN_OK.v"/>
      <outfile xil_pn:name="IF.v"/>
      <outfile xil_pn:name="REGS.v"/>
      <outfile xil_pn:name="RI_CPU.v"/>
      <outfile xil_pn:name="RI_CPU_Exp.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_B.v"/>
    </transform>
    <transform xil_pn:end_ts="1394166827" xil_pn:in_ck="-9058494664285438243" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2193097874907400433" xil_pn:start_ts="1394166816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="RI_CPU_beh.prj"/>
      <outfile xil_pn:name="RI_CPU_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1394166827" xil_pn:in_ck="6480881236398164817" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2573538815512358796" xil_pn:start_ts="1394166827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RI_CPU_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1394105438" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1394105438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394105438" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8628401442117938883" xil_pn:start_ts="1394105438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394106483" xil_pn:in_ck="911016719090596062" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="645217647621359314" xil_pn:start_ts="1394106483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_B.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394105439" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8163698364577339717" xil_pn:start_ts="1394105439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394105439" xil_pn:in_ck="6324541827708341724" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1394105439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394105439" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4565823510315381156" xil_pn:start_ts="1394105439">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394176380" xil_pn:in_ck="-9058494664285438243" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-9187940619563197599" xil_pn:start_ts="1394176340">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RI_CPU_Exp.lso"/>
      <outfile xil_pn:name="RI_CPU_Exp.ngc"/>
      <outfile xil_pn:name="RI_CPU_Exp.ngr"/>
      <outfile xil_pn:name="RI_CPU_Exp.prj"/>
      <outfile xil_pn:name="RI_CPU_Exp.stx"/>
      <outfile xil_pn:name="RI_CPU_Exp.syr"/>
      <outfile xil_pn:name="RI_CPU_Exp.xst"/>
      <outfile xil_pn:name="RI_CPU_Exp_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1394105447" xil_pn:in_ck="3912548063947086" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8766358060826886256" xil_pn:start_ts="1394105447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1394176391" xil_pn:in_ck="-7532526727944328196" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1006550099107706061" xil_pn:start_ts="1394176383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RI_CPU_Exp.bld"/>
      <outfile xil_pn:name="RI_CPU_Exp.ngd"/>
      <outfile xil_pn:name="RI_CPU_Exp_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1394176533" xil_pn:in_ck="7608424830570543683" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1394176391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RI_CPU_Exp.pcf"/>
      <outfile xil_pn:name="RI_CPU_Exp_map.map"/>
      <outfile xil_pn:name="RI_CPU_Exp_map.mrp"/>
      <outfile xil_pn:name="RI_CPU_Exp_map.ncd"/>
      <outfile xil_pn:name="RI_CPU_Exp_map.ngm"/>
      <outfile xil_pn:name="RI_CPU_Exp_map.xrpt"/>
      <outfile xil_pn:name="RI_CPU_Exp_summary.xml"/>
      <outfile xil_pn:name="RI_CPU_Exp_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1394176893" xil_pn:in_ck="5727515067579724508" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1394176533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RI_CPU_Exp.ncd"/>
      <outfile xil_pn:name="RI_CPU_Exp.pad"/>
      <outfile xil_pn:name="RI_CPU_Exp.par"/>
      <outfile xil_pn:name="RI_CPU_Exp.ptwx"/>
      <outfile xil_pn:name="RI_CPU_Exp.unroutes"/>
      <outfile xil_pn:name="RI_CPU_Exp.xpi"/>
      <outfile xil_pn:name="RI_CPU_Exp_pad.csv"/>
      <outfile xil_pn:name="RI_CPU_Exp_pad.txt"/>
      <outfile xil_pn:name="RI_CPU_Exp_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1394176928" xil_pn:in_ck="-8606592003466108943" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1394176893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RI_CPU_Exp.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ri_cpu_exp.bgn"/>
      <outfile xil_pn:name="ri_cpu_exp.bit"/>
      <outfile xil_pn:name="ri_cpu_exp.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1394176893" xil_pn:in_ck="7608424830570543551" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1394176873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RI_CPU_Exp.twr"/>
      <outfile xil_pn:name="RI_CPU_Exp.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
