Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jun  4 17:31:40 2021
| Host         : remus.ece.uvic.ca running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file shifter2_timing_summary_routed.rpt -pb shifter2_timing_summary_routed.pb -rpx shifter2_timing_summary_routed.rpx -warn_on_violation
| Design       : shifter2
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.143        0.000                      0                   17        0.167        0.000                      0                   17        9.600        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                18.143        0.000                      0                   17        0.167        0.000                      0                   17        9.600        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       18.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.143ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.500ns (27.316%)  route 1.330ns (72.684%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.293     4.310    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y161        FDRE (Prop_fdre_C_Q)         0.236     4.546 r  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.806     5.352    bit_r[3]
    SLICE_X64Y164        LUT4 (Prop_lut4_I2_O)        0.130     5.482 r  d_out[10]_i_2/O
                         net (fo=2, routed)           0.524     6.007    d_out[10]_i_2_n_0
    SLICE_X65Y162        LUT6 (Prop_lut6_I3_O)        0.134     6.141 r  d_out[10]_i_1/O
                         net (fo=1, routed)           0.000     6.141    d_out_r[10]
    SLICE_X65Y162        FDRE                                         r  d_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y162        FDRE                                         r  d_out_reg[10]/C
                         clock pessimism              0.351    24.285    
                         clock uncertainty           -0.035    24.250    
    SLICE_X65Y162        FDRE (Setup_fdre_C_D)        0.034    24.284    d_out_reg[10]
  -------------------------------------------------------------------
                         required time                         24.284    
                         arrival time                          -6.141    
  -------------------------------------------------------------------
                         slack                                 18.143    

Slack (MET) :             18.203ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.405ns (22.822%)  route 1.370ns (77.178%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.293     4.310    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y161        FDRE (Prop_fdre_C_Q)         0.236     4.546 r  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.671     5.217    bit_r[3]
    SLICE_X65Y164        LUT5 (Prop_lut5_I3_O)        0.126     5.343 r  d_out[11]_i_3/O
                         net (fo=4, routed)           0.699     6.042    d_out[11]_i_3_n_0
    SLICE_X65Y161        LUT6 (Prop_lut6_I0_O)        0.043     6.085 r  d_out[8]_i_1/O
                         net (fo=1, routed)           0.000     6.085    d_out_r[8]
    SLICE_X65Y161        FDRE                                         r  d_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y161        FDRE                                         r  d_out_reg[8]/C
                         clock pessimism              0.355    24.289    
                         clock uncertainty           -0.035    24.254    
    SLICE_X65Y161        FDRE (Setup_fdre_C_D)        0.034    24.288    d_out_reg[8]
  -------------------------------------------------------------------
                         required time                         24.288    
                         arrival time                          -6.085    
  -------------------------------------------------------------------
                         slack                                 18.203    

Slack (MET) :             18.233ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.500ns (28.729%)  route 1.240ns (71.271%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.293     4.310    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y161        FDRE (Prop_fdre_C_Q)         0.236     4.546 r  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.806     5.352    bit_r[3]
    SLICE_X64Y164        LUT4 (Prop_lut4_I2_O)        0.130     5.482 r  d_out[10]_i_2/O
                         net (fo=2, routed)           0.434     5.917    d_out[10]_i_2_n_0
    SLICE_X65Y162        LUT6 (Prop_lut6_I0_O)        0.134     6.051 r  d_out[9]_i_1/O
                         net (fo=1, routed)           0.000     6.051    d_out_r[9]
    SLICE_X65Y162        FDRE                                         r  d_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y162        FDRE                                         r  d_out_reg[9]/C
                         clock pessimism              0.351    24.285    
                         clock uncertainty           -0.035    24.250    
    SLICE_X65Y162        FDRE (Setup_fdre_C_D)        0.034    24.284    d_out_reg[9]
  -------------------------------------------------------------------
                         required time                         24.284    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 18.233    

Slack (MET) :             18.335ns  (required time - arrival time)
  Source:                 d_in_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.345ns (20.984%)  route 1.299ns (79.016%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.305ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.288     4.305    clk_IBUF_BUFG
    SLICE_X62Y166        FDRE                                         r  d_in_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        FDRE (Prop_fdre_C_Q)         0.259     4.564 r  d_in_r_reg[14]/Q
                         net (fo=5, routed)           0.644     5.208    d_in_r[14]
    SLICE_X64Y163        LUT6 (Prop_lut6_I3_O)        0.043     5.251 r  d_out[6]_i_2/O
                         net (fo=4, routed)           0.655     5.907    d_out[6]_i_2_n_0
    SLICE_X65Y161        LUT6 (Prop_lut6_I3_O)        0.043     5.950 r  d_out[4]_i_1/O
                         net (fo=1, routed)           0.000     5.950    d_out_r[4]
    SLICE_X65Y161        FDRE                                         r  d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X65Y161        FDRE                                         r  d_out_reg[4]/C
                         clock pessimism              0.351    24.285    
                         clock uncertainty           -0.035    24.250    
    SLICE_X65Y161        FDRE (Setup_fdre_C_D)        0.034    24.284    d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         24.284    
                         arrival time                          -5.950    
  -------------------------------------------------------------------
                         slack                                 18.335    

Slack (MET) :             18.353ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.405ns (24.172%)  route 1.270ns (75.828%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.293     4.310    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y161        FDRE (Prop_fdre_C_Q)         0.236     4.546 r  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.806     5.352    bit_r[3]
    SLICE_X64Y164        LUT5 (Prop_lut5_I3_O)        0.126     5.478 r  d_out[8]_i_2/O
                         net (fo=4, routed)           0.465     5.943    d_out[8]_i_2_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I3_O)        0.043     5.986 r  d_out[6]_i_1/O
                         net (fo=1, routed)           0.000     5.986    d_out_r[6]
    SLICE_X64Y161        FDRE                                         r  d_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  d_out_reg[6]/C
                         clock pessimism              0.376    24.310    
                         clock uncertainty           -0.035    24.275    
    SLICE_X64Y161        FDRE (Setup_fdre_C_D)        0.064    24.339    d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         24.339    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                 18.353    

Slack (MET) :             18.353ns  (required time - arrival time)
  Source:                 bit_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.405ns (24.158%)  route 1.271ns (75.842%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.293     4.310    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  bit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y161        FDRE (Prop_fdre_C_Q)         0.236     4.546 r  bit_r_reg[3]/Q
                         net (fo=19, routed)          0.806     5.352    bit_r[3]
    SLICE_X64Y164        LUT5 (Prop_lut5_I3_O)        0.126     5.478 r  d_out[8]_i_2/O
                         net (fo=4, routed)           0.466     5.944    d_out[8]_i_2_n_0
    SLICE_X64Y161        LUT6 (Prop_lut6_I1_O)        0.043     5.987 r  d_out[7]_i_1/O
                         net (fo=1, routed)           0.000     5.987    d_out_r[7]
    SLICE_X64Y161        FDRE                                         r  d_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  d_out_reg[7]/C
                         clock pessimism              0.376    24.310    
                         clock uncertainty           -0.035    24.275    
    SLICE_X64Y161        FDRE (Setup_fdre_C_D)        0.065    24.340    d_out_reg[7]
  -------------------------------------------------------------------
                         required time                         24.340    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                 18.353    

Slack (MET) :             18.369ns  (required time - arrival time)
  Source:                 bit_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.634ns  (logic 0.402ns (24.597%)  route 1.232ns (75.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.293     4.310    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  bit_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y161        FDRE (Prop_fdre_C_Q)         0.236     4.546 r  bit_r_reg[2]/Q
                         net (fo=19, routed)          0.659     5.205    bit_r[2]
    SLICE_X64Y164        LUT6 (Prop_lut6_I2_O)        0.123     5.328 r  d_out[4]_i_2/O
                         net (fo=4, routed)           0.574     5.902    d_out[4]_i_2_n_0
    SLICE_X64Y162        LUT6 (Prop_lut6_I0_O)        0.043     5.945 r  d_out[1]_i_1/O
                         net (fo=1, routed)           0.000     5.945    d_out_r[1]
    SLICE_X64Y162        FDRE                                         r  d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X64Y162        FDRE                                         r  d_out_reg[1]/C
                         clock pessimism              0.351    24.285    
                         clock uncertainty           -0.035    24.250    
    SLICE_X64Y162        FDRE (Setup_fdre_C_D)        0.064    24.314    d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         24.314    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                 18.369    

Slack (MET) :             18.372ns  (required time - arrival time)
  Source:                 bit_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.402ns (24.627%)  route 1.230ns (75.373%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.934ns = ( 23.934 - 20.000 ) 
    Source Clock Delay      (SCD):    4.310ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.293     4.310    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  bit_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y161        FDRE (Prop_fdre_C_Q)         0.236     4.546 r  bit_r_reg[2]/Q
                         net (fo=19, routed)          0.659     5.205    bit_r[2]
    SLICE_X64Y164        LUT6 (Prop_lut6_I2_O)        0.123     5.328 r  d_out[4]_i_2/O
                         net (fo=4, routed)           0.572     5.900    d_out[4]_i_2_n_0
    SLICE_X64Y162        LUT6 (Prop_lut6_I3_O)        0.043     5.943 r  d_out[2]_i_1/O
                         net (fo=1, routed)           0.000     5.943    d_out_r[2]
    SLICE_X64Y162        FDRE                                         r  d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.159    23.934    clk_IBUF_BUFG
    SLICE_X64Y162        FDRE                                         r  d_out_reg[2]/C
                         clock pessimism              0.351    24.285    
                         clock uncertainty           -0.035    24.250    
    SLICE_X64Y162        FDRE (Setup_fdre_C_D)        0.065    24.315    d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         24.315    
                         arrival time                          -5.943    
  -------------------------------------------------------------------
                         slack                                 18.372    

Slack (MET) :             18.373ns  (required time - arrival time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.313ns (19.244%)  route 1.313ns (80.756%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 23.932 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X63Y160        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.223     4.534 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.848     5.383    bit_r[1]
    SLICE_X65Y164        LUT5 (Prop_lut5_I0_O)        0.043     5.426 r  d_out[14]_i_3/O
                         net (fo=2, routed)           0.465     5.891    d_out[14]_i_3_n_0
    SLICE_X66Y164        LUT3 (Prop_lut3_I0_O)        0.047     5.938 r  d_out[13]_i_1/O
                         net (fo=1, routed)           0.000     5.938    d_out_r[13]
    SLICE_X66Y164        FDRE                                         r  d_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.157    23.932    clk_IBUF_BUFG
    SLICE_X66Y164        FDRE                                         r  d_out_reg[13]/C
                         clock pessimism              0.328    24.260    
                         clock uncertainty           -0.035    24.225    
    SLICE_X66Y164        FDRE (Setup_fdre_C_D)        0.086    24.311    d_out_reg[13]
  -------------------------------------------------------------------
                         required time                         24.311    
                         arrival time                          -5.938    
  -------------------------------------------------------------------
                         slack                                 18.373    

Slack (MET) :             18.377ns  (required time - arrival time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.309ns (19.284%)  route 1.293ns (80.716%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 23.932 - 20.000 ) 
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.619     0.619 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.305     2.924    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.017 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.294     4.311    clk_IBUF_BUFG
    SLICE_X63Y160        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.223     4.534 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.850     5.384    bit_r[1]
    SLICE_X66Y163        LUT5 (Prop_lut5_I0_O)        0.043     5.427 r  d_out[14]_i_2/O
                         net (fo=1, routed)           0.444     5.871    d_out[14]_i_2_n_0
    SLICE_X66Y164        LUT3 (Prop_lut3_I0_O)        0.043     5.914 r  d_out[14]_i_1/O
                         net (fo=1, routed)           0.000     5.914    d_out_r[14]
    SLICE_X66Y164        FDRE                                         r  d_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    AK34                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.513    20.513 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.179    22.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          1.157    23.932    clk_IBUF_BUFG
    SLICE_X66Y164        FDRE                                         r  d_out_reg[14]/C
                         clock pessimism              0.328    24.260    
                         clock uncertainty           -0.035    24.225    
    SLICE_X66Y164        FDRE (Setup_fdre_C_D)        0.066    24.291    d_out_reg[14]
  -------------------------------------------------------------------
                         required time                         24.291    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                 18.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.769%)  route 0.140ns (52.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X63Y160        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.100     1.925 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.140     2.065    bit_r[1]
    SLICE_X64Y161        LUT6 (Prop_lut6_I4_O)        0.028     2.093 r  d_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.093    d_out_r[6]
    SLICE_X64Y161        FDRE                                         r  d_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.787     2.266    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  d_out_reg[6]/C
                         clock pessimism             -0.427     1.839    
    SLICE_X64Y161        FDRE (Hold_fdre_C_D)         0.087     1.926    d_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.415%)  route 0.142ns (52.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X63Y160        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.100     1.925 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.142     2.067    bit_r[1]
    SLICE_X64Y161        LUT6 (Prop_lut6_I4_O)        0.028     2.095 r  d_out[7]_i_1/O
                         net (fo=1, routed)           0.000     2.095    d_out_r[7]
    SLICE_X64Y161        FDRE                                         r  d_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.787     2.266    clk_IBUF_BUFG
    SLICE_X64Y161        FDRE                                         r  d_out_reg[7]/C
                         clock pessimism             -0.427     1.839    
    SLICE_X64Y161        FDRE (Hold_fdre_C_D)         0.087     1.926    d_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 bit_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.157ns (67.357%)  route 0.076ns (32.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X65Y161        FDRE                                         r  bit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y161        FDRE (Prop_fdre_C_Q)         0.091     1.916 r  bit_r_reg[0]/Q
                         net (fo=16, routed)          0.076     1.992    bit_r[0]
    SLICE_X65Y161        LUT6 (Prop_lut6_I2_O)        0.066     2.058 r  d_out[4]_i_1/O
                         net (fo=1, routed)           0.000     2.058    d_out_r[4]
    SLICE_X65Y161        FDRE                                         r  d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.787     2.266    clk_IBUF_BUFG
    SLICE_X65Y161        FDRE                                         r  d_out_reg[4]/C
                         clock pessimism             -0.441     1.825    
    SLICE_X65Y161        FDRE (Hold_fdre_C_D)         0.060     1.885    d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 d_in_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.181%)  route 0.149ns (55.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.583     1.822    clk_IBUF_BUFG
    SLICE_X62Y166        FDRE                                         r  d_in_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y166        FDRE (Prop_fdre_C_Q)         0.118     1.940 r  d_in_r_reg[16]/Q
                         net (fo=16, routed)          0.149     2.089    d_in_r[16]
    SLICE_X66Y166        FDRE                                         r  d_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.781     2.260    clk_IBUF_BUFG
    SLICE_X66Y166        FDRE                                         r  d_out_reg[16]/C
                         clock pessimism             -0.408     1.852    
    SLICE_X66Y166        FDRE (Hold_fdre_C_D)         0.037     1.889    d_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 d_in_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.146ns (42.243%)  route 0.200ns (57.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.584     1.823    clk_IBUF_BUFG
    SLICE_X64Y164        FDRE                                         r  d_in_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y164        FDRE (Prop_fdre_C_Q)         0.118     1.941 r  d_in_r_reg[15]/Q
                         net (fo=6, routed)           0.200     2.141    d_in_r[15]
    SLICE_X66Y164        LUT6 (Prop_lut6_I5_O)        0.028     2.169 r  d_out[15]_i_1/O
                         net (fo=1, routed)           0.000     2.169    d_out_r[15]
    SLICE_X66Y164        FDRE                                         r  d_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.783     2.262    clk_IBUF_BUFG
    SLICE_X66Y164        FDRE                                         r  d_out_reg[15]/C
                         clock pessimism             -0.408     1.854    
    SLICE_X66Y164        FDRE (Hold_fdre_C_D)         0.087     1.941    d_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bit_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.157ns (53.025%)  route 0.139ns (46.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X65Y161        FDRE                                         r  bit_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y161        FDRE (Prop_fdre_C_Q)         0.091     1.916 r  bit_r_reg[0]/Q
                         net (fo=16, routed)          0.139     2.055    bit_r[0]
    SLICE_X65Y161        LUT6 (Prop_lut6_I2_O)        0.066     2.121 r  d_out[8]_i_1/O
                         net (fo=1, routed)           0.000     2.121    d_out_r[8]
    SLICE_X65Y161        FDRE                                         r  d_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.787     2.266    clk_IBUF_BUFG
    SLICE_X65Y161        FDRE                                         r  d_out_reg[8]/C
                         clock pessimism             -0.441     1.825    
    SLICE_X65Y161        FDRE (Hold_fdre_C_D)         0.061     1.886    d_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 d_in_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.156ns (46.020%)  route 0.183ns (53.980%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.584     1.823    clk_IBUF_BUFG
    SLICE_X65Y164        FDRE                                         r  d_in_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y164        FDRE (Prop_fdre_C_Q)         0.100     1.923 r  d_in_r_reg[0]/Q
                         net (fo=1, routed)           0.083     2.006    d_in_r[0]
    SLICE_X64Y164        LUT6 (Prop_lut6_I5_O)        0.028     2.034 r  d_out[0]_i_2/O
                         net (fo=1, routed)           0.100     2.134    d_out[0]_i_2_n_0
    SLICE_X64Y162        LUT6 (Prop_lut6_I5_O)        0.028     2.162 r  d_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.162    d_out_r[0]
    SLICE_X64Y162        FDRE                                         r  d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.785     2.264    clk_IBUF_BUFG
    SLICE_X64Y162        FDRE                                         r  d_out_reg[0]/C
                         clock pessimism             -0.427     1.837    
    SLICE_X64Y162        FDRE (Hold_fdre_C_D)         0.087     1.924    d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.257%)  route 0.190ns (59.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X63Y160        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.100     1.925 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.190     2.115    bit_r[1]
    SLICE_X65Y161        LUT6 (Prop_lut6_I4_O)        0.028     2.143 r  d_out[5]_i_1/O
                         net (fo=1, routed)           0.000     2.143    d_out_r[5]
    SLICE_X65Y161        FDRE                                         r  d_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.787     2.266    clk_IBUF_BUFG
    SLICE_X65Y161        FDRE                                         r  d_out_reg[5]/C
                         clock pessimism             -0.427     1.839    
    SLICE_X65Y161        FDRE (Hold_fdre_C_D)         0.060     1.899    d_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.394%)  route 0.234ns (64.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X63Y160        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.100     1.925 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.234     2.159    bit_r[1]
    SLICE_X64Y162        LUT6 (Prop_lut6_I4_O)        0.028     2.187 r  d_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.187    d_out_r[2]
    SLICE_X64Y162        FDRE                                         r  d_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.785     2.264    clk_IBUF_BUFG
    SLICE_X64Y162        FDRE                                         r  d_out_reg[2]/C
                         clock pessimism             -0.427     1.837    
    SLICE_X64Y162        FDRE (Hold_fdre_C_D)         0.087     1.924    d_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bit_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.296%)  route 0.235ns (64.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.264ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.126     0.126 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.239 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.586     1.825    clk_IBUF_BUFG
    SLICE_X63Y160        FDRE                                         r  bit_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.100     1.925 r  bit_r_reg[1]/Q
                         net (fo=17, routed)          0.235     2.160    bit_r[1]
    SLICE_X64Y162        LUT6 (Prop_lut6_I4_O)        0.028     2.188 r  d_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.188    d_out_r[1]
    SLICE_X64Y162        FDRE                                         r  d_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AK34                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AK34                 IBUF (Prop_ibuf_I_O)         0.292     0.292 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.449    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.479 r  clk_IBUF_BUFG_inst/O
                         net (fo=38, routed)          0.785     2.264    clk_IBUF_BUFG
    SLICE_X64Y162        FDRE                                         r  d_out_reg[1]/C
                         clock pessimism             -0.427     1.837    
    SLICE_X64Y162        FDRE (Hold_fdre_C_D)         0.087     1.924    d_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         20.000      18.592     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X65Y161  bit_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X64Y161  bit_r_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X64Y161  bit_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X64Y162  d_in_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X65Y162  d_in_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         20.000      19.250     SLICE_X66Y164  d_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X63Y160  bit_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X65Y164  d_in_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         20.000      19.300     SLICE_X63Y163  d_in_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X65Y161  bit_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X64Y161  bit_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X64Y161  bit_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X64Y162  d_in_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X65Y162  d_in_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X66Y164  d_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X66Y164  d_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X64Y162  d_in_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X65Y162  d_in_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         10.000      9.600      SLICE_X65Y161  bit_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X65Y161  bit_r_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X63Y160  bit_r_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X64Y161  bit_r_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X64Y161  bit_r_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X62Y166  d_in_r_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X62Y166  d_in_r_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X62Y166  d_in_r_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X62Y166  d_in_r_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X66Y166  d_out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         10.000      9.650      SLICE_X65Y161  d_out_reg[4]/C



