<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/cpu/x86/c1_LIRAssembler_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 2000, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;asm/macroAssembler.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;c1/c1_Compilation.hpp&quot;
  29 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  30 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  31 #include &quot;c1/c1_Runtime1.hpp&quot;
  32 #include &quot;c1/c1_ValueStack.hpp&quot;
  33 #include &quot;ci/ciArrayKlass.hpp&quot;
  34 #include &quot;ci/ciInstance.hpp&quot;
  35 #include &quot;ci/ciValueKlass.hpp&quot;
  36 #include &quot;gc/shared/collectedHeap.hpp&quot;
  37 #include &quot;nativeInst_x86.hpp&quot;
  38 #include &quot;oops/oop.inline.hpp&quot;
  39 #include &quot;oops/objArrayKlass.hpp&quot;
  40 #include &quot;runtime/frame.inline.hpp&quot;
  41 #include &quot;runtime/safepointMechanism.hpp&quot;
  42 #include &quot;runtime/sharedRuntime.hpp&quot;
  43 #include &quot;utilities/powerOfTwo.hpp&quot;
  44 #include &quot;vmreg_x86.inline.hpp&quot;
  45 
  46 
  47 // These masks are used to provide 128-bit aligned bitmasks to the XMM
  48 // instructions, to allow sign-masking or sign-bit flipping.  They allow
  49 // fast versions of NegF/NegD and AbsF/AbsD.
  50 
  51 // Note: &#39;double&#39; and &#39;long long&#39; have 32-bits alignment on x86.
  52 static jlong* double_quadword(jlong *adr, jlong lo, jlong hi) {
  53   // Use the expression (adr)&amp;(~0xF) to provide 128-bits aligned address
  54   // of 128-bits operands for SSE instructions.
  55   jlong *operand = (jlong*)(((intptr_t)adr) &amp; ((intptr_t)(~0xF)));
  56   // Store the value to a 128-bits operand.
  57   operand[0] = lo;
  58   operand[1] = hi;
  59   return operand;
  60 }
  61 
  62 // Buffer for 128-bits masks used by SSE instructions.
  63 static jlong fp_signmask_pool[(4+1)*2]; // 4*128bits(data) + 128bits(alignment)
  64 
  65 // Static initialization during VM startup.
  66 static jlong *float_signmask_pool  = double_quadword(&amp;fp_signmask_pool[1*2],         CONST64(0x7FFFFFFF7FFFFFFF),         CONST64(0x7FFFFFFF7FFFFFFF));
  67 static jlong *double_signmask_pool = double_quadword(&amp;fp_signmask_pool[2*2],         CONST64(0x7FFFFFFFFFFFFFFF),         CONST64(0x7FFFFFFFFFFFFFFF));
  68 static jlong *float_signflip_pool  = double_quadword(&amp;fp_signmask_pool[3*2], (jlong)UCONST64(0x8000000080000000), (jlong)UCONST64(0x8000000080000000));
  69 static jlong *double_signflip_pool = double_quadword(&amp;fp_signmask_pool[4*2], (jlong)UCONST64(0x8000000000000000), (jlong)UCONST64(0x8000000000000000));
  70 
  71 
  72 NEEDS_CLEANUP // remove this definitions ?
  73 const Register IC_Klass    = rax;   // where the IC klass is cached
  74 const Register SYNC_header = rax;   // synchronization header
  75 const Register SHIFT_count = rcx;   // where count for shift operations must be
  76 
  77 #define __ _masm-&gt;
  78 
  79 
  80 static void select_different_registers(Register preserve,
  81                                        Register extra,
  82                                        Register &amp;tmp1,
  83                                        Register &amp;tmp2) {
  84   if (tmp1 == preserve) {
  85     assert_different_registers(tmp1, tmp2, extra);
  86     tmp1 = extra;
  87   } else if (tmp2 == preserve) {
  88     assert_different_registers(tmp1, tmp2, extra);
  89     tmp2 = extra;
  90   }
  91   assert_different_registers(preserve, tmp1, tmp2);
  92 }
  93 
  94 
  95 
  96 static void select_different_registers(Register preserve,
  97                                        Register extra,
  98                                        Register &amp;tmp1,
  99                                        Register &amp;tmp2,
 100                                        Register &amp;tmp3) {
 101   if (tmp1 == preserve) {
 102     assert_different_registers(tmp1, tmp2, tmp3, extra);
 103     tmp1 = extra;
 104   } else if (tmp2 == preserve) {
 105     assert_different_registers(tmp1, tmp2, tmp3, extra);
 106     tmp2 = extra;
 107   } else if (tmp3 == preserve) {
 108     assert_different_registers(tmp1, tmp2, tmp3, extra);
 109     tmp3 = extra;
 110   }
 111   assert_different_registers(preserve, tmp1, tmp2, tmp3);
 112 }
 113 
 114 
 115 
 116 bool LIR_Assembler::is_small_constant(LIR_Opr opr) {
 117   if (opr-&gt;is_constant()) {
 118     LIR_Const* constant = opr-&gt;as_constant_ptr();
 119     switch (constant-&gt;type()) {
 120       case T_INT: {
 121         return true;
 122       }
 123 
 124       default:
 125         return false;
 126     }
 127   }
 128   return false;
 129 }
 130 
 131 
 132 LIR_Opr LIR_Assembler::receiverOpr() {
 133   return FrameMap::receiver_opr;
 134 }
 135 
 136 LIR_Opr LIR_Assembler::osrBufferPointer() {
 137   return FrameMap::as_pointer_opr(receiverOpr()-&gt;as_register());
 138 }
 139 
 140 //--------------fpu register translations-----------------------
 141 
 142 
 143 address LIR_Assembler::float_constant(float f) {
 144   address const_addr = __ float_constant(f);
 145   if (const_addr == NULL) {
 146     bailout(&quot;const section overflow&quot;);
 147     return __ code()-&gt;consts()-&gt;start();
 148   } else {
 149     return const_addr;
 150   }
 151 }
 152 
 153 
 154 address LIR_Assembler::double_constant(double d) {
 155   address const_addr = __ double_constant(d);
 156   if (const_addr == NULL) {
 157     bailout(&quot;const section overflow&quot;);
 158     return __ code()-&gt;consts()-&gt;start();
 159   } else {
 160     return const_addr;
 161   }
 162 }
 163 
 164 #ifndef _LP64
 165 void LIR_Assembler::fpop() {
 166   __ fpop();
 167 }
 168 
 169 void LIR_Assembler::fxch(int i) {
 170   __ fxch(i);
 171 }
 172 
 173 void LIR_Assembler::fld(int i) {
 174   __ fld_s(i);
 175 }
 176 
 177 void LIR_Assembler::ffree(int i) {
 178   __ ffree(i);
 179 }
 180 #endif // !_LP64
 181 
 182 void LIR_Assembler::breakpoint() {
 183   __ int3();
 184 }
 185 
 186 void LIR_Assembler::push(LIR_Opr opr) {
 187   if (opr-&gt;is_single_cpu()) {
 188     __ push_reg(opr-&gt;as_register());
 189   } else if (opr-&gt;is_double_cpu()) {
 190     NOT_LP64(__ push_reg(opr-&gt;as_register_hi()));
 191     __ push_reg(opr-&gt;as_register_lo());
 192   } else if (opr-&gt;is_stack()) {
 193     __ push_addr(frame_map()-&gt;address_for_slot(opr-&gt;single_stack_ix()));
 194   } else if (opr-&gt;is_constant()) {
 195     LIR_Const* const_opr = opr-&gt;as_constant_ptr();
 196     if (const_opr-&gt;type() == T_OBJECT || const_opr-&gt;type() == T_VALUETYPE) {
 197       __ push_oop(const_opr-&gt;as_jobject());
 198     } else if (const_opr-&gt;type() == T_INT) {
 199       __ push_jint(const_opr-&gt;as_jint());
 200     } else {
 201       ShouldNotReachHere();
 202     }
 203 
 204   } else {
 205     ShouldNotReachHere();
 206   }
 207 }
 208 
 209 void LIR_Assembler::pop(LIR_Opr opr) {
 210   if (opr-&gt;is_single_cpu()) {
 211     __ pop_reg(opr-&gt;as_register());
 212   } else {
 213     ShouldNotReachHere();
 214   }
 215 }
 216 
 217 bool LIR_Assembler::is_literal_address(LIR_Address* addr) {
 218   return addr-&gt;base()-&gt;is_illegal() &amp;&amp; addr-&gt;index()-&gt;is_illegal();
 219 }
 220 
 221 //-------------------------------------------
 222 
 223 Address LIR_Assembler::as_Address(LIR_Address* addr) {
 224   return as_Address(addr, rscratch1);
 225 }
 226 
 227 Address LIR_Assembler::as_Address(LIR_Address* addr, Register tmp) {
 228   if (addr-&gt;base()-&gt;is_illegal()) {
 229     assert(addr-&gt;index()-&gt;is_illegal(), &quot;must be illegal too&quot;);
 230     AddressLiteral laddr((address)addr-&gt;disp(), relocInfo::none);
 231     if (! __ reachable(laddr)) {
 232       __ movptr(tmp, laddr.addr());
 233       Address res(tmp, 0);
 234       return res;
 235     } else {
 236       return __ as_Address(laddr);
 237     }
 238   }
 239 
 240   Register base = addr-&gt;base()-&gt;as_pointer_register();
 241 
 242   if (addr-&gt;index()-&gt;is_illegal()) {
 243     return Address( base, addr-&gt;disp());
 244   } else if (addr-&gt;index()-&gt;is_cpu_register()) {
 245     Register index = addr-&gt;index()-&gt;as_pointer_register();
 246     return Address(base, index, (Address::ScaleFactor) addr-&gt;scale(), addr-&gt;disp());
 247   } else if (addr-&gt;index()-&gt;is_constant()) {
 248     intptr_t addr_offset = (addr-&gt;index()-&gt;as_constant_ptr()-&gt;as_jint() &lt;&lt; addr-&gt;scale()) + addr-&gt;disp();
 249     assert(Assembler::is_simm32(addr_offset), &quot;must be&quot;);
 250 
 251     return Address(base, addr_offset);
 252   } else {
 253     Unimplemented();
 254     return Address();
 255   }
 256 }
 257 
 258 
 259 Address LIR_Assembler::as_Address_hi(LIR_Address* addr) {
 260   Address base = as_Address(addr);
 261   return Address(base._base, base._index, base._scale, base._disp + BytesPerWord);
 262 }
 263 
 264 
 265 Address LIR_Assembler::as_Address_lo(LIR_Address* addr) {
 266   return as_Address(addr);
 267 }
 268 
 269 
 270 void LIR_Assembler::osr_entry() {
 271   offsets()-&gt;set_value(CodeOffsets::OSR_Entry, code_offset());
 272   BlockBegin* osr_entry = compilation()-&gt;hir()-&gt;osr_entry();
 273   ValueStack* entry_state = osr_entry-&gt;state();
 274   int number_of_locks = entry_state-&gt;locks_size();
 275 
 276   // we jump here if osr happens with the interpreter
 277   // state set up to continue at the beginning of the
 278   // loop that triggered osr - in particular, we have
 279   // the following registers setup:
 280   //
 281   // rcx: osr buffer
 282   //
 283 
 284   // build frame
 285   ciMethod* m = compilation()-&gt;method();
 286   __ build_frame(initial_frame_size_in_bytes(), bang_size_in_bytes());
 287 
 288   // OSR buffer is
 289   //
 290   // locals[nlocals-1..0]
 291   // monitors[0..number_of_locks]
 292   //
 293   // locals is a direct copy of the interpreter frame so in the osr buffer
 294   // so first slot in the local array is the last local from the interpreter
 295   // and last slot is local[0] (receiver) from the interpreter
 296   //
 297   // Similarly with locks. The first lock slot in the osr buffer is the nth lock
 298   // from the interpreter frame, the nth lock slot in the osr buffer is 0th lock
 299   // in the interpreter frame (the method lock if a sync method)
 300 
 301   // Initialize monitors in the compiled activation.
 302   //   rcx: pointer to osr buffer
 303   //
 304   // All other registers are dead at this point and the locals will be
 305   // copied into place by code emitted in the IR.
 306 
 307   Register OSR_buf = osrBufferPointer()-&gt;as_pointer_register();
 308   { assert(frame::interpreter_frame_monitor_size() == BasicObjectLock::size(), &quot;adjust code below&quot;);
 309     int monitor_offset = BytesPerWord * method()-&gt;max_locals() +
 310       (BasicObjectLock::size() * BytesPerWord) * (number_of_locks - 1);
 311     // SharedRuntime::OSR_migration_begin() packs BasicObjectLocks in
 312     // the OSR buffer using 2 word entries: first the lock and then
 313     // the oop.
 314     for (int i = 0; i &lt; number_of_locks; i++) {
 315       int slot_offset = monitor_offset - ((i * 2) * BytesPerWord);
 316 #ifdef ASSERT
 317       // verify the interpreter&#39;s monitor has a non-null object
 318       {
 319         Label L;
 320         __ cmpptr(Address(OSR_buf, slot_offset + 1*BytesPerWord), (int32_t)NULL_WORD);
 321         __ jcc(Assembler::notZero, L);
 322         __ stop(&quot;locked object is NULL&quot;);
 323         __ bind(L);
 324       }
 325 #endif
 326       __ movptr(rbx, Address(OSR_buf, slot_offset + 0));
 327       __ movptr(frame_map()-&gt;address_for_monitor_lock(i), rbx);
 328       __ movptr(rbx, Address(OSR_buf, slot_offset + 1*BytesPerWord));
 329       __ movptr(frame_map()-&gt;address_for_monitor_object(i), rbx);
 330     }
 331   }
 332 }
 333 
 334 
 335 // inline cache check; done before the frame is built.
 336 int LIR_Assembler::check_icache() {
 337   Register receiver = FrameMap::receiver_opr-&gt;as_register();
 338   Register ic_klass = IC_Klass;
 339   const int ic_cmp_size = LP64_ONLY(10) NOT_LP64(9);
 340   const bool do_post_padding = VerifyOops || UseCompressedClassPointers;
 341   if (!do_post_padding) {
 342     // insert some nops so that the verified entry point is aligned on CodeEntryAlignment
 343     __ align(CodeEntryAlignment, __ offset() + ic_cmp_size);
 344   }
 345   int offset = __ offset();
 346   __ inline_cache_check(receiver, IC_Klass);
 347   assert(__ offset() % CodeEntryAlignment == 0 || do_post_padding, &quot;alignment must be correct&quot;);
 348   if (do_post_padding) {
 349     // force alignment after the cache check.
 350     // It&#39;s been verified to be aligned if !VerifyOops
 351     __ align(CodeEntryAlignment);
 352   }
 353   return offset;
 354 }
 355 
 356 void LIR_Assembler::clinit_barrier(ciMethod* method) {
 357   assert(VM_Version::supports_fast_class_init_checks(), &quot;sanity&quot;);
 358   assert(!method-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
 359 
 360   Label L_skip_barrier;
 361   Register klass = rscratch1;
 362   Register thread = LP64_ONLY( r15_thread ) NOT_LP64( noreg );
 363   assert(thread != noreg, &quot;x86_32 not implemented&quot;);
 364 
 365   __ mov_metadata(klass, method-&gt;holder()-&gt;constant_encoding());
 366   __ clinit_barrier(klass, thread, &amp;L_skip_barrier /*L_fast_path*/);
 367 
 368   __ jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 369 
 370   __ bind(L_skip_barrier);
 371 }
 372 
 373 void LIR_Assembler::jobject2reg_with_patching(Register reg, CodeEmitInfo* info) {
 374   jobject o = NULL;
 375   PatchingStub* patch = new PatchingStub(_masm, patching_id(info));
 376   __ movoop(reg, o);
 377   patching_epilog(patch, lir_patch_normal, reg, info);
 378 }
 379 
 380 void LIR_Assembler::klass2reg_with_patching(Register reg, CodeEmitInfo* info) {
 381   Metadata* o = NULL;
 382   PatchingStub* patch = new PatchingStub(_masm, PatchingStub::load_klass_id);
 383   __ mov_metadata(reg, o);
 384   patching_epilog(patch, lir_patch_normal, reg, info);
 385 }
 386 
 387 // This specifies the rsp decrement needed to build the frame
 388 int LIR_Assembler::initial_frame_size_in_bytes() const {
 389   // if rounding, must let FrameMap know!
 390 
 391   // The frame_map records size in slots (32bit word)
 392 
 393   // subtract two words to account for return address and link
 394   return (frame_map()-&gt;framesize() - (2*VMRegImpl::slots_per_word))  * VMRegImpl::stack_slot_size;
 395 }
 396 
 397 
 398 int LIR_Assembler::emit_exception_handler() {
 399   // if the last instruction is a call (typically to do a throw which
 400   // is coming at the end after block reordering) the return address
 401   // must still point into the code area in order to avoid assertion
 402   // failures when searching for the corresponding bci =&gt; add a nop
 403   // (was bug 5/14/1999 - gri)
 404   __ nop();
 405 
 406   // generate code for exception handler
 407   address handler_base = __ start_a_stub(exception_handler_size());
 408   if (handler_base == NULL) {
 409     // not enough space left for the handler
 410     bailout(&quot;exception handler overflow&quot;);
 411     return -1;
 412   }
 413 
 414   int offset = code_offset();
 415 
 416   // the exception oop and pc are in rax, and rdx
 417   // no other registers need to be preserved, so invalidate them
 418   __ invalidate_registers(false, true, true, false, true, true);
 419 
 420   // check that there is really an exception
 421   __ verify_not_null_oop(rax);
 422 
 423   // search an exception handler (rax: exception oop, rdx: throwing pc)
 424   __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::handle_exception_from_callee_id)));
 425   __ should_not_reach_here();
 426   guarantee(code_offset() - offset &lt;= exception_handler_size(), &quot;overflow&quot;);
 427   __ end_a_stub();
 428 
 429   return offset;
 430 }
 431 
 432 
 433 // Emit the code to remove the frame from the stack in the exception
 434 // unwind path.
 435 int LIR_Assembler::emit_unwind_handler() {
 436 #ifndef PRODUCT
 437   if (CommentedAssembly) {
 438     _masm-&gt;block_comment(&quot;Unwind handler&quot;);
 439   }
 440 #endif
 441 
 442   int offset = code_offset();
 443 
 444   // Fetch the exception from TLS and clear out exception related thread state
 445   Register thread = NOT_LP64(rsi) LP64_ONLY(r15_thread);
 446   NOT_LP64(__ get_thread(rsi));
 447   __ movptr(rax, Address(thread, JavaThread::exception_oop_offset()));
 448   __ movptr(Address(thread, JavaThread::exception_oop_offset()), (intptr_t)NULL_WORD);
 449   __ movptr(Address(thread, JavaThread::exception_pc_offset()), (intptr_t)NULL_WORD);
 450 
 451   __ bind(_unwind_handler_entry);
 452   __ verify_not_null_oop(rax);
 453   if (method()-&gt;is_synchronized() || compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 454     __ mov(rbx, rax);  // Preserve the exception (rbx is always callee-saved)
 455   }
 456 
 457   // Preform needed unlocking
 458   MonitorExitStub* stub = NULL;
 459   if (method()-&gt;is_synchronized()) {
 460     monitor_address(0, FrameMap::rax_opr);
 461     stub = new MonitorExitStub(FrameMap::rax_opr, true, 0);
 462     __ unlock_object(rdi, rsi, rax, *stub-&gt;entry());
 463     __ bind(*stub-&gt;continuation());
 464   }
 465 
 466   if (compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 467 #ifdef _LP64
 468     __ mov(rdi, r15_thread);
 469     __ mov_metadata(rsi, method()-&gt;constant_encoding());
 470 #else
 471     __ get_thread(rax);
 472     __ movptr(Address(rsp, 0), rax);
 473     __ mov_metadata(Address(rsp, sizeof(void*)), method()-&gt;constant_encoding());
 474 #endif
 475     __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit)));
 476   }
 477 
 478   if (method()-&gt;is_synchronized() || compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 479     __ mov(rax, rbx);  // Restore the exception
 480   }
 481 
 482   // remove the activation and dispatch to the unwind handler
 483   int initial_framesize = initial_frame_size_in_bytes();
 484   __ remove_frame(initial_framesize, needs_stack_repair(), initial_framesize - wordSize);
 485   __ jump(RuntimeAddress(Runtime1::entry_for(Runtime1::unwind_exception_id)));
 486 
 487   // Emit the slow path assembly
 488   if (stub != NULL) {
 489     stub-&gt;emit_code(this);
 490   }
 491 
 492   return offset;
 493 }
 494 
 495 
 496 int LIR_Assembler::emit_deopt_handler() {
 497   // if the last instruction is a call (typically to do a throw which
 498   // is coming at the end after block reordering) the return address
 499   // must still point into the code area in order to avoid assertion
 500   // failures when searching for the corresponding bci =&gt; add a nop
 501   // (was bug 5/14/1999 - gri)
 502   __ nop();
 503 
 504   // generate code for exception handler
 505   address handler_base = __ start_a_stub(deopt_handler_size());
 506   if (handler_base == NULL) {
 507     // not enough space left for the handler
 508     bailout(&quot;deopt handler overflow&quot;);
 509     return -1;
 510   }
 511 
 512   int offset = code_offset();
 513   InternalAddress here(__ pc());
 514 
 515   __ pushptr(here.addr());
 516   __ jump(RuntimeAddress(SharedRuntime::deopt_blob()-&gt;unpack()));
 517   guarantee(code_offset() - offset &lt;= deopt_handler_size(), &quot;overflow&quot;);
 518   __ end_a_stub();
 519 
 520   return offset;
 521 }
 522 
 523 
 524 void LIR_Assembler::return_op(LIR_Opr result) {
 525   assert(result-&gt;is_illegal() || !result-&gt;is_single_cpu() || result-&gt;as_register() == rax, &quot;word returns are in rax,&quot;);
 526   if (!result-&gt;is_illegal() &amp;&amp; result-&gt;is_float_kind() &amp;&amp; !result-&gt;is_xmm_register()) {
 527     assert(result-&gt;fpu() == 0, &quot;result must already be on TOS&quot;);
 528   }
 529 
 530   ciMethod* method = compilation()-&gt;method();
 531   if (ValueTypeReturnedAsFields &amp;&amp; method-&gt;signature()-&gt;returns_never_null()) {
 532     ciType* return_type = method-&gt;return_type();
 533     if (return_type-&gt;is_valuetype()) {
 534       ciValueKlass* vk = return_type-&gt;as_value_klass();
 535       if (vk-&gt;can_be_returned_as_fields()) {
 536 #ifndef _LP64
 537         Unimplemented();
 538 #else
 539         address unpack_handler = vk-&gt;unpack_handler();
 540         assert(unpack_handler != NULL, &quot;must be&quot;);
 541         __ call(RuntimeAddress(unpack_handler));
 542         // At this point, rax points to the value object (for interpreter or C1 caller).
 543         // The fields of the object are copied into registers (for C2 caller).
 544 #endif
 545       }
 546     }
 547   }
 548 
 549   // Pop the stack before the safepoint code
 550   int initial_framesize = initial_frame_size_in_bytes();
 551   __ remove_frame(initial_framesize, needs_stack_repair(), initial_framesize - wordSize);
 552 
 553   if (StackReservedPages &gt; 0 &amp;&amp; compilation()-&gt;has_reserved_stack_access()) {
 554     __ reserved_stack_check();
 555   }
 556 
 557   bool result_is_oop = result-&gt;is_valid() ? result-&gt;is_oop() : false;
 558 
 559   // Note: we do not need to round double result; float result has the right precision
 560   // the poll sets the condition code, but no data registers
 561 
 562 #ifdef _LP64
 563   const Register poll_addr = rscratch1;
 564   __ movptr(poll_addr, Address(r15_thread, Thread::polling_page_offset()));
 565 #else
 566   const Register poll_addr = rbx;
 567   assert(FrameMap::is_caller_save_register(poll_addr), &quot;will overwrite&quot;);
 568   __ get_thread(poll_addr);
 569   __ movptr(poll_addr, Address(poll_addr, Thread::polling_page_offset()));
 570 #endif
 571   __ relocate(relocInfo::poll_return_type);
 572   __ testl(rax, Address(poll_addr, 0));
 573   __ ret(0);
 574 }
 575 
 576 
 577 int LIR_Assembler::store_value_type_fields_to_buf(ciValueKlass* vk) {
 578   return (__ store_value_type_fields_to_buf(vk, false));
 579 }
 580 
 581 int LIR_Assembler::safepoint_poll(LIR_Opr tmp, CodeEmitInfo* info) {
 582   guarantee(info != NULL, &quot;Shouldn&#39;t be NULL&quot;);
 583   int offset = __ offset();
 584 #ifdef _LP64
 585   const Register poll_addr = rscratch1;
 586   __ movptr(poll_addr, Address(r15_thread, Thread::polling_page_offset()));
 587 #else
 588   assert(tmp-&gt;is_cpu_register(), &quot;needed&quot;);
 589   const Register poll_addr = tmp-&gt;as_register();
 590   __ get_thread(poll_addr);
 591   __ movptr(poll_addr, Address(poll_addr, in_bytes(Thread::polling_page_offset())));
 592 #endif
 593   add_debug_info_for_branch(info);
 594   __ relocate(relocInfo::poll_type);
 595   address pre_pc = __ pc();
 596   __ testl(rax, Address(poll_addr, 0));
 597   address post_pc = __ pc();
 598   guarantee(pointer_delta(post_pc, pre_pc, 1) == 2 LP64_ONLY(+1), &quot;must be exact length&quot;);
 599   return offset;
 600 }
 601 
 602 
 603 void LIR_Assembler::move_regs(Register from_reg, Register to_reg) {
 604   if (from_reg != to_reg) __ mov(to_reg, from_reg);
 605 }
 606 
 607 void LIR_Assembler::swap_reg(Register a, Register b) {
 608   __ xchgptr(a, b);
 609 }
 610 
 611 
 612 void LIR_Assembler::const2reg(LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info) {
 613   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 614   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
 615   LIR_Const* c = src-&gt;as_constant_ptr();
 616 
 617   switch (c-&gt;type()) {
 618     case T_INT: {
 619       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 620       __ movl(dest-&gt;as_register(), c-&gt;as_jint());
 621       break;
 622     }
 623 
 624     case T_ADDRESS: {
 625       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 626       __ movptr(dest-&gt;as_register(), c-&gt;as_jint());
 627       break;
 628     }
 629 
 630     case T_LONG: {
 631       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 632 #ifdef _LP64
 633       __ movptr(dest-&gt;as_register_lo(), (intptr_t)c-&gt;as_jlong());
 634 #else
 635       __ movptr(dest-&gt;as_register_lo(), c-&gt;as_jint_lo());
 636       __ movptr(dest-&gt;as_register_hi(), c-&gt;as_jint_hi());
 637 #endif // _LP64
 638       break;
 639     }
 640 
 641     case T_VALUETYPE: // Fall through
 642     case T_OBJECT: {
 643       if (patch_code != lir_patch_none) {
 644         jobject2reg_with_patching(dest-&gt;as_register(), info);
 645       } else {
 646         __ movoop(dest-&gt;as_register(), c-&gt;as_jobject());
 647       }
 648       break;
 649     }
 650 
 651     case T_METADATA: {
 652       if (patch_code != lir_patch_none) {
 653         klass2reg_with_patching(dest-&gt;as_register(), info);
 654       } else {
 655         __ mov_metadata(dest-&gt;as_register(), c-&gt;as_metadata());
 656       }
 657       break;
 658     }
 659 
 660     case T_FLOAT: {
 661       if (dest-&gt;is_single_xmm()) {
 662         if (LP64_ONLY(UseAVX &lt;= 2 &amp;&amp;) c-&gt;is_zero_float()) {
 663           __ xorps(dest-&gt;as_xmm_float_reg(), dest-&gt;as_xmm_float_reg());
 664         } else {
 665           __ movflt(dest-&gt;as_xmm_float_reg(),
 666                    InternalAddress(float_constant(c-&gt;as_jfloat())));
 667         }
 668       } else {
 669 #ifndef _LP64
 670         assert(dest-&gt;is_single_fpu(), &quot;must be&quot;);
 671         assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
 672         if (c-&gt;is_zero_float()) {
 673           __ fldz();
 674         } else if (c-&gt;is_one_float()) {
 675           __ fld1();
 676         } else {
 677           __ fld_s (InternalAddress(float_constant(c-&gt;as_jfloat())));
 678         }
 679 #else
 680         ShouldNotReachHere();
 681 #endif // !_LP64
 682       }
 683       break;
 684     }
 685 
 686     case T_DOUBLE: {
 687       if (dest-&gt;is_double_xmm()) {
 688         if (LP64_ONLY(UseAVX &lt;= 2 &amp;&amp;) c-&gt;is_zero_double()) {
 689           __ xorpd(dest-&gt;as_xmm_double_reg(), dest-&gt;as_xmm_double_reg());
 690         } else {
 691           __ movdbl(dest-&gt;as_xmm_double_reg(),
 692                     InternalAddress(double_constant(c-&gt;as_jdouble())));
 693         }
 694       } else {
 695 #ifndef _LP64
 696         assert(dest-&gt;is_double_fpu(), &quot;must be&quot;);
 697         assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
 698         if (c-&gt;is_zero_double()) {
 699           __ fldz();
 700         } else if (c-&gt;is_one_double()) {
 701           __ fld1();
 702         } else {
 703           __ fld_d (InternalAddress(double_constant(c-&gt;as_jdouble())));
 704         }
 705 #else
 706         ShouldNotReachHere();
 707 #endif // !_LP64
 708       }
 709       break;
 710     }
 711 
 712     default:
 713       ShouldNotReachHere();
 714   }
 715 }
 716 
 717 void LIR_Assembler::const2stack(LIR_Opr src, LIR_Opr dest) {
 718   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 719   assert(dest-&gt;is_stack(), &quot;should not call otherwise&quot;);
 720   LIR_Const* c = src-&gt;as_constant_ptr();
 721 
 722   switch (c-&gt;type()) {
 723     case T_INT:  // fall through
 724     case T_FLOAT:
 725       __ movl(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jint_bits());
 726       break;
 727 
 728     case T_ADDRESS:
 729       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jint_bits());
 730       break;
 731 
 732     case T_VALUETYPE: // Fall through
 733     case T_OBJECT:
 734       __ movoop(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jobject());
 735       break;
 736 
 737     case T_LONG:  // fall through
 738     case T_DOUBLE:
 739 #ifdef _LP64
 740       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 741                                             lo_word_offset_in_bytes), (intptr_t)c-&gt;as_jlong_bits());
 742 #else
 743       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 744                                               lo_word_offset_in_bytes), c-&gt;as_jint_lo_bits());
 745       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 746                                               hi_word_offset_in_bytes), c-&gt;as_jint_hi_bits());
 747 #endif // _LP64
 748       break;
 749 
 750     default:
 751       ShouldNotReachHere();
 752   }
 753 }
 754 
 755 void LIR_Assembler::const2mem(LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info, bool wide) {
 756   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 757   assert(dest-&gt;is_address(), &quot;should not call otherwise&quot;);
 758   LIR_Const* c = src-&gt;as_constant_ptr();
 759   LIR_Address* addr = dest-&gt;as_address_ptr();
 760 
 761   int null_check_here = code_offset();
 762   switch (type) {
 763     case T_INT:    // fall through
 764     case T_FLOAT:
 765       __ movl(as_Address(addr), c-&gt;as_jint_bits());
 766       break;
 767 
 768     case T_ADDRESS:
 769       __ movptr(as_Address(addr), c-&gt;as_jint_bits());
 770       break;
 771 
 772     case T_VALUETYPE: // fall through
 773     case T_OBJECT:  // fall through
 774     case T_ARRAY:
 775       if (c-&gt;as_jobject() == NULL) {
 776         if (UseCompressedOops &amp;&amp; !wide) {
 777           __ movl(as_Address(addr), (int32_t)NULL_WORD);
 778         } else {
 779 #ifdef _LP64
 780           __ xorptr(rscratch1, rscratch1);
 781           null_check_here = code_offset();
 782           __ movptr(as_Address(addr), rscratch1);
 783 #else
 784           __ movptr(as_Address(addr), NULL_WORD);
 785 #endif
 786         }
 787       } else {
 788         if (is_literal_address(addr)) {
 789           ShouldNotReachHere();
 790           __ movoop(as_Address(addr, noreg), c-&gt;as_jobject());
 791         } else {
 792 #ifdef _LP64
 793           __ movoop(rscratch1, c-&gt;as_jobject());
 794           if (UseCompressedOops &amp;&amp; !wide) {
 795             __ encode_heap_oop(rscratch1);
 796             null_check_here = code_offset();
 797             __ movl(as_Address_lo(addr), rscratch1);
 798           } else {
 799             null_check_here = code_offset();
 800             __ movptr(as_Address_lo(addr), rscratch1);
 801           }
 802 #else
 803           __ movoop(as_Address(addr), c-&gt;as_jobject());
 804 #endif
 805         }
 806       }
 807       break;
 808 
 809     case T_LONG:    // fall through
 810     case T_DOUBLE:
 811 #ifdef _LP64
 812       if (is_literal_address(addr)) {
 813         ShouldNotReachHere();
 814         __ movptr(as_Address(addr, r15_thread), (intptr_t)c-&gt;as_jlong_bits());
 815       } else {
 816         __ movptr(r10, (intptr_t)c-&gt;as_jlong_bits());
 817         null_check_here = code_offset();
 818         __ movptr(as_Address_lo(addr), r10);
 819       }
 820 #else
 821       // Always reachable in 32bit so this doesn&#39;t produce useless move literal
 822       __ movptr(as_Address_hi(addr), c-&gt;as_jint_hi_bits());
 823       __ movptr(as_Address_lo(addr), c-&gt;as_jint_lo_bits());
 824 #endif // _LP64
 825       break;
 826 
 827     case T_BOOLEAN: // fall through
 828     case T_BYTE:
 829       __ movb(as_Address(addr), c-&gt;as_jint() &amp; 0xFF);
 830       break;
 831 
 832     case T_CHAR:    // fall through
 833     case T_SHORT:
 834       __ movw(as_Address(addr), c-&gt;as_jint() &amp; 0xFFFF);
 835       break;
 836 
 837     default:
 838       ShouldNotReachHere();
 839   };
 840 
 841   if (info != NULL) {
 842     add_debug_info_for_null_check(null_check_here, info);
 843   }
 844 }
 845 
 846 
 847 void LIR_Assembler::reg2reg(LIR_Opr src, LIR_Opr dest) {
 848   assert(src-&gt;is_register(), &quot;should not call otherwise&quot;);
 849   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
 850 
 851   // move between cpu-registers
 852   if (dest-&gt;is_single_cpu()) {
 853 #ifdef _LP64
 854     if (src-&gt;type() == T_LONG) {
 855       // Can do LONG -&gt; OBJECT
 856       move_regs(src-&gt;as_register_lo(), dest-&gt;as_register());
 857       return;
 858     }
 859 #endif
 860     assert(src-&gt;is_single_cpu(), &quot;must match&quot;);
 861     if (src-&gt;type() == T_OBJECT || src-&gt;type() == T_VALUETYPE) {
 862       __ verify_oop(src-&gt;as_register());
 863     }
 864     move_regs(src-&gt;as_register(), dest-&gt;as_register());
 865 
 866   } else if (dest-&gt;is_double_cpu()) {
 867 #ifdef _LP64
 868     if (is_reference_type(src-&gt;type())) {
 869       // Surprising to me but we can see move of a long to t_object
 870       __ verify_oop(src-&gt;as_register());
 871       move_regs(src-&gt;as_register(), dest-&gt;as_register_lo());
 872       return;
 873     }
 874 #endif
 875     assert(src-&gt;is_double_cpu(), &quot;must match&quot;);
 876     Register f_lo = src-&gt;as_register_lo();
 877     Register f_hi = src-&gt;as_register_hi();
 878     Register t_lo = dest-&gt;as_register_lo();
 879     Register t_hi = dest-&gt;as_register_hi();
 880 #ifdef _LP64
 881     assert(f_hi == f_lo, &quot;must be same&quot;);
 882     assert(t_hi == t_lo, &quot;must be same&quot;);
 883     move_regs(f_lo, t_lo);
 884 #else
 885     assert(f_lo != f_hi &amp;&amp; t_lo != t_hi, &quot;invalid register allocation&quot;);
 886 
 887 
 888     if (f_lo == t_hi &amp;&amp; f_hi == t_lo) {
 889       swap_reg(f_lo, f_hi);
 890     } else if (f_hi == t_lo) {
 891       assert(f_lo != t_hi, &quot;overwriting register&quot;);
 892       move_regs(f_hi, t_hi);
 893       move_regs(f_lo, t_lo);
 894     } else {
 895       assert(f_hi != t_lo, &quot;overwriting register&quot;);
 896       move_regs(f_lo, t_lo);
 897       move_regs(f_hi, t_hi);
 898     }
 899 #endif // LP64
 900 
 901 #ifndef _LP64
 902     // special moves from fpu-register to xmm-register
 903     // necessary for method results
 904   } else if (src-&gt;is_single_xmm() &amp;&amp; !dest-&gt;is_single_xmm()) {
 905     __ movflt(Address(rsp, 0), src-&gt;as_xmm_float_reg());
 906     __ fld_s(Address(rsp, 0));
 907   } else if (src-&gt;is_double_xmm() &amp;&amp; !dest-&gt;is_double_xmm()) {
 908     __ movdbl(Address(rsp, 0), src-&gt;as_xmm_double_reg());
 909     __ fld_d(Address(rsp, 0));
 910   } else if (dest-&gt;is_single_xmm() &amp;&amp; !src-&gt;is_single_xmm()) {
 911     __ fstp_s(Address(rsp, 0));
 912     __ movflt(dest-&gt;as_xmm_float_reg(), Address(rsp, 0));
 913   } else if (dest-&gt;is_double_xmm() &amp;&amp; !src-&gt;is_double_xmm()) {
 914     __ fstp_d(Address(rsp, 0));
 915     __ movdbl(dest-&gt;as_xmm_double_reg(), Address(rsp, 0));
 916 #endif // !_LP64
 917 
 918     // move between xmm-registers
 919   } else if (dest-&gt;is_single_xmm()) {
 920     assert(src-&gt;is_single_xmm(), &quot;must match&quot;);
 921     __ movflt(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_float_reg());
 922   } else if (dest-&gt;is_double_xmm()) {
 923     assert(src-&gt;is_double_xmm(), &quot;must match&quot;);
 924     __ movdbl(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_double_reg());
 925 
 926 #ifndef _LP64
 927     // move between fpu-registers (no instruction necessary because of fpu-stack)
 928   } else if (dest-&gt;is_single_fpu() || dest-&gt;is_double_fpu()) {
 929     assert(src-&gt;is_single_fpu() || src-&gt;is_double_fpu(), &quot;must match&quot;);
 930     assert(src-&gt;fpu() == dest-&gt;fpu(), &quot;currently should be nothing to do&quot;);
 931 #endif // !_LP64
 932 
 933   } else {
 934     ShouldNotReachHere();
 935   }
 936 }
 937 
 938 void LIR_Assembler::reg2stack(LIR_Opr src, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
 939   assert(src-&gt;is_register(), &quot;should not call otherwise&quot;);
 940   assert(dest-&gt;is_stack(), &quot;should not call otherwise&quot;);
 941 
 942   if (src-&gt;is_single_cpu()) {
 943     Address dst = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 944     if (is_reference_type(type)) {
 945       __ verify_oop(src-&gt;as_register());
 946       __ movptr (dst, src-&gt;as_register());
 947     } else if (type == T_METADATA || type == T_ADDRESS) {
 948       __ movptr (dst, src-&gt;as_register());
 949     } else {
 950       __ movl (dst, src-&gt;as_register());
 951     }
 952 
 953   } else if (src-&gt;is_double_cpu()) {
 954     Address dstLO = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), lo_word_offset_in_bytes);
 955     Address dstHI = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), hi_word_offset_in_bytes);
 956     __ movptr (dstLO, src-&gt;as_register_lo());
 957     NOT_LP64(__ movptr (dstHI, src-&gt;as_register_hi()));
 958 
 959   } else if (src-&gt;is_single_xmm()) {
 960     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 961     __ movflt(dst_addr, src-&gt;as_xmm_float_reg());
 962 
 963   } else if (src-&gt;is_double_xmm()) {
 964     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());
 965     __ movdbl(dst_addr, src-&gt;as_xmm_double_reg());
 966 
 967 #ifndef _LP64
 968   } else if (src-&gt;is_single_fpu()) {
 969     assert(src-&gt;fpu_regnr() == 0, &quot;argument must be on TOS&quot;);
 970     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 971     if (pop_fpu_stack)     __ fstp_s (dst_addr);
 972     else                   __ fst_s  (dst_addr);
 973 
 974   } else if (src-&gt;is_double_fpu()) {
 975     assert(src-&gt;fpu_regnrLo() == 0, &quot;argument must be on TOS&quot;);
 976     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());
 977     if (pop_fpu_stack)     __ fstp_d (dst_addr);
 978     else                   __ fst_d  (dst_addr);
 979 #endif // !_LP64
 980 
 981   } else {
 982     ShouldNotReachHere();
 983   }
 984 }
 985 
 986 
 987 void LIR_Assembler::reg2mem(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool wide, bool /* unaligned */) {
 988   LIR_Address* to_addr = dest-&gt;as_address_ptr();
 989   PatchingStub* patch = NULL;
 990   Register compressed_src = rscratch1;
 991 
 992   if (is_reference_type(type)) {
 993     __ verify_oop(src-&gt;as_register());
 994 #ifdef _LP64
 995     if (UseCompressedOops &amp;&amp; !wide) {
 996       __ movptr(compressed_src, src-&gt;as_register());
 997       __ encode_heap_oop(compressed_src);
 998       if (patch_code != lir_patch_none) {
 999         info-&gt;oop_map()-&gt;set_narrowoop(compressed_src-&gt;as_VMReg());
1000       }
1001     }
1002 #endif
1003   }
1004 
1005   if (patch_code != lir_patch_none) {
1006     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1007     Address toa = as_Address(to_addr);
1008     assert(toa.disp() != 0, &quot;must have&quot;);
1009   }
1010 
1011   int null_check_here = code_offset();
1012   switch (type) {
1013     case T_FLOAT: {
1014 #ifdef _LP64
1015       assert(src-&gt;is_single_xmm(), &quot;not a float&quot;);
1016       __ movflt(as_Address(to_addr), src-&gt;as_xmm_float_reg());
1017 #else
1018       if (src-&gt;is_single_xmm()) {
1019         __ movflt(as_Address(to_addr), src-&gt;as_xmm_float_reg());
1020       } else {
1021         assert(src-&gt;is_single_fpu(), &quot;must be&quot;);
1022         assert(src-&gt;fpu_regnr() == 0, &quot;argument must be on TOS&quot;);
1023         if (pop_fpu_stack)      __ fstp_s(as_Address(to_addr));
1024         else                    __ fst_s (as_Address(to_addr));
1025       }
1026 #endif // _LP64
1027       break;
1028     }
1029 
1030     case T_DOUBLE: {
1031 #ifdef _LP64
1032       assert(src-&gt;is_double_xmm(), &quot;not a double&quot;);
1033       __ movdbl(as_Address(to_addr), src-&gt;as_xmm_double_reg());
1034 #else
1035       if (src-&gt;is_double_xmm()) {
1036         __ movdbl(as_Address(to_addr), src-&gt;as_xmm_double_reg());
1037       } else {
1038         assert(src-&gt;is_double_fpu(), &quot;must be&quot;);
1039         assert(src-&gt;fpu_regnrLo() == 0, &quot;argument must be on TOS&quot;);
1040         if (pop_fpu_stack)      __ fstp_d(as_Address(to_addr));
1041         else                    __ fst_d (as_Address(to_addr));
1042       }
1043 #endif // _LP64
1044       break;
1045     }
1046 
1047     case T_VALUETYPE: // fall through
1048     case T_ARRAY:   // fall through
1049     case T_OBJECT:  // fall through
1050       if (UseCompressedOops &amp;&amp; !wide) {
1051         __ movl(as_Address(to_addr), compressed_src);
1052       } else {
1053         __ movptr(as_Address(to_addr), src-&gt;as_register());
1054       }
1055       break;
1056     case T_METADATA:
1057       // We get here to store a method pointer to the stack to pass to
1058       // a dtrace runtime call. This can&#39;t work on 64 bit with
1059       // compressed klass ptrs: T_METADATA can be a compressed klass
1060       // ptr or a 64 bit method pointer.
1061       LP64_ONLY(ShouldNotReachHere());
1062       __ movptr(as_Address(to_addr), src-&gt;as_register());
1063       break;
1064     case T_ADDRESS:
1065       __ movptr(as_Address(to_addr), src-&gt;as_register());
1066       break;
1067     case T_INT:
1068       __ movl(as_Address(to_addr), src-&gt;as_register());
1069       break;
1070 
1071     case T_LONG: {
1072       Register from_lo = src-&gt;as_register_lo();
1073       Register from_hi = src-&gt;as_register_hi();
1074 #ifdef _LP64
1075       __ movptr(as_Address_lo(to_addr), from_lo);
1076 #else
1077       Register base = to_addr-&gt;base()-&gt;as_register();
1078       Register index = noreg;
1079       if (to_addr-&gt;index()-&gt;is_register()) {
1080         index = to_addr-&gt;index()-&gt;as_register();
1081       }
1082       if (base == from_lo || index == from_lo) {
1083         assert(base != from_hi, &quot;can&#39;t be&quot;);
1084         assert(index == noreg || (index != base &amp;&amp; index != from_hi), &quot;can&#39;t handle this&quot;);
1085         __ movl(as_Address_hi(to_addr), from_hi);
1086         if (patch != NULL) {
1087           patching_epilog(patch, lir_patch_high, base, info);
1088           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1089           patch_code = lir_patch_low;
1090         }
1091         __ movl(as_Address_lo(to_addr), from_lo);
1092       } else {
1093         assert(index == noreg || (index != base &amp;&amp; index != from_lo), &quot;can&#39;t handle this&quot;);
1094         __ movl(as_Address_lo(to_addr), from_lo);
1095         if (patch != NULL) {
1096           patching_epilog(patch, lir_patch_low, base, info);
1097           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1098           patch_code = lir_patch_high;
1099         }
1100         __ movl(as_Address_hi(to_addr), from_hi);
1101       }
1102 #endif // _LP64
1103       break;
1104     }
1105 
1106     case T_BYTE:    // fall through
1107     case T_BOOLEAN: {
1108       Register src_reg = src-&gt;as_register();
1109       Address dst_addr = as_Address(to_addr);
1110       assert(VM_Version::is_P6() || src_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1111       __ movb(dst_addr, src_reg);
1112       break;
1113     }
1114 
1115     case T_CHAR:    // fall through
1116     case T_SHORT:
1117       __ movw(as_Address(to_addr), src-&gt;as_register());
1118       break;
1119 
1120     default:
1121       ShouldNotReachHere();
1122   }
1123   if (info != NULL) {
1124     add_debug_info_for_null_check(null_check_here, info);
1125   }
1126 
1127   if (patch_code != lir_patch_none) {
1128     patching_epilog(patch, patch_code, to_addr-&gt;base()-&gt;as_register(), info);
1129   }
1130 }
1131 
1132 
1133 void LIR_Assembler::stack2reg(LIR_Opr src, LIR_Opr dest, BasicType type) {
1134   assert(src-&gt;is_stack(), &quot;should not call otherwise&quot;);
1135   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
1136 
1137   if (dest-&gt;is_single_cpu()) {
1138     if (is_reference_type(type)) {
1139       __ movptr(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1140       __ verify_oop(dest-&gt;as_register());
1141     } else if (type == T_METADATA || type == T_ADDRESS) {
1142       __ movptr(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1143     } else {
1144       __ movl(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1145     }
1146 
1147   } else if (dest-&gt;is_double_cpu()) {
1148     Address src_addr_LO = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix(), lo_word_offset_in_bytes);
1149     Address src_addr_HI = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix(), hi_word_offset_in_bytes);
1150     __ movptr(dest-&gt;as_register_lo(), src_addr_LO);
1151     NOT_LP64(__ movptr(dest-&gt;as_register_hi(), src_addr_HI));
1152 
1153   } else if (dest-&gt;is_single_xmm()) {
1154     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());
1155     __ movflt(dest-&gt;as_xmm_float_reg(), src_addr);
1156 
1157   } else if (dest-&gt;is_double_xmm()) {
1158     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix());
1159     __ movdbl(dest-&gt;as_xmm_double_reg(), src_addr);
1160 
1161 #ifndef _LP64
1162   } else if (dest-&gt;is_single_fpu()) {
1163     assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
1164     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());
1165     __ fld_s(src_addr);
1166 
1167   } else if (dest-&gt;is_double_fpu()) {
1168     assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
1169     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix());
1170     __ fld_d(src_addr);
1171 #endif // _LP64
1172 
1173   } else {
1174     ShouldNotReachHere();
1175   }
1176 }
1177 
1178 
1179 void LIR_Assembler::stack2stack(LIR_Opr src, LIR_Opr dest, BasicType type) {
1180   if (src-&gt;is_single_stack()) {
1181     if (is_reference_type(type)) {
1182       __ pushptr(frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1183       __ popptr (frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));
1184     } else {
1185 #ifndef _LP64
1186       __ pushl(frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1187       __ popl (frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));
1188 #else
1189       //no pushl on 64bits
1190       __ movl(rscratch1, frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1191       __ movl(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), rscratch1);
1192 #endif
1193     }
1194 
1195   } else if (src-&gt;is_double_stack()) {
1196 #ifdef _LP64
1197     __ pushptr(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix()));
1198     __ popptr (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()));
1199 #else
1200     __ pushl(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix(), 0));
1201     // push and pop the part at src + wordSize, adding wordSize for the previous push
1202     __ pushl(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix(), 2 * wordSize));
1203     __ popl (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), 2 * wordSize));
1204     __ popl (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), 0));
1205 #endif // _LP64
1206 
1207   } else {
1208     ShouldNotReachHere();
1209   }
1210 }
1211 
1212 
1213 void LIR_Assembler::mem2reg(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool wide, bool /* unaligned */) {
1214   assert(src-&gt;is_address(), &quot;should not call otherwise&quot;);
1215   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
1216 
1217   LIR_Address* addr = src-&gt;as_address_ptr();
1218   Address from_addr = as_Address(addr);
1219 
1220   if (addr-&gt;base()-&gt;type() == T_OBJECT || addr-&gt;base()-&gt;type() == T_VALUETYPE) {
1221     __ verify_oop(addr-&gt;base()-&gt;as_pointer_register());
1222   }
1223 
1224   switch (type) {
1225     case T_BOOLEAN: // fall through
1226     case T_BYTE:    // fall through
1227     case T_CHAR:    // fall through
1228     case T_SHORT:
1229       if (!VM_Version::is_P6() &amp;&amp; !from_addr.uses(dest-&gt;as_register())) {
1230         // on pre P6 processors we may get partial register stalls
1231         // so blow away the value of to_rinfo before loading a
1232         // partial word into it.  Do it here so that it precedes
1233         // the potential patch point below.
1234         __ xorptr(dest-&gt;as_register(), dest-&gt;as_register());
1235       }
1236       break;
1237    default:
1238      break;
1239   }
1240 
1241   PatchingStub* patch = NULL;
1242   if (patch_code != lir_patch_none) {
1243     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1244     assert(from_addr.disp() != 0, &quot;must have&quot;);
1245   }
1246   if (info != NULL) {
1247     add_debug_info_for_null_check_here(info);
1248   }
1249 
1250   switch (type) {
1251     case T_FLOAT: {
1252       if (dest-&gt;is_single_xmm()) {
1253         __ movflt(dest-&gt;as_xmm_float_reg(), from_addr);
1254       } else {
1255 #ifndef _LP64
1256         assert(dest-&gt;is_single_fpu(), &quot;must be&quot;);
1257         assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
1258         __ fld_s(from_addr);
1259 #else
1260         ShouldNotReachHere();
1261 #endif // !LP64
1262       }
1263       break;
1264     }
1265 
1266     case T_DOUBLE: {
1267       if (dest-&gt;is_double_xmm()) {
1268         __ movdbl(dest-&gt;as_xmm_double_reg(), from_addr);
1269       } else {
1270 #ifndef _LP64
1271         assert(dest-&gt;is_double_fpu(), &quot;must be&quot;);
1272         assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
1273         __ fld_d(from_addr);
1274 #else
1275         ShouldNotReachHere();
1276 #endif // !LP64
1277       }
1278       break;
1279     }
1280 
1281     case T_VALUETYPE: // fall through
1282     case T_OBJECT:  // fall through
1283     case T_ARRAY:   // fall through
1284       if (UseCompressedOops &amp;&amp; !wide) {
1285         __ movl(dest-&gt;as_register(), from_addr);
1286       } else {
1287         __ movptr(dest-&gt;as_register(), from_addr);
1288       }
1289       break;
1290 
1291     case T_ADDRESS:
1292       if (UseCompressedClassPointers &amp;&amp; addr-&gt;disp() == oopDesc::klass_offset_in_bytes()) {
1293         __ movl(dest-&gt;as_register(), from_addr);
1294       } else {
1295         __ movptr(dest-&gt;as_register(), from_addr);
1296       }
1297       break;
1298     case T_INT:
1299       __ movl(dest-&gt;as_register(), from_addr);
1300       break;
1301 
1302     case T_LONG: {
1303       Register to_lo = dest-&gt;as_register_lo();
1304       Register to_hi = dest-&gt;as_register_hi();
1305 #ifdef _LP64
1306       __ movptr(to_lo, as_Address_lo(addr));
1307 #else
1308       Register base = addr-&gt;base()-&gt;as_register();
1309       Register index = noreg;
1310       if (addr-&gt;index()-&gt;is_register()) {
1311         index = addr-&gt;index()-&gt;as_register();
1312       }
1313       if ((base == to_lo &amp;&amp; index == to_hi) ||
1314           (base == to_hi &amp;&amp; index == to_lo)) {
1315         // addresses with 2 registers are only formed as a result of
1316         // array access so this code will never have to deal with
1317         // patches or null checks.
1318         assert(info == NULL &amp;&amp; patch == NULL, &quot;must be&quot;);
1319         __ lea(to_hi, as_Address(addr));
1320         __ movl(to_lo, Address(to_hi, 0));
1321         __ movl(to_hi, Address(to_hi, BytesPerWord));
1322       } else if (base == to_lo || index == to_lo) {
1323         assert(base != to_hi, &quot;can&#39;t be&quot;);
1324         assert(index == noreg || (index != base &amp;&amp; index != to_hi), &quot;can&#39;t handle this&quot;);
1325         __ movl(to_hi, as_Address_hi(addr));
1326         if (patch != NULL) {
1327           patching_epilog(patch, lir_patch_high, base, info);
1328           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1329           patch_code = lir_patch_low;
1330         }
1331         __ movl(to_lo, as_Address_lo(addr));
1332       } else {
1333         assert(index == noreg || (index != base &amp;&amp; index != to_lo), &quot;can&#39;t handle this&quot;);
1334         __ movl(to_lo, as_Address_lo(addr));
1335         if (patch != NULL) {
1336           patching_epilog(patch, lir_patch_low, base, info);
1337           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1338           patch_code = lir_patch_high;
1339         }
1340         __ movl(to_hi, as_Address_hi(addr));
1341       }
1342 #endif // _LP64
1343       break;
1344     }
1345 
1346     case T_BOOLEAN: // fall through
1347     case T_BYTE: {
1348       Register dest_reg = dest-&gt;as_register();
1349       assert(VM_Version::is_P6() || dest_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1350       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1351         __ movsbl(dest_reg, from_addr);
1352       } else {
1353         __ movb(dest_reg, from_addr);
1354         __ shll(dest_reg, 24);
1355         __ sarl(dest_reg, 24);
1356       }
1357       break;
1358     }
1359 
1360     case T_CHAR: {
1361       Register dest_reg = dest-&gt;as_register();
1362       assert(VM_Version::is_P6() || dest_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1363       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1364         __ movzwl(dest_reg, from_addr);
1365       } else {
1366         __ movw(dest_reg, from_addr);
1367       }
1368       break;
1369     }
1370 
1371     case T_SHORT: {
1372       Register dest_reg = dest-&gt;as_register();
1373       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1374         __ movswl(dest_reg, from_addr);
1375       } else {
1376         __ movw(dest_reg, from_addr);
1377         __ shll(dest_reg, 16);
1378         __ sarl(dest_reg, 16);
1379       }
1380       break;
1381     }
1382 
1383     default:
1384       ShouldNotReachHere();
1385   }
1386 
1387   if (patch != NULL) {
1388     patching_epilog(patch, patch_code, addr-&gt;base()-&gt;as_register(), info);
1389   }
1390 
1391   if (is_reference_type(type)) {
1392 #ifdef _LP64
1393     if (UseCompressedOops &amp;&amp; !wide) {
1394       __ decode_heap_oop(dest-&gt;as_register());
1395     }
1396 #endif
1397 
1398     // Load barrier has not yet been applied, so ZGC can&#39;t verify the oop here
1399     if (!UseZGC) {
1400       __ verify_oop(dest-&gt;as_register());
1401     }
1402   } else if (type == T_ADDRESS &amp;&amp; addr-&gt;disp() == oopDesc::klass_offset_in_bytes()) {
1403 #ifdef _LP64
1404     if (UseCompressedClassPointers) {
1405       __ decode_klass_not_null(dest-&gt;as_register());
1406     }
1407 #endif
1408   }
1409 }
1410 
1411 
1412 NEEDS_CLEANUP; // This could be static?
1413 Address::ScaleFactor LIR_Assembler::array_element_size(BasicType type) const {
1414   int elem_size = type2aelembytes(type);
1415   switch (elem_size) {
1416     case 1: return Address::times_1;
1417     case 2: return Address::times_2;
1418     case 4: return Address::times_4;
1419     case 8: return Address::times_8;
1420   }
1421   ShouldNotReachHere();
1422   return Address::no_scale;
1423 }
1424 
1425 
1426 void LIR_Assembler::emit_op3(LIR_Op3* op) {
1427   switch (op-&gt;code()) {
1428     case lir_idiv:
1429     case lir_irem:
1430       arithmetic_idiv(op-&gt;code(),
1431                       op-&gt;in_opr1(),
1432                       op-&gt;in_opr2(),
1433                       op-&gt;in_opr3(),
1434                       op-&gt;result_opr(),
1435                       op-&gt;info());
1436       break;
1437     case lir_fmad:
1438       __ fmad(op-&gt;result_opr()-&gt;as_xmm_double_reg(),
1439               op-&gt;in_opr1()-&gt;as_xmm_double_reg(),
1440               op-&gt;in_opr2()-&gt;as_xmm_double_reg(),
1441               op-&gt;in_opr3()-&gt;as_xmm_double_reg());
1442       break;
1443     case lir_fmaf:
1444       __ fmaf(op-&gt;result_opr()-&gt;as_xmm_float_reg(),
1445               op-&gt;in_opr1()-&gt;as_xmm_float_reg(),
1446               op-&gt;in_opr2()-&gt;as_xmm_float_reg(),
1447               op-&gt;in_opr3()-&gt;as_xmm_float_reg());
1448       break;
1449     default:      ShouldNotReachHere(); break;
1450   }
1451 }
1452 
1453 void LIR_Assembler::emit_opBranch(LIR_OpBranch* op) {
1454 #ifdef ASSERT
1455   assert(op-&gt;block() == NULL || op-&gt;block()-&gt;label() == op-&gt;label(), &quot;wrong label&quot;);
1456   if (op-&gt;block() != NULL)  _branch_target_blocks.append(op-&gt;block());
1457   if (op-&gt;ublock() != NULL) _branch_target_blocks.append(op-&gt;ublock());
1458 #endif
1459 
1460   if (op-&gt;cond() == lir_cond_always) {
1461     if (op-&gt;info() != NULL) add_debug_info_for_branch(op-&gt;info());
1462     __ jmp (*(op-&gt;label()));
1463   } else {
1464     Assembler::Condition acond = Assembler::zero;
1465     if (op-&gt;code() == lir_cond_float_branch) {
1466       assert(op-&gt;ublock() != NULL, &quot;must have unordered successor&quot;);
1467       __ jcc(Assembler::parity, *(op-&gt;ublock()-&gt;label()));
1468       switch(op-&gt;cond()) {
1469         case lir_cond_equal:        acond = Assembler::equal;      break;
1470         case lir_cond_notEqual:     acond = Assembler::notEqual;   break;
1471         case lir_cond_less:         acond = Assembler::below;      break;
1472         case lir_cond_lessEqual:    acond = Assembler::belowEqual; break;
1473         case lir_cond_greaterEqual: acond = Assembler::aboveEqual; break;
1474         case lir_cond_greater:      acond = Assembler::above;      break;
1475         default:                         ShouldNotReachHere();
1476       }
1477     } else {
1478       switch (op-&gt;cond()) {
1479         case lir_cond_equal:        acond = Assembler::equal;       break;
1480         case lir_cond_notEqual:     acond = Assembler::notEqual;    break;
1481         case lir_cond_less:         acond = Assembler::less;        break;
1482         case lir_cond_lessEqual:    acond = Assembler::lessEqual;   break;
1483         case lir_cond_greaterEqual: acond = Assembler::greaterEqual;break;
1484         case lir_cond_greater:      acond = Assembler::greater;     break;
1485         case lir_cond_belowEqual:   acond = Assembler::belowEqual;  break;
1486         case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;  break;
1487         default:                         ShouldNotReachHere();
1488       }
1489     }
1490     __ jcc(acond,*(op-&gt;label()));
1491   }
1492 }
1493 
1494 void LIR_Assembler::emit_opConvert(LIR_OpConvert* op) {
1495   LIR_Opr src  = op-&gt;in_opr();
1496   LIR_Opr dest = op-&gt;result_opr();
1497 
1498   switch (op-&gt;bytecode()) {
1499     case Bytecodes::_i2l:
1500 #ifdef _LP64
1501       __ movl2ptr(dest-&gt;as_register_lo(), src-&gt;as_register());
1502 #else
1503       move_regs(src-&gt;as_register(), dest-&gt;as_register_lo());
1504       move_regs(src-&gt;as_register(), dest-&gt;as_register_hi());
1505       __ sarl(dest-&gt;as_register_hi(), 31);
1506 #endif // LP64
1507       break;
1508 
1509     case Bytecodes::_l2i:
1510 #ifdef _LP64
1511       __ movl(dest-&gt;as_register(), src-&gt;as_register_lo());
1512 #else
1513       move_regs(src-&gt;as_register_lo(), dest-&gt;as_register());
1514 #endif
1515       break;
1516 
1517     case Bytecodes::_i2b:
1518       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1519       __ sign_extend_byte(dest-&gt;as_register());
1520       break;
1521 
1522     case Bytecodes::_i2c:
1523       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1524       __ andl(dest-&gt;as_register(), 0xFFFF);
1525       break;
1526 
1527     case Bytecodes::_i2s:
1528       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1529       __ sign_extend_short(dest-&gt;as_register());
1530       break;
1531 
1532 
1533 #ifdef _LP64
1534     case Bytecodes::_f2d:
1535       __ cvtss2sd(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_float_reg());
1536       break;
1537 
1538     case Bytecodes::_d2f:
1539       __ cvtsd2ss(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_double_reg());
1540       break;
1541 
1542     case Bytecodes::_i2f:
1543       __ cvtsi2ssl(dest-&gt;as_xmm_float_reg(), src-&gt;as_register());
1544       break;
1545 
1546     case Bytecodes::_i2d:
1547       __ cvtsi2sdl(dest-&gt;as_xmm_double_reg(), src-&gt;as_register());
1548       break;
1549 
1550     case Bytecodes::_l2f:
1551       __ cvtsi2ssq(dest-&gt;as_xmm_float_reg(), src-&gt;as_register_lo());
1552       break;
1553 
1554     case Bytecodes::_l2d:
1555       __ cvtsi2sdq(dest-&gt;as_xmm_double_reg(), src-&gt;as_register_lo());
1556       break;
1557 
1558     case Bytecodes::_f2i:
1559       __ convert_f2i(dest-&gt;as_register(), src-&gt;as_xmm_float_reg());
1560       break;
1561 
1562     case Bytecodes::_d2i:
1563       __ convert_d2i(dest-&gt;as_register(), src-&gt;as_xmm_double_reg());
1564       break;
1565 
1566     case Bytecodes::_f2l:
1567       __ convert_f2l(dest-&gt;as_register_lo(), src-&gt;as_xmm_float_reg());
1568       break;
1569 
1570     case Bytecodes::_d2l:
1571       __ convert_d2l(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
1572       break;
1573 #else
1574     case Bytecodes::_f2d:
1575     case Bytecodes::_d2f:
1576       if (dest-&gt;is_single_xmm()) {
1577         __ cvtsd2ss(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_double_reg());
1578       } else if (dest-&gt;is_double_xmm()) {
1579         __ cvtss2sd(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_float_reg());
1580       } else {
1581         assert(src-&gt;fpu() == dest-&gt;fpu(), &quot;register must be equal&quot;);
1582         // do nothing (float result is rounded later through spilling)
1583       }
1584       break;
1585 
1586     case Bytecodes::_i2f:
1587     case Bytecodes::_i2d:
1588       if (dest-&gt;is_single_xmm()) {
1589         __ cvtsi2ssl(dest-&gt;as_xmm_float_reg(), src-&gt;as_register());
1590       } else if (dest-&gt;is_double_xmm()) {
1591         __ cvtsi2sdl(dest-&gt;as_xmm_double_reg(), src-&gt;as_register());
1592       } else {
1593         assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1594         __ movl(Address(rsp, 0), src-&gt;as_register());
1595         __ fild_s(Address(rsp, 0));
1596       }
1597       break;
1598 
1599     case Bytecodes::_l2f:
1600     case Bytecodes::_l2d:
1601       assert(!dest-&gt;is_xmm_register(), &quot;result in xmm register not supported (no SSE instruction present)&quot;);
1602       assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1603       __ movptr(Address(rsp, 0),          src-&gt;as_register_lo());
1604       __ movl(Address(rsp, BytesPerWord), src-&gt;as_register_hi());
1605       __ fild_d(Address(rsp, 0));
1606       // float result is rounded later through spilling
1607       break;
1608 
1609     case Bytecodes::_f2i:
1610     case Bytecodes::_d2i:
1611       if (src-&gt;is_single_xmm()) {
1612         __ cvttss2sil(dest-&gt;as_register(), src-&gt;as_xmm_float_reg());
1613       } else if (src-&gt;is_double_xmm()) {
1614         __ cvttsd2sil(dest-&gt;as_register(), src-&gt;as_xmm_double_reg());
1615       } else {
1616         assert(src-&gt;fpu() == 0, &quot;input must be on TOS&quot;);
1617         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_trunc()));
1618         __ fist_s(Address(rsp, 0));
1619         __ movl(dest-&gt;as_register(), Address(rsp, 0));
1620         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
1621       }
1622       // IA32 conversion instructions do not match JLS for overflow, underflow and NaN -&gt; fixup in stub
1623       assert(op-&gt;stub() != NULL, &quot;stub required&quot;);
1624       __ cmpl(dest-&gt;as_register(), 0x80000000);
1625       __ jcc(Assembler::equal, *op-&gt;stub()-&gt;entry());
1626       __ bind(*op-&gt;stub()-&gt;continuation());
1627       break;
1628 
1629     case Bytecodes::_f2l:
1630     case Bytecodes::_d2l:
1631       assert(!src-&gt;is_xmm_register(), &quot;input in xmm register not supported (no SSE instruction present)&quot;);
1632       assert(src-&gt;fpu() == 0, &quot;input must be on TOS&quot;);
1633       assert(dest == FrameMap::long0_opr, &quot;runtime stub places result in these registers&quot;);
1634 
1635       // instruction sequence too long to inline it here
1636       {
1637         __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::fpu2long_stub_id)));
1638       }
1639       break;
1640 #endif // _LP64
1641 
1642     default: ShouldNotReachHere();
1643   }
1644 }
1645 
1646 void LIR_Assembler::emit_alloc_obj(LIR_OpAllocObj* op) {
1647   if (op-&gt;init_check()) {
1648     add_debug_info_for_null_check_here(op-&gt;stub()-&gt;info());
1649     __ cmpb(Address(op-&gt;klass()-&gt;as_register(),
1650                     InstanceKlass::init_state_offset()),
1651                     InstanceKlass::fully_initialized);
1652     __ jcc(Assembler::notEqual, *op-&gt;stub()-&gt;entry());
1653   }
1654   __ allocate_object(op-&gt;obj()-&gt;as_register(),
1655                      op-&gt;tmp1()-&gt;as_register(),
1656                      op-&gt;tmp2()-&gt;as_register(),
1657                      op-&gt;header_size(),
1658                      op-&gt;object_size(),
1659                      op-&gt;klass()-&gt;as_register(),
1660                      *op-&gt;stub()-&gt;entry());
1661   __ bind(*op-&gt;stub()-&gt;continuation());
1662 }
1663 
1664 void LIR_Assembler::emit_alloc_array(LIR_OpAllocArray* op) {
1665   Register len =  op-&gt;len()-&gt;as_register();
1666   LP64_ONLY( __ movslq(len, len); )
1667 
1668   if (UseSlowPath || op-&gt;type() == T_VALUETYPE ||
1669       (!UseFastNewObjectArray &amp;&amp; is_reference_type(op-&gt;type())) ||
1670       (!UseFastNewTypeArray   &amp;&amp; !is_reference_type(op-&gt;type()))) {
1671     __ jmp(*op-&gt;stub()-&gt;entry());
1672   } else {
1673     Register tmp1 = op-&gt;tmp1()-&gt;as_register();
1674     Register tmp2 = op-&gt;tmp2()-&gt;as_register();
1675     Register tmp3 = op-&gt;tmp3()-&gt;as_register();
1676     if (len == tmp1) {
1677       tmp1 = tmp3;
1678     } else if (len == tmp2) {
1679       tmp2 = tmp3;
1680     } else if (len == tmp3) {
1681       // everything is ok
1682     } else {
1683       __ mov(tmp3, len);
1684     }
1685     __ allocate_array(op-&gt;obj()-&gt;as_register(),
1686                       len,
1687                       tmp1,
1688                       tmp2,
1689                       arrayOopDesc::header_size(op-&gt;type()),
1690                       array_element_size(op-&gt;type()),
1691                       op-&gt;klass()-&gt;as_register(),
1692                       *op-&gt;stub()-&gt;entry());
1693   }
1694   __ bind(*op-&gt;stub()-&gt;continuation());
1695 }
1696 
1697 void LIR_Assembler::type_profile_helper(Register mdo,
1698                                         ciMethodData *md, ciProfileData *data,
1699                                         Register recv, Label* update_done) {
1700   for (uint i = 0; i &lt; ReceiverTypeData::row_limit(); i++) {
1701     Label next_test;
1702     // See if the receiver is receiver[n].
1703     __ cmpptr(recv, Address(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_offset(i))));
1704     __ jccb(Assembler::notEqual, next_test);
1705     Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_count_offset(i)));
1706     __ addptr(data_addr, DataLayout::counter_increment);
1707     __ jmp(*update_done);
1708     __ bind(next_test);
1709   }
1710 
1711   // Didn&#39;t find receiver; find next empty slot and fill it in
1712   for (uint i = 0; i &lt; ReceiverTypeData::row_limit(); i++) {
1713     Label next_test;
1714     Address recv_addr(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_offset(i)));
1715     __ cmpptr(recv_addr, (intptr_t)NULL_WORD);
1716     __ jccb(Assembler::notEqual, next_test);
1717     __ movptr(recv_addr, recv);
1718     __ movptr(Address(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_count_offset(i))), DataLayout::counter_increment);
1719     __ jmp(*update_done);
1720     __ bind(next_test);
1721   }
1722 }
1723 
1724 void LIR_Assembler::emit_typecheck_helper(LIR_OpTypeCheck *op, Label* success, Label* failure, Label* obj_is_null) {
1725   // we always need a stub for the failure case.
1726   CodeStub* stub = op-&gt;stub();
1727   Register obj = op-&gt;object()-&gt;as_register();
1728   Register k_RInfo = op-&gt;tmp1()-&gt;as_register();
1729   Register klass_RInfo = op-&gt;tmp2()-&gt;as_register();
1730   Register dst = op-&gt;result_opr()-&gt;as_register();
1731   ciKlass* k = op-&gt;klass();
1732   Register Rtmp1 = noreg;
1733 
1734   // check if it needs to be profiled
1735   ciMethodData* md = NULL;
1736   ciProfileData* data = NULL;
1737 
1738   if (op-&gt;should_profile()) {
1739     ciMethod* method = op-&gt;profiled_method();
1740     assert(method != NULL, &quot;Should have method&quot;);
1741     int bci = op-&gt;profiled_bci();
1742     md = method-&gt;method_data_or_null();
1743     assert(md != NULL, &quot;Sanity&quot;);
1744     data = md-&gt;bci_to_data(bci);
1745     assert(data != NULL,                &quot;need data for type check&quot;);
1746     assert(data-&gt;is_ReceiverTypeData(), &quot;need ReceiverTypeData for type check&quot;);
1747   }
1748   Label profile_cast_success, profile_cast_failure;
1749   Label *success_target = op-&gt;should_profile() ? &amp;profile_cast_success : success;
1750   Label *failure_target = op-&gt;should_profile() ? &amp;profile_cast_failure : failure;
1751 
1752   if (obj == k_RInfo) {
1753     k_RInfo = dst;
1754   } else if (obj == klass_RInfo) {
1755     klass_RInfo = dst;
1756   }
1757   if (k-&gt;is_loaded() &amp;&amp; !UseCompressedClassPointers) {
1758     select_different_registers(obj, dst, k_RInfo, klass_RInfo);
1759   } else {
1760     Rtmp1 = op-&gt;tmp3()-&gt;as_register();
1761     select_different_registers(obj, dst, k_RInfo, klass_RInfo, Rtmp1);
1762   }
1763 
1764   assert_different_registers(obj, k_RInfo, klass_RInfo);
1765 
1766   if (op-&gt;need_null_check()) {
1767     __ cmpptr(obj, (int32_t)NULL_WORD);
1768     if (op-&gt;should_profile()) {
1769       Label not_null;
1770       __ jccb(Assembler::notEqual, not_null);
1771       // Object is null; update MDO and exit
1772       Register mdo  = klass_RInfo;
1773       __ mov_metadata(mdo, md-&gt;constant_encoding());
1774       Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, DataLayout::flags_offset()));
1775       int header_bits = BitData::null_seen_byte_constant();
1776       __ orb(data_addr, header_bits);
1777       __ jmp(*obj_is_null);
1778       __ bind(not_null);
1779     } else {
1780       __ jcc(Assembler::equal, *obj_is_null);
1781     }
1782   }
1783 
1784   if (!k-&gt;is_loaded()) {
1785     klass2reg_with_patching(k_RInfo, op-&gt;info_for_patch());
1786   } else {
1787 #ifdef _LP64
1788     __ mov_metadata(k_RInfo, k-&gt;constant_encoding());
1789 #endif // _LP64
1790   }
1791   __ verify_oop(obj);
1792 
1793   if (op-&gt;fast_check()) {
1794     // get object class
1795     // not a safepoint as obj null check happens earlier
1796 #ifdef _LP64
1797     if (UseCompressedClassPointers) {
1798       __ load_klass(Rtmp1, obj);
1799       __ cmpptr(k_RInfo, Rtmp1);
1800     } else {
1801       __ cmpptr(k_RInfo, Address(obj, oopDesc::klass_offset_in_bytes()));
1802     }
1803 #else
1804     if (k-&gt;is_loaded()) {
1805       __ cmpklass(Address(obj, oopDesc::klass_offset_in_bytes()), k-&gt;constant_encoding());
1806     } else {
1807       __ cmpptr(k_RInfo, Address(obj, oopDesc::klass_offset_in_bytes()));
1808     }
1809 #endif
1810     __ jcc(Assembler::notEqual, *failure_target);
1811     // successful cast, fall through to profile or jump
1812   } else {
1813     // get object class
1814     // not a safepoint as obj null check happens earlier
1815     __ load_klass(klass_RInfo, obj);
1816     if (k-&gt;is_loaded()) {
1817       // See if we get an immediate positive hit
1818 #ifdef _LP64
1819       __ cmpptr(k_RInfo, Address(klass_RInfo, k-&gt;super_check_offset()));
1820 #else
1821       __ cmpklass(Address(klass_RInfo, k-&gt;super_check_offset()), k-&gt;constant_encoding());
1822 #endif // _LP64
1823       if ((juint)in_bytes(Klass::secondary_super_cache_offset()) != k-&gt;super_check_offset()) {
1824         __ jcc(Assembler::notEqual, *failure_target);
1825         // successful cast, fall through to profile or jump
1826       } else {
1827         // See if we get an immediate positive hit
1828         __ jcc(Assembler::equal, *success_target);
1829         // check for self
1830 #ifdef _LP64
1831         __ cmpptr(klass_RInfo, k_RInfo);
1832 #else
1833         __ cmpklass(klass_RInfo, k-&gt;constant_encoding());
1834 #endif // _LP64
1835         __ jcc(Assembler::equal, *success_target);
1836 
1837         __ push(klass_RInfo);
1838 #ifdef _LP64
1839         __ push(k_RInfo);
1840 #else
1841         __ pushklass(k-&gt;constant_encoding());
1842 #endif // _LP64
1843         __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1844         __ pop(klass_RInfo);
1845         __ pop(klass_RInfo);
1846         // result is a boolean
1847         __ cmpl(klass_RInfo, 0);
1848         __ jcc(Assembler::equal, *failure_target);
1849         // successful cast, fall through to profile or jump
1850       }
1851     } else {
1852       // perform the fast part of the checking logic
1853       __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, success_target, failure_target, NULL);
1854       // call out-of-line instance of __ check_klass_subtype_slow_path(...):
1855       __ push(klass_RInfo);
1856       __ push(k_RInfo);
1857       __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1858       __ pop(klass_RInfo);
1859       __ pop(k_RInfo);
1860       // result is a boolean
1861       __ cmpl(k_RInfo, 0);
1862       __ jcc(Assembler::equal, *failure_target);
1863       // successful cast, fall through to profile or jump
1864     }
1865   }
1866   if (op-&gt;should_profile()) {
1867     Register mdo  = klass_RInfo, recv = k_RInfo;
1868     __ bind(profile_cast_success);
1869     __ mov_metadata(mdo, md-&gt;constant_encoding());
1870     __ load_klass(recv, obj);
1871     type_profile_helper(mdo, md, data, recv, success);
1872     __ jmp(*success);
1873 
1874     __ bind(profile_cast_failure);
1875     __ mov_metadata(mdo, md-&gt;constant_encoding());
1876     Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
1877     __ subptr(counter_addr, DataLayout::counter_increment);
1878     __ jmp(*failure);
1879   }
1880   __ jmp(*success);
1881 }
1882 
1883 
1884 void LIR_Assembler::emit_opTypeCheck(LIR_OpTypeCheck* op) {
1885   LIR_Code code = op-&gt;code();
1886   if (code == lir_store_check) {
1887     Register value = op-&gt;object()-&gt;as_register();
1888     Register array = op-&gt;array()-&gt;as_register();
1889     Register k_RInfo = op-&gt;tmp1()-&gt;as_register();
1890     Register klass_RInfo = op-&gt;tmp2()-&gt;as_register();
1891     Register Rtmp1 = op-&gt;tmp3()-&gt;as_register();
1892 
1893     CodeStub* stub = op-&gt;stub();
1894 
1895     // check if it needs to be profiled
1896     ciMethodData* md = NULL;
1897     ciProfileData* data = NULL;
1898 
1899     if (op-&gt;should_profile()) {
1900       ciMethod* method = op-&gt;profiled_method();
1901       assert(method != NULL, &quot;Should have method&quot;);
1902       int bci = op-&gt;profiled_bci();
1903       md = method-&gt;method_data_or_null();
1904       assert(md != NULL, &quot;Sanity&quot;);
1905       data = md-&gt;bci_to_data(bci);
1906       assert(data != NULL,                &quot;need data for type check&quot;);
1907       assert(data-&gt;is_ReceiverTypeData(), &quot;need ReceiverTypeData for type check&quot;);
1908     }
1909     Label profile_cast_success, profile_cast_failure, done;
1910     Label *success_target = op-&gt;should_profile() ? &amp;profile_cast_success : &amp;done;
1911     Label *failure_target = op-&gt;should_profile() ? &amp;profile_cast_failure : stub-&gt;entry();
1912 
1913     __ cmpptr(value, (int32_t)NULL_WORD);
1914     if (op-&gt;should_profile()) {
1915       Label not_null;
1916       __ jccb(Assembler::notEqual, not_null);
1917       // Object is null; update MDO and exit
1918       Register mdo  = klass_RInfo;
1919       __ mov_metadata(mdo, md-&gt;constant_encoding());
1920       Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, DataLayout::flags_offset()));
1921       int header_bits = BitData::null_seen_byte_constant();
1922       __ orb(data_addr, header_bits);
1923       __ jmp(done);
1924       __ bind(not_null);
1925     } else {
1926       __ jcc(Assembler::equal, done);
1927     }
1928 
1929     add_debug_info_for_null_check_here(op-&gt;info_for_exception());
1930     __ load_klass(k_RInfo, array);
1931     __ load_klass(klass_RInfo, value);
1932 
1933     // get instance klass (it&#39;s already uncompressed)
1934     __ movptr(k_RInfo, Address(k_RInfo, ObjArrayKlass::element_klass_offset()));
1935     // perform the fast part of the checking logic
1936     __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, success_target, failure_target, NULL);
1937     // call out-of-line instance of __ check_klass_subtype_slow_path(...):
1938     __ push(klass_RInfo);
1939     __ push(k_RInfo);
1940     __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1941     __ pop(klass_RInfo);
1942     __ pop(k_RInfo);
1943     // result is a boolean
1944     __ cmpl(k_RInfo, 0);
1945     __ jcc(Assembler::equal, *failure_target);
1946     // fall through to the success case
1947 
1948     if (op-&gt;should_profile()) {
1949       Register mdo  = klass_RInfo, recv = k_RInfo;
1950       __ bind(profile_cast_success);
1951       __ mov_metadata(mdo, md-&gt;constant_encoding());
1952       __ load_klass(recv, value);
1953       type_profile_helper(mdo, md, data, recv, &amp;done);
1954       __ jmpb(done);
1955 
1956       __ bind(profile_cast_failure);
1957       __ mov_metadata(mdo, md-&gt;constant_encoding());
1958       Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
1959       __ subptr(counter_addr, DataLayout::counter_increment);
1960       __ jmp(*stub-&gt;entry());
1961     }
1962 
1963     __ bind(done);
1964   } else
1965     if (code == lir_checkcast) {
1966       Register obj = op-&gt;object()-&gt;as_register();
1967       Register dst = op-&gt;result_opr()-&gt;as_register();
1968       Label success;
1969       emit_typecheck_helper(op, &amp;success, op-&gt;stub()-&gt;entry(), &amp;success);
1970       __ bind(success);
1971       if (dst != obj) {
1972         __ mov(dst, obj);
1973       }
1974     } else
1975       if (code == lir_instanceof) {
1976         Register obj = op-&gt;object()-&gt;as_register();
1977         Register dst = op-&gt;result_opr()-&gt;as_register();
1978         Label success, failure, done;
1979         emit_typecheck_helper(op, &amp;success, &amp;failure, &amp;failure);
1980         __ bind(failure);
1981         __ xorptr(dst, dst);
1982         __ jmpb(done);
1983         __ bind(success);
1984         __ movptr(dst, 1);
1985         __ bind(done);
1986       } else {
1987         ShouldNotReachHere();
1988       }
1989 
1990 }
1991 
1992 void LIR_Assembler::emit_opFlattenedArrayCheck(LIR_OpFlattenedArrayCheck* op) {
1993   // We are loading/storing from/to an array that *may* be flattened (the
1994   // declared type is Object[], abstract[], interface[] or VT.ref[]).
1995   // If this array is flattened, take the slow path.
1996   Register klass = op-&gt;tmp()-&gt;as_register();
1997   __ load_klass(klass, op-&gt;array()-&gt;as_register());
1998   __ movl(klass, Address(klass, Klass::layout_helper_offset()));
1999   __ testl(klass, Klass::_lh_array_tag_vt_value_bit_inplace);
2000   __ jcc(Assembler::notZero, *op-&gt;stub()-&gt;entry());
2001   if (!op-&gt;value()-&gt;is_illegal()) {
2002     // The array is not flattened, but it might be null-free. If we are storing
2003     // a null into a null-free array, take the slow path (which will throw NPE).
2004     Label skip;
2005     __ cmpptr(op-&gt;value()-&gt;as_register(), (int32_t)NULL_WORD);
2006     __ jcc(Assembler::notEqual, skip);
2007     __ testl(klass, Klass::_lh_null_free_bit_inplace);
2008     __ jcc(Assembler::notZero, *op-&gt;stub()-&gt;entry());
2009     __ bind(skip);
2010   }
2011 }
2012 
2013 void LIR_Assembler::emit_opNullFreeArrayCheck(LIR_OpNullFreeArrayCheck* op) {
2014   // We are storing into an array that *may* be null-free (the declared type is
2015   // Object[], abstract[], interface[] or VT.ref[]).
2016   Register klass = op-&gt;tmp()-&gt;as_register();
2017   __ load_klass(klass, op-&gt;array()-&gt;as_register());
2018   __ movl(klass, Address(klass, Klass::layout_helper_offset()));
2019   __ testl(klass, Klass::_lh_null_free_bit_inplace);
2020 }
2021 
2022 void LIR_Assembler::emit_opSubstitutabilityCheck(LIR_OpSubstitutabilityCheck* op) {
2023   Label L_oops_equal;
2024   Label L_oops_not_equal;
2025   Label L_end;
2026 
2027   Register left  = op-&gt;left()-&gt;as_register();
2028   Register right = op-&gt;right()-&gt;as_register();
2029 
2030   __ cmpptr(left, right);
2031   __ jcc(Assembler::equal, L_oops_equal);
2032 
2033   // (1) Null check -- if one of the operands is null, the other must not be null (because
2034   //     the two references are not equal), so they are not substitutable,
2035   //     FIXME: do null check only if the operand is nullable
2036   {
2037     __ cmpptr(left, (int32_t)NULL_WORD);
2038     __ jcc(Assembler::equal, L_oops_not_equal);
2039 
2040     __ cmpptr(right, (int32_t)NULL_WORD);
2041     __ jcc(Assembler::equal, L_oops_not_equal);
2042   }
2043 
2044   ciKlass* left_klass = op-&gt;left_klass();
2045   ciKlass* right_klass = op-&gt;right_klass();
2046 
2047   // (2) Value object check -- if either of the operands is not a value object,
2048   //     they are not substitutable. We do this only if we are not sure that the
2049   //     operands are value objects
2050   if ((left_klass == NULL || right_klass == NULL) ||// The klass is still unloaded, or came from a Phi node.
2051       !left_klass-&gt;is_valuetype() || !right_klass-&gt;is_valuetype()) {
2052     Register tmp1  = op-&gt;tmp1()-&gt;as_register();
2053     __ movptr(tmp1, (intptr_t)markWord::always_locked_pattern);
2054     __ andl(tmp1, Address(left, oopDesc::mark_offset_in_bytes()));
2055     __ andl(tmp1, Address(right, oopDesc::mark_offset_in_bytes()));
2056     __ cmpptr(tmp1, (intptr_t)markWord::always_locked_pattern);
2057     __ jcc(Assembler::notEqual, L_oops_not_equal);
2058   }
2059 
2060   // (3) Same klass check: if the operands are of different klasses, they are not substitutable.
2061   if (left_klass != NULL &amp;&amp; left_klass-&gt;is_valuetype() &amp;&amp; left_klass == right_klass) {
2062     // No need to load klass -- the operands are statically known to be the same value klass.
2063     __ jmp(*op-&gt;stub()-&gt;entry());
2064   } else {
2065     Register left_klass_op = op-&gt;left_klass_op()-&gt;as_register();
2066     Register right_klass_op = op-&gt;right_klass_op()-&gt;as_register();
2067 
2068     if (UseCompressedOops) {
2069       __ movl(left_klass_op,  Address(left,  oopDesc::klass_offset_in_bytes()));
2070       __ movl(right_klass_op, Address(right, oopDesc::klass_offset_in_bytes()));
2071       __ cmpl(left_klass_op, right_klass_op);
2072     } else {
2073       __ movptr(left_klass_op,  Address(left,  oopDesc::klass_offset_in_bytes()));
2074       __ movptr(right_klass_op, Address(right, oopDesc::klass_offset_in_bytes()));
2075       __ cmpptr(left_klass_op, right_klass_op);
2076     }
2077 
2078     __ jcc(Assembler::equal, *op-&gt;stub()-&gt;entry()); // same klass -&gt; do slow check
2079     // fall through to L_oops_not_equal
2080   }
2081 
2082   __ bind(L_oops_not_equal);
2083   move(op-&gt;not_equal_result(), op-&gt;result_opr());
2084   __ jmp(L_end);
2085 
2086   __ bind(L_oops_equal);
2087   move(op-&gt;equal_result(), op-&gt;result_opr());
2088   __ jmp(L_end);
2089 
2090   // We&#39;ve returned from the stub. RAX contains 0x0 IFF the two
2091   // operands are not substitutable. (Don&#39;t compare against 0x1 in case the
2092   // C compiler is naughty)
2093   __ bind(*op-&gt;stub()-&gt;continuation());
2094   __ cmpl(rax, 0);
2095   __ jcc(Assembler::equal, L_oops_not_equal); // (call_stub() == 0x0) -&gt; not_equal
2096   move(op-&gt;equal_result(), op-&gt;result_opr()); // (call_stub() != 0x0) -&gt; equal
2097   // fall-through
2098   __ bind(L_end);
2099 }
2100 
2101 void LIR_Assembler::emit_compare_and_swap(LIR_OpCompareAndSwap* op) {
2102   if (LP64_ONLY(false &amp;&amp;) op-&gt;code() == lir_cas_long &amp;&amp; VM_Version::supports_cx8()) {
2103     assert(op-&gt;cmp_value()-&gt;as_register_lo() == rax, &quot;wrong register&quot;);
2104     assert(op-&gt;cmp_value()-&gt;as_register_hi() == rdx, &quot;wrong register&quot;);
2105     assert(op-&gt;new_value()-&gt;as_register_lo() == rbx, &quot;wrong register&quot;);
2106     assert(op-&gt;new_value()-&gt;as_register_hi() == rcx, &quot;wrong register&quot;);
2107     Register addr = op-&gt;addr()-&gt;as_register();
2108     __ lock();
2109     NOT_LP64(__ cmpxchg8(Address(addr, 0)));
2110 
2111   } else if (op-&gt;code() == lir_cas_int || op-&gt;code() == lir_cas_obj ) {
2112     NOT_LP64(assert(op-&gt;addr()-&gt;is_single_cpu(), &quot;must be single&quot;);)
2113     Register addr = (op-&gt;addr()-&gt;is_single_cpu() ? op-&gt;addr()-&gt;as_register() : op-&gt;addr()-&gt;as_register_lo());
2114     Register newval = op-&gt;new_value()-&gt;as_register();
2115     Register cmpval = op-&gt;cmp_value()-&gt;as_register();
2116     assert(cmpval == rax, &quot;wrong register&quot;);
2117     assert(newval != NULL, &quot;new val must be register&quot;);
2118     assert(cmpval != newval, &quot;cmp and new values must be in different registers&quot;);
2119     assert(cmpval != addr, &quot;cmp and addr must be in different registers&quot;);
2120     assert(newval != addr, &quot;new value and addr must be in different registers&quot;);
2121 
2122     if ( op-&gt;code() == lir_cas_obj) {
2123 #ifdef _LP64
2124       if (UseCompressedOops) {
2125         __ encode_heap_oop(cmpval);
2126         __ mov(rscratch1, newval);
2127         __ encode_heap_oop(rscratch1);
2128         __ lock();
2129         // cmpval (rax) is implicitly used by this instruction
2130         __ cmpxchgl(rscratch1, Address(addr, 0));
2131       } else
2132 #endif
2133       {
2134         __ lock();
2135         __ cmpxchgptr(newval, Address(addr, 0));
2136       }
2137     } else {
2138       assert(op-&gt;code() == lir_cas_int, &quot;lir_cas_int expected&quot;);
2139       __ lock();
2140       __ cmpxchgl(newval, Address(addr, 0));
2141     }
2142 #ifdef _LP64
2143   } else if (op-&gt;code() == lir_cas_long) {
2144     Register addr = (op-&gt;addr()-&gt;is_single_cpu() ? op-&gt;addr()-&gt;as_register() : op-&gt;addr()-&gt;as_register_lo());
2145     Register newval = op-&gt;new_value()-&gt;as_register_lo();
2146     Register cmpval = op-&gt;cmp_value()-&gt;as_register_lo();
2147     assert(cmpval == rax, &quot;wrong register&quot;);
2148     assert(newval != NULL, &quot;new val must be register&quot;);
2149     assert(cmpval != newval, &quot;cmp and new values must be in different registers&quot;);
2150     assert(cmpval != addr, &quot;cmp and addr must be in different registers&quot;);
2151     assert(newval != addr, &quot;new value and addr must be in different registers&quot;);
2152     __ lock();
2153     __ cmpxchgq(newval, Address(addr, 0));
2154 #endif // _LP64
2155   } else {
2156     Unimplemented();
2157   }
2158 }
2159 
2160 void LIR_Assembler::move(LIR_Opr src, LIR_Opr dst) {
2161   assert(dst-&gt;is_cpu_register(), &quot;must be&quot;);
2162   assert(dst-&gt;type() == src-&gt;type(), &quot;must be&quot;);
2163 
2164   if (src-&gt;is_cpu_register()) {
2165     reg2reg(src, dst);
2166   } else if (src-&gt;is_stack()) {
2167     stack2reg(src, dst, dst-&gt;type());
2168   } else if (src-&gt;is_constant()) {
2169     const2reg(src, dst, lir_patch_none, NULL);
2170   } else {
2171     ShouldNotReachHere();
2172   }
2173 }
2174 
2175 void LIR_Assembler::cmove(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, BasicType type) {
2176   Assembler::Condition acond, ncond;
2177   switch (condition) {
2178     case lir_cond_equal:        acond = Assembler::equal;        ncond = Assembler::notEqual;     break;
2179     case lir_cond_notEqual:     acond = Assembler::notEqual;     ncond = Assembler::equal;        break;
2180     case lir_cond_less:         acond = Assembler::less;         ncond = Assembler::greaterEqual; break;
2181     case lir_cond_lessEqual:    acond = Assembler::lessEqual;    ncond = Assembler::greater;      break;
2182     case lir_cond_greaterEqual: acond = Assembler::greaterEqual; ncond = Assembler::less;         break;
2183     case lir_cond_greater:      acond = Assembler::greater;      ncond = Assembler::lessEqual;    break;
2184     case lir_cond_belowEqual:   acond = Assembler::belowEqual;   ncond = Assembler::above;        break;
2185     case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;   ncond = Assembler::below;        break;
2186     default:                    acond = Assembler::equal;        ncond = Assembler::notEqual;
2187                                 ShouldNotReachHere();
2188   }
2189 
2190   if (opr1-&gt;is_cpu_register()) {
2191     reg2reg(opr1, result);
2192   } else if (opr1-&gt;is_stack()) {
2193     stack2reg(opr1, result, result-&gt;type());
2194   } else if (opr1-&gt;is_constant()) {
2195     const2reg(opr1, result, lir_patch_none, NULL);
2196   } else {
2197     ShouldNotReachHere();
2198   }
2199 
2200   if (VM_Version::supports_cmov() &amp;&amp; !opr2-&gt;is_constant()) {
2201     // optimized version that does not require a branch
2202     if (opr2-&gt;is_single_cpu()) {
2203       assert(opr2-&gt;cpu_regnr() != result-&gt;cpu_regnr(), &quot;opr2 already overwritten by previous move&quot;);
2204       __ cmov(ncond, result-&gt;as_register(), opr2-&gt;as_register());
2205     } else if (opr2-&gt;is_double_cpu()) {
2206       assert(opr2-&gt;cpu_regnrLo() != result-&gt;cpu_regnrLo() &amp;&amp; opr2-&gt;cpu_regnrLo() != result-&gt;cpu_regnrHi(), &quot;opr2 already overwritten by previous move&quot;);
2207       assert(opr2-&gt;cpu_regnrHi() != result-&gt;cpu_regnrLo() &amp;&amp; opr2-&gt;cpu_regnrHi() != result-&gt;cpu_regnrHi(), &quot;opr2 already overwritten by previous move&quot;);
2208       __ cmovptr(ncond, result-&gt;as_register_lo(), opr2-&gt;as_register_lo());
2209       NOT_LP64(__ cmovptr(ncond, result-&gt;as_register_hi(), opr2-&gt;as_register_hi());)
2210     } else if (opr2-&gt;is_single_stack()) {
2211       __ cmovl(ncond, result-&gt;as_register(), frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2212     } else if (opr2-&gt;is_double_stack()) {
2213       __ cmovptr(ncond, result-&gt;as_register_lo(), frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix(), lo_word_offset_in_bytes));
2214       NOT_LP64(__ cmovptr(ncond, result-&gt;as_register_hi(), frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix(), hi_word_offset_in_bytes));)
2215     } else {
2216       ShouldNotReachHere();
2217     }
2218 
2219   } else {
2220     Label skip;
2221     __ jcc (acond, skip);
2222     if (opr2-&gt;is_cpu_register()) {
2223       reg2reg(opr2, result);
2224     } else if (opr2-&gt;is_stack()) {
2225       stack2reg(opr2, result, result-&gt;type());
2226     } else if (opr2-&gt;is_constant()) {
2227       const2reg(opr2, result, lir_patch_none, NULL);
2228     } else {
2229       ShouldNotReachHere();
2230     }
2231     __ bind(skip);
2232   }
2233 }
2234 
2235 
2236 void LIR_Assembler::arith_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest, CodeEmitInfo* info, bool pop_fpu_stack) {
2237   assert(info == NULL, &quot;should never be used, idiv/irem and ldiv/lrem not handled by this method&quot;);
2238 
2239   if (left-&gt;is_single_cpu()) {
2240     assert(left == dest, &quot;left and dest must be equal&quot;);
2241     Register lreg = left-&gt;as_register();
2242 
2243     if (right-&gt;is_single_cpu()) {
2244       // cpu register - cpu register
2245       Register rreg = right-&gt;as_register();
2246       switch (code) {
2247         case lir_add: __ addl (lreg, rreg); break;
2248         case lir_sub: __ subl (lreg, rreg); break;
2249         case lir_mul: __ imull(lreg, rreg); break;
2250         default:      ShouldNotReachHere();
2251       }
2252 
2253     } else if (right-&gt;is_stack()) {
2254       // cpu register - stack
2255       Address raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2256       switch (code) {
2257         case lir_add: __ addl(lreg, raddr); break;
2258         case lir_sub: __ subl(lreg, raddr); break;
2259         default:      ShouldNotReachHere();
2260       }
2261 
2262     } else if (right-&gt;is_constant()) {
2263       // cpu register - constant
2264       jint c = right-&gt;as_constant_ptr()-&gt;as_jint();
2265       switch (code) {
2266         case lir_add: {
2267           __ incrementl(lreg, c);
2268           break;
2269         }
2270         case lir_sub: {
2271           __ decrementl(lreg, c);
2272           break;
2273         }
2274         default: ShouldNotReachHere();
2275       }
2276 
2277     } else {
2278       ShouldNotReachHere();
2279     }
2280 
2281   } else if (left-&gt;is_double_cpu()) {
2282     assert(left == dest, &quot;left and dest must be equal&quot;);
2283     Register lreg_lo = left-&gt;as_register_lo();
2284     Register lreg_hi = left-&gt;as_register_hi();
2285 
2286     if (right-&gt;is_double_cpu()) {
2287       // cpu register - cpu register
2288       Register rreg_lo = right-&gt;as_register_lo();
2289       Register rreg_hi = right-&gt;as_register_hi();
2290       NOT_LP64(assert_different_registers(lreg_lo, lreg_hi, rreg_lo, rreg_hi));
2291       LP64_ONLY(assert_different_registers(lreg_lo, rreg_lo));
2292       switch (code) {
2293         case lir_add:
2294           __ addptr(lreg_lo, rreg_lo);
2295           NOT_LP64(__ adcl(lreg_hi, rreg_hi));
2296           break;
2297         case lir_sub:
2298           __ subptr(lreg_lo, rreg_lo);
2299           NOT_LP64(__ sbbl(lreg_hi, rreg_hi));
2300           break;
2301         case lir_mul:
2302 #ifdef _LP64
2303           __ imulq(lreg_lo, rreg_lo);
2304 #else
2305           assert(lreg_lo == rax &amp;&amp; lreg_hi == rdx, &quot;must be&quot;);
2306           __ imull(lreg_hi, rreg_lo);
2307           __ imull(rreg_hi, lreg_lo);
2308           __ addl (rreg_hi, lreg_hi);
2309           __ mull (rreg_lo);
2310           __ addl (lreg_hi, rreg_hi);
2311 #endif // _LP64
2312           break;
2313         default:
2314           ShouldNotReachHere();
2315       }
2316 
2317     } else if (right-&gt;is_constant()) {
2318       // cpu register - constant
2319 #ifdef _LP64
2320       jlong c = right-&gt;as_constant_ptr()-&gt;as_jlong_bits();
2321       __ movptr(r10, (intptr_t) c);
2322       switch (code) {
2323         case lir_add:
2324           __ addptr(lreg_lo, r10);
2325           break;
2326         case lir_sub:
2327           __ subptr(lreg_lo, r10);
2328           break;
2329         default:
2330           ShouldNotReachHere();
2331       }
2332 #else
2333       jint c_lo = right-&gt;as_constant_ptr()-&gt;as_jint_lo();
2334       jint c_hi = right-&gt;as_constant_ptr()-&gt;as_jint_hi();
2335       switch (code) {
2336         case lir_add:
2337           __ addptr(lreg_lo, c_lo);
2338           __ adcl(lreg_hi, c_hi);
2339           break;
2340         case lir_sub:
2341           __ subptr(lreg_lo, c_lo);
2342           __ sbbl(lreg_hi, c_hi);
2343           break;
2344         default:
2345           ShouldNotReachHere();
2346       }
2347 #endif // _LP64
2348 
2349     } else {
2350       ShouldNotReachHere();
2351     }
2352 
2353   } else if (left-&gt;is_single_xmm()) {
2354     assert(left == dest, &quot;left and dest must be equal&quot;);
2355     XMMRegister lreg = left-&gt;as_xmm_float_reg();
2356 
2357     if (right-&gt;is_single_xmm()) {
2358       XMMRegister rreg = right-&gt;as_xmm_float_reg();
2359       switch (code) {
2360         case lir_add: __ addss(lreg, rreg);  break;
2361         case lir_sub: __ subss(lreg, rreg);  break;
2362         case lir_mul_strictfp: // fall through
2363         case lir_mul: __ mulss(lreg, rreg);  break;
2364         case lir_div_strictfp: // fall through
2365         case lir_div: __ divss(lreg, rreg);  break;
2366         default: ShouldNotReachHere();
2367       }
2368     } else {
2369       Address raddr;
2370       if (right-&gt;is_single_stack()) {
2371         raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2372       } else if (right-&gt;is_constant()) {
2373         // hack for now
2374         raddr = __ as_Address(InternalAddress(float_constant(right-&gt;as_jfloat())));
2375       } else {
2376         ShouldNotReachHere();
2377       }
2378       switch (code) {
2379         case lir_add: __ addss(lreg, raddr);  break;
2380         case lir_sub: __ subss(lreg, raddr);  break;
2381         case lir_mul_strictfp: // fall through
2382         case lir_mul: __ mulss(lreg, raddr);  break;
2383         case lir_div_strictfp: // fall through
2384         case lir_div: __ divss(lreg, raddr);  break;
2385         default: ShouldNotReachHere();
2386       }
2387     }
2388 
2389   } else if (left-&gt;is_double_xmm()) {
2390     assert(left == dest, &quot;left and dest must be equal&quot;);
2391 
2392     XMMRegister lreg = left-&gt;as_xmm_double_reg();
2393     if (right-&gt;is_double_xmm()) {
2394       XMMRegister rreg = right-&gt;as_xmm_double_reg();
2395       switch (code) {
2396         case lir_add: __ addsd(lreg, rreg);  break;
2397         case lir_sub: __ subsd(lreg, rreg);  break;
2398         case lir_mul_strictfp: // fall through
2399         case lir_mul: __ mulsd(lreg, rreg);  break;
2400         case lir_div_strictfp: // fall through
2401         case lir_div: __ divsd(lreg, rreg);  break;
2402         default: ShouldNotReachHere();
2403       }
2404     } else {
2405       Address raddr;
2406       if (right-&gt;is_double_stack()) {
2407         raddr = frame_map()-&gt;address_for_slot(right-&gt;double_stack_ix());
2408       } else if (right-&gt;is_constant()) {
2409         // hack for now
2410         raddr = __ as_Address(InternalAddress(double_constant(right-&gt;as_jdouble())));
2411       } else {
2412         ShouldNotReachHere();
2413       }
2414       switch (code) {
2415         case lir_add: __ addsd(lreg, raddr);  break;
2416         case lir_sub: __ subsd(lreg, raddr);  break;
2417         case lir_mul_strictfp: // fall through
2418         case lir_mul: __ mulsd(lreg, raddr);  break;
2419         case lir_div_strictfp: // fall through
2420         case lir_div: __ divsd(lreg, raddr);  break;
2421         default: ShouldNotReachHere();
2422       }
2423     }
2424 
2425 #ifndef _LP64
2426   } else if (left-&gt;is_single_fpu()) {
2427     assert(dest-&gt;is_single_fpu(),  &quot;fpu stack allocation required&quot;);
2428 
2429     if (right-&gt;is_single_fpu()) {
2430       arith_fpu_implementation(code, left-&gt;fpu_regnr(), right-&gt;fpu_regnr(), dest-&gt;fpu_regnr(), pop_fpu_stack);
2431 
2432     } else {
2433       assert(left-&gt;fpu_regnr() == 0, &quot;left must be on TOS&quot;);
2434       assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be on TOS&quot;);
2435 
2436       Address raddr;
2437       if (right-&gt;is_single_stack()) {
2438         raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2439       } else if (right-&gt;is_constant()) {
2440         address const_addr = float_constant(right-&gt;as_jfloat());
2441         assert(const_addr != NULL, &quot;incorrect float/double constant maintainance&quot;);
2442         // hack for now
2443         raddr = __ as_Address(InternalAddress(const_addr));
2444       } else {
2445         ShouldNotReachHere();
2446       }
2447 
2448       switch (code) {
2449         case lir_add: __ fadd_s(raddr); break;
2450         case lir_sub: __ fsub_s(raddr); break;
2451         case lir_mul_strictfp: // fall through
2452         case lir_mul: __ fmul_s(raddr); break;
2453         case lir_div_strictfp: // fall through
2454         case lir_div: __ fdiv_s(raddr); break;
2455         default:      ShouldNotReachHere();
2456       }
2457     }
2458 
2459   } else if (left-&gt;is_double_fpu()) {
2460     assert(dest-&gt;is_double_fpu(),  &quot;fpu stack allocation required&quot;);
2461 
2462     if (code == lir_mul_strictfp || code == lir_div_strictfp) {
2463       // Double values require special handling for strictfp mul/div on x86
2464       __ fld_x(ExternalAddress(StubRoutines::addr_fpu_subnormal_bias1()));
2465       __ fmulp(left-&gt;fpu_regnrLo() + 1);
2466     }
2467 
2468     if (right-&gt;is_double_fpu()) {
2469       arith_fpu_implementation(code, left-&gt;fpu_regnrLo(), right-&gt;fpu_regnrLo(), dest-&gt;fpu_regnrLo(), pop_fpu_stack);
2470 
2471     } else {
2472       assert(left-&gt;fpu_regnrLo() == 0, &quot;left must be on TOS&quot;);
2473       assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be on TOS&quot;);
2474 
2475       Address raddr;
2476       if (right-&gt;is_double_stack()) {
2477         raddr = frame_map()-&gt;address_for_slot(right-&gt;double_stack_ix());
2478       } else if (right-&gt;is_constant()) {
2479         // hack for now
2480         raddr = __ as_Address(InternalAddress(double_constant(right-&gt;as_jdouble())));
2481       } else {
2482         ShouldNotReachHere();
2483       }
2484 
2485       switch (code) {
2486         case lir_add: __ fadd_d(raddr); break;
2487         case lir_sub: __ fsub_d(raddr); break;
2488         case lir_mul_strictfp: // fall through
2489         case lir_mul: __ fmul_d(raddr); break;
2490         case lir_div_strictfp: // fall through
2491         case lir_div: __ fdiv_d(raddr); break;
2492         default: ShouldNotReachHere();
2493       }
2494     }
2495 
2496     if (code == lir_mul_strictfp || code == lir_div_strictfp) {
2497       // Double values require special handling for strictfp mul/div on x86
2498       __ fld_x(ExternalAddress(StubRoutines::addr_fpu_subnormal_bias2()));
2499       __ fmulp(dest-&gt;fpu_regnrLo() + 1);
2500     }
2501 #endif // !_LP64
2502 
2503   } else if (left-&gt;is_single_stack() || left-&gt;is_address()) {
2504     assert(left == dest, &quot;left and dest must be equal&quot;);
2505 
2506     Address laddr;
2507     if (left-&gt;is_single_stack()) {
2508       laddr = frame_map()-&gt;address_for_slot(left-&gt;single_stack_ix());
2509     } else if (left-&gt;is_address()) {
2510       laddr = as_Address(left-&gt;as_address_ptr());
2511     } else {
2512       ShouldNotReachHere();
2513     }
2514 
2515     if (right-&gt;is_single_cpu()) {
2516       Register rreg = right-&gt;as_register();
2517       switch (code) {
2518         case lir_add: __ addl(laddr, rreg); break;
2519         case lir_sub: __ subl(laddr, rreg); break;
2520         default:      ShouldNotReachHere();
2521       }
2522     } else if (right-&gt;is_constant()) {
2523       jint c = right-&gt;as_constant_ptr()-&gt;as_jint();
2524       switch (code) {
2525         case lir_add: {
2526           __ incrementl(laddr, c);
2527           break;
2528         }
2529         case lir_sub: {
2530           __ decrementl(laddr, c);
2531           break;
2532         }
2533         default: ShouldNotReachHere();
2534       }
2535     } else {
2536       ShouldNotReachHere();
2537     }
2538 
2539   } else {
2540     ShouldNotReachHere();
2541   }
2542 }
2543 
2544 #ifndef _LP64
2545 void LIR_Assembler::arith_fpu_implementation(LIR_Code code, int left_index, int right_index, int dest_index, bool pop_fpu_stack) {
2546   assert(pop_fpu_stack  || (left_index     == dest_index || right_index     == dest_index), &quot;invalid LIR&quot;);
2547   assert(!pop_fpu_stack || (left_index - 1 == dest_index || right_index - 1 == dest_index), &quot;invalid LIR&quot;);
2548   assert(left_index == 0 || right_index == 0, &quot;either must be on top of stack&quot;);
2549 
2550   bool left_is_tos = (left_index == 0);
2551   bool dest_is_tos = (dest_index == 0);
2552   int non_tos_index = (left_is_tos ? right_index : left_index);
2553 
2554   switch (code) {
2555     case lir_add:
2556       if (pop_fpu_stack)       __ faddp(non_tos_index);
2557       else if (dest_is_tos)    __ fadd (non_tos_index);
2558       else                     __ fadda(non_tos_index);
2559       break;
2560 
2561     case lir_sub:
2562       if (left_is_tos) {
2563         if (pop_fpu_stack)     __ fsubrp(non_tos_index);
2564         else if (dest_is_tos)  __ fsub  (non_tos_index);
2565         else                   __ fsubra(non_tos_index);
2566       } else {
2567         if (pop_fpu_stack)     __ fsubp (non_tos_index);
2568         else if (dest_is_tos)  __ fsubr (non_tos_index);
2569         else                   __ fsuba (non_tos_index);
2570       }
2571       break;
2572 
2573     case lir_mul_strictfp: // fall through
2574     case lir_mul:
2575       if (pop_fpu_stack)       __ fmulp(non_tos_index);
2576       else if (dest_is_tos)    __ fmul (non_tos_index);
2577       else                     __ fmula(non_tos_index);
2578       break;
2579 
2580     case lir_div_strictfp: // fall through
2581     case lir_div:
2582       if (left_is_tos) {
2583         if (pop_fpu_stack)     __ fdivrp(non_tos_index);
2584         else if (dest_is_tos)  __ fdiv  (non_tos_index);
2585         else                   __ fdivra(non_tos_index);
2586       } else {
2587         if (pop_fpu_stack)     __ fdivp (non_tos_index);
2588         else if (dest_is_tos)  __ fdivr (non_tos_index);
2589         else                   __ fdiva (non_tos_index);
2590       }
2591       break;
2592 
2593     case lir_rem:
2594       assert(left_is_tos &amp;&amp; dest_is_tos &amp;&amp; right_index == 1, &quot;must be guaranteed by FPU stack allocation&quot;);
2595       __ fremr(noreg);
2596       break;
2597 
2598     default:
2599       ShouldNotReachHere();
2600   }
2601 }
2602 #endif // _LP64
2603 
2604 
2605 void LIR_Assembler::intrinsic_op(LIR_Code code, LIR_Opr value, LIR_Opr tmp, LIR_Opr dest, LIR_Op* op) {
2606   if (value-&gt;is_double_xmm()) {
2607     switch(code) {
2608       case lir_abs :
2609         {
2610 #ifdef _LP64
2611           if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
2612             assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
2613             __ vpandn(dest-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg(), 2);
2614           } else
2615 #endif
2616           {
2617             if (dest-&gt;as_xmm_double_reg() != value-&gt;as_xmm_double_reg()) {
2618               __ movdbl(dest-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg());
2619             }
2620             assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
2621             __ andpd(dest-&gt;as_xmm_double_reg(),
2622                      ExternalAddress((address)double_signmask_pool));
2623           }
2624         }
2625         break;
2626 
2627       case lir_sqrt: __ sqrtsd(dest-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg()); break;
2628       // all other intrinsics are not available in the SSE instruction set, so FPU is used
2629       default      : ShouldNotReachHere();
2630     }
2631 
2632 #ifndef _LP64
2633   } else if (value-&gt;is_double_fpu()) {
2634     assert(value-&gt;fpu_regnrLo() == 0 &amp;&amp; dest-&gt;fpu_regnrLo() == 0, &quot;both must be on TOS&quot;);
2635     switch(code) {
2636       case lir_abs   : __ fabs() ; break;
2637       case lir_sqrt  : __ fsqrt(); break;
2638       default      : ShouldNotReachHere();
2639     }
2640 #endif // !_LP64
2641   } else {
2642     Unimplemented();
2643   }
2644 }
2645 
2646 void LIR_Assembler::logic_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dst) {
2647   // assert(left-&gt;destroys_register(), &quot;check&quot;);
2648   if (left-&gt;is_single_cpu()) {
2649     Register reg = left-&gt;as_register();
2650     if (right-&gt;is_constant()) {
2651       int val = right-&gt;as_constant_ptr()-&gt;as_jint();
2652       switch (code) {
2653         case lir_logic_and: __ andl (reg, val); break;
2654         case lir_logic_or:  __ orl  (reg, val); break;
2655         case lir_logic_xor: __ xorl (reg, val); break;
2656         default: ShouldNotReachHere();
2657       }
2658     } else if (right-&gt;is_stack()) {
2659       // added support for stack operands
2660       Address raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2661       switch (code) {
2662         case lir_logic_and: __ andl (reg, raddr); break;
2663         case lir_logic_or:  __ orl  (reg, raddr); break;
2664         case lir_logic_xor: __ xorl (reg, raddr); break;
2665         default: ShouldNotReachHere();
2666       }
2667     } else {
2668       Register rright = right-&gt;as_register();
2669       switch (code) {
2670         case lir_logic_and: __ andptr (reg, rright); break;
2671         case lir_logic_or : __ orptr  (reg, rright); break;
2672         case lir_logic_xor: __ xorptr (reg, rright); break;
2673         default: ShouldNotReachHere();
2674       }
2675     }
2676     move_regs(reg, dst-&gt;as_register());
2677   } else {
2678     Register l_lo = left-&gt;as_register_lo();
2679     Register l_hi = left-&gt;as_register_hi();
2680     if (right-&gt;is_constant()) {
2681 #ifdef _LP64
2682       __ mov64(rscratch1, right-&gt;as_constant_ptr()-&gt;as_jlong());
2683       switch (code) {
2684         case lir_logic_and:
2685           __ andq(l_lo, rscratch1);
2686           break;
2687         case lir_logic_or:
2688           __ orq(l_lo, rscratch1);
2689           break;
2690         case lir_logic_xor:
2691           __ xorq(l_lo, rscratch1);
2692           break;
2693         default: ShouldNotReachHere();
2694       }
2695 #else
2696       int r_lo = right-&gt;as_constant_ptr()-&gt;as_jint_lo();
2697       int r_hi = right-&gt;as_constant_ptr()-&gt;as_jint_hi();
2698       switch (code) {
2699         case lir_logic_and:
2700           __ andl(l_lo, r_lo);
2701           __ andl(l_hi, r_hi);
2702           break;
2703         case lir_logic_or:
2704           __ orl(l_lo, r_lo);
2705           __ orl(l_hi, r_hi);
2706           break;
2707         case lir_logic_xor:
2708           __ xorl(l_lo, r_lo);
2709           __ xorl(l_hi, r_hi);
2710           break;
2711         default: ShouldNotReachHere();
2712       }
2713 #endif // _LP64
2714     } else {
2715 #ifdef _LP64
2716       Register r_lo;
2717       if (is_reference_type(right-&gt;type())) {
2718         r_lo = right-&gt;as_register();
2719       } else {
2720         r_lo = right-&gt;as_register_lo();
2721       }
2722 #else
2723       Register r_lo = right-&gt;as_register_lo();
2724       Register r_hi = right-&gt;as_register_hi();
2725       assert(l_lo != r_hi, &quot;overwriting registers&quot;);
2726 #endif
2727       switch (code) {
2728         case lir_logic_and:
2729           __ andptr(l_lo, r_lo);
2730           NOT_LP64(__ andptr(l_hi, r_hi);)
2731           break;
2732         case lir_logic_or:
2733           __ orptr(l_lo, r_lo);
2734           NOT_LP64(__ orptr(l_hi, r_hi);)
2735           break;
2736         case lir_logic_xor:
2737           __ xorptr(l_lo, r_lo);
2738           NOT_LP64(__ xorptr(l_hi, r_hi);)
2739           break;
2740         default: ShouldNotReachHere();
2741       }
2742     }
2743 
2744     Register dst_lo = dst-&gt;as_register_lo();
2745     Register dst_hi = dst-&gt;as_register_hi();
2746 
2747 #ifdef _LP64
2748     move_regs(l_lo, dst_lo);
2749 #else
2750     if (dst_lo == l_hi) {
2751       assert(dst_hi != l_lo, &quot;overwriting registers&quot;);
2752       move_regs(l_hi, dst_hi);
2753       move_regs(l_lo, dst_lo);
2754     } else {
2755       assert(dst_lo != l_hi, &quot;overwriting registers&quot;);
2756       move_regs(l_lo, dst_lo);
2757       move_regs(l_hi, dst_hi);
2758     }
2759 #endif // _LP64
2760   }
2761 }
2762 
2763 
2764 // we assume that rax, and rdx can be overwritten
2765 void LIR_Assembler::arithmetic_idiv(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr temp, LIR_Opr result, CodeEmitInfo* info) {
2766 
2767   assert(left-&gt;is_single_cpu(),   &quot;left must be register&quot;);
2768   assert(right-&gt;is_single_cpu() || right-&gt;is_constant(),  &quot;right must be register or constant&quot;);
2769   assert(result-&gt;is_single_cpu(), &quot;result must be register&quot;);
2770 
2771   //  assert(left-&gt;destroys_register(), &quot;check&quot;);
2772   //  assert(right-&gt;destroys_register(), &quot;check&quot;);
2773 
2774   Register lreg = left-&gt;as_register();
2775   Register dreg = result-&gt;as_register();
2776 
2777   if (right-&gt;is_constant()) {
2778     jint divisor = right-&gt;as_constant_ptr()-&gt;as_jint();
2779     assert(divisor &gt; 0 &amp;&amp; is_power_of_2(divisor), &quot;must be&quot;);
2780     if (code == lir_idiv) {
2781       assert(lreg == rax, &quot;must be rax,&quot;);
2782       assert(temp-&gt;as_register() == rdx, &quot;tmp register must be rdx&quot;);
2783       __ cdql(); // sign extend into rdx:rax
2784       if (divisor == 2) {
2785         __ subl(lreg, rdx);
2786       } else {
2787         __ andl(rdx, divisor - 1);
2788         __ addl(lreg, rdx);
2789       }
2790       __ sarl(lreg, log2_jint(divisor));
2791       move_regs(lreg, dreg);
2792     } else if (code == lir_irem) {
2793       Label done;
2794       __ mov(dreg, lreg);
2795       __ andl(dreg, 0x80000000 | (divisor - 1));
2796       __ jcc(Assembler::positive, done);
2797       __ decrement(dreg);
2798       __ orl(dreg, ~(divisor - 1));
2799       __ increment(dreg);
2800       __ bind(done);
2801     } else {
2802       ShouldNotReachHere();
2803     }
2804   } else {
2805     Register rreg = right-&gt;as_register();
2806     assert(lreg == rax, &quot;left register must be rax,&quot;);
2807     assert(rreg != rdx, &quot;right register must not be rdx&quot;);
2808     assert(temp-&gt;as_register() == rdx, &quot;tmp register must be rdx&quot;);
2809 
2810     move_regs(lreg, rax);
2811 
2812     int idivl_offset = __ corrected_idivl(rreg);
2813     if (ImplicitDiv0Checks) {
2814       add_debug_info_for_div0(idivl_offset, info);
2815     }
2816     if (code == lir_irem) {
2817       move_regs(rdx, dreg); // result is in rdx
2818     } else {
2819       move_regs(rax, dreg);
2820     }
2821   }
2822 }
2823 
2824 
2825 void LIR_Assembler::comp_op(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Op2* op) {
2826   if (opr1-&gt;is_single_cpu()) {
2827     Register reg1 = opr1-&gt;as_register();
2828     if (opr2-&gt;is_single_cpu()) {
2829       // cpu register - cpu register
2830       if (is_reference_type(opr1-&gt;type())) {
2831         __ cmpoop(reg1, opr2-&gt;as_register());
2832       } else {
2833         assert(!is_reference_type(opr2-&gt;type()), &quot;cmp int, oop?&quot;);
2834         __ cmpl(reg1, opr2-&gt;as_register());
2835       }
2836     } else if (opr2-&gt;is_stack()) {
2837       // cpu register - stack
2838       if (is_reference_type(opr1-&gt;type())) {
2839         __ cmpoop(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2840       } else {
2841         __ cmpl(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2842       }
2843     } else if (opr2-&gt;is_constant()) {
2844       // cpu register - constant
2845       LIR_Const* c = opr2-&gt;as_constant_ptr();
2846       if (c-&gt;type() == T_INT) {
2847         __ cmpl(reg1, c-&gt;as_jint());
2848       } else if (c-&gt;type() == T_METADATA) {
2849         // All we need for now is a comparison with NULL for equality.
2850         assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;oops&quot;);
2851         Metadata* m = c-&gt;as_metadata();
2852         if (m == NULL) {
2853           __ cmpptr(reg1, (int32_t)0);
2854         } else {
2855           ShouldNotReachHere();
2856         }
2857       } else if (is_reference_type(c-&gt;type())) {
2858         // In 64bit oops are single register
2859         jobject o = c-&gt;as_jobject();
2860         if (o == NULL) {
2861           __ cmpptr(reg1, (int32_t)NULL_WORD);
2862         } else {
2863           __ cmpoop(reg1, o);
2864         }
2865       } else {
2866         fatal(&quot;unexpected type: %s&quot;, basictype_to_str(c-&gt;type()));
2867       }
2868       // cpu register - address
2869     } else if (opr2-&gt;is_address()) {
2870       if (op-&gt;info() != NULL) {
2871         add_debug_info_for_null_check_here(op-&gt;info());
2872       }
2873       __ cmpl(reg1, as_Address(opr2-&gt;as_address_ptr()));
2874     } else {
2875       ShouldNotReachHere();
2876     }
2877 
2878   } else if(opr1-&gt;is_double_cpu()) {
2879     Register xlo = opr1-&gt;as_register_lo();
2880     Register xhi = opr1-&gt;as_register_hi();
2881     if (opr2-&gt;is_double_cpu()) {
2882 #ifdef _LP64
2883       __ cmpptr(xlo, opr2-&gt;as_register_lo());
2884 #else
2885       // cpu register - cpu register
2886       Register ylo = opr2-&gt;as_register_lo();
2887       Register yhi = opr2-&gt;as_register_hi();
2888       __ subl(xlo, ylo);
2889       __ sbbl(xhi, yhi);
2890       if (condition == lir_cond_equal || condition == lir_cond_notEqual) {
2891         __ orl(xhi, xlo);
2892       }
2893 #endif // _LP64
2894     } else if (opr2-&gt;is_constant()) {
2895       // cpu register - constant 0
2896       assert(opr2-&gt;as_jlong() == (jlong)0, &quot;only handles zero&quot;);
2897 #ifdef _LP64
2898       __ cmpptr(xlo, (int32_t)opr2-&gt;as_jlong());
2899 #else
2900       assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;only handles equals case&quot;);
2901       __ orl(xhi, xlo);
2902 #endif // _LP64
2903     } else {
2904       ShouldNotReachHere();
2905     }
2906 
2907   } else if (opr1-&gt;is_single_xmm()) {
2908     XMMRegister reg1 = opr1-&gt;as_xmm_float_reg();
2909     if (opr2-&gt;is_single_xmm()) {
2910       // xmm register - xmm register
2911       __ ucomiss(reg1, opr2-&gt;as_xmm_float_reg());
2912     } else if (opr2-&gt;is_stack()) {
2913       // xmm register - stack
2914       __ ucomiss(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2915     } else if (opr2-&gt;is_constant()) {
2916       // xmm register - constant
2917       __ ucomiss(reg1, InternalAddress(float_constant(opr2-&gt;as_jfloat())));
2918     } else if (opr2-&gt;is_address()) {
2919       // xmm register - address
2920       if (op-&gt;info() != NULL) {
2921         add_debug_info_for_null_check_here(op-&gt;info());
2922       }
2923       __ ucomiss(reg1, as_Address(opr2-&gt;as_address_ptr()));
2924     } else {
2925       ShouldNotReachHere();
2926     }
2927 
2928   } else if (opr1-&gt;is_double_xmm()) {
2929     XMMRegister reg1 = opr1-&gt;as_xmm_double_reg();
2930     if (opr2-&gt;is_double_xmm()) {
2931       // xmm register - xmm register
2932       __ ucomisd(reg1, opr2-&gt;as_xmm_double_reg());
2933     } else if (opr2-&gt;is_stack()) {
2934       // xmm register - stack
2935       __ ucomisd(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix()));
2936     } else if (opr2-&gt;is_constant()) {
2937       // xmm register - constant
2938       __ ucomisd(reg1, InternalAddress(double_constant(opr2-&gt;as_jdouble())));
2939     } else if (opr2-&gt;is_address()) {
2940       // xmm register - address
2941       if (op-&gt;info() != NULL) {
2942         add_debug_info_for_null_check_here(op-&gt;info());
2943       }
2944       __ ucomisd(reg1, as_Address(opr2-&gt;pointer()-&gt;as_address()));
2945     } else {
2946       ShouldNotReachHere();
2947     }
2948 
2949 #ifndef _LP64
2950   } else if(opr1-&gt;is_single_fpu() || opr1-&gt;is_double_fpu()) {
2951     assert(opr1-&gt;is_fpu_register() &amp;&amp; opr1-&gt;fpu() == 0, &quot;currently left-hand side must be on TOS (relax this restriction)&quot;);
2952     assert(opr2-&gt;is_fpu_register(), &quot;both must be registers&quot;);
2953     __ fcmp(noreg, opr2-&gt;fpu(), op-&gt;fpu_pop_count() &gt; 0, op-&gt;fpu_pop_count() &gt; 1);
2954 #endif // LP64
2955 
2956   } else if (opr1-&gt;is_address() &amp;&amp; opr2-&gt;is_constant()) {
2957     LIR_Const* c = opr2-&gt;as_constant_ptr();
2958 #ifdef _LP64
2959     if (is_reference_type(c-&gt;type())) {
2960       assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;need to reverse&quot;);
2961       __ movoop(rscratch1, c-&gt;as_jobject());
2962     }
2963 #endif // LP64
2964     if (op-&gt;info() != NULL) {
2965       add_debug_info_for_null_check_here(op-&gt;info());
2966     }
2967     // special case: address - constant
2968     LIR_Address* addr = opr1-&gt;as_address_ptr();
2969     if (c-&gt;type() == T_INT) {
2970       __ cmpl(as_Address(addr), c-&gt;as_jint());
2971     } else if (is_reference_type(c-&gt;type())) {
2972 #ifdef _LP64
2973       // %%% Make this explode if addr isn&#39;t reachable until we figure out a
2974       // better strategy by giving noreg as the temp for as_Address
2975       __ cmpoop(rscratch1, as_Address(addr, noreg));
2976 #else
2977       __ cmpoop(as_Address(addr), c-&gt;as_jobject());
2978 #endif // _LP64
2979     } else {
2980       ShouldNotReachHere();
2981     }
2982 
2983   } else {
2984     ShouldNotReachHere();
2985   }
2986 }
2987 
2988 void LIR_Assembler::comp_fl2i(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dst, LIR_Op2* op) {
2989   if (code == lir_cmp_fd2i || code == lir_ucmp_fd2i) {
2990     if (left-&gt;is_single_xmm()) {
2991       assert(right-&gt;is_single_xmm(), &quot;must match&quot;);
2992       __ cmpss2int(left-&gt;as_xmm_float_reg(), right-&gt;as_xmm_float_reg(), dst-&gt;as_register(), code == lir_ucmp_fd2i);
2993     } else if (left-&gt;is_double_xmm()) {
2994       assert(right-&gt;is_double_xmm(), &quot;must match&quot;);
2995       __ cmpsd2int(left-&gt;as_xmm_double_reg(), right-&gt;as_xmm_double_reg(), dst-&gt;as_register(), code == lir_ucmp_fd2i);
2996 
2997     } else {
2998 #ifdef _LP64
2999       ShouldNotReachHere();
3000 #else
3001       assert(left-&gt;is_single_fpu() || left-&gt;is_double_fpu(), &quot;must be&quot;);
3002       assert(right-&gt;is_single_fpu() || right-&gt;is_double_fpu(), &quot;must match&quot;);
3003 
3004       assert(left-&gt;fpu() == 0, &quot;left must be on TOS&quot;);
3005       __ fcmp2int(dst-&gt;as_register(), code == lir_ucmp_fd2i, right-&gt;fpu(),
3006                   op-&gt;fpu_pop_count() &gt; 0, op-&gt;fpu_pop_count() &gt; 1);
3007 #endif // LP64
3008     }
3009   } else {
3010     assert(code == lir_cmp_l2i, &quot;check&quot;);
3011 #ifdef _LP64
3012     Label done;
3013     Register dest = dst-&gt;as_register();
3014     __ cmpptr(left-&gt;as_register_lo(), right-&gt;as_register_lo());
3015     __ movl(dest, -1);
3016     __ jccb(Assembler::less, done);
3017     __ set_byte_if_not_zero(dest);
3018     __ movzbl(dest, dest);
3019     __ bind(done);
3020 #else
3021     __ lcmp2int(left-&gt;as_register_hi(),
3022                 left-&gt;as_register_lo(),
3023                 right-&gt;as_register_hi(),
3024                 right-&gt;as_register_lo());
3025     move_regs(left-&gt;as_register_hi(), dst-&gt;as_register());
3026 #endif // _LP64
3027   }
3028 }
3029 
3030 
3031 void LIR_Assembler::align_call(LIR_Code code) {
3032   // make sure that the displacement word of the call ends up word aligned
3033   int offset = __ offset();
3034   switch (code) {
3035   case lir_static_call:
3036   case lir_optvirtual_call:
3037   case lir_dynamic_call:
3038     offset += NativeCall::displacement_offset;
3039     break;
3040   case lir_icvirtual_call:
3041     offset += NativeCall::displacement_offset + NativeMovConstReg::instruction_size;
3042     break;
3043   case lir_virtual_call:  // currently, sparc-specific for niagara
3044   default: ShouldNotReachHere();
3045   }
3046   __ align(BytesPerWord, offset);
3047 }
3048 
3049 
3050 void LIR_Assembler::call(LIR_OpJavaCall* op, relocInfo::relocType rtype) {
3051   assert((__ offset() + NativeCall::displacement_offset) % BytesPerWord == 0,
3052          &quot;must be aligned&quot;);
3053   __ call(AddressLiteral(op-&gt;addr(), rtype));
3054   add_call_info(code_offset(), op-&gt;info(), op-&gt;maybe_return_as_fields());
3055 }
3056 
3057 
3058 void LIR_Assembler::ic_call(LIR_OpJavaCall* op) {
3059   __ ic_call(op-&gt;addr());
3060   add_call_info(code_offset(), op-&gt;info(), op-&gt;maybe_return_as_fields());
3061   assert((__ offset() - NativeCall::instruction_size + NativeCall::displacement_offset) % BytesPerWord == 0,
3062          &quot;must be aligned&quot;);
3063 }
3064 
3065 
3066 /* Currently, vtable-dispatch is only enabled for sparc platforms */
3067 void LIR_Assembler::vtable_call(LIR_OpJavaCall* op) {
3068   ShouldNotReachHere();
3069 }
3070 
3071 
3072 void LIR_Assembler::emit_static_call_stub() {
3073   address call_pc = __ pc();
3074   address stub = __ start_a_stub(call_stub_size());
3075   if (stub == NULL) {
3076     bailout(&quot;static call stub overflow&quot;);
3077     return;
3078   }
3079 
3080   int start = __ offset();
3081 
3082   // make sure that the displacement word of the call ends up word aligned
3083   __ align(BytesPerWord, __ offset() + NativeMovConstReg::instruction_size + NativeCall::displacement_offset);
3084   __ relocate(static_stub_Relocation::spec(call_pc, false /* is_aot */));
3085   __ mov_metadata(rbx, (Metadata*)NULL);
3086   // must be set to -1 at code generation time
3087   assert(((__ offset() + 1) % BytesPerWord) == 0, &quot;must be aligned&quot;);
3088   // On 64bit this will die since it will take a movq &amp; jmp, must be only a jmp
3089   __ jump(RuntimeAddress(__ pc()));
3090 
3091   if (UseAOT) {
3092     // Trampoline to aot code
3093     __ relocate(static_stub_Relocation::spec(call_pc, true /* is_aot */));
3094 #ifdef _LP64
3095     __ mov64(rax, CONST64(0));  // address is zapped till fixup time.
3096 #else
3097     __ movl(rax, 0xdeadffff);  // address is zapped till fixup time.
3098 #endif
3099     __ jmp(rax);
3100   }
3101   assert(__ offset() - start &lt;= call_stub_size(), &quot;stub too big&quot;);
3102   __ end_a_stub();
3103 }
3104 
3105 
3106 void LIR_Assembler::throw_op(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info) {
3107   assert(exceptionOop-&gt;as_register() == rax, &quot;must match&quot;);
3108   assert(exceptionPC-&gt;as_register() == rdx, &quot;must match&quot;);
3109 
3110   // exception object is not added to oop map by LinearScan
3111   // (LinearScan assumes that no oops are in fixed registers)
3112   info-&gt;add_register_oop(exceptionOop);
3113   Runtime1::StubID unwind_id;
3114 
3115   // get current pc information
3116   // pc is only needed if the method has an exception handler, the unwind code does not need it.
3117   int pc_for_athrow_offset = __ offset();
3118   InternalAddress pc_for_athrow(__ pc());
3119   __ lea(exceptionPC-&gt;as_register(), pc_for_athrow);
3120   add_call_info(pc_for_athrow_offset, info); // for exception handler
3121 
3122   __ verify_not_null_oop(rax);
3123   // search an exception handler (rax: exception oop, rdx: throwing pc)
3124   if (compilation()-&gt;has_fpu_code()) {
3125     unwind_id = Runtime1::handle_exception_id;
3126   } else {
3127     unwind_id = Runtime1::handle_exception_nofpu_id;
3128   }
3129   __ call(RuntimeAddress(Runtime1::entry_for(unwind_id)));
3130 
3131   // enough room for two byte trap
3132   __ nop();
3133 }
3134 
3135 
3136 void LIR_Assembler::unwind_op(LIR_Opr exceptionOop) {
3137   assert(exceptionOop-&gt;as_register() == rax, &quot;must match&quot;);
3138 
3139   __ jmp(_unwind_handler_entry);
3140 }
3141 
3142 
3143 void LIR_Assembler::shift_op(LIR_Code code, LIR_Opr left, LIR_Opr count, LIR_Opr dest, LIR_Opr tmp) {
3144 
3145   // optimized version for linear scan:
3146   // * count must be already in ECX (guaranteed by LinearScan)
3147   // * left and dest must be equal
3148   // * tmp must be unused
3149   assert(count-&gt;as_register() == SHIFT_count, &quot;count must be in ECX&quot;);
3150   assert(left == dest, &quot;left and dest must be equal&quot;);
3151   assert(tmp-&gt;is_illegal(), &quot;wasting a register if tmp is allocated&quot;);
3152 
3153   if (left-&gt;is_single_cpu()) {
3154     Register value = left-&gt;as_register();
3155     assert(value != SHIFT_count, &quot;left cannot be ECX&quot;);
3156 
3157     switch (code) {
3158       case lir_shl:  __ shll(value); break;
3159       case lir_shr:  __ sarl(value); break;
3160       case lir_ushr: __ shrl(value); break;
3161       default: ShouldNotReachHere();
3162     }
3163   } else if (left-&gt;is_double_cpu()) {
3164     Register lo = left-&gt;as_register_lo();
3165     Register hi = left-&gt;as_register_hi();
3166     assert(lo != SHIFT_count &amp;&amp; hi != SHIFT_count, &quot;left cannot be ECX&quot;);
3167 #ifdef _LP64
3168     switch (code) {
3169       case lir_shl:  __ shlptr(lo);        break;
3170       case lir_shr:  __ sarptr(lo);        break;
3171       case lir_ushr: __ shrptr(lo);        break;
3172       default: ShouldNotReachHere();
3173     }
3174 #else
3175 
3176     switch (code) {
3177       case lir_shl:  __ lshl(hi, lo);        break;
3178       case lir_shr:  __ lshr(hi, lo, true);  break;
3179       case lir_ushr: __ lshr(hi, lo, false); break;
3180       default: ShouldNotReachHere();
3181     }
3182 #endif // LP64
3183   } else {
3184     ShouldNotReachHere();
3185   }
3186 }
3187 
3188 
3189 void LIR_Assembler::shift_op(LIR_Code code, LIR_Opr left, jint count, LIR_Opr dest) {
3190   if (dest-&gt;is_single_cpu()) {
3191     // first move left into dest so that left is not destroyed by the shift
3192     Register value = dest-&gt;as_register();
3193     count = count &amp; 0x1F; // Java spec
3194 
3195     move_regs(left-&gt;as_register(), value);
3196     switch (code) {
3197       case lir_shl:  __ shll(value, count); break;
3198       case lir_shr:  __ sarl(value, count); break;
3199       case lir_ushr: __ shrl(value, count); break;
3200       default: ShouldNotReachHere();
3201     }
3202   } else if (dest-&gt;is_double_cpu()) {
3203 #ifndef _LP64
3204     Unimplemented();
3205 #else
3206     // first move left into dest so that left is not destroyed by the shift
3207     Register value = dest-&gt;as_register_lo();
3208     count = count &amp; 0x1F; // Java spec
3209 
3210     move_regs(left-&gt;as_register_lo(), value);
3211     switch (code) {
3212       case lir_shl:  __ shlptr(value, count); break;
3213       case lir_shr:  __ sarptr(value, count); break;
3214       case lir_ushr: __ shrptr(value, count); break;
3215       default: ShouldNotReachHere();
3216     }
3217 #endif // _LP64
3218   } else {
3219     ShouldNotReachHere();
3220   }
3221 }
3222 
3223 
3224 void LIR_Assembler::store_parameter(Register r, int offset_from_rsp_in_words) {
3225   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3226   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3227   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3228   __ movptr (Address(rsp, offset_from_rsp_in_bytes), r);
3229 }
3230 
3231 
3232 void LIR_Assembler::store_parameter(jint c,     int offset_from_rsp_in_words) {
3233   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3234   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3235   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3236   __ movptr (Address(rsp, offset_from_rsp_in_bytes), c);
3237 }
3238 
3239 
3240 void LIR_Assembler::store_parameter(jobject o,  int offset_from_rsp_in_words) {
3241   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3242   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3243   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3244   __ movoop (Address(rsp, offset_from_rsp_in_bytes), o);
3245 }
3246 
3247 
3248 void LIR_Assembler::store_parameter(Metadata* m,  int offset_from_rsp_in_words) {
3249   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3250   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3251   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3252   __ mov_metadata(Address(rsp, offset_from_rsp_in_bytes), m);
3253 }
3254 
3255 
3256 void LIR_Assembler::arraycopy_valuetype_check(Register obj, Register tmp, CodeStub* slow_path, bool is_dest, bool null_check) {
3257   if (null_check) {
3258     __ testptr(obj, obj);
3259     __ jcc(Assembler::zero, *slow_path-&gt;entry());
3260   }
3261   __ load_klass(tmp, obj);
3262   __ movl(tmp, Address(tmp, Klass::layout_helper_offset()));
3263   if (is_dest) {
3264     // We also take slow path if it&#39;s a null_free destination array, just in case the source array
3265     // contains NULLs.
3266     __ testl(tmp, Klass::_lh_null_free_bit_inplace);
3267   } else {
3268     __ testl(tmp, Klass::_lh_array_tag_vt_value_bit_inplace);
3269   }
3270   __ jcc(Assembler::notZero, *slow_path-&gt;entry());
3271 }
3272 
3273 
3274 // This code replaces a call to arraycopy; no exception may
3275 // be thrown in this code, they must be thrown in the System.arraycopy
3276 // activation frame; we could save some checks if this would not be the case
3277 void LIR_Assembler::emit_arraycopy(LIR_OpArrayCopy* op) {
3278   ciArrayKlass* default_type = op-&gt;expected_type();
3279   Register src = op-&gt;src()-&gt;as_register();
3280   Register dst = op-&gt;dst()-&gt;as_register();
3281   Register src_pos = op-&gt;src_pos()-&gt;as_register();
3282   Register dst_pos = op-&gt;dst_pos()-&gt;as_register();
3283   Register length  = op-&gt;length()-&gt;as_register();
3284   Register tmp = op-&gt;tmp()-&gt;as_register();
3285 
3286   __ resolve(ACCESS_READ, src);
3287   __ resolve(ACCESS_WRITE, dst);
3288 
3289   CodeStub* stub = op-&gt;stub();
3290   int flags = op-&gt;flags();
3291   BasicType basic_type = default_type != NULL ? default_type-&gt;element_type()-&gt;basic_type() : T_ILLEGAL;
3292   if (is_reference_type(basic_type)) basic_type = T_OBJECT;
3293 
3294   if (flags &amp; LIR_OpArrayCopy::always_slow_path) {
3295     __ jmp(*stub-&gt;entry());
3296     __ bind(*stub-&gt;continuation());
3297     return;
3298   }
3299 
3300   if (flags &amp; LIR_OpArrayCopy::src_valuetype_check) {
3301     arraycopy_valuetype_check(src, tmp, stub, false, (flags &amp; LIR_OpArrayCopy::src_null_check));
3302   }
3303 
3304   if (flags &amp; LIR_OpArrayCopy::dst_valuetype_check) {
3305     arraycopy_valuetype_check(dst, tmp, stub, true, (flags &amp; LIR_OpArrayCopy::dst_null_check));
3306   }
3307 
3308   // if we don&#39;t know anything, just go through the generic arraycopy
3309   if (default_type == NULL) {
3310     // save outgoing arguments on stack in case call to System.arraycopy is needed
3311     // HACK ALERT. This code used to push the parameters in a hardwired fashion
3312     // for interpreter calling conventions. Now we have to do it in new style conventions.
3313     // For the moment until C1 gets the new register allocator I just force all the
3314     // args to the right place (except the register args) and then on the back side
3315     // reload the register args properly if we go slow path. Yuck
3316 
3317     // These are proper for the calling convention
3318     store_parameter(length, 2);
3319     store_parameter(dst_pos, 1);
3320     store_parameter(dst, 0);
3321 
3322     // these are just temporary placements until we need to reload
3323     store_parameter(src_pos, 3);
3324     store_parameter(src, 4);
3325     NOT_LP64(assert(src == rcx &amp;&amp; src_pos == rdx, &quot;mismatch in calling convention&quot;);)
3326 
3327     address copyfunc_addr = StubRoutines::generic_arraycopy();
3328     assert(copyfunc_addr != NULL, &quot;generic arraycopy stub required&quot;);
3329 
3330     // pass arguments: may push as this is not a safepoint; SP must be fix at each safepoint
3331 #ifdef _LP64
3332     // The arguments are in java calling convention so we can trivially shift them to C
3333     // convention
3334     assert_different_registers(c_rarg0, j_rarg1, j_rarg2, j_rarg3, j_rarg4);
3335     __ mov(c_rarg0, j_rarg0);
3336     assert_different_registers(c_rarg1, j_rarg2, j_rarg3, j_rarg4);
3337     __ mov(c_rarg1, j_rarg1);
3338     assert_different_registers(c_rarg2, j_rarg3, j_rarg4);
3339     __ mov(c_rarg2, j_rarg2);
3340     assert_different_registers(c_rarg3, j_rarg4);
3341     __ mov(c_rarg3, j_rarg3);
3342 #ifdef _WIN64
3343     // Allocate abi space for args but be sure to keep stack aligned
3344     __ subptr(rsp, 6*wordSize);
3345     store_parameter(j_rarg4, 4);
3346 #ifndef PRODUCT
3347     if (PrintC1Statistics) {
3348       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3349     }
3350 #endif
3351     __ call(RuntimeAddress(copyfunc_addr));
3352     __ addptr(rsp, 6*wordSize);
3353 #else
3354     __ mov(c_rarg4, j_rarg4);
3355 #ifndef PRODUCT
3356     if (PrintC1Statistics) {
3357       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3358     }
3359 #endif
3360     __ call(RuntimeAddress(copyfunc_addr));
3361 #endif // _WIN64
3362 #else
3363     __ push(length);
3364     __ push(dst_pos);
3365     __ push(dst);
3366     __ push(src_pos);
3367     __ push(src);
3368 
3369 #ifndef PRODUCT
3370     if (PrintC1Statistics) {
3371       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3372     }
3373 #endif
3374     __ call_VM_leaf(copyfunc_addr, 5); // removes pushed parameter from the stack
3375 
3376 #endif // _LP64
3377 
3378     __ cmpl(rax, 0);
3379     __ jcc(Assembler::equal, *stub-&gt;continuation());
3380 
3381     __ mov(tmp, rax);
3382     __ xorl(tmp, -1);
3383 
3384     // Reload values from the stack so they are where the stub
3385     // expects them.
3386     __ movptr   (dst,     Address(rsp, 0*BytesPerWord));
3387     __ movptr   (dst_pos, Address(rsp, 1*BytesPerWord));
3388     __ movptr   (length,  Address(rsp, 2*BytesPerWord));
3389     __ movptr   (src_pos, Address(rsp, 3*BytesPerWord));
3390     __ movptr   (src,     Address(rsp, 4*BytesPerWord));
3391 
3392     __ subl(length, tmp);
3393     __ addl(src_pos, tmp);
3394     __ addl(dst_pos, tmp);
3395     __ jmp(*stub-&gt;entry());
3396 
3397     __ bind(*stub-&gt;continuation());
3398     return;
3399   }
3400 
3401   assert(default_type != NULL &amp;&amp; default_type-&gt;is_array_klass() &amp;&amp; default_type-&gt;is_loaded(), &quot;must be true at this point&quot;);
3402 
3403   int elem_size = type2aelembytes(basic_type);
3404   Address::ScaleFactor scale;
3405 
3406   switch (elem_size) {
3407     case 1 :
3408       scale = Address::times_1;
3409       break;
3410     case 2 :
3411       scale = Address::times_2;
3412       break;
3413     case 4 :
3414       scale = Address::times_4;
3415       break;
3416     case 8 :
3417       scale = Address::times_8;
3418       break;
3419     default:
3420       scale = Address::no_scale;
3421       ShouldNotReachHere();
3422   }
3423 
3424   Address src_length_addr = Address(src, arrayOopDesc::length_offset_in_bytes());
3425   Address dst_length_addr = Address(dst, arrayOopDesc::length_offset_in_bytes());
3426   Address src_klass_addr = Address(src, oopDesc::klass_offset_in_bytes());
3427   Address dst_klass_addr = Address(dst, oopDesc::klass_offset_in_bytes());
3428 
3429   // length and pos&#39;s are all sign extended at this point on 64bit
3430 
3431   // test for NULL
3432   if (flags &amp; LIR_OpArrayCopy::src_null_check) {
3433     __ testptr(src, src);
3434     __ jcc(Assembler::zero, *stub-&gt;entry());
3435   }
3436   if (flags &amp; LIR_OpArrayCopy::dst_null_check) {
3437     __ testptr(dst, dst);
3438     __ jcc(Assembler::zero, *stub-&gt;entry());
3439   }
3440 
3441   // If the compiler was not able to prove that exact type of the source or the destination
3442   // of the arraycopy is an array type, check at runtime if the source or the destination is
3443   // an instance type.
3444   if (flags &amp; LIR_OpArrayCopy::type_check) {
3445     if (!(flags &amp; LIR_OpArrayCopy::dst_objarray)) {
3446       __ load_klass(tmp, dst);
3447       __ cmpl(Address(tmp, in_bytes(Klass::layout_helper_offset())), Klass::_lh_neutral_value);
3448       __ jcc(Assembler::greaterEqual, *stub-&gt;entry());
3449     }
3450 
3451     if (!(flags &amp; LIR_OpArrayCopy::src_objarray)) {
3452       __ load_klass(tmp, src);
3453       __ cmpl(Address(tmp, in_bytes(Klass::layout_helper_offset())), Klass::_lh_neutral_value);
3454       __ jcc(Assembler::greaterEqual, *stub-&gt;entry());
3455     }
3456   }
3457 
3458   // check if negative
3459   if (flags &amp; LIR_OpArrayCopy::src_pos_positive_check) {
3460     __ testl(src_pos, src_pos);
3461     __ jcc(Assembler::less, *stub-&gt;entry());
3462   }
3463   if (flags &amp; LIR_OpArrayCopy::dst_pos_positive_check) {
3464     __ testl(dst_pos, dst_pos);
3465     __ jcc(Assembler::less, *stub-&gt;entry());
3466   }
3467 
3468   if (flags &amp; LIR_OpArrayCopy::src_range_check) {
3469     __ lea(tmp, Address(src_pos, length, Address::times_1, 0));
3470     __ cmpl(tmp, src_length_addr);
3471     __ jcc(Assembler::above, *stub-&gt;entry());
3472   }
3473   if (flags &amp; LIR_OpArrayCopy::dst_range_check) {
3474     __ lea(tmp, Address(dst_pos, length, Address::times_1, 0));
3475     __ cmpl(tmp, dst_length_addr);
3476     __ jcc(Assembler::above, *stub-&gt;entry());
3477   }
3478 
3479   if (flags &amp; LIR_OpArrayCopy::length_positive_check) {
3480     __ testl(length, length);
3481     __ jcc(Assembler::less, *stub-&gt;entry());
3482   }
3483 
3484 #ifdef _LP64
3485   __ movl2ptr(src_pos, src_pos); //higher 32bits must be null
3486   __ movl2ptr(dst_pos, dst_pos); //higher 32bits must be null
3487 #endif
3488 
3489   if (flags &amp; LIR_OpArrayCopy::type_check) {
3490     // We don&#39;t know the array types are compatible
3491     if (basic_type != T_OBJECT) {
3492       // Simple test for basic type arrays
3493       if (UseCompressedClassPointers) {
3494         __ movl(tmp, src_klass_addr);
3495         __ cmpl(tmp, dst_klass_addr);
3496       } else {
3497         __ movptr(tmp, src_klass_addr);
3498         __ cmpptr(tmp, dst_klass_addr);
3499       }
3500       __ jcc(Assembler::notEqual, *stub-&gt;entry());
3501     } else {
3502       // For object arrays, if src is a sub class of dst then we can
3503       // safely do the copy.
3504       Label cont, slow;
3505 
3506       __ push(src);
3507       __ push(dst);
3508 
3509       __ load_klass(src, src);
3510       __ load_klass(dst, dst);
3511 
3512       __ check_klass_subtype_fast_path(src, dst, tmp, &amp;cont, &amp;slow, NULL);
3513 
3514       __ push(src);
3515       __ push(dst);
3516       __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
3517       __ pop(dst);
3518       __ pop(src);
3519 
3520       __ cmpl(src, 0);
3521       __ jcc(Assembler::notEqual, cont);
3522 
3523       __ bind(slow);
3524       __ pop(dst);
3525       __ pop(src);
3526 
3527       address copyfunc_addr = StubRoutines::checkcast_arraycopy();
3528       if (copyfunc_addr != NULL) { // use stub if available
3529         // src is not a sub class of dst so we have to do a
3530         // per-element check.
3531 
3532         int mask = LIR_OpArrayCopy::src_objarray|LIR_OpArrayCopy::dst_objarray;
3533         if ((flags &amp; mask) != mask) {
3534           // Check that at least both of them object arrays.
3535           assert(flags &amp; mask, &quot;one of the two should be known to be an object array&quot;);
3536 
3537           if (!(flags &amp; LIR_OpArrayCopy::src_objarray)) {
3538             __ load_klass(tmp, src);
3539           } else if (!(flags &amp; LIR_OpArrayCopy::dst_objarray)) {
3540             __ load_klass(tmp, dst);
3541           }
3542           int lh_offset = in_bytes(Klass::layout_helper_offset());
3543           Address klass_lh_addr(tmp, lh_offset);
3544           jint objArray_lh = Klass::array_layout_helper(T_OBJECT);
3545           __ cmpl(klass_lh_addr, objArray_lh);
3546           __ jcc(Assembler::notEqual, *stub-&gt;entry());
3547         }
3548 
3549        // Spill because stubs can use any register they like and it&#39;s
3550        // easier to restore just those that we care about.
3551        store_parameter(dst, 0);
3552        store_parameter(dst_pos, 1);
3553        store_parameter(length, 2);
3554        store_parameter(src_pos, 3);
3555        store_parameter(src, 4);
3556 
3557 #ifndef _LP64
3558         __ movptr(tmp, dst_klass_addr);
3559         __ movptr(tmp, Address(tmp, ObjArrayKlass::element_klass_offset()));
3560         __ push(tmp);
3561         __ movl(tmp, Address(tmp, Klass::super_check_offset_offset()));
3562         __ push(tmp);
3563         __ push(length);
3564         __ lea(tmp, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3565         __ push(tmp);
3566         __ lea(tmp, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3567         __ push(tmp);
3568 
3569         __ call_VM_leaf(copyfunc_addr, 5);
3570 #else
3571         __ movl2ptr(length, length); //higher 32bits must be null
3572 
3573         __ lea(c_rarg0, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3574         assert_different_registers(c_rarg0, dst, dst_pos, length);
3575         __ lea(c_rarg1, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3576         assert_different_registers(c_rarg1, dst, length);
3577 
3578         __ mov(c_rarg2, length);
3579         assert_different_registers(c_rarg2, dst);
3580 
3581 #ifdef _WIN64
3582         // Allocate abi space for args but be sure to keep stack aligned
3583         __ subptr(rsp, 6*wordSize);
3584         __ load_klass(c_rarg3, dst);
3585         __ movptr(c_rarg3, Address(c_rarg3, ObjArrayKlass::element_klass_offset()));
3586         store_parameter(c_rarg3, 4);
3587         __ movl(c_rarg3, Address(c_rarg3, Klass::super_check_offset_offset()));
3588         __ call(RuntimeAddress(copyfunc_addr));
3589         __ addptr(rsp, 6*wordSize);
3590 #else
3591         __ load_klass(c_rarg4, dst);
3592         __ movptr(c_rarg4, Address(c_rarg4, ObjArrayKlass::element_klass_offset()));
3593         __ movl(c_rarg3, Address(c_rarg4, Klass::super_check_offset_offset()));
3594         __ call(RuntimeAddress(copyfunc_addr));
3595 #endif
3596 
3597 #endif
3598 
3599 #ifndef PRODUCT
3600         if (PrintC1Statistics) {
3601           Label failed;
3602           __ testl(rax, rax);
3603           __ jcc(Assembler::notZero, failed);
3604           __ incrementl(ExternalAddress((address)&amp;Runtime1::_arraycopy_checkcast_cnt));
3605           __ bind(failed);
3606         }
3607 #endif
3608 
3609         __ testl(rax, rax);
3610         __ jcc(Assembler::zero, *stub-&gt;continuation());
3611 
3612 #ifndef PRODUCT
3613         if (PrintC1Statistics) {
3614           __ incrementl(ExternalAddress((address)&amp;Runtime1::_arraycopy_checkcast_attempt_cnt));
3615         }
3616 #endif
3617 
3618         __ mov(tmp, rax);
3619 
3620         __ xorl(tmp, -1);
3621 
3622         // Restore previously spilled arguments
3623         __ movptr   (dst,     Address(rsp, 0*BytesPerWord));
3624         __ movptr   (dst_pos, Address(rsp, 1*BytesPerWord));
3625         __ movptr   (length,  Address(rsp, 2*BytesPerWord));
3626         __ movptr   (src_pos, Address(rsp, 3*BytesPerWord));
3627         __ movptr   (src,     Address(rsp, 4*BytesPerWord));
3628 
3629 
3630         __ subl(length, tmp);
3631         __ addl(src_pos, tmp);
3632         __ addl(dst_pos, tmp);
3633       }
3634 
3635       __ jmp(*stub-&gt;entry());
3636 
3637       __ bind(cont);
3638       __ pop(dst);
3639       __ pop(src);
3640     }
3641   }
3642 
3643 #ifdef ASSERT
3644   if (basic_type != T_OBJECT || !(flags &amp; LIR_OpArrayCopy::type_check)) {
3645     // Sanity check the known type with the incoming class.  For the
3646     // primitive case the types must match exactly with src.klass and
3647     // dst.klass each exactly matching the default type.  For the
3648     // object array case, if no type check is needed then either the
3649     // dst type is exactly the expected type and the src type is a
3650     // subtype which we can&#39;t check or src is the same array as dst
3651     // but not necessarily exactly of type default_type.
3652     Label known_ok, halt;
3653     __ mov_metadata(tmp, default_type-&gt;constant_encoding());
3654 #ifdef _LP64
3655     if (UseCompressedClassPointers) {
3656       __ encode_klass_not_null(tmp);
3657     }
3658 #endif
3659 
3660     if (basic_type != T_OBJECT) {
3661 
3662       if (UseCompressedClassPointers)          __ cmpl(tmp, dst_klass_addr);
3663       else                   __ cmpptr(tmp, dst_klass_addr);
3664       __ jcc(Assembler::notEqual, halt);
3665       if (UseCompressedClassPointers)          __ cmpl(tmp, src_klass_addr);
3666       else                   __ cmpptr(tmp, src_klass_addr);
3667       __ jcc(Assembler::equal, known_ok);
3668     } else {
3669       if (UseCompressedClassPointers)          __ cmpl(tmp, dst_klass_addr);
3670       else                   __ cmpptr(tmp, dst_klass_addr);
3671       __ jcc(Assembler::equal, known_ok);
3672       __ cmpptr(src, dst);
3673       __ jcc(Assembler::equal, known_ok);
3674     }
3675     __ bind(halt);
3676     __ stop(&quot;incorrect type information in arraycopy&quot;);
3677     __ bind(known_ok);
3678   }
3679 #endif
3680 
3681 #ifndef PRODUCT
3682   if (PrintC1Statistics) {
3683     __ incrementl(ExternalAddress(Runtime1::arraycopy_count_address(basic_type)));
3684   }
3685 #endif
3686 
3687 #ifdef _LP64
3688   assert_different_registers(c_rarg0, dst, dst_pos, length);
3689   __ lea(c_rarg0, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3690   assert_different_registers(c_rarg1, length);
3691   __ lea(c_rarg1, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3692   __ mov(c_rarg2, length);
3693 
3694 #else
3695   __ lea(tmp, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3696   store_parameter(tmp, 0);
3697   __ lea(tmp, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3698   store_parameter(tmp, 1);
3699   store_parameter(length, 2);
3700 #endif // _LP64
3701 
3702   bool disjoint = (flags &amp; LIR_OpArrayCopy::overlapping) == 0;
3703   bool aligned = (flags &amp; LIR_OpArrayCopy::unaligned) == 0;
3704   const char *name;
3705   address entry = StubRoutines::select_arraycopy_function(basic_type, aligned, disjoint, name, false);
3706   __ call_VM_leaf(entry, 0);
3707 
3708   __ bind(*stub-&gt;continuation());
3709 }
3710 
3711 void LIR_Assembler::emit_updatecrc32(LIR_OpUpdateCRC32* op) {
3712   assert(op-&gt;crc()-&gt;is_single_cpu(),  &quot;crc must be register&quot;);
3713   assert(op-&gt;val()-&gt;is_single_cpu(),  &quot;byte value must be register&quot;);
3714   assert(op-&gt;result_opr()-&gt;is_single_cpu(), &quot;result must be register&quot;);
3715   Register crc = op-&gt;crc()-&gt;as_register();
3716   Register val = op-&gt;val()-&gt;as_register();
3717   Register res = op-&gt;result_opr()-&gt;as_register();
3718 
3719   assert_different_registers(val, crc, res);
3720 
3721   __ lea(res, ExternalAddress(StubRoutines::crc_table_addr()));
3722   __ notl(crc); // ~crc
3723   __ update_byte_crc32(crc, val, res);
3724   __ notl(crc); // ~crc
3725   __ mov(res, crc);
3726 }
3727 
3728 void LIR_Assembler::emit_lock(LIR_OpLock* op) {
3729   Register obj = op-&gt;obj_opr()-&gt;as_register();  // may not be an oop
3730   Register hdr = op-&gt;hdr_opr()-&gt;as_register();
3731   Register lock = op-&gt;lock_opr()-&gt;as_register();
3732   if (!UseFastLocking) {
3733     __ jmp(*op-&gt;stub()-&gt;entry());
3734   } else if (op-&gt;code() == lir_lock) {
3735     Register scratch = noreg;
3736     if (UseBiasedLocking) {
3737       scratch = op-&gt;scratch_opr()-&gt;as_register();
3738     }
3739     assert(BasicLock::displaced_header_offset_in_bytes() == 0, &quot;lock_reg must point to the displaced header&quot;);
3740     __ resolve(ACCESS_READ | ACCESS_WRITE, obj);
3741     // add debug info for NullPointerException only if one is possible
3742     int null_check_offset = __ lock_object(hdr, obj, lock, scratch, *op-&gt;stub()-&gt;entry());
3743     if (op-&gt;info() != NULL) {
3744       add_debug_info_for_null_check(null_check_offset, op-&gt;info());
3745     }
3746     // done
3747   } else if (op-&gt;code() == lir_unlock) {
3748     assert(BasicLock::displaced_header_offset_in_bytes() == 0, &quot;lock_reg must point to the displaced header&quot;);
3749     __ unlock_object(hdr, obj, lock, *op-&gt;stub()-&gt;entry());
3750   } else {
3751     Unimplemented();
3752   }
3753   __ bind(*op-&gt;stub()-&gt;continuation());
3754 }
3755 
3756 
3757 void LIR_Assembler::emit_profile_call(LIR_OpProfileCall* op) {
3758   ciMethod* method = op-&gt;profiled_method();
3759   int bci          = op-&gt;profiled_bci();
3760   ciMethod* callee = op-&gt;profiled_callee();
3761 
3762   // Update counter for all call types
3763   ciMethodData* md = method-&gt;method_data_or_null();
3764   assert(md != NULL, &quot;Sanity&quot;);
3765   ciProfileData* data = md-&gt;bci_to_data(bci);
3766   assert(data != NULL &amp;&amp; data-&gt;is_CounterData(), &quot;need CounterData for calls&quot;);
3767   assert(op-&gt;mdo()-&gt;is_single_cpu(),  &quot;mdo must be allocated&quot;);
3768   Register mdo  = op-&gt;mdo()-&gt;as_register();
3769   __ mov_metadata(mdo, md-&gt;constant_encoding());
3770   Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
3771   // Perform additional virtual call profiling for invokevirtual and
3772   // invokeinterface bytecodes
3773   if (op-&gt;should_profile_receiver_type()) {
3774     assert(op-&gt;recv()-&gt;is_single_cpu(), &quot;recv must be allocated&quot;);
3775     Register recv = op-&gt;recv()-&gt;as_register();
3776     assert_different_registers(mdo, recv);
3777     assert(data-&gt;is_VirtualCallData(), &quot;need VirtualCallData for virtual calls&quot;);
3778     ciKlass* known_klass = op-&gt;known_holder();
3779     if (C1OptimizeVirtualCallProfiling &amp;&amp; known_klass != NULL) {
3780       // We know the type that will be seen at this call site; we can
3781       // statically update the MethodData* rather than needing to do
3782       // dynamic tests on the receiver type
3783 
3784       // NOTE: we should probably put a lock around this search to
3785       // avoid collisions by concurrent compilations
3786       ciVirtualCallData* vc_data = (ciVirtualCallData*) data;
3787       uint i;
3788       for (i = 0; i &lt; VirtualCallData::row_limit(); i++) {
3789         ciKlass* receiver = vc_data-&gt;receiver(i);
3790         if (known_klass-&gt;equals(receiver)) {
3791           Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_count_offset(i)));
3792           __ addptr(data_addr, DataLayout::counter_increment);
3793           return;
3794         }
3795       }
3796 
3797       // Receiver type not found in profile data; select an empty slot
3798 
3799       // Note that this is less efficient than it should be because it
3800       // always does a write to the receiver part of the
3801       // VirtualCallData rather than just the first time
3802       for (i = 0; i &lt; VirtualCallData::row_limit(); i++) {
3803         ciKlass* receiver = vc_data-&gt;receiver(i);
3804         if (receiver == NULL) {
3805           Address recv_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_offset(i)));
3806           __ mov_metadata(recv_addr, known_klass-&gt;constant_encoding());
3807           Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_count_offset(i)));
3808           __ addptr(data_addr, DataLayout::counter_increment);
3809           return;
3810         }
3811       }
3812     } else {
3813       __ load_klass(recv, recv);
3814       Label update_done;
3815       type_profile_helper(mdo, md, data, recv, &amp;update_done);
3816       // Receiver did not match any saved receiver and there is no empty row for it.
3817       // Increment total counter to indicate polymorphic case.
3818       __ addptr(counter_addr, DataLayout::counter_increment);
3819 
3820       __ bind(update_done);
3821     }
3822   } else {
3823     // Static call
3824     __ addptr(counter_addr, DataLayout::counter_increment);
3825   }
3826 }
3827 
3828 void LIR_Assembler::emit_profile_type(LIR_OpProfileType* op) {
3829   Register obj = op-&gt;obj()-&gt;as_register();
3830   Register tmp = op-&gt;tmp()-&gt;as_pointer_register();
3831   Address mdo_addr = as_Address(op-&gt;mdp()-&gt;as_address_ptr());
3832   ciKlass* exact_klass = op-&gt;exact_klass();
3833   intptr_t current_klass = op-&gt;current_klass();
3834   bool not_null = op-&gt;not_null();
3835   bool no_conflict = op-&gt;no_conflict();
3836 
3837   Label update, next, none;
3838 
3839   bool do_null = !not_null;
3840   bool exact_klass_set = exact_klass != NULL &amp;&amp; ciTypeEntries::valid_ciklass(current_klass) == exact_klass;
3841   bool do_update = !TypeEntries::is_type_unknown(current_klass) &amp;&amp; !exact_klass_set;
3842 
3843   assert(do_null || do_update, &quot;why are we here?&quot;);
3844   assert(!TypeEntries::was_null_seen(current_klass) || do_update, &quot;why are we here?&quot;);
3845 
3846   __ verify_oop(obj);
3847 
3848   if (tmp != obj) {
3849     __ mov(tmp, obj);
3850   }
3851   if (do_null) {
3852     __ testptr(tmp, tmp);
3853     __ jccb(Assembler::notZero, update);
3854     if (!TypeEntries::was_null_seen(current_klass)) {
3855       __ orptr(mdo_addr, TypeEntries::null_seen);
3856     }
3857     if (do_update) {
3858 #ifndef ASSERT
3859       __ jmpb(next);
3860     }
3861 #else
3862       __ jmp(next);
3863     }
3864   } else {
3865     __ testptr(tmp, tmp);
3866     __ jcc(Assembler::notZero, update);
3867     __ stop(&quot;unexpect null obj&quot;);
3868 #endif
3869   }
3870 
3871   __ bind(update);
3872 
3873   if (do_update) {
3874 #ifdef ASSERT
3875     if (exact_klass != NULL) {
3876       Label ok;
3877       __ load_klass(tmp, tmp);
3878       __ push(tmp);
3879       __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3880       __ cmpptr(tmp, Address(rsp, 0));
3881       __ jcc(Assembler::equal, ok);
3882       __ stop(&quot;exact klass and actual klass differ&quot;);
3883       __ bind(ok);
3884       __ pop(tmp);
3885     }
3886 #endif
3887     if (!no_conflict) {
3888       if (exact_klass == NULL || TypeEntries::is_type_none(current_klass)) {
3889         if (exact_klass != NULL) {
3890           __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3891         } else {
3892           __ load_klass(tmp, tmp);
3893         }
3894 
3895         __ xorptr(tmp, mdo_addr);
3896         __ testptr(tmp, TypeEntries::type_klass_mask);
3897         // klass seen before, nothing to do. The unknown bit may have been
3898         // set already but no need to check.
3899         __ jccb(Assembler::zero, next);
3900 
3901         __ testptr(tmp, TypeEntries::type_unknown);
3902         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3903 
3904         if (TypeEntries::is_type_none(current_klass)) {
3905           __ cmpptr(mdo_addr, 0);
3906           __ jccb(Assembler::equal, none);
3907           __ cmpptr(mdo_addr, TypeEntries::null_seen);
3908           __ jccb(Assembler::equal, none);
3909           // There is a chance that the checks above (re-reading profiling
3910           // data from memory) fail if another thread has just set the
3911           // profiling to this obj&#39;s klass
3912           __ xorptr(tmp, mdo_addr);
3913           __ testptr(tmp, TypeEntries::type_klass_mask);
3914           __ jccb(Assembler::zero, next);
3915         }
3916       } else {
3917         assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &amp;&amp;
3918                ciTypeEntries::valid_ciklass(current_klass) != exact_klass, &quot;conflict only&quot;);
3919 
3920         __ movptr(tmp, mdo_addr);
3921         __ testptr(tmp, TypeEntries::type_unknown);
3922         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3923       }
3924 
3925       // different than before. Cannot keep accurate profile.
3926       __ orptr(mdo_addr, TypeEntries::type_unknown);
3927 
3928       if (TypeEntries::is_type_none(current_klass)) {
3929         __ jmpb(next);
3930 
3931         __ bind(none);
3932         // first time here. Set profile type.
3933         __ movptr(mdo_addr, tmp);
3934       }
3935     } else {
3936       // There&#39;s a single possible klass at this profile point
3937       assert(exact_klass != NULL, &quot;should be&quot;);
3938       if (TypeEntries::is_type_none(current_klass)) {
3939         __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3940         __ xorptr(tmp, mdo_addr);
3941         __ testptr(tmp, TypeEntries::type_klass_mask);
3942 #ifdef ASSERT
3943         __ jcc(Assembler::zero, next);
3944 
3945         {
3946           Label ok;
3947           __ push(tmp);
3948           __ cmpptr(mdo_addr, 0);
3949           __ jcc(Assembler::equal, ok);
3950           __ cmpptr(mdo_addr, TypeEntries::null_seen);
3951           __ jcc(Assembler::equal, ok);
3952           // may have been set by another thread
3953           __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3954           __ xorptr(tmp, mdo_addr);
3955           __ testptr(tmp, TypeEntries::type_mask);
3956           __ jcc(Assembler::zero, ok);
3957 
3958           __ stop(&quot;unexpected profiling mismatch&quot;);
3959           __ bind(ok);
3960           __ pop(tmp);
3961         }
3962 #else
3963         __ jccb(Assembler::zero, next);
3964 #endif
3965         // first time here. Set profile type.
3966         __ movptr(mdo_addr, tmp);
3967       } else {
3968         assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &amp;&amp;
3969                ciTypeEntries::valid_ciklass(current_klass) != exact_klass, &quot;inconsistent&quot;);
3970 
3971         __ movptr(tmp, mdo_addr);
3972         __ testptr(tmp, TypeEntries::type_unknown);
3973         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3974 
3975         __ orptr(mdo_addr, TypeEntries::type_unknown);
3976       }
3977     }
3978 
3979     __ bind(next);
3980   }
3981 }
3982 
3983 void LIR_Assembler::emit_delay(LIR_OpDelay*) {
3984   Unimplemented();
3985 }
3986 
3987 
3988 void LIR_Assembler::monitor_address(int monitor_no, LIR_Opr dst) {
3989   __ lea(dst-&gt;as_register(), frame_map()-&gt;address_for_monitor_lock(monitor_no));
3990 }
3991 
3992 
3993 void LIR_Assembler::align_backward_branch_target() {
3994   __ align(BytesPerWord);
3995 }
3996 
3997 
3998 void LIR_Assembler::negate(LIR_Opr left, LIR_Opr dest, LIR_Opr tmp) {
3999   if (left-&gt;is_single_cpu()) {
4000     __ negl(left-&gt;as_register());
4001     move_regs(left-&gt;as_register(), dest-&gt;as_register());
4002 
4003   } else if (left-&gt;is_double_cpu()) {
4004     Register lo = left-&gt;as_register_lo();
4005 #ifdef _LP64
4006     Register dst = dest-&gt;as_register_lo();
4007     __ movptr(dst, lo);
4008     __ negptr(dst);
4009 #else
4010     Register hi = left-&gt;as_register_hi();
4011     __ lneg(hi, lo);
4012     if (dest-&gt;as_register_lo() == hi) {
4013       assert(dest-&gt;as_register_hi() != lo, &quot;destroying register&quot;);
4014       move_regs(hi, dest-&gt;as_register_hi());
4015       move_regs(lo, dest-&gt;as_register_lo());
4016     } else {
4017       move_regs(lo, dest-&gt;as_register_lo());
4018       move_regs(hi, dest-&gt;as_register_hi());
4019     }
4020 #endif // _LP64
4021 
4022   } else if (dest-&gt;is_single_xmm()) {
4023 #ifdef _LP64
4024     if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
4025       assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
4026       assert_different_registers(left-&gt;as_xmm_float_reg(), tmp-&gt;as_xmm_float_reg());
4027       __ vpxor(dest-&gt;as_xmm_float_reg(), tmp-&gt;as_xmm_float_reg(), left-&gt;as_xmm_float_reg(), 2);
4028     }
4029     else
4030 #endif
4031     {
4032       assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
4033       if (left-&gt;as_xmm_float_reg() != dest-&gt;as_xmm_float_reg()) {
4034         __ movflt(dest-&gt;as_xmm_float_reg(), left-&gt;as_xmm_float_reg());
4035       }
4036       __ xorps(dest-&gt;as_xmm_float_reg(),
4037                ExternalAddress((address)float_signflip_pool));
4038     }
4039   } else if (dest-&gt;is_double_xmm()) {
4040 #ifdef _LP64
4041     if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
4042       assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
4043       assert_different_registers(left-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg());
4044       __ vpxor(dest-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg(), left-&gt;as_xmm_double_reg(), 2);
4045     }
4046     else
4047 #endif
4048     {
4049       assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
4050       if (left-&gt;as_xmm_double_reg() != dest-&gt;as_xmm_double_reg()) {
4051         __ movdbl(dest-&gt;as_xmm_double_reg(), left-&gt;as_xmm_double_reg());
4052       }
4053       __ xorpd(dest-&gt;as_xmm_double_reg(),
4054                ExternalAddress((address)double_signflip_pool));
4055     }
4056 #ifndef _LP64
4057   } else if (left-&gt;is_single_fpu() || left-&gt;is_double_fpu()) {
4058     assert(left-&gt;fpu() == 0, &quot;arg must be on TOS&quot;);
4059     assert(dest-&gt;fpu() == 0, &quot;dest must be TOS&quot;);
4060     __ fchs();
4061 #endif // !_LP64
4062 
4063   } else {
4064     ShouldNotReachHere();
4065   }
4066 }
4067 
4068 
4069 void LIR_Assembler::leal(LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info) {
4070   assert(src-&gt;is_address(), &quot;must be an address&quot;);
4071   assert(dest-&gt;is_register(), &quot;must be a register&quot;);
4072 
4073   PatchingStub* patch = NULL;
4074   if (patch_code != lir_patch_none) {
4075     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
4076   }
4077 
4078   Register reg = dest-&gt;as_pointer_register();
4079   LIR_Address* addr = src-&gt;as_address_ptr();
4080   __ lea(reg, as_Address(addr));
4081 
4082   if (patch != NULL) {
4083     patching_epilog(patch, patch_code, addr-&gt;base()-&gt;as_register(), info);
4084   }
4085 }
4086 
4087 
4088 
4089 void LIR_Assembler::rt_call(LIR_Opr result, address dest, const LIR_OprList* args, LIR_Opr tmp, CodeEmitInfo* info) {
4090   assert(!tmp-&gt;is_valid(), &quot;don&#39;t need temporary&quot;);
4091   __ call(RuntimeAddress(dest));
4092   if (info != NULL) {
4093     add_call_info_here(info);
4094   }
4095 }
4096 
4097 
4098 void LIR_Assembler::volatile_move_op(LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info) {
4099   assert(type == T_LONG, &quot;only for volatile long fields&quot;);
4100 
4101   if (info != NULL) {
4102     add_debug_info_for_null_check_here(info);
4103   }
4104 
4105   if (src-&gt;is_double_xmm()) {
4106     if (dest-&gt;is_double_cpu()) {
4107 #ifdef _LP64
4108       __ movdq(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
4109 #else
4110       __ movdl(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
4111       __ psrlq(src-&gt;as_xmm_double_reg(), 32);
4112       __ movdl(dest-&gt;as_register_hi(), src-&gt;as_xmm_double_reg());
4113 #endif // _LP64
4114     } else if (dest-&gt;is_double_stack()) {
4115       __ movdbl(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()), src-&gt;as_xmm_double_reg());
4116     } else if (dest-&gt;is_address()) {
4117       __ movdbl(as_Address(dest-&gt;as_address_ptr()), src-&gt;as_xmm_double_reg());
4118     } else {
4119       ShouldNotReachHere();
4120     }
4121 
4122   } else if (dest-&gt;is_double_xmm()) {
4123     if (src-&gt;is_double_stack()) {
4124       __ movdbl(dest-&gt;as_xmm_double_reg(), frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix()));
4125     } else if (src-&gt;is_address()) {
4126       __ movdbl(dest-&gt;as_xmm_double_reg(), as_Address(src-&gt;as_address_ptr()));
4127     } else {
4128       ShouldNotReachHere();
4129     }
4130 
4131 #ifndef _LP64
4132   } else if (src-&gt;is_double_fpu()) {
4133     assert(src-&gt;fpu_regnrLo() == 0, &quot;must be TOS&quot;);
4134     if (dest-&gt;is_double_stack()) {
4135       __ fistp_d(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()));
4136     } else if (dest-&gt;is_address()) {
4137       __ fistp_d(as_Address(dest-&gt;as_address_ptr()));
4138     } else {
4139       ShouldNotReachHere();
4140     }
4141 
4142   } else if (dest-&gt;is_double_fpu()) {
4143     assert(dest-&gt;fpu_regnrLo() == 0, &quot;must be TOS&quot;);
4144     if (src-&gt;is_double_stack()) {
4145       __ fild_d(frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix()));
4146     } else if (src-&gt;is_address()) {
4147       __ fild_d(as_Address(src-&gt;as_address_ptr()));
4148     } else {
4149       ShouldNotReachHere();
4150     }
4151 #endif // !_LP64
4152 
4153   } else {
4154     ShouldNotReachHere();
4155   }
4156 }
4157 
4158 #ifdef ASSERT
4159 // emit run-time assertion
4160 void LIR_Assembler::emit_assert(LIR_OpAssert* op) {
4161   assert(op-&gt;code() == lir_assert, &quot;must be&quot;);
4162 
4163   if (op-&gt;in_opr1()-&gt;is_valid()) {
4164     assert(op-&gt;in_opr2()-&gt;is_valid(), &quot;both operands must be valid&quot;);
4165     comp_op(op-&gt;condition(), op-&gt;in_opr1(), op-&gt;in_opr2(), op);
4166   } else {
4167     assert(op-&gt;in_opr2()-&gt;is_illegal(), &quot;both operands must be illegal&quot;);
4168     assert(op-&gt;condition() == lir_cond_always, &quot;no other conditions allowed&quot;);
4169   }
4170 
4171   Label ok;
4172   if (op-&gt;condition() != lir_cond_always) {
4173     Assembler::Condition acond = Assembler::zero;
4174     switch (op-&gt;condition()) {
4175       case lir_cond_equal:        acond = Assembler::equal;       break;
4176       case lir_cond_notEqual:     acond = Assembler::notEqual;    break;
4177       case lir_cond_less:         acond = Assembler::less;        break;
4178       case lir_cond_lessEqual:    acond = Assembler::lessEqual;   break;
4179       case lir_cond_greaterEqual: acond = Assembler::greaterEqual;break;
4180       case lir_cond_greater:      acond = Assembler::greater;     break;
4181       case lir_cond_belowEqual:   acond = Assembler::belowEqual;  break;
4182       case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;  break;
4183       default:                    ShouldNotReachHere();
4184     }
4185     __ jcc(acond, ok);
4186   }
4187   if (op-&gt;halt()) {
4188     const char* str = __ code_string(op-&gt;msg());
4189     __ stop(str);
4190   } else {
4191     breakpoint();
4192   }
4193   __ bind(ok);
4194 }
4195 #endif
4196 
4197 void LIR_Assembler::membar() {
4198   // QQQ sparc TSO uses this,
4199   __ membar( Assembler::Membar_mask_bits(Assembler::StoreLoad));
4200 }
4201 
4202 void LIR_Assembler::membar_acquire() {
4203   // No x86 machines currently require load fences
4204 }
4205 
4206 void LIR_Assembler::membar_release() {
4207   // No x86 machines currently require store fences
4208 }
4209 
4210 void LIR_Assembler::membar_loadload() {
4211   // no-op
4212   //__ membar(Assembler::Membar_mask_bits(Assembler::loadload));
4213 }
4214 
4215 void LIR_Assembler::membar_storestore() {
4216   // no-op
4217   //__ membar(Assembler::Membar_mask_bits(Assembler::storestore));
4218 }
4219 
4220 void LIR_Assembler::membar_loadstore() {
4221   // no-op
4222   //__ membar(Assembler::Membar_mask_bits(Assembler::loadstore));
4223 }
4224 
4225 void LIR_Assembler::membar_storeload() {
4226   __ membar(Assembler::Membar_mask_bits(Assembler::StoreLoad));
4227 }
4228 
4229 void LIR_Assembler::on_spin_wait() {
4230   __ pause ();
4231 }
4232 
4233 void LIR_Assembler::get_thread(LIR_Opr result_reg) {
4234   assert(result_reg-&gt;is_register(), &quot;check&quot;);
4235 #ifdef _LP64
4236   // __ get_thread(result_reg-&gt;as_register_lo());
4237   __ mov(result_reg-&gt;as_register(), r15_thread);
4238 #else
4239   __ get_thread(result_reg-&gt;as_register());
4240 #endif // _LP64
4241 }
4242 
4243 void LIR_Assembler::check_orig_pc() {
4244   __ cmpptr(frame_map()-&gt;address_for_orig_pc_addr(), (int32_t)NULL_WORD);
4245 }
4246 
4247 void LIR_Assembler::peephole(LIR_List*) {
4248   // do nothing for now
4249 }
4250 
4251 void LIR_Assembler::atomic_op(LIR_Code code, LIR_Opr src, LIR_Opr data, LIR_Opr dest, LIR_Opr tmp) {
4252   assert(data == dest, &quot;xchg/xadd uses only 2 operands&quot;);
4253 
4254   if (data-&gt;type() == T_INT) {
4255     if (code == lir_xadd) {
4256       __ lock();
4257       __ xaddl(as_Address(src-&gt;as_address_ptr()), data-&gt;as_register());
4258     } else {
4259       __ xchgl(data-&gt;as_register(), as_Address(src-&gt;as_address_ptr()));
4260     }
4261   } else if (data-&gt;is_oop()) {
4262     assert (code == lir_xchg, &quot;xadd for oops&quot;);
4263     Register obj = data-&gt;as_register();
4264 #ifdef _LP64
4265     if (UseCompressedOops) {
4266       __ encode_heap_oop(obj);
4267       __ xchgl(obj, as_Address(src-&gt;as_address_ptr()));
4268       __ decode_heap_oop(obj);
4269     } else {
4270       __ xchgptr(obj, as_Address(src-&gt;as_address_ptr()));
4271     }
4272 #else
4273     __ xchgl(obj, as_Address(src-&gt;as_address_ptr()));
4274 #endif
4275   } else if (data-&gt;type() == T_LONG) {
4276 #ifdef _LP64
4277     assert(data-&gt;as_register_lo() == data-&gt;as_register_hi(), &quot;should be a single register&quot;);
4278     if (code == lir_xadd) {
4279       __ lock();
4280       __ xaddq(as_Address(src-&gt;as_address_ptr()), data-&gt;as_register_lo());
4281     } else {
4282       __ xchgq(data-&gt;as_register_lo(), as_Address(src-&gt;as_address_ptr()));
4283     }
4284 #else
4285     ShouldNotReachHere();
4286 #endif
4287   } else {
4288     ShouldNotReachHere();
4289   }
4290 }
4291 
4292 #undef __
    </pre>
  </body>
</html>