#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f7f5e500ce0 .scope module, "tb" "tb" 2 33;
 .timescale -9 -9;
v0x7f7f5e51dcd0_0 .var "A_input", 7 0;
v0x7f7f5e51dd80_0 .var "B_input", 7 0;
v0x7f7f5e51de20_0 .var "clock", 0 0;
v0x7f7f5e51df30_0 .net "done", 0 0, L_0x7f7f5e51e380;  1 drivers
v0x7f7f5e51dfe0_0 .var/i "idx", 31 0;
v0x7f7f5e51e070_0 .var "reset", 0 0;
v0x7f7f5e51e140_0 .net "result", 7 0, v0x7f7f5e51b510_0;  1 drivers
v0x7f7f5e51e1d0_0 .var/i "seed", 31 0;
v0x7f7f5e51e270_0 .var "start", 0 0;
S_0x7f7f5e500e50 .scope module, "GDP" "general_data_path" 2 45, 2 137 0, S_0x7f7f5e500ce0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "done";
    .port_info 2 /INPUT 8 "A_input";
    .port_info 3 /INPUT 8 "B_input";
    .port_info 4 /INPUT 1 "start";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /INPUT 1 "clock";
L_0x7f7f5e51e380 .functor BUFZ 1, L_0x7f7f5e5212f0, C4<0>, C4<0>, C4<0>;
v0x7f7f5e5177e0_0 .net "ALU", 2 0, L_0x7f7f5e520d20;  1 drivers
v0x7f7f5e51c950_0 .net "A_gt_B", 0 0, L_0x7f7f5e5216e0;  1 drivers
v0x7f7f5e51c9f0_0 .net "A_input", 7 0, v0x7f7f5e51dcd0_0;  1 drivers
v0x7f7f5e51cae0_0 .net "A_is_B", 0 0, L_0x7f7f5e520070;  1 drivers
v0x7f7f5e51cb70_0 .net "B_input", 7 0, v0x7f7f5e51dd80_0;  1 drivers
v0x7f7f5e51cc80_0 .net "IE", 1 0, L_0x7f7f5e51e590;  1 drivers
v0x7f7f5e51cd10_0 .net "OE", 0 0, L_0x7f7f5e5212f0;  1 drivers
v0x7f7f5e51cda0_0 .net "RAA", 1 0, L_0x7f7f5e51fc90;  1 drivers
v0x7f7f5e51ce30_0 .net "RAE", 0 0, L_0x7f7f5e51fb20;  1 drivers
v0x7f7f5e51cf40_0 .net "RBA", 1 0, L_0x7f7f5e5205f0;  1 drivers
v0x7f7f5e51cfd0_0 .net "RBE", 0 0, L_0x7f7f5e520500;  1 drivers
v0x7f7f5e51d060_0 .net "SH", 1 0, L_0x7f7f5e5211d0;  1 drivers
v0x7f7f5e51d0f0_0 .net "WA", 1 0, L_0x7f7f5e51efd0;  1 drivers
v0x7f7f5e51d180_0 .net "WE", 0 0, L_0x7f7f5e51eea0;  1 drivers
v0x7f7f5e51d210_0 .net "clock", 0 0, v0x7f7f5e51de20_0;  1 drivers
v0x7f7f5e51d2a0_0 .net "done", 0 0, L_0x7f7f5e51e380;  alias, 1 drivers
v0x7f7f5e51d330_0 .net "n_is_0", 0 0, L_0x7f7f5e521040;  1 drivers
v0x7f7f5e51d4c0_0 .net "reset", 0 0, v0x7f7f5e51e070_0;  1 drivers
v0x7f7f5e51d550_0 .net "result", 7 0, v0x7f7f5e51b510_0;  alias, 1 drivers
v0x7f7f5e51d5e0_0 .net "start", 0 0, v0x7f7f5e51e270_0;  1 drivers
S_0x7f7f5e5045d0 .scope module, "CU" "control_unit" 2 162, 2 204 0, S_0x7f7f5e500e50;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "IE";
    .port_info 1 /OUTPUT 1 "WE";
    .port_info 2 /OUTPUT 2 "WA";
    .port_info 3 /OUTPUT 1 "RAE";
    .port_info 4 /OUTPUT 2 "RAA";
    .port_info 5 /OUTPUT 1 "RBE";
    .port_info 6 /OUTPUT 2 "RBA";
    .port_info 7 /OUTPUT 3 "ALU";
    .port_info 8 /OUTPUT 2 "SH";
    .port_info 9 /OUTPUT 1 "OE";
    .port_info 10 /INPUT 1 "n_is_0";
    .port_info 11 /INPUT 1 "A_gt_B";
    .port_info 12 /INPUT 1 "A_is_B";
    .port_info 13 /INPUT 1 "start";
    .port_info 14 /INPUT 1 "reset";
    .port_info 15 /INPUT 1 "clock";
P_0x7f7f5e504740 .param/l "s0" 0 2 226, C4<000>;
P_0x7f7f5e504780 .param/l "s1" 0 2 227, C4<001>;
P_0x7f7f5e5047c0 .param/l "s2" 0 2 228, C4<010>;
P_0x7f7f5e504800 .param/l "s3" 0 2 229, C4<011>;
P_0x7f7f5e504840 .param/l "s4" 0 2 230, C4<100>;
P_0x7f7f5e504880 .param/l "s5" 0 2 231, C4<101>;
P_0x7f7f5e5048c0 .param/l "s6" 0 2 232, C4<110>;
L_0x7f7f5e51ea80 .functor OR 1, L_0x7f7f5e51e810, L_0x7f7f5e51e910, C4<0>, C4<0>;
L_0x7f7f5e51ec90 .functor OR 1, L_0x7f7f5e51ea80, L_0x7f7f5e51ebb0, C4<0>, C4<0>;
L_0x7f7f5e51eea0 .functor OR 1, L_0x7f7f5e51ec90, L_0x7f7f5e51ed80, C4<0>, C4<0>;
L_0x7f7f5e51e9d0 .functor OR 1, L_0x7f7f5e51f110, L_0x7f7f5e51f2e0, C4<0>, C4<0>;
L_0x7f7f5e51f720 .functor OR 1, L_0x7f7f5e51f540, L_0x7f7f5e51f680, C4<0>, C4<0>;
L_0x7f7f5e51f990 .functor OR 1, L_0x7f7f5e51f720, L_0x7f7f5e51f840, C4<0>, C4<0>;
L_0x7f7f5e51fb20 .functor OR 1, L_0x7f7f5e51f990, L_0x7f7f5e51fa40, C4<0>, C4<0>;
L_0x7f7f5e51f250 .functor OR 1, L_0x7f7f5e51ff10, L_0x7f7f5e520180, C4<0>, C4<0>;
L_0x7f7f5e520500 .functor OR 1, L_0x7f7f5e51f250, L_0x7f7f5e520260, C4<0>, C4<0>;
L_0x7f7f5e5208c0 .functor OR 1, L_0x7f7f5e520710, L_0x7f7f5e51f3c0, C4<0>, C4<0>;
L_0x7f7f5e520bb0 .functor OR 1, L_0x7f7f5e5209f0, L_0x7f7f5e520ad0, C4<0>, C4<0>;
L_0x7f7f5e521120 .functor OR 1, L_0x7f7f5e520e80, L_0x7f7f5e520f60, C4<0>, C4<0>;
v0x7f7f5e504b00_0 .net "ALU", 2 0, L_0x7f7f5e520d20;  alias, 1 drivers
v0x7f7f5e514220_0 .net "A_gt_B", 0 0, L_0x7f7f5e5216e0;  alias, 1 drivers
v0x7f7f5e5142c0_0 .net "A_is_B", 0 0, L_0x7f7f5e520070;  alias, 1 drivers
v0x7f7f5e514370_0 .net "IE", 1 0, L_0x7f7f5e51e590;  alias, 1 drivers
v0x7f7f5e514420_0 .net "OE", 0 0, L_0x7f7f5e5212f0;  alias, 1 drivers
v0x7f7f5e514500_0 .net "RAA", 1 0, L_0x7f7f5e51fc90;  alias, 1 drivers
v0x7f7f5e5145b0_0 .net "RAE", 0 0, L_0x7f7f5e51fb20;  alias, 1 drivers
v0x7f7f5e514650_0 .net "RBA", 1 0, L_0x7f7f5e5205f0;  alias, 1 drivers
v0x7f7f5e514700_0 .net "RBE", 0 0, L_0x7f7f5e520500;  alias, 1 drivers
v0x7f7f5e514810_0 .net "SH", 1 0, L_0x7f7f5e5211d0;  alias, 1 drivers
v0x7f7f5e5148b0_0 .net "WA", 1 0, L_0x7f7f5e51efd0;  alias, 1 drivers
v0x7f7f5e514960_0 .net "WE", 0 0, L_0x7f7f5e51eea0;  alias, 1 drivers
L_0x10493e518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e514a00_0 .net/2u *"_ivl_103", 0 0, L_0x10493e518;  1 drivers
L_0x10493e560 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e514ab0_0 .net/2u *"_ivl_108", 2 0, L_0x10493e560;  1 drivers
v0x7f7f5e514b60_0 .net *"_ivl_11", 0 0, L_0x7f7f5e51e6b0;  1 drivers
v0x7f7f5e514c00_0 .net *"_ivl_110", 0 0, L_0x7f7f5e520710;  1 drivers
L_0x10493e5a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e514ca0_0 .net/2u *"_ivl_112", 2 0, L_0x10493e5a8;  1 drivers
v0x7f7f5e514e30_0 .net *"_ivl_114", 0 0, L_0x7f7f5e51f3c0;  1 drivers
v0x7f7f5e514ec0_0 .net *"_ivl_117", 0 0, L_0x7f7f5e5208c0;  1 drivers
L_0x10493e5f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e514f50_0 .net/2u *"_ivl_120", 2 0, L_0x10493e5f0;  1 drivers
v0x7f7f5e515000_0 .net *"_ivl_122", 0 0, L_0x7f7f5e5209f0;  1 drivers
L_0x10493e638 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e5150a0_0 .net/2u *"_ivl_124", 2 0, L_0x10493e638;  1 drivers
v0x7f7f5e515150_0 .net *"_ivl_126", 0 0, L_0x7f7f5e520ad0;  1 drivers
v0x7f7f5e5151f0_0 .net *"_ivl_129", 0 0, L_0x7f7f5e520bb0;  1 drivers
L_0x10493e098 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e515290_0 .net/2u *"_ivl_13", 2 0, L_0x10493e098;  1 drivers
L_0x10493e680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e515340_0 .net/2u *"_ivl_132", 0 0, L_0x10493e680;  1 drivers
L_0x10493e6c8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e5153f0_0 .net/2u *"_ivl_137", 2 0, L_0x10493e6c8;  1 drivers
v0x7f7f5e5154a0_0 .net *"_ivl_139", 0 0, L_0x7f7f5e520e80;  1 drivers
L_0x10493e710 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e515540_0 .net/2u *"_ivl_141", 2 0, L_0x10493e710;  1 drivers
v0x7f7f5e5155f0_0 .net *"_ivl_143", 0 0, L_0x7f7f5e520f60;  1 drivers
v0x7f7f5e515690_0 .net *"_ivl_146", 0 0, L_0x7f7f5e521120;  1 drivers
L_0x10493e758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e515730_0 .net/2u *"_ivl_149", 0 0, L_0x10493e758;  1 drivers
v0x7f7f5e5157e0_0 .net *"_ivl_15", 0 0, L_0x7f7f5e51e810;  1 drivers
L_0x10493e7a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e514d40_0 .net/2u *"_ivl_154", 0 0, L_0x10493e7a0;  1 drivers
L_0x10493e7e8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e515a70_0 .net/2u *"_ivl_156", 2 0, L_0x10493e7e8;  1 drivers
L_0x10493e0e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e515b00_0 .net/2u *"_ivl_17", 2 0, L_0x10493e0e0;  1 drivers
v0x7f7f5e515b90_0 .net *"_ivl_19", 0 0, L_0x7f7f5e51e910;  1 drivers
L_0x10493e008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e515c30_0 .net/2u *"_ivl_2", 2 0, L_0x10493e008;  1 drivers
v0x7f7f5e515ce0_0 .net *"_ivl_22", 0 0, L_0x7f7f5e51ea80;  1 drivers
L_0x10493e128 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e515d80_0 .net/2u *"_ivl_23", 2 0, L_0x10493e128;  1 drivers
v0x7f7f5e515e30_0 .net *"_ivl_25", 0 0, L_0x7f7f5e51ebb0;  1 drivers
v0x7f7f5e515ed0_0 .net *"_ivl_28", 0 0, L_0x7f7f5e51ec90;  1 drivers
L_0x10493e170 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e515f70_0 .net/2u *"_ivl_29", 2 0, L_0x10493e170;  1 drivers
v0x7f7f5e516020_0 .net *"_ivl_31", 0 0, L_0x7f7f5e51ed80;  1 drivers
L_0x10493e1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e5160c0_0 .net/2u *"_ivl_37", 0 0, L_0x10493e1b8;  1 drivers
v0x7f7f5e516170_0 .net *"_ivl_4", 0 0, L_0x7f7f5e51e4b0;  1 drivers
L_0x10493e200 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e516210_0 .net/2u *"_ivl_42", 2 0, L_0x10493e200;  1 drivers
v0x7f7f5e5162c0_0 .net *"_ivl_44", 0 0, L_0x7f7f5e51f110;  1 drivers
L_0x10493e248 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e516360_0 .net/2u *"_ivl_46", 2 0, L_0x10493e248;  1 drivers
v0x7f7f5e516410_0 .net *"_ivl_48", 0 0, L_0x7f7f5e51f2e0;  1 drivers
v0x7f7f5e5164b0_0 .net *"_ivl_51", 0 0, L_0x7f7f5e51e9d0;  1 drivers
L_0x10493e290 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e516550_0 .net/2u *"_ivl_52", 2 0, L_0x10493e290;  1 drivers
v0x7f7f5e516600_0 .net *"_ivl_54", 0 0, L_0x7f7f5e51f540;  1 drivers
L_0x10493e2d8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e5166a0_0 .net/2u *"_ivl_56", 2 0, L_0x10493e2d8;  1 drivers
v0x7f7f5e516750_0 .net *"_ivl_58", 0 0, L_0x7f7f5e51f680;  1 drivers
v0x7f7f5e5167f0_0 .net *"_ivl_61", 0 0, L_0x7f7f5e51f720;  1 drivers
L_0x10493e320 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e516890_0 .net/2u *"_ivl_62", 2 0, L_0x10493e320;  1 drivers
v0x7f7f5e516940_0 .net *"_ivl_64", 0 0, L_0x7f7f5e51f840;  1 drivers
v0x7f7f5e5169e0_0 .net *"_ivl_67", 0 0, L_0x7f7f5e51f990;  1 drivers
L_0x10493e368 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e516a80_0 .net/2u *"_ivl_68", 2 0, L_0x10493e368;  1 drivers
v0x7f7f5e516b30_0 .net *"_ivl_70", 0 0, L_0x7f7f5e51fa40;  1 drivers
L_0x10493e3b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e516bd0_0 .net/2u *"_ivl_76", 0 0, L_0x10493e3b0;  1 drivers
L_0x10493e3f8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e516c80_0 .net/2u *"_ivl_81", 2 0, L_0x10493e3f8;  1 drivers
v0x7f7f5e516d30_0 .net *"_ivl_83", 0 0, L_0x7f7f5e51fe30;  1 drivers
L_0x10493e440 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e516dd0_0 .net/2u *"_ivl_85", 2 0, L_0x10493e440;  1 drivers
v0x7f7f5e515890_0 .net *"_ivl_87", 0 0, L_0x7f7f5e51ff10;  1 drivers
L_0x10493e488 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e515930_0 .net/2u *"_ivl_89", 2 0, L_0x10493e488;  1 drivers
L_0x10493e050 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e5159e0_0 .net/2u *"_ivl_9", 2 0, L_0x10493e050;  1 drivers
v0x7f7f5e516e80_0 .net *"_ivl_91", 0 0, L_0x7f7f5e520180;  1 drivers
v0x7f7f5e516f20_0 .net *"_ivl_94", 0 0, L_0x7f7f5e51f250;  1 drivers
L_0x10493e4d0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e516fc0_0 .net/2u *"_ivl_95", 2 0, L_0x10493e4d0;  1 drivers
v0x7f7f5e517070_0 .net *"_ivl_97", 0 0, L_0x7f7f5e520260;  1 drivers
v0x7f7f5e517110_0 .net "clock", 0 0, v0x7f7f5e51de20_0;  alias, 1 drivers
v0x7f7f5e5171b0_0 .net "n_is_0", 0 0, L_0x7f7f5e521040;  alias, 1 drivers
v0x7f7f5e517250_0 .var "n_state", 2 0;
v0x7f7f5e517300_0 .net "reset", 0 0, v0x7f7f5e51e070_0;  alias, 1 drivers
v0x7f7f5e5173a0_0 .net "start", 0 0, v0x7f7f5e51e270_0;  alias, 1 drivers
v0x7f7f5e517440_0 .var "state", 2 0;
E_0x7f7f5e5005a0/0 .event edge, v0x7f7f5e517440_0, v0x7f7f5e5173a0_0, v0x7f7f5e5142c0_0, v0x7f7f5e514220_0;
E_0x7f7f5e5005a0/1 .event edge, v0x7f7f5e517300_0;
E_0x7f7f5e5005a0 .event/or E_0x7f7f5e5005a0/0, E_0x7f7f5e5005a0/1;
E_0x7f7f5e502890 .event posedge, v0x7f7f5e517110_0;
L_0x7f7f5e51e4b0 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e008;
L_0x7f7f5e51e590 .concat8 [ 1 1 0 0], L_0x7f7f5e51e4b0, L_0x7f7f5e51e6b0;
L_0x7f7f5e51e6b0 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e050;
L_0x7f7f5e51e810 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e098;
L_0x7f7f5e51e910 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e0e0;
L_0x7f7f5e51ebb0 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e128;
L_0x7f7f5e51ed80 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e170;
L_0x7f7f5e51efd0 .concat8 [ 1 1 0 0], L_0x7f7f5e51e9d0, L_0x10493e1b8;
L_0x7f7f5e51f110 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e200;
L_0x7f7f5e51f2e0 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e248;
L_0x7f7f5e51f540 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e290;
L_0x7f7f5e51f680 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e2d8;
L_0x7f7f5e51f840 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e320;
L_0x7f7f5e51fa40 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e368;
L_0x7f7f5e51fc90 .concat8 [ 1 1 0 0], L_0x7f7f5e51fe30, L_0x10493e3b0;
L_0x7f7f5e51fe30 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e3f8;
L_0x7f7f5e51ff10 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e440;
L_0x7f7f5e520180 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e488;
L_0x7f7f5e520260 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e4d0;
L_0x7f7f5e5205f0 .concat8 [ 1 1 0 0], L_0x7f7f5e5208c0, L_0x10493e518;
L_0x7f7f5e520710 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e560;
L_0x7f7f5e51f3c0 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e5a8;
L_0x7f7f5e5209f0 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e5f0;
L_0x7f7f5e520ad0 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e638;
L_0x7f7f5e520d20 .concat8 [ 1 1 1 0], L_0x7f7f5e521120, L_0x10493e680, L_0x7f7f5e520bb0;
L_0x7f7f5e520e80 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e6c8;
L_0x7f7f5e520f60 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e710;
L_0x7f7f5e5211d0 .concat8 [ 1 1 0 0], L_0x10493e7a0, L_0x10493e758;
L_0x7f7f5e5212f0 .cmp/eq 3, v0x7f7f5e517440_0, L_0x10493e7e8;
S_0x7f7f5e5175f0 .scope module, "DP" "data_path" 2 181, 2 313 0, S_0x7f7f5e500e50;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "A_gt_B";
    .port_info 1 /OUTPUT 1 "A_is_B";
    .port_info 2 /OUTPUT 1 "n_is_0";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /INPUT 8 "A_input";
    .port_info 5 /INPUT 8 "B_input";
    .port_info 6 /INPUT 2 "IE";
    .port_info 7 /INPUT 1 "WE";
    .port_info 8 /INPUT 2 "WA";
    .port_info 9 /INPUT 1 "RAE";
    .port_info 10 /INPUT 2 "RAA";
    .port_info 11 /INPUT 1 "RBE";
    .port_info 12 /INPUT 2 "RBA";
    .port_info 13 /INPUT 3 "ALU";
    .port_info 14 /INPUT 2 "SH";
    .port_info 15 /INPUT 1 "OE";
    .port_info 16 /INPUT 1 "clock";
P_0x7f7f5e504900 .param/l "BLANK" 0 2 333, C4<00000000>;
v0x7f7f5e51b600_0 .net "ALU", 2 0, L_0x7f7f5e520d20;  alias, 1 drivers
v0x7f7f5e51b6f0_0 .net "A_gt_B", 0 0, L_0x7f7f5e5216e0;  alias, 1 drivers
v0x7f7f5e51b7c0_0 .net "A_input", 7 0, v0x7f7f5e51dcd0_0;  alias, 1 drivers
v0x7f7f5e51b850_0 .net "A_is_B", 0 0, L_0x7f7f5e520070;  alias, 1 drivers
v0x7f7f5e51b920_0 .net "B_input", 7 0, v0x7f7f5e51dd80_0;  alias, 1 drivers
v0x7f7f5e51b9f0_0 .net "IE", 1 0, L_0x7f7f5e51e590;  alias, 1 drivers
v0x7f7f5e51bac0_0 .net "OE", 0 0, L_0x7f7f5e5212f0;  alias, 1 drivers
v0x7f7f5e51bb90_0 .net "RAA", 1 0, L_0x7f7f5e51fc90;  alias, 1 drivers
v0x7f7f5e51bc60_0 .net "RAE", 0 0, L_0x7f7f5e51fb20;  alias, 1 drivers
v0x7f7f5e51bd70_0 .net "RBA", 1 0, L_0x7f7f5e5205f0;  alias, 1 drivers
v0x7f7f5e51be40_0 .net "RBE", 0 0, L_0x7f7f5e520500;  alias, 1 drivers
v0x7f7f5e51bf10_0 .net "SH", 1 0, L_0x7f7f5e5211d0;  alias, 1 drivers
v0x7f7f5e51bfe0_0 .net "WA", 1 0, L_0x7f7f5e51efd0;  alias, 1 drivers
v0x7f7f5e51c0b0_0 .net "WE", 0 0, L_0x7f7f5e51eea0;  alias, 1 drivers
L_0x10493e830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e51c180_0 .net/2u *"_ivl_0", 7 0, L_0x10493e830;  1 drivers
v0x7f7f5e51c210_0 .net "clock", 0 0, v0x7f7f5e51de20_0;  alias, 1 drivers
v0x7f7f5e51c2e0_0 .net "from_alu", 7 0, v0x7f7f5e51a8f0_0;  1 drivers
v0x7f7f5e51c4b0_0 .net "from_mux", 7 0, v0x7f7f5e5189a0_0;  1 drivers
v0x7f7f5e51c540_0 .net "from_shifter", 7 0, v0x7f7f5e51b020_0;  1 drivers
v0x7f7f5e51c5d0_0 .net "n_is_0", 0 0, L_0x7f7f5e521040;  alias, 1 drivers
v0x7f7f5e51c660_0 .net "result", 7 0, v0x7f7f5e51b510_0;  alias, 1 drivers
v0x7f7f5e51c6f0_0 .net "rf_port_A", 7 0, L_0x7f7f5e521df0;  1 drivers
v0x7f7f5e51c780_0 .net "rf_port_B", 7 0, L_0x7f7f5e522250;  1 drivers
v0x7f7f5e51c810_0 .var "to_register_file", 7 0;
E_0x7f7f5e517a10 .event edge, v0x7f7f5e5189a0_0;
L_0x7f7f5e521040 .cmp/eq 8, v0x7f7f5e51b020_0, L_0x10493e830;
S_0x7f7f5e517a60 .scope module, "AB" "compare" 2 362, 2 569 0, S_0x7f7f5e5175f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "A_gt_B";
    .port_info 1 /OUTPUT 1 "A_is_B";
    .port_info 2 /INPUT 8 "alu_A";
    .port_info 3 /INPUT 8 "alu_B";
v0x7f7f5e517c90_0 .net "A_gt_B", 0 0, L_0x7f7f5e5216e0;  alias, 1 drivers
v0x7f7f5e517d50_0 .net "A_is_B", 0 0, L_0x7f7f5e520070;  alias, 1 drivers
v0x7f7f5e517e00_0 .net *"_ivl_0", 0 0, L_0x7f7f5e521540;  1 drivers
L_0x10493e908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e517eb0_0 .net/2u *"_ivl_10", 0 0, L_0x10493e908;  1 drivers
L_0x10493e950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e517f40_0 .net/2u *"_ivl_12", 0 0, L_0x10493e950;  1 drivers
L_0x10493e878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e518030_0 .net/2u *"_ivl_2", 0 0, L_0x10493e878;  1 drivers
L_0x10493e8c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e5180e0_0 .net/2u *"_ivl_4", 0 0, L_0x10493e8c0;  1 drivers
v0x7f7f5e518190_0 .net *"_ivl_8", 0 0, L_0x7f7f5e521800;  1 drivers
v0x7f7f5e518230_0 .net "alu_A", 7 0, L_0x7f7f5e521df0;  alias, 1 drivers
v0x7f7f5e518340_0 .net "alu_B", 7 0, L_0x7f7f5e522250;  alias, 1 drivers
L_0x7f7f5e521540 .cmp/gt 8, L_0x7f7f5e521df0, L_0x7f7f5e522250;
L_0x7f7f5e5216e0 .functor MUXZ 1, L_0x10493e8c0, L_0x10493e878, L_0x7f7f5e521540, C4<>;
L_0x7f7f5e521800 .cmp/eq 8, L_0x7f7f5e521df0, L_0x7f7f5e522250;
L_0x7f7f5e520070 .functor MUXZ 1, L_0x10493e950, L_0x10493e908, L_0x7f7f5e521800, C4<>;
S_0x7f7f5e518450 .scope module, "comp1" "c1_mux" 2 369, 2 451 0, S_0x7f7f5e5175f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_mux";
    .port_info 1 /INPUT 8 "A_input";
    .port_info 2 /INPUT 8 "B_input";
    .port_info 3 /INPUT 8 "feedback";
    .port_info 4 /INPUT 2 "IE";
v0x7f7f5e5186c0_0 .net "A_input", 7 0, v0x7f7f5e51dcd0_0;  alias, 1 drivers
v0x7f7f5e518780_0 .net "B_input", 7 0, v0x7f7f5e51dd80_0;  alias, 1 drivers
v0x7f7f5e518830_0 .net "IE", 1 0, L_0x7f7f5e51e590;  alias, 1 drivers
v0x7f7f5e518900_0 .net "feedback", 7 0, v0x7f7f5e51b020_0;  alias, 1 drivers
v0x7f7f5e5189a0_0 .var "from_mux", 7 0;
E_0x7f7f5e518690 .event edge, v0x7f7f5e514370_0, v0x7f7f5e518900_0, v0x7f7f5e5186c0_0, v0x7f7f5e518780_0;
S_0x7f7f5e518b10 .scope module, "comp2" "c2_register_file" 2 377, 2 471 0, S_0x7f7f5e5175f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "port_A";
    .port_info 1 /OUTPUT 8 "port_B";
    .port_info 2 /INPUT 8 "from_mux";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /INPUT 2 "WA";
    .port_info 5 /INPUT 1 "RAE";
    .port_info 6 /INPUT 2 "RAA";
    .port_info 7 /INPUT 1 "RBE";
    .port_info 8 /INPUT 2 "RBA";
    .port_info 9 /INPUT 1 "clock";
P_0x7f7f5e518cd0 .param/l "BLANK" 0 2 484, C4<00000000>;
L_0x10493e998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f7f5e521b60 .functor XNOR 1, L_0x7f7f5e51fb20, L_0x10493e998, C4<0>, C4<0>;
L_0x10493ea70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7f7f5e521f70 .functor XNOR 1, L_0x7f7f5e520500, L_0x10493ea70, C4<0>, C4<0>;
v0x7f7f5e518e90_0 .net "RAA", 1 0, L_0x7f7f5e51fc90;  alias, 1 drivers
v0x7f7f5e518f30_0 .net "RAE", 0 0, L_0x7f7f5e51fb20;  alias, 1 drivers
v0x7f7f5e518fe0_0 .net "RBA", 1 0, L_0x7f7f5e5205f0;  alias, 1 drivers
v0x7f7f5e5190b0_0 .net "RBE", 0 0, L_0x7f7f5e520500;  alias, 1 drivers
v0x7f7f5e519160_0 .net "WA", 1 0, L_0x7f7f5e51efd0;  alias, 1 drivers
v0x7f7f5e519230_0 .net "WE", 0 0, L_0x7f7f5e51eea0;  alias, 1 drivers
v0x7f7f5e5192e0_0 .net/2u *"_ivl_0", 0 0, L_0x10493e998;  1 drivers
L_0x10493ea28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e519370_0 .net/2u *"_ivl_10", 7 0, L_0x10493ea28;  1 drivers
v0x7f7f5e519400_0 .net/2u *"_ivl_14", 0 0, L_0x10493ea70;  1 drivers
v0x7f7f5e519520_0 .net *"_ivl_16", 0 0, L_0x7f7f5e521f70;  1 drivers
v0x7f7f5e5195c0_0 .net *"_ivl_18", 7 0, L_0x7f7f5e522020;  1 drivers
v0x7f7f5e519670_0 .net *"_ivl_2", 0 0, L_0x7f7f5e521b60;  1 drivers
v0x7f7f5e519710_0 .net *"_ivl_20", 3 0, L_0x7f7f5e5220e0;  1 drivers
L_0x10493eab8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e5197c0_0 .net *"_ivl_23", 1 0, L_0x10493eab8;  1 drivers
L_0x10493eb00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e519870_0 .net/2u *"_ivl_24", 7 0, L_0x10493eb00;  1 drivers
v0x7f7f5e519920_0 .net *"_ivl_4", 7 0, L_0x7f7f5e521c10;  1 drivers
v0x7f7f5e5199d0_0 .net *"_ivl_6", 3 0, L_0x7f7f5e521cb0;  1 drivers
L_0x10493e9e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f7f5e519b60_0 .net *"_ivl_9", 1 0, L_0x10493e9e0;  1 drivers
v0x7f7f5e519bf0_0 .net "clock", 0 0, v0x7f7f5e51de20_0;  alias, 1 drivers
v0x7f7f5e519ca0_0 .net "from_mux", 7 0, v0x7f7f5e51c810_0;  1 drivers
v0x7f7f5e519d30 .array "internal", 0 3, 7 0;
v0x7f7f5e519dc0_0 .net "port_A", 7 0, L_0x7f7f5e521df0;  alias, 1 drivers
v0x7f7f5e519e50_0 .net "port_B", 7 0, L_0x7f7f5e522250;  alias, 1 drivers
L_0x7f7f5e521c10 .array/port v0x7f7f5e519d30, L_0x7f7f5e521cb0;
L_0x7f7f5e521cb0 .concat [ 2 2 0 0], L_0x7f7f5e51fc90, L_0x10493e9e0;
L_0x7f7f5e521df0 .functor MUXZ 8, L_0x10493ea28, L_0x7f7f5e521c10, L_0x7f7f5e521b60, C4<>;
L_0x7f7f5e522020 .array/port v0x7f7f5e519d30, L_0x7f7f5e5220e0;
L_0x7f7f5e5220e0 .concat [ 2 2 0 0], L_0x7f7f5e5205f0, L_0x10493eab8;
L_0x7f7f5e522250 .functor MUXZ 8, L_0x10493eb00, L_0x7f7f5e522020, L_0x7f7f5e521f70, C4<>;
S_0x7f7f5e519fb0 .scope module, "comp3" "c3_alu" 2 390, 2 501 0, S_0x7f7f5e5175f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_alu";
    .port_info 1 /INPUT 8 "A_bus";
    .port_info 2 /INPUT 8 "B_bus";
    .port_info 3 /INPUT 3 "ALU";
P_0x7f7f5e51a120 .param/l "A_add_B" 0 2 512, C4<100>;
P_0x7f7f5e51a160 .param/l "A_and_B" 0 2 509, C4<001>;
P_0x7f7f5e51a1a0 .param/l "A_or_B" 0 2 510, C4<010>;
P_0x7f7f5e51a1e0 .param/l "A_sub_B" 0 2 513, C4<101>;
P_0x7f7f5e51a220 .param/l "dec_A" 0 2 515, C4<111>;
P_0x7f7f5e51a260 .param/l "inc_A" 0 2 514, C4<110>;
P_0x7f7f5e51a2a0 .param/l "not_A" 0 2 511, C4<011>;
P_0x7f7f5e51a2e0 .param/l "pass_A" 0 2 508, C4<000>;
v0x7f7f5e51a680_0 .net "ALU", 2 0, L_0x7f7f5e520d20;  alias, 1 drivers
v0x7f7f5e51a750_0 .net "A_bus", 7 0, L_0x7f7f5e521df0;  alias, 1 drivers
v0x7f7f5e51a820_0 .net "B_bus", 7 0, L_0x7f7f5e522250;  alias, 1 drivers
v0x7f7f5e51a8f0_0 .var "from_alu", 7 0;
E_0x7f7f5e51a630 .event edge, v0x7f7f5e504b00_0, v0x7f7f5e518230_0, v0x7f7f5e518340_0;
S_0x7f7f5e51a9e0 .scope module, "comp4" "c4_shifter" 2 397, 2 533 0, S_0x7f7f5e5175f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "from_shifter";
    .port_info 1 /INPUT 8 "from_alu";
    .port_info 2 /INPUT 2 "SH";
P_0x7f7f5e51abe0 .param/l "LEFT" 0 2 540, C4<01>;
P_0x7f7f5e51ac20 .param/l "PASS" 0 2 539, C4<00>;
P_0x7f7f5e51ac60 .param/l "RIGHT" 0 2 541, C4<10>;
P_0x7f7f5e51aca0 .param/l "ROTATE" 0 2 542, C4<11>;
v0x7f7f5e51aea0_0 .net "SH", 1 0, L_0x7f7f5e5211d0;  alias, 1 drivers
v0x7f7f5e51af70_0 .net "from_alu", 7 0, v0x7f7f5e51a8f0_0;  alias, 1 drivers
v0x7f7f5e51b020_0 .var "from_shifter", 7 0;
E_0x7f7f5e51ae60 .event edge, v0x7f7f5e514810_0, v0x7f7f5e51a8f0_0;
S_0x7f7f5e51b120 .scope module, "comp5" "c5_triBuff" 2 404, 2 556 0, S_0x7f7f5e5175f0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "from_shifter";
    .port_info 2 /INPUT 1 "OE";
v0x7f7f5e51b380_0 .net "OE", 0 0, L_0x7f7f5e5212f0;  alias, 1 drivers
v0x7f7f5e51b440_0 .net "from_shifter", 7 0, v0x7f7f5e51b020_0;  alias, 1 drivers
v0x7f7f5e51b510_0 .var "result", 7 0;
E_0x7f7f5e51b330 .event edge, v0x7f7f5e514420_0, v0x7f7f5e518900_0;
S_0x7f7f5e51d6d0 .scope autotask, "getGCD" "getGCD" 2 104, 2 104 0, S_0x7f7f5e500ce0;
 .timescale -9 -9;
v0x7f7f5e51d8a0_0 .var "aReg", 7 0;
v0x7f7f5e51d930_0 .var/i "aa", 31 0;
v0x7f7f5e51d9c0_0 .var "bReg", 7 0;
v0x7f7f5e51da80_0 .var/i "bb", 31 0;
v0x7f7f5e51db30_0 .var/i "check", 31 0;
v0x7f7f5e51dc20_0 .var "from_GDP", 7 0;
TD_tb.getGCD ;
    %load/vec4 v0x7f7f5e51d8a0_0;
    %pad/u 32;
    %store/vec4 v0x7f7f5e51d930_0, 0, 32;
    %load/vec4 v0x7f7f5e51d9c0_0;
    %pad/u 32;
    %store/vec4 v0x7f7f5e51da80_0, 0, 32;
    %load/vec4 v0x7f7f5e51dc20_0;
    %pad/u 32;
    %store/vec4 v0x7f7f5e51db30_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7f7f5e51d930_0;
    %load/vec4 v0x7f7f5e51da80_0;
    %cmp/ne;
    %jmp/0xz T_0.1, 4;
    %load/vec4 v0x7f7f5e51da80_0;
    %load/vec4 v0x7f7f5e51d930_0;
    %cmp/s;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x7f7f5e51d930_0;
    %load/vec4 v0x7f7f5e51da80_0;
    %sub;
    %store/vec4 v0x7f7f5e51d930_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f7f5e51da80_0;
    %load/vec4 v0x7f7f5e51d930_0;
    %sub;
    %store/vec4 v0x7f7f5e51da80_0, 0, 32;
T_0.3 ;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x7f7f5e51db30_0;
    %load/vec4 v0x7f7f5e51d930_0;
    %cmp/e;
    %jmp/0xz  T_0.4, 4;
    %vpi_call 2 125 "$write", "%3d        CORRECT\012", v0x7f7f5e51d930_0 {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 128 "$write", "%3d        !!!WRONG!!!\012", v0x7f7f5e51d930_0 {0 0 0};
T_0.5 ;
    %end;
    .scope S_0x7f7f5e5045d0;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f7f5e517440_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x7f7f5e5045d0;
T_2 ;
    %wait E_0x7f7f5e502890;
    %load/vec4 v0x7f7f5e517300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f7f5e517250_0, 0;
T_2.0 ;
    %load/vec4 v0x7f7f5e517250_0;
    %assign/vec4 v0x7f7f5e517440_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f7f5e5045d0;
T_3 ;
    %wait E_0x7f7f5e5005a0;
    %load/vec4 v0x7f7f5e517440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f7f5e517250_0, 0, 3;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x7f7f5e5173a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x7f7f5e517250_0, 0, 3;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f7f5e517250_0, 0, 3;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f7f5e517250_0, 0, 3;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x7f7f5e5142c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f7f5e517250_0, 0, 3;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x7f7f5e514220_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v0x7f7f5e517250_0, 0, 3;
T_3.12 ;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f7f5e517250_0, 0, 3;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f7f5e517250_0, 0, 3;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x7f7f5e517300_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %store/vec4 v0x7f7f5e517250_0, 0, 3;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f7f5e518450;
T_4 ;
    %wait E_0x7f7f5e518690;
    %load/vec4 v0x7f7f5e518830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %load/vec4 v0x7f7f5e518900_0;
    %store/vec4 v0x7f7f5e5189a0_0, 0, 8;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7f7f5e518900_0;
    %store/vec4 v0x7f7f5e5189a0_0, 0, 8;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x7f7f5e5186c0_0;
    %store/vec4 v0x7f7f5e5189a0_0, 0, 8;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x7f7f5e518780_0;
    %store/vec4 v0x7f7f5e5189a0_0, 0, 8;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f7f5e518b10;
T_5 ;
    %wait E_0x7f7f5e502890;
    %load/vec4 v0x7f7f5e519230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f7f5e519ca0_0;
    %load/vec4 v0x7f7f5e519160_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7f5e519d30, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f7f5e519fb0;
T_6 ;
    %wait E_0x7f7f5e51a630;
    %load/vec4 v0x7f7f5e51a680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0x7f7f5e51a750_0;
    %store/vec4 v0x7f7f5e51a8f0_0, 0, 8;
    %jmp T_6.8;
T_6.1 ;
    %load/vec4 v0x7f7f5e51a750_0;
    %load/vec4 v0x7f7f5e51a820_0;
    %and;
    %store/vec4 v0x7f7f5e51a8f0_0, 0, 8;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0x7f7f5e51a750_0;
    %load/vec4 v0x7f7f5e51a820_0;
    %or;
    %store/vec4 v0x7f7f5e51a8f0_0, 0, 8;
    %jmp T_6.8;
T_6.3 ;
    %load/vec4 v0x7f7f5e51a750_0;
    %inv;
    %store/vec4 v0x7f7f5e51a8f0_0, 0, 8;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x7f7f5e51a750_0;
    %load/vec4 v0x7f7f5e51a820_0;
    %add;
    %store/vec4 v0x7f7f5e51a8f0_0, 0, 8;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x7f7f5e51a750_0;
    %load/vec4 v0x7f7f5e51a820_0;
    %sub;
    %store/vec4 v0x7f7f5e51a8f0_0, 0, 8;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x7f7f5e51a750_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f7f5e51a8f0_0, 0, 8;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x7f7f5e51a750_0;
    %subi 1, 0, 8;
    %store/vec4 v0x7f7f5e51a8f0_0, 0, 8;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f7f5e51a9e0;
T_7 ;
    %wait E_0x7f7f5e51ae60;
    %load/vec4 v0x7f7f5e51aea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x7f7f5e51af70_0;
    %store/vec4 v0x7f7f5e51b020_0, 0, 8;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x7f7f5e51af70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f7f5e51b020_0, 0, 8;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7f7f5e51af70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f7f5e51b020_0, 0, 8;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7f7f5e51af70_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7f7f5e51af70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f7f5e51b020_0, 0, 8;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f7f5e51b120;
T_8 ;
    %wait E_0x7f7f5e51b330;
    %load/vec4 v0x7f7f5e51b380_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x7f7f5e51b440_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 255, 8;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x7f7f5e51b510_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f7f5e5175f0;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7f5e51c810_0, 0, 8;
    %end;
    .thread T_9;
    .scope S_0x7f7f5e5175f0;
T_10 ;
    %wait E_0x7f7f5e517a10;
    %load/vec4 v0x7f7f5e51c4b0_0;
    %store/vec4 v0x7f7f5e51c810_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f7f5e500ce0;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x7f7f5e51de20_0;
    %inv;
    %store/vec4 v0x7f7f5e51de20_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f7f5e500ce0;
T_12 ;
    %vpi_call 2 65 "$write", "\012 testing the GCD algorithm\012\012" {0 0 0};
    %vpi_call 2 66 "$write", "    input  \042A\042      |    input \042B\042       |            GCD        |  expected\012" {0 0 0};
    %vpi_call 2 67 "$write", " ----------------------------------------------------------------------------\012" {0 0 0};
    %pushi/vec4 5294, 0, 32;
    %store/vec4 v0x7f7f5e51e1d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f5e51e270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f5e51e070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f5e51de20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7f5e51dfe0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7f7f5e51dfe0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7f5e51e070_0, 0, 1;
    %vpi_func 2 75 "$random" 32, v0x7f7f5e51e1d0_0 {0 0 0};
    %pushi/vec4 128, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x7f7f5e51dcd0_0, 0, 8;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x7f7f5e51dd80_0, 0, 8;
    %delay 10, 0;
T_12.2 ;
    %load/vec4 v0x7f7f5e51df30_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_12.3, 4;
    %delay 10, 0;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 2 88 "$write", "  {%3d}  %4b_%4b  |  {%3d}  %4b_%4b  |  %4b_%4b -->   %3d  |  ", v0x7f7f5e51dcd0_0, &PV<v0x7f7f5e51dcd0_0, 4, 4>, &PV<v0x7f7f5e51dcd0_0, 0, 4>, v0x7f7f5e51dd80_0, &PV<v0x7f7f5e51dd80_0, 4, 4>, &PV<v0x7f7f5e51dd80_0, 0, 4>, &PV<v0x7f7f5e51e140_0, 4, 4>, &PV<v0x7f7f5e51e140_0, 0, 4>, v0x7f7f5e51e140_0 {0 0 0};
    %alloc S_0x7f7f5e51d6d0;
    %load/vec4 v0x7f7f5e51dcd0_0;
    %store/vec4 v0x7f7f5e51d8a0_0, 0, 8;
    %load/vec4 v0x7f7f5e51dd80_0;
    %store/vec4 v0x7f7f5e51d9c0_0, 0, 8;
    %load/vec4 v0x7f7f5e51e140_0;
    %store/vec4 v0x7f7f5e51dc20_0, 0, 8;
    %fork TD_tb.getGCD, S_0x7f7f5e51d6d0;
    %join;
    %free S_0x7f7f5e51d6d0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7f5e51e070_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f7f5e51dfe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7f5e51dfe0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %delay 3, 0;
    %vpi_call 2 100 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~  %7t  ns\012\012", $time {0 0 0};
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "gcd.v";
