// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/17/2019 15:51:35"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PipelineCPU (
	Clock,
	Debugdata,
	DEBUGREGWRITE,
	Debugaddress);
input 	Clock;
output 	[31:0] Debugdata;
output 	DEBUGREGWRITE;
output 	[4:0] Debugaddress;

// Design Ports Information
// Debugdata[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[5]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[6]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[7]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[8]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[9]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[10]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[11]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[12]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[13]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[14]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[15]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[16]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[17]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[18]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[19]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[20]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[21]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[22]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[23]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[24]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[25]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[26]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[27]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[28]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[29]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[30]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugdata[31]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DEBUGREGWRITE	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugaddress[0]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugaddress[1]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugaddress[2]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugaddress[3]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Debugaddress[4]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("PipelineCPU_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \Debugdata[0]~output_o ;
wire \Debugdata[1]~output_o ;
wire \Debugdata[2]~output_o ;
wire \Debugdata[3]~output_o ;
wire \Debugdata[4]~output_o ;
wire \Debugdata[5]~output_o ;
wire \Debugdata[6]~output_o ;
wire \Debugdata[7]~output_o ;
wire \Debugdata[8]~output_o ;
wire \Debugdata[9]~output_o ;
wire \Debugdata[10]~output_o ;
wire \Debugdata[11]~output_o ;
wire \Debugdata[12]~output_o ;
wire \Debugdata[13]~output_o ;
wire \Debugdata[14]~output_o ;
wire \Debugdata[15]~output_o ;
wire \Debugdata[16]~output_o ;
wire \Debugdata[17]~output_o ;
wire \Debugdata[18]~output_o ;
wire \Debugdata[19]~output_o ;
wire \Debugdata[20]~output_o ;
wire \Debugdata[21]~output_o ;
wire \Debugdata[22]~output_o ;
wire \Debugdata[23]~output_o ;
wire \Debugdata[24]~output_o ;
wire \Debugdata[25]~output_o ;
wire \Debugdata[26]~output_o ;
wire \Debugdata[27]~output_o ;
wire \Debugdata[28]~output_o ;
wire \Debugdata[29]~output_o ;
wire \Debugdata[30]~output_o ;
wire \Debugdata[31]~output_o ;
wire \DEBUGREGWRITE~output_o ;
wire \Debugaddress[0]~output_o ;
wire \Debugaddress[1]~output_o ;
wire \Debugaddress[2]~output_o ;
wire \Debugaddress[3]~output_o ;
wire \Debugaddress[4]~output_o ;
wire \Clock~input_o ;
wire \Clock~inputclkctrl_outclk ;
wire \pcounter|pc[2]~7_combout ;
wire \pcounter|pc[2]~8 ;
wire \pcounter|pc[3]~9_combout ;
wire \pcounter|pc[3]~10 ;
wire \pcounter|pc[4]~11_combout ;
wire \pcounter|pc[4]~12 ;
wire \pcounter|pc[5]~13_combout ;
wire \pcounter|pc[5]~14 ;
wire \pcounter|pc[6]~15_combout ;
wire \pcounter|pc[6]~16 ;
wire \pcounter|pc[7]~17_combout ;
wire \pcounter|pc[7]~18 ;
wire \pcounter|pc[8]~19_combout ;
wire \memoriaInstrucoes|Mux0~2_combout ;
wire \memoriaInstrucoes|Mux0~3_combout ;
wire \memoriaInstrucoes|Mux5~2_combout ;
wire \memoriaInstrucoes|Mux5~3_combout ;
wire \ContUnit|Mux1~0_combout ;
wire \memoriaInstrucoes|Mux15~2_combout ;
wire \memoriaInstrucoes|Mux15~3_combout ;
wire \muxregsrc|Saida[0]~0_combout ;
wire \RMEMWB|output_regdst[0]~feeder_combout ;
wire \RIDEX|output_instruction_WB[1]~0_combout ;
wire \REXMEM|output_WB[1]~feeder_combout ;
wire \RMEMWB|output_WB[1]~feeder_combout ;
wire \regBd|Rin1[0]~1_combout ;
wire \ContUnit|Mux4~0_combout ;
wire \memoriaInstrucoes|Mux30~0_combout ;
wire \memoriaInstrucoes|Mux30~1_combout ;
wire \memoriaInstrucoes|Mux31~0_combout ;
wire \regBd|reg1|reg|Q[0]~feeder_combout ;
wire \regBd|Rin1[1]~0_combout ;
wire \regBd|readData2[0]~0_combout ;
wire \ALU|Add0~0_combout ;
wire \REXMEM|output_result[0]~33_cout ;
wire \REXMEM|output_result[0]~34_combout ;
wire \RMEMWB|output_addr[0]~feeder_combout ;
wire \regBd|reg0|reg|Q[1]~feeder_combout ;
wire \memoriaInstrucoes|Mux30~2_combout ;
wire \regBd|reg1|reg|Q[1]~feeder_combout ;
wire \regBd|readData2[1]~1_combout ;
wire \ALU|Add0~1_combout ;
wire \REXMEM|output_result[0]~35 ;
wire \REXMEM|output_result[1]~36_combout ;
wire \RMEMWB|output_addr[1]~feeder_combout ;
wire \regBd|reg0|reg|Q[2]~feeder_combout ;
wire \RIDEX|output_read1[2]~feeder_combout ;
wire \memoriaInstrucoes|Mux29~2_combout ;
wire \memoriaInstrucoes|Mux29~3_combout ;
wire \regBd|reg1|reg|Q[2]~feeder_combout ;
wire \regBd|readData2[2]~2_combout ;
wire \ALU|Add0~2_combout ;
wire \REXMEM|output_result[1]~37 ;
wire \REXMEM|output_result[2]~38_combout ;
wire \RMEMWB|output_addr[2]~feeder_combout ;
wire \regBd|reg1|reg|Q[3]~feeder_combout ;
wire \regBd|reg0|reg|Q[3]~feeder_combout ;
wire \regBd|readData2[3]~3_combout ;
wire \ALU|Add0~3_combout ;
wire \RIDEX|output_read1[3]~feeder_combout ;
wire \REXMEM|output_result[2]~39 ;
wire \REXMEM|output_result[3]~40_combout ;
wire \RMEMWB|output_addr[3]~feeder_combout ;
wire \regBd|reg0|reg|Q[4]~feeder_combout ;
wire \regBd|readData2[4]~4_combout ;
wire \ALU|Add0~4_combout ;
wire \RIDEX|output_read1[4]~feeder_combout ;
wire \REXMEM|output_result[3]~41 ;
wire \REXMEM|output_result[4]~42_combout ;
wire \RMEMWB|output_addr[4]~feeder_combout ;
wire \regBd|reg1|reg|Q[5]~feeder_combout ;
wire \regBd|readData2[5]~5_combout ;
wire \ALU|Add0~5_combout ;
wire \RIDEX|output_read1[5]~feeder_combout ;
wire \REXMEM|output_result[4]~43 ;
wire \REXMEM|output_result[5]~44_combout ;
wire \regBd|reg1|reg|Q[6]~feeder_combout ;
wire \regBd|readData2[6]~6_combout ;
wire \ALU|Add0~6_combout ;
wire \REXMEM|output_result[5]~45 ;
wire \REXMEM|output_result[6]~46_combout ;
wire \RMEMWB|output_addr[6]~feeder_combout ;
wire \regBd|reg0|reg|Q[7]~feeder_combout ;
wire \regBd|reg1|reg|Q[7]~feeder_combout ;
wire \regBd|readData2[7]~7_combout ;
wire \ALU|Add0~7_combout ;
wire \RIDEX|output_read1[7]~feeder_combout ;
wire \REXMEM|output_result[6]~47 ;
wire \REXMEM|output_result[7]~48_combout ;
wire \regBd|reg0|reg|Q[8]~feeder_combout ;
wire \regBd|reg1|reg|Q[8]~feeder_combout ;
wire \regBd|readData2[8]~8_combout ;
wire \ALU|Add0~8_combout ;
wire \REXMEM|output_result[7]~49 ;
wire \REXMEM|output_result[8]~50_combout ;
wire \regBd|reg0|reg|Q[9]~feeder_combout ;
wire \regBd|reg1|reg|Q[9]~feeder_combout ;
wire \regBd|readData2[9]~9_combout ;
wire \ALU|Add0~9_combout ;
wire \REXMEM|output_result[8]~51 ;
wire \REXMEM|output_result[9]~52_combout ;
wire \regBd|reg0|reg|Q[10]~feeder_combout ;
wire \regBd|readData2[10]~10_combout ;
wire \ALU|Add0~10_combout ;
wire \REXMEM|output_result[9]~53 ;
wire \REXMEM|output_result[10]~54_combout ;
wire \regBd|reg0|reg|Q[11]~feeder_combout ;
wire \RIDEX|output_read1[11]~feeder_combout ;
wire \regBd|reg1|reg|Q[11]~feeder_combout ;
wire \regBd|readData2[11]~11_combout ;
wire \ALU|Add0~11_combout ;
wire \REXMEM|output_result[10]~55 ;
wire \REXMEM|output_result[11]~56_combout ;
wire \RMEMWB|output_addr[11]~feeder_combout ;
wire \regBd|reg0|reg|Q[12]~feeder_combout ;
wire \regBd|reg1|reg|Q[12]~feeder_combout ;
wire \regBd|readData2[12]~12_combout ;
wire \ALU|Add0~12_combout ;
wire \REXMEM|output_result[11]~57 ;
wire \REXMEM|output_result[12]~58_combout ;
wire \regBd|reg0|reg|Q[13]~feeder_combout ;
wire \RIDEX|output_read1[13]~feeder_combout ;
wire \regBd|reg1|reg|Q[13]~feeder_combout ;
wire \regBd|readData2[13]~13_combout ;
wire \ALU|Add0~13_combout ;
wire \REXMEM|output_result[12]~59 ;
wire \REXMEM|output_result[13]~60_combout ;
wire \RMEMWB|output_addr[13]~feeder_combout ;
wire \regBd|reg0|reg|Q[14]~feeder_combout ;
wire \RIDEX|output_read1[14]~feeder_combout ;
wire \regBd|reg1|reg|Q[14]~feeder_combout ;
wire \regBd|readData2[14]~14_combout ;
wire \ALU|Add0~14_combout ;
wire \REXMEM|output_result[13]~61 ;
wire \REXMEM|output_result[14]~62_combout ;
wire \RMEMWB|output_addr[14]~feeder_combout ;
wire \regBd|reg0|reg|Q[15]~feeder_combout ;
wire \RIDEX|output_read1[15]~feeder_combout ;
wire \regBd|reg1|reg|Q[15]~feeder_combout ;
wire \regBd|readData2[15]~15_combout ;
wire \ALU|Add0~15_combout ;
wire \REXMEM|output_result[14]~63 ;
wire \REXMEM|output_result[15]~64_combout ;
wire \RMEMWB|output_addr[15]~feeder_combout ;
wire \regBd|reg1|reg|Q[16]~feeder_combout ;
wire \regBd|readData2[16]~16_combout ;
wire \ALU|Add0~16_combout ;
wire \REXMEM|output_result[15]~65 ;
wire \REXMEM|output_result[16]~66_combout ;
wire \regBd|reg1|reg|Q[17]~feeder_combout ;
wire \regBd|reg0|reg|Q[17]~feeder_combout ;
wire \regBd|readData2[17]~17_combout ;
wire \ALU|Add0~17_combout ;
wire \RIDEX|output_read1[17]~feeder_combout ;
wire \REXMEM|output_result[16]~67 ;
wire \REXMEM|output_result[17]~68_combout ;
wire \RMEMWB|output_addr[17]~feeder_combout ;
wire \regBd|reg0|reg|Q[18]~feeder_combout ;
wire \regBd|reg1|reg|Q[18]~feeder_combout ;
wire \regBd|readData2[18]~18_combout ;
wire \ALU|Add0~18_combout ;
wire \RIDEX|output_read1[18]~feeder_combout ;
wire \REXMEM|output_result[17]~69 ;
wire \REXMEM|output_result[18]~70_combout ;
wire \RMEMWB|output_addr[18]~feeder_combout ;
wire \regBd|reg1|reg|Q[19]~feeder_combout ;
wire \regBd|reg0|reg|Q[19]~feeder_combout ;
wire \regBd|readData2[19]~19_combout ;
wire \ALU|Add0~19_combout ;
wire \RIDEX|output_read1[19]~feeder_combout ;
wire \REXMEM|output_result[18]~71 ;
wire \REXMEM|output_result[19]~72_combout ;
wire \RMEMWB|output_addr[19]~feeder_combout ;
wire \regBd|reg0|reg|Q[20]~feeder_combout ;
wire \RIDEX|output_read1[20]~feeder_combout ;
wire \regBd|reg1|reg|Q[20]~feeder_combout ;
wire \regBd|readData2[20]~20_combout ;
wire \ALU|Add0~20_combout ;
wire \REXMEM|output_result[19]~73 ;
wire \REXMEM|output_result[20]~74_combout ;
wire \RMEMWB|output_addr[20]~feeder_combout ;
wire \regBd|reg1|reg|Q[21]~feeder_combout ;
wire \regBd|reg0|reg|Q[21]~feeder_combout ;
wire \regBd|readData2[21]~21_combout ;
wire \ALU|Add0~21_combout ;
wire \RIDEX|output_read1[21]~feeder_combout ;
wire \REXMEM|output_result[20]~75 ;
wire \REXMEM|output_result[21]~76_combout ;
wire \RMEMWB|output_addr[21]~feeder_combout ;
wire \regBd|reg1|reg|Q[22]~feeder_combout ;
wire \regBd|reg0|reg|Q[22]~feeder_combout ;
wire \regBd|readData2[22]~22_combout ;
wire \ALU|Add0~22_combout ;
wire \RIDEX|output_read1[22]~feeder_combout ;
wire \REXMEM|output_result[21]~77 ;
wire \REXMEM|output_result[22]~78_combout ;
wire \RMEMWB|output_addr[22]~feeder_combout ;
wire \regBd|reg0|reg|Q[23]~feeder_combout ;
wire \RIDEX|output_read1[23]~feeder_combout ;
wire \regBd|reg1|reg|Q[23]~feeder_combout ;
wire \regBd|readData2[23]~23_combout ;
wire \ALU|Add0~23_combout ;
wire \REXMEM|output_result[22]~79 ;
wire \REXMEM|output_result[23]~80_combout ;
wire \regBd|reg0|reg|Q[24]~feeder_combout ;
wire \RIDEX|output_read1[24]~feeder_combout ;
wire \regBd|reg1|reg|Q[24]~feeder_combout ;
wire \regBd|readData2[24]~24_combout ;
wire \ALU|Add0~24_combout ;
wire \REXMEM|output_result[23]~81 ;
wire \REXMEM|output_result[24]~82_combout ;
wire \RMEMWB|output_addr[24]~feeder_combout ;
wire \regBd|reg1|reg|Q[25]~feeder_combout ;
wire \regBd|readData2[25]~25_combout ;
wire \ALU|Add0~25_combout ;
wire \RIDEX|output_read1[25]~feeder_combout ;
wire \REXMEM|output_result[24]~83 ;
wire \REXMEM|output_result[25]~84_combout ;
wire \RMEMWB|output_addr[25]~feeder_combout ;
wire \regBd|reg0|reg|Q[26]~feeder_combout ;
wire \RIDEX|output_read1[26]~feeder_combout ;
wire \regBd|reg1|reg|Q[26]~feeder_combout ;
wire \regBd|readData2[26]~26_combout ;
wire \ALU|Add0~26_combout ;
wire \REXMEM|output_result[25]~85 ;
wire \REXMEM|output_result[26]~86_combout ;
wire \RMEMWB|output_addr[26]~feeder_combout ;
wire \regBd|reg0|reg|Q[27]~feeder_combout ;
wire \RIDEX|output_read1[27]~feeder_combout ;
wire \regBd|reg1|reg|Q[27]~feeder_combout ;
wire \regBd|readData2[27]~27_combout ;
wire \ALU|Add0~27_combout ;
wire \REXMEM|output_result[26]~87 ;
wire \REXMEM|output_result[27]~88_combout ;
wire \RMEMWB|output_addr[27]~feeder_combout ;
wire \regBd|reg1|reg|Q[28]~feeder_combout ;
wire \regBd|reg0|reg|Q[28]~feeder_combout ;
wire \regBd|readData2[28]~28_combout ;
wire \ALU|Add0~28_combout ;
wire \RIDEX|output_read1[28]~feeder_combout ;
wire \REXMEM|output_result[27]~89 ;
wire \REXMEM|output_result[28]~90_combout ;
wire \RMEMWB|output_addr[28]~feeder_combout ;
wire \regBd|reg0|reg|Q[29]~feeder_combout ;
wire \regBd|reg1|reg|Q[29]~feeder_combout ;
wire \regBd|readData2[29]~29_combout ;
wire \ALU|Add0~29_combout ;
wire \REXMEM|output_result[28]~91 ;
wire \REXMEM|output_result[29]~92_combout ;
wire \RMEMWB|output_addr[29]~feeder_combout ;
wire \regBd|reg0|reg|Q[30]~feeder_combout ;
wire \RIDEX|output_read1[30]~feeder_combout ;
wire \regBd|readData2[30]~30_combout ;
wire \RIDEX|output_read2[30]~feeder_combout ;
wire \ALU|Add0~30_combout ;
wire \REXMEM|output_result[29]~93 ;
wire \REXMEM|output_result[30]~94_combout ;
wire \RMEMWB|output_addr[30]~feeder_combout ;
wire \regBd|reg0|reg|Q[31]~feeder_combout ;
wire \RIDEX|output_read1[31]~feeder_combout ;
wire \regBd|reg1|reg|Q[31]~feeder_combout ;
wire \regBd|readData2[31]~31_combout ;
wire \ALU|Add0~31_combout ;
wire \REXMEM|output_result[30]~95 ;
wire \REXMEM|output_result[31]~96_combout ;
wire \RMEMWB|output_addr[31]~feeder_combout ;
wire [31:0] \REXMEM|output_result ;
wire [0:4] \RIDEX|output_instruction_EX ;
wire [4:0] \REXMEM|output_regdst ;
wire [31:0] \pcounter|pc ;
wire [31:0] \RIDEX|output_read2 ;
wire [31:0] \RMEMWB|output_addr ;
wire [0:1] \RMEMWB|output_WB ;
wire [4:0] \RMEMWB|output_regdst ;
wire [0:1] \REXMEM|output_WB ;
wire [31:0] \RIDEX|output_imed ;
wire [31:0] \RIDEX|output_read1 ;
wire [0:1] \RIDEX|output_instruction_WB ;
wire [4:0] \RIDEX|output_rt ;
wire [0:31] \RIFIF|out_instr ;
wire [31:0] \regBd|reg1|reg|Q ;
wire [31:0] \regBd|reg0|reg|Q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \Debugdata[0]~output (
	.i(\RMEMWB|output_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[0]~output .bus_hold = "false";
defparam \Debugdata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \Debugdata[1]~output (
	.i(\RMEMWB|output_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[1]~output .bus_hold = "false";
defparam \Debugdata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Debugdata[2]~output (
	.i(\RMEMWB|output_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[2]~output .bus_hold = "false";
defparam \Debugdata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \Debugdata[3]~output (
	.i(\RMEMWB|output_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[3]~output .bus_hold = "false";
defparam \Debugdata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \Debugdata[4]~output (
	.i(\RMEMWB|output_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[4]~output .bus_hold = "false";
defparam \Debugdata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \Debugdata[5]~output (
	.i(\RMEMWB|output_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[5]~output .bus_hold = "false";
defparam \Debugdata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \Debugdata[6]~output (
	.i(\RMEMWB|output_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[6]~output .bus_hold = "false";
defparam \Debugdata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Debugdata[7]~output (
	.i(\RMEMWB|output_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[7]~output .bus_hold = "false";
defparam \Debugdata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \Debugdata[8]~output (
	.i(\RMEMWB|output_addr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[8]~output .bus_hold = "false";
defparam \Debugdata[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \Debugdata[9]~output (
	.i(\RMEMWB|output_addr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[9]~output .bus_hold = "false";
defparam \Debugdata[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \Debugdata[10]~output (
	.i(\RMEMWB|output_addr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[10]~output .bus_hold = "false";
defparam \Debugdata[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \Debugdata[11]~output (
	.i(\RMEMWB|output_addr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[11]~output .bus_hold = "false";
defparam \Debugdata[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \Debugdata[12]~output (
	.i(\RMEMWB|output_addr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[12]~output .bus_hold = "false";
defparam \Debugdata[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Debugdata[13]~output (
	.i(\RMEMWB|output_addr [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[13]~output .bus_hold = "false";
defparam \Debugdata[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \Debugdata[14]~output (
	.i(\RMEMWB|output_addr [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[14]~output .bus_hold = "false";
defparam \Debugdata[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \Debugdata[15]~output (
	.i(\RMEMWB|output_addr [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[15]~output .bus_hold = "false";
defparam \Debugdata[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \Debugdata[16]~output (
	.i(\RMEMWB|output_addr [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[16]~output .bus_hold = "false";
defparam \Debugdata[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Debugdata[17]~output (
	.i(\RMEMWB|output_addr [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[17]~output .bus_hold = "false";
defparam \Debugdata[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \Debugdata[18]~output (
	.i(\RMEMWB|output_addr [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[18]~output .bus_hold = "false";
defparam \Debugdata[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \Debugdata[19]~output (
	.i(\RMEMWB|output_addr [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[19]~output .bus_hold = "false";
defparam \Debugdata[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Debugdata[20]~output (
	.i(\RMEMWB|output_addr [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[20]~output .bus_hold = "false";
defparam \Debugdata[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \Debugdata[21]~output (
	.i(\RMEMWB|output_addr [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[21]~output .bus_hold = "false";
defparam \Debugdata[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Debugdata[22]~output (
	.i(\RMEMWB|output_addr [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[22]~output .bus_hold = "false";
defparam \Debugdata[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \Debugdata[23]~output (
	.i(\RMEMWB|output_addr [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[23]~output .bus_hold = "false";
defparam \Debugdata[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \Debugdata[24]~output (
	.i(\RMEMWB|output_addr [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[24]~output .bus_hold = "false";
defparam \Debugdata[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \Debugdata[25]~output (
	.i(\RMEMWB|output_addr [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[25]~output .bus_hold = "false";
defparam \Debugdata[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \Debugdata[26]~output (
	.i(\RMEMWB|output_addr [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[26]~output .bus_hold = "false";
defparam \Debugdata[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Debugdata[27]~output (
	.i(\RMEMWB|output_addr [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[27]~output .bus_hold = "false";
defparam \Debugdata[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Debugdata[28]~output (
	.i(\RMEMWB|output_addr [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[28]~output .bus_hold = "false";
defparam \Debugdata[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \Debugdata[29]~output (
	.i(\RMEMWB|output_addr [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[29]~output .bus_hold = "false";
defparam \Debugdata[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \Debugdata[30]~output (
	.i(\RMEMWB|output_addr [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[30]~output .bus_hold = "false";
defparam \Debugdata[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \Debugdata[31]~output (
	.i(\RMEMWB|output_addr [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugdata[31]~output .bus_hold = "false";
defparam \Debugdata[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \DEBUGREGWRITE~output (
	.i(\RMEMWB|output_WB [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DEBUGREGWRITE~output_o ),
	.obar());
// synopsys translate_off
defparam \DEBUGREGWRITE~output .bus_hold = "false";
defparam \DEBUGREGWRITE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \Debugaddress[0]~output (
	.i(\RMEMWB|output_regdst [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugaddress[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugaddress[0]~output .bus_hold = "false";
defparam \Debugaddress[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \Debugaddress[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugaddress[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugaddress[1]~output .bus_hold = "false";
defparam \Debugaddress[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \Debugaddress[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugaddress[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugaddress[2]~output .bus_hold = "false";
defparam \Debugaddress[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \Debugaddress[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugaddress[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugaddress[3]~output .bus_hold = "false";
defparam \Debugaddress[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \Debugaddress[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Debugaddress[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Debugaddress[4]~output .bus_hold = "false";
defparam \Debugaddress[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \Clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Clock~inputclkctrl .clock_type = "global clock";
defparam \Clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N8
cycloneive_lcell_comb \pcounter|pc[2]~7 (
// Equation(s):
// \pcounter|pc[2]~7_combout  = \pcounter|pc [2] $ (VCC)
// \pcounter|pc[2]~8  = CARRY(\pcounter|pc [2])

	.dataa(gnd),
	.datab(\pcounter|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pcounter|pc[2]~7_combout ),
	.cout(\pcounter|pc[2]~8 ));
// synopsys translate_off
defparam \pcounter|pc[2]~7 .lut_mask = 16'h33CC;
defparam \pcounter|pc[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y67_N9
dffeas \pcounter|pc[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\pcounter|pc[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|pc[2] .is_wysiwyg = "true";
defparam \pcounter|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N10
cycloneive_lcell_comb \pcounter|pc[3]~9 (
// Equation(s):
// \pcounter|pc[3]~9_combout  = (\pcounter|pc [3] & (!\pcounter|pc[2]~8 )) # (!\pcounter|pc [3] & ((\pcounter|pc[2]~8 ) # (GND)))
// \pcounter|pc[3]~10  = CARRY((!\pcounter|pc[2]~8 ) # (!\pcounter|pc [3]))

	.dataa(\pcounter|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcounter|pc[2]~8 ),
	.combout(\pcounter|pc[3]~9_combout ),
	.cout(\pcounter|pc[3]~10 ));
// synopsys translate_off
defparam \pcounter|pc[3]~9 .lut_mask = 16'h5A5F;
defparam \pcounter|pc[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N11
dffeas \pcounter|pc[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\pcounter|pc[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|pc[3] .is_wysiwyg = "true";
defparam \pcounter|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N12
cycloneive_lcell_comb \pcounter|pc[4]~11 (
// Equation(s):
// \pcounter|pc[4]~11_combout  = (\pcounter|pc [4] & (\pcounter|pc[3]~10  $ (GND))) # (!\pcounter|pc [4] & (!\pcounter|pc[3]~10  & VCC))
// \pcounter|pc[4]~12  = CARRY((\pcounter|pc [4] & !\pcounter|pc[3]~10 ))

	.dataa(\pcounter|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcounter|pc[3]~10 ),
	.combout(\pcounter|pc[4]~11_combout ),
	.cout(\pcounter|pc[4]~12 ));
// synopsys translate_off
defparam \pcounter|pc[4]~11 .lut_mask = 16'hA50A;
defparam \pcounter|pc[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N13
dffeas \pcounter|pc[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\pcounter|pc[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|pc[4] .is_wysiwyg = "true";
defparam \pcounter|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N14
cycloneive_lcell_comb \pcounter|pc[5]~13 (
// Equation(s):
// \pcounter|pc[5]~13_combout  = (\pcounter|pc [5] & (!\pcounter|pc[4]~12 )) # (!\pcounter|pc [5] & ((\pcounter|pc[4]~12 ) # (GND)))
// \pcounter|pc[5]~14  = CARRY((!\pcounter|pc[4]~12 ) # (!\pcounter|pc [5]))

	.dataa(gnd),
	.datab(\pcounter|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcounter|pc[4]~12 ),
	.combout(\pcounter|pc[5]~13_combout ),
	.cout(\pcounter|pc[5]~14 ));
// synopsys translate_off
defparam \pcounter|pc[5]~13 .lut_mask = 16'h3C3F;
defparam \pcounter|pc[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N15
dffeas \pcounter|pc[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\pcounter|pc[5]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|pc[5] .is_wysiwyg = "true";
defparam \pcounter|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N16
cycloneive_lcell_comb \pcounter|pc[6]~15 (
// Equation(s):
// \pcounter|pc[6]~15_combout  = (\pcounter|pc [6] & (\pcounter|pc[5]~14  $ (GND))) # (!\pcounter|pc [6] & (!\pcounter|pc[5]~14  & VCC))
// \pcounter|pc[6]~16  = CARRY((\pcounter|pc [6] & !\pcounter|pc[5]~14 ))

	.dataa(gnd),
	.datab(\pcounter|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcounter|pc[5]~14 ),
	.combout(\pcounter|pc[6]~15_combout ),
	.cout(\pcounter|pc[6]~16 ));
// synopsys translate_off
defparam \pcounter|pc[6]~15 .lut_mask = 16'hC30C;
defparam \pcounter|pc[6]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N17
dffeas \pcounter|pc[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\pcounter|pc[6]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|pc[6] .is_wysiwyg = "true";
defparam \pcounter|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N18
cycloneive_lcell_comb \pcounter|pc[7]~17 (
// Equation(s):
// \pcounter|pc[7]~17_combout  = (\pcounter|pc [7] & (!\pcounter|pc[6]~16 )) # (!\pcounter|pc [7] & ((\pcounter|pc[6]~16 ) # (GND)))
// \pcounter|pc[7]~18  = CARRY((!\pcounter|pc[6]~16 ) # (!\pcounter|pc [7]))

	.dataa(gnd),
	.datab(\pcounter|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pcounter|pc[6]~16 ),
	.combout(\pcounter|pc[7]~17_combout ),
	.cout(\pcounter|pc[7]~18 ));
// synopsys translate_off
defparam \pcounter|pc[7]~17 .lut_mask = 16'h3C3F;
defparam \pcounter|pc[7]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N19
dffeas \pcounter|pc[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\pcounter|pc[7]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|pc[7] .is_wysiwyg = "true";
defparam \pcounter|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N20
cycloneive_lcell_comb \pcounter|pc[8]~19 (
// Equation(s):
// \pcounter|pc[8]~19_combout  = \pcounter|pc[7]~18  $ (!\pcounter|pc [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pcounter|pc [8]),
	.cin(\pcounter|pc[7]~18 ),
	.combout(\pcounter|pc[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pcounter|pc[8]~19 .lut_mask = 16'hF00F;
defparam \pcounter|pc[8]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y67_N21
dffeas \pcounter|pc[8] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\pcounter|pc[8]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcounter|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcounter|pc[8] .is_wysiwyg = "true";
defparam \pcounter|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N4
cycloneive_lcell_comb \memoriaInstrucoes|Mux0~2 (
// Equation(s):
// \memoriaInstrucoes|Mux0~2_combout  = (!\pcounter|pc [5] & ((\pcounter|pc [4] & ((!\pcounter|pc [3]) # (!\pcounter|pc [2]))) # (!\pcounter|pc [4] & ((\pcounter|pc [3])))))

	.dataa(\pcounter|pc [4]),
	.datab(\pcounter|pc [5]),
	.datac(\pcounter|pc [2]),
	.datad(\pcounter|pc [3]),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux0~2 .lut_mask = 16'h1322;
defparam \memoriaInstrucoes|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N24
cycloneive_lcell_comb \memoriaInstrucoes|Mux0~3 (
// Equation(s):
// \memoriaInstrucoes|Mux0~3_combout  = (!\pcounter|pc [7] & (!\pcounter|pc [8] & (\memoriaInstrucoes|Mux0~2_combout  & !\pcounter|pc [6])))

	.dataa(\pcounter|pc [7]),
	.datab(\pcounter|pc [8]),
	.datac(\memoriaInstrucoes|Mux0~2_combout ),
	.datad(\pcounter|pc [6]),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux0~3 .lut_mask = 16'h0010;
defparam \memoriaInstrucoes|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y67_N25
dffeas \RIFIF|out_instr[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\memoriaInstrucoes|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIFIF|out_instr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RIFIF|out_instr[0] .is_wysiwyg = "true";
defparam \RIFIF|out_instr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N4
cycloneive_lcell_comb \memoriaInstrucoes|Mux5~2 (
// Equation(s):
// \memoriaInstrucoes|Mux5~2_combout  = (\pcounter|pc [5]) # ((\pcounter|pc [3] & (\pcounter|pc [4] & \pcounter|pc [2])))

	.dataa(\pcounter|pc [5]),
	.datab(\pcounter|pc [3]),
	.datac(\pcounter|pc [4]),
	.datad(\pcounter|pc [2]),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux5~2 .lut_mask = 16'hEAAA;
defparam \memoriaInstrucoes|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N8
cycloneive_lcell_comb \memoriaInstrucoes|Mux5~3 (
// Equation(s):
// \memoriaInstrucoes|Mux5~3_combout  = (!\pcounter|pc [6] & (!\pcounter|pc [7] & (!\memoriaInstrucoes|Mux5~2_combout  & !\pcounter|pc [8])))

	.dataa(\pcounter|pc [6]),
	.datab(\pcounter|pc [7]),
	.datac(\memoriaInstrucoes|Mux5~2_combout ),
	.datad(\pcounter|pc [8]),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux5~3 .lut_mask = 16'h0001;
defparam \memoriaInstrucoes|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y67_N9
dffeas \RIFIF|out_instr[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\memoriaInstrucoes|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIFIF|out_instr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RIFIF|out_instr[5] .is_wysiwyg = "true";
defparam \RIFIF|out_instr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N4
cycloneive_lcell_comb \ContUnit|Mux1~0 (
// Equation(s):
// \ContUnit|Mux1~0_combout  = (!\RIFIF|out_instr [0] & !\RIFIF|out_instr [5])

	.dataa(gnd),
	.datab(\RIFIF|out_instr [0]),
	.datac(gnd),
	.datad(\RIFIF|out_instr [5]),
	.cin(gnd),
	.combout(\ContUnit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ContUnit|Mux1~0 .lut_mask = 16'h0033;
defparam \ContUnit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N9
dffeas \RIDEX|output_instruction_EX[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ContUnit|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_instruction_EX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_instruction_EX[0] .is_wysiwyg = "true";
defparam \RIDEX|output_instruction_EX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N30
cycloneive_lcell_comb \memoriaInstrucoes|Mux15~2 (
// Equation(s):
// \memoriaInstrucoes|Mux15~2_combout  = (!\pcounter|pc [5] & (\pcounter|pc [2] & (\pcounter|pc [4] $ (!\pcounter|pc [3]))))

	.dataa(\pcounter|pc [4]),
	.datab(\pcounter|pc [5]),
	.datac(\pcounter|pc [2]),
	.datad(\pcounter|pc [3]),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux15~2 .lut_mask = 16'h2010;
defparam \memoriaInstrucoes|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N6
cycloneive_lcell_comb \memoriaInstrucoes|Mux15~3 (
// Equation(s):
// \memoriaInstrucoes|Mux15~3_combout  = (!\pcounter|pc [7] & (!\pcounter|pc [8] & (\memoriaInstrucoes|Mux15~2_combout  & !\pcounter|pc [6])))

	.dataa(\pcounter|pc [7]),
	.datab(\pcounter|pc [8]),
	.datac(\memoriaInstrucoes|Mux15~2_combout ),
	.datad(\pcounter|pc [6]),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux15~3 .lut_mask = 16'h0010;
defparam \memoriaInstrucoes|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y67_N7
dffeas \RIFIF|out_instr[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\memoriaInstrucoes|Mux15~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIFIF|out_instr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RIFIF|out_instr[15] .is_wysiwyg = "true";
defparam \RIFIF|out_instr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y70_N29
dffeas \RIDEX|output_rt[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RIFIF|out_instr [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_rt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_rt[0] .is_wysiwyg = "true";
defparam \RIDEX|output_rt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N0
cycloneive_lcell_comb \muxregsrc|Saida[0]~0 (
// Equation(s):
// \muxregsrc|Saida[0]~0_combout  = (!\RIDEX|output_instruction_EX [0] & \RIDEX|output_rt [0])

	.dataa(\RIDEX|output_instruction_EX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\RIDEX|output_rt [0]),
	.cin(gnd),
	.combout(\muxregsrc|Saida[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxregsrc|Saida[0]~0 .lut_mask = 16'h5500;
defparam \muxregsrc|Saida[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N1
dffeas \REXMEM|output_regdst[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\muxregsrc|Saida[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_regdst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_regdst[0] .is_wysiwyg = "true";
defparam \REXMEM|output_regdst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N2
cycloneive_lcell_comb \RMEMWB|output_regdst[0]~feeder (
// Equation(s):
// \RMEMWB|output_regdst[0]~feeder_combout  = \REXMEM|output_regdst [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_regdst [0]),
	.cin(gnd),
	.combout(\RMEMWB|output_regdst[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_regdst[0]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_regdst[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N3
dffeas \RMEMWB|output_regdst[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_regdst[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_regdst [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_regdst[0] .is_wysiwyg = "true";
defparam \RMEMWB|output_regdst[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N28
cycloneive_lcell_comb \RIDEX|output_instruction_WB[1]~0 (
// Equation(s):
// \RIDEX|output_instruction_WB[1]~0_combout  = !\RIFIF|out_instr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RIFIF|out_instr [0]),
	.cin(gnd),
	.combout(\RIDEX|output_instruction_WB[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_instruction_WB[1]~0 .lut_mask = 16'h00FF;
defparam \RIDEX|output_instruction_WB[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N29
dffeas \RIDEX|output_instruction_WB[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_instruction_WB[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_instruction_WB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_instruction_WB[1] .is_wysiwyg = "true";
defparam \RIDEX|output_instruction_WB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N6
cycloneive_lcell_comb \REXMEM|output_WB[1]~feeder (
// Equation(s):
// \REXMEM|output_WB[1]~feeder_combout  = \RIDEX|output_instruction_WB [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_WB [1]),
	.cin(gnd),
	.combout(\REXMEM|output_WB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \REXMEM|output_WB[1]~feeder .lut_mask = 16'hFF00;
defparam \REXMEM|output_WB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N7
dffeas \REXMEM|output_WB[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_WB[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_WB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_WB[1] .is_wysiwyg = "true";
defparam \REXMEM|output_WB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N16
cycloneive_lcell_comb \RMEMWB|output_WB[1]~feeder (
// Equation(s):
// \RMEMWB|output_WB[1]~feeder_combout  = \REXMEM|output_WB [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\REXMEM|output_WB [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RMEMWB|output_WB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_WB[1]~feeder .lut_mask = 16'hF0F0;
defparam \RMEMWB|output_WB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N17
dffeas \RMEMWB|output_WB[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_WB[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_WB [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_WB[1] .is_wysiwyg = "true";
defparam \RMEMWB|output_WB[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N28
cycloneive_lcell_comb \regBd|Rin1[0]~1 (
// Equation(s):
// \regBd|Rin1[0]~1_combout  = (!\RMEMWB|output_regdst [0] & \RMEMWB|output_WB [1])

	.dataa(gnd),
	.datab(\RMEMWB|output_regdst [0]),
	.datac(gnd),
	.datad(\RMEMWB|output_WB [1]),
	.cin(gnd),
	.combout(\regBd|Rin1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|Rin1[0]~1 .lut_mask = 16'h3300;
defparam \regBd|Rin1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N31
dffeas \regBd|reg0|reg|Q[0] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RMEMWB|output_addr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[0] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y70_N11
dffeas \RIDEX|output_read1[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|reg0|reg|Q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[0] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N16
cycloneive_lcell_comb \ContUnit|Mux4~0 (
// Equation(s):
// \ContUnit|Mux4~0_combout  = (!\RIFIF|out_instr [0] & \RIFIF|out_instr [5])

	.dataa(gnd),
	.datab(\RIFIF|out_instr [0]),
	.datac(gnd),
	.datad(\RIFIF|out_instr [5]),
	.cin(gnd),
	.combout(\ContUnit|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ContUnit|Mux4~0 .lut_mask = 16'h3300;
defparam \ContUnit|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N13
dffeas \RIDEX|output_instruction_EX[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ContUnit|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_instruction_EX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_instruction_EX[4] .is_wysiwyg = "true";
defparam \RIDEX|output_instruction_EX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N2
cycloneive_lcell_comb \memoriaInstrucoes|Mux30~0 (
// Equation(s):
// \memoriaInstrucoes|Mux30~0_combout  = (!\pcounter|pc [7] & (!\pcounter|pc [8] & !\pcounter|pc [6]))

	.dataa(gnd),
	.datab(\pcounter|pc [7]),
	.datac(\pcounter|pc [8]),
	.datad(\pcounter|pc [6]),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux30~0 .lut_mask = 16'h0003;
defparam \memoriaInstrucoes|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N0
cycloneive_lcell_comb \memoriaInstrucoes|Mux30~1 (
// Equation(s):
// \memoriaInstrucoes|Mux30~1_combout  = (!\pcounter|pc [5] & (\pcounter|pc [2] & \memoriaInstrucoes|Mux30~0_combout ))

	.dataa(gnd),
	.datab(\pcounter|pc [5]),
	.datac(\pcounter|pc [2]),
	.datad(\memoriaInstrucoes|Mux30~0_combout ),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux30~1 .lut_mask = 16'h3000;
defparam \memoriaInstrucoes|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N28
cycloneive_lcell_comb \memoriaInstrucoes|Mux31~0 (
// Equation(s):
// \memoriaInstrucoes|Mux31~0_combout  = (\pcounter|pc [3] & (\pcounter|pc [4] & \memoriaInstrucoes|Mux30~1_combout ))

	.dataa(\pcounter|pc [3]),
	.datab(gnd),
	.datac(\pcounter|pc [4]),
	.datad(\memoriaInstrucoes|Mux30~1_combout ),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux31~0 .lut_mask = 16'hA000;
defparam \memoriaInstrucoes|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y67_N29
dffeas \RIFIF|out_instr[31] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\memoriaInstrucoes|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIFIF|out_instr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RIFIF|out_instr[31] .is_wysiwyg = "true";
defparam \RIFIF|out_instr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y70_N15
dffeas \RIDEX|output_imed[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RIFIF|out_instr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_imed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_imed[0] .is_wysiwyg = "true";
defparam \RIDEX|output_imed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N16
cycloneive_lcell_comb \regBd|reg1|reg|Q[0]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[0]~feeder_combout  = \RMEMWB|output_addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [0]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N4
cycloneive_lcell_comb \regBd|Rin1[1]~0 (
// Equation(s):
// \regBd|Rin1[1]~0_combout  = (\RMEMWB|output_regdst [0] & \RMEMWB|output_WB [1])

	.dataa(gnd),
	.datab(\RMEMWB|output_regdst [0]),
	.datac(gnd),
	.datad(\RMEMWB|output_WB [1]),
	.cin(gnd),
	.combout(\regBd|Rin1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|Rin1[1]~0 .lut_mask = 16'hCC00;
defparam \regBd|Rin1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N17
dffeas \regBd|reg1|reg|Q[0] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[0] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N2
cycloneive_lcell_comb \regBd|readData2[0]~0 (
// Equation(s):
// \regBd|readData2[0]~0_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [0]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [0]))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg0|reg|Q [0]),
	.datad(\regBd|reg1|reg|Q [0]),
	.cin(gnd),
	.combout(\regBd|readData2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[0]~0 .lut_mask = 16'hFC30;
defparam \regBd|readData2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N3
dffeas \RIDEX|output_read2[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[0] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N14
cycloneive_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = \RIDEX|output_instruction_EX [0] $ (((\RIDEX|output_instruction_EX [4] & (\RIDEX|output_imed [0])) # (!\RIDEX|output_instruction_EX [4] & ((\RIDEX|output_read2 [0])))))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(\RIDEX|output_imed [0]),
	.datad(\RIDEX|output_read2 [0]),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'h396C;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N16
cycloneive_lcell_comb \REXMEM|output_result[0]~33 (
// Equation(s):
// \REXMEM|output_result[0]~33_cout  = CARRY(\RIDEX|output_instruction_EX [0])

	.dataa(gnd),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\REXMEM|output_result[0]~33_cout ));
// synopsys translate_off
defparam \REXMEM|output_result[0]~33 .lut_mask = 16'h00CC;
defparam \REXMEM|output_result[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N18
cycloneive_lcell_comb \REXMEM|output_result[0]~34 (
// Equation(s):
// \REXMEM|output_result[0]~34_combout  = (\RIDEX|output_read1 [0] & ((\ALU|Add0~0_combout  & (\REXMEM|output_result[0]~33_cout  & VCC)) # (!\ALU|Add0~0_combout  & (!\REXMEM|output_result[0]~33_cout )))) # (!\RIDEX|output_read1 [0] & ((\ALU|Add0~0_combout  & 
// (!\REXMEM|output_result[0]~33_cout )) # (!\ALU|Add0~0_combout  & ((\REXMEM|output_result[0]~33_cout ) # (GND)))))
// \REXMEM|output_result[0]~35  = CARRY((\RIDEX|output_read1 [0] & (!\ALU|Add0~0_combout  & !\REXMEM|output_result[0]~33_cout )) # (!\RIDEX|output_read1 [0] & ((!\REXMEM|output_result[0]~33_cout ) # (!\ALU|Add0~0_combout ))))

	.dataa(\RIDEX|output_read1 [0]),
	.datab(\ALU|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[0]~33_cout ),
	.combout(\REXMEM|output_result[0]~34_combout ),
	.cout(\REXMEM|output_result[0]~35 ));
// synopsys translate_off
defparam \REXMEM|output_result[0]~34 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[0]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N19
dffeas \REXMEM|output_result[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[0]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[0] .is_wysiwyg = "true";
defparam \REXMEM|output_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N28
cycloneive_lcell_comb \RMEMWB|output_addr[0]~feeder (
// Equation(s):
// \RMEMWB|output_addr[0]~feeder_combout  = \REXMEM|output_result [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [0]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N29
dffeas \RMEMWB|output_addr[0] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[0] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N4
cycloneive_lcell_comb \regBd|reg0|reg|Q[1]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[1]~feeder_combout  = \RMEMWB|output_addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N5
dffeas \regBd|reg0|reg|Q[1] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[1] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y70_N17
dffeas \RIDEX|output_read1[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|reg0|reg|Q [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[1] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N22
cycloneive_lcell_comb \memoriaInstrucoes|Mux30~2 (
// Equation(s):
// \memoriaInstrucoes|Mux30~2_combout  = (!\pcounter|pc [3] & (!\pcounter|pc [4] & \memoriaInstrucoes|Mux30~1_combout ))

	.dataa(\pcounter|pc [3]),
	.datab(gnd),
	.datac(\pcounter|pc [4]),
	.datad(\memoriaInstrucoes|Mux30~1_combout ),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux30~2 .lut_mask = 16'h0500;
defparam \memoriaInstrucoes|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y67_N23
dffeas \RIFIF|out_instr[30] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\memoriaInstrucoes|Mux30~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIFIF|out_instr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RIFIF|out_instr[30] .is_wysiwyg = "true";
defparam \RIFIF|out_instr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y70_N5
dffeas \RIDEX|output_imed[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RIFIF|out_instr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_imed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_imed[1] .is_wysiwyg = "true";
defparam \RIDEX|output_imed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N22
cycloneive_lcell_comb \regBd|reg1|reg|Q[1]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[1]~feeder_combout  = \RMEMWB|output_addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg1|reg|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N23
dffeas \regBd|reg1|reg|Q[1] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[1] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N28
cycloneive_lcell_comb \regBd|readData2[1]~1 (
// Equation(s):
// \regBd|readData2[1]~1_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [1])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [1])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [1]),
	.datad(\regBd|reg0|reg|Q [1]),
	.cin(gnd),
	.combout(\regBd|readData2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[1]~1 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N29
dffeas \RIDEX|output_read2[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[1] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N4
cycloneive_lcell_comb \ALU|Add0~1 (
// Equation(s):
// \ALU|Add0~1_combout  = \RIDEX|output_instruction_EX [0] $ (((\RIDEX|output_instruction_EX [4] & (\RIDEX|output_imed [1])) # (!\RIDEX|output_instruction_EX [4] & ((\RIDEX|output_read2 [1])))))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(\RIDEX|output_imed [1]),
	.datad(\RIDEX|output_read2 [1]),
	.cin(gnd),
	.combout(\ALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~1 .lut_mask = 16'h396C;
defparam \ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N20
cycloneive_lcell_comb \REXMEM|output_result[1]~36 (
// Equation(s):
// \REXMEM|output_result[1]~36_combout  = ((\RIDEX|output_read1 [1] $ (\ALU|Add0~1_combout  $ (!\REXMEM|output_result[0]~35 )))) # (GND)
// \REXMEM|output_result[1]~37  = CARRY((\RIDEX|output_read1 [1] & ((\ALU|Add0~1_combout ) # (!\REXMEM|output_result[0]~35 ))) # (!\RIDEX|output_read1 [1] & (\ALU|Add0~1_combout  & !\REXMEM|output_result[0]~35 )))

	.dataa(\RIDEX|output_read1 [1]),
	.datab(\ALU|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[0]~35 ),
	.combout(\REXMEM|output_result[1]~36_combout ),
	.cout(\REXMEM|output_result[1]~37 ));
// synopsys translate_off
defparam \REXMEM|output_result[1]~36 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N21
dffeas \REXMEM|output_result[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[1]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[1] .is_wysiwyg = "true";
defparam \REXMEM|output_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N4
cycloneive_lcell_comb \RMEMWB|output_addr[1]~feeder (
// Equation(s):
// \RMEMWB|output_addr[1]~feeder_combout  = \REXMEM|output_result [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [1]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N5
dffeas \RMEMWB|output_addr[1] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[1] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N6
cycloneive_lcell_comb \regBd|reg0|reg|Q[2]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[2]~feeder_combout  = \RMEMWB|output_addr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N7
dffeas \regBd|reg0|reg|Q[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[2] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N20
cycloneive_lcell_comb \RIDEX|output_read1[2]~feeder (
// Equation(s):
// \RIDEX|output_read1[2]~feeder_combout  = \regBd|reg0|reg|Q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [2]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[2]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N21
dffeas \RIDEX|output_read1[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[2] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y67_N26
cycloneive_lcell_comb \memoriaInstrucoes|Mux29~2 (
// Equation(s):
// \memoriaInstrucoes|Mux29~2_combout  = (\pcounter|pc [5]) # ((\pcounter|pc [2] & (\pcounter|pc [3] $ (!\pcounter|pc [4]))))

	.dataa(\pcounter|pc [3]),
	.datab(\pcounter|pc [5]),
	.datac(\pcounter|pc [2]),
	.datad(\pcounter|pc [4]),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux29~2 .lut_mask = 16'hECDC;
defparam \memoriaInstrucoes|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y67_N10
cycloneive_lcell_comb \memoriaInstrucoes|Mux29~3 (
// Equation(s):
// \memoriaInstrucoes|Mux29~3_combout  = (!\pcounter|pc [6] & (!\pcounter|pc [8] & (!\memoriaInstrucoes|Mux29~2_combout  & !\pcounter|pc [7])))

	.dataa(\pcounter|pc [6]),
	.datab(\pcounter|pc [8]),
	.datac(\memoriaInstrucoes|Mux29~2_combout ),
	.datad(\pcounter|pc [7]),
	.cin(gnd),
	.combout(\memoriaInstrucoes|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInstrucoes|Mux29~3 .lut_mask = 16'h0001;
defparam \memoriaInstrucoes|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y67_N11
dffeas \RIFIF|out_instr[29] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\memoriaInstrucoes|Mux29~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIFIF|out_instr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RIFIF|out_instr[29] .is_wysiwyg = "true";
defparam \RIFIF|out_instr[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y70_N3
dffeas \RIDEX|output_imed[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RIFIF|out_instr [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_imed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_imed[2] .is_wysiwyg = "true";
defparam \RIDEX|output_imed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N14
cycloneive_lcell_comb \regBd|reg1|reg|Q[2]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[2]~feeder_combout  = \RMEMWB|output_addr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [2]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N15
dffeas \regBd|reg1|reg|Q[2] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[2] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N24
cycloneive_lcell_comb \regBd|readData2[2]~2 (
// Equation(s):
// \regBd|readData2[2]~2_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [2])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [2])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [2]),
	.datad(\regBd|reg0|reg|Q [2]),
	.cin(gnd),
	.combout(\regBd|readData2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[2]~2 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N25
dffeas \RIDEX|output_read2[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[2] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N2
cycloneive_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_combout  = \RIDEX|output_instruction_EX [0] $ (((\RIDEX|output_instruction_EX [4] & (\RIDEX|output_imed [2])) # (!\RIDEX|output_instruction_EX [4] & ((\RIDEX|output_read2 [2])))))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(\RIDEX|output_imed [2]),
	.datad(\RIDEX|output_read2 [2]),
	.cin(gnd),
	.combout(\ALU|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h396C;
defparam \ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N22
cycloneive_lcell_comb \REXMEM|output_result[2]~38 (
// Equation(s):
// \REXMEM|output_result[2]~38_combout  = (\RIDEX|output_read1 [2] & ((\ALU|Add0~2_combout  & (\REXMEM|output_result[1]~37  & VCC)) # (!\ALU|Add0~2_combout  & (!\REXMEM|output_result[1]~37 )))) # (!\RIDEX|output_read1 [2] & ((\ALU|Add0~2_combout  & 
// (!\REXMEM|output_result[1]~37 )) # (!\ALU|Add0~2_combout  & ((\REXMEM|output_result[1]~37 ) # (GND)))))
// \REXMEM|output_result[2]~39  = CARRY((\RIDEX|output_read1 [2] & (!\ALU|Add0~2_combout  & !\REXMEM|output_result[1]~37 )) # (!\RIDEX|output_read1 [2] & ((!\REXMEM|output_result[1]~37 ) # (!\ALU|Add0~2_combout ))))

	.dataa(\RIDEX|output_read1 [2]),
	.datab(\ALU|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[1]~37 ),
	.combout(\REXMEM|output_result[2]~38_combout ),
	.cout(\REXMEM|output_result[2]~39 ));
// synopsys translate_off
defparam \REXMEM|output_result[2]~38 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N23
dffeas \REXMEM|output_result[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[2]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[2] .is_wysiwyg = "true";
defparam \REXMEM|output_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N0
cycloneive_lcell_comb \RMEMWB|output_addr[2]~feeder (
// Equation(s):
// \RMEMWB|output_addr[2]~feeder_combout  = \REXMEM|output_result [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [2]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N1
dffeas \RMEMWB|output_addr[2] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[2] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N10
cycloneive_lcell_comb \regBd|reg1|reg|Q[3]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[3]~feeder_combout  = \RMEMWB|output_addr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg1|reg|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N11
dffeas \regBd|reg1|reg|Q[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[3] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N24
cycloneive_lcell_comb \regBd|reg0|reg|Q[3]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[3]~feeder_combout  = \RMEMWB|output_addr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [3]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N25
dffeas \regBd|reg0|reg|Q[3] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[3] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N6
cycloneive_lcell_comb \regBd|readData2[3]~3 (
// Equation(s):
// \regBd|readData2[3]~3_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [3])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [3])))

	.dataa(\regBd|reg1|reg|Q [3]),
	.datab(gnd),
	.datac(\RIFIF|out_instr [15]),
	.datad(\regBd|reg0|reg|Q [3]),
	.cin(gnd),
	.combout(\regBd|readData2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[3]~3 .lut_mask = 16'hAFA0;
defparam \regBd|readData2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N7
dffeas \RIDEX|output_read2[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[3] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N0
cycloneive_lcell_comb \ALU|Add0~3 (
// Equation(s):
// \ALU|Add0~3_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [3])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(gnd),
	.datad(\RIDEX|output_read2 [3]),
	.cin(gnd),
	.combout(\ALU|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~3 .lut_mask = 16'h99CC;
defparam \ALU|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N12
cycloneive_lcell_comb \RIDEX|output_read1[3]~feeder (
// Equation(s):
// \RIDEX|output_read1[3]~feeder_combout  = \regBd|reg0|reg|Q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [3]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[3]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N13
dffeas \RIDEX|output_read1[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[3] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N24
cycloneive_lcell_comb \REXMEM|output_result[3]~40 (
// Equation(s):
// \REXMEM|output_result[3]~40_combout  = ((\ALU|Add0~3_combout  $ (\RIDEX|output_read1 [3] $ (!\REXMEM|output_result[2]~39 )))) # (GND)
// \REXMEM|output_result[3]~41  = CARRY((\ALU|Add0~3_combout  & ((\RIDEX|output_read1 [3]) # (!\REXMEM|output_result[2]~39 ))) # (!\ALU|Add0~3_combout  & (\RIDEX|output_read1 [3] & !\REXMEM|output_result[2]~39 )))

	.dataa(\ALU|Add0~3_combout ),
	.datab(\RIDEX|output_read1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[2]~39 ),
	.combout(\REXMEM|output_result[3]~40_combout ),
	.cout(\REXMEM|output_result[3]~41 ));
// synopsys translate_off
defparam \REXMEM|output_result[3]~40 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N25
dffeas \REXMEM|output_result[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[3]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[3] .is_wysiwyg = "true";
defparam \REXMEM|output_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N30
cycloneive_lcell_comb \RMEMWB|output_addr[3]~feeder (
// Equation(s):
// \RMEMWB|output_addr[3]~feeder_combout  = \REXMEM|output_result [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [3]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N31
dffeas \RMEMWB|output_addr[3] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[3] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y70_N9
dffeas \regBd|reg1|reg|Q[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RMEMWB|output_addr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[4] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y70_N2
cycloneive_lcell_comb \regBd|reg0|reg|Q[4]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[4]~feeder_combout  = \RMEMWB|output_addr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y70_N3
dffeas \regBd|reg0|reg|Q[4] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[4] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N8
cycloneive_lcell_comb \regBd|readData2[4]~4 (
// Equation(s):
// \regBd|readData2[4]~4_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [4])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [4])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [4]),
	.datad(\regBd|reg0|reg|Q [4]),
	.cin(gnd),
	.combout(\regBd|readData2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[4]~4 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N1
dffeas \RIDEX|output_read2[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|readData2[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[4] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N8
cycloneive_lcell_comb \ALU|Add0~4 (
// Equation(s):
// \ALU|Add0~4_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [4])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(gnd),
	.datac(\RIDEX|output_instruction_EX [0]),
	.datad(\RIDEX|output_read2 [4]),
	.cin(gnd),
	.combout(\ALU|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~4 .lut_mask = 16'hA5F0;
defparam \ALU|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N18
cycloneive_lcell_comb \RIDEX|output_read1[4]~feeder (
// Equation(s):
// \RIDEX|output_read1[4]~feeder_combout  = \regBd|reg0|reg|Q [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [4]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[4]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N19
dffeas \RIDEX|output_read1[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[4] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N26
cycloneive_lcell_comb \REXMEM|output_result[4]~42 (
// Equation(s):
// \REXMEM|output_result[4]~42_combout  = (\ALU|Add0~4_combout  & ((\RIDEX|output_read1 [4] & (\REXMEM|output_result[3]~41  & VCC)) # (!\RIDEX|output_read1 [4] & (!\REXMEM|output_result[3]~41 )))) # (!\ALU|Add0~4_combout  & ((\RIDEX|output_read1 [4] & 
// (!\REXMEM|output_result[3]~41 )) # (!\RIDEX|output_read1 [4] & ((\REXMEM|output_result[3]~41 ) # (GND)))))
// \REXMEM|output_result[4]~43  = CARRY((\ALU|Add0~4_combout  & (!\RIDEX|output_read1 [4] & !\REXMEM|output_result[3]~41 )) # (!\ALU|Add0~4_combout  & ((!\REXMEM|output_result[3]~41 ) # (!\RIDEX|output_read1 [4]))))

	.dataa(\ALU|Add0~4_combout ),
	.datab(\RIDEX|output_read1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[3]~41 ),
	.combout(\REXMEM|output_result[4]~42_combout ),
	.cout(\REXMEM|output_result[4]~43 ));
// synopsys translate_off
defparam \REXMEM|output_result[4]~42 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N27
dffeas \REXMEM|output_result[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[4]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[4] .is_wysiwyg = "true";
defparam \REXMEM|output_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N26
cycloneive_lcell_comb \RMEMWB|output_addr[4]~feeder (
// Equation(s):
// \RMEMWB|output_addr[4]~feeder_combout  = \REXMEM|output_result [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\REXMEM|output_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[4]~feeder .lut_mask = 16'hF0F0;
defparam \RMEMWB|output_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N27
dffeas \RMEMWB|output_addr[4] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[4] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y70_N23
dffeas \regBd|reg0|reg|Q[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RMEMWB|output_addr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[5] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N6
cycloneive_lcell_comb \regBd|reg1|reg|Q[5]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[5]~feeder_combout  = \RMEMWB|output_addr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg1|reg|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N7
dffeas \regBd|reg1|reg|Q[5] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[5] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N24
cycloneive_lcell_comb \regBd|readData2[5]~5 (
// Equation(s):
// \regBd|readData2[5]~5_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [5]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [5]))

	.dataa(\RIFIF|out_instr [15]),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [5]),
	.datad(\regBd|reg1|reg|Q [5]),
	.cin(gnd),
	.combout(\regBd|readData2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[5]~5 .lut_mask = 16'hFA50;
defparam \regBd|readData2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N25
dffeas \RIDEX|output_read2[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[5] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N6
cycloneive_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [5])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(gnd),
	.datad(\RIDEX|output_read2 [5]),
	.cin(gnd),
	.combout(\ALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~5 .lut_mask = 16'h99CC;
defparam \ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N20
cycloneive_lcell_comb \RIDEX|output_read1[5]~feeder (
// Equation(s):
// \RIDEX|output_read1[5]~feeder_combout  = \regBd|reg0|reg|Q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RIDEX|output_read1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[5]~feeder .lut_mask = 16'hF0F0;
defparam \RIDEX|output_read1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N21
dffeas \RIDEX|output_read1[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[5] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N28
cycloneive_lcell_comb \REXMEM|output_result[5]~44 (
// Equation(s):
// \REXMEM|output_result[5]~44_combout  = ((\ALU|Add0~5_combout  $ (\RIDEX|output_read1 [5] $ (!\REXMEM|output_result[4]~43 )))) # (GND)
// \REXMEM|output_result[5]~45  = CARRY((\ALU|Add0~5_combout  & ((\RIDEX|output_read1 [5]) # (!\REXMEM|output_result[4]~43 ))) # (!\ALU|Add0~5_combout  & (\RIDEX|output_read1 [5] & !\REXMEM|output_result[4]~43 )))

	.dataa(\ALU|Add0~5_combout ),
	.datab(\RIDEX|output_read1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[4]~43 ),
	.combout(\REXMEM|output_result[5]~44_combout ),
	.cout(\REXMEM|output_result[5]~45 ));
// synopsys translate_off
defparam \REXMEM|output_result[5]~44 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N29
dffeas \REXMEM|output_result[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[5]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[5] .is_wysiwyg = "true";
defparam \REXMEM|output_result[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y70_N5
dffeas \RMEMWB|output_addr[5] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REXMEM|output_result [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[5] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y70_N15
dffeas \regBd|reg0|reg|Q[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RMEMWB|output_addr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[6] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y70_N17
dffeas \RIDEX|output_read1[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|reg0|reg|Q [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[6] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N12
cycloneive_lcell_comb \regBd|reg1|reg|Q[6]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[6]~feeder_combout  = \RMEMWB|output_addr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [6]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N13
dffeas \regBd|reg1|reg|Q[6] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[6] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N2
cycloneive_lcell_comb \regBd|readData2[6]~6 (
// Equation(s):
// \regBd|readData2[6]~6_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [6]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [6]))

	.dataa(\RIFIF|out_instr [15]),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [6]),
	.datad(\regBd|reg1|reg|Q [6]),
	.cin(gnd),
	.combout(\regBd|readData2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[6]~6 .lut_mask = 16'hFA50;
defparam \regBd|readData2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N3
dffeas \RIDEX|output_read2[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[6] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N12
cycloneive_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [6])))

	.dataa(gnd),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(\RIDEX|output_instruction_EX [4]),
	.datad(\RIDEX|output_read2 [6]),
	.cin(gnd),
	.combout(\ALU|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'hC3CC;
defparam \ALU|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N30
cycloneive_lcell_comb \REXMEM|output_result[6]~46 (
// Equation(s):
// \REXMEM|output_result[6]~46_combout  = (\RIDEX|output_read1 [6] & ((\ALU|Add0~6_combout  & (\REXMEM|output_result[5]~45  & VCC)) # (!\ALU|Add0~6_combout  & (!\REXMEM|output_result[5]~45 )))) # (!\RIDEX|output_read1 [6] & ((\ALU|Add0~6_combout  & 
// (!\REXMEM|output_result[5]~45 )) # (!\ALU|Add0~6_combout  & ((\REXMEM|output_result[5]~45 ) # (GND)))))
// \REXMEM|output_result[6]~47  = CARRY((\RIDEX|output_read1 [6] & (!\ALU|Add0~6_combout  & !\REXMEM|output_result[5]~45 )) # (!\RIDEX|output_read1 [6] & ((!\REXMEM|output_result[5]~45 ) # (!\ALU|Add0~6_combout ))))

	.dataa(\RIDEX|output_read1 [6]),
	.datab(\ALU|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[5]~45 ),
	.combout(\REXMEM|output_result[6]~46_combout ),
	.cout(\REXMEM|output_result[6]~47 ));
// synopsys translate_off
defparam \REXMEM|output_result[6]~46 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y70_N31
dffeas \REXMEM|output_result[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[6]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[6] .is_wysiwyg = "true";
defparam \REXMEM|output_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N30
cycloneive_lcell_comb \RMEMWB|output_addr[6]~feeder (
// Equation(s):
// \RMEMWB|output_addr[6]~feeder_combout  = \REXMEM|output_result [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\REXMEM|output_result [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[6]~feeder .lut_mask = 16'hF0F0;
defparam \RMEMWB|output_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N31
dffeas \RMEMWB|output_addr[6] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[6] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N26
cycloneive_lcell_comb \regBd|reg0|reg|Q[7]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[7]~feeder_combout  = \RMEMWB|output_addr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [7]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N27
dffeas \regBd|reg0|reg|Q[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[7] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N18
cycloneive_lcell_comb \regBd|reg1|reg|Q[7]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[7]~feeder_combout  = \RMEMWB|output_addr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg1|reg|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N19
dffeas \regBd|reg1|reg|Q[7] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[7] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N10
cycloneive_lcell_comb \regBd|readData2[7]~7 (
// Equation(s):
// \regBd|readData2[7]~7_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [7]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [7]))

	.dataa(\RIFIF|out_instr [15]),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [7]),
	.datad(\regBd|reg1|reg|Q [7]),
	.cin(gnd),
	.combout(\regBd|readData2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[7]~7 .lut_mask = 16'hFA50;
defparam \regBd|readData2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N11
dffeas \RIDEX|output_read2[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[7] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N30
cycloneive_lcell_comb \ALU|Add0~7 (
// Equation(s):
// \ALU|Add0~7_combout  = \RIDEX|output_instruction_EX [0] $ (((\RIDEX|output_read2 [7] & !\RIDEX|output_instruction_EX [4])))

	.dataa(\RIDEX|output_read2 [7]),
	.datab(\RIDEX|output_instruction_EX [4]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~7 .lut_mask = 16'hDD22;
defparam \ALU|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N22
cycloneive_lcell_comb \RIDEX|output_read1[7]~feeder (
// Equation(s):
// \RIDEX|output_read1[7]~feeder_combout  = \regBd|reg0|reg|Q [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [7]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[7]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N23
dffeas \RIDEX|output_read1[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[7] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N0
cycloneive_lcell_comb \REXMEM|output_result[7]~48 (
// Equation(s):
// \REXMEM|output_result[7]~48_combout  = ((\ALU|Add0~7_combout  $ (\RIDEX|output_read1 [7] $ (!\REXMEM|output_result[6]~47 )))) # (GND)
// \REXMEM|output_result[7]~49  = CARRY((\ALU|Add0~7_combout  & ((\RIDEX|output_read1 [7]) # (!\REXMEM|output_result[6]~47 ))) # (!\ALU|Add0~7_combout  & (\RIDEX|output_read1 [7] & !\REXMEM|output_result[6]~47 )))

	.dataa(\ALU|Add0~7_combout ),
	.datab(\RIDEX|output_read1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[6]~47 ),
	.combout(\REXMEM|output_result[7]~48_combout ),
	.cout(\REXMEM|output_result[7]~49 ));
// synopsys translate_off
defparam \REXMEM|output_result[7]~48 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N1
dffeas \REXMEM|output_result[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[7]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[7] .is_wysiwyg = "true";
defparam \REXMEM|output_result[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N7
dffeas \RMEMWB|output_addr[7] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REXMEM|output_result [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[7] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N8
cycloneive_lcell_comb \regBd|reg0|reg|Q[8]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[8]~feeder_combout  = \RMEMWB|output_addr [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N9
dffeas \regBd|reg0|reg|Q[8] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[8] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N13
dffeas \RIDEX|output_read1[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|reg0|reg|Q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[8] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N24
cycloneive_lcell_comb \regBd|reg1|reg|Q[8]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[8]~feeder_combout  = \RMEMWB|output_addr [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [8]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N25
dffeas \regBd|reg1|reg|Q[8] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[8] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N6
cycloneive_lcell_comb \regBd|readData2[8]~8 (
// Equation(s):
// \regBd|readData2[8]~8_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [8]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [8]))

	.dataa(\RIFIF|out_instr [15]),
	.datab(\regBd|reg0|reg|Q [8]),
	.datac(gnd),
	.datad(\regBd|reg1|reg|Q [8]),
	.cin(gnd),
	.combout(\regBd|readData2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[8]~8 .lut_mask = 16'hEE44;
defparam \regBd|readData2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y70_N7
dffeas \RIDEX|output_read2[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|readData2[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[8] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N10
cycloneive_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [8])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(gnd),
	.datad(\RIDEX|output_read2 [8]),
	.cin(gnd),
	.combout(\ALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h99CC;
defparam \ALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N2
cycloneive_lcell_comb \REXMEM|output_result[8]~50 (
// Equation(s):
// \REXMEM|output_result[8]~50_combout  = (\RIDEX|output_read1 [8] & ((\ALU|Add0~8_combout  & (\REXMEM|output_result[7]~49  & VCC)) # (!\ALU|Add0~8_combout  & (!\REXMEM|output_result[7]~49 )))) # (!\RIDEX|output_read1 [8] & ((\ALU|Add0~8_combout  & 
// (!\REXMEM|output_result[7]~49 )) # (!\ALU|Add0~8_combout  & ((\REXMEM|output_result[7]~49 ) # (GND)))))
// \REXMEM|output_result[8]~51  = CARRY((\RIDEX|output_read1 [8] & (!\ALU|Add0~8_combout  & !\REXMEM|output_result[7]~49 )) # (!\RIDEX|output_read1 [8] & ((!\REXMEM|output_result[7]~49 ) # (!\ALU|Add0~8_combout ))))

	.dataa(\RIDEX|output_read1 [8]),
	.datab(\ALU|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[7]~49 ),
	.combout(\REXMEM|output_result[8]~50_combout ),
	.cout(\REXMEM|output_result[8]~51 ));
// synopsys translate_off
defparam \REXMEM|output_result[8]~50 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N3
dffeas \REXMEM|output_result[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[8]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[8] .is_wysiwyg = "true";
defparam \REXMEM|output_result[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N31
dffeas \RMEMWB|output_addr[8] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REXMEM|output_result [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[8] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N0
cycloneive_lcell_comb \regBd|reg0|reg|Q[9]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[9]~feeder_combout  = \RMEMWB|output_addr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N1
dffeas \regBd|reg0|reg|Q[9] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[9] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N9
dffeas \RIDEX|output_read1[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|reg0|reg|Q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[9] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N10
cycloneive_lcell_comb \regBd|reg1|reg|Q[9]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[9]~feeder_combout  = \RMEMWB|output_addr [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [9]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N11
dffeas \regBd|reg1|reg|Q[9] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[9] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N28
cycloneive_lcell_comb \regBd|readData2[9]~9 (
// Equation(s):
// \regBd|readData2[9]~9_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [9]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [9]))

	.dataa(\RIFIF|out_instr [15]),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [9]),
	.datad(\regBd|reg1|reg|Q [9]),
	.cin(gnd),
	.combout(\regBd|readData2[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[9]~9 .lut_mask = 16'hFA50;
defparam \regBd|readData2[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N29
dffeas \RIDEX|output_read2[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[9] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N4
cycloneive_lcell_comb \ALU|Add0~9 (
// Equation(s):
// \ALU|Add0~9_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [9])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [9]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~9 .lut_mask = 16'hBB44;
defparam \ALU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N4
cycloneive_lcell_comb \REXMEM|output_result[9]~52 (
// Equation(s):
// \REXMEM|output_result[9]~52_combout  = ((\RIDEX|output_read1 [9] $ (\ALU|Add0~9_combout  $ (!\REXMEM|output_result[8]~51 )))) # (GND)
// \REXMEM|output_result[9]~53  = CARRY((\RIDEX|output_read1 [9] & ((\ALU|Add0~9_combout ) # (!\REXMEM|output_result[8]~51 ))) # (!\RIDEX|output_read1 [9] & (\ALU|Add0~9_combout  & !\REXMEM|output_result[8]~51 )))

	.dataa(\RIDEX|output_read1 [9]),
	.datab(\ALU|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[8]~51 ),
	.combout(\REXMEM|output_result[9]~52_combout ),
	.cout(\REXMEM|output_result[9]~53 ));
// synopsys translate_off
defparam \REXMEM|output_result[9]~52 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N5
dffeas \REXMEM|output_result[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[9]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[9] .is_wysiwyg = "true";
defparam \REXMEM|output_result[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N3
dffeas \RMEMWB|output_addr[9] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REXMEM|output_result [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[9] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N18
cycloneive_lcell_comb \regBd|reg0|reg|Q[10]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[10]~feeder_combout  = \RMEMWB|output_addr [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [10]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N19
dffeas \regBd|reg0|reg|Q[10] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[10] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N11
dffeas \regBd|reg1|reg|Q[10] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RMEMWB|output_addr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[10] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N18
cycloneive_lcell_comb \regBd|readData2[10]~10 (
// Equation(s):
// \regBd|readData2[10]~10_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [10]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [10]))

	.dataa(\RIFIF|out_instr [15]),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [10]),
	.datad(\regBd|reg1|reg|Q [10]),
	.cin(gnd),
	.combout(\regBd|readData2[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[10]~10 .lut_mask = 16'hFA50;
defparam \regBd|readData2[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N19
dffeas \RIDEX|output_read2[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[10] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N8
cycloneive_lcell_comb \ALU|Add0~10 (
// Equation(s):
// \ALU|Add0~10_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [10])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [10]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~10 .lut_mask = 16'hBB44;
defparam \ALU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N5
dffeas \RIDEX|output_read1[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|reg0|reg|Q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[10] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N6
cycloneive_lcell_comb \REXMEM|output_result[10]~54 (
// Equation(s):
// \REXMEM|output_result[10]~54_combout  = (\ALU|Add0~10_combout  & ((\RIDEX|output_read1 [10] & (\REXMEM|output_result[9]~53  & VCC)) # (!\RIDEX|output_read1 [10] & (!\REXMEM|output_result[9]~53 )))) # (!\ALU|Add0~10_combout  & ((\RIDEX|output_read1 [10] & 
// (!\REXMEM|output_result[9]~53 )) # (!\RIDEX|output_read1 [10] & ((\REXMEM|output_result[9]~53 ) # (GND)))))
// \REXMEM|output_result[10]~55  = CARRY((\ALU|Add0~10_combout  & (!\RIDEX|output_read1 [10] & !\REXMEM|output_result[9]~53 )) # (!\ALU|Add0~10_combout  & ((!\REXMEM|output_result[9]~53 ) # (!\RIDEX|output_read1 [10]))))

	.dataa(\ALU|Add0~10_combout ),
	.datab(\RIDEX|output_read1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[9]~53 ),
	.combout(\REXMEM|output_result[10]~54_combout ),
	.cout(\REXMEM|output_result[10]~55 ));
// synopsys translate_off
defparam \REXMEM|output_result[10]~54 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N7
dffeas \REXMEM|output_result[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[10]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[10] .is_wysiwyg = "true";
defparam \REXMEM|output_result[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N15
dffeas \RMEMWB|output_addr[10] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REXMEM|output_result [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[10] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N2
cycloneive_lcell_comb \regBd|reg0|reg|Q[11]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[11]~feeder_combout  = \RMEMWB|output_addr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [11]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N3
dffeas \regBd|reg0|reg|Q[11] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[11] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N2
cycloneive_lcell_comb \RIDEX|output_read1[11]~feeder (
// Equation(s):
// \RIDEX|output_read1[11]~feeder_combout  = \regBd|reg0|reg|Q [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [11]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[11]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N3
dffeas \RIDEX|output_read1[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[11] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N16
cycloneive_lcell_comb \regBd|reg1|reg|Q[11]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[11]~feeder_combout  = \RMEMWB|output_addr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [11]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N17
dffeas \regBd|reg1|reg|Q[11] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[11] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N16
cycloneive_lcell_comb \regBd|readData2[11]~11 (
// Equation(s):
// \regBd|readData2[11]~11_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [11])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [11])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [11]),
	.datad(\regBd|reg0|reg|Q [11]),
	.cin(gnd),
	.combout(\regBd|readData2[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[11]~11 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N17
dffeas \RIDEX|output_read2[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[11] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N30
cycloneive_lcell_comb \ALU|Add0~11 (
// Equation(s):
// \ALU|Add0~11_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [11])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [11]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~11 .lut_mask = 16'hBB44;
defparam \ALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N8
cycloneive_lcell_comb \REXMEM|output_result[11]~56 (
// Equation(s):
// \REXMEM|output_result[11]~56_combout  = ((\RIDEX|output_read1 [11] $ (\ALU|Add0~11_combout  $ (!\REXMEM|output_result[10]~55 )))) # (GND)
// \REXMEM|output_result[11]~57  = CARRY((\RIDEX|output_read1 [11] & ((\ALU|Add0~11_combout ) # (!\REXMEM|output_result[10]~55 ))) # (!\RIDEX|output_read1 [11] & (\ALU|Add0~11_combout  & !\REXMEM|output_result[10]~55 )))

	.dataa(\RIDEX|output_read1 [11]),
	.datab(\ALU|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[10]~55 ),
	.combout(\REXMEM|output_result[11]~56_combout ),
	.cout(\REXMEM|output_result[11]~57 ));
// synopsys translate_off
defparam \REXMEM|output_result[11]~56 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N9
dffeas \REXMEM|output_result[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[11]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[11] .is_wysiwyg = "true";
defparam \REXMEM|output_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y71_N20
cycloneive_lcell_comb \RMEMWB|output_addr[11]~feeder (
// Equation(s):
// \RMEMWB|output_addr[11]~feeder_combout  = \REXMEM|output_result [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [11]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y71_N21
dffeas \RMEMWB|output_addr[11] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[11] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N28
cycloneive_lcell_comb \regBd|reg0|reg|Q[12]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[12]~feeder_combout  = \RMEMWB|output_addr [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [12]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N29
dffeas \regBd|reg0|reg|Q[12] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[12] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N8
cycloneive_lcell_comb \regBd|reg1|reg|Q[12]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[12]~feeder_combout  = \RMEMWB|output_addr [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [12]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N9
dffeas \regBd|reg1|reg|Q[12] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[12] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N26
cycloneive_lcell_comb \regBd|readData2[12]~12 (
// Equation(s):
// \regBd|readData2[12]~12_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [12]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [12]))

	.dataa(\RIFIF|out_instr [15]),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [12]),
	.datad(\regBd|reg1|reg|Q [12]),
	.cin(gnd),
	.combout(\regBd|readData2[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[12]~12 .lut_mask = 16'hFA50;
defparam \regBd|readData2[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N27
dffeas \RIDEX|output_read2[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[12] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N2
cycloneive_lcell_comb \ALU|Add0~12 (
// Equation(s):
// \ALU|Add0~12_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [12])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [12]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~12 .lut_mask = 16'hBB44;
defparam \ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N25
dffeas \RIDEX|output_read1[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|reg0|reg|Q [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[12] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N10
cycloneive_lcell_comb \REXMEM|output_result[12]~58 (
// Equation(s):
// \REXMEM|output_result[12]~58_combout  = (\ALU|Add0~12_combout  & ((\RIDEX|output_read1 [12] & (\REXMEM|output_result[11]~57  & VCC)) # (!\RIDEX|output_read1 [12] & (!\REXMEM|output_result[11]~57 )))) # (!\ALU|Add0~12_combout  & ((\RIDEX|output_read1 [12] 
// & (!\REXMEM|output_result[11]~57 )) # (!\RIDEX|output_read1 [12] & ((\REXMEM|output_result[11]~57 ) # (GND)))))
// \REXMEM|output_result[12]~59  = CARRY((\ALU|Add0~12_combout  & (!\RIDEX|output_read1 [12] & !\REXMEM|output_result[11]~57 )) # (!\ALU|Add0~12_combout  & ((!\REXMEM|output_result[11]~57 ) # (!\RIDEX|output_read1 [12]))))

	.dataa(\ALU|Add0~12_combout ),
	.datab(\RIDEX|output_read1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[11]~57 ),
	.combout(\REXMEM|output_result[12]~58_combout ),
	.cout(\REXMEM|output_result[12]~59 ));
// synopsys translate_off
defparam \REXMEM|output_result[12]~58 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N11
dffeas \REXMEM|output_result[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[12]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[12] .is_wysiwyg = "true";
defparam \REXMEM|output_result[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N21
dffeas \RMEMWB|output_addr[12] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REXMEM|output_result [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[12] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N26
cycloneive_lcell_comb \regBd|reg0|reg|Q[13]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[13]~feeder_combout  = \RMEMWB|output_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [13]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N27
dffeas \regBd|reg0|reg|Q[13] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[13] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N30
cycloneive_lcell_comb \RIDEX|output_read1[13]~feeder (
// Equation(s):
// \RIDEX|output_read1[13]~feeder_combout  = \regBd|reg0|reg|Q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RIDEX|output_read1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[13]~feeder .lut_mask = 16'hF0F0;
defparam \RIDEX|output_read1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N31
dffeas \RIDEX|output_read1[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[13] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N4
cycloneive_lcell_comb \regBd|reg1|reg|Q[13]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[13]~feeder_combout  = \RMEMWB|output_addr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [13]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N5
dffeas \regBd|reg1|reg|Q[13] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[13] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N12
cycloneive_lcell_comb \regBd|readData2[13]~13 (
// Equation(s):
// \regBd|readData2[13]~13_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [13]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [13]))

	.dataa(\regBd|reg0|reg|Q [13]),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|readData2[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[13]~13 .lut_mask = 16'hE2E2;
defparam \regBd|readData2[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N13
dffeas \RIDEX|output_read2[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[13] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N24
cycloneive_lcell_comb \ALU|Add0~13 (
// Equation(s):
// \ALU|Add0~13_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [13])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [13]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~13 .lut_mask = 16'hBB44;
defparam \ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N12
cycloneive_lcell_comb \REXMEM|output_result[13]~60 (
// Equation(s):
// \REXMEM|output_result[13]~60_combout  = ((\RIDEX|output_read1 [13] $ (\ALU|Add0~13_combout  $ (!\REXMEM|output_result[12]~59 )))) # (GND)
// \REXMEM|output_result[13]~61  = CARRY((\RIDEX|output_read1 [13] & ((\ALU|Add0~13_combout ) # (!\REXMEM|output_result[12]~59 ))) # (!\RIDEX|output_read1 [13] & (\ALU|Add0~13_combout  & !\REXMEM|output_result[12]~59 )))

	.dataa(\RIDEX|output_read1 [13]),
	.datab(\ALU|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[12]~59 ),
	.combout(\REXMEM|output_result[13]~60_combout ),
	.cout(\REXMEM|output_result[13]~61 ));
// synopsys translate_off
defparam \REXMEM|output_result[13]~60 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N13
dffeas \REXMEM|output_result[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[13]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[13] .is_wysiwyg = "true";
defparam \REXMEM|output_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N16
cycloneive_lcell_comb \RMEMWB|output_addr[13]~feeder (
// Equation(s):
// \RMEMWB|output_addr[13]~feeder_combout  = \REXMEM|output_result [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\REXMEM|output_result [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[13]~feeder .lut_mask = 16'hF0F0;
defparam \RMEMWB|output_addr[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N17
dffeas \RMEMWB|output_addr[13] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[13] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N6
cycloneive_lcell_comb \regBd|reg0|reg|Q[14]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[14]~feeder_combout  = \RMEMWB|output_addr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [14]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N7
dffeas \regBd|reg0|reg|Q[14] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[14] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N10
cycloneive_lcell_comb \RIDEX|output_read1[14]~feeder (
// Equation(s):
// \RIDEX|output_read1[14]~feeder_combout  = \regBd|reg0|reg|Q [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [14]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[14]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N11
dffeas \RIDEX|output_read1[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[14] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N8
cycloneive_lcell_comb \regBd|reg1|reg|Q[14]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[14]~feeder_combout  = \RMEMWB|output_addr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [14]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N9
dffeas \regBd|reg1|reg|Q[14] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[14] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N24
cycloneive_lcell_comb \regBd|readData2[14]~14 (
// Equation(s):
// \regBd|readData2[14]~14_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [14])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [14])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [14]),
	.datad(\regBd|reg0|reg|Q [14]),
	.cin(gnd),
	.combout(\regBd|readData2[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[14]~14 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N25
dffeas \RIDEX|output_read2[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[14] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N6
cycloneive_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [14])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [14]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'hBB44;
defparam \ALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N14
cycloneive_lcell_comb \REXMEM|output_result[14]~62 (
// Equation(s):
// \REXMEM|output_result[14]~62_combout  = (\RIDEX|output_read1 [14] & ((\ALU|Add0~14_combout  & (\REXMEM|output_result[13]~61  & VCC)) # (!\ALU|Add0~14_combout  & (!\REXMEM|output_result[13]~61 )))) # (!\RIDEX|output_read1 [14] & ((\ALU|Add0~14_combout  & 
// (!\REXMEM|output_result[13]~61 )) # (!\ALU|Add0~14_combout  & ((\REXMEM|output_result[13]~61 ) # (GND)))))
// \REXMEM|output_result[14]~63  = CARRY((\RIDEX|output_read1 [14] & (!\ALU|Add0~14_combout  & !\REXMEM|output_result[13]~61 )) # (!\RIDEX|output_read1 [14] & ((!\REXMEM|output_result[13]~61 ) # (!\ALU|Add0~14_combout ))))

	.dataa(\RIDEX|output_read1 [14]),
	.datab(\ALU|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[13]~61 ),
	.combout(\REXMEM|output_result[14]~62_combout ),
	.cout(\REXMEM|output_result[14]~63 ));
// synopsys translate_off
defparam \REXMEM|output_result[14]~62 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N15
dffeas \REXMEM|output_result[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[14]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[14] .is_wysiwyg = "true";
defparam \REXMEM|output_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N22
cycloneive_lcell_comb \RMEMWB|output_addr[14]~feeder (
// Equation(s):
// \RMEMWB|output_addr[14]~feeder_combout  = \REXMEM|output_result [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [14]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[14]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N23
dffeas \RMEMWB|output_addr[14] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[14] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N12
cycloneive_lcell_comb \regBd|reg0|reg|Q[15]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[15]~feeder_combout  = \RMEMWB|output_addr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [15]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N13
dffeas \regBd|reg0|reg|Q[15] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[15] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N10
cycloneive_lcell_comb \RIDEX|output_read1[15]~feeder (
// Equation(s):
// \RIDEX|output_read1[15]~feeder_combout  = \regBd|reg0|reg|Q [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RIDEX|output_read1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[15]~feeder .lut_mask = 16'hF0F0;
defparam \RIDEX|output_read1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N11
dffeas \RIDEX|output_read1[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[15] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N30
cycloneive_lcell_comb \regBd|reg1|reg|Q[15]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[15]~feeder_combout  = \RMEMWB|output_addr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [15]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N31
dffeas \regBd|reg1|reg|Q[15] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[15] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N14
cycloneive_lcell_comb \regBd|readData2[15]~15 (
// Equation(s):
// \regBd|readData2[15]~15_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [15])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [15])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [15]),
	.datad(\regBd|reg0|reg|Q [15]),
	.cin(gnd),
	.combout(\regBd|readData2[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[15]~15 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N15
dffeas \RIDEX|output_read2[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[15] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N14
cycloneive_lcell_comb \ALU|Add0~15 (
// Equation(s):
// \ALU|Add0~15_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [15])))

	.dataa(\RIDEX|output_instruction_EX [0]),
	.datab(\RIDEX|output_instruction_EX [4]),
	.datac(gnd),
	.datad(\RIDEX|output_read2 [15]),
	.cin(gnd),
	.combout(\ALU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~15 .lut_mask = 16'h99AA;
defparam \ALU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N16
cycloneive_lcell_comb \REXMEM|output_result[15]~64 (
// Equation(s):
// \REXMEM|output_result[15]~64_combout  = ((\RIDEX|output_read1 [15] $ (\ALU|Add0~15_combout  $ (!\REXMEM|output_result[14]~63 )))) # (GND)
// \REXMEM|output_result[15]~65  = CARRY((\RIDEX|output_read1 [15] & ((\ALU|Add0~15_combout ) # (!\REXMEM|output_result[14]~63 ))) # (!\RIDEX|output_read1 [15] & (\ALU|Add0~15_combout  & !\REXMEM|output_result[14]~63 )))

	.dataa(\RIDEX|output_read1 [15]),
	.datab(\ALU|Add0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[14]~63 ),
	.combout(\REXMEM|output_result[15]~64_combout ),
	.cout(\REXMEM|output_result[15]~65 ));
// synopsys translate_off
defparam \REXMEM|output_result[15]~64 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N17
dffeas \REXMEM|output_result[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[15]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[15] .is_wysiwyg = "true";
defparam \REXMEM|output_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N26
cycloneive_lcell_comb \RMEMWB|output_addr[15]~feeder (
// Equation(s):
// \RMEMWB|output_addr[15]~feeder_combout  = \REXMEM|output_result [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\REXMEM|output_result [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[15]~feeder .lut_mask = 16'hF0F0;
defparam \RMEMWB|output_addr[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N27
dffeas \RMEMWB|output_addr[15] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[15] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y70_N5
dffeas \regBd|reg0|reg|Q[16] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RMEMWB|output_addr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[16] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N1
dffeas \RIDEX|output_read1[16] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|reg0|reg|Q [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[16] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N20
cycloneive_lcell_comb \regBd|reg1|reg|Q[16]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[16]~feeder_combout  = \RMEMWB|output_addr [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [16]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[16]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N21
dffeas \regBd|reg1|reg|Q[16] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[16] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N12
cycloneive_lcell_comb \regBd|readData2[16]~16 (
// Equation(s):
// \regBd|readData2[16]~16_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [16]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [16]))

	.dataa(\RIFIF|out_instr [15]),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [16]),
	.datad(\regBd|reg1|reg|Q [16]),
	.cin(gnd),
	.combout(\regBd|readData2[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[16]~16 .lut_mask = 16'hFA50;
defparam \regBd|readData2[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N13
dffeas \RIDEX|output_read2[16] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[16] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N22
cycloneive_lcell_comb \ALU|Add0~16 (
// Equation(s):
// \ALU|Add0~16_combout  = \RIDEX|output_instruction_EX [0] $ (((\RIDEX|output_read2 [16] & !\RIDEX|output_instruction_EX [4])))

	.dataa(\RIDEX|output_read2 [16]),
	.datab(\RIDEX|output_instruction_EX [4]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~16 .lut_mask = 16'hDD22;
defparam \ALU|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N18
cycloneive_lcell_comb \REXMEM|output_result[16]~66 (
// Equation(s):
// \REXMEM|output_result[16]~66_combout  = (\RIDEX|output_read1 [16] & ((\ALU|Add0~16_combout  & (\REXMEM|output_result[15]~65  & VCC)) # (!\ALU|Add0~16_combout  & (!\REXMEM|output_result[15]~65 )))) # (!\RIDEX|output_read1 [16] & ((\ALU|Add0~16_combout  & 
// (!\REXMEM|output_result[15]~65 )) # (!\ALU|Add0~16_combout  & ((\REXMEM|output_result[15]~65 ) # (GND)))))
// \REXMEM|output_result[16]~67  = CARRY((\RIDEX|output_read1 [16] & (!\ALU|Add0~16_combout  & !\REXMEM|output_result[15]~65 )) # (!\RIDEX|output_read1 [16] & ((!\REXMEM|output_result[15]~65 ) # (!\ALU|Add0~16_combout ))))

	.dataa(\RIDEX|output_read1 [16]),
	.datab(\ALU|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[15]~65 ),
	.combout(\REXMEM|output_result[16]~66_combout ),
	.cout(\REXMEM|output_result[16]~67 ));
// synopsys translate_off
defparam \REXMEM|output_result[16]~66 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N19
dffeas \REXMEM|output_result[16] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[16]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[16] .is_wysiwyg = "true";
defparam \REXMEM|output_result[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y69_N17
dffeas \RMEMWB|output_addr[16] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REXMEM|output_result [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[16] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N22
cycloneive_lcell_comb \regBd|reg1|reg|Q[17]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[17]~feeder_combout  = \RMEMWB|output_addr [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [17]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[17]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N23
dffeas \regBd|reg1|reg|Q[17] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[17] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N18
cycloneive_lcell_comb \regBd|reg0|reg|Q[17]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[17]~feeder_combout  = \RMEMWB|output_addr [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [17]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[17]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N19
dffeas \regBd|reg0|reg|Q[17] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[17] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N0
cycloneive_lcell_comb \regBd|readData2[17]~17 (
// Equation(s):
// \regBd|readData2[17]~17_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [17])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [17])))

	.dataa(\RIFIF|out_instr [15]),
	.datab(gnd),
	.datac(\regBd|reg1|reg|Q [17]),
	.datad(\regBd|reg0|reg|Q [17]),
	.cin(gnd),
	.combout(\regBd|readData2[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[17]~17 .lut_mask = 16'hF5A0;
defparam \regBd|readData2[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N1
dffeas \RIDEX|output_read2[17] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[17] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N0
cycloneive_lcell_comb \ALU|Add0~17 (
// Equation(s):
// \ALU|Add0~17_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [17])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [17]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~17 .lut_mask = 16'hBB44;
defparam \ALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N10
cycloneive_lcell_comb \RIDEX|output_read1[17]~feeder (
// Equation(s):
// \RIDEX|output_read1[17]~feeder_combout  = \regBd|reg0|reg|Q [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [17]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[17]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N11
dffeas \RIDEX|output_read1[17] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[17] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N20
cycloneive_lcell_comb \REXMEM|output_result[17]~68 (
// Equation(s):
// \REXMEM|output_result[17]~68_combout  = ((\ALU|Add0~17_combout  $ (\RIDEX|output_read1 [17] $ (!\REXMEM|output_result[16]~67 )))) # (GND)
// \REXMEM|output_result[17]~69  = CARRY((\ALU|Add0~17_combout  & ((\RIDEX|output_read1 [17]) # (!\REXMEM|output_result[16]~67 ))) # (!\ALU|Add0~17_combout  & (\RIDEX|output_read1 [17] & !\REXMEM|output_result[16]~67 )))

	.dataa(\ALU|Add0~17_combout ),
	.datab(\RIDEX|output_read1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[16]~67 ),
	.combout(\REXMEM|output_result[17]~68_combout ),
	.cout(\REXMEM|output_result[17]~69 ));
// synopsys translate_off
defparam \REXMEM|output_result[17]~68 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N21
dffeas \REXMEM|output_result[17] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[17]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[17] .is_wysiwyg = "true";
defparam \REXMEM|output_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N12
cycloneive_lcell_comb \RMEMWB|output_addr[17]~feeder (
// Equation(s):
// \RMEMWB|output_addr[17]~feeder_combout  = \REXMEM|output_result [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [17]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[17]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N13
dffeas \RMEMWB|output_addr[17] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[17] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N30
cycloneive_lcell_comb \regBd|reg0|reg|Q[18]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[18]~feeder_combout  = \RMEMWB|output_addr [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[18]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N31
dffeas \regBd|reg0|reg|Q[18] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[18] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N2
cycloneive_lcell_comb \regBd|reg1|reg|Q[18]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[18]~feeder_combout  = \RMEMWB|output_addr [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [18]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[18]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N3
dffeas \regBd|reg1|reg|Q[18] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[18] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N20
cycloneive_lcell_comb \regBd|readData2[18]~18 (
// Equation(s):
// \regBd|readData2[18]~18_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [18]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [18]))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg0|reg|Q [18]),
	.datad(\regBd|reg1|reg|Q [18]),
	.cin(gnd),
	.combout(\regBd|readData2[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[18]~18 .lut_mask = 16'hFC30;
defparam \regBd|readData2[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N21
dffeas \RIDEX|output_read2[18] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[18] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N14
cycloneive_lcell_comb \ALU|Add0~18 (
// Equation(s):
// \ALU|Add0~18_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [18])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [18]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~18 .lut_mask = 16'hBB44;
defparam \ALU|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N14
cycloneive_lcell_comb \RIDEX|output_read1[18]~feeder (
// Equation(s):
// \RIDEX|output_read1[18]~feeder_combout  = \regBd|reg0|reg|Q [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RIDEX|output_read1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[18]~feeder .lut_mask = 16'hF0F0;
defparam \RIDEX|output_read1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N15
dffeas \RIDEX|output_read1[18] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[18] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N22
cycloneive_lcell_comb \REXMEM|output_result[18]~70 (
// Equation(s):
// \REXMEM|output_result[18]~70_combout  = (\ALU|Add0~18_combout  & ((\RIDEX|output_read1 [18] & (\REXMEM|output_result[17]~69  & VCC)) # (!\RIDEX|output_read1 [18] & (!\REXMEM|output_result[17]~69 )))) # (!\ALU|Add0~18_combout  & ((\RIDEX|output_read1 [18] 
// & (!\REXMEM|output_result[17]~69 )) # (!\RIDEX|output_read1 [18] & ((\REXMEM|output_result[17]~69 ) # (GND)))))
// \REXMEM|output_result[18]~71  = CARRY((\ALU|Add0~18_combout  & (!\RIDEX|output_read1 [18] & !\REXMEM|output_result[17]~69 )) # (!\ALU|Add0~18_combout  & ((!\REXMEM|output_result[17]~69 ) # (!\RIDEX|output_read1 [18]))))

	.dataa(\ALU|Add0~18_combout ),
	.datab(\RIDEX|output_read1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[17]~69 ),
	.combout(\REXMEM|output_result[18]~70_combout ),
	.cout(\REXMEM|output_result[18]~71 ));
// synopsys translate_off
defparam \REXMEM|output_result[18]~70 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N23
dffeas \REXMEM|output_result[18] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[18]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[18] .is_wysiwyg = "true";
defparam \REXMEM|output_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N12
cycloneive_lcell_comb \RMEMWB|output_addr[18]~feeder (
// Equation(s):
// \RMEMWB|output_addr[18]~feeder_combout  = \REXMEM|output_result [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [18]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[18]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N13
dffeas \RMEMWB|output_addr[18] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[18] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N26
cycloneive_lcell_comb \regBd|reg1|reg|Q[19]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[19]~feeder_combout  = \RMEMWB|output_addr [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [19]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[19]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N27
dffeas \regBd|reg1|reg|Q[19] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[19] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N0
cycloneive_lcell_comb \regBd|reg0|reg|Q[19]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[19]~feeder_combout  = \RMEMWB|output_addr [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[19]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N1
dffeas \regBd|reg0|reg|Q[19] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[19] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N8
cycloneive_lcell_comb \regBd|readData2[19]~19 (
// Equation(s):
// \regBd|readData2[19]~19_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [19])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [19])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [19]),
	.datad(\regBd|reg0|reg|Q [19]),
	.cin(gnd),
	.combout(\regBd|readData2[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[19]~19 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N9
dffeas \RIDEX|output_read2[19] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[19] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N16
cycloneive_lcell_comb \ALU|Add0~19 (
// Equation(s):
// \ALU|Add0~19_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [19])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(gnd),
	.datad(\RIDEX|output_read2 [19]),
	.cin(gnd),
	.combout(\ALU|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~19 .lut_mask = 16'h99CC;
defparam \ALU|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N18
cycloneive_lcell_comb \RIDEX|output_read1[19]~feeder (
// Equation(s):
// \RIDEX|output_read1[19]~feeder_combout  = \regBd|reg0|reg|Q [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [19]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[19]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N19
dffeas \RIDEX|output_read1[19] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[19] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N24
cycloneive_lcell_comb \REXMEM|output_result[19]~72 (
// Equation(s):
// \REXMEM|output_result[19]~72_combout  = ((\ALU|Add0~19_combout  $ (\RIDEX|output_read1 [19] $ (!\REXMEM|output_result[18]~71 )))) # (GND)
// \REXMEM|output_result[19]~73  = CARRY((\ALU|Add0~19_combout  & ((\RIDEX|output_read1 [19]) # (!\REXMEM|output_result[18]~71 ))) # (!\ALU|Add0~19_combout  & (\RIDEX|output_read1 [19] & !\REXMEM|output_result[18]~71 )))

	.dataa(\ALU|Add0~19_combout ),
	.datab(\RIDEX|output_read1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[18]~71 ),
	.combout(\REXMEM|output_result[19]~72_combout ),
	.cout(\REXMEM|output_result[19]~73 ));
// synopsys translate_off
defparam \REXMEM|output_result[19]~72 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N25
dffeas \REXMEM|output_result[19] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[19]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[19] .is_wysiwyg = "true";
defparam \REXMEM|output_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N0
cycloneive_lcell_comb \RMEMWB|output_addr[19]~feeder (
// Equation(s):
// \RMEMWB|output_addr[19]~feeder_combout  = \REXMEM|output_result [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [19]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[19]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N1
dffeas \RMEMWB|output_addr[19] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[19] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N24
cycloneive_lcell_comb \regBd|reg0|reg|Q[20]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[20]~feeder_combout  = \RMEMWB|output_addr [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N25
dffeas \regBd|reg0|reg|Q[20] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[20] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N20
cycloneive_lcell_comb \RIDEX|output_read1[20]~feeder (
// Equation(s):
// \RIDEX|output_read1[20]~feeder_combout  = \regBd|reg0|reg|Q [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [20]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[20]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N21
dffeas \RIDEX|output_read1[20] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[20] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N28
cycloneive_lcell_comb \regBd|reg1|reg|Q[20]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[20]~feeder_combout  = \RMEMWB|output_addr [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg1|reg|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N29
dffeas \regBd|reg1|reg|Q[20] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[20] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N10
cycloneive_lcell_comb \regBd|readData2[20]~20 (
// Equation(s):
// \regBd|readData2[20]~20_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [20]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [20]))

	.dataa(gnd),
	.datab(\regBd|reg0|reg|Q [20]),
	.datac(\RIFIF|out_instr [15]),
	.datad(\regBd|reg1|reg|Q [20]),
	.cin(gnd),
	.combout(\regBd|readData2[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[20]~20 .lut_mask = 16'hFC0C;
defparam \regBd|readData2[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N11
dffeas \RIDEX|output_read2[20] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[20] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N20
cycloneive_lcell_comb \ALU|Add0~20 (
// Equation(s):
// \ALU|Add0~20_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [20])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(gnd),
	.datad(\RIDEX|output_read2 [20]),
	.cin(gnd),
	.combout(\ALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~20 .lut_mask = 16'h99CC;
defparam \ALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N26
cycloneive_lcell_comb \REXMEM|output_result[20]~74 (
// Equation(s):
// \REXMEM|output_result[20]~74_combout  = (\RIDEX|output_read1 [20] & ((\ALU|Add0~20_combout  & (\REXMEM|output_result[19]~73  & VCC)) # (!\ALU|Add0~20_combout  & (!\REXMEM|output_result[19]~73 )))) # (!\RIDEX|output_read1 [20] & ((\ALU|Add0~20_combout  & 
// (!\REXMEM|output_result[19]~73 )) # (!\ALU|Add0~20_combout  & ((\REXMEM|output_result[19]~73 ) # (GND)))))
// \REXMEM|output_result[20]~75  = CARRY((\RIDEX|output_read1 [20] & (!\ALU|Add0~20_combout  & !\REXMEM|output_result[19]~73 )) # (!\RIDEX|output_read1 [20] & ((!\REXMEM|output_result[19]~73 ) # (!\ALU|Add0~20_combout ))))

	.dataa(\RIDEX|output_read1 [20]),
	.datab(\ALU|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[19]~73 ),
	.combout(\REXMEM|output_result[20]~74_combout ),
	.cout(\REXMEM|output_result[20]~75 ));
// synopsys translate_off
defparam \REXMEM|output_result[20]~74 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N27
dffeas \REXMEM|output_result[20] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[20]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[20] .is_wysiwyg = "true";
defparam \REXMEM|output_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N8
cycloneive_lcell_comb \RMEMWB|output_addr[20]~feeder (
// Equation(s):
// \RMEMWB|output_addr[20]~feeder_combout  = \REXMEM|output_result [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [20]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[20]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N9
dffeas \RMEMWB|output_addr[20] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[20] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N10
cycloneive_lcell_comb \regBd|reg1|reg|Q[21]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[21]~feeder_combout  = \RMEMWB|output_addr [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [21]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[21]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N11
dffeas \regBd|reg1|reg|Q[21] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[21] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N20
cycloneive_lcell_comb \regBd|reg0|reg|Q[21]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[21]~feeder_combout  = \RMEMWB|output_addr [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [21]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[21]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N21
dffeas \regBd|reg0|reg|Q[21] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[21] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N4
cycloneive_lcell_comb \regBd|readData2[21]~21 (
// Equation(s):
// \regBd|readData2[21]~21_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [21])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [21])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [21]),
	.datad(\regBd|reg0|reg|Q [21]),
	.cin(gnd),
	.combout(\regBd|readData2[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[21]~21 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N5
dffeas \RIDEX|output_read2[21] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[21] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N12
cycloneive_lcell_comb \ALU|Add0~21 (
// Equation(s):
// \ALU|Add0~21_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [21])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [21]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~21 .lut_mask = 16'hBB44;
defparam \ALU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N22
cycloneive_lcell_comb \RIDEX|output_read1[21]~feeder (
// Equation(s):
// \RIDEX|output_read1[21]~feeder_combout  = \regBd|reg0|reg|Q [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [21]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[21]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N23
dffeas \RIDEX|output_read1[21] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[21] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N28
cycloneive_lcell_comb \REXMEM|output_result[21]~76 (
// Equation(s):
// \REXMEM|output_result[21]~76_combout  = ((\ALU|Add0~21_combout  $ (\RIDEX|output_read1 [21] $ (!\REXMEM|output_result[20]~75 )))) # (GND)
// \REXMEM|output_result[21]~77  = CARRY((\ALU|Add0~21_combout  & ((\RIDEX|output_read1 [21]) # (!\REXMEM|output_result[20]~75 ))) # (!\ALU|Add0~21_combout  & (\RIDEX|output_read1 [21] & !\REXMEM|output_result[20]~75 )))

	.dataa(\ALU|Add0~21_combout ),
	.datab(\RIDEX|output_read1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[20]~75 ),
	.combout(\REXMEM|output_result[21]~76_combout ),
	.cout(\REXMEM|output_result[21]~77 ));
// synopsys translate_off
defparam \REXMEM|output_result[21]~76 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N29
dffeas \REXMEM|output_result[21] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[21]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[21] .is_wysiwyg = "true";
defparam \REXMEM|output_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N26
cycloneive_lcell_comb \RMEMWB|output_addr[21]~feeder (
// Equation(s):
// \RMEMWB|output_addr[21]~feeder_combout  = \REXMEM|output_result [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [21]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[21]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N27
dffeas \RMEMWB|output_addr[21] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[21] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N22
cycloneive_lcell_comb \regBd|reg1|reg|Q[22]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[22]~feeder_combout  = \RMEMWB|output_addr [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg1|reg|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N23
dffeas \regBd|reg1|reg|Q[22] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[22] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N14
cycloneive_lcell_comb \regBd|reg0|reg|Q[22]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[22]~feeder_combout  = \RMEMWB|output_addr [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [22]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[22]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N15
dffeas \regBd|reg0|reg|Q[22] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[22] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N2
cycloneive_lcell_comb \regBd|readData2[22]~22 (
// Equation(s):
// \regBd|readData2[22]~22_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [22])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [22])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [22]),
	.datad(\regBd|reg0|reg|Q [22]),
	.cin(gnd),
	.combout(\regBd|readData2[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[22]~22 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N3
dffeas \RIDEX|output_read2[22] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[22] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N10
cycloneive_lcell_comb \ALU|Add0~22 (
// Equation(s):
// \ALU|Add0~22_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [22])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(gnd),
	.datad(\RIDEX|output_read2 [22]),
	.cin(gnd),
	.combout(\ALU|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~22 .lut_mask = 16'h99CC;
defparam \ALU|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N4
cycloneive_lcell_comb \RIDEX|output_read1[22]~feeder (
// Equation(s):
// \RIDEX|output_read1[22]~feeder_combout  = \regBd|reg0|reg|Q [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [22]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[22]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N5
dffeas \RIDEX|output_read1[22] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[22] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N30
cycloneive_lcell_comb \REXMEM|output_result[22]~78 (
// Equation(s):
// \REXMEM|output_result[22]~78_combout  = (\ALU|Add0~22_combout  & ((\RIDEX|output_read1 [22] & (\REXMEM|output_result[21]~77  & VCC)) # (!\RIDEX|output_read1 [22] & (!\REXMEM|output_result[21]~77 )))) # (!\ALU|Add0~22_combout  & ((\RIDEX|output_read1 [22] 
// & (!\REXMEM|output_result[21]~77 )) # (!\RIDEX|output_read1 [22] & ((\REXMEM|output_result[21]~77 ) # (GND)))))
// \REXMEM|output_result[22]~79  = CARRY((\ALU|Add0~22_combout  & (!\RIDEX|output_read1 [22] & !\REXMEM|output_result[21]~77 )) # (!\ALU|Add0~22_combout  & ((!\REXMEM|output_result[21]~77 ) # (!\RIDEX|output_read1 [22]))))

	.dataa(\ALU|Add0~22_combout ),
	.datab(\RIDEX|output_read1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[21]~77 ),
	.combout(\REXMEM|output_result[22]~78_combout ),
	.cout(\REXMEM|output_result[22]~79 ));
// synopsys translate_off
defparam \REXMEM|output_result[22]~78 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y69_N31
dffeas \REXMEM|output_result[22] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[22]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[22] .is_wysiwyg = "true";
defparam \REXMEM|output_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N26
cycloneive_lcell_comb \RMEMWB|output_addr[22]~feeder (
// Equation(s):
// \RMEMWB|output_addr[22]~feeder_combout  = \REXMEM|output_result [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [22]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[22]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N27
dffeas \RMEMWB|output_addr[22] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[22] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N10
cycloneive_lcell_comb \regBd|reg0|reg|Q[23]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[23]~feeder_combout  = \RMEMWB|output_addr [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [23]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[23]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N11
dffeas \regBd|reg0|reg|Q[23] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[23] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N24
cycloneive_lcell_comb \RIDEX|output_read1[23]~feeder (
// Equation(s):
// \RIDEX|output_read1[23]~feeder_combout  = \regBd|reg0|reg|Q [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [23]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[23]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N25
dffeas \RIDEX|output_read1[23] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[23] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N4
cycloneive_lcell_comb \regBd|reg1|reg|Q[23]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[23]~feeder_combout  = \RMEMWB|output_addr [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [23]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[23]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N5
dffeas \regBd|reg1|reg|Q[23] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[23] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N6
cycloneive_lcell_comb \regBd|readData2[23]~23 (
// Equation(s):
// \regBd|readData2[23]~23_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [23])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [23])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [23]),
	.datad(\regBd|reg0|reg|Q [23]),
	.cin(gnd),
	.combout(\regBd|readData2[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[23]~23 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N7
dffeas \RIDEX|output_read2[23] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[23] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N24
cycloneive_lcell_comb \ALU|Add0~23 (
// Equation(s):
// \ALU|Add0~23_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [23])))

	.dataa(gnd),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(\RIDEX|output_instruction_EX [4]),
	.datad(\RIDEX|output_read2 [23]),
	.cin(gnd),
	.combout(\ALU|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~23 .lut_mask = 16'hC3CC;
defparam \ALU|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N0
cycloneive_lcell_comb \REXMEM|output_result[23]~80 (
// Equation(s):
// \REXMEM|output_result[23]~80_combout  = ((\RIDEX|output_read1 [23] $ (\ALU|Add0~23_combout  $ (!\REXMEM|output_result[22]~79 )))) # (GND)
// \REXMEM|output_result[23]~81  = CARRY((\RIDEX|output_read1 [23] & ((\ALU|Add0~23_combout ) # (!\REXMEM|output_result[22]~79 ))) # (!\RIDEX|output_read1 [23] & (\ALU|Add0~23_combout  & !\REXMEM|output_result[22]~79 )))

	.dataa(\RIDEX|output_read1 [23]),
	.datab(\ALU|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[22]~79 ),
	.combout(\REXMEM|output_result[23]~80_combout ),
	.cout(\REXMEM|output_result[23]~81 ));
// synopsys translate_off
defparam \REXMEM|output_result[23]~80 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y68_N1
dffeas \REXMEM|output_result[23] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[23]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[23] .is_wysiwyg = "true";
defparam \REXMEM|output_result[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y68_N19
dffeas \RMEMWB|output_addr[23] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\REXMEM|output_result [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[23] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N12
cycloneive_lcell_comb \regBd|reg0|reg|Q[24]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[24]~feeder_combout  = \RMEMWB|output_addr [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[24]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N13
dffeas \regBd|reg0|reg|Q[24] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[24] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N12
cycloneive_lcell_comb \RIDEX|output_read1[24]~feeder (
// Equation(s):
// \RIDEX|output_read1[24]~feeder_combout  = \regBd|reg0|reg|Q [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [24]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[24]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N13
dffeas \RIDEX|output_read1[24] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[24] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N16
cycloneive_lcell_comb \regBd|reg1|reg|Q[24]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[24]~feeder_combout  = \RMEMWB|output_addr [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [24]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N17
dffeas \regBd|reg1|reg|Q[24] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[24] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N14
cycloneive_lcell_comb \regBd|readData2[24]~24 (
// Equation(s):
// \regBd|readData2[24]~24_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [24]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [24]))

	.dataa(\regBd|reg0|reg|Q [24]),
	.datab(gnd),
	.datac(\RIFIF|out_instr [15]),
	.datad(\regBd|reg1|reg|Q [24]),
	.cin(gnd),
	.combout(\regBd|readData2[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[24]~24 .lut_mask = 16'hFA0A;
defparam \regBd|readData2[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N15
dffeas \RIDEX|output_read2[24] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[24] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N30
cycloneive_lcell_comb \ALU|Add0~24 (
// Equation(s):
// \ALU|Add0~24_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [24])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [24]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~24 .lut_mask = 16'hBB44;
defparam \ALU|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N2
cycloneive_lcell_comb \REXMEM|output_result[24]~82 (
// Equation(s):
// \REXMEM|output_result[24]~82_combout  = (\RIDEX|output_read1 [24] & ((\ALU|Add0~24_combout  & (\REXMEM|output_result[23]~81  & VCC)) # (!\ALU|Add0~24_combout  & (!\REXMEM|output_result[23]~81 )))) # (!\RIDEX|output_read1 [24] & ((\ALU|Add0~24_combout  & 
// (!\REXMEM|output_result[23]~81 )) # (!\ALU|Add0~24_combout  & ((\REXMEM|output_result[23]~81 ) # (GND)))))
// \REXMEM|output_result[24]~83  = CARRY((\RIDEX|output_read1 [24] & (!\ALU|Add0~24_combout  & !\REXMEM|output_result[23]~81 )) # (!\RIDEX|output_read1 [24] & ((!\REXMEM|output_result[23]~81 ) # (!\ALU|Add0~24_combout ))))

	.dataa(\RIDEX|output_read1 [24]),
	.datab(\ALU|Add0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[23]~81 ),
	.combout(\REXMEM|output_result[24]~82_combout ),
	.cout(\REXMEM|output_result[24]~83 ));
// synopsys translate_off
defparam \REXMEM|output_result[24]~82 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y68_N3
dffeas \REXMEM|output_result[24] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[24]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[24] .is_wysiwyg = "true";
defparam \REXMEM|output_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N0
cycloneive_lcell_comb \RMEMWB|output_addr[24]~feeder (
// Equation(s):
// \RMEMWB|output_addr[24]~feeder_combout  = \REXMEM|output_result [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [24]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[24]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N1
dffeas \RMEMWB|output_addr[24] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[24] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y70_N7
dffeas \regBd|reg0|reg|Q[25] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RMEMWB|output_addr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[25] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N18
cycloneive_lcell_comb \regBd|reg1|reg|Q[25]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[25]~feeder_combout  = \RMEMWB|output_addr [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [25]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N19
dffeas \regBd|reg1|reg|Q[25] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[25] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N30
cycloneive_lcell_comb \regBd|readData2[25]~25 (
// Equation(s):
// \regBd|readData2[25]~25_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [25]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [25]))

	.dataa(gnd),
	.datab(\regBd|reg0|reg|Q [25]),
	.datac(\RIFIF|out_instr [15]),
	.datad(\regBd|reg1|reg|Q [25]),
	.cin(gnd),
	.combout(\regBd|readData2[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[25]~25 .lut_mask = 16'hFC0C;
defparam \regBd|readData2[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N31
dffeas \RIDEX|output_read2[25] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[25] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N26
cycloneive_lcell_comb \ALU|Add0~25 (
// Equation(s):
// \ALU|Add0~25_combout  = \RIDEX|output_instruction_EX [0] $ (((\RIDEX|output_read2 [25] & !\RIDEX|output_instruction_EX [4])))

	.dataa(\RIDEX|output_read2 [25]),
	.datab(gnd),
	.datac(\RIDEX|output_instruction_EX [4]),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~25 .lut_mask = 16'hF50A;
defparam \ALU|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N24
cycloneive_lcell_comb \RIDEX|output_read1[25]~feeder (
// Equation(s):
// \RIDEX|output_read1[25]~feeder_combout  = \regBd|reg0|reg|Q [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RIDEX|output_read1[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[25]~feeder .lut_mask = 16'hF0F0;
defparam \RIDEX|output_read1[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N25
dffeas \RIDEX|output_read1[25] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[25] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N4
cycloneive_lcell_comb \REXMEM|output_result[25]~84 (
// Equation(s):
// \REXMEM|output_result[25]~84_combout  = ((\ALU|Add0~25_combout  $ (\RIDEX|output_read1 [25] $ (!\REXMEM|output_result[24]~83 )))) # (GND)
// \REXMEM|output_result[25]~85  = CARRY((\ALU|Add0~25_combout  & ((\RIDEX|output_read1 [25]) # (!\REXMEM|output_result[24]~83 ))) # (!\ALU|Add0~25_combout  & (\RIDEX|output_read1 [25] & !\REXMEM|output_result[24]~83 )))

	.dataa(\ALU|Add0~25_combout ),
	.datab(\RIDEX|output_read1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[24]~83 ),
	.combout(\REXMEM|output_result[25]~84_combout ),
	.cout(\REXMEM|output_result[25]~85 ));
// synopsys translate_off
defparam \REXMEM|output_result[25]~84 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y68_N5
dffeas \REXMEM|output_result[25] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[25]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[25] .is_wysiwyg = "true";
defparam \REXMEM|output_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N22
cycloneive_lcell_comb \RMEMWB|output_addr[25]~feeder (
// Equation(s):
// \RMEMWB|output_addr[25]~feeder_combout  = \REXMEM|output_result [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(\REXMEM|output_result [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[25]~feeder .lut_mask = 16'hF0F0;
defparam \RMEMWB|output_addr[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y68_N23
dffeas \RMEMWB|output_addr[25] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[25] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N22
cycloneive_lcell_comb \regBd|reg0|reg|Q[26]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[26]~feeder_combout  = \RMEMWB|output_addr [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [26]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[26]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N23
dffeas \regBd|reg0|reg|Q[26] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[26] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N22
cycloneive_lcell_comb \RIDEX|output_read1[26]~feeder (
// Equation(s):
// \RIDEX|output_read1[26]~feeder_combout  = \regBd|reg0|reg|Q [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [26]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[26]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N23
dffeas \RIDEX|output_read1[26] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[26] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N28
cycloneive_lcell_comb \regBd|reg1|reg|Q[26]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[26]~feeder_combout  = \RMEMWB|output_addr [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [26]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[26]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N29
dffeas \regBd|reg1|reg|Q[26] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[26] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N20
cycloneive_lcell_comb \regBd|readData2[26]~26 (
// Equation(s):
// \regBd|readData2[26]~26_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [26])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [26])))

	.dataa(gnd),
	.datab(\regBd|reg1|reg|Q [26]),
	.datac(\regBd|reg0|reg|Q [26]),
	.datad(\RIFIF|out_instr [15]),
	.cin(gnd),
	.combout(\regBd|readData2[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[26]~26 .lut_mask = 16'hCCF0;
defparam \regBd|readData2[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N21
dffeas \RIDEX|output_read2[26] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[26] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N20
cycloneive_lcell_comb \ALU|Add0~26 (
// Equation(s):
// \ALU|Add0~26_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [26])))

	.dataa(gnd),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(\RIDEX|output_instruction_EX [4]),
	.datad(\RIDEX|output_read2 [26]),
	.cin(gnd),
	.combout(\ALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~26 .lut_mask = 16'hC3CC;
defparam \ALU|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N6
cycloneive_lcell_comb \REXMEM|output_result[26]~86 (
// Equation(s):
// \REXMEM|output_result[26]~86_combout  = (\RIDEX|output_read1 [26] & ((\ALU|Add0~26_combout  & (\REXMEM|output_result[25]~85  & VCC)) # (!\ALU|Add0~26_combout  & (!\REXMEM|output_result[25]~85 )))) # (!\RIDEX|output_read1 [26] & ((\ALU|Add0~26_combout  & 
// (!\REXMEM|output_result[25]~85 )) # (!\ALU|Add0~26_combout  & ((\REXMEM|output_result[25]~85 ) # (GND)))))
// \REXMEM|output_result[26]~87  = CARRY((\RIDEX|output_read1 [26] & (!\ALU|Add0~26_combout  & !\REXMEM|output_result[25]~85 )) # (!\RIDEX|output_read1 [26] & ((!\REXMEM|output_result[25]~85 ) # (!\ALU|Add0~26_combout ))))

	.dataa(\RIDEX|output_read1 [26]),
	.datab(\ALU|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[25]~85 ),
	.combout(\REXMEM|output_result[26]~86_combout ),
	.cout(\REXMEM|output_result[26]~87 ));
// synopsys translate_off
defparam \REXMEM|output_result[26]~86 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y68_N7
dffeas \REXMEM|output_result[26] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[26]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[26] .is_wysiwyg = "true";
defparam \REXMEM|output_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N0
cycloneive_lcell_comb \RMEMWB|output_addr[26]~feeder (
// Equation(s):
// \RMEMWB|output_addr[26]~feeder_combout  = \REXMEM|output_result [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [26]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[26]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N1
dffeas \RMEMWB|output_addr[26] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[26] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N28
cycloneive_lcell_comb \regBd|reg0|reg|Q[27]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[27]~feeder_combout  = \RMEMWB|output_addr [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [27]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N29
dffeas \regBd|reg0|reg|Q[27] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[27] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N10
cycloneive_lcell_comb \RIDEX|output_read1[27]~feeder (
// Equation(s):
// \RIDEX|output_read1[27]~feeder_combout  = \regBd|reg0|reg|Q [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [27]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[27]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N11
dffeas \RIDEX|output_read1[27] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[27] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N28
cycloneive_lcell_comb \regBd|reg1|reg|Q[27]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[27]~feeder_combout  = \RMEMWB|output_addr [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [27]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N29
dffeas \regBd|reg1|reg|Q[27] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[27] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N4
cycloneive_lcell_comb \regBd|readData2[27]~27 (
// Equation(s):
// \regBd|readData2[27]~27_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [27])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [27])))

	.dataa(gnd),
	.datab(\regBd|reg1|reg|Q [27]),
	.datac(\RIFIF|out_instr [15]),
	.datad(\regBd|reg0|reg|Q [27]),
	.cin(gnd),
	.combout(\regBd|readData2[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[27]~27 .lut_mask = 16'hCFC0;
defparam \regBd|readData2[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N5
dffeas \RIDEX|output_read2[27] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[27] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N6
cycloneive_lcell_comb \ALU|Add0~27 (
// Equation(s):
// \ALU|Add0~27_combout  = \RIDEX|output_instruction_EX [0] $ (((\RIDEX|output_read2 [27] & !\RIDEX|output_instruction_EX [4])))

	.dataa(gnd),
	.datab(\RIDEX|output_instruction_EX [0]),
	.datac(\RIDEX|output_read2 [27]),
	.datad(\RIDEX|output_instruction_EX [4]),
	.cin(gnd),
	.combout(\ALU|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~27 .lut_mask = 16'hCC3C;
defparam \ALU|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N8
cycloneive_lcell_comb \REXMEM|output_result[27]~88 (
// Equation(s):
// \REXMEM|output_result[27]~88_combout  = ((\RIDEX|output_read1 [27] $ (\ALU|Add0~27_combout  $ (!\REXMEM|output_result[26]~87 )))) # (GND)
// \REXMEM|output_result[27]~89  = CARRY((\RIDEX|output_read1 [27] & ((\ALU|Add0~27_combout ) # (!\REXMEM|output_result[26]~87 ))) # (!\RIDEX|output_read1 [27] & (\ALU|Add0~27_combout  & !\REXMEM|output_result[26]~87 )))

	.dataa(\RIDEX|output_read1 [27]),
	.datab(\ALU|Add0~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[26]~87 ),
	.combout(\REXMEM|output_result[27]~88_combout ),
	.cout(\REXMEM|output_result[27]~89 ));
// synopsys translate_off
defparam \REXMEM|output_result[27]~88 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y68_N9
dffeas \REXMEM|output_result[27] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[27]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[27] .is_wysiwyg = "true";
defparam \REXMEM|output_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N12
cycloneive_lcell_comb \RMEMWB|output_addr[27]~feeder (
// Equation(s):
// \RMEMWB|output_addr[27]~feeder_combout  = \REXMEM|output_result [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [27]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[27]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N13
dffeas \RMEMWB|output_addr[27] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[27] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y68_N24
cycloneive_lcell_comb \regBd|reg1|reg|Q[28]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[28]~feeder_combout  = \RMEMWB|output_addr [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[28]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg1|reg|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y68_N25
dffeas \regBd|reg1|reg|Q[28] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[28] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N14
cycloneive_lcell_comb \regBd|reg0|reg|Q[28]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[28]~feeder_combout  = \RMEMWB|output_addr [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [28]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N15
dffeas \regBd|reg0|reg|Q[28] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[28] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N0
cycloneive_lcell_comb \regBd|readData2[28]~28 (
// Equation(s):
// \regBd|readData2[28]~28_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [28])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [28])))

	.dataa(gnd),
	.datab(\regBd|reg1|reg|Q [28]),
	.datac(\RIFIF|out_instr [15]),
	.datad(\regBd|reg0|reg|Q [28]),
	.cin(gnd),
	.combout(\regBd|readData2[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[28]~28 .lut_mask = 16'hCFC0;
defparam \regBd|readData2[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N1
dffeas \RIDEX|output_read2[28] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[28] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N16
cycloneive_lcell_comb \ALU|Add0~28 (
// Equation(s):
// \ALU|Add0~28_combout  = \RIDEX|output_instruction_EX [0] $ (((\RIDEX|output_read2 [28] & !\RIDEX|output_instruction_EX [4])))

	.dataa(\RIDEX|output_read2 [28]),
	.datab(\RIDEX|output_instruction_EX [4]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~28 .lut_mask = 16'hDD22;
defparam \ALU|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N6
cycloneive_lcell_comb \RIDEX|output_read1[28]~feeder (
// Equation(s):
// \RIDEX|output_read1[28]~feeder_combout  = \regBd|reg0|reg|Q [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [28]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[28]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N7
dffeas \RIDEX|output_read1[28] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[28] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N10
cycloneive_lcell_comb \REXMEM|output_result[28]~90 (
// Equation(s):
// \REXMEM|output_result[28]~90_combout  = (\ALU|Add0~28_combout  & ((\RIDEX|output_read1 [28] & (\REXMEM|output_result[27]~89  & VCC)) # (!\RIDEX|output_read1 [28] & (!\REXMEM|output_result[27]~89 )))) # (!\ALU|Add0~28_combout  & ((\RIDEX|output_read1 [28] 
// & (!\REXMEM|output_result[27]~89 )) # (!\RIDEX|output_read1 [28] & ((\REXMEM|output_result[27]~89 ) # (GND)))))
// \REXMEM|output_result[28]~91  = CARRY((\ALU|Add0~28_combout  & (!\RIDEX|output_read1 [28] & !\REXMEM|output_result[27]~89 )) # (!\ALU|Add0~28_combout  & ((!\REXMEM|output_result[27]~89 ) # (!\RIDEX|output_read1 [28]))))

	.dataa(\ALU|Add0~28_combout ),
	.datab(\RIDEX|output_read1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[27]~89 ),
	.combout(\REXMEM|output_result[28]~90_combout ),
	.cout(\REXMEM|output_result[28]~91 ));
// synopsys translate_off
defparam \REXMEM|output_result[28]~90 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y68_N11
dffeas \REXMEM|output_result[28] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[28]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[28] .is_wysiwyg = "true";
defparam \REXMEM|output_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N16
cycloneive_lcell_comb \RMEMWB|output_addr[28]~feeder (
// Equation(s):
// \RMEMWB|output_addr[28]~feeder_combout  = \REXMEM|output_result [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [28]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[28]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N17
dffeas \RMEMWB|output_addr[28] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[28] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N4
cycloneive_lcell_comb \regBd|reg0|reg|Q[29]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[29]~feeder_combout  = \RMEMWB|output_addr [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[29]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N5
dffeas \regBd|reg0|reg|Q[29] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[29] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y68_N31
dffeas \RIDEX|output_read1[29] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\regBd|reg0|reg|Q [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[29] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N26
cycloneive_lcell_comb \regBd|reg1|reg|Q[29]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[29]~feeder_combout  = \RMEMWB|output_addr [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [29]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[29]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N27
dffeas \regBd|reg1|reg|Q[29] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[29] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N22
cycloneive_lcell_comb \regBd|readData2[29]~29 (
// Equation(s):
// \regBd|readData2[29]~29_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [29])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [29])))

	.dataa(\RIFIF|out_instr [15]),
	.datab(gnd),
	.datac(\regBd|reg1|reg|Q [29]),
	.datad(\regBd|reg0|reg|Q [29]),
	.cin(gnd),
	.combout(\regBd|readData2[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[29]~29 .lut_mask = 16'hF5A0;
defparam \regBd|readData2[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N23
dffeas \RIDEX|output_read2[29] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[29] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N18
cycloneive_lcell_comb \ALU|Add0~29 (
// Equation(s):
// \ALU|Add0~29_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [29])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(\RIDEX|output_read2 [29]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~29 .lut_mask = 16'hBB44;
defparam \ALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N12
cycloneive_lcell_comb \REXMEM|output_result[29]~92 (
// Equation(s):
// \REXMEM|output_result[29]~92_combout  = ((\RIDEX|output_read1 [29] $ (\ALU|Add0~29_combout  $ (!\REXMEM|output_result[28]~91 )))) # (GND)
// \REXMEM|output_result[29]~93  = CARRY((\RIDEX|output_read1 [29] & ((\ALU|Add0~29_combout ) # (!\REXMEM|output_result[28]~91 ))) # (!\RIDEX|output_read1 [29] & (\ALU|Add0~29_combout  & !\REXMEM|output_result[28]~91 )))

	.dataa(\RIDEX|output_read1 [29]),
	.datab(\ALU|Add0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[28]~91 ),
	.combout(\REXMEM|output_result[29]~92_combout ),
	.cout(\REXMEM|output_result[29]~93 ));
// synopsys translate_off
defparam \REXMEM|output_result[29]~92 .lut_mask = 16'h698E;
defparam \REXMEM|output_result[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y68_N13
dffeas \REXMEM|output_result[29] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[29]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[29] .is_wysiwyg = "true";
defparam \REXMEM|output_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N26
cycloneive_lcell_comb \RMEMWB|output_addr[29]~feeder (
// Equation(s):
// \RMEMWB|output_addr[29]~feeder_combout  = \REXMEM|output_result [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(\REXMEM|output_result [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[29]~feeder .lut_mask = 16'hF0F0;
defparam \RMEMWB|output_addr[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y68_N27
dffeas \RMEMWB|output_addr[29] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[29] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N18
cycloneive_lcell_comb \regBd|reg0|reg|Q[30]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[30]~feeder_combout  = \RMEMWB|output_addr [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(\RMEMWB|output_addr [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[30]~feeder .lut_mask = 16'hF0F0;
defparam \regBd|reg0|reg|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N19
dffeas \regBd|reg0|reg|Q[30] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[30] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N6
cycloneive_lcell_comb \RIDEX|output_read1[30]~feeder (
// Equation(s):
// \RIDEX|output_read1[30]~feeder_combout  = \regBd|reg0|reg|Q [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|reg0|reg|Q [30]),
	.cin(gnd),
	.combout(\RIDEX|output_read1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[30]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N7
dffeas \RIDEX|output_read1[30] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[30] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y70_N25
dffeas \regBd|reg1|reg|Q[30] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RMEMWB|output_addr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[30] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N24
cycloneive_lcell_comb \regBd|readData2[30]~30 (
// Equation(s):
// \regBd|readData2[30]~30_combout  = (\RIFIF|out_instr [15] & (\regBd|reg1|reg|Q [30])) # (!\RIFIF|out_instr [15] & ((\regBd|reg0|reg|Q [30])))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg1|reg|Q [30]),
	.datad(\regBd|reg0|reg|Q [30]),
	.cin(gnd),
	.combout(\regBd|readData2[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[30]~30 .lut_mask = 16'hF3C0;
defparam \regBd|readData2[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y70_N28
cycloneive_lcell_comb \RIDEX|output_read2[30]~feeder (
// Equation(s):
// \RIDEX|output_read2[30]~feeder_combout  = \regBd|readData2[30]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\regBd|readData2[30]~30_combout ),
	.cin(gnd),
	.combout(\RIDEX|output_read2[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read2[30]~feeder .lut_mask = 16'hFF00;
defparam \RIDEX|output_read2[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y70_N29
dffeas \RIDEX|output_read2[30] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read2[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[30] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N28
cycloneive_lcell_comb \ALU|Add0~30 (
// Equation(s):
// \ALU|Add0~30_combout  = \RIDEX|output_instruction_EX [0] $ (((!\RIDEX|output_instruction_EX [4] & \RIDEX|output_read2 [30])))

	.dataa(\RIDEX|output_instruction_EX [4]),
	.datab(gnd),
	.datac(\RIDEX|output_read2 [30]),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~30 .lut_mask = 16'hAF50;
defparam \ALU|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N14
cycloneive_lcell_comb \REXMEM|output_result[30]~94 (
// Equation(s):
// \REXMEM|output_result[30]~94_combout  = (\RIDEX|output_read1 [30] & ((\ALU|Add0~30_combout  & (\REXMEM|output_result[29]~93  & VCC)) # (!\ALU|Add0~30_combout  & (!\REXMEM|output_result[29]~93 )))) # (!\RIDEX|output_read1 [30] & ((\ALU|Add0~30_combout  & 
// (!\REXMEM|output_result[29]~93 )) # (!\ALU|Add0~30_combout  & ((\REXMEM|output_result[29]~93 ) # (GND)))))
// \REXMEM|output_result[30]~95  = CARRY((\RIDEX|output_read1 [30] & (!\ALU|Add0~30_combout  & !\REXMEM|output_result[29]~93 )) # (!\RIDEX|output_read1 [30] & ((!\REXMEM|output_result[29]~93 ) # (!\ALU|Add0~30_combout ))))

	.dataa(\RIDEX|output_read1 [30]),
	.datab(\ALU|Add0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\REXMEM|output_result[29]~93 ),
	.combout(\REXMEM|output_result[30]~94_combout ),
	.cout(\REXMEM|output_result[30]~95 ));
// synopsys translate_off
defparam \REXMEM|output_result[30]~94 .lut_mask = 16'h9617;
defparam \REXMEM|output_result[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y68_N15
dffeas \REXMEM|output_result[30] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[30]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[30] .is_wysiwyg = "true";
defparam \REXMEM|output_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N2
cycloneive_lcell_comb \RMEMWB|output_addr[30]~feeder (
// Equation(s):
// \RMEMWB|output_addr[30]~feeder_combout  = \REXMEM|output_result [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [30]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[30]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N3
dffeas \RMEMWB|output_addr[30] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[30] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y68_N4
cycloneive_lcell_comb \regBd|reg0|reg|Q[31]~feeder (
// Equation(s):
// \regBd|reg0|reg|Q[31]~feeder_combout  = \RMEMWB|output_addr [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [31]),
	.cin(gnd),
	.combout(\regBd|reg0|reg|Q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg0|reg|Q[31]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg0|reg|Q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y68_N5
dffeas \regBd|reg0|reg|Q[31] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg0|reg|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg0|reg|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg0|reg|Q[31] .is_wysiwyg = "true";
defparam \regBd|reg0|reg|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N14
cycloneive_lcell_comb \RIDEX|output_read1[31]~feeder (
// Equation(s):
// \RIDEX|output_read1[31]~feeder_combout  = \regBd|reg0|reg|Q [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(\regBd|reg0|reg|Q [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RIDEX|output_read1[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RIDEX|output_read1[31]~feeder .lut_mask = 16'hF0F0;
defparam \RIDEX|output_read1[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N15
dffeas \RIDEX|output_read1[31] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RIDEX|output_read1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read1[31] .is_wysiwyg = "true";
defparam \RIDEX|output_read1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y68_N14
cycloneive_lcell_comb \regBd|reg1|reg|Q[31]~feeder (
// Equation(s):
// \regBd|reg1|reg|Q[31]~feeder_combout  = \RMEMWB|output_addr [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RMEMWB|output_addr [31]),
	.cin(gnd),
	.combout(\regBd|reg1|reg|Q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|reg1|reg|Q[31]~feeder .lut_mask = 16'hFF00;
defparam \regBd|reg1|reg|Q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y68_N15
dffeas \regBd|reg1|reg|Q[31] (
	.clk(!\Clock~inputclkctrl_outclk ),
	.d(\regBd|reg1|reg|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regBd|Rin1[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regBd|reg1|reg|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \regBd|reg1|reg|Q[31] .is_wysiwyg = "true";
defparam \regBd|reg1|reg|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y68_N16
cycloneive_lcell_comb \regBd|readData2[31]~31 (
// Equation(s):
// \regBd|readData2[31]~31_combout  = (\RIFIF|out_instr [15] & ((\regBd|reg1|reg|Q [31]))) # (!\RIFIF|out_instr [15] & (\regBd|reg0|reg|Q [31]))

	.dataa(gnd),
	.datab(\RIFIF|out_instr [15]),
	.datac(\regBd|reg0|reg|Q [31]),
	.datad(\regBd|reg1|reg|Q [31]),
	.cin(gnd),
	.combout(\regBd|readData2[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regBd|readData2[31]~31 .lut_mask = 16'hFC30;
defparam \regBd|readData2[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y68_N17
dffeas \RIDEX|output_read2[31] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\regBd|readData2[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RIDEX|output_read2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RIDEX|output_read2[31] .is_wysiwyg = "true";
defparam \RIDEX|output_read2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y68_N20
cycloneive_lcell_comb \ALU|Add0~31 (
// Equation(s):
// \ALU|Add0~31_combout  = \RIDEX|output_instruction_EX [0] $ (((\RIDEX|output_read2 [31] & !\RIDEX|output_instruction_EX [4])))

	.dataa(\RIDEX|output_read2 [31]),
	.datab(\RIDEX|output_instruction_EX [4]),
	.datac(gnd),
	.datad(\RIDEX|output_instruction_EX [0]),
	.cin(gnd),
	.combout(\ALU|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~31 .lut_mask = 16'hDD22;
defparam \ALU|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y68_N16
cycloneive_lcell_comb \REXMEM|output_result[31]~96 (
// Equation(s):
// \REXMEM|output_result[31]~96_combout  = \RIDEX|output_read1 [31] $ (\REXMEM|output_result[30]~95  $ (!\ALU|Add0~31_combout ))

	.dataa(gnd),
	.datab(\RIDEX|output_read1 [31]),
	.datac(gnd),
	.datad(\ALU|Add0~31_combout ),
	.cin(\REXMEM|output_result[30]~95 ),
	.combout(\REXMEM|output_result[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \REXMEM|output_result[31]~96 .lut_mask = 16'h3CC3;
defparam \REXMEM|output_result[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y68_N17
dffeas \REXMEM|output_result[31] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\REXMEM|output_result[31]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REXMEM|output_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \REXMEM|output_result[31] .is_wysiwyg = "true";
defparam \REXMEM|output_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y68_N8
cycloneive_lcell_comb \RMEMWB|output_addr[31]~feeder (
// Equation(s):
// \RMEMWB|output_addr[31]~feeder_combout  = \REXMEM|output_result [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\REXMEM|output_result [31]),
	.cin(gnd),
	.combout(\RMEMWB|output_addr[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RMEMWB|output_addr[31]~feeder .lut_mask = 16'hFF00;
defparam \RMEMWB|output_addr[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y68_N9
dffeas \RMEMWB|output_addr[31] (
	.clk(\Clock~inputclkctrl_outclk ),
	.d(\RMEMWB|output_addr[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RMEMWB|output_addr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \RMEMWB|output_addr[31] .is_wysiwyg = "true";
defparam \RMEMWB|output_addr[31] .power_up = "low";
// synopsys translate_on

assign Debugdata[0] = \Debugdata[0]~output_o ;

assign Debugdata[1] = \Debugdata[1]~output_o ;

assign Debugdata[2] = \Debugdata[2]~output_o ;

assign Debugdata[3] = \Debugdata[3]~output_o ;

assign Debugdata[4] = \Debugdata[4]~output_o ;

assign Debugdata[5] = \Debugdata[5]~output_o ;

assign Debugdata[6] = \Debugdata[6]~output_o ;

assign Debugdata[7] = \Debugdata[7]~output_o ;

assign Debugdata[8] = \Debugdata[8]~output_o ;

assign Debugdata[9] = \Debugdata[9]~output_o ;

assign Debugdata[10] = \Debugdata[10]~output_o ;

assign Debugdata[11] = \Debugdata[11]~output_o ;

assign Debugdata[12] = \Debugdata[12]~output_o ;

assign Debugdata[13] = \Debugdata[13]~output_o ;

assign Debugdata[14] = \Debugdata[14]~output_o ;

assign Debugdata[15] = \Debugdata[15]~output_o ;

assign Debugdata[16] = \Debugdata[16]~output_o ;

assign Debugdata[17] = \Debugdata[17]~output_o ;

assign Debugdata[18] = \Debugdata[18]~output_o ;

assign Debugdata[19] = \Debugdata[19]~output_o ;

assign Debugdata[20] = \Debugdata[20]~output_o ;

assign Debugdata[21] = \Debugdata[21]~output_o ;

assign Debugdata[22] = \Debugdata[22]~output_o ;

assign Debugdata[23] = \Debugdata[23]~output_o ;

assign Debugdata[24] = \Debugdata[24]~output_o ;

assign Debugdata[25] = \Debugdata[25]~output_o ;

assign Debugdata[26] = \Debugdata[26]~output_o ;

assign Debugdata[27] = \Debugdata[27]~output_o ;

assign Debugdata[28] = \Debugdata[28]~output_o ;

assign Debugdata[29] = \Debugdata[29]~output_o ;

assign Debugdata[30] = \Debugdata[30]~output_o ;

assign Debugdata[31] = \Debugdata[31]~output_o ;

assign DEBUGREGWRITE = \DEBUGREGWRITE~output_o ;

assign Debugaddress[0] = \Debugaddress[0]~output_o ;

assign Debugaddress[1] = \Debugaddress[1]~output_o ;

assign Debugaddress[2] = \Debugaddress[2]~output_o ;

assign Debugaddress[3] = \Debugaddress[3]~output_o ;

assign Debugaddress[4] = \Debugaddress[4]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
