<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>Hardcaml (hardcaml.Hardcaml)</title><link rel="stylesheet" href="../../odoc.css"/><meta charset="utf-8"/><meta name="generator" content="odoc 2.1.1"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><script src="../../highlight.pack.js"></script><script>hljs.initHighlightingOnLoad();</script></head><body class="odoc"><nav class="odoc-nav"><a href="../index.html">Up</a> â€“ <a href="../index.html">hardcaml</a> &#x00BB; Hardcaml</nav><header class="odoc-preamble"><h1>Module <code><span>Hardcaml</span></code></h1></header><div class="odoc-content"><div class="odoc-spec"><div class="spec module" id="module-Always" class="anchored"><a href="#module-Always" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Always/index.html">Always</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p><code>Always</code> is a DSL that lets one describe a circuit in the same style as a Verliog <code>always</code> block.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Architecture" class="anchored"><a href="#module-Architecture" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Architecture/index.html">Architecture</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Hardware architecture specification.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Assertion_manager" class="anchored"><a href="#module-Assertion_manager" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Assertion_manager/index.html">Assertion_manager</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Bits" class="anchored"><a href="#module-Bits" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Bits/index.html">Bits</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>An immutable finite sequence of bits with a specified width.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Bits_list" class="anchored"><a href="#module-Bits_list" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Bits_list/index.html">Bits_list</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Combinational logic described as lists of <code>Bit</code>s ie <code>0;1;1;1;0</code>.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Build_mode" class="anchored"><a href="#module-Build_mode" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Build_mode/index.html">Build_mode</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Specify whether to configure the hardware for simulation or synthesis.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Caller_id" class="anchored"><a href="#module-Caller_id" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Caller_id/index.html">Caller_id</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Embed the callstack in the signal type when it is created.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Circuit" class="anchored"><a href="#module-Circuit" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Circuit/index.html">Circuit</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Creation and manipulation of hardware circuits</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Circuit_database" class="anchored"><a href="#module-Circuit_database" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Circuit_database/index.html">Circuit_database</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>A database which holds a collection of circuits, indexed by a unique circuit name.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Circuit_utilization" class="anchored"><a href="#module-Circuit_utilization" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Circuit_utilization/index.html">Circuit_utilization</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Utilization information for a circuit which can be printed to a sexp.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Comb" class="anchored"><a href="#module-Comb" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Comb/index.html">Comb</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Combinational logic API.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Combinational_op" class="anchored"><a href="#module-Combinational_op" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Combinational_op/index.html">Combinational_op</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>A custom combinational operation that can be inserted into a simulation.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Combinational_ops_database" class="anchored"><a href="#module-Combinational_ops_database" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Combinational_ops_database/index.html">Combinational_ops_database</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>A database which holds a collecton of custom combinational operations for use with <code>Cyclesim</code> based simulators.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Constant" class="anchored"><a href="#module-Constant" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Constant/index.html">Constant</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Representation of variable width Constants and conversion to/from OCaml types.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Cyclesim" class="anchored"><a href="#module-Cyclesim" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Cyclesim/index.html">Cyclesim</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Cycle accurate simulator</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Cyclesim_float_ops" class="anchored"><a href="#module-Cyclesim_float_ops" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Cyclesim_float_ops/index.html">Cyclesim_float_ops</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Floating point operations for simulation.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Design_rule_checks" class="anchored"><a href="#module-Design_rule_checks" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Design_rule_checks/index.html">Design_rule_checks</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Simple circuit analsysis passes for common issues.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Dedup" class="anchored"><a href="#module-Dedup" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Dedup/index.html">Dedup</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Deduplicates combinatorial nodes performing redundant computation.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Edge" class="anchored"><a href="#module-Edge" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Edge/index.html">Edge</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Specification of rising or falling edge of a signal (normally a clock).</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Enum" class="anchored"><a href="#module-Enum" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Enum/index.html">Enum</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>The <code>Enum</code> contains functors that can be used to create special interface modules to represent an enumeration type (ie: a variant with no arguments).</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Fifo" class="anchored"><a href="#module-Fifo" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Fifo/index.html">Fifo</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Synchronous FIFO implementions with optional <code>showahead</code> functionality and pipelining stages.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Flags_vector" class="anchored"><a href="#module-Flags_vector" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Flags_vector/index.html">Flags_vector</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Graph" class="anchored"><a href="#module-Graph" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Graph/index.html">Graph</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Write circuit as graph.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Hierarchy" class="anchored"><a href="#module-Hierarchy" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Hierarchy/index.html">Hierarchy</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Allow a hardcaml circuit to be defined as a hierarchy of modules, rather than just a single flat module.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Interface" class="anchored"><a href="#module-Interface" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Interface/index.html">Interface</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Interfaces specify the widths and names of a group of signals, and some functions for manipulating the signals as a group.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Instantiation" class="anchored"><a href="#module-Instantiation" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Instantiation/index.html">Instantiation</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Instantiation of sub-modules.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Level" class="anchored"><a href="#module-Level" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Level/index.html">Level</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Specification of a signals level - high or low.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Mangler" class="anchored"><a href="#module-Mangler" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Mangler/index.html">Mangler</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Map a set of names to a set of unique names.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Parameter" class="anchored"><a href="#module-Parameter" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Parameter/index.html">Parameter</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>A <code>Parameter.t</code> is the name and value of a configurable attribute of an instantiated RTL design.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Parameter_name" class="anchored"><a href="#module-Parameter_name" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Parameter_name/index.html">Parameter_name</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>RTL name of parameters on instantiated modules.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Property" class="anchored"><a href="#module-Property" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Property/index.html">Property</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Property_manager" class="anchored"><a href="#module-Property_manager" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Property_manager/index.html">Property_manager</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Ram" class="anchored"><a href="#module-Ram" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Ram/index.html">Ram</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Random access memories described using RTL inference.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Recipe" class="anchored"><a href="#module-Recipe" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Recipe/index.html">Recipe</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Hardware generation in an imperative style.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Reg_spec" class="anchored"><a href="#module-Reg_spec" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Reg_spec/index.html">Reg_spec</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Definition of clock, reset and clear signals for sequential logic (ie registers).</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Reserved_words" class="anchored"><a href="#module-Reserved_words" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Reserved_words/index.html">Reserved_words</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Tables of reserved words in Verilog, VHDL and OCaml.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Rtl" class="anchored"><a href="#module-Rtl" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Rtl/index.html">Rtl</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>VHDL and Verilog netlist generation</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Rtl_attribute" class="anchored"><a href="#module-Rtl_attribute" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Rtl_attribute/index.html">Rtl_attribute</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>RTL attribute specification. Only relevant to downstream tooling.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Scalar" class="anchored"><a href="#module-Scalar" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Scalar/index.html">Scalar</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div></div><div class="odoc-spec"><div class="spec module" id="module-Scope" class="anchored"><a href="#module-Scope" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Scope/index.html">Scope</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Scopes control the process of hierarchical circuit generation.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Side" class="anchored"><a href="#module-Side" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Side/index.html">Side</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Used to specify when an operation should be performed - before or after an event like a clock edge.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Signal" class="anchored"><a href="#module-Signal" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Signal/index.html">Signal</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Hardware design datatype suitable for simulation and netlist generation</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Signal_graph" class="anchored"><a href="#module-Signal_graph" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Signal_graph/index.html">Signal_graph</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>A <code>Signal_graph.t</code> is a created from a list of signals, and defined by tracing back to inputs (unassigned wires or constants). Functions are provided for traversing the graph.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Structural" class="anchored"><a href="#module-Structural" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Structural/index.html">Structural</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Hardware generation API that includes tri-states - used for toplevel module generation.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Transform" class="anchored"><a href="#module-Transform" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Transform/index.html">Transform</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Transform circuits to a different representation.</p></div></div><div class="odoc-spec"><div class="spec module" id="module-Vcd" class="anchored"><a href="#module-Vcd" class="anchor"></a><code><span><span class="keyword">module</span> <a href="Vcd/index.html">Vcd</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>VCD (Verilog Change Dump) generation</p></div></div><div class="odoc-spec"><div class="spec module" id="module-With_valid" class="anchored"><a href="#module-With_valid" class="anchor"></a><code><span><span class="keyword">module</span> <a href="With_valid/index.html">With_valid</a></span><span> : <span class="keyword">sig</span> ... <span class="keyword">end</span></span></code></div><div class="spec-doc"><p>Uses a <code>valid</code> bit to indicate the validity of a <code>value</code>. Conceptually similar to an <code>Option.t</code>.</p></div></div><div class="odoc-spec"><div class="spec value" id="val-sexp_of_array" class="anchored"><a href="#val-sexp_of_array" class="anchor"></a><code><span><span class="keyword">val</span> sexp_of_array : 
  <span><span>( <span><span class="type-var">'a</span> <span class="arrow">&#45;&gt;</span></span> <span class="xref-unresolved">Sexplib0</span>.Sexp.t )</span> <span class="arrow">&#45;&gt;</span></span>
  <span><span><span class="type-var">'a</span> <span class="xref-unresolved">Base</span>.array</span> <span class="arrow">&#45;&gt;</span></span>
  <span class="xref-unresolved">Sexplib0</span>.Sexp.t</span></code></div><div class="spec-doc"><p>These are exposed for code that does <code>@@deriving sexp_of, hardcaml</code>.</p></div></div><div class="odoc-spec"><div class="spec value" id="val-sexp_of_list" class="anchored"><a href="#val-sexp_of_list" class="anchor"></a><code><span><span class="keyword">val</span> sexp_of_list : <span><span>( <span><span class="type-var">'a</span> <span class="arrow">&#45;&gt;</span></span> <span class="xref-unresolved">Sexplib0</span>.Sexp.t )</span> <span class="arrow">&#45;&gt;</span></span> <span><span><span class="type-var">'a</span> <span class="xref-unresolved">Base</span>.list</span> <span class="arrow">&#45;&gt;</span></span> <span class="xref-unresolved">Sexplib0</span>.Sexp.t</span></code></div></div></div></body></html>