
8_uart_rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002b0  080001c8  080001c8  000011c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000478  08000480  00001480  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000478  08000478  00001480  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000478  08000478  00001480  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000478  08000480  00001480  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000478  08000478  00001478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800047c  0800047c  0000147c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001480  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000480  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000480  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001480  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000072d  00000000  00000000  000014b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000280  00000000  00000000  00001bdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000098  00000000  00000000  00001e60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000065  00000000  00000000  00001ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ccc1  00000000  00000000  00001f5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000d22  00000000  00000000  0000ec1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00045ac8  00000000  00000000  0000f940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00055408  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000158  00000000  00000000  0005544c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000555a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000000 	.word	0x20000000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08000460 	.word	0x08000460

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000004 	.word	0x20000004
 8000204:	08000460 	.word	0x08000460

08000208 <main>:
#define GPIOA_5		(1U<<5)
#define LED_PIN		GPIOA_5

char key;

int main(void){
 8000208:	b580      	push	{r7, lr}
 800020a:	af00      	add	r7, sp, #0
	/*Enable Clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 800020c:	4b15      	ldr	r3, [pc, #84]	@ (8000264 <main+0x5c>)
 800020e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000210:	4a14      	ldr	r2, [pc, #80]	@ (8000264 <main+0x5c>)
 8000212:	f043 0301 	orr.w	r3, r3, #1
 8000216:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA5 as the output pin*/
	GPIOA->MODER |= (1U<<10);
 8000218:	4b13      	ldr	r3, [pc, #76]	@ (8000268 <main+0x60>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a12      	ldr	r2, [pc, #72]	@ (8000268 <main+0x60>)
 800021e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000222:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1U<<11);
 8000224:	4b10      	ldr	r3, [pc, #64]	@ (8000268 <main+0x60>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	4a0f      	ldr	r2, [pc, #60]	@ (8000268 <main+0x60>)
 800022a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800022e:	6013      	str	r3, [r2, #0]
	uart2_rxtx_init();
 8000230:	f000 f81e 	bl	8000270 <uart2_rxtx_init>
	while(1){
		key = uart2_read();
 8000234:	f000 f88c 	bl	8000350 <uart2_read>
 8000238:	4603      	mov	r3, r0
 800023a:	461a      	mov	r2, r3
 800023c:	4b0b      	ldr	r3, [pc, #44]	@ (800026c <main+0x64>)
 800023e:	701a      	strb	r2, [r3, #0]
		if(key == '1'){
 8000240:	4b0a      	ldr	r3, [pc, #40]	@ (800026c <main+0x64>)
 8000242:	781b      	ldrb	r3, [r3, #0]
 8000244:	2b31      	cmp	r3, #49	@ 0x31
 8000246:	d106      	bne.n	8000256 <main+0x4e>
			GPIOA->ODR |= LED_PIN;
 8000248:	4b07      	ldr	r3, [pc, #28]	@ (8000268 <main+0x60>)
 800024a:	695b      	ldr	r3, [r3, #20]
 800024c:	4a06      	ldr	r2, [pc, #24]	@ (8000268 <main+0x60>)
 800024e:	f043 0320 	orr.w	r3, r3, #32
 8000252:	6153      	str	r3, [r2, #20]
 8000254:	e7ee      	b.n	8000234 <main+0x2c>
		}else{
			GPIOA->ODR &= ~LED_PIN;
 8000256:	4b04      	ldr	r3, [pc, #16]	@ (8000268 <main+0x60>)
 8000258:	695b      	ldr	r3, [r3, #20]
 800025a:	4a03      	ldr	r2, [pc, #12]	@ (8000268 <main+0x60>)
 800025c:	f023 0320 	bic.w	r3, r3, #32
 8000260:	6153      	str	r3, [r2, #20]
		key = uart2_read();
 8000262:	e7e7      	b.n	8000234 <main+0x2c>
 8000264:	40023800 	.word	0x40023800
 8000268:	40020000 	.word	0x40020000
 800026c:	2000001c 	.word	0x2000001c

08000270 <uart2_rxtx_init>:
	USART2->CR1 = CR1_TE; //Clean Everything in the UART
	/*Enable UART Module*/
	USART2->CR1 |= CR1_UE;
}

void uart2_rxtx_init(void){
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
	/*******************Configure uart gpio pin******************/
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000274:	4b32      	ldr	r3, [pc, #200]	@ (8000340 <uart2_rxtx_init+0xd0>)
 8000276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000278:	4a31      	ldr	r2, [pc, #196]	@ (8000340 <uart2_rxtx_init+0xd0>)
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	6313      	str	r3, [r2, #48]	@ 0x30
	/*Set PA2 Mode to Alternate Function Mode*/
	GPIOA->MODER &=~ (1U<<4);
 8000280:	4b30      	ldr	r3, [pc, #192]	@ (8000344 <uart2_rxtx_init+0xd4>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a2f      	ldr	r2, [pc, #188]	@ (8000344 <uart2_rxtx_init+0xd4>)
 8000286:	f023 0310 	bic.w	r3, r3, #16
 800028a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 800028c:	4b2d      	ldr	r3, [pc, #180]	@ (8000344 <uart2_rxtx_init+0xd4>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	4a2c      	ldr	r2, [pc, #176]	@ (8000344 <uart2_rxtx_init+0xd4>)
 8000292:	f043 0320 	orr.w	r3, r3, #32
 8000296:	6013      	str	r3, [r2, #0]
	/*Set PA2 Alternate function type to UART_TX (AF07)*/
	GPIOA->AFR[0] |= (1U<<8);
 8000298:	4b2a      	ldr	r3, [pc, #168]	@ (8000344 <uart2_rxtx_init+0xd4>)
 800029a:	6a1b      	ldr	r3, [r3, #32]
 800029c:	4a29      	ldr	r2, [pc, #164]	@ (8000344 <uart2_rxtx_init+0xd4>)
 800029e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002a2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 80002a4:	4b27      	ldr	r3, [pc, #156]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002a6:	6a1b      	ldr	r3, [r3, #32]
 80002a8:	4a26      	ldr	r2, [pc, #152]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002ae:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 80002b0:	4b24      	ldr	r3, [pc, #144]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002b2:	6a1b      	ldr	r3, [r3, #32]
 80002b4:	4a23      	ldr	r2, [pc, #140]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002b6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80002ba:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<11);
 80002bc:	4b21      	ldr	r3, [pc, #132]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002be:	6a1b      	ldr	r3, [r3, #32]
 80002c0:	4a20      	ldr	r2, [pc, #128]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80002c6:	6213      	str	r3, [r2, #32]
	/*Set PA3 Mode to Alternate Function Mode*/
	GPIOA->MODER &=~ (1U<<6);
 80002c8:	4b1e      	ldr	r3, [pc, #120]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002ca:	681b      	ldr	r3, [r3, #0]
 80002cc:	4a1d      	ldr	r2, [pc, #116]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80002d2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<7);
 80002d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	4a1a      	ldr	r2, [pc, #104]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80002de:	6013      	str	r3, [r2, #0]
	/*Set PA3 Alternate function type to UART_TX (AF07)*/
	GPIOA->AFR[0] |= (1U<<12);
 80002e0:	4b18      	ldr	r3, [pc, #96]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002e2:	6a1b      	ldr	r3, [r3, #32]
 80002e4:	4a17      	ldr	r2, [pc, #92]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80002ea:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<13);
 80002ec:	4b15      	ldr	r3, [pc, #84]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002ee:	6a1b      	ldr	r3, [r3, #32]
 80002f0:	4a14      	ldr	r2, [pc, #80]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002f2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80002f6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<14);
 80002f8:	4b12      	ldr	r3, [pc, #72]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002fa:	6a1b      	ldr	r3, [r3, #32]
 80002fc:	4a11      	ldr	r2, [pc, #68]	@ (8000344 <uart2_rxtx_init+0xd4>)
 80002fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000302:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<15);
 8000304:	4b0f      	ldr	r3, [pc, #60]	@ (8000344 <uart2_rxtx_init+0xd4>)
 8000306:	6a1b      	ldr	r3, [r3, #32]
 8000308:	4a0e      	ldr	r2, [pc, #56]	@ (8000344 <uart2_rxtx_init+0xd4>)
 800030a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800030e:	6213      	str	r3, [r2, #32]


	/*Configure Uart Module*/
	/*Enable clock access to UART*/
	RCC->APB1ENR |= UART2;
 8000310:	4b0b      	ldr	r3, [pc, #44]	@ (8000340 <uart2_rxtx_init+0xd0>)
 8000312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000314:	4a0a      	ldr	r2, [pc, #40]	@ (8000340 <uart2_rxtx_init+0xd0>)
 8000316:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800031a:	6413      	str	r3, [r2, #64]	@ 0x40
	/*configure baudrate*/
	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 800031c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000320:	4909      	ldr	r1, [pc, #36]	@ (8000348 <uart2_rxtx_init+0xd8>)
 8000322:	480a      	ldr	r0, [pc, #40]	@ (800034c <uart2_rxtx_init+0xdc>)
 8000324:	f000 f828 	bl	8000378 <uart_set_baudrate>
	/*Configure Transfer Direction*/
	USART2->CR1 = (CR1_TE | CR1_RE); //Clean Everything in the UART
 8000328:	4b08      	ldr	r3, [pc, #32]	@ (800034c <uart2_rxtx_init+0xdc>)
 800032a:	220c      	movs	r2, #12
 800032c:	60da      	str	r2, [r3, #12]
	/*Enable UART Module*/
	USART2->CR1 |= CR1_UE;
 800032e:	4b07      	ldr	r3, [pc, #28]	@ (800034c <uart2_rxtx_init+0xdc>)
 8000330:	68db      	ldr	r3, [r3, #12]
 8000332:	4a06      	ldr	r2, [pc, #24]	@ (800034c <uart2_rxtx_init+0xdc>)
 8000334:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000338:	60d3      	str	r3, [r2, #12]
}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	40023800 	.word	0x40023800
 8000344:	40020000 	.word	0x40020000
 8000348:	00f42400 	.word	0x00f42400
 800034c:	40004400 	.word	0x40004400

08000350 <uart2_read>:

char uart2_read(void){
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
	/*Make sure the Receive  data register is not Empty*/
	while(!(USART2->SR & SR_RXNE)){}
 8000354:	bf00      	nop
 8000356:	4b07      	ldr	r3, [pc, #28]	@ (8000374 <uart2_read+0x24>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	f003 0320 	and.w	r3, r3, #32
 800035e:	2b00      	cmp	r3, #0
 8000360:	d0f9      	beq.n	8000356 <uart2_read+0x6>
	/*Read Data*/
	return USART2->DR;
 8000362:	4b04      	ldr	r3, [pc, #16]	@ (8000374 <uart2_read+0x24>)
 8000364:	685b      	ldr	r3, [r3, #4]
 8000366:	b2db      	uxtb	r3, r3

}
 8000368:	4618      	mov	r0, r3
 800036a:	46bd      	mov	sp, r7
 800036c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000370:	4770      	bx	lr
 8000372:	bf00      	nop
 8000374:	40004400 	.word	0x40004400

08000378 <uart_set_baudrate>:
	while(!(USART2->SR & SR_TXE)){}
	/*Write to Transmit data register*/
	USART2->DR = (ch & 0xFF);
}

static void uart_set_baudrate(USART_TypeDef *USARTx,uint32_t PeriphClk,uint32_t BaudRate){
 8000378:	b580      	push	{r7, lr}
 800037a:	b084      	sub	sp, #16
 800037c:	af00      	add	r7, sp, #0
 800037e:	60f8      	str	r0, [r7, #12]
 8000380:	60b9      	str	r1, [r7, #8]
 8000382:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk,BaudRate);
 8000384:	6879      	ldr	r1, [r7, #4]
 8000386:	68b8      	ldr	r0, [r7, #8]
 8000388:	f000 f808 	bl	800039c <compute_uart_bd>
 800038c:	4603      	mov	r3, r0
 800038e:	461a      	mov	r2, r3
 8000390:	68fb      	ldr	r3, [r7, #12]
 8000392:	609a      	str	r2, [r3, #8]
}
 8000394:	bf00      	nop
 8000396:	3710      	adds	r7, #16
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}

0800039c <compute_uart_bd>:


static uint16_t compute_uart_bd(uint32_t PeriphClk,uint32_t BaudRate){
 800039c:	b480      	push	{r7}
 800039e:	b083      	sub	sp, #12
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
 80003a4:	6039      	str	r1, [r7, #0]
	return (PeriphClk + (BaudRate / 2U)) / BaudRate;
 80003a6:	683b      	ldr	r3, [r7, #0]
 80003a8:	085a      	lsrs	r2, r3, #1
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	441a      	add	r2, r3
 80003ae:	683b      	ldr	r3, [r7, #0]
 80003b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80003b4:	b29b      	uxth	r3, r3
}
 80003b6:	4618      	mov	r0, r3
 80003b8:	370c      	adds	r7, #12
 80003ba:	46bd      	mov	sp, r7
 80003bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c0:	4770      	bx	lr
	...

080003c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003c4:	480d      	ldr	r0, [pc, #52]	@ (80003fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003c8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003cc:	480c      	ldr	r0, [pc, #48]	@ (8000400 <LoopForever+0x6>)
  ldr r1, =_edata
 80003ce:	490d      	ldr	r1, [pc, #52]	@ (8000404 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000408 <LoopForever+0xe>)
  movs r3, #0
 80003d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003d4:	e002      	b.n	80003dc <LoopCopyDataInit>

080003d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003da:	3304      	adds	r3, #4

080003dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003e0:	d3f9      	bcc.n	80003d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003e2:	4a0a      	ldr	r2, [pc, #40]	@ (800040c <LoopForever+0x12>)
  ldr r4, =_ebss
 80003e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000410 <LoopForever+0x16>)
  movs r3, #0
 80003e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003e8:	e001      	b.n	80003ee <LoopFillZerobss>

080003ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003ec:	3204      	adds	r2, #4

080003ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003f0:	d3fb      	bcc.n	80003ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003f2:	f000 f811 	bl	8000418 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003f6:	f7ff ff07 	bl	8000208 <main>

080003fa <LoopForever>:

LoopForever:
  b LoopForever
 80003fa:	e7fe      	b.n	80003fa <LoopForever>
  ldr   r0, =_estack
 80003fc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000400:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000404:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000408:	08000480 	.word	0x08000480
  ldr r2, =_sbss
 800040c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000410:	20000020 	.word	0x20000020

08000414 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000414:	e7fe      	b.n	8000414 <ADC_IRQHandler>
	...

08000418 <__libc_init_array>:
 8000418:	b570      	push	{r4, r5, r6, lr}
 800041a:	4d0d      	ldr	r5, [pc, #52]	@ (8000450 <__libc_init_array+0x38>)
 800041c:	4c0d      	ldr	r4, [pc, #52]	@ (8000454 <__libc_init_array+0x3c>)
 800041e:	1b64      	subs	r4, r4, r5
 8000420:	10a4      	asrs	r4, r4, #2
 8000422:	2600      	movs	r6, #0
 8000424:	42a6      	cmp	r6, r4
 8000426:	d109      	bne.n	800043c <__libc_init_array+0x24>
 8000428:	4d0b      	ldr	r5, [pc, #44]	@ (8000458 <__libc_init_array+0x40>)
 800042a:	4c0c      	ldr	r4, [pc, #48]	@ (800045c <__libc_init_array+0x44>)
 800042c:	f000 f818 	bl	8000460 <_init>
 8000430:	1b64      	subs	r4, r4, r5
 8000432:	10a4      	asrs	r4, r4, #2
 8000434:	2600      	movs	r6, #0
 8000436:	42a6      	cmp	r6, r4
 8000438:	d105      	bne.n	8000446 <__libc_init_array+0x2e>
 800043a:	bd70      	pop	{r4, r5, r6, pc}
 800043c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000440:	4798      	blx	r3
 8000442:	3601      	adds	r6, #1
 8000444:	e7ee      	b.n	8000424 <__libc_init_array+0xc>
 8000446:	f855 3b04 	ldr.w	r3, [r5], #4
 800044a:	4798      	blx	r3
 800044c:	3601      	adds	r6, #1
 800044e:	e7f2      	b.n	8000436 <__libc_init_array+0x1e>
 8000450:	08000478 	.word	0x08000478
 8000454:	08000478 	.word	0x08000478
 8000458:	08000478 	.word	0x08000478
 800045c:	0800047c 	.word	0x0800047c

08000460 <_init>:
 8000460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000462:	bf00      	nop
 8000464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000466:	bc08      	pop	{r3}
 8000468:	469e      	mov	lr, r3
 800046a:	4770      	bx	lr

0800046c <_fini>:
 800046c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800046e:	bf00      	nop
 8000470:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000472:	bc08      	pop	{r3}
 8000474:	469e      	mov	lr, r3
 8000476:	4770      	bx	lr
