============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.6.2/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     NiceFamily
   Run Date =   Thu Nov  7 07:54:17 2019

   Run on =     NICEFAMILY-PC
============================================================
RUN-1002 : start command "open_project mc8051_top.al"
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_p.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_mltplr_.vhd'
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc_cfg.vhd
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/alucore_.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore_.vhd(73)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alucore_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl_cfg.vhd
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alumux_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl_cfg.vhd
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl_cfg.vhd
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem_rtl.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl_cfg.vhd
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem_rtl_cfg.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl_cfg.vhd
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control_struc.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control_struc_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top_struc.vhd(66)
HDL-1007 : analyze VHDL file mc8051_rom.vhd
HDL-1007 : analyze entity mc8051_rom in mc8051_rom.vhd(13)
HDL-1007 : analyze architecture sim in mc8051_rom.vhd(20)
HDL-1007 : analyze configuration mc8051_rom_sim_cfg in mc8051_rom.vhd(927)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top_struc_cfg.vhd(66)
HDL-1007 : analyze verilog file al_ip/mc8051_ramx_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_ram_td.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
GUI-8003 ERROR: mc8051_ram.v is missing!
GUI-8003 ERROR: mc8051_rom.v is missing!
GUI-8003 ERROR: ../MC8051OnBoard.v is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_cy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/addsub_ovcy_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alucore_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/alumux_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_divider_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/comb_mltplr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_fsm_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/control_mem_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/dcml_adjust_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_alu_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_control_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_core_struc_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_p.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_siu_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_tmrctr_rtl_cfg.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc.vhd is missing!
GUI-8003 ERROR: ../../vhdl/mc8051_top_struc_cfg.vhd is missing!
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_core_struc_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_cy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/addsub_ovcy_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alucore_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/alumux_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_divider_rtl_cfg.vhd'
HDL-8007 ERROR: cannot open vhdl file '../../vhdl/comb_mltplr_.vhd'
HDL-1007 : Sorry, too many errors..
HDL-1007 : analyze VHDL file ../vhdl/mc8051_p.vhd
HDL-1007 : analyze package mc8051_p in ../vhdl/mc8051_p.vhd(69)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_.vhd
HDL-1007 : analyze entity addsub_core in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/addsub_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_.vhd
HDL-1007 : analyze entity addsub_ovcy in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_ovcy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_ovcy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_ovcy_rtl_cfg in ../vhdl/addsub_ovcy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_.vhd
HDL-1007 : analyze entity addsub_cy in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/addsub_cy_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_cy_rtl_cfg.vhd
HDL-1007 : analyze configuration addsub_cy_rtl_cfg in ../vhdl/addsub_cy_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/addsub_core_struc_cfg.vhd
HDL-1007 : analyze configuration addsub_core_struc_cfg in ../vhdl/addsub_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/alucore_.vhd
HDL-1007 : analyze entity alucore in ../vhdl/alucore_.vhd(73)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alucore_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alucore_rtl_cfg.vhd
HDL-1007 : analyze configuration alucore_rtl_cfg in ../vhdl/alucore_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_.vhd
HDL-1007 : analyze entity alumux in ../vhdl/alumux_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/alumux_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/alumux_rtl_cfg.vhd
HDL-1007 : analyze configuration alumux_rtl_cfg in ../vhdl/alumux_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_.vhd
HDL-1007 : analyze entity comb_divider in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_divider_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_divider_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_divider_rtl_cfg in ../vhdl/comb_divider_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_.vhd
HDL-1007 : analyze entity comb_mltplr in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/comb_mltplr_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/comb_mltplr_rtl_cfg.vhd
HDL-1007 : analyze configuration comb_mltplr_rtl_cfg in ../vhdl/comb_mltplr_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_.vhd
HDL-1007 : analyze entity control_fsm in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_fsm_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_fsm_rtl_cfg.vhd
HDL-1007 : analyze configuration control_fsm_rtl_cfg in ../vhdl/control_fsm_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_.vhd
HDL-1007 : analyze entity control_mem in ../vhdl/control_mem_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/control_mem_rtl.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/control_mem_rtl_cfg.vhd
HDL-1007 : analyze configuration control_mem_rtl_cfg in ../vhdl/control_mem_rtl_cfg.vhd(68)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_.vhd
HDL-1007 : analyze entity dcml_adjust in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/dcml_adjust_rtl.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/dcml_adjust_rtl_cfg.vhd
HDL-1007 : analyze configuration dcml_adjust_rtl_cfg in ../vhdl/dcml_adjust_rtl_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_.vhd
HDL-1007 : analyze entity mc8051_alu in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_alu_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_alu_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_alu_struc_cfg in ../vhdl/mc8051_alu_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_.vhd
HDL-1007 : analyze entity mc8051_control in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_control_struc.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_control_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_control_struc_cfg in ../vhdl/mc8051_control_struc_cfg.vhd(66)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_.vhd
HDL-1007 : analyze entity mc8051_core in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_core_struc.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_.vhd
HDL-1007 : analyze entity mc8051_siu in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_siu_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_siu_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_siu_rtl_cfg in ../vhdl/mc8051_siu_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_.vhd
HDL-1007 : analyze entity mc8051_tmrctr in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl.vhd
HDL-1007 : analyze architecture rtl in ../vhdl/mc8051_tmrctr_rtl.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_tmrctr_rtl_cfg.vhd
HDL-1007 : analyze configuration mc8051_tmrctr_rtl_cfg in ../vhdl/mc8051_tmrctr_rtl_cfg.vhd(65)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_core_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_core_struc_cfg in ../vhdl/mc8051_core_struc_cfg.vhd(67)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_.vhd
HDL-1007 : analyze entity mc8051_top in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc.vhd
HDL-1007 : analyze architecture struc in ../vhdl/mc8051_top_struc.vhd(66)
HDL-1007 : analyze VHDL file mc8051_rom.vhd
HDL-1007 : analyze entity mc8051_rom in mc8051_rom.vhd(13)
HDL-1007 : analyze architecture sim in mc8051_rom.vhd(20)
HDL-1007 : analyze configuration mc8051_rom_sim_cfg in mc8051_rom.vhd(927)
HDL-1007 : analyze VHDL file mc8051_ram.vhd
HDL-1007 : analyze entity mc8051_ram in mc8051_ram.vhd(19)
HDL-1007 : analyze architecture ram_arch in mc8051_ram.vhd(33)
HDL-1007 : analyze configuration mc8051_ram_sim_cfg in mc8051_ram.vhd(50)
HDL-1007 : analyze VHDL file mc8051_ramx.vhd
HDL-1007 : analyze entity mc8051_ramx in mc8051_ramx.vhd(19)
HDL-1007 : analyze architecture ramx_arch in mc8051_ramx.vhd(32)
HDL-1007 : analyze configuration mc8051_ramx_sim_cfg in mc8051_ramx.vhd(47)
HDL-1007 : analyze VHDL file ../vhdl/mc8051_top_struc_cfg.vhd
HDL-1007 : analyze configuration mc8051_top_struc_cfg in ../vhdl/mc8051_top_struc_cfg.vhd(66)
HDL-1007 : analyze verilog file al_ip/mc8051_ramx_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_rom_td.v
HDL-1007 : analyze verilog file al_ip/mc8051_ram_td.v
HDL-1007 : analyze verilog file MC8051OnBoard.v
RUN-1002 : start command "elaborate -top MC8051OnBoard"
HDL-1007 : elaborate module MC8051OnBoard in MC8051OnBoard.v(1)
HDL-1007 : switch to vhdl to elaborate module mc8051_top in MC8051OnBoard.v(34)
HDL-1007 : elaborate mc8051_top(struc) in ../vhdl/mc8051_top_.vhd(74)
HDL-1007 : elaborate mc8051_core(struc) in ../vhdl/mc8051_core_.vhd(75)
HDL-1007 : elaborate mc8051_control(struc) in ../vhdl/mc8051_control_.vhd(74)
HDL-1007 : elaborate control_fsm(rtl) in ../vhdl/control_fsm_.vhd(74)
HDL-1007 : others clause is never selected in ../vhdl/control_fsm_rtl.vhd(2163)
HDL-1007 : elaborate control_mem(rtl) in ../vhdl/control_mem_.vhd(75)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(695)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(794)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(800)
HDL-1007 : others clause is never selected in ../vhdl/control_mem_rtl.vhd(1112)
HDL-1007 : elaborate mc8051_alu(struc) in ../vhdl/mc8051_alu_.vhd(75)
HDL-1007 : elaborate alumux(rtl) in ../vhdl/alumux_.vhd(74)
HDL-1007 : elaborate alucore(rtl) in ../vhdl/alucore_.vhd(73)
HDL-1007 : elaborate addsub_core(dwidth=8)(struc) in ../vhdl/addsub_core_.vhd(76)
HDL-1007 : elaborate addsub_cy(rtl) in ../vhdl/addsub_cy_.vhd(72)
HDL-1007 : elaborate addsub_ovcy(rtl) in ../vhdl/addsub_ovcy_.vhd(72)
HDL-1007 : elaborate comb_mltplr(rtl) in ../vhdl/comb_mltplr_.vhd(72)
HDL-1007 : elaborate comb_divider(rtl) in ../vhdl/comb_divider_.vhd(72)
HDL-1007 : elaborate dcml_adjust(dwidth=8)(rtl) in ../vhdl/dcml_adjust_.vhd(72)
HDL-1007 : elaborate mc8051_siu(rtl) in ../vhdl/mc8051_siu_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(789)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_siu_rtl.vhd(1188)
HDL-1007 : elaborate mc8051_tmrctr(rtl) in ../vhdl/mc8051_tmrctr_.vhd(71)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(510)
HDL-1007 : others clause is never selected in ../vhdl/mc8051_tmrctr_rtl.vhd(753)
HDL-1007 : elaborate mc8051_ram(ram_arch) in mc8051_ram.vhd(19)
HDL-1007 : extracting RAM for identifier 'ram_mem' in mc8051_ram.vhd(36)
HDL-1007 : elaborate mc8051_rom(sim) in mc8051_rom.vhd(13)
HDL-1007 : extracting RAM for identifier 'PROGRAM' in mc8051_rom.vhd(22)
HDL-5007 WARNING: net 'PROGRAM' does not have a driver in mc8051_rom.vhd(22)
HDL-1007 : elaborate mc8051_ramx(ramx_arch) in mc8051_ramx.vhd(19)
HDL-1007 : extracting RAM for identifier 'ramx_mem' in mc8051_ramx.vhd(34)
HDL-1007 : back to vlog to elaborate in MC8051OnBoard.v(34)
HDL-5007 WARNING: input port 'p0_i[7]' remains unconnected for this instance in MC8051OnBoard.v(8)
HDL-1200 : Current top model is MC8051OnBoard
HDL-1100 : Inferred 3 RAMs.
RUN-1003 : finish command "elaborate -top MC8051OnBoard" in  2.123704s wall, 2.106013s user + 0.031200s system = 2.137214s CPU (100.6%)

RUN-1004 : used memory is 176 MB, reserved memory is 148 MB, peak memory is 221 MB
RUN-6008 WARNING: Read Back Verilog Fail!! Schematic can not Work
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "MC8051OnBoard"
SYN-1012 : SanityCheck: Model "mc8051_top"
SYN-1012 : SanityCheck: Model "mc8051_core"
SYN-1012 : SanityCheck: Model "mc8051_siu"
SYN-1012 : SanityCheck: Model "mc8051_tmrctr"
SYN-1012 : SanityCheck: Model "mc8051_alu"
SYN-1012 : SanityCheck: Model "dcml_adjust(dwidth=8)"
SYN-1012 : SanityCheck: Model "comb_divider"
SYN-1012 : SanityCheck: Model "comb_mltplr"
SYN-1012 : SanityCheck: Model "addsub_core(dwidth=8)"
SYN-1012 : SanityCheck: Model "addsub_cy"
SYN-1012 : SanityCheck: Model "addsub_ovcy"
SYN-1012 : SanityCheck: Model "alucore"
SYN-1012 : SanityCheck: Model "alumux"
SYN-1012 : SanityCheck: Model "mc8051_control"
SYN-1012 : SanityCheck: Model "control_fsm"
SYN-1012 : SanityCheck: Model "control_mem"
SYN-1012 : SanityCheck: Model "mc8051_ram"
SYN-1012 : SanityCheck: Model "mc8051_ramx"
SYN-1012 : SanityCheck: Model "mc8051_rom"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p0_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p1_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p2_i[0]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[7]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[6]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[5]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[4]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[3]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[2]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[1]"
SYN-5011 WARNING: Undriven pin: model "MC8051OnBoard" / inst "u8051_inst" in MC8051OnBoard.v(8) / pin "p3_i[0]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 592 instances.
SYN-1016 : Merged 3 instances.
SYN-1016 : Merged 866 instances.
SYN-1016 : Merged 23 instances.
SYN-1026 : Infer Logic BRAM(ram_ram_mem0)
	 port mode: single port
	 port a size: 128 x 8	 write mode: READBEFOREWRITE
	 port b size: 128 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1026 : Infer Logic BRAM(ram_ramx_mem0)
	 port mode: single port
	 port a size: 8192 x 8	 write mode: READBEFOREWRITE
	 port b size: 8192 x 8	 write mode: NORMAL
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1011 : Flatten model MC8051OnBoard
SYN-1011 : Flatten model mc8051_top
SYN-1011 : Flatten model mc8051_core
SYN-1011 : Flatten model mc8051_siu
SYN-1011 : Flatten model mc8051_tmrctr
SYN-1011 : Flatten model mc8051_alu
SYN-1011 : Flatten model dcml_adjust(dwidth=8)
SYN-1011 : Flatten model comb_divider
SYN-1011 : Flatten model comb_mltplr
SYN-1011 : Flatten model addsub_core(dwidth=8)
SYN-1011 : Flatten model addsub_cy
SYN-1011 : Flatten model addsub_ovcy
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model alucore
SYN-1011 : Flatten model alumux
SYN-1016 : Merged 7 instances.
SYN-1011 : Flatten model mc8051_control
SYN-1011 : Flatten model control_fsm
SYN-1011 : Flatten model control_mem
SYN-1016 : Merged 30 instances.
SYN-1016 : Merged 10 instances.
SYN-1011 : Flatten model mc8051_ram
SYN-1011 : Flatten model mc8051_ramx
SYN-1011 : Flatten model mc8051_rom
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 43 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6221/593 useful/useless nets, 5954/533 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b0
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/reg0_b1
SYN-1018 : Transformed 3 mux instances.
SYN-1019 : Optimized 45 mux instances.
SYN-1021 : Optimized 128 onehot mux instances.
SYN-1020 : Optimized 1568 distributor mux.
SYN-1016 : Merged 3227 instances.
SYN-1015 : Optimize round 1, 6065 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5734/111 useful/useless nets, 5491/2417 useful/useless insts
SYN-1017 : Remove 6 const input seq instances
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff0_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff1_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t0ff2_reg
SYN-1002 :     u8051_inst/i_mc8051_core/gen_mc8051_tmrctr[0]$i_mc8051_tmrctr/s_t1ff2_reg
SYN-1019 : Optimized 7 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1016 : Merged 7 instances.
SYN-1015 : Optimize round 2, 2497 better
SYN-1014 : Optimize round 3
SYN-1032 : 5678/41 useful/useless nets, 5435/42 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 3, 89 better
SYN-1014 : Optimize round 4
SYN-1032 : 5674/0 useful/useless nets, 5431/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.678108s wall, 2.620817s user + 0.015600s system = 2.636417s CPU (98.4%)

RUN-1004 : used memory is 281 MB, reserved memory is 252 MB, peak memory is 285 MB
RUN-1002 : start command "report_area -file mc8051_top_rtl.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Gate Statistics
#Basic gates         3867
  #and               1701
  #nand                 0
  #or                 360
  #nor                  0
  #xor                 15
  #xnor                 0
  #buf                  0
  #not                361
  #bufif1               0
  #MX21               950
  #FADD                 0
  #DFF                480
  #LATCH                0
#MACRO_ADD             48
#MACRO_EQ             250
#MACRO_MULT             2
#MACRO_MUX           1258

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module        |gates  |seq    |macros |
+------------------------------------------------+
|top      |MC8051OnBoard |3387   |480    |303    |
+------------------------------------------------+

RUN-1002 : start command "export_db mc8051_top_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_rtl.db" in  2.999563s wall, 1.950012s user + 0.062400s system = 2.012413s CPU (67.1%)

RUN-1004 : used memory is 339 MB, reserved memory is 309 MB, peak memory is 339 MB
RUN-1002 : start command "optimize_gate -packarea mc8051_top_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
SYN-2001 : Map 3 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ram/ram_ram_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_ramx/ram_ramx_mem0"
SYN-2512 : LOGIC BRAM "u8051_inst/i_mc8051_rom/ram_PROGRAM0"
SYN-2541 : Reading BRAM "u8051_inst/i_mc8051_rom/ram_PROGRAM0" init file "I:/Version1_6\td_proj\"00000010","00000001","11001010","00000010","00000011","01100100","01110101","10011000","01010000","01000011","10001001","00100000","01000011","10000111","10000000","01110101","10001101","11110100","01000011","10101000","10010000","11010010","10001110","00100010","11101111","00011111","10101100","00000110","01110000","00000001","00011110","01001100","01110000","11110110","00100010","00000010","00000010","01010110","10111011","00000001","00001100","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100000","00100010","01010000","00000110","11101001","00100101","10000010","11111000","11100110","00100010","10111011","11111110","00000110","11101001","00100101","10000010","11111000","11100010","00100010","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100100","10010011","00100010","11000010","11010101","11101100","00110000","11100111","00001001","10110010","11010101","11100100","11000011","10011101","11111101","11100100","10011100","11111100","11101110","00110000","11100111","00010101","10110010","11010101","11100100","11000011","10011111","11111111","11100100","10011110","11111110","00010010","00000000","10110110","11000011","11100100","10011101","11111101","11100100","10011100","11111100","10000000","00000011","00010010","00000000","10110110","00110000","11010101","00000111","11000011","11100100","10011111","11111111","11100100","10011110","11111110","00100010","11010000","10000011","11010000","10000010","11111000","11100100","10010011","01110000","00010010","01110100","00000001","10010011","01110000","00001101","10100011","10100011","10010011","11111000","01110100","00000001","10010011","11110101","10000010","10001000","10000011","11100100","01110011","01110100","00000010","10010011","10110101","11110000","00000110","01110100","00000011","10010011","01101000","01100000","11101001","10100011","10100011","10100011","10100011","10000000","11011000","10111100","00000000","00001011","10111110","00000000","00101001","11101111","10001101","11110000","10000100","11111111","10101101","11110000","00100010","11100100","11001100","11111000","01110101","11110000","00001000","11101111","00101111","11111111","11101110","00110011","11111110","11101100","00110011","11111100","11101110","10011101","11101100","10011000","01000000","00000101","11111100","11101110","10011101","11111110","00001111","11010101","11110000","11101001","11100100","11001110","11111101","00100010","11101101","11111000","11110101","11110000","11101110","10000100","00100000","11010010","00011100","11111110","10101101","11110000","01110101","11110000","00001000","11101111","00101111","11111111","11101101","00110011","11111101","01000000","00000111","10011000","01010000","00000110","11010101","11110000","11110010","00100010","11000011","10011000","11111101","00001111","11010101","11110000","11101010","00100010","10000101","10100000","10100000","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111010","10100011","11100000","11111011","01111100","00000000","01111101","01011111","11111111","10101110","00000010","00010010","00000000","01010011","11101101","00100100","00100000","11111111","01110100","00000011","00101011","11110101","10000010","01110100","00000000","00111010","11110101","10000011","11101111","11110000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","00000110","10010000","00000000","00000001","11100000","00000100","11110000","10010000","00000000","00000001","11100000","10110100","00000011","11001001","10100011","11100000","10110100","11101000","11000100","01111111","10000000","01111110","00100101","00010010","00000010","11000000","00010010","00000011","01101100","01111111","11011100","01111110","11111111","00010010","00000000","00011000","01111011","11111111","01111010","00000011","01111001","01110011","01111101","00001000","01111100","00000000","00010010","00000011","00011111","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111110","10100011","11100000","11111111","11000011","10010100","11101000","11101110","01100100","10000000","10010100","10000011","01010000","00101110","01110100","00000011","00101111","11110101","10000010","01110100","00000000","00111110","11110101","10000011","11100000","11111001","01111010","00000000","01111011","00000000","01111101","00000001","01111100","00000000","00010010","00000011","00011111","01111111","10101100","01111110","10001010","00010010","00000000","00011000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","11001000","10010000","00000000","00000001","11100000","00000100","11110000","10000000","11000000","00110000","00000000","10100010","11000010","00000000","01111011","00000001","01111010","00000011","01111001","11110000","01111101","00000100","01111100","00000000","00010010","00000011","00011111","10000000","10010001","01111000","01111111","11100100","11110110","11011000","11111101","01110101","10000001","00100000","00000010","00000010","00010001","00000010","00000001","00001011","11100100","10010011","10100011","11111000","11100100","10010011","10100011","01000000","00000011","11110110","10000000","00000001","11110010","00001000","11011111","11110100","10000000","00101001","11100100","10010011","10100011","11111000","01010100","00000111","00100100","00001100","11001000","11000011","00110011","11000100","01010100","00001111","01000100","00100000","11001000","10000011","01000000","00000100","11110100","01010110","10000000","00000001","01000110","11110110","11011111","11100100","10000000","00001011","00000001","00000010","00000100","00001000","00010000","00100000","01000000","10000000","10010000","00000011","01111010","11100100","01111110","00000001","10010011","01100000","10111100","10100011","11111111","01010100","00111111","00110000","11100101","00001001","01010100","00011111","11111110","11100100","10010011","10100011","01100000","00000001","00001110","11001111","01010100","11000000","00100101","11100000","01100000","10101000","01000000","10111000","11100100","10010011","10100011","11111010","11100100","10010011","10100011","11111000","11100100","10010011","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11110000","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11011111","11101001","11011110","11100111","10000000","10111110","11000000","11100000","11000000","10000011","11000000","10000010","11000000","11010000","01110101","11010000","00011000","00110000","10011000","01010011","11000010","10011000","10010000","00000000","00000000","11100101","10011001","11110000","11100000","11111111","11010011","10010100","01111111","01000000","00011010","10010000","00000011","11110101","11100100","11110000","11100000","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","11101111","00100100","10000000","10010000","00000011","11110100","11110000","10000000","00101010","10010000","00000011","11110101","11100000","00000100","11110000","10010000","00000000","00000000","11100000","11111111","10010000","00000011","11110101","11100000","11111110","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","10010000","00000011","11110100","11100000","01101111","11110000","11101110","10110100","00000011","00000101","11100000","01110000","00000010","11010010","00000000","11010000","11010000","11010000","10000010","11010000","10000011","11010000","11100000","00110010","11010010","10101111","11010010","10101100","01110101","10011000","01010000","01110101","10001001","00100000","01110101","10001000","01100000","01010011","10000111","01111111","11101111","10001110","11110000","00010010","00000000","10001001","00000010","11110010","00000100","10110000","00000010","11111001","00001001","01100000","00000011","00000000","00010010","11000000","00000011","00000111","00100101","10000000","00000011","00001001","01001011","00000000","00000011","00001110","10010110","00000000","00000000","00000000","00000011","00000111","01110101","10001011","11101000","01110101","10001101","11101000","00100010","01110101","10001011","11110100","01110101","10001101","11110100","00100010","01110101","10001011","11111010","01110101","10001101","11111010","00100010","10000000","00001111","01000011","10000111","10000000","10000000","00001010","01000011","10000111","10000000","01110101","10001011","11111110","01110101","10001101","11111110","00100010","01110101","10001011","11111101","01110101","10001101","11111101","00100010","10010000","00000011","11101011","11101011","11110000","10100011","11101010","11110000","10100011","11101001","11110000","10100011","11101100","11110000","10100011","11101101","11110000","11100100","11111101","11111100","10010000","00000011","11101011","11100000","11111011","10100011","11100000","11111010","10100011","11100000","11111001","10001101","10000010","10001100","10000011","00010010","00000000","00100110","11111111","00010010","00000011","01011100","00001101","10111101","00000000","00000001","00001100","11010011","10010000","00000011","11101111","11100000","10011101","10010000","00000011","11101110","11100000","10011100","01010000","11011000","00100010","10001111","10011001","00110000","10011001","11111101","11000010","10011001","00100010","11000010","10101111","10000101","10100000","10100000","11010010","10101111","00110010","11010010","10101000","11010010","10001000","11010010","10101111","00100010","01101000","01100101","01101100","01101100","01101111","00001010","00000000","11000001","00000000","00000000","00000000","00000000")"
SYN-8441 ERROR: Unable to open "I:/Version1_6\td_proj\"00000010","00000001","11001010","00000010","00000011","01100100","01110101","10011000","01010000","01000011","10001001","00100000","01000011","10000111","10000000","01110101","10001101","11110100","01000011","10101000","10010000","11010010","10001110","00100010","11101111","00011111","10101100","00000110","01110000","00000001","00011110","01001100","01110000","11110110","00100010","00000010","00000010","01010110","10111011","00000001","00001100","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100000","00100010","01010000","00000110","11101001","00100101","10000010","11111000","11100110","00100010","10111011","11111110","00000110","11101001","00100101","10000010","11111000","11100010","00100010","11100101","10000010","00101001","11110101","10000010","11100101","10000011","00111010","11110101","10000011","11100100","10010011","00100010","11000010","11010101","11101100","00110000","11100111","00001001","10110010","11010101","11100100","11000011","10011101","11111101","11100100","10011100","11111100","11101110","00110000","11100111","00010101","10110010","11010101","11100100","11000011","10011111","11111111","11100100","10011110","11111110","00010010","00000000","10110110","11000011","11100100","10011101","11111101","11100100","10011100","11111100","10000000","00000011","00010010","00000000","10110110","00110000","11010101","00000111","11000011","11100100","10011111","11111111","11100100","10011110","11111110","00100010","11010000","10000011","11010000","10000010","11111000","11100100","10010011","01110000","00010010","01110100","00000001","10010011","01110000","00001101","10100011","10100011","10010011","11111000","01110100","00000001","10010011","11110101","10000010","10001000","10000011","11100100","01110011","01110100","00000010","10010011","10110101","11110000","00000110","01110100","00000011","10010011","01101000","01100000","11101001","10100011","10100011","10100011","10100011","10000000","11011000","10111100","00000000","00001011","10111110","00000000","00101001","11101111","10001101","11110000","10000100","11111111","10101101","11110000","00100010","11100100","11001100","11111000","01110101","11110000","00001000","11101111","00101111","11111111","11101110","00110011","11111110","11101100","00110011","11111100","11101110","10011101","11101100","10011000","01000000","00000101","11111100","11101110","10011101","11111110","00001111","11010101","11110000","11101001","11100100","11001110","11111101","00100010","11101101","11111000","11110101","11110000","11101110","10000100","00100000","11010010","00011100","11111110","10101101","11110000","01110101","11110000","00001000","11101111","00101111","11111111","11101101","00110011","11111101","01000000","00000111","10011000","01010000","00000110","11010101","11110000","11110010","00100010","11000011","10011000","11111101","00001111","11010101","11110000","11101010","00100010","10000101","10100000","10100000","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111010","10100011","11100000","11111011","01111100","00000000","01111101","01011111","11111111","10101110","00000010","00010010","00000000","01010011","11101101","00100100","00100000","11111111","01110100","00000011","00101011","11110101","10000010","01110100","00000000","00111010","11110101","10000011","11101111","11110000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","00000110","10010000","00000000","00000001","11100000","00000100","11110000","10010000","00000000","00000001","11100000","10110100","00000011","11001001","10100011","11100000","10110100","11101000","11000100","01111111","10000000","01111110","00100101","00010010","00000010","11000000","00010010","00000011","01101100","01111111","11011100","01111110","11111111","00010010","00000000","00011000","01111011","11111111","01111010","00000011","01111001","01110011","01111101","00001000","01111100","00000000","00010010","00000011","00011111","11100100","10010000","00000000","00000001","11110000","10100011","11110000","10010000","00000000","00000001","11100000","11111110","10100011","11100000","11111111","11000011","10010100","11101000","11101110","01100100","10000000","10010100","10000011","01010000","00101110","01110100","00000011","00101111","11110101","10000010","01110100","00000000","00111110","11110101","10000011","11100000","11111001","01111010","00000000","01111011","00000000","01111101","00000001","01111100","00000000","00010010","00000011","00011111","01111111","10101100","01111110","10001010","00010010","00000000","00011000","10010000","00000000","00000010","11100000","00000100","11110000","01110000","11001000","10010000","00000000","00000001","11100000","00000100","11110000","10000000","11000000","00110000","00000000","10100010","11000010","00000000","01111011","00000001","01111010","00000011","01111001","11110000","01111101","00000100","01111100","00000000","00010010","00000011","00011111","10000000","10010001","01111000","01111111","11100100","11110110","11011000","11111101","01110101","10000001","00100000","00000010","00000010","00010001","00000010","00000001","00001011","11100100","10010011","10100011","11111000","11100100","10010011","10100011","01000000","00000011","11110110","10000000","00000001","11110010","00001000","11011111","11110100","10000000","00101001","11100100","10010011","10100011","11111000","01010100","00000111","00100100","00001100","11001000","11000011","00110011","11000100","01010100","00001111","01000100","00100000","11001000","10000011","01000000","00000100","11110100","01010110","10000000","00000001","01000110","11110110","11011111","11100100","10000000","00001011","00000001","00000010","00000100","00001000","00010000","00100000","01000000","10000000","10010000","00000011","01111010","11100100","01111110","00000001","10010011","01100000","10111100","10100011","11111111","01010100","00111111","00110000","11100101","00001001","01010100","00011111","11111110","11100100","10010011","10100011","01100000","00000001","00001110","11001111","01010100","11000000","00100101","11100000","01100000","10101000","01000000","10111000","11100100","10010011","10100011","11111010","11100100","10010011","10100011","11111000","11100100","10010011","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11110000","10100011","11001000","11000101","10000010","11001000","11001010","11000101","10000011","11001010","11011111","11101001","11011110","11100111","10000000","10111110","11000000","11100000","11000000","10000011","11000000","10000010","11000000","11010000","01110101","11010000","00011000","00110000","10011000","01010011","11000010","10011000","10010000","00000000","00000000","11100101","10011001","11110000","11100000","11111111","11010011","10010100","01111111","01000000","00011010","10010000","00000011","11110101","11100100","11110000","11100000","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","11101111","00100100","10000000","10010000","00000011","11110100","11110000","10000000","00101010","10010000","00000011","11110101","11100000","00000100","11110000","10010000","00000000","00000000","11100000","11111111","10010000","00000011","11110101","11100000","11111110","00100100","11110000","11110101","10000010","11100100","00110100","00000011","11110101","10000011","11101111","11110000","10010000","00000011","11110100","11100000","01101111","11110000","11101110","10110100","00000011","00000101","11100000","01110000","00000010","11010010","00000000","11010000","11010000","11010000","10000010","11010000","10000011","11010000","11100000","00110010","11010010","10101111","11010010","10101100","01110101","10011000","01010000","01110101","10001001","00100000","01110101","10001000","01100000","01010011","10000111","01111111","11101111","10001110","11110000","00010010","00000000","10001001","00000010","11110010","00000100","10110000","00000010","11111001","00001001","01100000","00000011","00000000","00010010","11000000","00000011","00000111","00100101","10000000","00000011","00001001","01001011","00000000","00000011","00001110","10010110","00000000","00000000","00000000","00000011","00000111","01110101","10001011","11101000","01110101","10001101","11101000","00100010","01110101","10001011","11110100","01110101","10001101","11110100","00100010","01110101","10001011","11111010","01110101","10001101","11111010","00100010","10000000","00001111","01000011","10000111","10000000","10000000","00001010","01000011","10000111","10000000","01110101","10001011","11111110","01110101","10001101","11111110","00100010","01110101","10001011","11111101","01110101","10001101","11111101","00100010","10010000","00000011","11101011","11101011","11110000","10100011","11101010","11110000","10100011","11101001","11110000","10100011","11101100","11110000","10100011","11101101","11110000","11100100","11111101","11111100","10010000","00000011","11101011","11100000","11111011","10100011","11100000","11111010","10100011","11100000","11111001","10001101","10000010","10001100","10000011","00010010","00000000","00100110","11111111","00010010","00000011","01011100","00001101","10111101","00000000","00000001","00001100","11010011","10010000","00000011","11101111","11100000","10011101","10010000","00000011","11101110","11100000","10011100","01010000","11011000","00100010","10001111","10011001","00110000","10011001","11111101","11000010","10011001","00100010","11000010","10101111","10000101","10100000","10100000","11010010","10101111","00110010","11010010","10101000","11010010","10001000","11010010","10101111","00100010","01101000","01100101","01101100","01101100","01101111","00001010","00000000","11000001","00000000","00000000","00000000","00000000")"
SYN-2571 : Map 2 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5683/0 useful/useless nets, 5448/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 7836/0 useful/useless nets, 7601/0 useful/useless insts
SYN-1016 : Merged 1584 instances.
SYN-2501 : Optimize round 1, 3307 better
SYN-2501 : Optimize round 2
SYN-1032 : 6252/0 useful/useless nets, 6017/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 48 macro adder
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 33%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 63 instances into 2 LUTs, name keeping = 50%.
SYN-3001 : Mapper mapped 63 instances into 3 LUTs, name keeping = 100%.
SYN-1032 : 18560/9 useful/useless nets, 18325/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance u8051_inst/i_mc8051_core/i_mc8051_control/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 4083 (3.35), #lev = 41 (30.92)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   3.89 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 17417 instances into 3958 LUTs, name keeping = 21%.
SYN-1001 : Packing model "MC8051OnBoard" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 5058/5 useful/useless nets, 4826/5 useful/useless insts
SYN-1015 : Optimize round 1, 10 better
SYN-1014 : Optimize round 2
SYN-1032 : 5058/0 useful/useless nets, 4826/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 479 DFF/LATCH to SEQ ...
SYN-4009 : Pack 14 carry chain into lslice
SYN-4007 : Packing 203 adder to BLE ...
SYN-4008 : Packed 203 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3954 LUT to BLE ...
SYN-4008 : Packed 3954 LUT and 458 SEQ to BLE.
SYN-4003 : Packing 21 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (21 nodes)...
SYN-4004 : #1: Packed 19 SEQ (23 nodes)...
SYN-4005 : Packed 19 SEQ with LUT/SLICE
SYN-4006 : 3477 single LUT's are left
SYN-4006 : 2 single SEQ's are left
SYN-4011 : Packing model "MC8051OnBoard" (AL_USER_NORMAL) with 3956/4133 primitive instances ...
RUN-1002 : start command "report_area -file mc8051_top_gate.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                 4272   out of  19600   21.80%
#reg                  479   out of  19600    2.44%
#le                  4274
  #lut only          3795   out of   4274   88.79%
  #reg only             2   out of   4274    0.05%
  #lut&reg            477   out of   4274   11.16%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    3   out of    188    1.60%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------+
|Instance |Module        |le    |lut   |seq   |
+---------------------------------------------+
|top      |MC8051OnBoard |4274  |4272  |479   |
+---------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea mc8051_top_gate.area" in  15.761046s wall, 15.787301s user + 0.062400s system = 15.849702s CPU (100.6%)

RUN-1004 : used memory is 389 MB, reserved memory is 356 MB, peak memory is 391 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model MC8051OnBoard
RUN-1002 : start command "export_db mc8051_top_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_gate.db" in  3.710461s wall, 2.355615s user + 0.109201s system = 2.464816s CPU (66.4%)

RUN-1004 : used memory is 438 MB, reserved memory is 406 MB, peak memory is 442 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "sysclk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net sysclk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2155 instances
RUN-1001 : 1069 mslices, 1068 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4414 nets
RUN-1001 : 2898 nets have 2 pins
RUN-1001 : 764 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 150 nets have [11 - 20] pins
RUN-1001 : 88 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2153 instances, 2137 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19223, tnet num: 4412, tinst num: 2153, tnode num: 20657, tedge num: 30754.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.115840s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (100.7%)

RUN-1004 : used memory is 453 MB, reserved memory is 421 MB, peak memory is 453 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 936 clock pins, and constraint 1434 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.294468s wall, 1.294808s user + 0.000000s system = 1.294808s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.33873e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 21%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.02481e+06, overlap = 24.75
PHY-3002 : Step(2): len = 846281, overlap = 27
PHY-3002 : Step(3): len = 762853, overlap = 33.75
PHY-3002 : Step(4): len = 688293, overlap = 41.75
PHY-3002 : Step(5): len = 623102, overlap = 53.5
PHY-3002 : Step(6): len = 583254, overlap = 66.5
PHY-3002 : Step(7): len = 538779, overlap = 85.5
PHY-3002 : Step(8): len = 498120, overlap = 101
PHY-3002 : Step(9): len = 465187, overlap = 114.75
PHY-3002 : Step(10): len = 433677, overlap = 132
PHY-3002 : Step(11): len = 400825, overlap = 149.75
PHY-3002 : Step(12): len = 373346, overlap = 165.5
PHY-3002 : Step(13): len = 341328, overlap = 176.75
PHY-3002 : Step(14): len = 317301, overlap = 186.75
PHY-3002 : Step(15): len = 293852, overlap = 199.25
PHY-3002 : Step(16): len = 263686, overlap = 221.25
PHY-3002 : Step(17): len = 238914, overlap = 236.5
PHY-3002 : Step(18): len = 224352, overlap = 249.75
PHY-3002 : Step(19): len = 196498, overlap = 276.25
PHY-3002 : Step(20): len = 169659, overlap = 303.5
PHY-3002 : Step(21): len = 157813, overlap = 307.25
PHY-3002 : Step(22): len = 142152, overlap = 320.25
PHY-3002 : Step(23): len = 108453, overlap = 343.25
PHY-3002 : Step(24): len = 98343.9, overlap = 352.5
PHY-3002 : Step(25): len = 93030.2, overlap = 357.5
PHY-3002 : Step(26): len = 64796.3, overlap = 392.25
PHY-3002 : Step(27): len = 62352.7, overlap = 394.25
PHY-3002 : Step(28): len = 59531.1, overlap = 396.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.49759e-06
PHY-3002 : Step(29): len = 58551.8, overlap = 395.25
PHY-3002 : Step(30): len = 57916.5, overlap = 394.75
PHY-3002 : Step(31): len = 58271.7, overlap = 390
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.84551e-06
PHY-3002 : Step(32): len = 58031.5, overlap = 391
PHY-3002 : Step(33): len = 71352.9, overlap = 377.75
PHY-3002 : Step(34): len = 87729.8, overlap = 352.25
PHY-3002 : Step(35): len = 86581.6, overlap = 347.5
PHY-3002 : Step(36): len = 85981.5, overlap = 345
PHY-3002 : Step(37): len = 89496.4, overlap = 334.75
PHY-3002 : Step(38): len = 93499.3, overlap = 319.25
PHY-3002 : Step(39): len = 93387.1, overlap = 313.5
PHY-3002 : Step(40): len = 94266.9, overlap = 296
PHY-3002 : Step(41): len = 94843.9, overlap = 287.75
PHY-3002 : Step(42): len = 94516.8, overlap = 280.5
PHY-3002 : Step(43): len = 94956.3, overlap = 266.25
PHY-3002 : Step(44): len = 97277.2, overlap = 251
PHY-3002 : Step(45): len = 94483.9, overlap = 250
PHY-3002 : Step(46): len = 94159.4, overlap = 249.5
PHY-3002 : Step(47): len = 93497.1, overlap = 248.5
PHY-3002 : Step(48): len = 91996.5, overlap = 250.5
PHY-3002 : Step(49): len = 90991.1, overlap = 253.75
PHY-3002 : Step(50): len = 89258.7, overlap = 251
PHY-3002 : Step(51): len = 88420.4, overlap = 247.5
PHY-3002 : Step(52): len = 87871.6, overlap = 252.25
PHY-3002 : Step(53): len = 85687.3, overlap = 262
PHY-3002 : Step(54): len = 84574.8, overlap = 265.5
PHY-3002 : Step(55): len = 83718, overlap = 265.75
PHY-3002 : Step(56): len = 82906.2, overlap = 268.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.69103e-06
PHY-3002 : Step(57): len = 83595.6, overlap = 265.75
PHY-3002 : Step(58): len = 86100.4, overlap = 260.25
PHY-3002 : Step(59): len = 90771.9, overlap = 252
PHY-3002 : Step(60): len = 91080.2, overlap = 248
PHY-3002 : Step(61): len = 91379.3, overlap = 241.75
PHY-3002 : Step(62): len = 92082.9, overlap = 239
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.13821e-05
PHY-3002 : Step(63): len = 93534.3, overlap = 230.75
PHY-3002 : Step(64): len = 98073.7, overlap = 218
PHY-3002 : Step(65): len = 99385.5, overlap = 208.25
PHY-3002 : Step(66): len = 100607, overlap = 197
PHY-3002 : Step(67): len = 102641, overlap = 192.25
PHY-3002 : Step(68): len = 103457, overlap = 185
PHY-3002 : Step(69): len = 104809, overlap = 177
PHY-3002 : Step(70): len = 105171, overlap = 170
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.18334e-05
PHY-3002 : Step(71): len = 108201, overlap = 161.75
PHY-3002 : Step(72): len = 115456, overlap = 151.5
PHY-3002 : Step(73): len = 114986, overlap = 150.75
PHY-3002 : Step(74): len = 115173, overlap = 146
PHY-3002 : Step(75): len = 115903, overlap = 143
PHY-3002 : Step(76): len = 117232, overlap = 146.25
PHY-3002 : Step(77): len = 118972, overlap = 148
PHY-3002 : Step(78): len = 118505, overlap = 149.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.36668e-05
PHY-3002 : Step(79): len = 120734, overlap = 148
PHY-3002 : Step(80): len = 123334, overlap = 139.5
PHY-3002 : Step(81): len = 123047, overlap = 141.5
PHY-3002 : Step(82): len = 123316, overlap = 139.75
PHY-3002 : Step(83): len = 123923, overlap = 139.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 8.18645e-05
PHY-3002 : Step(84): len = 125422, overlap = 130.5
PHY-3002 : Step(85): len = 130138, overlap = 122.5
PHY-3002 : Step(86): len = 130507, overlap = 115.25
PHY-3002 : Step(87): len = 131509, overlap = 118.25
PHY-3002 : Step(88): len = 132268, overlap = 111.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006765s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (461.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.31806e-06
PHY-3002 : Step(89): len = 131997, overlap = 159.5
PHY-3002 : Step(90): len = 127426, overlap = 169.25
PHY-3002 : Step(91): len = 122580, overlap = 176.5
PHY-3002 : Step(92): len = 120888, overlap = 178.5
PHY-3002 : Step(93): len = 117895, overlap = 185.25
PHY-3002 : Step(94): len = 114034, overlap = 199.25
PHY-3002 : Step(95): len = 111217, overlap = 204.5
PHY-3002 : Step(96): len = 107826, overlap = 207.5
PHY-3002 : Step(97): len = 104429, overlap = 221
PHY-3002 : Step(98): len = 102278, overlap = 225.5
PHY-3002 : Step(99): len = 100831, overlap = 233
PHY-3002 : Step(100): len = 99647.8, overlap = 235.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.63611e-06
PHY-3002 : Step(101): len = 100042, overlap = 235
PHY-3002 : Step(102): len = 100502, overlap = 234.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01149e-05
PHY-3002 : Step(103): len = 101133, overlap = 231.75
PHY-3002 : Step(104): len = 103921, overlap = 221.75
PHY-3002 : Step(105): len = 107494, overlap = 205.75
PHY-3002 : Step(106): len = 108852, overlap = 202
PHY-3002 : Step(107): len = 111459, overlap = 196
PHY-3002 : Step(108): len = 112970, overlap = 192.5
PHY-3002 : Step(109): len = 114896, overlap = 185
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.02297e-05
PHY-3002 : Step(110): len = 116319, overlap = 182
PHY-3002 : Step(111): len = 119195, overlap = 174
PHY-3002 : Step(112): len = 120590, overlap = 168.25
PHY-3002 : Step(113): len = 121818, overlap = 168
PHY-3002 : Step(114): len = 123235, overlap = 162
PHY-3002 : Step(115): len = 125283, overlap = 147.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.04594e-05
PHY-3002 : Step(116): len = 126587, overlap = 141
PHY-3002 : Step(117): len = 131367, overlap = 129.75
PHY-3002 : Step(118): len = 133302, overlap = 127.25
PHY-3002 : Step(119): len = 133993, overlap = 122.25
PHY-3002 : Step(120): len = 135437, overlap = 118.25
PHY-3002 : Step(121): len = 137171, overlap = 110.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.26388e-05
PHY-3002 : Step(122): len = 138037, overlap = 184
PHY-3002 : Step(123): len = 140952, overlap = 169
PHY-3002 : Step(124): len = 139713, overlap = 165.5
PHY-3002 : Step(125): len = 138411, overlap = 162
PHY-3002 : Step(126): len = 136298, overlap = 169.5
PHY-3002 : Step(127): len = 133093, overlap = 172.5
PHY-3002 : Step(128): len = 131203, overlap = 175
PHY-3002 : Step(129): len = 128064, overlap = 179.25
PHY-3002 : Step(130): len = 124917, overlap = 178.25
PHY-3002 : Step(131): len = 122853, overlap = 183
PHY-3002 : Step(132): len = 121733, overlap = 186.5
PHY-3002 : Step(133): len = 120804, overlap = 189.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.52776e-05
PHY-3002 : Step(134): len = 124667, overlap = 181.25
PHY-3002 : Step(135): len = 128304, overlap = 170
PHY-3002 : Step(136): len = 127868, overlap = 169.5
PHY-3002 : Step(137): len = 127887, overlap = 170.25
PHY-3002 : Step(138): len = 127618, overlap = 169.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.96692e-05
PHY-3002 : Step(139): len = 132911, overlap = 159.75
PHY-3002 : Step(140): len = 138015, overlap = 141.5
PHY-3002 : Step(141): len = 138461, overlap = 138.5
PHY-3002 : Step(142): len = 138610, overlap = 135
PHY-3002 : Step(143): len = 140318, overlap = 129.5
PHY-3002 : Step(144): len = 141497, overlap = 130.25
PHY-3002 : Step(145): len = 141570, overlap = 132.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000158564
PHY-3002 : Step(146): len = 145364, overlap = 123.25
PHY-3002 : Step(147): len = 148605, overlap = 107
PHY-3002 : Step(148): len = 150776, overlap = 95
PHY-3002 : Step(149): len = 151555, overlap = 87.25
PHY-3002 : Step(150): len = 151962, overlap = 87.75
PHY-3002 : Step(151): len = 152205, overlap = 83.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000316257
PHY-3002 : Step(152): len = 155034, overlap = 80.25
PHY-3002 : Step(153): len = 157059, overlap = 74.75
PHY-3002 : Step(154): len = 159082, overlap = 72.25
PHY-3002 : Step(155): len = 159180, overlap = 72.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.128889s wall, 0.156001s user + 0.031200s system = 0.187201s CPU (145.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.869163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000207082
PHY-3002 : Step(156): len = 169724, overlap = 20.25
PHY-3002 : Step(157): len = 165140, overlap = 31.25
PHY-3002 : Step(158): len = 161415, overlap = 41
PHY-3002 : Step(159): len = 158735, overlap = 50.25
PHY-3002 : Step(160): len = 157749, overlap = 56.5
PHY-3002 : Step(161): len = 157336, overlap = 61.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000414164
PHY-3002 : Step(162): len = 159365, overlap = 56.25
PHY-3002 : Step(163): len = 160978, overlap = 56.25
PHY-3002 : Step(164): len = 162093, overlap = 55
PHY-3002 : Step(165): len = 162085, overlap = 55.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000828328
PHY-3002 : Step(166): len = 163639, overlap = 53.75
PHY-3002 : Step(167): len = 165912, overlap = 53.5
PHY-3002 : Step(168): len = 166823, overlap = 51
PHY-3002 : Step(169): len = 166956, overlap = 53.25
PHY-3002 : Step(170): len = 166995, overlap = 53.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017654s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (176.7%)

PHY-3001 : Legalized: Len = 173563, Over = 0
PHY-3001 : Final: Len = 173563, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 516080, over cnt = 92(0%), over = 103, worst = 2
PHY-1002 : len = 516672, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 516696, over cnt = 11(0%), over = 12, worst = 2
PHY-1002 : len = 516392, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 516424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.119576s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (117.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 3 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2142 has valid locations, 55 needs to be replaced
PHY-3001 : design contains 2201 instances, 2185 slices, 41 macros(159 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model MC8051OnBoard.
TMR-2506 : Build timing graph completely. Port num: 3, tpin num: 19546, tnet num: 4460, tinst num: 2201, tnode num: 20980, tedge num: 31164.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 137 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.176726s wall, 1.216808s user + 0.000000s system = 1.216808s CPU (103.4%)

RUN-1004 : used memory is 505 MB, reserved memory is 472 MB, peak memory is 505 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4460 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 936 clock pins, and constraint 1434 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.350585s wall, 1.388409s user + 0.000000s system = 1.388409s CPU (102.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 181174
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 22%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(171): len = 180425, overlap = 0
PHY-3002 : Step(172): len = 180425, overlap = 0
PHY-3002 : Step(173): len = 180214, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004205s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.69345e-05
PHY-3002 : Step(174): len = 180084, overlap = 3.25
PHY-3002 : Step(175): len = 180084, overlap = 3.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.3869e-05
PHY-3002 : Step(176): len = 179988, overlap = 3
PHY-3002 : Step(177): len = 179988, overlap = 3
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107738
PHY-3002 : Step(178): len = 179959, overlap = 2.5
PHY-3002 : Step(179): len = 179959, overlap = 2.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125681
PHY-3002 : Step(180): len = 179890, overlap = 7.5
PHY-3002 : Step(181): len = 179890, overlap = 7.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000251363
PHY-3002 : Step(182): len = 179950, overlap = 7
PHY-3002 : Step(183): len = 179950, overlap = 7
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000502726
PHY-3002 : Step(184): len = 180087, overlap = 4.5
PHY-3002 : Step(185): len = 180087, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019562s wall, 0.015600s user + 0.015600s system = 0.031200s CPU (159.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 27%, beta_incr = 0.866224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000391811
PHY-3002 : Step(186): len = 180055, overlap = 2.75
PHY-3002 : Step(187): len = 180055, overlap = 2.75
PHY-3002 : Step(188): len = 179991, overlap = 3.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007185s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (217.1%)

PHY-3001 : Legalized: Len = 180216, Over = 0
PHY-3001 : Final: Len = 180216, Over = 0
RUN-1003 : finish command "place -eco" in  1.754690s wall, 1.918812s user + 0.109201s system = 2.028013s CPU (115.6%)

RUN-1004 : used memory is 513 MB, reserved memory is 480 MB, peak memory is 513 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  8.794551s wall, 18.829321s user + 0.795605s system = 19.624926s CPU (223.1%)

RUN-1004 : used memory is 513 MB, reserved memory is 480 MB, peak memory is 513 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.6.2/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2828 to 1982
PHY-1001 : Pin misalignment score is improved from 1982 to 1948
PHY-1001 : Pin misalignment score is improved from 1948 to 1933
PHY-1001 : Pin misalignment score is improved from 1933 to 1932
PHY-1001 : Pin misalignment score is improved from 1932 to 1932
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2203 instances
RUN-1001 : 1097 mslices, 1088 lslices, 3 pads, 10 brams, 2 dsps
RUN-1001 : There are total 4462 nets
RUN-1001 : 2883 nets have 2 pins
RUN-1001 : 756 nets have [3 - 5] pins
RUN-1001 : 517 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 105 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 504688, over cnt = 93(0%), over = 106, worst = 2
PHY-1002 : len = 505264, over cnt = 36(0%), over = 40, worst = 2
PHY-1002 : len = 505344, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 505016, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 505032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.114925s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (95.0%)

PHY-1001 : End global routing;  0.262117s wall, 0.249602s user + 0.000000s system = 0.249602s CPU (95.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.012549s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (124.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 32080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 77% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 764360, over cnt = 110(0%), over = 111, worst = 2
PHY-1001 : End Routed; 6.479311s wall, 10.592468s user + 0.093601s system = 10.686068s CPU (164.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 761200, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 1; 0.130609s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (107.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 760992, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 2; 0.053416s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (87.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 761040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 761040
PHY-1001 : End DR Iter 3; 0.037934s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (123.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sysclk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  12.502965s wall, 16.801308s user + 0.156001s system = 16.957309s CPU (135.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  13.462115s wall, 17.799714s user + 0.171601s system = 17.971315s CPU (133.5%)

RUN-1004 : used memory is 684 MB, reserved memory is 651 MB, peak memory is 871 MB
RUN-1002 : start command "report_area -io_info -file mc8051_top_phy.area"
RUN-1001 : standard
***Report Model: MC8051OnBoard***

IO Statistics
#IO                     3
  #input                2
  #output               1
  #inout                0

Utilization Statistics
#lut                 4368   out of  19600   22.29%
#reg                  479   out of  19600    2.44%
#le                  4370
  #lut only          3891   out of   4370   89.04%
  #reg only             2   out of   4370    0.05%
  #lut&reg            477   out of   4370   10.92%
#dsp                    2   out of     29    6.90%
#bram                  10   out of     64   15.63%
  #bram9k              10
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                    2   out of    188    1.06%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db mc8051_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db mc8051_top_pr.db" in  3.638015s wall, 2.340015s user + 0.031200s system = 2.371215s CPU (65.2%)

RUN-1004 : used memory is 679 MB, reserved memory is 645 MB, peak memory is 871 MB
RUN-1002 : start command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100011100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2203
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 4462, pip num: 48366
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 1732 valid insts, and 137656 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file mc8051_top.bit.
RUN-1003 : finish command "bitgen -bit mc8051_top.bit -version 0X00 -g ucode:00000000100011100000000000000000" in  7.053688s wall, 22.978947s user + 0.062400s system = 23.041348s CPU (326.7%)

RUN-1004 : used memory is 679 MB, reserved memory is 645 MB, peak memory is 871 MB
