# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Embedded.gen/sources_1/bd/mainBlockDesign/ipshared/ec67/hdl" --include "../../../../Embedded.gen/sources_1/bd/mainBlockDesign/ipshared/abef/hdl" --include "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Embedded.srcs/sources_1/new/write_numbers_bram.v" \
"../../../../Embedded.srcs/sim_1/new/tb_write_numbers_bram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
