

================================================================
== Vivado HLS Report for 'data_mover'
================================================================
* Date:           Wed Jul 10 15:08:57 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        DMATDCZynq
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    2|  4110|    2|  4110|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- memcpy.a.V.  |  4097|  4097|         3|          1|          1|  4096|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     776|
|FIFO             |        -|      -|       -|       -|
|Instance         |       12|      -|     903|    1024|
|Memory           |        8|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     722|
|Register         |        -|      -|    1351|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       20|      0|    2254|    2522|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |data_mover_a_V_m_axi_U   |data_mover_a_V_m_axi   |        2|      0|  512|  580|
    |data_mover_axil_s_axi_U  |data_mover_axil_s_axi  |       10|      0|  391|  444|
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Total                    |                       |       12|      0|  903| 1024|
    +-------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |inbuffer_V_U  |data_mover_inbuffbkb  |        8|  0|   0|  4096|   32|     1|       131072|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        8|  0|   0|  4096|   32|     1|       131072|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |indvar_next_fu_1007_p2           |     +    |      0|  0|  20|          13|           1|
    |p_sum1_fu_985_p2                 |     +    |      0|  0|  40|          33|          33|
    |tmp3_fu_975_p2                   |     +    |      0|  0|  38|          31|          31|
    |tmp_10_fu_1018_p2                |     +    |      0|  0|  39|          32|          32|
    |tmp_14_fu_1057_p2                |     +    |      0|  0|  71|          64|           1|
    |tmp_24_fu_1246_p2                |     +    |      0|  0|  39|           1|          32|
    |tmp_4_fu_926_p2                  |     +    |      0|  0|  71|          64|           1|
    |tmp_6_fu_914_p2                  |     +    |      0|  0|  71|           1|          64|
    |tmp_7_fu_869_p2                  |     +    |      0|  0|  39|           1|          32|
    |tmp_9_fu_885_p2                  |     +    |      0|  0|  39|           2|          32|
    |ap_block_pp0_stage0_11001        |    and   |      0|  0|   8|           1|           1|
    |ap_block_state1                  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state7_io               |    and   |      0|  0|   8|           1|           1|
    |ap_condition_307                 |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op81_read_state1    |    and   |      0|  0|   8|           1|           1|
    |bufstatus_0_flag_1_s_fu_1140_p2  |    and   |      0|  0|   8|           1|           1|
    |bufstatus_1_flag_1_s_fu_1191_p2  |    and   |      0|  0|   8|           1|           1|
    |bufstatus_load_4_fu_1158_p2      |    and   |      0|  0|   8|           1|           1|
    |bufstatus_load_5_fu_1209_p2      |    and   |      0|  0|   8|           1|           1|
    |exitcond3_fu_1001_p2             |   icmp   |      0|  0|  13|          13|          14|
    |tmp_11_fu_1023_p2                |   icmp   |      0|  0|  18|          32|          23|
    |tmp_23_fu_1240_p2                |   icmp   |      0|  0|  18|          32|          24|
    |tmp_5_fu_908_p2                  |   icmp   |      0|  0|  18|          32|          13|
    |brmerge1_fu_1028_p2              |    or    |      0|  0|   8|           1|           1|
    |brmerge_fu_943_p2                |    or    |      0|  0|   8|           1|           1|
    |bufstatus_0_flag_2_fu_1146_p2    |    or    |      0|  0|   8|           1|           1|
    |bufstatus_0_load_s_fu_1038_p2    |    or    |      0|  0|   8|           1|           1|
    |bufstatus_0_new_2_fu_1152_p2     |    or    |      0|  0|   8|           1|           1|
    |bufstatus_1_flag_2_fu_1197_p2    |    or    |      0|  0|   8|           1|           1|
    |bufstatus_1_new_2_fu_1203_p2     |    or    |      0|  0|   8|           1|           1|
    |p_bufstatus_1_load_fu_1043_p2    |    or    |      0|  0|   8|           1|           1|
    |swap_timeout_flag_1_fu_1252_p2   |    or    |      0|  0|   8|           1|           1|
    |bufstatus_load_phi_fu_853_p3     |  select  |      0|  0|   2|           1|           1|
    |storemerge_fu_1258_p3            |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                    |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|  0|   8|           2|           1|
    |not_bufsel_load_t_fu_1033_p2     |    xor   |      0|  0|   8|           1|           2|
    |rev8_fu_1185_p2                  |    xor   |      0|  0|   8|           1|           2|
    |rev_fu_1172_p2                   |    xor   |      0|  0|   8|           1|           2|
    |swap_timeout_load_no_fu_938_p2   |    xor   |      0|  0|   8|           1|           2|
    |tmp_18_fu_1119_p2                |    xor   |      0|  0|   8|           1|           2|
    |tmp_19_fu_1134_p2                |    xor   |      0|  0|   8|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 776|         380|         368|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |a_V_blk_n_AW                                     |   9|          2|    1|          2|
    |a_V_blk_n_B                                      |   9|          2|    1|          2|
    |a_V_blk_n_W                                      |   9|          2|    1|          2|
    |ap_NS_fsm                                        |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                          |   9|          2|    1|          2|
    |ap_phi_mux_buf_p_flag_phi_fu_664_p6              |   9|          2|    1|          2|
    |ap_phi_mux_buf_p_loc_phi_fu_678_p6               |   9|          2|   32|         64|
    |ap_phi_mux_bufsel_load_3_phi_fu_704_p6           |   9|          2|    1|          2|
    |ap_phi_mux_bufstatus_0_flag_1_phi_fu_533_p6      |   9|          2|    1|          2|
    |ap_phi_mux_bufstatus_0_flag_3_phi_fu_716_p4      |   9|          2|    1|          2|
    |ap_phi_mux_bufstatus_0_loc_1_phi_fu_546_p6       |   9|          2|    1|          2|
    |ap_phi_mux_bufstatus_0_new_3_phi_fu_727_p4       |   9|          2|    1|          2|
    |ap_phi_mux_bufstatus_1_flag_1_phi_fu_558_p6      |   9|          2|    1|          2|
    |ap_phi_mux_bufstatus_1_flag_3_phi_fu_738_p4      |   9|          2|    1|          2|
    |ap_phi_mux_bufstatus_1_loc_1_phi_fu_571_p6       |   9|          2|    1|          2|
    |ap_phi_mux_bufstatus_1_new_3_phi_fu_749_p4       |   9|          2|    1|          2|
    |ap_phi_mux_buftimeout_new_phi_fu_784_p4          |   9|          2|   32|         64|
    |ap_phi_mux_inbuffer_pointer_fla_2_phi_fu_760_p4  |   9|          2|    1|          2|
    |ap_phi_mux_inbuffer_pointer_new_2_phi_fu_772_p4  |   9|          2|   32|         64|
    |ap_sig_ioackin_a_V_AWREADY                       |   9|          2|    1|          2|
    |ap_sig_ioackin_a_V_WREADY                        |   9|          2|    1|          2|
    |bsc                                              |   9|          2|   64|        128|
    |buf_p_loc_reg_675                                |  15|          3|   32|         96|
    |buffer_seq_address0                              |  27|          5|    1|          5|
    |buffer_seq_d0                                    |  21|          4|   64|        256|
    |buffer_status                                    |  15|          3|   32|         96|
    |bufsel                                           |   9|          2|    1|          2|
    |bufsel_load_3_reg_701                            |   9|          2|    1|          2|
    |bufsize_address0                                 |  21|          4|    1|          4|
    |bufsize_d0                                       |  15|          3|   32|         96|
    |bufstatus_0_flag_1_reg_529                       |   9|          2|    1|          2|
    |bufstatus_0_flag_3_reg_712                       |   9|          2|    1|          2|
    |bufstatus_0_loc_1_reg_543                        |   9|          2|    1|          2|
    |bufstatus_0_new_3_reg_723                        |   9|          2|    1|          2|
    |bufstatus_1_flag_1_reg_554                       |   9|          2|    1|          2|
    |bufstatus_1_flag_3_reg_734                       |   9|          2|    1|          2|
    |bufstatus_1_loc_1_reg_568                        |   9|          2|    1|          2|
    |bufstatus_1_new_3_reg_745                        |   9|          2|    1|          2|
    |buftimeout_loc_reg_688                           |   9|          2|   32|         64|
    |buftimeout_new_reg_780                           |   9|          2|   32|         64|
    |inbuffer_V_address0                              |  15|          3|   12|         36|
    |inbuffer_pointer_fla_1_reg_579                   |   9|          2|    1|          2|
    |inbuffer_pointer_fla_2_reg_756                   |   9|          2|    1|          2|
    |inbuffer_pointer_loc_1_reg_483                   |   9|          2|   32|         64|
    |inbuffer_pointer_loc_reg_447                     |   9|          2|   32|         64|
    |inbuffer_pointer_new_1_reg_595                   |   9|          2|   32|         64|
    |inbuffer_pointer_new_2_reg_768                   |   9|          2|   32|         64|
    |indvar_reg_518                                   |   9|          2|   13|         26|
    |interrupt_r                                      |  15|          3|    1|          3|
    |lost_counter                                     |   9|          2|   64|        128|
    |lost_counter_loc_1_reg_507                       |   9|          2|   64|        128|
    |lost_counter_loc_2_reg_627                       |   9|          2|   64|        128|
    |lost_counter_loc_reg_471                         |   9|          2|   64|        128|
    |obuffer_ack                                      |   9|          2|   32|         64|
    |out_counter                                      |   9|          2|   64|        128|
    |out_counter_loc_1_reg_496                        |   9|          2|   64|        128|
    |out_counter_loc_2_reg_611                        |   9|          2|   64|        128|
    |out_counter_loc_reg_459                          |   9|          2|   64|        128|
    |stat_counter_address0                            |  27|          5|    2|         10|
    |stat_counter_d0                                  |  27|          5|   64|        320|
    |stream0_V_V_TDATA_blk_n                          |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 722|        156| 1182|       2818|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |DDROFFSET_V_read_reg_1297            |  32|   0|   32|          0|
    |a_V_addr_reg_1418                    |  32|   0|   32|          0|
    |ap_CS_fsm                            |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_reg_ioackin_a_V_AWREADY           |   1|   0|    1|          0|
    |ap_reg_ioackin_a_V_WREADY            |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond3_reg_1424  |   1|   0|    1|          0|
    |brmerge1_reg_1450                    |   1|   0|    1|          0|
    |brmerge_reg_1414                     |   1|   0|    1|          0|
    |bsc                                  |  64|   0|   64|          0|
    |bsq_0                                |  64|   0|   64|          0|
    |bsq_1                                |  64|   0|   64|          0|
    |buf_p                                |  32|   0|   32|          0|
    |buf_p_flag_reg_659                   |   1|   0|    1|          0|
    |buf_p_load_reg_1383                  |  32|   0|   32|          0|
    |buf_p_loc_reg_675                    |  32|   0|   32|          0|
    |buffer_ack_read_reg_1306             |  32|   0|   32|          0|
    |bufsel                               |   1|   0|    1|          0|
    |bufsel_load_3_reg_701                |   1|   0|    1|          0|
    |bufsel_load_reg_1357                 |   1|   0|    1|          0|
    |bufstatus_0                          |   1|   0|    1|          0|
    |bufstatus_0_flag_1_reg_529           |   1|   0|    1|          0|
    |bufstatus_0_flag_2_reg_1470          |   1|   0|    1|          0|
    |bufstatus_0_flag_3_reg_712           |   1|   0|    1|          0|
    |bufstatus_0_load_reg_1318            |   1|   0|    1|          0|
    |bufstatus_0_load_s_reg_1460          |   1|   0|    1|          0|
    |bufstatus_0_loc_1_reg_543            |   1|   0|    1|          0|
    |bufstatus_0_new_2_reg_1475           |   1|   0|    1|          0|
    |bufstatus_0_new_3_reg_723            |   1|   0|    1|          0|
    |bufstatus_1                          |   1|   0|    1|          0|
    |bufstatus_1_flag_1_reg_554           |   1|   0|    1|          0|
    |bufstatus_1_flag_2_reg_1480          |   1|   0|    1|          0|
    |bufstatus_1_flag_3_reg_734           |   1|   0|    1|          0|
    |bufstatus_1_load_reg_1325            |   1|   0|    1|          0|
    |bufstatus_1_loc_1_reg_568            |   1|   0|    1|          0|
    |bufstatus_1_new_2_reg_1485           |   1|   0|    1|          0|
    |bufstatus_1_new_3_reg_745            |   1|   0|    1|          0|
    |bufstatus_load_phi_reg_1372          |   1|   0|    1|          0|
    |buftimeout                           |  32|   0|   32|          0|
    |buftimeout_load_reg_1351             |  32|   0|   32|          0|
    |buftimeout_loc_reg_688               |  32|   0|   32|          0|
    |buftimeout_new_reg_780               |  32|   0|   32|          0|
    |exitcond3_reg_1424                   |   1|   0|    1|          0|
    |inbuffer_V_load_reg_1438             |  32|   0|   32|          0|
    |inbuffer_pointer                     |  32|   0|   32|          0|
    |inbuffer_pointer_fla_1_reg_579       |   1|   0|    1|          0|
    |inbuffer_pointer_fla_2_reg_756       |   1|   0|    1|          0|
    |inbuffer_pointer_fla_reg_430         |   1|   0|    1|          0|
    |inbuffer_pointer_loc_1_reg_483       |  32|   0|   32|          0|
    |inbuffer_pointer_loc_reg_447         |  32|   0|   32|          0|
    |inbuffer_pointer_new_1_reg_595       |  32|   0|   32|          0|
    |inbuffer_pointer_new_2_reg_768       |  32|   0|   32|          0|
    |indvar_reg_518                       |  13|   0|   13|          0|
    |lost_counter                         |  64|   0|   64|          0|
    |lost_counter_loc_1_reg_507           |  64|   0|   64|          0|
    |lost_counter_loc_2_reg_627           |  64|   0|   64|          0|
    |lost_counter_loc_reg_471             |  64|   0|   64|          0|
    |not_bufsel_load_t_reg_1454           |   1|   0|    1|          0|
    |obuffer_ack                          |  32|   0|   32|          0|
    |out_counter                          |  64|   0|   64|          0|
    |out_counter_loc_1_reg_496            |  64|   0|   64|          0|
    |out_counter_loc_2_reg_611            |  64|   0|   64|          0|
    |out_counter_loc_reg_459              |  64|   0|   64|          0|
    |p_bufstatus_1_load_reg_1465          |   1|   0|    1|          0|
    |run_read_reg_1302                    |   1|   0|    1|          0|
    |swap_timeout                         |   1|   0|    1|          0|
    |swap_timeout_flag_reg_643            |   1|   0|    1|          0|
    |swap_timeout_load_reg_1377           |   1|   0|    1|          0|
    |tmp_10_reg_1443                      |  32|   0|   32|          0|
    |tmp_3_reg_1367                       |   1|   0|   64|         63|
    |tmp_5_reg_1399                       |   1|   0|    1|          0|
    |tmp_reg_1390                         |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1351|   0| 1414|         63|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+--------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+-------------------------------+-----+-----+--------------+------------------------+--------------+
|s_axi_axil_AWVALID             |  in |    1|     s_axi    |          axil          |     array    |
|s_axi_axil_AWREADY             | out |    1|     s_axi    |          axil          |     array    |
|s_axi_axil_AWADDR              |  in |    7|     s_axi    |          axil          |     array    |
|s_axi_axil_WVALID              |  in |    1|     s_axi    |          axil          |     array    |
|s_axi_axil_WREADY              | out |    1|     s_axi    |          axil          |     array    |
|s_axi_axil_WDATA               |  in |   32|     s_axi    |          axil          |     array    |
|s_axi_axil_WSTRB               |  in |    4|     s_axi    |          axil          |     array    |
|s_axi_axil_ARVALID             |  in |    1|     s_axi    |          axil          |     array    |
|s_axi_axil_ARREADY             | out |    1|     s_axi    |          axil          |     array    |
|s_axi_axil_ARADDR              |  in |    7|     s_axi    |          axil          |     array    |
|s_axi_axil_RVALID              | out |    1|     s_axi    |          axil          |     array    |
|s_axi_axil_RREADY              |  in |    1|     s_axi    |          axil          |     array    |
|s_axi_axil_RDATA               | out |   32|     s_axi    |          axil          |     array    |
|s_axi_axil_RRESP               | out |    2|     s_axi    |          axil          |     array    |
|s_axi_axil_BVALID              | out |    1|     s_axi    |          axil          |     array    |
|s_axi_axil_BREADY              |  in |    1|     s_axi    |          axil          |     array    |
|s_axi_axil_BRESP               | out |    2|     s_axi    |          axil          |     array    |
|ap_clk                         |  in |    1| ap_ctrl_none |       data_mover       | return value |
|ap_rst_n                       |  in |    1| ap_ctrl_none |       data_mover       | return value |
|m_axi_a_V_AWVALID              | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWREADY              |  in |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWADDR               | out |   32|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWID                 | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWLEN                | out |    8|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWSIZE               | out |    3|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWBURST              | out |    2|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWLOCK               | out |    2|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWCACHE              | out |    4|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWPROT               | out |    3|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWQOS                | out |    4|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWREGION             | out |    4|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_AWUSER               | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_WVALID               | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_WREADY               |  in |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_WDATA                | out |   32|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_WSTRB                | out |    4|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_WLAST                | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_WID                  | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_WUSER                | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARVALID              | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARREADY              |  in |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARADDR               | out |   32|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARID                 | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARLEN                | out |    8|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARSIZE               | out |    3|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARBURST              | out |    2|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARLOCK               | out |    2|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARCACHE              | out |    4|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARPROT               | out |    3|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARQOS                | out |    4|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARREGION             | out |    4|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_ARUSER               | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_RVALID               |  in |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_RREADY               | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_RDATA                |  in |   32|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_RLAST                |  in |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_RID                  |  in |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_RUSER                |  in |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_RRESP                |  in |    2|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_BVALID               |  in |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_BREADY               | out |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_BRESP                |  in |    2|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_BID                  |  in |    1|     m_axi    |           a_V          |    pointer   |
|m_axi_a_V_BUSER                |  in |    1|     m_axi    |           a_V          |    pointer   |
|stream0_V_V_TDATA              |  in |   64|     axis     |       stream0_V_V      |    pointer   |
|stream0_V_V_TVALID             |  in |    1|     axis     |       stream0_V_V      |    pointer   |
|stream0_V_V_TREADY             | out |    1|     axis     |       stream0_V_V      |    pointer   |
|debug_buffer_status            | out |   32|    ap_ovld   |   debug_buffer_status  |    pointer   |
|debug_buffer_status_ap_vld     | out |    1|    ap_ovld   |   debug_buffer_status  |    pointer   |
|debug_bufsel_0                 | out |   32|    ap_ovld   |     debug_bufsel_0     |    pointer   |
|debug_bufsel_0_ap_vld          | out |    1|    ap_ovld   |     debug_bufsel_0     |    pointer   |
|debug_buf0_p                   | out |   32|    ap_ovld   |      debug_buf0_p      |    pointer   |
|debug_buf0_p_ap_vld            | out |    1|    ap_ovld   |      debug_buf0_p      |    pointer   |
|debug_inbuffer_pointer         | out |   32|    ap_ovld   | debug_inbuffer_pointer |    pointer   |
|debug_inbuffer_pointer_ap_vld  | out |    1|    ap_ovld   | debug_inbuffer_pointer |    pointer   |
|debug_dst_var_V                | out |   64|    ap_ovld   |     debug_dst_var_V    |    pointer   |
|debug_dst_var_V_ap_vld         | out |    1|    ap_ovld   |     debug_dst_var_V    |    pointer   |
|interrupt_r                    | out |    1|    ap_ovld   |       interrupt_r      |    pointer   |
|interrupt_r_ap_vld             | out |    1|    ap_ovld   |       interrupt_r      |    pointer   |
+-------------------------------+-----+-----+--------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!run_read)
	3  / (run_read)
2 --> 
	17  / true
3 --> 
	4  / (!brmerge) | (!bufstatus_load_phi & tmp & tmp_5)
	14  / (bufstatus_load_phi & brmerge) | (!tmp & brmerge) | (!tmp_5 & brmerge)
4 --> 
	5  / true
5 --> 
	8  / (exitcond3)
	6  / (!exitcond3)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	14  / (!brmerge1)
	13  / (brmerge1)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

 <State 1> : 6.79ns
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %a_V), !map !60"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %stream0_V_V), !map !66"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %buffer_status), !map !70"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %buffer_ack), !map !74"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i64]* %buffer_seq), !map !80"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %bufsize), !map !86"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_buffer_status), !map !90"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_bufsel_0), !map !94"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_buf0_p), !map !98"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %debug_inbuffer_pointer), !map !102"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %debug_dst_var_V), !map !106"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %run), !map !110"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %DDROFFSET_V), !map !114"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i64]* %stat_counter), !map !118"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %interrupt_r), !map !124"
ST_1 : Operation 33 [1/1] (1.00ns)   --->   "%DDROFFSET_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %DDROFFSET_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%run_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %run)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%buffer_ack_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %buffer_ack)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%stat_counter_addr = getelementptr [4 x i64]* %stat_counter, i64 0, i64 0"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @data_mover_str) nounwind"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %interrupt_r, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([4 x i64]* %stat_counter, [1 x i8]* @p_str10, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i64]* %stat_counter, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %DDROFFSET_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %run, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %debug_dst_var_V, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_inbuffer_pointer, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_buf0_p, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_bufsel_0, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %debug_buffer_status, [8 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([2 x i32]* %bufsize, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2 x i32]* %bufsize, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecMemCore([2 x i64]* %buffer_seq, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([2 x i64]* %buffer_seq, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %buffer_ack, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %buffer_status, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %stream0_V_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %a_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [DmaTDC.cpp:36]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bufstatus_0_load = load i1* @bufstatus_0, align 1" [DmaTDC.cpp:60]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%bufstatus_1_load = load i1* @bufstatus_1, align 1" [DmaTDC.cpp:60]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inbuffer_pointer_loa = load i32* @inbuffer_pointer, align 4" [DmaTDC.cpp:66]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%out_counter_load = load i64* @out_counter, align 8" [DmaTDC.cpp:80]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%lost_counter_load = load i64* @lost_counter, align 8" [DmaTDC.cpp:93]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buftimeout_load = load i32* @buftimeout, align 4" [DmaTDC.cpp:161]
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %run_read, label %0, label %3" [DmaTDC.cpp:57]
ST_1 : Operation 64 [1/1] (1.76ns)   --->   "store i1 false, i1* @bufsel, align 1" [DmaTDC.cpp:182]
ST_1 : Operation 65 [1/1] (1.76ns)   --->   "store i32 0, i32* @obuffer_ack, align 4" [DmaTDC.cpp:185]
ST_1 : Operation 66 [1/1] (1.76ns)   --->   "store i64 0, i64* @bsc, align 8" [DmaTDC.cpp:187]
ST_1 : Operation 67 [1/1] (1.76ns)   --->   "store i64 0, i64* @out_counter, align 8" [DmaTDC.cpp:189]
ST_1 : Operation 68 [1/1] (1.76ns)   --->   "store i64 0, i64* @lost_counter, align 8" [DmaTDC.cpp:190]
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_seq_addr = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 0" [DmaTDC.cpp:193]
ST_1 : Operation 70 [1/1] (2.32ns)   --->   "store i64 0, i64* %buffer_seq_addr, align 8" [DmaTDC.cpp:193]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%bufsize_addr = getelementptr [2 x i32]* %bufsize, i64 0, i64 0" [DmaTDC.cpp:194]
ST_1 : Operation 72 [1/1] (2.32ns)   --->   "store i32 0, i32* %bufsize_addr, align 4" [DmaTDC.cpp:194]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bufsel_load = load i1* @bufsel, align 1"
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_3 = zext i1 %bufsel_load to i64" [DmaTDC.cpp:60]
ST_1 : Operation 75 [1/1] (1.37ns)   --->   "%bufstatus_load_phi = select i1 %bufsel_load, i1 %bufstatus_1_load, i1 %bufstatus_0_load" [DmaTDC.cpp:60]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%swap_timeout_load = load i1* @swap_timeout, align 1" [DmaTDC.cpp:97]
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%buf_p_load = load i32* @buf_p, align 4" [DmaTDC.cpp:100]
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %bufstatus_load_phi, label %.critedge, label %1" [DmaTDC.cpp:60]
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %stream0_V_V, i32 1)" [DmaTDC.cpp:63]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 80 [1/1] (1.76ns)   --->   "br i1 %tmp, label %2, label %.critedge93" [DmaTDC.cpp:63]
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %stream0_V_V)" [DmaTDC.cpp:65]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 82 [1/1] (2.55ns)   --->   "%tmp_7 = add nsw i32 1, %inbuffer_pointer_loa" [DmaTDC.cpp:66]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_8 = sext i32 %inbuffer_pointer_loa to i64" [DmaTDC.cpp:66]
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i64 %tmp_V to i32" [DmaTDC.cpp:66]
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%inbuffer_V_addr = getelementptr [4096 x i32]* @inbuffer_V, i64 0, i64 %tmp_8" [DmaTDC.cpp:66]
ST_1 : Operation 86 [1/1] (3.25ns)   --->   "store i32 %tmp_13, i32* %inbuffer_V_addr, align 4" [DmaTDC.cpp:66]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 87 [1/1] (2.55ns)   --->   "%tmp_9 = add nsw i32 2, %inbuffer_pointer_loa" [DmaTDC.cpp:67]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_s = sext i32 %tmp_7 to i64" [DmaTDC.cpp:67]
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_V, i32 32, i32 63)" [DmaTDC.cpp:67]
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%inbuffer_V_addr_1 = getelementptr [4096 x i32]* @inbuffer_V, i64 0, i64 %tmp_s" [DmaTDC.cpp:67]
ST_1 : Operation 91 [1/1] (3.25ns)   --->   "store i32 %p_Result_1, i32* %inbuffer_V_addr_1, align 4" [DmaTDC.cpp:67]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_inbuffer_pointer, i32 %tmp_9)" [DmaTDC.cpp:72]
ST_1 : Operation 93 [1/1] (2.47ns)   --->   "%tmp_5 = icmp eq i32 %tmp_9, 4096" [DmaTDC.cpp:75]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (3.52ns)   --->   "%tmp_6 = add i64 1, %out_counter_load" [DmaTDC.cpp:80]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (1.76ns)   --->   "store i64 %tmp_6, i64* @out_counter, align 8" [DmaTDC.cpp:80]
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i64P(i64* %debug_dst_var_V, i64 %tmp_V)" [DmaTDC.cpp:84]
ST_1 : Operation 97 [1/1] (1.76ns)   --->   "br i1 %tmp_5, label %._crit_edge101, label %.critedge93" [DmaTDC.cpp:97]
ST_1 : Operation 98 [1/1] (3.52ns)   --->   "%tmp_4 = add i64 %lost_counter_load, 1" [DmaTDC.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (1.76ns)   --->   "store i64 %tmp_4, i64* @lost_counter, align 8" [DmaTDC.cpp:93]
ST_1 : Operation 100 [1/1] (1.76ns)   --->   "br label %.critedge93"

 <State 2> : 2.32ns
ST_2 : Operation 101 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %buffer_status, i32 0)" [DmaTDC.cpp:186]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%buffer_seq_addr_1 = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 1" [DmaTDC.cpp:193]
ST_2 : Operation 103 [1/1] (2.32ns)   --->   "store i64 0, i64* %buffer_seq_addr_1, align 8" [DmaTDC.cpp:193]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%bufsize_addr_1 = getelementptr [2 x i32]* %bufsize, i64 0, i64 1" [DmaTDC.cpp:194]
ST_2 : Operation 105 [1/1] (2.32ns)   --->   "store i32 0, i32* %bufsize_addr_1, align 4" [DmaTDC.cpp:194]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i1P(i1* %interrupt_r, i1 false)" [DmaTDC.cpp:198]
ST_2 : Operation 107 [1/1] (1.76ns)   --->   "br label %mergeST38"

 <State 3> : 5.04ns
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%inbuffer_pointer_fla = phi i1 [ false, %.critedge ], [ true, %2 ], [ false, %1 ]"
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%inbuffer_pointer_loc = phi i32 [ %inbuffer_pointer_loa, %.critedge ], [ %tmp_9, %2 ], [ %inbuffer_pointer_loa, %1 ]" [DmaTDC.cpp:66]
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%out_counter_loc = phi i64 [ %out_counter_load, %.critedge ], [ %tmp_6, %2 ], [ %out_counter_load, %1 ]" [DmaTDC.cpp:80]
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%lost_counter_loc = phi i64 [ %tmp_4, %.critedge ], [ %lost_counter_load, %2 ], [ %lost_counter_load, %1 ]" [DmaTDC.cpp:93]
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node brmerge)   --->   "%swap_timeout_load_no = xor i1 %swap_timeout_load, true" [DmaTDC.cpp:97]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.93ns) (out node of the LUT)   --->   "%brmerge = or i1 %bufstatus_load_phi, %swap_timeout_load_no" [DmaTDC.cpp:97]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (1.81ns)   --->   "br i1 %brmerge, label %.critedge93._crit_edge103, label %._crit_edge101" [DmaTDC.cpp:97]
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %DDROFFSET_V_read, i32 2, i32 31)" [DmaTDC.cpp:100]
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%op2_cast = zext i30 %tmp_1 to i31" [DmaTDC.cpp:100]
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i32 %buf_p_load to i33" [DmaTDC.cpp:100]
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_2 = call i23 @_ssdm_op_BitConcatenate.i23.i1.i22(i1 %bufsel_load, i22 0)" [DmaTDC.cpp:100]
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i23 %tmp_2 to i31" [DmaTDC.cpp:100]
ST_3 : Operation 120 [1/1] (2.49ns)   --->   "%tmp3 = add i31 %tmp_11_cast, %op2_cast" [DmaTDC.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i31 %tmp3 to i33" [DmaTDC.cpp:100]
ST_3 : Operation 122 [1/1] (2.55ns)   --->   "%p_sum1 = add i33 %tmp3_cast, %tmp_2_cast" [DmaTDC.cpp:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_sum1_cast = sext i33 %p_sum1 to i64" [DmaTDC.cpp:100]
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%a_V_addr = getelementptr i32* %a_V, i64 %p_sum1_cast" [DmaTDC.cpp:100]

 <State 4> : 7.00ns
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%inbuffer_pointer_loc_1 = phi i32 [ %inbuffer_pointer_loc, %.critedge93 ], [ 4096, %2 ]" [DmaTDC.cpp:66]
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%out_counter_loc_1 = phi i64 [ %out_counter_loc, %.critedge93 ], [ %tmp_6, %2 ]" [DmaTDC.cpp:80]
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%lost_counter_loc_1 = phi i64 [ %lost_counter_loc, %.critedge93 ], [ %lost_counter_load, %2 ]" [DmaTDC.cpp:93]
ST_4 : Operation 128 [1/1] (7.00ns)   --->   "%a_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %a_V_addr, i32 4096)" [DmaTDC.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 129 [1/1] (1.76ns)   --->   "br label %burst.wr.header"

 <State 5> : 3.25ns
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%indvar = phi i13 [ 0, %._crit_edge101 ], [ %indvar_next, %burst.wr.body ]"
ST_5 : Operation 131 [1/1] (2.09ns)   --->   "%exitcond3 = icmp eq i13 %indvar, -4096"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (2.01ns)   --->   "%indvar_next = add i13 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %memcpy.tail, label %burst.wr.body"
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_12 = zext i13 %indvar to i64" [DmaTDC.cpp:100]
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%inbuffer_V_addr_2 = getelementptr [4096 x i32]* @inbuffer_V, i64 0, i64 %tmp_12" [DmaTDC.cpp:100]
ST_5 : Operation 136 [2/2] (3.25ns)   --->   "%inbuffer_V_load = load i32* %inbuffer_V_addr_2, align 4" [DmaTDC.cpp:100]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

 <State 6> : 3.25ns
ST_6 : Operation 137 [1/2] (3.25ns)   --->   "%inbuffer_V_load = load i32* %inbuffer_V_addr_2, align 4" [DmaTDC.cpp:100]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

 <State 7> : 7.00ns
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)"
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str21)"
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memcpy_OC_a_OC_V_OC_s)"
ST_7 : Operation 142 [1/1] (7.00ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %a_V_addr, i32 %inbuffer_V_load, i4 -1)" [DmaTDC.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)"
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 8> : 7.00ns
ST_8 : Operation 145 [5/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 7.00ns
ST_9 : Operation 146 [4/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 7.00ns
ST_10 : Operation 147 [3/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 7.00ns
ST_11 : Operation 148 [2/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 149 [1/1] (2.55ns)   --->   "%tmp_10 = add nsw i32 %buf_p_load, %inbuffer_pointer_loc_1" [DmaTDC.cpp:108]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.00ns
ST_12 : Operation 150 [1/5] (7.00ns)   --->   "%a_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %a_V_addr)" [DmaTDC.cpp:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 151 [1/1] (2.47ns)   --->   "%tmp_11 = icmp eq i32 %tmp_10, 4194304" [DmaTDC.cpp:112]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.93ns)   --->   "%brmerge1 = or i1 %swap_timeout_load, %tmp_11" [DmaTDC.cpp:112]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (1.81ns)   --->   "br i1 %brmerge1, label %._crit_edge105, label %.critedge93._crit_edge103" [DmaTDC.cpp:112]
ST_12 : Operation 154 [1/1] (0.93ns)   --->   "%not_bufsel_load_t = xor i1 %bufsel_load, true" [DmaTDC.cpp:114]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.93ns)   --->   "%bufstatus_0_load_s = or i1 %bufstatus_0_load, %not_bufsel_load_t" [DmaTDC.cpp:114]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.93ns)   --->   "%p_bufstatus_1_load = or i1 %bufstatus_1_load, %bufsel_load" [DmaTDC.cpp:114]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%bufsize_addr_2 = getelementptr [2 x i32]* %bufsize, i64 0, i64 %tmp_3" [DmaTDC.cpp:115]
ST_12 : Operation 158 [1/1] (2.32ns)   --->   "store i32 %tmp_10, i32* %bufsize_addr_2, align 4" [DmaTDC.cpp:115]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 159 [1/1] (1.76ns)   --->   "store i1 %not_bufsel_load_t, i1* @bufsel, align 1" [DmaTDC.cpp:122]
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%bsc_load = load i64* @bsc, align 8" [DmaTDC.cpp:124]
ST_12 : Operation 161 [1/1] (3.52ns)   --->   "%tmp_14 = add i64 %bsc_load, 1" [DmaTDC.cpp:124]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (1.76ns)   --->   "store i64 %tmp_14, i64* @bsc, align 8" [DmaTDC.cpp:124]
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %bufsel_load, label %branch4, label %branch5" [DmaTDC.cpp:125]
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "store i64 %tmp_14, i64* @bsq_1, align 8" [DmaTDC.cpp:125]
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "br label %._crit_edge10828" [DmaTDC.cpp:125]
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "store i64 %tmp_14, i64* @bsq_0, align 8" [DmaTDC.cpp:125]
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge10828" [DmaTDC.cpp:125]

 <State 13> : 2.32ns
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%bsq_0_load = load i64* @bsq_0, align 16" [DmaTDC.cpp:128]
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%buffer_seq_addr_2 = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 0" [DmaTDC.cpp:128]
ST_13 : Operation 170 [1/1] (2.32ns)   --->   "store i64 %bsq_0_load, i64* %buffer_seq_addr_2, align 8" [DmaTDC.cpp:128]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 14> : 2.81ns
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%bsq_1_load = load i64* @bsq_1, align 8" [DmaTDC.cpp:128]
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%buffer_seq_addr_3 = getelementptr [2 x i64]* %buffer_seq, i64 0, i64 1" [DmaTDC.cpp:128]
ST_14 : Operation 173 [1/1] (2.32ns)   --->   "store i64 %bsq_1_load, i64* %buffer_seq_addr_3, align 8" [DmaTDC.cpp:128]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i1P(i1* %interrupt_r, i1 true)" [DmaTDC.cpp:131]
ST_14 : Operation 175 [1/1] (1.81ns)   --->   "br label %.critedge93._crit_edge103" [DmaTDC.cpp:132]
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%bufstatus_0_flag_1 = phi i1 [ false, %.critedge93 ], [ %not_bufsel_load_t, %._crit_edge10828 ], [ false, %memcpy.tail ]" [DmaTDC.cpp:114]
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%bufstatus_0_loc_1 = phi i1 [ %bufstatus_0_load, %.critedge93 ], [ %bufstatus_0_load_s, %._crit_edge10828 ], [ %bufstatus_0_load, %memcpy.tail ]" [DmaTDC.cpp:60]
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%bufstatus_1_flag_1 = phi i1 [ false, %.critedge93 ], [ %bufsel_load, %._crit_edge10828 ], [ false, %memcpy.tail ]"
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%bufstatus_1_loc_1 = phi i1 [ %bufstatus_1_load, %.critedge93 ], [ %p_bufstatus_1_load, %._crit_edge10828 ], [ %bufstatus_1_load, %memcpy.tail ]" [DmaTDC.cpp:60]
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%inbuffer_pointer_fla_1 = phi i1 [ %inbuffer_pointer_fla, %.critedge93 ], [ true, %._crit_edge10828 ], [ true, %memcpy.tail ]"
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%inbuffer_pointer_new_1 = phi i32 [ %inbuffer_pointer_loc, %.critedge93 ], [ 0, %._crit_edge10828 ], [ 0, %memcpy.tail ]" [DmaTDC.cpp:66]
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%out_counter_loc_2 = phi i64 [ %out_counter_loc, %.critedge93 ], [ %out_counter_loc_1, %._crit_edge10828 ], [ %out_counter_loc_1, %memcpy.tail ]" [DmaTDC.cpp:80]
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%lost_counter_loc_2 = phi i64 [ %lost_counter_loc, %.critedge93 ], [ %lost_counter_loc_1, %._crit_edge10828 ], [ %lost_counter_loc_1, %memcpy.tail ]" [DmaTDC.cpp:93]
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%swap_timeout_flag = phi i1 [ false, %.critedge93 ], [ true, %._crit_edge10828 ], [ false, %memcpy.tail ]"
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%buf_p_flag = phi i1 [ false, %.critedge93 ], [ true, %._crit_edge10828 ], [ true, %memcpy.tail ]"
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%buf_p_loc = phi i32 [ %buf_p_load, %.critedge93 ], [ 0, %._crit_edge10828 ], [ %tmp_10, %memcpy.tail ]" [DmaTDC.cpp:100]
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%buftimeout_loc = phi i32 [ %buftimeout_load, %.critedge93 ], [ 0, %._crit_edge10828 ], [ %buftimeout_load, %memcpy.tail ]" [DmaTDC.cpp:161]
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%bufsel_load_3 = phi i1 [ %bufsel_load, %.critedge93 ], [ %not_bufsel_load_t, %._crit_edge10828 ], [ %bufsel_load, %memcpy.tail ]" [DmaTDC.cpp:114]
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%bufsel_load_3_cast = zext i1 %bufsel_load_3 to i32" [DmaTDC.cpp:136]
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_15 = zext i1 %bufstatus_0_loc_1 to i32" [DmaTDC.cpp:136]
ST_14 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %tmp_15, i32 1, i1 %bufstatus_1_loc_1)" [DmaTDC.cpp:136]
ST_14 : Operation 192 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %buffer_status, i32 %tmp_16)" [DmaTDC.cpp:136]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%obuffer_ack_load = load i32* @obuffer_ack, align 4" [DmaTDC.cpp:142]
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %obuffer_ack_load to i1" [DmaTDC.cpp:142]
ST_14 : Operation 195 [1/1] (0.93ns)   --->   "%tmp_18 = xor i1 %tmp_17, true" [DmaTDC.cpp:142]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %buf_p_flag, label %mergeST37, label %.critedge93._crit_edge103.new_ifconv"
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "store i32 %buf_p_loc, i32* @buf_p, align 4" [DmaTDC.cpp:108]
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "br label %.critedge93._crit_edge103.new_ifconv"
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %buffer_ack_read to i1" [DmaTDC.cpp:142]
ST_14 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_0_new_2)   --->   "%tmp_19 = xor i1 %tmp_25, true" [DmaTDC.cpp:142]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_0_flag_2)   --->   "%bufstatus_0_flag_1_s = and i1 %tmp_25, %tmp_18" [DmaTDC.cpp:142]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 202 [1/1] (0.93ns) (out node of the LUT)   --->   "%bufstatus_0_flag_2 = or i1 %bufstatus_0_flag_1, %bufstatus_0_flag_1_s" [DmaTDC.cpp:114]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.93ns) (out node of the LUT)   --->   "%bufstatus_0_new_2 = or i1 %tmp_17, %tmp_19" [DmaTDC.cpp:142]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 204 [1/1] (0.93ns)   --->   "%bufstatus_load_4 = and i1 %bufstatus_0_loc_1, %bufstatus_0_new_2" [DmaTDC.cpp:60]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %obuffer_ack_load, i32 1)" [DmaTDC.cpp:142]
ST_14 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_1_flag_2)   --->   "%rev = xor i1 %tmp_26, true" [DmaTDC.cpp:142]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %buffer_ack_read, i32 1)" [DmaTDC.cpp:142]
ST_14 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_1_new_2)   --->   "%rev8 = xor i1 %tmp_27, true" [DmaTDC.cpp:142]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node bufstatus_1_flag_2)   --->   "%bufstatus_1_flag_1_s = and i1 %tmp_27, %rev" [DmaTDC.cpp:142]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 210 [1/1] (0.93ns) (out node of the LUT)   --->   "%bufstatus_1_flag_2 = or i1 %bufstatus_1_flag_1, %bufstatus_1_flag_1_s" [DmaTDC.cpp:142]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 211 [1/1] (0.93ns) (out node of the LUT)   --->   "%bufstatus_1_new_2 = or i1 %tmp_26, %rev8" [DmaTDC.cpp:142]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 212 [1/1] (0.93ns)   --->   "%bufstatus_load_5 = and i1 %bufstatus_1_loc_1, %bufstatus_1_new_2" [DmaTDC.cpp:60]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 213 [1/1] (1.76ns)   --->   "store i32 %buffer_ack_read, i32* @obuffer_ack, align 4" [DmaTDC.cpp:148]
ST_14 : Operation 214 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_bufsel_0, i32 %bufsel_load_3_cast)" [DmaTDC.cpp:150]
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_buf0_p, i32 %buf_p_loc)" [DmaTDC.cpp:151]
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_20 = zext i1 %bufstatus_load_4 to i32" [DmaTDC.cpp:153]
ST_14 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_21 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %tmp_20, i32 1, i1 %bufstatus_load_5)" [DmaTDC.cpp:153]
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_ovld.i32P(i32* %debug_buffer_status, i32 %tmp_21)" [DmaTDC.cpp:153]
ST_14 : Operation 219 [1/1] (2.32ns)   --->   "store i64 0, i64* %stat_counter_addr, align 8" [DmaTDC.cpp:158]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 15> : 2.32ns
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%stat_counter_addr_1 = getelementptr [4 x i64]* %stat_counter, i64 0, i64 1" [DmaTDC.cpp:159]
ST_15 : Operation 221 [1/1] (2.32ns)   --->   "store i64 %out_counter_loc_2, i64* %stat_counter_addr_1, align 8" [DmaTDC.cpp:159]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 16> : 2.32ns
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%stat_counter_addr_2 = getelementptr [4 x i64]* %stat_counter, i64 0, i64 2" [DmaTDC.cpp:160]
ST_16 : Operation 223 [1/1] (2.32ns)   --->   "store i64 %lost_counter_loc_2, i64* %stat_counter_addr_2, align 8" [DmaTDC.cpp:160]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>

 <State 17> : 5.69ns
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_22 = zext i32 %buftimeout_loc to i64" [DmaTDC.cpp:161]
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%stat_counter_addr_3 = getelementptr [4 x i64]* %stat_counter, i64 0, i64 4" [DmaTDC.cpp:161]
ST_17 : Operation 226 [1/1] (2.32ns)   --->   "store i64 %tmp_22, i64* %stat_counter_addr_3, align 8" [DmaTDC.cpp:161]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 4> <RAM>
ST_17 : Operation 227 [1/1] (2.47ns)   --->   "%tmp_23 = icmp eq i32 %buftimeout_loc, 10000000" [DmaTDC.cpp:168]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 228 [1/1] (2.55ns)   --->   "%tmp_24 = add i32 1, %buftimeout_loc" [DmaTDC.cpp:174]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 229 [1/1] (0.93ns)   --->   "%swap_timeout_flag_1 = or i1 %tmp_23, %swap_timeout_flag" [DmaTDC.cpp:168]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (1.37ns)   --->   "%storemerge = select i1 %tmp_23, i32 0, i32 %tmp_24" [DmaTDC.cpp:168]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %swap_timeout_flag_1, label %mergeST35, label %.new36" [DmaTDC.cpp:168]
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "store i1 %tmp_23, i1* @swap_timeout, align 1" [DmaTDC.cpp:117]
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "br label %.new36"
ST_17 : Operation 234 [1/1] (1.76ns)   --->   "br label %mergeST38" [DmaTDC.cpp:179]
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%bufstatus_0_flag_3 = phi i1 [ %bufstatus_0_flag_2, %.new36 ], [ true, %3 ]" [DmaTDC.cpp:114]
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%bufstatus_0_new_3 = phi i1 [ %bufstatus_0_new_2, %.new36 ], [ false, %3 ]" [DmaTDC.cpp:142]
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%bufstatus_1_flag_3 = phi i1 [ %bufstatus_1_flag_2, %.new36 ], [ true, %3 ]" [DmaTDC.cpp:142]
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%bufstatus_1_new_3 = phi i1 [ %bufstatus_1_new_2, %.new36 ], [ false, %3 ]" [DmaTDC.cpp:142]
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%inbuffer_pointer_fla_2 = phi i1 [ %inbuffer_pointer_fla_1, %.new36 ], [ true, %3 ]"
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%inbuffer_pointer_new_2 = phi i32 [ %inbuffer_pointer_new_1, %.new36 ], [ 0, %3 ]" [DmaTDC.cpp:66]
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%buftimeout_new = phi i32 [ %storemerge, %.new36 ], [ 0, %3 ]" [DmaTDC.cpp:168]
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "store i32 %buftimeout_new, i32* @buftimeout, align 4" [DmaTDC.cpp:116]
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %inbuffer_pointer_fla_2, label %mergeST33, label %.new34"
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "store i32 %inbuffer_pointer_new_2, i32* @inbuffer_pointer, align 4" [DmaTDC.cpp:67]
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "br label %.new34"
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %bufstatus_1_flag_3, label %mergeST31, label %.new32" [DmaTDC.cpp:142]
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "store i1 %bufstatus_1_new_3, i1* @bufstatus_1, align 1" [DmaTDC.cpp:144]
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "br label %.new32"
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %bufstatus_0_flag_3, label %mergeST, label %.new" [DmaTDC.cpp:114]
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "store i1 %bufstatus_0_new_3, i1* @bufstatus_0, align 1" [DmaTDC.cpp:144]
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "br label %.new"
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "ret void" [DmaTDC.cpp:200]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ stream0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ buffer_status]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ buffer_ack]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buffer_seq]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ bufsize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ debug_buffer_status]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ debug_bufsel_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ debug_buf0_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ debug_inbuffer_pointer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ debug_dst_var_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ run]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DDROFFSET_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stat_counter]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ interrupt_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bufstatus_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bufstatus_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inbuffer_pointer]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ lost_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buftimeout]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bufsel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ swap_timeout]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buf_p]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ inbuffer_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ bsc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bsq_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ bsq_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ obuffer_ack]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18            (specbitsmap      ) [ 000000000000000000]
StgValue_19            (specbitsmap      ) [ 000000000000000000]
StgValue_20            (specbitsmap      ) [ 000000000000000000]
StgValue_21            (specbitsmap      ) [ 000000000000000000]
StgValue_22            (specbitsmap      ) [ 000000000000000000]
StgValue_23            (specbitsmap      ) [ 000000000000000000]
StgValue_24            (specbitsmap      ) [ 000000000000000000]
StgValue_25            (specbitsmap      ) [ 000000000000000000]
StgValue_26            (specbitsmap      ) [ 000000000000000000]
StgValue_27            (specbitsmap      ) [ 000000000000000000]
StgValue_28            (specbitsmap      ) [ 000000000000000000]
StgValue_29            (specbitsmap      ) [ 000000000000000000]
StgValue_30            (specbitsmap      ) [ 000000000000000000]
StgValue_31            (specbitsmap      ) [ 000000000000000000]
StgValue_32            (specbitsmap      ) [ 000000000000000000]
DDROFFSET_V_read       (read             ) [ 000100000000000000]
run_read               (read             ) [ 011111111111111111]
buffer_ack_read        (read             ) [ 000111111111111000]
stat_counter_addr      (getelementptr    ) [ 000111111111111000]
StgValue_37            (spectopmodule    ) [ 000000000000000000]
StgValue_38            (specinterface    ) [ 000000000000000000]
empty                  (specmemcore      ) [ 000000000000000000]
StgValue_40            (specinterface    ) [ 000000000000000000]
StgValue_41            (specinterface    ) [ 000000000000000000]
StgValue_42            (specinterface    ) [ 000000000000000000]
StgValue_43            (specinterface    ) [ 000000000000000000]
StgValue_44            (specinterface    ) [ 000000000000000000]
StgValue_45            (specinterface    ) [ 000000000000000000]
StgValue_46            (specinterface    ) [ 000000000000000000]
StgValue_47            (specinterface    ) [ 000000000000000000]
empty_7                (specmemcore      ) [ 000000000000000000]
StgValue_49            (specinterface    ) [ 000000000000000000]
empty_8                (specmemcore      ) [ 000000000000000000]
StgValue_51            (specinterface    ) [ 000000000000000000]
StgValue_52            (specinterface    ) [ 000000000000000000]
StgValue_53            (specinterface    ) [ 000000000000000000]
StgValue_54            (specinterface    ) [ 000000000000000000]
StgValue_55            (specinterface    ) [ 000000000000000000]
StgValue_56            (specinterface    ) [ 000000000000000000]
bufstatus_0_load       (load             ) [ 000111111111111000]
bufstatus_1_load       (load             ) [ 000111111111111000]
inbuffer_pointer_loa   (load             ) [ 010100000000000000]
out_counter_load       (load             ) [ 010100000000000000]
lost_counter_load      (load             ) [ 010110000000000000]
buftimeout_load        (load             ) [ 000111111111111000]
StgValue_63            (br               ) [ 000000000000000000]
StgValue_64            (store            ) [ 000000000000000000]
StgValue_65            (store            ) [ 000000000000000000]
StgValue_66            (store            ) [ 000000000000000000]
StgValue_67            (store            ) [ 000000000000000000]
StgValue_68            (store            ) [ 000000000000000000]
buffer_seq_addr        (getelementptr    ) [ 000000000000000000]
StgValue_70            (store            ) [ 000000000000000000]
bufsize_addr           (getelementptr    ) [ 000000000000000000]
StgValue_72            (store            ) [ 000000000000000000]
bufsel_load            (load             ) [ 000111111111111000]
tmp_3                  (zext             ) [ 000111111111100000]
bufstatus_load_phi     (select           ) [ 010111111111111000]
swap_timeout_load      (load             ) [ 000111111111100000]
buf_p_load             (load             ) [ 000111111111111000]
StgValue_78            (br               ) [ 000000000000000000]
tmp                    (nbreadreq        ) [ 010111111111111000]
StgValue_80            (br               ) [ 010100000000000000]
tmp_V                  (read             ) [ 000000000000000000]
tmp_7                  (add              ) [ 000000000000000000]
tmp_8                  (sext             ) [ 000000000000000000]
tmp_13                 (trunc            ) [ 000000000000000000]
inbuffer_V_addr        (getelementptr    ) [ 000000000000000000]
StgValue_86            (store            ) [ 000000000000000000]
tmp_9                  (add              ) [ 010100000000000000]
tmp_s                  (sext             ) [ 000000000000000000]
p_Result_1             (partselect       ) [ 000000000000000000]
inbuffer_V_addr_1      (getelementptr    ) [ 000000000000000000]
StgValue_91            (store            ) [ 000000000000000000]
StgValue_92            (write            ) [ 000000000000000000]
tmp_5                  (icmp             ) [ 000111111111111000]
tmp_6                  (add              ) [ 010110000000000000]
StgValue_95            (store            ) [ 000000000000000000]
StgValue_96            (write            ) [ 000000000000000000]
StgValue_97            (br               ) [ 010110000000000000]
tmp_4                  (add              ) [ 010100000000000000]
StgValue_99            (store            ) [ 000000000000000000]
StgValue_100           (br               ) [ 010100000000000000]
StgValue_101           (write            ) [ 000000000000000000]
buffer_seq_addr_1      (getelementptr    ) [ 000000000000000000]
StgValue_103           (store            ) [ 000000000000000000]
bufsize_addr_1         (getelementptr    ) [ 000000000000000000]
StgValue_105           (store            ) [ 000000000000000000]
StgValue_106           (write            ) [ 000000000000000000]
StgValue_107           (br               ) [ 001000000000000001]
inbuffer_pointer_fla   (phi              ) [ 000111111111111000]
inbuffer_pointer_loc   (phi              ) [ 010111111111111000]
out_counter_loc        (phi              ) [ 010111111111111000]
lost_counter_loc       (phi              ) [ 010111111111111000]
swap_timeout_load_no   (xor              ) [ 000000000000000000]
brmerge                (or               ) [ 000111111111111000]
StgValue_114           (br               ) [ 010111111111111000]
tmp_1                  (partselect       ) [ 000000000000000000]
op2_cast               (zext             ) [ 000000000000000000]
tmp_2_cast             (sext             ) [ 000000000000000000]
tmp_2                  (bitconcatenate   ) [ 000000000000000000]
tmp_11_cast            (zext             ) [ 000000000000000000]
tmp3                   (add              ) [ 000000000000000000]
tmp3_cast              (zext             ) [ 000000000000000000]
p_sum1                 (add              ) [ 000000000000000000]
p_sum1_cast            (sext             ) [ 000000000000000000]
a_V_addr               (getelementptr    ) [ 000011111111100000]
inbuffer_pointer_loc_1 (phi              ) [ 000011111111000000]
out_counter_loc_1      (phi              ) [ 000111111111111000]
lost_counter_loc_1     (phi              ) [ 000111111111111000]
a_V_addr_wr_req        (writereq         ) [ 000000000000000000]
StgValue_129           (br               ) [ 000011110000000000]
indvar                 (phi              ) [ 000001000000000000]
exitcond3              (icmp             ) [ 000001110000000000]
indvar_next            (add              ) [ 000011110000000000]
StgValue_133           (br               ) [ 000000000000000000]
tmp_12                 (zext             ) [ 000000000000000000]
inbuffer_V_addr_2      (getelementptr    ) [ 000001100000000000]
inbuffer_V_load        (load             ) [ 000001010000000000]
empty_9                (speclooptripcount) [ 000000000000000000]
burstwrite_rbegin      (specregionbegin  ) [ 000000000000000000]
empty_10               (specpipeline     ) [ 000000000000000000]
StgValue_141           (specloopname     ) [ 000000000000000000]
StgValue_142           (write            ) [ 000000000000000000]
burstwrite_rend        (specregionend    ) [ 000000000000000000]
StgValue_144           (br               ) [ 000011110000000000]
tmp_10                 (add              ) [ 000100000000111000]
a_V_addr_wr_resp       (writeresp        ) [ 000000000000000000]
tmp_11                 (icmp             ) [ 000000000000000000]
brmerge1               (or               ) [ 000000000000111000]
StgValue_153           (br               ) [ 000100000000111000]
not_bufsel_load_t      (xor              ) [ 000100000000111000]
bufstatus_0_load_s     (or               ) [ 000100000000111000]
p_bufstatus_1_load     (or               ) [ 000100000000111000]
bufsize_addr_2         (getelementptr    ) [ 000000000000000000]
StgValue_158           (store            ) [ 000000000000000000]
StgValue_159           (store            ) [ 000000000000000000]
bsc_load               (load             ) [ 000000000000000000]
tmp_14                 (add              ) [ 000000000000000000]
StgValue_162           (store            ) [ 000000000000000000]
StgValue_163           (br               ) [ 000000000000000000]
StgValue_164           (store            ) [ 000000000000000000]
StgValue_165           (br               ) [ 000000000000000000]
StgValue_166           (store            ) [ 000000000000000000]
StgValue_167           (br               ) [ 000000000000000000]
bsq_0_load             (load             ) [ 000000000000000000]
buffer_seq_addr_2      (getelementptr    ) [ 000000000000000000]
StgValue_170           (store            ) [ 000000000000000000]
bsq_1_load             (load             ) [ 000000000000000000]
buffer_seq_addr_3      (getelementptr    ) [ 000000000000000000]
StgValue_173           (store            ) [ 000000000000000000]
StgValue_174           (write            ) [ 000000000000000000]
StgValue_175           (br               ) [ 000000000000000000]
bufstatus_0_flag_1     (phi              ) [ 000000000000001000]
bufstatus_0_loc_1      (phi              ) [ 000000000000001000]
bufstatus_1_flag_1     (phi              ) [ 000000000000001000]
bufstatus_1_loc_1      (phi              ) [ 000000000000001000]
inbuffer_pointer_fla_1 (phi              ) [ 001000000000011111]
inbuffer_pointer_new_1 (phi              ) [ 001000000000011111]
out_counter_loc_2      (phi              ) [ 000000000000011100]
lost_counter_loc_2     (phi              ) [ 000000000000011110]
swap_timeout_flag      (phi              ) [ 000000000000011111]
buf_p_flag             (phi              ) [ 000000000000001000]
buf_p_loc              (phi              ) [ 000000000000001000]
buftimeout_loc         (phi              ) [ 000000000000011111]
bufsel_load_3          (phi              ) [ 000000000000001000]
bufsel_load_3_cast     (zext             ) [ 000000000000000000]
tmp_15                 (zext             ) [ 000000000000000000]
tmp_16                 (bitset           ) [ 000000000000000000]
StgValue_192           (write            ) [ 000000000000000000]
obuffer_ack_load       (load             ) [ 000000000000000000]
tmp_17                 (trunc            ) [ 000000000000000000]
tmp_18                 (xor              ) [ 000000000000000000]
StgValue_196           (br               ) [ 000000000000000000]
StgValue_197           (store            ) [ 000000000000000000]
StgValue_198           (br               ) [ 000000000000000000]
tmp_25                 (trunc            ) [ 000000000000000000]
tmp_19                 (xor              ) [ 000000000000000000]
bufstatus_0_flag_1_s   (and              ) [ 000000000000000000]
bufstatus_0_flag_2     (or               ) [ 001000000000000111]
bufstatus_0_new_2      (or               ) [ 001000000000000111]
bufstatus_load_4       (and              ) [ 000000000000000000]
tmp_26                 (bitselect        ) [ 000000000000000000]
rev                    (xor              ) [ 000000000000000000]
tmp_27                 (bitselect        ) [ 000000000000000000]
rev8                   (xor              ) [ 000000000000000000]
bufstatus_1_flag_1_s   (and              ) [ 000000000000000000]
bufstatus_1_flag_2     (or               ) [ 001000000000000111]
bufstatus_1_new_2      (or               ) [ 001000000000000111]
bufstatus_load_5       (and              ) [ 000000000000000000]
StgValue_213           (store            ) [ 000000000000000000]
StgValue_214           (write            ) [ 000000000000000000]
StgValue_215           (write            ) [ 000000000000000000]
tmp_20                 (zext             ) [ 000000000000000000]
tmp_21                 (bitset           ) [ 000000000000000000]
StgValue_218           (write            ) [ 000000000000000000]
StgValue_219           (store            ) [ 000000000000000000]
stat_counter_addr_1    (getelementptr    ) [ 000000000000000000]
StgValue_221           (store            ) [ 000000000000000000]
stat_counter_addr_2    (getelementptr    ) [ 000000000000000000]
StgValue_223           (store            ) [ 000000000000000000]
tmp_22                 (zext             ) [ 000000000000000000]
stat_counter_addr_3    (getelementptr    ) [ 000000000000000000]
StgValue_226           (store            ) [ 000000000000000000]
tmp_23                 (icmp             ) [ 000000000000000000]
tmp_24                 (add              ) [ 000000000000000000]
swap_timeout_flag_1    (or               ) [ 000000000000000001]
storemerge             (select           ) [ 000000000000000000]
StgValue_231           (br               ) [ 000000000000000000]
StgValue_232           (store            ) [ 000000000000000000]
StgValue_233           (br               ) [ 000000000000000000]
StgValue_234           (br               ) [ 000000000000000000]
bufstatus_0_flag_3     (phi              ) [ 000000000000000001]
bufstatus_0_new_3      (phi              ) [ 000000000000000001]
bufstatus_1_flag_3     (phi              ) [ 000000000000000001]
bufstatus_1_new_3      (phi              ) [ 000000000000000001]
inbuffer_pointer_fla_2 (phi              ) [ 000000000000000001]
inbuffer_pointer_new_2 (phi              ) [ 000000000000000001]
buftimeout_new         (phi              ) [ 000000000000000001]
StgValue_242           (store            ) [ 000000000000000000]
StgValue_243           (br               ) [ 000000000000000000]
StgValue_244           (store            ) [ 000000000000000000]
StgValue_245           (br               ) [ 000000000000000000]
StgValue_246           (br               ) [ 000000000000000000]
StgValue_247           (store            ) [ 000000000000000000]
StgValue_248           (br               ) [ 000000000000000000]
StgValue_249           (br               ) [ 000000000000000000]
StgValue_250           (store            ) [ 000000000000000000]
StgValue_251           (br               ) [ 000000000000000000]
StgValue_252           (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream0_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream0_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buffer_status">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_status"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer_ack">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_ack"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer_seq">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_seq"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bufsize">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufsize"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="debug_buffer_status">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_buffer_status"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="debug_bufsel_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_bufsel_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="debug_buf0_p">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_buf0_p"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="debug_inbuffer_pointer">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_inbuffer_pointer"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="debug_dst_var_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_dst_var_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="run">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="run"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="DDROFFSET_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DDROFFSET_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stat_counter">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_counter"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="interrupt_r">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="interrupt_r"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bufstatus_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufstatus_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bufstatus_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufstatus_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="inbuffer_pointer">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuffer_pointer"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_counter">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_counter"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="lost_counter">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lost_counter"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buftimeout">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buftimeout"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="bufsel">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufsel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="swap_timeout">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="swap_timeout"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buf_p">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_p"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="inbuffer_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuffer_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="bsc">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bsc"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="bsq_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bsq_0"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="bsq_1">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bsq_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="obuffer_ack">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="obuffer_ack"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_mover_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i32P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i64P"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i1P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i1.i22"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_a_OC_V_OC_s"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1004" name="DDROFFSET_V_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DDROFFSET_V_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="run_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="run_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="buffer_ack_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="buffer_ack_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_nbreadreq_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_V_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="StgValue_92_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_92/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="StgValue_96_write_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="64" slack="0"/>
<pin id="228" dir="0" index="2" bw="64" slack="0"/>
<pin id="229" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_96/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="32" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_101/2 StgValue_192/14 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_write_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_106/2 StgValue_174/14 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_writeresp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="0" index="2" bw="14" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="a_V_addr_wr_req/4 a_V_addr_wr_resp/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="StgValue_142_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="4"/>
<pin id="259" dir="0" index="2" bw="32" slack="1"/>
<pin id="260" dir="0" index="3" bw="1" slack="0"/>
<pin id="261" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_142/7 "/>
</bind>
</comp>

<comp id="266" class="1004" name="StgValue_214_write_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="0" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_214/14 "/>
</bind>
</comp>

<comp id="273" class="1004" name="StgValue_215_write_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="0" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_215/14 "/>
</bind>
</comp>

<comp id="280" class="1004" name="StgValue_218_write_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_218/14 "/>
</bind>
</comp>

<comp id="287" class="1004" name="stat_counter_addr_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stat_counter_addr/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="buffer_seq_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_seq_addr/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="grp_access_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/1 StgValue_103/2 StgValue_170/13 StgValue_173/14 "/>
</bind>
</comp>

<comp id="309" class="1004" name="bufsize_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufsize_addr/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/1 StgValue_105/2 StgValue_158/12 "/>
</bind>
</comp>

<comp id="323" class="1004" name="inbuffer_V_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuffer_V_addr/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="0" index="3" bw="12" slack="0"/>
<pin id="343" dir="0" index="4" bw="32" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
<pin id="344" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_86/1 StgValue_91/1 inbuffer_V_load/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="inbuffer_V_addr_1_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuffer_V_addr_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="buffer_seq_addr_1_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="64" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_seq_addr_1/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="bufsize_addr_1_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufsize_addr_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="inbuffer_V_addr_2_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="13" slack="0"/>
<pin id="368" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inbuffer_V_addr_2/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="bufsize_addr_2_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="8"/>
<pin id="376" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufsize_addr_2/12 "/>
</bind>
</comp>

<comp id="380" class="1004" name="buffer_seq_addr_2_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_seq_addr_2/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="buffer_seq_addr_3_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_seq_addr_3/14 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_access_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="0"/>
<pin id="401" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_219/14 StgValue_221/15 StgValue_223/16 StgValue_226/17 "/>
</bind>
</comp>

<comp id="403" class="1004" name="stat_counter_addr_1_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stat_counter_addr_1/15 "/>
</bind>
</comp>

<comp id="412" class="1004" name="stat_counter_addr_2_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="3" slack="0"/>
<pin id="416" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stat_counter_addr_2/16 "/>
</bind>
</comp>

<comp id="421" class="1004" name="stat_counter_addr_3_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="4" slack="0"/>
<pin id="425" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="stat_counter_addr_3/17 "/>
</bind>
</comp>

<comp id="430" class="1005" name="inbuffer_pointer_fla_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_fla (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="inbuffer_pointer_fla_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="1" slack="1"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="4" bw="1" slack="1"/>
<pin id="441" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="6" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_fla/3 "/>
</bind>
</comp>

<comp id="447" class="1005" name="inbuffer_pointer_loc_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_loc (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="inbuffer_pointer_loc_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="32" slack="1"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="4" bw="32" slack="1"/>
<pin id="456" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_loc/3 "/>
</bind>
</comp>

<comp id="459" class="1005" name="out_counter_loc_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_counter_loc (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="out_counter_loc_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="64" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="4" bw="64" slack="1"/>
<pin id="468" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_counter_loc/3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="lost_counter_loc_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lost_counter_loc (phireg) "/>
</bind>
</comp>

<comp id="474" class="1004" name="lost_counter_loc_phi_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="1"/>
<pin id="476" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="64" slack="1"/>
<pin id="478" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="4" bw="64" slack="1"/>
<pin id="480" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lost_counter_loc/3 "/>
</bind>
</comp>

<comp id="483" class="1005" name="inbuffer_pointer_loc_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="2"/>
<pin id="485" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="inbuffer_pointer_loc_1_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="14" slack="2"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_loc_1/4 "/>
</bind>
</comp>

<comp id="496" class="1005" name="out_counter_loc_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="8"/>
<pin id="498" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="out_counter_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="out_counter_loc_1_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="1"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="64" slack="2"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_counter_loc_1/4 "/>
</bind>
</comp>

<comp id="507" class="1005" name="lost_counter_loc_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="8"/>
<pin id="509" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="lost_counter_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="lost_counter_loc_1_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="1"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="64" slack="2"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lost_counter_loc_1/4 "/>
</bind>
</comp>

<comp id="518" class="1005" name="indvar_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="13" slack="1"/>
<pin id="520" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="indvar_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="13" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/5 "/>
</bind>
</comp>

<comp id="529" class="1005" name="bufstatus_0_flag_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="2"/>
<pin id="531" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="bufstatus_0_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="bufstatus_0_flag_1_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="9"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="1" slack="2"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="4" bw="1" slack="2"/>
<pin id="539" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_0_flag_1/14 "/>
</bind>
</comp>

<comp id="543" class="1005" name="bufstatus_0_loc_1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bufstatus_0_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="bufstatus_0_loc_1_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="10"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="1" slack="2"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="4" bw="1" slack="10"/>
<pin id="552" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_0_loc_1/14 "/>
</bind>
</comp>

<comp id="554" class="1005" name="bufstatus_1_flag_1_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="2"/>
<pin id="556" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="bufstatus_1_flag_1 (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="bufstatus_1_flag_1_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="9"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="1" slack="10"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="4" bw="1" slack="2"/>
<pin id="564" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_1_flag_1/14 "/>
</bind>
</comp>

<comp id="568" class="1005" name="bufstatus_1_loc_1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bufstatus_1_loc_1 (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="bufstatus_1_loc_1_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="10"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="1" slack="2"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="0" index="4" bw="1" slack="10"/>
<pin id="577" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="578" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_1_loc_1/14 "/>
</bind>
</comp>

<comp id="579" class="1005" name="inbuffer_pointer_fla_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="2"/>
<pin id="581" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_fla_1 (phireg) "/>
</bind>
</comp>

<comp id="583" class="1004" name="inbuffer_pointer_fla_1_phi_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="9"/>
<pin id="585" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="4" bw="1" slack="2"/>
<pin id="589" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="6" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_fla_1/14 "/>
</bind>
</comp>

<comp id="595" class="1005" name="inbuffer_pointer_new_1_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="2"/>
<pin id="597" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_new_1 (phireg) "/>
</bind>
</comp>

<comp id="599" class="1004" name="inbuffer_pointer_new_1_phi_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="9"/>
<pin id="601" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="2" bw="1" slack="0"/>
<pin id="603" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="4" bw="1" slack="2"/>
<pin id="605" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="6" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_new_1/14 "/>
</bind>
</comp>

<comp id="611" class="1005" name="out_counter_loc_2_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_counter_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="615" class="1004" name="out_counter_loc_2_phi_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="9"/>
<pin id="617" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="618" dir="0" index="2" bw="64" slack="8"/>
<pin id="619" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="620" dir="0" index="4" bw="64" slack="8"/>
<pin id="621" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="622" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_counter_loc_2/14 "/>
</bind>
</comp>

<comp id="627" class="1005" name="lost_counter_loc_2_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="2"/>
<pin id="629" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="lost_counter_loc_2 (phireg) "/>
</bind>
</comp>

<comp id="631" class="1004" name="lost_counter_loc_2_phi_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="9"/>
<pin id="633" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="634" dir="0" index="2" bw="64" slack="8"/>
<pin id="635" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="636" dir="0" index="4" bw="64" slack="8"/>
<pin id="637" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="638" dir="1" index="6" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lost_counter_loc_2/14 "/>
</bind>
</comp>

<comp id="643" class="1005" name="swap_timeout_flag_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="2"/>
<pin id="645" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="swap_timeout_flag (phireg) "/>
</bind>
</comp>

<comp id="647" class="1004" name="swap_timeout_flag_phi_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="9"/>
<pin id="649" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="652" dir="0" index="4" bw="1" slack="2"/>
<pin id="653" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="6" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="swap_timeout_flag/14 "/>
</bind>
</comp>

<comp id="659" class="1005" name="buf_p_flag_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="2"/>
<pin id="661" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_p_flag (phireg) "/>
</bind>
</comp>

<comp id="664" class="1004" name="buf_p_flag_phi_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="9"/>
<pin id="666" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="669" dir="0" index="4" bw="1" slack="2"/>
<pin id="670" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="671" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_p_flag/14 "/>
</bind>
</comp>

<comp id="675" class="1005" name="buf_p_loc_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="677" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="buf_p_loc (phireg) "/>
</bind>
</comp>

<comp id="678" class="1004" name="buf_p_loc_phi_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="10"/>
<pin id="680" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="681" dir="0" index="2" bw="1" slack="0"/>
<pin id="682" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="683" dir="0" index="4" bw="32" slack="3"/>
<pin id="684" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="685" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_p_loc/14 "/>
</bind>
</comp>

<comp id="688" class="1005" name="buftimeout_loc_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="3"/>
<pin id="690" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buftimeout_loc (phireg) "/>
</bind>
</comp>

<comp id="691" class="1004" name="buftimeout_loc_phi_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="10"/>
<pin id="693" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="694" dir="0" index="2" bw="1" slack="0"/>
<pin id="695" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="696" dir="0" index="4" bw="32" slack="10"/>
<pin id="697" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="698" dir="1" index="6" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buftimeout_loc/14 "/>
</bind>
</comp>

<comp id="701" class="1005" name="bufsel_load_3_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="703" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bufsel_load_3 (phireg) "/>
</bind>
</comp>

<comp id="704" class="1004" name="bufsel_load_3_phi_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="10"/>
<pin id="706" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="707" dir="0" index="2" bw="1" slack="2"/>
<pin id="708" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="709" dir="0" index="4" bw="1" slack="10"/>
<pin id="710" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufsel_load_3/14 "/>
</bind>
</comp>

<comp id="712" class="1005" name="bufstatus_0_flag_3_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="12"/>
<pin id="714" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="bufstatus_0_flag_3 (phireg) "/>
</bind>
</comp>

<comp id="716" class="1004" name="bufstatus_0_flag_3_phi_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="3"/>
<pin id="718" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="719" dir="0" index="2" bw="1" slack="12"/>
<pin id="720" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="721" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_0_flag_3/17 "/>
</bind>
</comp>

<comp id="723" class="1005" name="bufstatus_0_new_3_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="12"/>
<pin id="725" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="bufstatus_0_new_3 (phireg) "/>
</bind>
</comp>

<comp id="727" class="1004" name="bufstatus_0_new_3_phi_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="3"/>
<pin id="729" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="730" dir="0" index="2" bw="1" slack="12"/>
<pin id="731" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="732" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_0_new_3/17 "/>
</bind>
</comp>

<comp id="734" class="1005" name="bufstatus_1_flag_3_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="12"/>
<pin id="736" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="bufstatus_1_flag_3 (phireg) "/>
</bind>
</comp>

<comp id="738" class="1004" name="bufstatus_1_flag_3_phi_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="3"/>
<pin id="740" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="741" dir="0" index="2" bw="1" slack="12"/>
<pin id="742" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="743" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_1_flag_3/17 "/>
</bind>
</comp>

<comp id="745" class="1005" name="bufstatus_1_new_3_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="12"/>
<pin id="747" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="bufstatus_1_new_3 (phireg) "/>
</bind>
</comp>

<comp id="749" class="1004" name="bufstatus_1_new_3_phi_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="3"/>
<pin id="751" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="752" dir="0" index="2" bw="1" slack="12"/>
<pin id="753" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="754" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bufstatus_1_new_3/17 "/>
</bind>
</comp>

<comp id="756" class="1005" name="inbuffer_pointer_fla_2_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="12"/>
<pin id="758" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_fla_2 (phireg) "/>
</bind>
</comp>

<comp id="760" class="1004" name="inbuffer_pointer_fla_2_phi_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="3"/>
<pin id="762" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="763" dir="0" index="2" bw="1" slack="12"/>
<pin id="764" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="765" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_fla_2/17 "/>
</bind>
</comp>

<comp id="768" class="1005" name="inbuffer_pointer_new_2_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="12"/>
<pin id="770" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_new_2 (phireg) "/>
</bind>
</comp>

<comp id="772" class="1004" name="inbuffer_pointer_new_2_phi_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="3"/>
<pin id="774" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="775" dir="0" index="2" bw="1" slack="12"/>
<pin id="776" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="777" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inbuffer_pointer_new_2/17 "/>
</bind>
</comp>

<comp id="780" class="1005" name="buftimeout_new_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="12"/>
<pin id="782" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="buftimeout_new (phireg) "/>
</bind>
</comp>

<comp id="784" class="1004" name="buftimeout_new_phi_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="787" dir="0" index="2" bw="1" slack="12"/>
<pin id="788" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="789" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buftimeout_new/17 "/>
</bind>
</comp>

<comp id="791" class="1004" name="bufstatus_0_load_load_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bufstatus_0_load/1 "/>
</bind>
</comp>

<comp id="795" class="1004" name="bufstatus_1_load_load_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bufstatus_1_load/1 "/>
</bind>
</comp>

<comp id="799" class="1004" name="inbuffer_pointer_loa_load_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inbuffer_pointer_loa/1 "/>
</bind>
</comp>

<comp id="803" class="1004" name="out_counter_load_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="64" slack="0"/>
<pin id="805" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_counter_load/1 "/>
</bind>
</comp>

<comp id="807" class="1004" name="lost_counter_load_load_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="64" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lost_counter_load/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="buftimeout_load_load_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buftimeout_load/1 "/>
</bind>
</comp>

<comp id="815" class="1004" name="StgValue_64_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_64/1 "/>
</bind>
</comp>

<comp id="821" class="1004" name="StgValue_65_store_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/1 "/>
</bind>
</comp>

<comp id="827" class="1004" name="StgValue_66_store_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="64" slack="0"/>
<pin id="830" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/1 "/>
</bind>
</comp>

<comp id="833" class="1004" name="StgValue_67_store_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="64" slack="0"/>
<pin id="836" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="StgValue_68_store_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="64" slack="0"/>
<pin id="842" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/1 "/>
</bind>
</comp>

<comp id="845" class="1004" name="bufsel_load_load_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bufsel_load/1 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_3_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="853" class="1004" name="bufstatus_load_phi_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bufstatus_load_phi/1 "/>
</bind>
</comp>

<comp id="861" class="1004" name="swap_timeout_load_load_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="swap_timeout_load/1 "/>
</bind>
</comp>

<comp id="865" class="1004" name="buf_p_load_load_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="0"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_p_load/1 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_7_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_8_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_13_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="64" slack="0"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_9_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="3" slack="0"/>
<pin id="887" dir="0" index="1" bw="32" slack="0"/>
<pin id="888" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="892" class="1004" name="tmp_s_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="897" class="1004" name="p_Result_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="0" index="1" bw="64" slack="0"/>
<pin id="900" dir="0" index="2" bw="7" slack="0"/>
<pin id="901" dir="0" index="3" bw="7" slack="0"/>
<pin id="902" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_5_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="0"/>
<pin id="911" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_6_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="64" slack="0"/>
<pin id="917" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="920" class="1004" name="StgValue_95_store_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="64" slack="0"/>
<pin id="922" dir="0" index="1" bw="64" slack="0"/>
<pin id="923" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/1 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_4_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="0"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="932" class="1004" name="StgValue_99_store_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="0"/>
<pin id="934" dir="0" index="1" bw="64" slack="0"/>
<pin id="935" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/1 "/>
</bind>
</comp>

<comp id="938" class="1004" name="swap_timeout_load_no_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="0" index="1" bw="1" slack="0"/>
<pin id="941" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="swap_timeout_load_no/3 "/>
</bind>
</comp>

<comp id="943" class="1004" name="brmerge_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="0" index="1" bw="1" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="30" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="1"/>
<pin id="951" dir="0" index="2" bw="3" slack="0"/>
<pin id="952" dir="0" index="3" bw="6" slack="0"/>
<pin id="953" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="op2_cast_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="30" slack="0"/>
<pin id="959" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="op2_cast/3 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_2_cast_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_2_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="23" slack="0"/>
<pin id="966" dir="0" index="1" bw="1" slack="1"/>
<pin id="967" dir="0" index="2" bw="1" slack="0"/>
<pin id="968" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_11_cast_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="23" slack="0"/>
<pin id="973" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp3_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="23" slack="0"/>
<pin id="977" dir="0" index="1" bw="30" slack="0"/>
<pin id="978" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp3_cast_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="31" slack="0"/>
<pin id="983" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/3 "/>
</bind>
</comp>

<comp id="985" class="1004" name="p_sum1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="31" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="0"/>
<pin id="988" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum1/3 "/>
</bind>
</comp>

<comp id="991" class="1004" name="p_sum1_cast_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="33" slack="0"/>
<pin id="993" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_sum1_cast/3 "/>
</bind>
</comp>

<comp id="995" class="1004" name="a_V_addr_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="0"/>
<pin id="998" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_V_addr/3 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="exitcond3_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="13" slack="0"/>
<pin id="1003" dir="0" index="1" bw="13" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="indvar_next_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="13" slack="0"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/5 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="tmp_12_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="13" slack="0"/>
<pin id="1015" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_10_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="7"/>
<pin id="1020" dir="0" index="1" bw="32" slack="5"/>
<pin id="1021" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_11_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="32" slack="1"/>
<pin id="1025" dir="0" index="1" bw="32" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/12 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="brmerge1_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="8"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge1/12 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="not_bufsel_load_t_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="8"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_bufsel_load_t/12 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="bufstatus_0_load_s_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="8"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bufstatus_0_load_s/12 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="p_bufstatus_1_load_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="8"/>
<pin id="1045" dir="0" index="1" bw="1" slack="8"/>
<pin id="1046" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_bufstatus_1_load/12 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="StgValue_159_store_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="1" slack="0"/>
<pin id="1050" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_159/12 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="bsc_load_load_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="64" slack="0"/>
<pin id="1055" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bsc_load/12 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_14_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="64" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="StgValue_162_store_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="64" slack="0"/>
<pin id="1065" dir="0" index="1" bw="64" slack="0"/>
<pin id="1066" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_162/12 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="StgValue_164_store_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="64" slack="0"/>
<pin id="1071" dir="0" index="1" bw="64" slack="0"/>
<pin id="1072" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/12 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="StgValue_166_store_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="64" slack="0"/>
<pin id="1077" dir="0" index="1" bw="64" slack="0"/>
<pin id="1078" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_166/12 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="bsq_0_load_load_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="64" slack="0"/>
<pin id="1083" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bsq_0_load/13 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="bsq_1_load_load_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="64" slack="0"/>
<pin id="1088" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bsq_1_load/14 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="bufsel_load_3_cast_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bufsel_load_3_cast/14 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_15_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/14 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_16_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="0" index="1" bw="1" slack="0"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="0" index="3" bw="1" slack="0"/>
<pin id="1105" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_16/14 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="obuffer_ack_load_load_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="0"/>
<pin id="1113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="obuffer_ack_load/14 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_17_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="0"/>
<pin id="1117" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/14 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="tmp_18_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_18/14 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="StgValue_197_store_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="32" slack="0"/>
<pin id="1127" dir="0" index="1" bw="32" slack="0"/>
<pin id="1128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/14 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_25_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="10"/>
<pin id="1133" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/14 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_19_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="1" slack="0"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_19/14 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="bufstatus_0_flag_1_s_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="0"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bufstatus_0_flag_1_s/14 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="bufstatus_0_flag_2_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="1" slack="0"/>
<pin id="1149" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bufstatus_0_flag_2/14 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="bufstatus_0_new_2_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bufstatus_0_new_2/14 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="bufstatus_load_4_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bufstatus_load_4/14 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_26_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="32" slack="0"/>
<pin id="1167" dir="0" index="2" bw="1" slack="0"/>
<pin id="1168" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/14 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="rev_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/14 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="tmp_27_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="32" slack="10"/>
<pin id="1181" dir="0" index="2" bw="1" slack="0"/>
<pin id="1182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="rev8_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev8/14 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="bufstatus_1_flag_1_s_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="1" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bufstatus_1_flag_1_s/14 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="bufstatus_1_flag_2_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bufstatus_1_flag_2/14 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="bufstatus_1_new_2_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="0"/>
<pin id="1205" dir="0" index="1" bw="1" slack="0"/>
<pin id="1206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="bufstatus_1_new_2/14 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="bufstatus_load_5_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="1" slack="0"/>
<pin id="1211" dir="0" index="1" bw="1" slack="0"/>
<pin id="1212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bufstatus_load_5/14 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="StgValue_213_store_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="10"/>
<pin id="1217" dir="0" index="1" bw="32" slack="0"/>
<pin id="1218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_213/14 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp_20_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/14 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_21_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="32" slack="0"/>
<pin id="1226" dir="0" index="1" bw="1" slack="0"/>
<pin id="1227" dir="0" index="2" bw="1" slack="0"/>
<pin id="1228" dir="0" index="3" bw="1" slack="0"/>
<pin id="1229" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="tmp_21/14 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="tmp_22_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="3"/>
<pin id="1237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/17 "/>
</bind>
</comp>

<comp id="1240" class="1004" name="tmp_23_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="3"/>
<pin id="1242" dir="0" index="1" bw="32" slack="0"/>
<pin id="1243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/17 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="tmp_24_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="0"/>
<pin id="1248" dir="0" index="1" bw="32" slack="3"/>
<pin id="1249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/17 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="swap_timeout_flag_1_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="1" slack="3"/>
<pin id="1255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="swap_timeout_flag_1/17 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="storemerge_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="0"/>
<pin id="1260" dir="0" index="1" bw="32" slack="0"/>
<pin id="1261" dir="0" index="2" bw="32" slack="0"/>
<pin id="1262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/17 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="StgValue_232_store_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="0"/>
<pin id="1269" dir="0" index="1" bw="1" slack="0"/>
<pin id="1270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_232/17 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="StgValue_242_store_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="0"/>
<pin id="1275" dir="0" index="1" bw="32" slack="0"/>
<pin id="1276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_242/17 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="StgValue_244_store_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="0"/>
<pin id="1281" dir="0" index="1" bw="32" slack="0"/>
<pin id="1282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_244/17 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="StgValue_247_store_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="1" slack="0"/>
<pin id="1287" dir="0" index="1" bw="1" slack="0"/>
<pin id="1288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_247/17 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="StgValue_250_store_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="0"/>
<pin id="1293" dir="0" index="1" bw="1" slack="0"/>
<pin id="1294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_250/17 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="DDROFFSET_V_read_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="32" slack="1"/>
<pin id="1299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DDROFFSET_V_read "/>
</bind>
</comp>

<comp id="1302" class="1005" name="run_read_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="13"/>
<pin id="1304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="run_read "/>
</bind>
</comp>

<comp id="1306" class="1005" name="buffer_ack_read_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="10"/>
<pin id="1308" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="buffer_ack_read "/>
</bind>
</comp>

<comp id="1313" class="1005" name="stat_counter_addr_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="2" slack="10"/>
<pin id="1315" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="stat_counter_addr "/>
</bind>
</comp>

<comp id="1318" class="1005" name="bufstatus_0_load_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="8"/>
<pin id="1320" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="bufstatus_0_load "/>
</bind>
</comp>

<comp id="1325" class="1005" name="bufstatus_1_load_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="8"/>
<pin id="1327" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="bufstatus_1_load "/>
</bind>
</comp>

<comp id="1332" class="1005" name="inbuffer_pointer_loa_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="1"/>
<pin id="1334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inbuffer_pointer_loa "/>
</bind>
</comp>

<comp id="1338" class="1005" name="out_counter_load_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="64" slack="1"/>
<pin id="1340" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out_counter_load "/>
</bind>
</comp>

<comp id="1344" class="1005" name="lost_counter_load_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="64" slack="1"/>
<pin id="1346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lost_counter_load "/>
</bind>
</comp>

<comp id="1351" class="1005" name="buftimeout_load_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="10"/>
<pin id="1353" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="buftimeout_load "/>
</bind>
</comp>

<comp id="1357" class="1005" name="bufsel_load_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bufsel_load "/>
</bind>
</comp>

<comp id="1367" class="1005" name="tmp_3_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="64" slack="8"/>
<pin id="1369" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="bufstatus_load_phi_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="1" slack="1"/>
<pin id="1374" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bufstatus_load_phi "/>
</bind>
</comp>

<comp id="1377" class="1005" name="swap_timeout_load_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="1"/>
<pin id="1379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="swap_timeout_load "/>
</bind>
</comp>

<comp id="1383" class="1005" name="buf_p_load_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="1"/>
<pin id="1385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buf_p_load "/>
</bind>
</comp>

<comp id="1390" class="1005" name="tmp_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="1" slack="1"/>
<pin id="1392" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1394" class="1005" name="tmp_9_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="32" slack="1"/>
<pin id="1396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="tmp_5_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="1"/>
<pin id="1401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="tmp_6_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="64" slack="1"/>
<pin id="1405" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="tmp_4_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="64" slack="1"/>
<pin id="1411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="brmerge_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="1" slack="9"/>
<pin id="1416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1418" class="1005" name="a_V_addr_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="1"/>
<pin id="1420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_V_addr "/>
</bind>
</comp>

<comp id="1424" class="1005" name="exitcond3_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="1" slack="1"/>
<pin id="1426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="indvar_next_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="13" slack="0"/>
<pin id="1430" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1433" class="1005" name="inbuffer_V_addr_2_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="12" slack="1"/>
<pin id="1435" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="inbuffer_V_addr_2 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="inbuffer_V_load_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="32" slack="1"/>
<pin id="1440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inbuffer_V_load "/>
</bind>
</comp>

<comp id="1443" class="1005" name="tmp_10_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="32" slack="1"/>
<pin id="1445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="brmerge1_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="2"/>
<pin id="1452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge1 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="not_bufsel_load_t_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="1" slack="2"/>
<pin id="1456" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="not_bufsel_load_t "/>
</bind>
</comp>

<comp id="1460" class="1005" name="bufstatus_0_load_s_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="2"/>
<pin id="1462" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="bufstatus_0_load_s "/>
</bind>
</comp>

<comp id="1465" class="1005" name="p_bufstatus_1_load_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="1" slack="2"/>
<pin id="1467" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_bufstatus_1_load "/>
</bind>
</comp>

<comp id="1470" class="1005" name="bufstatus_0_flag_2_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="3"/>
<pin id="1472" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bufstatus_0_flag_2 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="bufstatus_0_new_2_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="1" slack="3"/>
<pin id="1477" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bufstatus_0_new_2 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="bufstatus_1_flag_2_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="1" slack="3"/>
<pin id="1482" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bufstatus_1_flag_2 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="bufstatus_1_new_2_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="1" slack="3"/>
<pin id="1487" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="bufstatus_1_new_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="190"><net_src comp="60" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="110" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="96" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="112" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="120" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="126" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="212" pin="2"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="128" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="130" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="108" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="142" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="122" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="262"><net_src comp="166" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="168" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="264"><net_src comp="172" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="265"><net_src comp="132" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="271"><net_src comp="120" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="120" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="16" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="120" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="8" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="64" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="308"><net_src comp="295" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="10" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="64" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="64" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="74" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="322"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="3"/><net_sink comp="330" pin=3"/></net>

<net id="351"><net_src comp="8" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="124" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="354"><net_src comp="346" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="360"><net_src comp="10" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="124" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="355" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="64" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="364" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="377"><net_src comp="10" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="372" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="385"><net_src comp="8" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="388"><net_src comp="380" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="394"><net_src comp="8" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="124" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="397"><net_src comp="389" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="26" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="64" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="124" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="403" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="180" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="426"><net_src comp="26" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="182" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="429"><net_src comp="421" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="433"><net_src comp="108" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="132" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="443"><net_src comp="430" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="430" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="430" pin="1"/><net_sink comp="435" pin=4"/></net>

<net id="446"><net_src comp="435" pin="6"/><net_sink comp="430" pin=0"/></net>

<net id="458"><net_src comp="450" pin="6"/><net_sink comp="447" pin=0"/></net>

<net id="470"><net_src comp="462" pin="6"/><net_sink comp="459" pin=0"/></net>

<net id="482"><net_src comp="474" pin="6"/><net_sink comp="471" pin=0"/></net>

<net id="486"><net_src comp="122" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="447" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="495"><net_src comp="487" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="505"><net_src comp="459" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="499" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="516"><net_src comp="471" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="510" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="521"><net_src comp="144" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="108" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="541"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="529" pin="1"/><net_sink comp="533" pin=4"/></net>

<net id="557"><net_src comp="108" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="566"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="554" pin="1"/><net_sink comp="558" pin=4"/></net>

<net id="582"><net_src comp="132" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="591"><net_src comp="430" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="132" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="593"><net_src comp="579" pin="1"/><net_sink comp="583" pin=4"/></net>

<net id="594"><net_src comp="583" pin="6"/><net_sink comp="579" pin=0"/></net>

<net id="598"><net_src comp="74" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="607"><net_src comp="447" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="74" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="609"><net_src comp="595" pin="1"/><net_sink comp="599" pin=4"/></net>

<net id="610"><net_src comp="599" pin="6"/><net_sink comp="595" pin=0"/></net>

<net id="614"><net_src comp="611" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="623"><net_src comp="459" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="496" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="625"><net_src comp="496" pin="1"/><net_sink comp="615" pin=4"/></net>

<net id="626"><net_src comp="615" pin="6"/><net_sink comp="611" pin=0"/></net>

<net id="630"><net_src comp="627" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="639"><net_src comp="471" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="640"><net_src comp="507" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="641"><net_src comp="507" pin="1"/><net_sink comp="631" pin=4"/></net>

<net id="642"><net_src comp="631" pin="6"/><net_sink comp="627" pin=0"/></net>

<net id="646"><net_src comp="108" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="655"><net_src comp="643" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="656"><net_src comp="132" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="657"><net_src comp="643" pin="1"/><net_sink comp="647" pin=4"/></net>

<net id="658"><net_src comp="647" pin="6"/><net_sink comp="643" pin=0"/></net>

<net id="662"><net_src comp="108" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="132" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="672"><net_src comp="659" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="673"><net_src comp="132" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="674"><net_src comp="659" pin="1"/><net_sink comp="664" pin=4"/></net>

<net id="686"><net_src comp="74" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="678" pin="6"/><net_sink comp="273" pin=2"/></net>

<net id="699"><net_src comp="74" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="691" pin="6"/><net_sink comp="688" pin=0"/></net>

<net id="715"><net_src comp="132" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="722"><net_src comp="712" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="726"><net_src comp="108" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="733"><net_src comp="723" pin="1"/><net_sink comp="727" pin=2"/></net>

<net id="737"><net_src comp="132" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="734" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="748"><net_src comp="108" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="755"><net_src comp="745" pin="1"/><net_sink comp="749" pin=2"/></net>

<net id="759"><net_src comp="132" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="766"><net_src comp="579" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="756" pin="1"/><net_sink comp="760" pin=2"/></net>

<net id="771"><net_src comp="74" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="778"><net_src comp="595" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="768" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="783"><net_src comp="74" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="790"><net_src comp="780" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="794"><net_src comp="30" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="32" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="802"><net_src comp="34" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="36" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="38" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="40" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="108" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="42" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="74" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="56" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="64" pin="0"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="50" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="64" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="36" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="64" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="38" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="42" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="845" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="845" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="795" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="791" pin="1"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="44" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="46" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="96" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="799" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="799" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="883"><net_src comp="212" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="889"><net_src comp="114" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="799" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="891"><net_src comp="885" pin="2"/><net_sink comp="218" pin=2"/></net>

<net id="895"><net_src comp="869" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="903"><net_src comp="116" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="212" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="102" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="906"><net_src comp="118" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="907"><net_src comp="897" pin="4"/><net_sink comp="330" pin=4"/></net>

<net id="912"><net_src comp="885" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="122" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="124" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="803" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="924"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="36" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="807" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="931"><net_src comp="124" pin="0"/><net_sink comp="926" pin=1"/></net>

<net id="936"><net_src comp="926" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="38" pin="0"/><net_sink comp="932" pin=1"/></net>

<net id="942"><net_src comp="132" pin="0"/><net_sink comp="938" pin=1"/></net>

<net id="947"><net_src comp="938" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="954"><net_src comp="134" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="114" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="956"><net_src comp="136" pin="0"/><net_sink comp="948" pin=3"/></net>

<net id="960"><net_src comp="948" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="969"><net_src comp="138" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="970"><net_src comp="140" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="974"><net_src comp="964" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="971" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="957" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="984"><net_src comp="975" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="981" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="961" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="994"><net_src comp="985" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="999"><net_src comp="0" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="991" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1005"><net_src comp="522" pin="4"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="146" pin="0"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="522" pin="4"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="148" pin="0"/><net_sink comp="1007" pin=1"/></net>

<net id="1016"><net_src comp="522" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1022"><net_src comp="483" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1027"><net_src comp="174" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1032"><net_src comp="1023" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1037"><net_src comp="132" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="1033" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1051"><net_src comp="1033" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="42" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="50" pin="0"/><net_sink comp="1053" pin=0"/></net>

<net id="1061"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="124" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1067"><net_src comp="1057" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="50" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1073"><net_src comp="1057" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="54" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1079"><net_src comp="1057" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="52" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1084"><net_src comp="52" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1089"><net_src comp="54" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="1094"><net_src comp="704" pin="6"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="1099"><net_src comp="546" pin="6"/><net_sink comp="1096" pin=0"/></net>

<net id="1106"><net_src comp="176" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1107"><net_src comp="1096" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="1108"><net_src comp="96" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1109"><net_src comp="571" pin="6"/><net_sink comp="1100" pin=3"/></net>

<net id="1110"><net_src comp="1100" pin="4"/><net_sink comp="233" pin=2"/></net>

<net id="1114"><net_src comp="56" pin="0"/><net_sink comp="1111" pin=0"/></net>

<net id="1118"><net_src comp="1111" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1123"><net_src comp="1115" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="132" pin="0"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="678" pin="6"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="46" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1138"><net_src comp="1131" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="132" pin="0"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="1131" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="1119" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="533" pin="6"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="1140" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1156"><net_src comp="1115" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="1134" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1162"><net_src comp="546" pin="6"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="1152" pin="2"/><net_sink comp="1158" pin=1"/></net>

<net id="1169"><net_src comp="178" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="1111" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="96" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1176"><net_src comp="1164" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="132" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1183"><net_src comp="178" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="96" pin="0"/><net_sink comp="1178" pin=2"/></net>

<net id="1189"><net_src comp="1178" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="132" pin="0"/><net_sink comp="1185" pin=1"/></net>

<net id="1195"><net_src comp="1178" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="1172" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="558" pin="6"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="1191" pin="2"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1164" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1208"><net_src comp="1185" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1213"><net_src comp="571" pin="6"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="1203" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1219"><net_src comp="56" pin="0"/><net_sink comp="1215" pin=1"/></net>

<net id="1223"><net_src comp="1158" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1230"><net_src comp="176" pin="0"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="1220" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1232"><net_src comp="96" pin="0"/><net_sink comp="1224" pin=2"/></net>

<net id="1233"><net_src comp="1209" pin="2"/><net_sink comp="1224" pin=3"/></net>

<net id="1234"><net_src comp="1224" pin="4"/><net_sink comp="280" pin=2"/></net>

<net id="1238"><net_src comp="688" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="1244"><net_src comp="688" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1245"><net_src comp="184" pin="0"/><net_sink comp="1240" pin=1"/></net>

<net id="1250"><net_src comp="96" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1251"><net_src comp="688" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1256"><net_src comp="1240" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1257"><net_src comp="643" pin="1"/><net_sink comp="1252" pin=1"/></net>

<net id="1263"><net_src comp="1240" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1264"><net_src comp="74" pin="0"/><net_sink comp="1258" pin=1"/></net>

<net id="1265"><net_src comp="1246" pin="2"/><net_sink comp="1258" pin=2"/></net>

<net id="1266"><net_src comp="1258" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="1271"><net_src comp="1240" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1272"><net_src comp="44" pin="0"/><net_sink comp="1267" pin=1"/></net>

<net id="1277"><net_src comp="784" pin="4"/><net_sink comp="1273" pin=0"/></net>

<net id="1278"><net_src comp="40" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1283"><net_src comp="772" pin="4"/><net_sink comp="1279" pin=0"/></net>

<net id="1284"><net_src comp="34" pin="0"/><net_sink comp="1279" pin=1"/></net>

<net id="1289"><net_src comp="749" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1290"><net_src comp="32" pin="0"/><net_sink comp="1285" pin=1"/></net>

<net id="1295"><net_src comp="727" pin="4"/><net_sink comp="1291" pin=0"/></net>

<net id="1296"><net_src comp="30" pin="0"/><net_sink comp="1291" pin=1"/></net>

<net id="1300"><net_src comp="186" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1305"><net_src comp="192" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1309"><net_src comp="198" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1312"><net_src comp="1306" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1316"><net_src comp="287" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="1321"><net_src comp="791" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1324"><net_src comp="1318" pin="1"/><net_sink comp="546" pin=4"/></net>

<net id="1328"><net_src comp="795" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="1043" pin=0"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1331"><net_src comp="1325" pin="1"/><net_sink comp="571" pin=4"/></net>

<net id="1335"><net_src comp="799" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="450" pin=4"/></net>

<net id="1341"><net_src comp="803" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1343"><net_src comp="1338" pin="1"/><net_sink comp="462" pin=4"/></net>

<net id="1347"><net_src comp="807" pin="1"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="474" pin=4"/></net>

<net id="1350"><net_src comp="1344" pin="1"/><net_sink comp="510" pin=2"/></net>

<net id="1354"><net_src comp="811" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="691" pin=4"/></net>

<net id="1360"><net_src comp="845" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1363"><net_src comp="1357" pin="1"/><net_sink comp="1043" pin=1"/></net>

<net id="1364"><net_src comp="1357" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="1365"><net_src comp="1357" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1366"><net_src comp="1357" pin="1"/><net_sink comp="704" pin=4"/></net>

<net id="1370"><net_src comp="849" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1375"><net_src comp="853" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1380"><net_src comp="861" pin="1"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1386"><net_src comp="865" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1389"><net_src comp="1383" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1393"><net_src comp="204" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1397"><net_src comp="885" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1402"><net_src comp="908" pin="2"/><net_sink comp="1399" pin=0"/></net>

<net id="1406"><net_src comp="914" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="1408"><net_src comp="1403" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="1412"><net_src comp="926" pin="2"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1417"><net_src comp="943" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1421"><net_src comp="995" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="1423"><net_src comp="1418" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="1427"><net_src comp="1001" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1431"><net_src comp="1007" pin="2"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1436"><net_src comp="364" pin="3"/><net_sink comp="1433" pin=0"/></net>

<net id="1437"><net_src comp="1433" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1441"><net_src comp="330" pin="2"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1446"><net_src comp="1018" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="1449"><net_src comp="1443" pin="1"/><net_sink comp="678" pin=4"/></net>

<net id="1453"><net_src comp="1028" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1457"><net_src comp="1033" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1459"><net_src comp="1454" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="1463"><net_src comp="1038" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1468"><net_src comp="1043" pin="2"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="1473"><net_src comp="1146" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1478"><net_src comp="1152" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="1483"><net_src comp="1197" pin="2"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1488"><net_src comp="1203" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="749" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_V | {4 7 8 9 10 11 12 }
	Port: buffer_status | {2 14 }
	Port: buffer_seq | {1 2 13 14 }
	Port: bufsize | {1 2 12 }
	Port: debug_buffer_status | {14 }
	Port: debug_bufsel_0 | {14 }
	Port: debug_buf0_p | {14 }
	Port: debug_inbuffer_pointer | {1 }
	Port: debug_dst_var_V | {1 }
	Port: stat_counter | {14 15 16 17 }
	Port: interrupt_r | {2 14 }
	Port: bufstatus_0 | {17 }
	Port: bufstatus_1 | {17 }
	Port: inbuffer_pointer | {17 }
	Port: out_counter | {1 }
	Port: lost_counter | {1 }
	Port: buftimeout | {17 }
	Port: bufsel | {1 12 }
	Port: swap_timeout | {17 }
	Port: buf_p | {14 }
	Port: inbuffer_V | {1 }
	Port: bsc | {1 12 }
	Port: bsq_0 | {12 }
	Port: bsq_1 | {12 }
	Port: obuffer_ack | {1 14 }
 - Input state : 
	Port: data_mover : stream0_V_V | {1 }
	Port: data_mover : buffer_ack | {1 }
	Port: data_mover : run | {1 }
	Port: data_mover : DDROFFSET_V | {1 }
	Port: data_mover : bufstatus_0 | {1 }
	Port: data_mover : bufstatus_1 | {1 }
	Port: data_mover : inbuffer_pointer | {1 }
	Port: data_mover : out_counter | {1 }
	Port: data_mover : lost_counter | {1 }
	Port: data_mover : buftimeout | {1 }
	Port: data_mover : bufsel | {1 }
	Port: data_mover : swap_timeout | {1 }
	Port: data_mover : buf_p | {1 }
	Port: data_mover : inbuffer_V | {5 6 }
	Port: data_mover : bsc | {12 }
	Port: data_mover : bsq_0 | {13 }
	Port: data_mover : bsq_1 | {14 }
	Port: data_mover : obuffer_ack | {14 }
  - Chain level:
	State 1
		StgValue_70 : 1
		StgValue_72 : 1
		tmp_3 : 1
		bufstatus_load_phi : 1
		StgValue_78 : 2
		tmp_7 : 1
		tmp_8 : 1
		inbuffer_V_addr : 2
		StgValue_86 : 3
		tmp_9 : 1
		tmp_s : 2
		inbuffer_V_addr_1 : 3
		StgValue_91 : 4
		StgValue_92 : 2
		tmp_5 : 2
		tmp_6 : 1
		StgValue_95 : 2
		StgValue_97 : 3
		tmp_4 : 1
		StgValue_99 : 2
	State 2
		StgValue_103 : 1
		StgValue_105 : 1
	State 3
		op2_cast : 1
		tmp_11_cast : 1
		tmp3 : 2
		tmp3_cast : 3
		p_sum1 : 4
		p_sum1_cast : 5
		a_V_addr : 6
	State 4
	State 5
		exitcond3 : 1
		indvar_next : 1
		StgValue_133 : 2
		tmp_12 : 1
		inbuffer_V_addr_2 : 2
		inbuffer_V_load : 3
	State 6
	State 7
		burstwrite_rend : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		brmerge1 : 1
		StgValue_153 : 1
		StgValue_158 : 1
		tmp_14 : 1
		StgValue_162 : 2
		StgValue_164 : 2
		StgValue_166 : 2
	State 13
		StgValue_170 : 1
	State 14
		StgValue_173 : 1
		bufstatus_0_flag_1 : 1
		bufstatus_0_loc_1 : 1
		bufstatus_1_flag_1 : 1
		bufstatus_1_loc_1 : 1
		inbuffer_pointer_fla_1 : 1
		inbuffer_pointer_new_1 : 1
		out_counter_loc_2 : 1
		lost_counter_loc_2 : 1
		swap_timeout_flag : 1
		buf_p_flag : 1
		buf_p_loc : 1
		buftimeout_loc : 1
		bufsel_load_3 : 1
		bufsel_load_3_cast : 2
		tmp_15 : 2
		tmp_16 : 3
		StgValue_192 : 4
		tmp_17 : 1
		tmp_18 : 2
		StgValue_196 : 2
		StgValue_197 : 2
		tmp_19 : 1
		bufstatus_0_flag_1_s : 2
		bufstatus_0_flag_2 : 2
		bufstatus_0_new_2 : 1
		bufstatus_load_4 : 1
		tmp_26 : 1
		rev : 2
		rev8 : 1
		bufstatus_1_flag_1_s : 2
		bufstatus_1_flag_2 : 2
		bufstatus_1_new_2 : 1
		bufstatus_load_5 : 1
		StgValue_214 : 3
		StgValue_215 : 2
		tmp_20 : 1
		tmp_21 : 2
		StgValue_218 : 3
	State 15
		StgValue_221 : 1
	State 16
		StgValue_223 : 1
	State 17
		StgValue_226 : 1
		swap_timeout_flag_1 : 1
		storemerge : 1
		StgValue_231 : 1
		StgValue_232 : 1
		bufstatus_0_flag_3 : 1
		bufstatus_0_new_3 : 1
		bufstatus_1_flag_3 : 1
		bufstatus_1_new_3 : 1
		inbuffer_pointer_fla_2 : 1
		inbuffer_pointer_new_2 : 1
		buftimeout_new : 2
		StgValue_242 : 3
		StgValue_243 : 2
		StgValue_244 : 2
		StgValue_246 : 2
		StgValue_247 : 2
		StgValue_249 : 2
		StgValue_250 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |         tmp_7_fu_869         |    0    |    39   |
|          |         tmp_9_fu_885         |    0    |    39   |
|          |         tmp_6_fu_914         |    0    |    71   |
|          |         tmp_4_fu_926         |    0    |    71   |
|    add   |          tmp3_fu_975         |    0    |    37   |
|          |         p_sum1_fu_985        |    0    |    39   |
|          |      indvar_next_fu_1007     |    0    |    20   |
|          |        tmp_10_fu_1018        |    0    |    39   |
|          |        tmp_14_fu_1057        |    0    |    71   |
|          |        tmp_24_fu_1246        |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |        brmerge_fu_943        |    0    |    8    |
|          |       brmerge1_fu_1028       |    0    |    8    |
|          |  bufstatus_0_load_s_fu_1038  |    0    |    8    |
|          |  p_bufstatus_1_load_fu_1043  |    0    |    8    |
|    or    |  bufstatus_0_flag_2_fu_1146  |    0    |    8    |
|          |   bufstatus_0_new_2_fu_1152  |    0    |    8    |
|          |  bufstatus_1_flag_2_fu_1197  |    0    |    8    |
|          |   bufstatus_1_new_2_fu_1203  |    0    |    8    |
|          |  swap_timeout_flag_1_fu_1252 |    0    |    8    |
|----------|------------------------------|---------|---------|
|          |         tmp_5_fu_908         |    0    |    18   |
|   icmp   |       exitcond3_fu_1001      |    0    |    13   |
|          |        tmp_11_fu_1023        |    0    |    18   |
|          |        tmp_23_fu_1240        |    0    |    18   |
|----------|------------------------------|---------|---------|
|          |  swap_timeout_load_no_fu_938 |    0    |    8    |
|          |   not_bufsel_load_t_fu_1033  |    0    |    8    |
|    xor   |        tmp_18_fu_1119        |    0    |    8    |
|          |        tmp_19_fu_1134        |    0    |    8    |
|          |          rev_fu_1172         |    0    |    8    |
|          |         rev8_fu_1185         |    0    |    8    |
|----------|------------------------------|---------|---------|
|  select  |   bufstatus_load_phi_fu_853  |    0    |    2    |
|          |      storemerge_fu_1258      |    0    |    32   |
|----------|------------------------------|---------|---------|
|          | bufstatus_0_flag_1_s_fu_1140 |    0    |    8    |
|    and   |   bufstatus_load_4_fu_1158   |    0    |    8    |
|          | bufstatus_1_flag_1_s_fu_1191 |    0    |    8    |
|          |   bufstatus_load_5_fu_1209   |    0    |    8    |
|----------|------------------------------|---------|---------|
|          | DDROFFSET_V_read_read_fu_186 |    0    |    0    |
|   read   |     run_read_read_fu_192     |    0    |    0    |
|          |  buffer_ack_read_read_fu_198 |    0    |    0    |
|          |       tmp_V_read_fu_212      |    0    |    0    |
|----------|------------------------------|---------|---------|
| nbreadreq|     tmp_nbreadreq_fu_204     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |   StgValue_92_write_fu_218   |    0    |    0    |
|          |   StgValue_96_write_fu_225   |    0    |    0    |
|          |       grp_write_fu_233       |    0    |    0    |
|   write  |       grp_write_fu_241       |    0    |    0    |
|          |   StgValue_142_write_fu_256  |    0    |    0    |
|          |   StgValue_214_write_fu_266  |    0    |    0    |
|          |   StgValue_215_write_fu_273  |    0    |    0    |
|          |   StgValue_218_write_fu_280  |    0    |    0    |
|----------|------------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_249     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_3_fu_849         |    0    |    0    |
|          |        op2_cast_fu_957       |    0    |    0    |
|          |      tmp_11_cast_fu_971      |    0    |    0    |
|          |       tmp3_cast_fu_981       |    0    |    0    |
|   zext   |        tmp_12_fu_1013        |    0    |    0    |
|          |  bufsel_load_3_cast_fu_1091  |    0    |    0    |
|          |        tmp_15_fu_1096        |    0    |    0    |
|          |        tmp_20_fu_1220        |    0    |    0    |
|          |        tmp_22_fu_1235        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_8_fu_875         |    0    |    0    |
|   sext   |         tmp_s_fu_892         |    0    |    0    |
|          |       tmp_2_cast_fu_961      |    0    |    0    |
|          |      p_sum1_cast_fu_991      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_13_fu_880        |    0    |    0    |
|   trunc  |        tmp_17_fu_1115        |    0    |    0    |
|          |        tmp_25_fu_1131        |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|       p_Result_1_fu_897      |    0    |    0    |
|          |         tmp_1_fu_948         |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_2_fu_964         |    0    |    0    |
|----------|------------------------------|---------|---------|
|  bitset  |        tmp_16_fu_1100        |    0    |    0    |
|          |        tmp_21_fu_1224        |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|        tmp_26_fu_1164        |    0    |    0    |
|          |        tmp_27_fu_1178        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   718   |
|----------|------------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|inbuffer_V|    8   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    8   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   DDROFFSET_V_read_reg_1297  |   32   |
|       a_V_addr_reg_1418      |   32   |
|       brmerge1_reg_1450      |    1   |
|       brmerge_reg_1414       |    1   |
|      buf_p_flag_reg_659      |    1   |
|      buf_p_load_reg_1383     |   32   |
|       buf_p_loc_reg_675      |   32   |
|   buffer_ack_read_reg_1306   |   32   |
|     bufsel_load_3_reg_701    |    1   |
|     bufsel_load_reg_1357     |    1   |
|  bufstatus_0_flag_1_reg_529  |    1   |
|  bufstatus_0_flag_2_reg_1470 |    1   |
|  bufstatus_0_flag_3_reg_712  |    1   |
|   bufstatus_0_load_reg_1318  |    1   |
|  bufstatus_0_load_s_reg_1460 |    1   |
|   bufstatus_0_loc_1_reg_543  |    1   |
|  bufstatus_0_new_2_reg_1475  |    1   |
|   bufstatus_0_new_3_reg_723  |    1   |
|  bufstatus_1_flag_1_reg_554  |    1   |
|  bufstatus_1_flag_2_reg_1480 |    1   |
|  bufstatus_1_flag_3_reg_734  |    1   |
|   bufstatus_1_load_reg_1325  |    1   |
|   bufstatus_1_loc_1_reg_568  |    1   |
|  bufstatus_1_new_2_reg_1485  |    1   |
|   bufstatus_1_new_3_reg_745  |    1   |
|  bufstatus_load_phi_reg_1372 |    1   |
|   buftimeout_load_reg_1351   |   32   |
|    buftimeout_loc_reg_688    |   32   |
|    buftimeout_new_reg_780    |   32   |
|      exitcond3_reg_1424      |    1   |
|  inbuffer_V_addr_2_reg_1433  |   12   |
|   inbuffer_V_load_reg_1438   |   32   |
|inbuffer_pointer_fla_1_reg_579|    1   |
|inbuffer_pointer_fla_2_reg_756|    1   |
| inbuffer_pointer_fla_reg_430 |    1   |
| inbuffer_pointer_loa_reg_1332|   32   |
|inbuffer_pointer_loc_1_reg_483|   32   |
| inbuffer_pointer_loc_reg_447 |   32   |
|inbuffer_pointer_new_1_reg_595|   32   |
|inbuffer_pointer_new_2_reg_768|   32   |
|     indvar_next_reg_1428     |   13   |
|        indvar_reg_518        |   13   |
|  lost_counter_load_reg_1344  |   64   |
|  lost_counter_loc_1_reg_507  |   64   |
|  lost_counter_loc_2_reg_627  |   64   |
|   lost_counter_loc_reg_471   |   64   |
|  not_bufsel_load_t_reg_1454  |    1   |
|   out_counter_load_reg_1338  |   64   |
|   out_counter_loc_1_reg_496  |   64   |
|   out_counter_loc_2_reg_611  |   64   |
|    out_counter_loc_reg_459   |   64   |
|  p_bufstatus_1_load_reg_1465 |    1   |
|       run_read_reg_1302      |    1   |
|  stat_counter_addr_reg_1313  |    2   |
|   swap_timeout_flag_reg_643  |    1   |
|  swap_timeout_load_reg_1377  |    1   |
|        tmp_10_reg_1443       |   32   |
|        tmp_3_reg_1367        |   64   |
|        tmp_4_reg_1409        |   64   |
|        tmp_5_reg_1399        |    1   |
|        tmp_6_reg_1403        |   64   |
|        tmp_9_reg_1394        |   32   |
|         tmp_reg_1390         |    1   |
+------------------------------+--------+
|             Total            |  1288  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_write_fu_233        |  p2  |   2  |  32  |   64   ||    9    |
|        grp_write_fu_241        |  p2  |   2  |   1  |    2   |
|      grp_writeresp_fu_249      |  p0  |   2  |   1  |    2   |
|        grp_access_fu_303       |  p0  |   4  |   1  |    4   ||    21   |
|        grp_access_fu_303       |  p1  |   3  |  64  |   192  ||    15   |
|        grp_access_fu_317       |  p0  |   3  |   1  |    3   ||    15   |
|        grp_access_fu_317       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_330       |  p0  |   3  |  12  |   36   ||    15   |
|        grp_access_fu_398       |  p0  |   4  |   2  |    8   ||    21   |
|        grp_access_fu_398       |  p1  |   4  |  64  |   256  ||    21   |
|  inbuffer_pointer_fla_reg_430  |  p0  |   3  |   1  |    3   ||    9    |
| inbuffer_pointer_loc_1_reg_483 |  p0  |   2  |  32  |   64   ||    9    |
| inbuffer_pointer_fla_1_reg_579 |  p0  |   2  |   1  |    2   ||    9    |
| inbuffer_pointer_new_1_reg_595 |  p0  |   2  |  32  |   64   ||    9    |
|    swap_timeout_flag_reg_643   |  p0  |   2  |   1  |    2   ||    9    |
|       buf_p_flag_reg_659       |  p0  |   2  |   1  |    2   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   768  || 28.7615 ||   171   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   718  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |   28   |    -   |   171  |
|  Register |    -   |    -   |  1288  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   28   |  1288  |   889  |
+-----------+--------+--------+--------+--------+
