{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508205381352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508205381352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 18:56:20 2017 " "Processing started: Mon Oct 16 18:56:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508205381352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205381352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AddandSub -c AddandSub " "Command: quartus_map --read_settings_files=on --write_settings_files=off AddandSub -c AddandSub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205381352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508205381774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508205381774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b AddandSub.sv(29) " "Verilog HDL Declaration information at AddandSub.sv(29): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "AddandSub.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/AddandSub.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508205391819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addandsub.sv 2 2 " "Found 2 design units, including 2 entities, in source file addandsub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AddandSub " "Found entity 1: AddandSub" {  } { { "AddandSub.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/AddandSub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205391820 ""} { "Info" "ISGN_ENTITY_NAME" "2 halfSub " "Found entity 2: halfSub" {  } { { "AddandSub.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/AddandSub.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205391820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205391820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_1.sv 3 3 " "Found 3 design units, including 3 entities, in source file mux5_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_1 " "Found entity 1: mux5_1" {  } { { "mux5_1.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/mux5_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205391821 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1 " "Found entity 2: mux4_1" {  } { { "mux5_1.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/mux5_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205391821 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2_1 " "Found entity 3: mux2_1" {  } { { "mux5_1.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/mux5_1.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205391821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205391821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.sv 4 4 " "Found 4 design units, including 4 entities, in source file gates.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AND1 " "Found entity 1: AND1" {  } { { "gates.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/gates.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205391823 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR1 " "Found entity 2: OR1" {  } { { "gates.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/gates.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205391823 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR1 " "Found entity 3: XOR1" {  } { { "gates.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/gates.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205391823 ""} { "Info" "ISGN_ENTITY_NAME" "4 XNOR1 " "Found entity 4: XNOR1" {  } { { "gates.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/gates.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205391823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205391823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_bitMiddle " "Found entity 1: ALU_bitMiddle" {  } { { "ALU_bit.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/ALU_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508205391824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205391824 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "ALU_bitMiddle ALU.sv(1) " "Verilog HDL error at ALU.sv(1): module \"ALU_bitMiddle\" cannot be declared more than once" {  } { { "ALU.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/ALU.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1508205391827 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ALU_bitMiddle ALU_bit.sv(1) " "HDL info at ALU_bit.sv(1): see declaration for object \"ALU_bitMiddle\"" {  } { { "ALU_bit.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/ALU_bit.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508205391827 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" ALU.sv(23) " "Verilog HDL syntax error at ALU.sv(23) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ALU.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/ALU.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1508205391827 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Cout ALU.sv(23) " "Verilog HDL Declaration error at ALU.sv(23): identifier \"Cout\" is already declared in the present scope" {  } { { "ALU.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/ALU.sv" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1508205391827 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" ALU.sv(23) " "Verilog HDL syntax error at ALU.sv(23) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ALU.sv" "" { Text "C:/Users/lzmy0309/Desktop/EE 469 lab 2/ALU.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1508205391827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 0 0 " "Found 0 design units, including 0 entities, in source file alu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205391828 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lzmy0309/Desktop/EE 469 lab 2/output_files/AddandSub.map.smsg " "Generated suppressed messages file C:/Users/lzmy0309/Desktop/EE 469 lab 2/output_files/AddandSub.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205391852 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508205391927 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 16 18:56:31 2017 " "Processing ended: Mon Oct 16 18:56:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508205391927 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508205391927 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508205391927 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508205391927 ""}
