+===================================+===================================+==========================================================================================================================================+
| Launch Setup Clock                | Launch Hold Clock                 | Pin                                                                                                                                      |
+===================================+===================================+==========================================================================================================================================+
| clk_out_150M_design_1_clk_wiz_0_0 | clk_out_150M_design_1_clk_wiz_0_0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].is_in_chs_tail_reg/D |
| clk_out_150M_design_1_clk_wiz_0_0 | clk_out_150M_design_1_clk_wiz_0_0 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].is_in_chs_tail_reg/D |
+-----------------------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
