$date
	Sun Oct 06 12:50:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_file_tb $end
$var wire 16 ! d_out_b [15:0] $end
$var wire 16 " d_out_a [15:0] $end
$var reg 1 # clk $end
$var reg 16 $ d_in [15:0] $end
$var reg 3 % rd_addr_a [2:0] $end
$var reg 3 & rd_addr_b [2:0] $end
$var reg 1 ' reset $end
$var reg 1 ( wr $end
$var reg 3 ) wr_addr [2:0] $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 16 * d_in [15:0] $end
$var wire 3 + rd_addr_a [2:0] $end
$var wire 3 , rd_addr_b [2:0] $end
$var wire 1 ' reset $end
$var wire 1 ( wr $end
$var wire 3 - wr_addr [2:0] $end
$var reg 16 . d_out_a [15:0] $end
$var reg 16 / d_out_b [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx /
bx .
b0 -
b1 ,
b0 +
b0 *
b0 )
0(
1'
b1 &
b0 %
b0 $
0#
bx "
bx !
$end
#10
b0 !
b0 /
b0 "
b0 .
1#
#20
0#
#30
1#
#40
0#
b1001000110100 $
b1001000110100 *
1(
0'
#50
b1001000110100 "
b1001000110100 .
1#
#60
0#
#70
1#
#80
0#
b1 )
b1 -
b101011001111000 $
b101011001111000 *
#90
b101011001111000 !
b101011001111000 /
1#
#100
0#
#110
1#
#120
0#
0(
#130
1#
#140
0#
#150
1#
#160
0#
b10 )
b10 -
b1001101010111100 $
b1001101010111100 *
1(
#170
1#
#180
0#
#190
1#
#200
b1001101010111100 !
b1001101010111100 /
0#
b10 &
b10 ,
0(
#210
1#
#220
0#
#230
1#
#240
0#
b0 )
b0 -
b1101111011110000 $
b1101111011110000 *
1(
#250
b1101111011110000 "
b1101111011110000 .
1#
#260
0#
#270
1#
#280
0#
0(
#290
1#
#300
0#
#310
1#
#320
0#
