INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Duy/BTL_RISC/BTL_RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Duy/BTL_RISC/BTL_RISC.srcs/sources_1/new/Memory_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_t
INFO: [VRFC 10-311] analyzing module device_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Duy/BTL_RISC/BTL_RISC.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module ADD_phase
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Duy/BTL_RISC/BTL_RISC.srcs/sources_1/new/RISC_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Duy/BTL_RISC/BTL_RISC.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Duy/BTL_RISC/BTL_RISC.srcs/sources_1/new/controler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Duy/BTL_RISC/BTL_RISC.srcs/sources_1/new/mux_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Address
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Duy/BTL_RISC/BTL_RISC.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
