// Seed: 2678040849
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd79,
    parameter id_1 = 32'd69,
    parameter id_3 = 32'd73
) (
    input wor   _id_0,
    input uwire _id_1
);
  logic _id_3;
  parameter id_4 = 1;
  wire id_5;
  ;
  logic [-1 'b0 : id_1] id_6;
  module_0 modCall_1 ();
  always_latch #(1) begin : LABEL_0
    id_6 <= -1;
  end
  logic [id_3 : -1 'd0] id_7;
  ;
  assign id_7[id_0+:-1] = id_1;
  wire [1 'b0 : -1] id_8;
  assign id_3 = id_4(-1 == -1, -1'b0);
endmodule
