#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 10 14:51:57 2021
# Process ID: 8188
# Current directory: C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16540 C:\Users\49184\Desktop\OExp02\IP\Supplementary\VGA\VGA.xpr
# Log file: C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/vivado.log
# Journal file: C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Desktop/OExp_RISCV_W/OExp02/IP/Supplementary/VGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 825.156 ; gain = 132.297
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Mar 10 14:53:32 2021] Launched synth_1...
Run output will be captured here: C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new/VGA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new/VgaDisplay.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new/VgaController.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new/VGA.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new/VgaDisplay.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new/VgaController.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7k160tffg676-2L
current_run [get_runs synth_2]
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_2]
launch_runs synth_2 -jobs 4
[Wed Mar 10 14:56:07 2021] Launched synth_2...
Run output will be captured here: C:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.runs/synth_2/runme.log
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tffg676-2L
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1653.219 ; gain = 425.285
close_design
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP C:/Users/49184/Desktop/OExp02/VGA
CRITICAL WARNING: [IP_Flow 19-370] No files matching *.vh *.v *.vhd *.vhdl *.vlog *.sv *.svh *.edn *.edif *.ngc found under "C:/Users/49184/Desktop/OExp02/VGA" directory.
ipx::package_project -root_dir C:/Users/49184/Desktop/OExp02/VGA -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2094.773 ; gain = 0.000
ipx::unload_core c:/Users/49184/Desktop/OExp02/VGA/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/49184/Desktop/OExp02/VGA c:/Users/49184/Desktop/OExp02/VGA/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2094.773 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {c:/Users/49184/Desktop/OExp02/VGA c:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/49184/Desktop/OExp02/VGA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:VGA:1.0'. The one found in IP location 'c:/Users/49184/Desktop/OExp02/VGA' will take precedence over the same IP in location c:/Users/49184/Desktop/OExp02/IP/Supplementary/VGA/VGA.srcs/sources_1/new
ipx::package_project -root_dir c:/users/49184/desktop/oexp02/ip/supplementary/vga/vga.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
ipx::package_project -root_dir c:/users/49184/desktop/oexp02/ip/supplementary/vga/vga.srcs/sources_1/new -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 10 15:21:16 2021...
