Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Aug 23 11:45:00 2021
| Host         : USER-20180123QP running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_traffic_control_sets_placed.rpt
| Design       : top_traffic
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      7 |            1 |
|     12 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              98 |           34 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------+----------------------+------------------+----------------+
|            Clock Signal           |  Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------------------+----------------+----------------------+------------------+----------------+
|  u0_traffic_light/clk_1hz_reg_n_0 |                | u1_seg_led/sys_rst_n |                5 |              7 |
|  u0_traffic_light/clk_1hz_reg_n_0 | sys_rst_n_IBUF |                      |                3 |             12 |
|  sys_clk_IBUF_BUFG                |                | u1_seg_led/sys_rst_n |               29 |             91 |
+-----------------------------------+----------------+----------------------+------------------+----------------+


