(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param26 = {(^~({((8'hb1) >>> (8'ha6))} ? (8'hb7) : (((8'ha1) ? (8'hbb) : (8'h9e)) ? (|(8'hac)) : ((8'hb0) ? (7'h42) : (8'ha7)))))}, 
parameter param27 = param26)
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h11b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h4):(1'h0)] wire3;
  input wire signed [(4'hd):(1'h0)] wire2;
  input wire [(4'h8):(1'h0)] wire1;
  input wire signed [(4'hc):(1'h0)] wire0;
  wire [(4'hb):(1'h0)] wire25;
  wire signed [(3'h5):(1'h0)] wire24;
  wire signed [(5'h13):(1'h0)] wire4;
  reg [(4'hc):(1'h0)] reg23 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg19 = (1'h0);
  reg [(4'he):(1'h0)] reg18 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg17 = (1'h0);
  reg [(4'ha):(1'h0)] reg16 = (1'h0);
  reg signed [(4'he):(1'h0)] reg15 = (1'h0);
  reg [(5'h14):(1'h0)] reg14 = (1'h0);
  reg [(3'h5):(1'h0)] reg13 = (1'h0);
  reg [(4'h9):(1'h0)] reg12 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg9 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg7 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg5 = (1'h0);
  reg [(4'h8):(1'h0)] reg22 = (1'h0);
  reg [(5'h10):(1'h0)] reg20 = (1'h0);
  reg signed [(4'he):(1'h0)] reg6 = (1'h0);
  reg [(4'hd):(1'h0)] reg8 = (1'h0);
  reg signed [(4'ha):(1'h0)] forvar6 = (1'h0);
  assign y = {wire25,
                 wire24,
                 wire4,
                 reg23,
                 reg21,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg7,
                 reg5,
                 reg22,
                 reg20,
                 reg6,
                 reg8,
                 forvar6,
                 (1'h0)};
  assign wire4 = $signed(wire0);
  always
    @(posedge clk) begin
      if ((wire0 == wire4))
        begin
          reg5 <= wire3;
          for (forvar6 = (1'h0); (forvar6 < (2'h3)); forvar6 = (forvar6 + (1'h1)))
            begin
              reg7 <= $signed(($unsigned($unsigned((wire3 ?
                  wire2 : wire2))) >> (-(+$unsigned(reg5)))));
              reg8 = wire2[(3'h7):(3'h7)];
              reg9 <= $unsigned(wire4);
            end
          if ($signed((("DnRRPSA" ?
              wire1[(1'h1):(1'h1)] : $unsigned(((7'h42) * (8'hb5)))) + {(~^"2GSrDDcW")})))
            begin
              reg10 <= ($unsigned(wire2[(2'h2):(1'h0)]) ?
                  (^$unsigned(wire2)) : wire4);
              reg11 <= $signed(({($unsigned(reg7) * reg8),
                  $unsigned("TPFZ5Pbm")} & $unsigned((reg10[(5'h11):(2'h2)] ?
                  {wire1, wire0} : (~&(8'ha7))))));
              reg12 <= $signed((8'ha4));
              reg13 <= "UIU6NxuQ";
              reg14 <= forvar6;
            end
          else
            begin
              reg10 <= $unsigned((^"dEyhT"));
              reg11 <= reg12[(4'h8):(2'h2)];
            end
          if (reg10[(3'h4):(2'h3)])
            begin
              reg15 <= reg13;
            end
          else
            begin
              reg15 <= $unsigned((-$unsigned(($unsigned(reg14) ?
                  ((8'hac) ? wire2 : reg8) : "lpW11"))));
              reg16 <= "nAOD4T2TDfHLmkA";
              reg17 <= "o19i";
              reg18 <= $signed(reg5[(1'h0):(1'h0)]);
              reg19 <= wire2[(3'h4):(1'h0)];
            end
        end
      else
        begin
          reg6 = reg7;
          reg7 <= (|wire3[(2'h3):(1'h0)]);
          if ($unsigned(reg10))
            begin
              reg8 = (+($unsigned(($unsigned((7'h42)) ^ reg17)) ?
                  $signed("WEc48Rmz") : (|(8'h9c))));
              reg20 = (^~((|(wire3 ?
                  {wire0,
                      reg12} : (wire3 || reg8))) != $signed(("5XUoOih" ^ ""))));
              reg21 <= ({(~^reg6), {$signed($signed((8'ha9)))}} ?
                  "WsNEOH0" : "dkfuJ5qtxGapvmVm");
            end
          else
            begin
              reg9 <= "uz33lKHMD1OIZHKTswVI";
              reg10 <= reg14[(1'h0):(1'h0)];
              reg11 <= (reg13 ? reg20 : $signed($unsigned("kZs")));
              reg12 <= (("DPwnI73KSVU" > $signed("KmRE")) ?
                  ((!$signed((~reg6))) <= "0i0428aqlgepiM6uVOq") : reg8[(3'h4):(3'h4)]);
            end
          reg22 = (~^(^(8'hbe)));
        end
      reg23 <= reg8;
    end
  assign wire24 = $unsigned(($signed($unsigned(reg19[(1'h1):(1'h1)])) ?
                      reg13 : $unsigned({reg16})));
  assign wire25 = wire4[(4'ha):(3'h6)];
endmodule