v_tc_0.vhd,vhdl,xil_defaultlib,../../../../project_1.gen/sources_1/ip/v_tc_0/sim/v_tc_0.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
