Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 16 20:00:18 2019
| Host         : LAPTOP-3J2V42RO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_control_sets_placed.rpt
| Design       : mips
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            3 |
|      5 |            1 |
|      7 |            1 |
|      8 |            2 |
|     13 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           10 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              17 |            6 |
| Yes          | No                    | No                     |             176 |           60 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |              30 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------------------------------------------------------------+------------------+------------------+----------------+
|     Clock Signal    |                                     Enable Signal                                     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk1khz_BUFG       |                                                                                       | reset_IBUF       |                2 |              2 |
|  clk1khz_BUFG       |                                                                                       | AN[4]_i_1_n_0    |                2 |              4 |
|  clk1khz_BUFG       | st0                                                                                   |                  |                2 |              4 |
|  clk1khz_BUFG       | PC[31]_i_1_n_0                                                                        | reset_IBUF       |                2 |              4 |
|  clk1khz_BUFG       | aluop                                                                                 |                  |                2 |              5 |
|  clk1khz_BUFG       | seg[6]_i_1_n_0                                                                        |                  |                5 |              7 |
|  clk1khz_BUFG       | mr_addr                                                                               | reset_IBUF       |                3 |              8 |
|  clk1khz_BUFG       | cnt[7]_i_1_n_0                                                                        | reset_IBUF       |                3 |              8 |
|  DUT2/inst/clk_out1 |                                                                                       | clear            |                4 |             13 |
|  clk1khz_BUFG       |                                                                                       |                  |               10 |             18 |
|  clk1khz_BUFG       | PCen                                                                                  | reset_IBUF       |               17 |             26 |
|  clk1khz_BUFG       | ir                                                                                    |                  |               16 |             32 |
|  clk1khz_BUFG       | DUT1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |               32 |            128 |
|  clk1khz_BUFG       | DUT1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |               32 |            128 |
|  clk1khz_BUFG       | p_4_in                                                                                |                  |               35 |            128 |
|  clk1khz_BUFG       | regwrite                                                                              |                  |               18 |            144 |
+---------------------+---------------------------------------------------------------------------------------+------------------+------------------+----------------+


