

================================================================
== Vivado HLS Report for 'xferode790'
================================================================
* Date:           Wed Mar 18 11:35:51 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 9.232 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    59328|    59328| 2.966 ms | 2.966 ms |  59328|  59328|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+-------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                 |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                     Instance                    |       Module      |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------------------------+-------------------+---------+---------+----------+----------+-----+-----+----------+
        |src_buf_temp_copy_ex_xfExtractPixels_1_fu_375    |xfExtractPixels_1  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380  |xfExtractPixels_1  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385  |xfExtractPixels_1  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-------------------------------------------------+-------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        3|        3|         1|          -|          -|     3|    no    |
        |- Loop 2     |      320|      320|         2|          1|          1|   320|    yes   |
        |- Loop 3     |      320|      320|         1|          -|          -|   320|    no    |
        |- Row_Loop   |    58680|    58680|       326|          -|          -|   180|    no    |
        | + Col_Loop  |      323|      323|         4|          1|          1|   321|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    270|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     63|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    314|    -|
|Register         |        0|      -|     292|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|     292|    711|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+----------------------+---------+-------+---+----+-----+
    |                     Instance                    |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------------------------------+----------------------+---------+-------+---+----+-----+
    |ip_accel_app_mux_yd2_U252                        |ip_accel_app_mux_yd2  |        0|      0|  0|  21|    0|
    |ip_accel_app_mux_yd2_U253                        |ip_accel_app_mux_yd2  |        0|      0|  0|  21|    0|
    |ip_accel_app_mux_yd2_U254                        |ip_accel_app_mux_yd2  |        0|      0|  0|  21|    0|
    |src_buf_temp_copy_ex_xfExtractPixels_1_fu_375    |xfExtractPixels_1     |        0|      0|  0|   0|    0|
    |src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380  |xfExtractPixels_1     |        0|      0|  0|   0|    0|
    |src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385  |xfExtractPixels_1     |        0|      0|  0|   0|    0|
    +-------------------------------------------------+----------------------+---------+-------+---+----+-----+
    |Total                                            |                      |        0|      0|  0|  63|    0|
    +-------------------------------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_0_V_U  |xferode790_buf_0_V  |        1|  0|   0|    0|   320|    1|     1|          320|
    |buf_1_V_U  |xferode790_buf_0_V  |        1|  0|   0|    0|   320|    1|     1|          320|
    |buf_2_V_U  |xferode790_buf_0_V  |        1|  0|   0|    0|   320|    1|     1|          320|
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                    |        3|  0|   0|    0|   960|    3|     3|          960|
    +-----------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln278_fu_436_p2                                          |     +    |      0|  0|  15|           9|           1|
    |add_ln700_fu_447_p2                                          |     +    |      0|  0|  15|           9|           1|
    |col_V_fu_500_p2                                              |     +    |      0|  0|  15|           9|           1|
    |i_col_V_fu_459_p2                                            |     +    |      0|  0|  15|           9|           1|
    |init_row_ind_fu_405_p2                                       |     +    |      0|  0|  10|           2|           1|
    |row_V_fu_645_p2                                              |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001                                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp1_stage0_iter3                            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1                             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp1_stage0_iter1                             |    and   |      0|  0|   2|           1|           1|
    |ap_condition_596                                             |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op109_read_state9                               |    and   |      0|  0|   2|           1|           1|
    |icmp_ln259_fu_399_p2                                         |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln272_fu_430_p2                                         |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln887_1_fu_470_p2                                       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_2_fu_476_p2                                       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_3_fu_494_p2                                       |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln887_4_fu_506_p2                                       |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln887_5_fu_616_p2                                       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_6_fu_630_p2                                       |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_fu_453_p2                                         |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln891_fu_529_p2                                         |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_pp1_stage0_01001                                    |    or    |      0|  0|   2|           1|           1|
    |p_dst_data_V_din                                             |  select  |      0|  0|   8|           1|           8|
    |select_ln321_1_fu_543_p3                                     |  select  |      0|  0|   2|           1|           2|
    |select_ln321_2_fu_551_p3                                     |  select  |      0|  0|   2|           1|           2|
    |select_ln321_fu_535_p3                                       |  select  |      0|  0|   2|           1|           2|
    |select_ln62_fu_622_p3                                        |  select  |      0|  0|   8|           1|           8|
    |src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380_val1_V_read  |  select  |      0|  0|   8|           1|           8|
    |src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385_val1_V_read  |  select  |      0|  0|   8|           1|           8|
    |src_buf_temp_copy_ex_xfExtractPixels_1_fu_375_val1_V_read    |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                                                |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                                                |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                      |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1                                      |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                        |          |      0|  0| 270|         146|         136|
    +-------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_t_V_2_phi_fu_367_p4  |   9|          2|    9|         18|
    |buf_0_V_address1                |  21|          4|    9|         36|
    |buf_0_V_d1                      |  15|          3|    1|          3|
    |buf_1_V_address1                |  21|          4|    9|         36|
    |buf_1_V_d1                      |  15|          3|    1|          3|
    |buf_2_V_address1                |  15|          3|    9|         27|
    |buf_2_V_d1                      |  15|          3|    1|          3|
    |index_assign_reg_248            |   9|          2|    9|         18|
    |p_dst_data_V_blk_n              |   9|          2|    1|          2|
    |p_src_data_V_blk_n              |   9|          2|    1|          2|
    |row_ind_0_V_reg_292             |   9|          2|   13|         26|
    |row_ind_1_V_1_reg_282           |   9|          2|   13|         26|
    |src_buf_0_1_0_reg_339           |   9|          2|    8|         16|
    |src_buf_1_1_0_reg_327           |   9|          2|    8|         16|
    |src_buf_2_1_0_reg_351           |   9|          2|    8|         16|
    |t_V_1_0_reg_259                 |   9|          2|    9|         18|
    |t_V_1_reg_315                   |   9|          2|    8|         16|
    |t_V_2_reg_363                   |   9|          2|    9|         18|
    |t_V_reg_271                     |   9|          2|    9|         18|
    |val_assign_reg_237              |   9|          2|    2|          4|
    |zero_ind_V_reg_303              |   9|          2|   13|         26|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 314|         66|  154|        364|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3      |   1|   0|    1|          0|
    |col_V_reg_742                |   9|   0|    9|          0|
    |icmp_ln272_reg_693           |   1|   0|    1|          0|
    |icmp_ln887_2_reg_719         |   1|   0|    1|          0|
    |icmp_ln887_3_reg_738         |   1|   0|    1|          0|
    |icmp_ln887_4_reg_747         |   1|   0|    1|          0|
    |icmp_ln891_reg_769           |   1|   0|    1|          0|
    |index_assign_reg_248         |   9|   0|    9|          0|
    |row_ind_0_V_reg_292          |  13|   0|   13|          0|
    |row_ind_1_V_1_reg_282        |  13|   0|   13|          0|
    |row_ind_2_V_5_fu_94          |   2|   0|   13|         11|
    |row_ind_2_V_5_load_reg_674   |   2|   0|   13|         11|
    |row_ind_2_V_6_fu_98          |   2|   0|   13|         11|
    |row_ind_2_V_6_load_reg_679   |   2|   0|   13|         11|
    |row_ind_2_V_fu_90            |   2|   0|   13|         11|
    |row_ind_2_V_load_reg_669     |   2|   0|   13|         11|
    |src_buf_0_1_0_reg_339        |   8|   0|    8|          0|
    |src_buf_1_1_0_reg_327        |   8|   0|    8|          0|
    |src_buf_2_1_0_reg_351        |   8|   0|    8|          0|
    |t_V_1_0_reg_259              |   9|   0|    9|          0|
    |t_V_1_reg_315                |   8|   0|    8|          0|
    |t_V_2_reg_363                |   9|   0|    9|          0|
    |t_V_2_reg_363_pp1_iter1_reg  |   9|   0|    9|          0|
    |t_V_reg_271                  |   9|   0|    9|          0|
    |trunc_ln321_3_reg_728        |   2|   0|    2|          0|
    |trunc_ln321_4_reg_733        |   2|   0|    2|          0|
    |trunc_ln321_reg_723          |   2|   0|    2|          0|
    |val_assign_reg_237           |   2|   0|    2|          0|
    |zero_ind_V_reg_303           |  13|   0|   13|          0|
    |icmp_ln887_3_reg_738         |  64|  32|    1|          0|
    |icmp_ln887_4_reg_747         |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 292|  64|  232|         66|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |  xferode790  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  xferode790  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  xferode790  | return value |
|ap_done               | out |    1| ap_ctrl_hs |  xferode790  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  xferode790  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  xferode790  | return value |
|p_src_data_V_dout     |  in |    1|   ap_fifo  | p_src_data_V |    pointer   |
|p_src_data_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_V |    pointer   |
|p_src_data_V_read     | out |    1|   ap_fifo  | p_src_data_V |    pointer   |
|p_dst_data_V_din      | out |    8|   ap_fifo  | p_dst_data_V |    pointer   |
|p_dst_data_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_V |    pointer   |
|p_dst_data_V_write    | out |    1|   ap_fifo  | p_dst_data_V |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 4, States = { 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 6 7 
7 --> 8 
8 --> 12 9 
9 --> 10 
10 --> 11 
11 --> 8 
12 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%row_ind_2_V = alloca i13"   --->   Operation 13 'alloca' 'row_ind_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%row_ind_2_V_5 = alloca i13"   --->   Operation 14 'alloca' 'row_ind_2_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%row_ind_2_V_6 = alloca i13"   --->   Operation 15 'alloca' 'row_ind_2_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %p_src_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%buf_0_V = alloca [320 x i1], align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:252]   --->   Operation 18 'alloca' 'buf_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%buf_1_V = alloca [320 x i1], align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:252]   --->   Operation 19 'alloca' 'buf_1_V' <Predicate = true> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%buf_2_V = alloca [320 x i1], align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:252]   --->   Operation 20 'alloca' 'buf_2_V' <Predicate = true> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([320 x i1]* %buf_0_V, [320 x i1]* %buf_1_V, [320 x i1]* %buf_2_V, [1 x i8]* @p_str, [13 x i8]* @p_str126, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:253]   --->   Operation 21 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %branch0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:259]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%val_assign = phi i2 [ 0, %0 ], [ %init_row_ind, %branch0.backedge ]"   --->   Operation 23 'phi' 'val_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%row_ind_2_V_load = load i13* %row_ind_2_V"   --->   Operation 24 'load' 'row_ind_2_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%row_ind_2_V_5_load = load i13* %row_ind_2_V_5"   --->   Operation 25 'load' 'row_ind_2_V_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%row_ind_2_V_6_load = load i13* %row_ind_2_V_6"   --->   Operation 26 'load' 'row_ind_2_V_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.95ns)   --->   "%icmp_ln259 = icmp eq i2 %val_assign, -1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:259]   --->   Operation 27 'icmp' 'icmp_ln259' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 28 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.56ns)   --->   "%init_row_ind = add i2 %val_assign, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:259]   --->   Operation 29 'add' 'init_row_ind' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln259, label %.preheader3.preheader, label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:259]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%row_ind_0_V_4 = zext i2 %val_assign to i13" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:262]   --->   Operation 31 'zext' 'row_ind_0_V_4' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.13ns)   --->   "switch i2 %val_assign, label %branch2 [
    i2 0, label %.branch0.backedge_crit_edge
    i2 1, label %branch1
  ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:262]   --->   Operation 32 'switch' <Predicate = (!icmp_ln259)> <Delay = 1.13>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_4, i13* %row_ind_2_V_5" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:262]   --->   Operation 33 'store' <Predicate = (!icmp_ln259 & val_assign == 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:262]   --->   Operation 34 'br' <Predicate = (!icmp_ln259 & val_assign == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_4, i13* %row_ind_2_V" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:262]   --->   Operation 35 'store' <Predicate = (!icmp_ln259 & val_assign == 0)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:262]   --->   Operation 36 'br' <Predicate = (!icmp_ln259 & val_assign == 0)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "store i13 %row_ind_0_V_4, i13* %row_ind_2_V_6" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:262]   --->   Operation 37 'store' <Predicate = (!icmp_ln259 & val_assign != 0 & val_assign != 1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "br label %branch0.backedge" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:262]   --->   Operation 38 'br' <Predicate = (!icmp_ln259 & val_assign != 0 & val_assign != 1)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 39 'br' <Predicate = (!icmp_ln259)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:272]   --->   Operation 40 'br' <Predicate = (icmp_ln259)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%index_assign = phi i9 [ %add_ln278, %hls_label_32 ], [ 0, %.preheader3.preheader ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:278]   --->   Operation 41 'phi' 'index_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%t_V_1_0 = phi i9 [ %add_ln700, %hls_label_32 ], [ 0, %.preheader3.preheader ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:272]   --->   Operation 42 'phi' 't_V_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.66ns)   --->   "%icmp_ln272 = icmp eq i9 %index_assign, -192" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:272]   --->   Operation 43 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln278 = add i9 %index_assign, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:278]   --->   Operation 44 'add' 'add_ln278' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %init_boarder_begin, label %hls_label_32" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:272]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.88>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str129)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:273]   --->   Operation 47 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:275]   --->   Operation 48 'specpipeline' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i9 %t_V_1_0 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:277]   --->   Operation 49 'zext' 'zext_ln544' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.63ns)   --->   "%p_src_data_V_read = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* %p_src_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:277]   --->   Operation 50 'read' 'p_src_data_V_read' <Predicate = (!icmp_ln272)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr [320 x i1]* %buf_1_V, i64 0, i64 %zext_ln544" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:277]   --->   Operation 51 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.25ns)   --->   "store i1 %p_src_data_V_read, i1* %buf_1_V_addr, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:277]   --->   Operation 52 'store' <Predicate = (!icmp_ln272)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str129, i32 %tmp_1)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:279]   --->   Operation 53 'specregionend' 'empty' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.82ns)   --->   "%add_ln700 = add i9 %t_V_1_0, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:272]   --->   Operation 54 'add' 'add_ln700' <Predicate = (!icmp_ln272)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:272]   --->   Operation 55 'br' <Predicate = (!icmp_ln272)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str130) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:285]   --->   Operation 56 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str130)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:285]   --->   Operation 57 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 3, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:286]   --->   Operation 58 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.76ns)   --->   "br label %2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:287]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%t_V = phi i9 [ 0, %init_boarder_begin ], [ %i_col_V, %hls_label_33 ]"   --->   Operation 60 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.66ns)   --->   "%icmp_ln887 = icmp ult i9 %t_V, -192" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:287]   --->   Operation 61 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (1.82ns)   --->   "%i_col_V = add i9 %t_V, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:287]   --->   Operation 62 'add' 'i_col_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 63 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %hls_label_33, label %init_boarder_end" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:287]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i9 %t_V to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:291]   --->   Operation 65 'zext' 'zext_ln544_1' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr [320 x i1]* %buf_0_V, i64 0, i64 %zext_ln544_1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:291]   --->   Operation 66 'getelementptr' 'buf_0_V_addr' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (3.25ns)   --->   "store i1 true, i1* %buf_0_V_addr, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:291]   --->   Operation 67 'store' <Predicate = (icmp_ln887)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:287]   --->   Operation 68 'br' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str130, i32 %tmp)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:293]   --->   Operation 69 'specregionend' 'empty_81' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.76ns)   --->   "br label %3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:298]   --->   Operation 70 'br' <Predicate = (!icmp_ln887)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 2.52>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%row_ind_1_V_1 = phi i13 [ %row_ind_2_V_6_load, %init_boarder_end ], [ %zero_ind_V, %Row_Loop_end ]"   --->   Operation 71 'phi' 'row_ind_1_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%row_ind_0_V = phi i13 [ %row_ind_2_V_5_load, %init_boarder_end ], [ %row_ind_1_V_1, %Row_Loop_end ]"   --->   Operation 72 'phi' 'row_ind_0_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zero_ind_V = phi i13 [ %row_ind_2_V_load, %init_boarder_end ], [ %row_ind_0_V, %Row_Loop_end ]"   --->   Operation 73 'phi' 'zero_ind_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%t_V_1 = phi i8 [ 1, %init_boarder_end ], [ %row_V, %Row_Loop_end ]"   --->   Operation 74 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.55ns)   --->   "%icmp_ln887_1 = icmp ult i8 %t_V_1, -75" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:298]   --->   Operation 75 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 76 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %Row_Loop_begin, label %10" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:298]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str116) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:299]   --->   Operation 78 'specloopname' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str116)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:299]   --->   Operation 79 'specregionbegin' 'tmp_3' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln887_2 = icmp ult i8 %t_V_1, -76" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 80 'icmp' 'icmp_ln887_2' <Predicate = (icmp_ln887_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i13 %row_ind_1_V_1 to i2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 81 'trunc' 'trunc_ln321' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln321_3 = trunc i13 %zero_ind_V to i2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 82 'trunc' 'trunc_ln321_3' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln321_4 = trunc i13 %row_ind_0_V to i2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 83 'trunc' 'trunc_ln321_4' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (1.76ns)   --->   "br label %.preheader311.i" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:110->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 84 'br' <Predicate = (icmp_ln887_1)> <Delay = 1.76>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:315]   --->   Operation 85 'ret' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.63>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%src_buf_1_1_0 = phi i8 [ -1, %Row_Loop_begin ], [ %src_buf_temp_copy_ex_3, %Col_Loop_end ]"   --->   Operation 86 'phi' 'src_buf_1_1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%src_buf_0_1_0 = phi i8 [ -1, %Row_Loop_begin ], [ %src_buf_temp_copy_ex, %Col_Loop_end ]"   --->   Operation 87 'phi' 'src_buf_0_1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%src_buf_2_1_0 = phi i8 [ -1, %Row_Loop_begin ], [ %src_buf_temp_copy_ex_4, %Col_Loop_end ]"   --->   Operation 88 'phi' 'src_buf_2_1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%t_V_2 = phi i9 [ 0, %Row_Loop_begin ], [ %col_V, %Col_Loop_end ]"   --->   Operation 89 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.66ns)   --->   "%icmp_ln887_3 = icmp ult i9 %t_V_2, -191" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:110->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 90 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (1.82ns)   --->   "%col_V = add i9 %t_V_2, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:110->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 91 'add' 'col_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 321, i64 321, i64 321)"   --->   Operation 92 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_3, label %Col_Loop_begin, label %Row_Loop_end" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:110->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (1.66ns)   --->   "%icmp_ln887_4 = icmp ult i9 %t_V_2, -192" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:116->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 94 'icmp' 'icmp_ln887_4' <Predicate = (icmp_ln887_3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %5, label %7" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 95 'br' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "br label %._crit_edge.i_ifconv"   --->   Operation 96 'br' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br label %._crit_edge.i_ifconv" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:122->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 97 'br' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 6.88>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i9 %t_V_2 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 98 'zext' 'zext_ln544_2' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%buf_0_V_addr_5 = getelementptr [320 x i1]* %buf_0_V, i64 0, i64 %zext_ln544_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:125->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 99 'getelementptr' 'buf_0_V_addr_5' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%buf_1_V_addr_5 = getelementptr [320 x i1]* %buf_1_V, i64 0, i64 %zext_ln544_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:125->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 100 'getelementptr' 'buf_1_V_addr_5' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%buf_2_V_addr_3 = getelementptr [320 x i1]* %buf_2_V, i64 0, i64 %zext_ln544_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:125->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 101 'getelementptr' 'buf_2_V_addr_3' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (1.13ns)   --->   "switch i2 %trunc_ln321, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:126->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 102 'switch' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2)> <Delay = 1.13>
ST_9 : Operation 103 [1/1] (3.25ns)   --->   "store i1 true, i1* %buf_1_V_addr_5, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:126->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 103 'store' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2 & trunc_ln321 == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "br label %8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:126->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 104 'br' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2 & trunc_ln321 == 1)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (3.25ns)   --->   "store i1 true, i1* %buf_0_V_addr_5, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:126->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 105 'store' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2 & trunc_ln321 == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:126->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 106 'br' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2 & trunc_ln321 == 0)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (3.25ns)   --->   "store i1 true, i1* %buf_2_V_addr_3, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:126->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 107 'store' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2 & trunc_ln321 != 0 & trunc_ln321 != 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "br label %8" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:126->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 108 'br' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & !icmp_ln887_2 & trunc_ln321 != 0 & trunc_ln321 != 1)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (3.63ns)   --->   "%p_src_data_V_read_1 = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* %p_src_data_V)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:622->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 109 'read' 'p_src_data_V_read_1' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%buf_0_V_addr_4 = getelementptr [320 x i1]* %buf_0_V, i64 0, i64 %zext_ln544_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 110 'getelementptr' 'buf_0_V_addr_4' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%buf_1_V_addr_4 = getelementptr [320 x i1]* %buf_1_V, i64 0, i64 %zext_ln544_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 111 'getelementptr' 'buf_1_V_addr_4' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr [320 x i1]* %buf_2_V, i64 0, i64 %zext_ln544_2" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 112 'getelementptr' 'buf_2_V_addr' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (1.13ns)   --->   "switch i2 %trunc_ln321, label %branch8 [
    i2 0, label %branch6
    i2 1, label %branch7
  ]" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 113 'switch' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2)> <Delay = 1.13>
ST_9 : Operation 114 [1/1] (3.25ns)   --->   "store i1 %p_src_data_V_read_1, i1* %buf_1_V_addr_4, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 114 'store' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2 & trunc_ln321 == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "br label %6" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 115 'br' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2 & trunc_ln321 == 1)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (3.25ns)   --->   "store i1 %p_src_data_V_read_1, i1* %buf_0_V_addr_4, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 116 'store' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2 & trunc_ln321 == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %6" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 117 'br' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2 & trunc_ln321 == 0)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (3.25ns)   --->   "store i1 %p_src_data_V_read_1, i1* %buf_2_V_addr, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 118 'store' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2 & trunc_ln321 != 0 & trunc_ln321 != 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "br label %6" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 119 'br' <Predicate = (icmp_ln887_3 & icmp_ln887_4 & icmp_ln887_2 & trunc_ln321 != 0 & trunc_ln321 != 1)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i9 %t_V_2 to i64" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 120 'zext' 'zext_ln544_3' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%buf_0_V_addr_6 = getelementptr [320 x i1]* %buf_0_V, i64 0, i64 %zext_ln544_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 121 'getelementptr' 'buf_0_V_addr_6' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (3.25ns)   --->   "%buf_0_V_load = load i1* %buf_0_V_addr_6, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 122 'load' 'buf_0_V_load' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%buf_1_V_addr_6 = getelementptr [320 x i1]* %buf_1_V, i64 0, i64 %zext_ln544_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 123 'getelementptr' 'buf_1_V_addr_6' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_10 : Operation 124 [2/2] (3.25ns)   --->   "%buf_1_V_load = load i1* %buf_1_V_addr_6, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 124 'load' 'buf_1_V_load' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%buf_2_V_addr_4 = getelementptr [320 x i1]* %buf_2_V, i64 0, i64 %zext_ln544_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 125 'getelementptr' 'buf_2_V_addr_4' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_10 : Operation 126 [2/2] (3.25ns)   --->   "%buf_2_V_load = load i1* %buf_2_V_addr_4, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 126 'load' 'buf_2_V_load' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_10 : Operation 127 [1/1] (1.66ns)   --->   "%icmp_ln891 = icmp eq i9 %t_V_2, 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:206->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 127 'icmp' 'icmp_ln891' <Predicate = (icmp_ln887_3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %Col_Loop_end, label %9" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:206->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 128 'br' <Predicate = (icmp_ln887_3)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 9.23>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str117) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:111->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 129 'specloopname' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str117)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:111->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 130 'specregionbegin' 'tmp_4' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 131 'specpipeline' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_4, label %4, label %._crit_edge.i_ifconv" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:116->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 132 'br' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_11 : Operation 133 [1/2] (3.25ns)   --->   "%buf_0_V_load = load i1* %buf_0_V_addr_6, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 133 'load' 'buf_0_V_load' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_11 : Operation 134 [1/1] (0.99ns)   --->   "%select_ln321 = select i1 %buf_0_V_load, i8 -1, i8 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 134 'select' 'select_ln321' <Predicate = (icmp_ln887_3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 135 [1/2] (3.25ns)   --->   "%buf_1_V_load = load i1* %buf_1_V_addr_6, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 135 'load' 'buf_1_V_load' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_11 : Operation 136 [1/1] (0.99ns)   --->   "%select_ln321_1 = select i1 %buf_1_V_load, i8 -1, i8 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 136 'select' 'select_ln321_1' <Predicate = (icmp_ln887_3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 137 [1/2] (3.25ns)   --->   "%buf_2_V_load = load i1* %buf_2_V_addr_4, align 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 137 'load' 'buf_2_V_load' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 320> <RAM>
ST_11 : Operation 138 [1/1] (0.99ns)   --->   "%select_ln321_2 = select i1 %buf_2_V_load, i8 -1, i8 0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 138 'select' 'select_ln321_2' <Predicate = (icmp_ln887_3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (1.77ns)   --->   "%buf_cop_0_V = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %select_ln321, i8 %select_ln321_1, i8 %select_ln321_2, i2 %trunc_ln321_3)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 139 'mux' 'buf_cop_0_V' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (1.77ns)   --->   "%tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %select_ln321, i8 %select_ln321_1, i8 %select_ln321_2, i2 %trunc_ln321_4)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 140 'mux' 'tmp_8' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (1.24ns)   --->   "%select_ln887 = select i1 %icmp_ln887_4, i8 %buf_cop_0_V, i8 -1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:116->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 141 'select' 'select_ln887' <Predicate = (icmp_ln887_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 142 [1/1] (1.24ns)   --->   "%buf_cop_1_V = select i1 %icmp_ln887_4, i8 %tmp_8, i8 -1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:116->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 142 'select' 'buf_cop_1_V' <Predicate = (icmp_ln887_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (1.77ns)   --->   "%tmp_9 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %select_ln321, i8 %select_ln321_1, i8 %select_ln321_2, i2 %trunc_ln321)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:135->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 143 'mux' 'tmp_9' <Predicate = (icmp_ln887_3 & icmp_ln887_4)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (1.24ns)   --->   "%buf_cop_2_V = select i1 %icmp_ln887_4, i8 %tmp_9, i8 -1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:116->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 144 'select' 'buf_cop_2_V' <Predicate = (icmp_ln887_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%src_buf_temp_copy_ex = call fastcc i8 @xfExtractPixels.1(i8 %select_ln887)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:155->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 145 'call' 'src_buf_temp_copy_ex' <Predicate = (icmp_ln887_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%src_buf_temp_copy_ex_3 = call fastcc i8 @xfExtractPixels.1(i8 %buf_cop_1_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:155->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 146 'call' 'src_buf_temp_copy_ex_3' <Predicate = (icmp_ln887_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%src_buf_temp_copy_ex_4 = call fastcc i8 @xfExtractPixels.1(i8 %buf_cop_2_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:155->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 147 'call' 'src_buf_temp_copy_ex_4' <Predicate = (icmp_ln887_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 148 [1/1] (1.55ns)   --->   "%icmp_ln887_5 = icmp ult i8 %src_buf_1_1_0, %src_buf_0_1_0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:64->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:178->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 148 'icmp' 'icmp_ln887_5' <Predicate = (icmp_ln887_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (1.24ns)   --->   "%select_ln62 = select i1 %icmp_ln887_5, i8 %src_buf_1_1_0, i8 %src_buf_0_1_0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:62->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:178->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 149 'select' 'select_ln62' <Predicate = (icmp_ln887_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (1.55ns)   --->   "%icmp_ln887_6 = icmp ult i8 %src_buf_2_1_0, %select_ln62" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:64->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:178->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 150 'icmp' 'icmp_ln887_6' <Predicate = (icmp_ln887_3)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (1.24ns)   --->   "%select_ln62_2 = select i1 %icmp_ln887_6, i8 %src_buf_2_1_0, i8 %select_ln62" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:62->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:178->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 151 'select' 'select_ln62_2' <Predicate = (icmp_ln887_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_V, i8 %select_ln62_2)" [D:/Xilinx/xfopencv-master/include\common/xf_structs.h:651->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:207->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 152 'write' <Predicate = (!icmp_ln891)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:209->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 153 'br' <Predicate = (!icmp_ln891)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str117, i32 %tmp_4)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:230->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 154 'specregionend' 'empty_82' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader311.i" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:110->D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:303]   --->   Operation 155 'br' <Predicate = (icmp_ln887_3)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.91>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str116, i32 %tmp_3)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:314]   --->   Operation 156 'specregionend' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (1.91ns)   --->   "%row_V = add i8 %t_V_1, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:298]   --->   Operation 157 'add' 'row_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br label %3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_erosion.hpp:298]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_ind_2_V             (alloca           ) [ 0010000000000]
row_ind_2_V_5           (alloca           ) [ 0010000000000]
row_ind_2_V_6           (alloca           ) [ 0010000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
buf_0_V                 (alloca           ) [ 0011111111111]
buf_1_V                 (alloca           ) [ 0011111111111]
buf_2_V                 (alloca           ) [ 0011111111111]
specmemcore_ln253       (specmemcore      ) [ 0000000000000]
br_ln259                (br               ) [ 0110000000000]
val_assign              (phi              ) [ 0010000000000]
row_ind_2_V_load        (load             ) [ 0001111111111]
row_ind_2_V_5_load      (load             ) [ 0001111111111]
row_ind_2_V_6_load      (load             ) [ 0001111111111]
icmp_ln259              (icmp             ) [ 0011100000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
init_row_ind            (add              ) [ 0110000000000]
br_ln259                (br               ) [ 0000000000000]
row_ind_0_V_4           (zext             ) [ 0000000000000]
switch_ln262            (switch           ) [ 0000000000000]
store_ln262             (store            ) [ 0000000000000]
br_ln262                (br               ) [ 0000000000000]
store_ln262             (store            ) [ 0000000000000]
br_ln262                (br               ) [ 0000000000000]
store_ln262             (store            ) [ 0000000000000]
br_ln262                (br               ) [ 0000000000000]
br_ln0                  (br               ) [ 0110000000000]
br_ln272                (br               ) [ 0011100000000]
index_assign            (phi              ) [ 0001000000000]
t_V_1_0                 (phi              ) [ 0001100000000]
icmp_ln272              (icmp             ) [ 0001100000000]
add_ln278               (add              ) [ 0011100000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
br_ln272                (br               ) [ 0000000000000]
tmp_1                   (specregionbegin  ) [ 0000000000000]
specpipeline_ln275      (specpipeline     ) [ 0000000000000]
zext_ln544              (zext             ) [ 0000000000000]
p_src_data_V_read       (read             ) [ 0000000000000]
buf_1_V_addr            (getelementptr    ) [ 0000000000000]
store_ln277             (store            ) [ 0000000000000]
empty                   (specregionend    ) [ 0000000000000]
add_ln700               (add              ) [ 0011100000000]
br_ln272                (br               ) [ 0011100000000]
specloopname_ln285      (specloopname     ) [ 0000000000000]
tmp                     (specregionbegin  ) [ 0000001000000]
speclooptripcount_ln286 (speclooptripcount) [ 0000000000000]
br_ln287                (br               ) [ 0000011000000]
t_V                     (phi              ) [ 0000001000000]
icmp_ln887              (icmp             ) [ 0000001000000]
i_col_V                 (add              ) [ 0000011000000]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
br_ln287                (br               ) [ 0000000000000]
zext_ln544_1            (zext             ) [ 0000000000000]
buf_0_V_addr            (getelementptr    ) [ 0000000000000]
store_ln291             (store            ) [ 0000000000000]
br_ln287                (br               ) [ 0000011000000]
empty_81                (specregionend    ) [ 0000000000000]
br_ln298                (br               ) [ 0000001111111]
row_ind_1_V_1           (phi              ) [ 0000001111111]
row_ind_0_V             (phi              ) [ 0000001111111]
zero_ind_V              (phi              ) [ 0000001111111]
t_V_1                   (phi              ) [ 0000000111111]
icmp_ln887_1            (icmp             ) [ 0000000111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
br_ln298                (br               ) [ 0000000000000]
specloopname_ln299      (specloopname     ) [ 0000000000000]
tmp_3                   (specregionbegin  ) [ 0000000011111]
icmp_ln887_2            (icmp             ) [ 0000000011110]
trunc_ln321             (trunc            ) [ 0000000011110]
trunc_ln321_3           (trunc            ) [ 0000000011110]
trunc_ln321_4           (trunc            ) [ 0000000011110]
br_ln110                (br               ) [ 0000000111111]
ret_ln315               (ret              ) [ 0000000000000]
src_buf_1_1_0           (phi              ) [ 0000000011110]
src_buf_0_1_0           (phi              ) [ 0000000011110]
src_buf_2_1_0           (phi              ) [ 0000000011110]
t_V_2                   (phi              ) [ 0000000011100]
icmp_ln887_3            (icmp             ) [ 0000000111111]
col_V                   (add              ) [ 0000000111111]
speclooptripcount_ln0   (speclooptripcount) [ 0000000000000]
br_ln110                (br               ) [ 0000000000000]
icmp_ln887_4            (icmp             ) [ 0000000111111]
br_ln118                (br               ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000000000]
br_ln122                (br               ) [ 0000000000000]
zext_ln544_2            (zext             ) [ 0000000000000]
buf_0_V_addr_5          (getelementptr    ) [ 0000000000000]
buf_1_V_addr_5          (getelementptr    ) [ 0000000000000]
buf_2_V_addr_3          (getelementptr    ) [ 0000000000000]
switch_ln126            (switch           ) [ 0000000000000]
store_ln126             (store            ) [ 0000000000000]
br_ln126                (br               ) [ 0000000000000]
store_ln126             (store            ) [ 0000000000000]
br_ln126                (br               ) [ 0000000000000]
store_ln126             (store            ) [ 0000000000000]
br_ln126                (br               ) [ 0000000000000]
p_src_data_V_read_1     (read             ) [ 0000000000000]
buf_0_V_addr_4          (getelementptr    ) [ 0000000000000]
buf_1_V_addr_4          (getelementptr    ) [ 0000000000000]
buf_2_V_addr            (getelementptr    ) [ 0000000000000]
switch_ln120            (switch           ) [ 0000000000000]
store_ln120             (store            ) [ 0000000000000]
br_ln120                (br               ) [ 0000000000000]
store_ln120             (store            ) [ 0000000000000]
br_ln120                (br               ) [ 0000000000000]
store_ln120             (store            ) [ 0000000000000]
br_ln120                (br               ) [ 0000000000000]
zext_ln544_3            (zext             ) [ 0000000000000]
buf_0_V_addr_6          (getelementptr    ) [ 0000000010010]
buf_1_V_addr_6          (getelementptr    ) [ 0000000010010]
buf_2_V_addr_4          (getelementptr    ) [ 0000000010010]
icmp_ln891              (icmp             ) [ 0000000010010]
br_ln206                (br               ) [ 0000000000000]
specloopname_ln111      (specloopname     ) [ 0000000000000]
tmp_4                   (specregionbegin  ) [ 0000000000000]
specpipeline_ln113      (specpipeline     ) [ 0000000000000]
br_ln116                (br               ) [ 0000000000000]
buf_0_V_load            (load             ) [ 0000000000000]
select_ln321            (select           ) [ 0000000000000]
buf_1_V_load            (load             ) [ 0000000000000]
select_ln321_1          (select           ) [ 0000000000000]
buf_2_V_load            (load             ) [ 0000000000000]
select_ln321_2          (select           ) [ 0000000000000]
buf_cop_0_V             (mux              ) [ 0000000000000]
tmp_8                   (mux              ) [ 0000000000000]
select_ln887            (select           ) [ 0000000000000]
buf_cop_1_V             (select           ) [ 0000000000000]
tmp_9                   (mux              ) [ 0000000000000]
buf_cop_2_V             (select           ) [ 0000000000000]
src_buf_temp_copy_ex    (call             ) [ 0000000111111]
src_buf_temp_copy_ex_3  (call             ) [ 0000000111111]
src_buf_temp_copy_ex_4  (call             ) [ 0000000111111]
icmp_ln887_5            (icmp             ) [ 0000000000000]
select_ln62             (select           ) [ 0000000000000]
icmp_ln887_6            (icmp             ) [ 0000000000000]
select_ln62_2           (select           ) [ 0000000000000]
write_ln651             (write            ) [ 0000000000000]
br_ln209                (br               ) [ 0000000000000]
empty_82                (specregionend    ) [ 0000000000000]
br_ln110                (br               ) [ 0000000111111]
empty_83                (specregionend    ) [ 0000000000000]
row_V                   (add              ) [ 0000001111111]
br_ln298                (br               ) [ 0000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str126"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str130"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfExtractPixels.1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="row_ind_2_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_2_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="row_ind_2_V_5_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_2_V_5/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="row_ind_2_V_6_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_ind_2_V_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="buf_0_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_0_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_1_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="buf_2_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_data_V_read/4 p_src_data_V_read_1/9 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln651_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln651/11 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buf_1_V_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="9" slack="0"/>
<pin id="139" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="1" slack="0"/>
<pin id="141" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln277/4 store_ln126/9 store_ln120/9 buf_1_V_load/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buf_0_V_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="9" slack="0"/>
<pin id="148" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="155" dir="0" index="4" bw="9" slack="0"/>
<pin id="156" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="157" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="1" slack="0"/>
<pin id="158" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln291/6 store_ln126/9 store_ln120/9 buf_0_V_load/10 "/>
</bind>
</comp>

<comp id="161" class="1004" name="buf_0_V_addr_5_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="9" slack="0"/>
<pin id="165" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_5/9 "/>
</bind>
</comp>

<comp id="167" class="1004" name="buf_1_V_addr_5_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="9" slack="0"/>
<pin id="171" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_5/9 "/>
</bind>
</comp>

<comp id="173" class="1004" name="buf_2_V_addr_3_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="9" slack="0"/>
<pin id="177" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_3/9 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="0"/>
<pin id="187" dir="0" index="4" bw="9" slack="0"/>
<pin id="188" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="1" slack="0"/>
<pin id="190" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln126/9 store_ln120/9 buf_2_V_load/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="buf_0_V_addr_4_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="9" slack="0"/>
<pin id="197" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_4/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="buf_1_V_addr_4_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="9" slack="0"/>
<pin id="203" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_4/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="buf_2_V_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="buf_0_V_addr_6_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="9" slack="0"/>
<pin id="220" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_0_V_addr_6/10 "/>
</bind>
</comp>

<comp id="223" class="1004" name="buf_1_V_addr_6_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_V_addr_6/10 "/>
</bind>
</comp>

<comp id="230" class="1004" name="buf_2_V_addr_4_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="9" slack="0"/>
<pin id="234" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_V_addr_4/10 "/>
</bind>
</comp>

<comp id="237" class="1005" name="val_assign_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="1"/>
<pin id="239" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="val_assign_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="2" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="index_assign_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="1"/>
<pin id="250" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="index_assign (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="index_assign_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_assign/3 "/>
</bind>
</comp>

<comp id="259" class="1005" name="t_V_1_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="1"/>
<pin id="261" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="t_V_1_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="1" slack="1"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1_0/3 "/>
</bind>
</comp>

<comp id="271" class="1005" name="t_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="9" slack="1"/>
<pin id="273" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="t_V_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="9" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/6 "/>
</bind>
</comp>

<comp id="282" class="1005" name="row_ind_1_V_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="13" slack="0"/>
<pin id="284" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_1_V_1 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="row_ind_1_V_1_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="4"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="13" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_1_V_1/7 "/>
</bind>
</comp>

<comp id="292" class="1005" name="row_ind_0_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="0"/>
<pin id="294" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="row_ind_0_V (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="row_ind_0_V_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="4"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="13" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_ind_0_V/7 "/>
</bind>
</comp>

<comp id="303" class="1005" name="zero_ind_V_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="13" slack="0"/>
<pin id="305" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="zero_ind_V (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="zero_ind_V_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="4"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="13" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="zero_ind_V/7 "/>
</bind>
</comp>

<comp id="315" class="1005" name="t_V_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="1"/>
<pin id="317" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="t_V_1_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="8" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/7 "/>
</bind>
</comp>

<comp id="327" class="1005" name="src_buf_1_1_0_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_1_1_0 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="src_buf_1_1_0_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="8" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_1_1_0/8 "/>
</bind>
</comp>

<comp id="339" class="1005" name="src_buf_0_1_0_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_0_1_0 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="src_buf_0_1_0_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="8" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_0_1_0/8 "/>
</bind>
</comp>

<comp id="351" class="1005" name="src_buf_2_1_0_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_2_1_0 (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="src_buf_2_1_0_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="8" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="src_buf_2_1_0/8 "/>
</bind>
</comp>

<comp id="363" class="1005" name="t_V_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="1"/>
<pin id="365" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="t_V_2_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="9" slack="0"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="src_buf_temp_copy_ex_xfExtractPixels_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_temp_copy_ex/11 "/>
</bind>
</comp>

<comp id="380" class="1004" name="src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_temp_copy_ex_3/11 "/>
</bind>
</comp>

<comp id="385" class="1004" name="src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="src_buf_temp_copy_ex_4/11 "/>
</bind>
</comp>

<comp id="390" class="1004" name="row_ind_2_V_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="13" slack="1"/>
<pin id="392" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_2_V_load/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="row_ind_2_V_5_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="13" slack="1"/>
<pin id="395" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_2_V_5_load/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="row_ind_2_V_6_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="13" slack="1"/>
<pin id="398" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_ind_2_V_6_load/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln259_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln259/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="init_row_ind_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="init_row_ind/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="row_ind_0_V_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_ind_0_V_4/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln262_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="13" slack="1"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln262/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln262_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="2" slack="0"/>
<pin id="422" dir="0" index="1" bw="13" slack="1"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln262/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln262_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="2" slack="0"/>
<pin id="427" dir="0" index="1" bw="13" slack="1"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln262/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln272_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="9" slack="0"/>
<pin id="432" dir="0" index="1" bw="9" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln272/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln278_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln278/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln544_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln700_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="1"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln887_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="9" slack="0"/>
<pin id="455" dir="0" index="1" bw="9" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="i_col_V_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="9" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_col_V/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln544_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln887_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln887_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln321_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="13" slack="0"/>
<pin id="484" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln321_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="0"/>
<pin id="488" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_3/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="trunc_ln321_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="13" slack="0"/>
<pin id="492" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_4/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln887_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="0" index="1" bw="9" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_3/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="col_V_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_V/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln887_4_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="0"/>
<pin id="508" dir="0" index="1" bw="9" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_4/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln544_2_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="9" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln544_3_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="9" slack="2"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/10 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln891_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="9" slack="2"/>
<pin id="531" dir="0" index="1" bw="9" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/10 "/>
</bind>
</comp>

<comp id="535" class="1004" name="select_ln321_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="8" slack="0"/>
<pin id="538" dir="0" index="2" bw="8" slack="0"/>
<pin id="539" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321/11 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln321_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="0" index="2" bw="8" slack="0"/>
<pin id="547" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321_1/11 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln321_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="8" slack="0"/>
<pin id="554" dir="0" index="2" bw="8" slack="0"/>
<pin id="555" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln321_2/11 "/>
</bind>
</comp>

<comp id="559" class="1004" name="buf_cop_0_V_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="0" index="2" bw="8" slack="0"/>
<pin id="563" dir="0" index="3" bw="8" slack="0"/>
<pin id="564" dir="0" index="4" bw="2" slack="4"/>
<pin id="565" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="buf_cop_0_V/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_8_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="0" index="2" bw="8" slack="0"/>
<pin id="574" dir="0" index="3" bw="8" slack="0"/>
<pin id="575" dir="0" index="4" bw="2" slack="4"/>
<pin id="576" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/11 "/>
</bind>
</comp>

<comp id="581" class="1004" name="select_ln887_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="3"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="0" index="2" bw="8" slack="0"/>
<pin id="585" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln887/11 "/>
</bind>
</comp>

<comp id="589" class="1004" name="buf_cop_1_V_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="3"/>
<pin id="591" dir="0" index="1" bw="8" slack="0"/>
<pin id="592" dir="0" index="2" bw="8" slack="0"/>
<pin id="593" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_cop_1_V/11 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_9_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="0" index="2" bw="8" slack="0"/>
<pin id="601" dir="0" index="3" bw="8" slack="0"/>
<pin id="602" dir="0" index="4" bw="2" slack="4"/>
<pin id="603" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="608" class="1004" name="buf_cop_2_V_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="3"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="8" slack="0"/>
<pin id="612" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_cop_2_V/11 "/>
</bind>
</comp>

<comp id="616" class="1004" name="icmp_ln887_5_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="3"/>
<pin id="618" dir="0" index="1" bw="8" slack="3"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_5/11 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln62_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="3"/>
<pin id="625" dir="0" index="2" bw="8" slack="3"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/11 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln887_6_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="3"/>
<pin id="632" dir="0" index="1" bw="8" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_6/11 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln62_2_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="8" slack="3"/>
<pin id="639" dir="0" index="2" bw="8" slack="0"/>
<pin id="640" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_2/11 "/>
</bind>
</comp>

<comp id="645" class="1004" name="row_V_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="2"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V/12 "/>
</bind>
</comp>

<comp id="651" class="1005" name="row_ind_2_V_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="13" slack="1"/>
<pin id="653" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_2_V "/>
</bind>
</comp>

<comp id="657" class="1005" name="row_ind_2_V_5_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="13" slack="1"/>
<pin id="659" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_2_V_5 "/>
</bind>
</comp>

<comp id="663" class="1005" name="row_ind_2_V_6_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="13" slack="1"/>
<pin id="665" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="row_ind_2_V_6 "/>
</bind>
</comp>

<comp id="669" class="1005" name="row_ind_2_V_load_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="13" slack="4"/>
<pin id="671" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="row_ind_2_V_load "/>
</bind>
</comp>

<comp id="674" class="1005" name="row_ind_2_V_5_load_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="13" slack="4"/>
<pin id="676" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="row_ind_2_V_5_load "/>
</bind>
</comp>

<comp id="679" class="1005" name="row_ind_2_V_6_load_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="13" slack="4"/>
<pin id="681" dir="1" index="1" bw="13" slack="4"/>
</pin_list>
<bind>
<opset="row_ind_2_V_6_load "/>
</bind>
</comp>

<comp id="684" class="1005" name="icmp_ln259_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="1"/>
<pin id="686" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln259 "/>
</bind>
</comp>

<comp id="688" class="1005" name="init_row_ind_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="0"/>
<pin id="690" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="init_row_ind "/>
</bind>
</comp>

<comp id="693" class="1005" name="icmp_ln272_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln272 "/>
</bind>
</comp>

<comp id="697" class="1005" name="add_ln278_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="9" slack="0"/>
<pin id="699" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln278 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln700_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="9" slack="1"/>
<pin id="704" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="710" class="1005" name="i_col_V_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="0"/>
<pin id="712" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_col_V "/>
</bind>
</comp>

<comp id="715" class="1005" name="icmp_ln887_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="719" class="1005" name="icmp_ln887_2_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="1"/>
<pin id="721" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_2 "/>
</bind>
</comp>

<comp id="723" class="1005" name="trunc_ln321_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="2"/>
<pin id="725" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln321 "/>
</bind>
</comp>

<comp id="728" class="1005" name="trunc_ln321_3_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="2" slack="4"/>
<pin id="730" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln321_3 "/>
</bind>
</comp>

<comp id="733" class="1005" name="trunc_ln321_4_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="2" slack="4"/>
<pin id="735" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln321_4 "/>
</bind>
</comp>

<comp id="738" class="1005" name="icmp_ln887_3_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_3 "/>
</bind>
</comp>

<comp id="742" class="1005" name="col_V_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="9" slack="0"/>
<pin id="744" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="col_V "/>
</bind>
</comp>

<comp id="747" class="1005" name="icmp_ln887_4_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln887_4 "/>
</bind>
</comp>

<comp id="754" class="1005" name="buf_0_V_addr_6_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="9" slack="1"/>
<pin id="756" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_V_addr_6 "/>
</bind>
</comp>

<comp id="759" class="1005" name="buf_1_V_addr_6_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="9" slack="1"/>
<pin id="761" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_V_addr_6 "/>
</bind>
</comp>

<comp id="764" class="1005" name="buf_2_V_addr_4_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="9" slack="1"/>
<pin id="766" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_V_addr_4 "/>
</bind>
</comp>

<comp id="769" class="1005" name="icmp_ln891_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="1"/>
<pin id="771" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln891 "/>
</bind>
</comp>

<comp id="773" class="1005" name="src_buf_temp_copy_ex_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="1"/>
<pin id="775" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_temp_copy_ex "/>
</bind>
</comp>

<comp id="778" class="1005" name="src_buf_temp_copy_ex_3_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_temp_copy_ex_3 "/>
</bind>
</comp>

<comp id="783" class="1005" name="src_buf_temp_copy_ex_4_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="1"/>
<pin id="785" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_buf_temp_copy_ex_4 "/>
</bind>
</comp>

<comp id="788" class="1005" name="row_V_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="50" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="88" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="142"><net_src comp="114" pin="2"/><net_sink comp="133" pin=4"/></net>

<net id="143"><net_src comp="127" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="160"><net_src comp="144" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="133" pin=4"/></net>

<net id="180"><net_src comp="167" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="181"><net_src comp="161" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="191"><net_src comp="62" pin="0"/><net_sink comp="182" pin=4"/></net>

<net id="192"><net_src comp="173" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="211"><net_src comp="199" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="212"><net_src comp="114" pin="2"/><net_sink comp="150" pin=4"/></net>

<net id="213"><net_src comp="193" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="214"><net_src comp="114" pin="2"/><net_sink comp="182" pin=4"/></net>

<net id="215"><net_src comp="205" pin="3"/><net_sink comp="182" pin=2"/></net>

<net id="221"><net_src comp="52" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="216" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="223" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="230" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="270"><net_src comp="263" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="291"><net_src comp="285" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="301"><net_src comp="282" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="302"><net_src comp="295" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="313"><net_src comp="292" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="318"><net_src comp="64" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="319" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="331" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="342"><net_src comp="74" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="343" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="354"><net_src comp="74" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="355" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="367" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="379"><net_src comp="86" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="86" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="86" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="403"><net_src comp="241" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="28" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="241" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="241" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="411" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="411" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="252" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="38" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="252" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="40" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="259" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="451"><net_src comp="259" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="40" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="275" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="38" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="275" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="275" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="474"><net_src comp="319" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="66" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="319" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="72" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="285" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="307" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="295" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="367" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="367" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="40" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="367" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="38" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="363" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="517"><net_src comp="512" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="518"><net_src comp="512" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="519"><net_src comp="512" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="525"><net_src comp="363" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="533"><net_src comp="363" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="36" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="540"><net_src comp="150" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="74" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="82" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="548"><net_src comp="133" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="74" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="182" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="82" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="566"><net_src comp="84" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="535" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="568"><net_src comp="543" pin="3"/><net_sink comp="559" pin=2"/></net>

<net id="569"><net_src comp="551" pin="3"/><net_sink comp="559" pin=3"/></net>

<net id="577"><net_src comp="84" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="535" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="543" pin="3"/><net_sink comp="570" pin=2"/></net>

<net id="580"><net_src comp="551" pin="3"/><net_sink comp="570" pin=3"/></net>

<net id="586"><net_src comp="559" pin="5"/><net_sink comp="581" pin=1"/></net>

<net id="587"><net_src comp="74" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="588"><net_src comp="581" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="594"><net_src comp="570" pin="5"/><net_sink comp="589" pin=1"/></net>

<net id="595"><net_src comp="74" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="596"><net_src comp="589" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="604"><net_src comp="84" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="605"><net_src comp="535" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="543" pin="3"/><net_sink comp="597" pin=2"/></net>

<net id="607"><net_src comp="551" pin="3"/><net_sink comp="597" pin=3"/></net>

<net id="613"><net_src comp="597" pin="5"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="74" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="615"><net_src comp="608" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="620"><net_src comp="327" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="339" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="327" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="339" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="351" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="622" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="351" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="622" pin="3"/><net_sink comp="636" pin=2"/></net>

<net id="644"><net_src comp="636" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="649"><net_src comp="315" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="64" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="90" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="660"><net_src comp="94" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="666"><net_src comp="98" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="672"><net_src comp="390" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="677"><net_src comp="393" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="682"><net_src comp="396" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="687"><net_src comp="399" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="405" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="696"><net_src comp="430" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="436" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="705"><net_src comp="447" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="713"><net_src comp="459" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="718"><net_src comp="470" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="476" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="482" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="597" pin=4"/></net>

<net id="731"><net_src comp="486" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="559" pin=4"/></net>

<net id="736"><net_src comp="490" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="570" pin=4"/></net>

<net id="741"><net_src comp="494" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="500" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="750"><net_src comp="506" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="757"><net_src comp="216" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="762"><net_src comp="223" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="767"><net_src comp="230" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="772"><net_src comp="529" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="375" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="781"><net_src comp="380" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="786"><net_src comp="385" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="791"><net_src comp="645" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="319" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_V | {}
	Port: p_dst_data_V | {11 }
 - Input state : 
	Port: xferode790 : p_src_data_V | {4 9 }
	Port: xferode790 : p_dst_data_V | {}
  - Chain level:
	State 1
		specmemcore_ln253 : 1
	State 2
		icmp_ln259 : 1
		init_row_ind : 1
		br_ln259 : 2
		row_ind_0_V_4 : 1
		switch_ln262 : 1
		store_ln262 : 2
		store_ln262 : 2
		store_ln262 : 2
	State 3
		icmp_ln272 : 1
		add_ln278 : 1
		br_ln272 : 2
	State 4
		buf_1_V_addr : 1
		store_ln277 : 2
		empty : 1
	State 5
	State 6
		icmp_ln887 : 1
		i_col_V : 1
		br_ln287 : 2
		zext_ln544_1 : 1
		buf_0_V_addr : 2
		store_ln291 : 3
	State 7
		icmp_ln887_1 : 1
		br_ln298 : 2
		icmp_ln887_2 : 1
		trunc_ln321 : 1
		trunc_ln321_3 : 1
		trunc_ln321_4 : 1
	State 8
		icmp_ln887_3 : 1
		col_V : 1
		br_ln110 : 2
		icmp_ln887_4 : 1
	State 9
		buf_0_V_addr_5 : 1
		buf_1_V_addr_5 : 1
		buf_2_V_addr_3 : 1
		store_ln126 : 2
		store_ln126 : 2
		store_ln126 : 2
		buf_0_V_addr_4 : 1
		buf_1_V_addr_4 : 1
		buf_2_V_addr : 1
		store_ln120 : 2
		store_ln120 : 2
		store_ln120 : 2
	State 10
		buf_0_V_addr_6 : 1
		buf_0_V_load : 2
		buf_1_V_addr_6 : 1
		buf_1_V_load : 2
		buf_2_V_addr_4 : 1
		buf_2_V_load : 2
		br_ln206 : 1
	State 11
		select_ln321 : 1
		select_ln321_1 : 1
		select_ln321_2 : 1
		buf_cop_0_V : 2
		tmp_8 : 2
		select_ln887 : 3
		buf_cop_1_V : 3
		tmp_9 : 2
		buf_cop_2_V : 3
		src_buf_temp_copy_ex : 4
		src_buf_temp_copy_ex_3 : 4
		src_buf_temp_copy_ex_4 : 4
		select_ln62 : 1
		icmp_ln887_6 : 2
		select_ln62_2 : 3
		write_ln651 : 4
		empty_82 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|          |                icmp_ln259_fu_399                |    0    |    8    |
|          |                icmp_ln272_fu_430                |    0    |    13   |
|          |                icmp_ln887_fu_453                |    0    |    13   |
|          |               icmp_ln887_1_fu_470               |    0    |    11   |
|   icmp   |               icmp_ln887_2_fu_476               |    0    |    11   |
|          |               icmp_ln887_3_fu_494               |    0    |    13   |
|          |               icmp_ln887_4_fu_506               |    0    |    13   |
|          |                icmp_ln891_fu_529                |    0    |    13   |
|          |               icmp_ln887_5_fu_616               |    0    |    11   |
|          |               icmp_ln887_6_fu_630               |    0    |    11   |
|----------|-------------------------------------------------|---------|---------|
|          |               init_row_ind_fu_405               |    0    |    10   |
|          |                 add_ln278_fu_436                |    0    |    15   |
|    add   |                 add_ln700_fu_447                |    0    |    15   |
|          |                  i_col_V_fu_459                 |    0    |    15   |
|          |                   col_V_fu_500                  |    0    |    15   |
|          |                   row_V_fu_645                  |    0    |    15   |
|----------|-------------------------------------------------|---------|---------|
|          |               select_ln321_fu_535               |    0    |    8    |
|          |              select_ln321_1_fu_543              |    0    |    8    |
|          |              select_ln321_2_fu_551              |    0    |    8    |
|  select  |               select_ln887_fu_581               |    0    |    8    |
|          |                buf_cop_1_V_fu_589               |    0    |    8    |
|          |                buf_cop_2_V_fu_608               |    0    |    8    |
|          |                select_ln62_fu_622               |    0    |    8    |
|          |               select_ln62_2_fu_636              |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|
|          |                buf_cop_0_V_fu_559               |    0    |    21   |
|    mux   |                   tmp_8_fu_570                  |    0    |    21   |
|          |                   tmp_9_fu_597                  |    0    |    21   |
|----------|-------------------------------------------------|---------|---------|
|   read   |                 grp_read_fu_114                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   write  |             write_ln651_write_fu_120            |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |  src_buf_temp_copy_ex_xfExtractPixels_1_fu_375  |    0    |    0    |
|   call   | src_buf_temp_copy_ex_3_xfExtractPixels_1_fu_380 |    0    |    0    |
|          | src_buf_temp_copy_ex_4_xfExtractPixels_1_fu_385 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |               row_ind_0_V_4_fu_411              |    0    |    0    |
|          |                zext_ln544_fu_442                |    0    |    0    |
|   zext   |               zext_ln544_1_fu_465               |    0    |    0    |
|          |               zext_ln544_2_fu_512               |    0    |    0    |
|          |               zext_ln544_3_fu_522               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                trunc_ln321_fu_482               |    0    |    0    |
|   trunc  |               trunc_ln321_3_fu_486              |    0    |    0    |
|          |               trunc_ln321_4_fu_490              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    0    |   329   |
|----------|-------------------------------------------------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|buf_0_V|    1   |    0   |    0   |    0   |
|buf_1_V|    1   |    0   |    0   |    0   |
|buf_2_V|    1   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    3   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln278_reg_697      |    9   |
|       add_ln700_reg_702      |    9   |
|    buf_0_V_addr_6_reg_754    |    9   |
|    buf_1_V_addr_6_reg_759    |    9   |
|    buf_2_V_addr_4_reg_764    |    9   |
|         col_V_reg_742        |    9   |
|        i_col_V_reg_710       |    9   |
|      icmp_ln259_reg_684      |    1   |
|      icmp_ln272_reg_693      |    1   |
|     icmp_ln887_1_reg_715     |    1   |
|     icmp_ln887_2_reg_719     |    1   |
|     icmp_ln887_3_reg_738     |    1   |
|     icmp_ln887_4_reg_747     |    1   |
|      icmp_ln891_reg_769      |    1   |
|     index_assign_reg_248     |    9   |
|     init_row_ind_reg_688     |    2   |
|         row_V_reg_788        |    8   |
|      row_ind_0_V_reg_292     |   13   |
|     row_ind_1_V_1_reg_282    |   13   |
|  row_ind_2_V_5_load_reg_674  |   13   |
|     row_ind_2_V_5_reg_657    |   13   |
|  row_ind_2_V_6_load_reg_679  |   13   |
|     row_ind_2_V_6_reg_663    |   13   |
|   row_ind_2_V_load_reg_669   |   13   |
|      row_ind_2_V_reg_651     |   13   |
|     src_buf_0_1_0_reg_339    |    8   |
|     src_buf_1_1_0_reg_327    |    8   |
|     src_buf_2_1_0_reg_351    |    8   |
|src_buf_temp_copy_ex_3_reg_778|    8   |
|src_buf_temp_copy_ex_4_reg_783|    8   |
| src_buf_temp_copy_ex_reg_773 |    8   |
|        t_V_1_0_reg_259       |    9   |
|         t_V_1_reg_315        |    8   |
|         t_V_2_reg_363        |    9   |
|          t_V_reg_271         |    9   |
|     trunc_ln321_3_reg_728    |    2   |
|     trunc_ln321_4_reg_733    |    2   |
|      trunc_ln321_reg_723     |    2   |
|      val_assign_reg_237      |    2   |
|      zero_ind_V_reg_303      |   13   |
+------------------------------+--------+
|             Total            |   297  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_133   |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_133   |  p2  |   3  |   0  |    0   ||    15   |
|   grp_access_fu_133   |  p4  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_150   |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_150   |  p2  |   3  |   0  |    0   ||    15   |
|   grp_access_fu_150   |  p4  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_182   |  p0  |   2  |   9  |   18   ||    9    |
|   grp_access_fu_182   |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_182   |  p4  |   2  |   9  |   18   ||    9    |
|    t_V_1_0_reg_259    |  p0  |   2  |   9  |   18   ||    9    |
|     t_V_1_reg_315     |  p0  |   2  |   8  |   16   ||    9    |
| src_buf_1_1_0_reg_327 |  p0  |   2  |   8  |   16   ||    9    |
| src_buf_0_1_0_reg_339 |  p0  |   2  |   8  |   16   ||    9    |
| src_buf_2_1_0_reg_351 |  p0  |   2  |   8  |   16   ||    9    |
|     t_V_2_reg_363     |  p0  |   2  |   9  |   18   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   208  || 26.6265 ||   147   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   329  |    -   |
|   Memory  |    3   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   26   |    -   |   147  |    -   |
|  Register |    -   |    -   |   297  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   26   |   297  |   476  |    0   |
+-----------+--------+--------+--------+--------+--------+
