<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/ip/hpm_dram_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hpm__dram__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_dram_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__dram__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2022 hpmicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_DRAM_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_DRAM_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structDRAM__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#ac49e997cad6e17086f6b458796a166fd">   13</a></span>    __RW uint32_t CTRL;                        <span class="comment">/* 0x0: Control Register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a03ec904384241d172e6296ff402b3419">   14</a></span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x4 - 0x7: Reserved */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#ae6f062ecefba93edd2908ff907c63c79">   15</a></span>    __RW uint32_t BMW0;                        <span class="comment">/* 0x8: Bus (AXI) Weight Control Register 0 */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a4a26baa1f4d28d08b59e63833ac76495">   16</a></span>    __RW uint32_t BMW1;                        <span class="comment">/* 0xC: Bus (AXI) Weight Control Register 1 */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a6dbaf06fed5d487146bcb4c82ea947b6">   17</a></span>    __RW uint32_t BR[2];                       <span class="comment">/* 0x10 - 0x14: Base Register 0 (for SDRAM CS0 device) */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#ae7ad22ebe1d988bc3a065a3e898d6d50">   18</a></span>    __R  uint8_t  RESERVED1[32];               <span class="comment">/* 0x18 - 0x37: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a329f6a05c80b6fa8860ab2a2be6a0f1e">   19</a></span>    __RW uint32_t INTEN;                       <span class="comment">/* 0x38: Interrupt Enable Register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a21cf903d4e042831062aa032b875e03b">   20</a></span>    __W  uint32_t INTR;                        <span class="comment">/* 0x3C: Interrupt Status Register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a04ab67266efa210034e5a90a06abb31c">   21</a></span>    __RW uint32_t SDRCTRL0;                    <span class="comment">/* 0x40: SDRAM Control Register 0 */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#af9a7feccee218402e50fe5d28e67ea47">   22</a></span>    __RW uint32_t SDRCTRL1;                    <span class="comment">/* 0x44: SDRAM Control Register 1 */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a0aa62d91f7a8c0e8b5ac6ea8a46adbba">   23</a></span>    __RW uint32_t SDRCTRL2;                    <span class="comment">/* 0x48: SDRAM Control Register 2 */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a0490aeaf2fae9c8153e5116f895f4681">   24</a></span>    __RW uint32_t SDRCTRL3;                    <span class="comment">/* 0x4C: SDRAM Control Register 3 */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a489e0e97bdfd4126cf7f012ff1477d45">   25</a></span>    __R  uint8_t  RESERVED2[64];               <span class="comment">/* 0x50 - 0x8F: Reserved */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a62cf65fe20fbbf75fedba2e117ee0257">   26</a></span>    __RW uint32_t SADDR;                       <span class="comment">/* 0x90: IP Command Control Register 0 */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a5b4f40b7487b6722efc05d183c40f65a">   27</a></span>    __RW uint32_t DATSZ;                       <span class="comment">/* 0x94: IP Command Control Register 1 */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a425c7777be07c7ee143f4f2b7e9dd190">   28</a></span>    __RW uint32_t BYTEMSK;                     <span class="comment">/* 0x98: IP Command Control Register 2 */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a6f040a1cbf8812cd90c0709bd4d20687">   29</a></span>    __RW uint32_t IPCMD;                       <span class="comment">/* 0x9C: IP Command Register */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a708a7f8441020e024f15a08e947fa391">   30</a></span>    __RW uint32_t IPTX;                        <span class="comment">/* 0xA0: TX DATA Register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a23dd83216ea9f5b25d2b189aebf0386e">   31</a></span>    __R  uint8_t  RESERVED3[12];               <span class="comment">/* 0xA4 - 0xAF: Reserved */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#aa126e7383987c8a08cd3aa8400c5e046">   32</a></span>    __RW uint32_t IPRX;                        <span class="comment">/* 0xB0: RX DATA Register */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#ab3a4b4a2c80198878063718c087a0a94">   33</a></span>    __R  uint8_t  RESERVED4[12];               <span class="comment">/* 0xB4 - 0xBF: Reserved */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a41490e178a27c3f4afe5c9c4e84c8aee">   34</a></span>    __R  uint32_t STAT0;                       <span class="comment">/* 0xC0: Status Register 0 */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#a25801ec2e71f18b1fde3492b00f4d00b">   35</a></span>    __R  uint8_t  RESERVED5[140];              <span class="comment">/* 0xC4 - 0x14F: Reserved */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structDRAM__Type.html#acec74d645a73eccef849e2d76c32f8fa">   36</a></span>    __RW uint32_t DLYCFG;                      <span class="comment">/* 0x150: Delay Line Config Register */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>} <a class="code hl_struct" href="structDRAM__Type.html">DRAM_Type</a>;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/*</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * BTO (RW)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> *</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * Bus timeout cycles</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * AXI Bus timeout cycle is as following (255*(2^BTO)):</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * 00000b - 255*1</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * 00001-11110b - 255*2 - 255*2^30</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * 11111b - 255*2^31</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#adf3aeee5d6c0c93a75929ababd7e263d">   50</a></span><span class="preprocessor">#define DRAM_CTRL_BTO_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a5a50c4d4bb67a23442828e942f720c1d">   51</a></span><span class="preprocessor">#define DRAM_CTRL_BTO_SHIFT (24U)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a7f0610470af240d41bf2f166eae088c7">   52</a></span><span class="preprocessor">#define DRAM_CTRL_BTO_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_CTRL_BTO_SHIFT) &amp; DRAM_CTRL_BTO_MASK)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a0578f4d8c9df4110f8923869841d83a6">   53</a></span><span class="preprocessor">#define DRAM_CTRL_BTO_GET(x) (((uint32_t)(x) &amp; DRAM_CTRL_BTO_MASK) &gt;&gt; DRAM_CTRL_BTO_SHIFT)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/*</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * CTO (RW)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> *</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * Command Execution timeout cycles</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * When Command Execution time exceed this timeout cycles, IPCMDERR or AXICMDERR interrupt is</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * generated. When CTO is set to zero, timeout cycle is 256*1024 cycle. otherwisee timeout cycle is</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * CTO*1024 cycle.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aecbc2cba31547d5871d44155b620039b">   63</a></span><span class="preprocessor">#define DRAM_CTRL_CTO_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a2f0da3f9a5ce9996461b726edce90baf">   64</a></span><span class="preprocessor">#define DRAM_CTRL_CTO_SHIFT (16U)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a676f07eb5cbd03dfc470f593be81b372">   65</a></span><span class="preprocessor">#define DRAM_CTRL_CTO_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_CTRL_CTO_SHIFT) &amp; DRAM_CTRL_CTO_MASK)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab586f9c1ceecf019c63496a3c1451c3d">   66</a></span><span class="preprocessor">#define DRAM_CTRL_CTO_GET(x) (((uint32_t)(x) &amp; DRAM_CTRL_CTO_MASK) &gt;&gt; DRAM_CTRL_CTO_SHIFT)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/*</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * DQS (RW)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> *</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * DQS (read strobe) mode</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * 0b - Dummy read strobe loopbacked internally</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * 1b - Dummy read strobe loopbacked from DQS pad</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a04b8650254cd16237f020a5fdcc7763e">   75</a></span><span class="preprocessor">#define DRAM_CTRL_DQS_MASK (0x4U)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a767cd42c01b4fa2c450cd0edf6074cca">   76</a></span><span class="preprocessor">#define DRAM_CTRL_DQS_SHIFT (2U)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ad7ca343b6cc74077f1ca5ef0a9aec496">   77</a></span><span class="preprocessor">#define DRAM_CTRL_DQS_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_CTRL_DQS_SHIFT) &amp; DRAM_CTRL_DQS_MASK)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a24bfca3e5e5c0aa60ae63e14649c7437">   78</a></span><span class="preprocessor">#define DRAM_CTRL_DQS_GET(x) (((uint32_t)(x) &amp; DRAM_CTRL_DQS_MASK) &gt;&gt; DRAM_CTRL_DQS_SHIFT)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">/*</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * DIS (RW)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> *</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * Module Disable</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * 0b - Module enabled</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * 1b - Module disabled</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a7b6637a10425dd8413d67da91b404d4f">   87</a></span><span class="preprocessor">#define DRAM_CTRL_DIS_MASK (0x2U)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a8df3b65a98acf6d7e88e1f51fbfac89f">   88</a></span><span class="preprocessor">#define DRAM_CTRL_DIS_SHIFT (1U)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#adce7f38e4bd8e0683c34d64f442df1e5">   89</a></span><span class="preprocessor">#define DRAM_CTRL_DIS_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_CTRL_DIS_SHIFT) &amp; DRAM_CTRL_DIS_MASK)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab77b5d8f03695157878f0101e3bde4c0">   90</a></span><span class="preprocessor">#define DRAM_CTRL_DIS_GET(x) (((uint32_t)(x) &amp; DRAM_CTRL_DIS_MASK) &gt;&gt; DRAM_CTRL_DIS_SHIFT)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/*</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * RST (RW)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> *</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * Software Reset</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * Reset all internal logic in SEMC except configuration register</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a59ed886ed2663946064e7a8a3d8eebad">   98</a></span><span class="preprocessor">#define DRAM_CTRL_RST_MASK (0x1U)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a5e70da7a096e907b847d4e386310c3a1">   99</a></span><span class="preprocessor">#define DRAM_CTRL_RST_SHIFT (0U)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a37ab79d258a15565cf1d07beeb90e672">  100</a></span><span class="preprocessor">#define DRAM_CTRL_RST_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_CTRL_RST_SHIFT) &amp; DRAM_CTRL_RST_MASK)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aef3db0fd4f0e88994388ea9d1c41605a">  101</a></span><span class="preprocessor">#define DRAM_CTRL_RST_GET(x) (((uint32_t)(x) &amp; DRAM_CTRL_RST_MASK) &gt;&gt; DRAM_CTRL_RST_SHIFT)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/* Bitfield definition for register: BMW0 */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/*</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * RWS (RW)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> *</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * Weight of slave hit with Read/Write Switch. This weight score is valid when queue command&#39;s slave is</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * same as current executing command with read/write operation switch.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a7b1aee71a1aec61d6cba9081b8c21a33">  110</a></span><span class="preprocessor">#define DRAM_BMW0_RWS_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a9a23c3eb38cf4bb7f85fea9008a21f47">  111</a></span><span class="preprocessor">#define DRAM_BMW0_RWS_SHIFT (16U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#adac783da4003e932bae37f2b12dd474d">  112</a></span><span class="preprocessor">#define DRAM_BMW0_RWS_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BMW0_RWS_SHIFT) &amp; DRAM_BMW0_RWS_MASK)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a7c5f92bc4ce6a3785c1dd7388afc3ce8">  113</a></span><span class="preprocessor">#define DRAM_BMW0_RWS_GET(x) (((uint32_t)(x) &amp; DRAM_BMW0_RWS_MASK) &gt;&gt; DRAM_BMW0_RWS_SHIFT)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/*</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * SH (RW)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> *</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * Weight of Slave Hit without read/write switch. This weight score is valid when queue command&#39;s slave is</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * same as current executing command without read/write operation switch.</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> */</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#afcfe93e5b73e6b62f544b37d2866001d">  121</a></span><span class="preprocessor">#define DRAM_BMW0_SH_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a026422b82a2cde88c617c762065caaa4">  122</a></span><span class="preprocessor">#define DRAM_BMW0_SH_SHIFT (8U)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a9bbf73abb81a9b9cf0a45bf4a65ed5d6">  123</a></span><span class="preprocessor">#define DRAM_BMW0_SH_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BMW0_SH_SHIFT) &amp; DRAM_BMW0_SH_MASK)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a9223e7be3167ba5c8a34c59bbe1095f8">  124</a></span><span class="preprocessor">#define DRAM_BMW0_SH_GET(x) (((uint32_t)(x) &amp; DRAM_BMW0_SH_MASK) &gt;&gt; DRAM_BMW0_SH_SHIFT)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">/*</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * AGE (RW)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> *</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment"> * Weight of AGE calculation. Each command in queue has an age signal to indicate its wait period. It is</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * multiplied by WAGE to get weight score.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ad24abaeba24143461f6b42a30b724cad">  132</a></span><span class="preprocessor">#define DRAM_BMW0_AGE_MASK (0xF0U)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a25a9b30b581d3df68ab9133ae4514c31">  133</a></span><span class="preprocessor">#define DRAM_BMW0_AGE_SHIFT (4U)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a779abf36f7169a40262a23de08327c9f">  134</a></span><span class="preprocessor">#define DRAM_BMW0_AGE_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BMW0_AGE_SHIFT) &amp; DRAM_BMW0_AGE_MASK)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#abbed4a481e702487bcf8e2242ff1fd9f">  135</a></span><span class="preprocessor">#define DRAM_BMW0_AGE_GET(x) (((uint32_t)(x) &amp; DRAM_BMW0_AGE_MASK) &gt;&gt; DRAM_BMW0_AGE_SHIFT)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/*</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * QOS (RW)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> *</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * Weight of QOS calculation. AXI bus access has AxQOS signal set, which is used as a priority indicator</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * for the associated write or read transaction. A higher value indicates a higher priority transaction. AxQOS</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * is multiplied by WQOS to get weight score.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a46ac8e02b8ae78c11828d4e150a027b5">  144</a></span><span class="preprocessor">#define DRAM_BMW0_QOS_MASK (0xFU)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#acab7d58a47cb69f76d6a82b1bd2a6078">  145</a></span><span class="preprocessor">#define DRAM_BMW0_QOS_SHIFT (0U)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a5d3590d28ad3c3ea1e18ce9cbe32a3b7">  146</a></span><span class="preprocessor">#define DRAM_BMW0_QOS_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BMW0_QOS_SHIFT) &amp; DRAM_BMW0_QOS_MASK)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a95fbb01e1aca112e02d6b62fd723a096">  147</a></span><span class="preprocessor">#define DRAM_BMW0_QOS_GET(x) (((uint32_t)(x) &amp; DRAM_BMW0_QOS_MASK) &gt;&gt; DRAM_BMW0_QOS_SHIFT)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">/* Bitfield definition for register: BMW1 */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/*</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> * BR (RW)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> *</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> * Weight of Bank Rotation. This weight score is valid when queue command&#39;s bank is not same as current</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * executing command.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af8db255ea303b1b061050c1be95f662a">  156</a></span><span class="preprocessor">#define DRAM_BMW1_BR_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ae13e9aa809d288f69ddd9c6aa04cd84d">  157</a></span><span class="preprocessor">#define DRAM_BMW1_BR_SHIFT (24U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#adef005dfb9f77382ebfbc2053de5f354">  158</a></span><span class="preprocessor">#define DRAM_BMW1_BR_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BMW1_BR_SHIFT) &amp; DRAM_BMW1_BR_MASK)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a832ab8a1157010ff87a72e963e18d342">  159</a></span><span class="preprocessor">#define DRAM_BMW1_BR_GET(x) (((uint32_t)(x) &amp; DRAM_BMW1_BR_MASK) &gt;&gt; DRAM_BMW1_BR_SHIFT)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/*</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * RWS (RW)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> *</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * Weight of slave hit with Read/Write Switch. This weight score is valid when queue command&#39;s slave is</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * same as current executing command with read/write operation switch.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> */</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a9ae97ab104d0e0a74c8e2602d474cb00">  167</a></span><span class="preprocessor">#define DRAM_BMW1_RWS_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a92e3827f3990309c1a8fd08bdf4a533c">  168</a></span><span class="preprocessor">#define DRAM_BMW1_RWS_SHIFT (16U)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a9f5ca580594f169471ba900d77b8b942">  169</a></span><span class="preprocessor">#define DRAM_BMW1_RWS_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BMW1_RWS_SHIFT) &amp; DRAM_BMW1_RWS_MASK)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a5ec0e881935176e8a6b0b550cfb0f478">  170</a></span><span class="preprocessor">#define DRAM_BMW1_RWS_GET(x) (((uint32_t)(x) &amp; DRAM_BMW1_RWS_MASK) &gt;&gt; DRAM_BMW1_RWS_SHIFT)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/*</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * PH (RW)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> *</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * Weight of Slave Hit without read/write switch. This weight score is valid when queue command&#39;s slave is</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * same as current executing command without read/write operation switch.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4f725e808b88ca9a98b68dcb3ec97da7">  178</a></span><span class="preprocessor">#define DRAM_BMW1_PH_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a11d1586e904d6a70670dce39898ba803">  179</a></span><span class="preprocessor">#define DRAM_BMW1_PH_SHIFT (8U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a8edd1f794e4d573040aaed14f2584f9b">  180</a></span><span class="preprocessor">#define DRAM_BMW1_PH_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BMW1_PH_SHIFT) &amp; DRAM_BMW1_PH_MASK)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4584da5eb10d187d8e09bb6019bf1981">  181</a></span><span class="preprocessor">#define DRAM_BMW1_PH_GET(x) (((uint32_t)(x) &amp; DRAM_BMW1_PH_MASK) &gt;&gt; DRAM_BMW1_PH_SHIFT)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/*</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * AGE (RW)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> *</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * Weight of AGE calculation. Each command in queue has an age signal to indicate its wait period. It is</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * multiplied by WAGE to get weight score.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ac32a30a10939c674668511abaf5db8d1">  189</a></span><span class="preprocessor">#define DRAM_BMW1_AGE_MASK (0xF0U)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4e00cb009065d8de0992a4a21407b950">  190</a></span><span class="preprocessor">#define DRAM_BMW1_AGE_SHIFT (4U)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#acd66b789deac659e35dc88fbe18fc88a">  191</a></span><span class="preprocessor">#define DRAM_BMW1_AGE_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BMW1_AGE_SHIFT) &amp; DRAM_BMW1_AGE_MASK)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a39c8a19c165e75d86ee298cb5cfba9c8">  192</a></span><span class="preprocessor">#define DRAM_BMW1_AGE_GET(x) (((uint32_t)(x) &amp; DRAM_BMW1_AGE_MASK) &gt;&gt; DRAM_BMW1_AGE_SHIFT)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/*</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> * QOS (RW)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> *</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> * Weight of QOS calculation. AXI bus access has AxQOS signal set, which is used as a priority indicator</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> * for the associated write or read transaction. A higher value indicates a higher priority transaction. AxQOS</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * is multiplied by WQOS to get weight score.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#acee1cb5b67da0ab511f4ff3ee9d5ec04">  201</a></span><span class="preprocessor">#define DRAM_BMW1_QOS_MASK (0xFU)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4e003e63aea290d55c6ab332032b13fd">  202</a></span><span class="preprocessor">#define DRAM_BMW1_QOS_SHIFT (0U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aaa5c2a6cff31f18219c9a4bf80592b39">  203</a></span><span class="preprocessor">#define DRAM_BMW1_QOS_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BMW1_QOS_SHIFT) &amp; DRAM_BMW1_QOS_MASK)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab47c5bd9c8a9af62ab4bb3f74ebab53f">  204</a></span><span class="preprocessor">#define DRAM_BMW1_QOS_GET(x) (((uint32_t)(x) &amp; DRAM_BMW1_QOS_MASK) &gt;&gt; DRAM_BMW1_QOS_SHIFT)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/* Bitfield definition for register array: BR */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/*</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * BASE (RW)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> *</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * Base Address</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * This field determines high position 20 bits of SoC level Base Address. SoC level Base Address low</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * position 12 bits are all zero.</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> */</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a33a9ff3091e949ef96feb9bf0e0edd65">  214</a></span><span class="preprocessor">#define DRAM_BR_BASE_MASK (0xFFFFF000UL)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a1a4209e311b7c1327037155efc562299">  215</a></span><span class="preprocessor">#define DRAM_BR_BASE_SHIFT (12U)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ae9fe2eceada9e3a697477dfa71b4c282">  216</a></span><span class="preprocessor">#define DRAM_BR_BASE_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BR_BASE_SHIFT) &amp; DRAM_BR_BASE_MASK)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a523aecb256b06e6c619bbb267666476f">  217</a></span><span class="preprocessor">#define DRAM_BR_BASE_GET(x) (((uint32_t)(x) &amp; DRAM_BR_BASE_MASK) &gt;&gt; DRAM_BR_BASE_SHIFT)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/*</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * SIZE (RW)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> *</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * Memory size</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * 00000b - 4KB</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * 00001b - 8KB</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * 00010b - 16KB</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * 00011b - 32KB</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> * 00100b - 64KB</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * 00101b - 128KB</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * 00110b - 256KB</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * 00111b - 512KB</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * 01000b - 1MB</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * 01001b - 2MB</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * 01010b - 4MB</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * 01011b - 8MB</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * 01100b - 16MB</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * 01101b - 32MB</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * 01110b - 64MB</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * 01111b - 128MB</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * 10000b - 256MB</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * 10001b - 512MB</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * 10010b - 1GB</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * 10011b - 2GB</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * 10100-11111b - 4GB</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#add9212d2255cc8fda0ae2c5d84dd9a5e">  245</a></span><span class="preprocessor">#define DRAM_BR_SIZE_MASK (0x3EU)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a208491e29bbc48fab91e194e03352d81">  246</a></span><span class="preprocessor">#define DRAM_BR_SIZE_SHIFT (1U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab2cf8fde05f2e7ddbaa32fbe26321cef">  247</a></span><span class="preprocessor">#define DRAM_BR_SIZE_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BR_SIZE_SHIFT) &amp; DRAM_BR_SIZE_MASK)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a575c106697032089428d5096701c97b3">  248</a></span><span class="preprocessor">#define DRAM_BR_SIZE_GET(x) (((uint32_t)(x) &amp; DRAM_BR_SIZE_MASK) &gt;&gt; DRAM_BR_SIZE_SHIFT)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/*</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * VLD (RW)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> *</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * Valid</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a13c2eea1eacf7ca01fb65ff02a56c6da">  255</a></span><span class="preprocessor">#define DRAM_BR_VLD_MASK (0x1U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab5282ef1a86adeb12837e65978ba9a28">  256</a></span><span class="preprocessor">#define DRAM_BR_VLD_SHIFT (0U)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af546dfa8127c4786ddcb929dfc4b153d">  257</a></span><span class="preprocessor">#define DRAM_BR_VLD_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BR_VLD_SHIFT) &amp; DRAM_BR_VLD_MASK)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a97c5eb494a0699ca1eea82bfae4a2607">  258</a></span><span class="preprocessor">#define DRAM_BR_VLD_GET(x) (((uint32_t)(x) &amp; DRAM_BR_VLD_MASK) &gt;&gt; DRAM_BR_VLD_SHIFT)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/* Bitfield definition for register: INTEN */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/*</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * AXIBUSERR (RW)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> *</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * AXI BUS error interrupt enable</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * 0b - Interrupt is disabled</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * 1b - Interrupt is enabled</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> */</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aa4107b1a985693e4dc32766655001688">  268</a></span><span class="preprocessor">#define DRAM_INTEN_AXIBUSERR_MASK (0x8U)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aeb199d267ee6ea1bdc2511f56a33e055">  269</a></span><span class="preprocessor">#define DRAM_INTEN_AXIBUSERR_SHIFT (3U)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a766acb537b17874de81116eb812058c6">  270</a></span><span class="preprocessor">#define DRAM_INTEN_AXIBUSERR_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_INTEN_AXIBUSERR_SHIFT) &amp; DRAM_INTEN_AXIBUSERR_MASK)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab2f3a7d186ac313886022b1f95370202">  271</a></span><span class="preprocessor">#define DRAM_INTEN_AXIBUSERR_GET(x) (((uint32_t)(x) &amp; DRAM_INTEN_AXIBUSERR_MASK) &gt;&gt; DRAM_INTEN_AXIBUSERR_SHIFT)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/*</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * AXICMDERR (RW)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> *</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * AXI command error interrupt enable</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> * 0b - Interrupt is disabled</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * 1b - Interrupt is enabled</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a5ac54a5608b2cb5dbaaa5e0095a38942">  280</a></span><span class="preprocessor">#define DRAM_INTEN_AXICMDERR_MASK (0x4U)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a8e2d66e799d84f893675475e56720568">  281</a></span><span class="preprocessor">#define DRAM_INTEN_AXICMDERR_SHIFT (2U)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab0226b393fc886e9be5a24c570ebda07">  282</a></span><span class="preprocessor">#define DRAM_INTEN_AXICMDERR_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_INTEN_AXICMDERR_SHIFT) &amp; DRAM_INTEN_AXICMDERR_MASK)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab9561fed4d9b0e9ea7e5307dce78436c">  283</a></span><span class="preprocessor">#define DRAM_INTEN_AXICMDERR_GET(x) (((uint32_t)(x) &amp; DRAM_INTEN_AXICMDERR_MASK) &gt;&gt; DRAM_INTEN_AXICMDERR_SHIFT)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">/*</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * IPCMDERR (RW)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> *</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * IP command error interrupt enable</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * 0b - Interrupt is disabled</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * 1b - Interrupt is enabled</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a543c85dd36028e237de4b8b35f7736bc">  292</a></span><span class="preprocessor">#define DRAM_INTEN_IPCMDERR_MASK (0x2U)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af60ac6b7c81581092e30a1f4041e4dec">  293</a></span><span class="preprocessor">#define DRAM_INTEN_IPCMDERR_SHIFT (1U)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#adb94fc32773dd87d1e1ef15451004000">  294</a></span><span class="preprocessor">#define DRAM_INTEN_IPCMDERR_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_INTEN_IPCMDERR_SHIFT) &amp; DRAM_INTEN_IPCMDERR_MASK)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4efa76c8236d02e6d4b9ccc646d00e57">  295</a></span><span class="preprocessor">#define DRAM_INTEN_IPCMDERR_GET(x) (((uint32_t)(x) &amp; DRAM_INTEN_IPCMDERR_MASK) &gt;&gt; DRAM_INTEN_IPCMDERR_SHIFT)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/*</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> * IPCMDDONE (RW)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"> *</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * IP command done interrupt enable</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * 0b - Interrupt is disabled</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * 1b - Interrupt is enabled</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aac710e9a9a51def54d4e3287b714b412">  304</a></span><span class="preprocessor">#define DRAM_INTEN_IPCMDDONE_MASK (0x1U)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a197f6dda368f4e99b08760d56078bd9b">  305</a></span><span class="preprocessor">#define DRAM_INTEN_IPCMDDONE_SHIFT (0U)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a343d09d877f8b7377e38d3d4e1ce1e08">  306</a></span><span class="preprocessor">#define DRAM_INTEN_IPCMDDONE_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_INTEN_IPCMDDONE_SHIFT) &amp; DRAM_INTEN_IPCMDDONE_MASK)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a609c06302a5331ae00aaf93dac95d8ca">  307</a></span><span class="preprocessor">#define DRAM_INTEN_IPCMDDONE_GET(x) (((uint32_t)(x) &amp; DRAM_INTEN_IPCMDDONE_MASK) &gt;&gt; DRAM_INTEN_IPCMDDONE_SHIFT)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/* Bitfield definition for register: INTR */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/*</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * AXIBUSERR (W1C)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> *</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * AXI bus error interrupt</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> * AXI Bus error interrupt is generated in following cases:</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> *  AXI address is invalid</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> *  AXI 8-bit or 16-bit WRAP write/read</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> */</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a2856278c28ea04c3f0b9fd2fc89ac9fe">  318</a></span><span class="preprocessor">#define DRAM_INTR_AXIBUSERR_MASK (0x8U)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ac7ba0a5b38974679b5208a8f17885e1f">  319</a></span><span class="preprocessor">#define DRAM_INTR_AXIBUSERR_SHIFT (3U)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a9d0ccc38c432330f4a4cc8e87f37c3f2">  320</a></span><span class="preprocessor">#define DRAM_INTR_AXIBUSERR_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_INTR_AXIBUSERR_SHIFT) &amp; DRAM_INTR_AXIBUSERR_MASK)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aba5daff6ca0a231906558845e3f0f4c5">  321</a></span><span class="preprocessor">#define DRAM_INTR_AXIBUSERR_GET(x) (((uint32_t)(x) &amp; DRAM_INTR_AXIBUSERR_MASK) &gt;&gt; DRAM_INTR_AXIBUSERR_SHIFT)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">/*</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * AXICMDERR (W1C)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> *</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * AXI command error interrupt</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * AXI command error interrupt is generated when AXI command execution timeout.</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> */</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a50164aa90a4a1e9389afcc81b350158b">  329</a></span><span class="preprocessor">#define DRAM_INTR_AXICMDERR_MASK (0x4U)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ae68e97013fa9e54d059ce1110b7ca43c">  330</a></span><span class="preprocessor">#define DRAM_INTR_AXICMDERR_SHIFT (2U)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a721e72b5182418bd0724a57e517f24a5">  331</a></span><span class="preprocessor">#define DRAM_INTR_AXICMDERR_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_INTR_AXICMDERR_SHIFT) &amp; DRAM_INTR_AXICMDERR_MASK)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ac625bc5cab32ff2ba9dac6ded01b98c3">  332</a></span><span class="preprocessor">#define DRAM_INTR_AXICMDERR_GET(x) (((uint32_t)(x) &amp; DRAM_INTR_AXICMDERR_MASK) &gt;&gt; DRAM_INTR_AXICMDERR_SHIFT)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">/*</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"> * IPCMDERR (W1C)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment"> *</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * IP command error done interrupt</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * IP command error interrupt is generated in following case:</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> *  IP Command Address target invalid device space</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> *  IP Command Code unsupported</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> *  IP Command triggered when previous command</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a04aa801db3583bfea40b7892b060e2d3">  343</a></span><span class="preprocessor">#define DRAM_INTR_IPCMDERR_MASK (0x2U)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3b569b8908da699ac181cf8bf21caf84">  344</a></span><span class="preprocessor">#define DRAM_INTR_IPCMDERR_SHIFT (1U)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a165a055a6c148e293bc19cee0059afbd">  345</a></span><span class="preprocessor">#define DRAM_INTR_IPCMDERR_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_INTR_IPCMDERR_SHIFT) &amp; DRAM_INTR_IPCMDERR_MASK)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ae2d1d91217f5126095495cd7abbfdca5">  346</a></span><span class="preprocessor">#define DRAM_INTR_IPCMDERR_GET(x) (((uint32_t)(x) &amp; DRAM_INTR_IPCMDERR_MASK) &gt;&gt; DRAM_INTR_IPCMDERR_SHIFT)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">/*</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * IPCMDDONE (W1C)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> *</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * IP command normal done interrupt</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> */</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3df00309593ac31a130a9c056ef2cf66">  353</a></span><span class="preprocessor">#define DRAM_INTR_IPCMDDONE_MASK (0x1U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#abd7337eaa190b0f7d050a0f8ab4f845b">  354</a></span><span class="preprocessor">#define DRAM_INTR_IPCMDDONE_SHIFT (0U)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aaa8f8cb74ec1d91d539cd0e446e5c9a3">  355</a></span><span class="preprocessor">#define DRAM_INTR_IPCMDDONE_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_INTR_IPCMDDONE_SHIFT) &amp; DRAM_INTR_IPCMDDONE_MASK)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a1e59eb281e38926cfdbf78619afdb495">  356</a></span><span class="preprocessor">#define DRAM_INTR_IPCMDDONE_GET(x) (((uint32_t)(x) &amp; DRAM_INTR_IPCMDDONE_MASK) &gt;&gt; DRAM_INTR_IPCMDDONE_SHIFT)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment">/* Bitfield definition for register: SDRCTRL0 */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/*</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * BANK2 (RW)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> *</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * 2 Bank selection bit</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> * 0b - SDRAM device has 4 banks.</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * 1b - SDRAM device has 2 banks.</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af5052a88642e0d18e902b8a5263acc74">  366</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_BANK2_MASK (0x4000U)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab0558ba667fd244cc0d38da059daa5ee">  367</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_BANK2_SHIFT (14U)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a0e094e7ca7189cb193b40cddbc143d27">  368</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_BANK2_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL0_BANK2_SHIFT) &amp; DRAM_SDRCTRL0_BANK2_MASK)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aa6ca5f513be4b8a3d5e59055206055b5">  369</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_BANK2_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL0_BANK2_MASK) &gt;&gt; DRAM_SDRCTRL0_BANK2_SHIFT)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">/*</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> * CAS (RW)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> *</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> * CAS Latency</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment"> * 00b - 1</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * 01b - 1</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * 10b - 2</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * 11b - 3</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aa7087f19596e1d904708cb3f6ef0a50f">  380</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_CAS_MASK (0xC00U)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a75b6bdf9a2979659fa9621b6a89a4438">  381</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_CAS_SHIFT (10U)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a34b3e41d5e5e7f195f6d5db786bcaba2">  382</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_CAS_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL0_CAS_SHIFT) &amp; DRAM_SDRCTRL0_CAS_MASK)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a8886fdf2c798042772824f6cc55c7873">  383</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_CAS_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL0_CAS_MASK) &gt;&gt; DRAM_SDRCTRL0_CAS_SHIFT)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/*</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> * COL (RW)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> *</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> * Column address bit number</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment"> * 00b - 12 bit</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * 01b - 11 bit</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * 10b - 10 bit</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * 11b - 9 bit</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a0f666b52ce9e77dc5b165a4e1fc82fc0">  394</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_COL_MASK (0x300U)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aafa378c3efb38262a741102f025c76ee">  395</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_COL_SHIFT (8U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a0db6427feeb65534d52001fee0245dbb">  396</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_COL_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL0_COL_SHIFT) &amp; DRAM_SDRCTRL0_COL_MASK)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ae2b3e74e3dbc697ea860433d43c8d0f6">  397</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_COL_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL0_COL_MASK) &gt;&gt; DRAM_SDRCTRL0_COL_SHIFT)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">/*</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"> * COL8 (RW)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> *</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> * Column 8 selection bit</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * 0b - Column address bit number is decided by COL field.</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> * 1b - Column address bit number is 8. COL field is ignored.</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> */</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#afa37ade70c85719df9a6e163329e56e5">  406</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_COL8_MASK (0x80U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab97ea92233e3bd13769a0f8f028581f7">  407</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_COL8_SHIFT (7U)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4d8ad2147d957afdf721c22a7834ba92">  408</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_COL8_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL0_COL8_SHIFT) &amp; DRAM_SDRCTRL0_COL8_MASK)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a856e8212df62bb527748d47d30d4984c">  409</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_COL8_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL0_COL8_MASK) &gt;&gt; DRAM_SDRCTRL0_COL8_SHIFT)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">/*</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * BURSTLEN (RW)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> *</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * Burst Length</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * 000b - 1</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> * 001b - 2</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> * 010b - 4</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * 011b - 8</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * 100b - 8</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * 101b - 8</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * 110b - 8</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * 111b - 8</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> */</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab80d2f971063348e50a7d0aced0c4156">  424</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_BURSTLEN_MASK (0x70U)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a14bd4bf61c8b0b95edcc1fb350ec38a6">  425</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_BURSTLEN_SHIFT (4U)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a51012e5b02960cc101c30a7347538f03">  426</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_BURSTLEN_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL0_BURSTLEN_SHIFT) &amp; DRAM_SDRCTRL0_BURSTLEN_MASK)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aa78b010ab4858327788d00d4d0600962">  427</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_BURSTLEN_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL0_BURSTLEN_MASK) &gt;&gt; DRAM_SDRCTRL0_BURSTLEN_SHIFT)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">/*</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> * HIGHBAND (RW)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> *</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * high band select</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * 0: use data[15:0] for 16bit SDRAM;</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * 1: use data[31:16] for 16bit SDRAM;</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> * only used when Port Size is 16bit(PORTSZ=01b)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> */</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aaabec44fa9bda9cab98b1c01427268c0">  437</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_HIGHBAND_MASK (0x8U)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a6190ab363520bf44d933013793d9b5de">  438</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_HIGHBAND_SHIFT (3U)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3fa454c5a0747fe6b381262254587341">  439</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_HIGHBAND_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL0_HIGHBAND_SHIFT) &amp; DRAM_SDRCTRL0_HIGHBAND_MASK)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a6933f035d5d88e002c8ecf2a928e190d">  440</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_HIGHBAND_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL0_HIGHBAND_MASK) &gt;&gt; DRAM_SDRCTRL0_HIGHBAND_SHIFT)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">/*</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * PORTSZ (RW)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> *</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * Port Size</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * 00b - 8bit</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> * 01b - 16bit</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> * 10b - 32bit</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> */</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aba9fecd5a59a25947343d5987fd1f629">  450</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_PORTSZ_MASK (0x3U)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3f2a3ba6d9e495de5c08febccfae9616">  451</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_PORTSZ_SHIFT (0U)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a83572f6348b4e792c0f0f0a1d95e1270">  452</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_PORTSZ_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL0_PORTSZ_SHIFT) &amp; DRAM_SDRCTRL0_PORTSZ_MASK)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ad14b1addd83bd85f43ae58f083627661">  453</a></span><span class="preprocessor">#define DRAM_SDRCTRL0_PORTSZ_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL0_PORTSZ_MASK) &gt;&gt; DRAM_SDRCTRL0_PORTSZ_SHIFT)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span> </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">/* Bitfield definition for register: SDRCTRL1 */</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">/*</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * ACT2PRE (RW)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> *</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * ACT to Precharge minimum time</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * It is promised ACT2PRE+1 clock cycles delay between ACTIVE command to PRECHARGE/PRECHARGE_ALL command.</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#add5e439580142b0bfe4303499271b325">  462</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_ACT2PRE_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a9dc1b487469b44f6469f9e8cc5e4126e">  463</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_ACT2PRE_SHIFT (20U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ac965061f75b1f1572e3971a070b5d2ec">  464</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_ACT2PRE_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL1_ACT2PRE_SHIFT) &amp; DRAM_SDRCTRL1_ACT2PRE_MASK)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ae40802df335c9e537cbbdde23b39f9b4">  465</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_ACT2PRE_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL1_ACT2PRE_MASK) &gt;&gt; DRAM_SDRCTRL1_ACT2PRE_SHIFT)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/*</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * CKEOFF (RW)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> *</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * CKE OFF minimum time</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * It is promised clock suspend last at leat CKEOFF+1 clock cycles.</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> */</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a8a146f737d39daacbbf3a1470bdb4304">  473</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_CKEOFF_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4ff27440fed7873b79391733a6a69dce">  474</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_CKEOFF_SHIFT (16U)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a2866b3037673088f1cc9af4e6a8ef138">  475</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_CKEOFF_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL1_CKEOFF_SHIFT) &amp; DRAM_SDRCTRL1_CKEOFF_MASK)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a37be341edf9b9f872eff7f2452040ee0">  476</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_CKEOFF_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL1_CKEOFF_MASK) &gt;&gt; DRAM_SDRCTRL1_CKEOFF_SHIFT)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * WRC (RW)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * Write recovery time</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * It is promised WRC+1 clock cycles delay between WRITE command to PRECHARGE/PRECHARGE_ALL command. This could help to meet tWR timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> */</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a480c98e5b00e64afc4ec03dbf89a6aa6">  484</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_WRC_MASK (0xE000U)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a44528e3068ec9f9109e6c7f925b7e214">  485</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_WRC_SHIFT (13U)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3c3253ef384a9618ddef6ce0d6abe406">  486</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_WRC_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL1_WRC_SHIFT) &amp; DRAM_SDRCTRL1_WRC_MASK)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a0a22db711191cd30420ee3ddc720e35e">  487</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_WRC_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL1_WRC_MASK) &gt;&gt; DRAM_SDRCTRL1_WRC_SHIFT)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">/*</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> * RFRC (RW)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment"> *</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * Refresh recovery time</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> * It is promised RFRC+1 clock cycles delay between REFRESH command to ACTIVE command. Thiscould help to meet tRFC timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> */</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#acb405a902b167a7691d0901687d501a9">  495</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_RFRC_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#abcd752a1bab264306dc8ba79b0a1a3ff">  496</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_RFRC_SHIFT (8U)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a1e10f0a5224b7c5ce474614523e0d976">  497</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_RFRC_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL1_RFRC_SHIFT) &amp; DRAM_SDRCTRL1_RFRC_MASK)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3fb1c004025bc121d70f0c495769a8cf">  498</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_RFRC_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL1_RFRC_MASK) &gt;&gt; DRAM_SDRCTRL1_RFRC_SHIFT)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">/*</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> * ACT2RW (RW)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> *</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> * ACT to Read/Write wait time</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> * It is promised ACT2RW+1 clock cycles delay between ACTIVE command to READ/WRITE command.This could help to meet tRCD timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a6bbf826ef32e3a6c61876eb92a09de79">  506</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_ACT2RW_MASK (0xF0U)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aee7417263937db9814ba14ffeea1bb78">  507</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_ACT2RW_SHIFT (4U)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a2b92de805d746c73eb820804cb6e3703">  508</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_ACT2RW_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL1_ACT2RW_SHIFT) &amp; DRAM_SDRCTRL1_ACT2RW_MASK)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a2504450bc5690b1c182426b85c8626c6">  509</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_ACT2RW_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL1_ACT2RW_MASK) &gt;&gt; DRAM_SDRCTRL1_ACT2RW_SHIFT)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/*</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * PRE2ACT (RW)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> *</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * PRECHARGE to ACT/Refresh wait time</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> * It is promised PRE2ACT+1 clock cycles delay between PRECHARGE/PRECHARGE_ALL commandto ACTIVE/REFRESH command. This could help to meet tRP timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> */</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3ac05168765565d7cf5ae4c96db9db70">  517</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_PRE2ACT_MASK (0xFU)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aad77500627c29ef721461a794fd68830">  518</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_PRE2ACT_SHIFT (0U)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a0fb26b28b256f53feed8d575ea4f4b56">  519</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_PRE2ACT_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL1_PRE2ACT_SHIFT) &amp; DRAM_SDRCTRL1_PRE2ACT_MASK)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a54ba21cd4da02e77fda1e611a5197cec">  520</a></span><span class="preprocessor">#define DRAM_SDRCTRL1_PRE2ACT_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL1_PRE2ACT_MASK) &gt;&gt; DRAM_SDRCTRL1_PRE2ACT_SHIFT)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span> </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">/* Bitfield definition for register: SDRCTRL2 */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">/*</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> * ITO (RW)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> *</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> * SDRAM Idle timeout</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> * It closes all opened pages if the SDRAM idle time lasts more than idle timeout period. SDRAM is</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment"> * considered idle when there is no AXI Bus transfer and no SDRAM command pending.</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * 00000000b - IDLE timeout period is 256*Prescale period.</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> * 00000001-11111111b - IDLE timeout period is ITO*Prescale period.</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4f04741c7d804715a51e76afeaeaa62b">  532</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_ITO_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a31c2f8d521689ad65e95cb79143075fb">  533</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_ITO_SHIFT (24U)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a5437b05f222fb3152ed62b33c002df72">  534</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_ITO_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL2_ITO_SHIFT) &amp; DRAM_SDRCTRL2_ITO_MASK)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a71c60b6bbc1399da7fcbf555451cf863">  535</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_ITO_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL2_ITO_MASK) &gt;&gt; DRAM_SDRCTRL2_ITO_SHIFT)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">/*</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * ACT2ACT (RW)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> *</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> * ACT to ACT wait time</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> * It is promised ACT2ACT+1 clock cycles delay between ACTIVE command to ACTIVE command. This</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * could help to meet tRRD timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> */</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af4874b9a90ae38ff944fa7ce3fc94a36">  544</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_ACT2ACT_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a0b8ef6d831c2646165b7a88278b4584d">  545</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_ACT2ACT_SHIFT (16U)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a2667293697a57cad4e220cde2a8dbc9a">  546</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_ACT2ACT_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL2_ACT2ACT_SHIFT) &amp; DRAM_SDRCTRL2_ACT2ACT_MASK)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4a5ea7852b5d99d9c95119e3a6f384a1">  547</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_ACT2ACT_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL2_ACT2ACT_MASK) &gt;&gt; DRAM_SDRCTRL2_ACT2ACT_SHIFT)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span> </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">/*</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * REF2REF (RW)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> *</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * Refresh to Refresh wait time</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> * It is promised REF2REF+1 clock cycles delay between REFRESH command to REFRESH command.</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * This could help to meet tRFC timing requirement by SDRAM device.</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a9f5dd0796443f13056209600d9593ee9">  556</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_REF2REF_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a26bf9b51ac5f653c6e369cf59ff933d2">  557</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_REF2REF_SHIFT (8U)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a48f497fbc352ea4c8bf3f80d38399f51">  558</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_REF2REF_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL2_REF2REF_SHIFT) &amp; DRAM_SDRCTRL2_REF2REF_MASK)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ace66c364c666459470d635745208bb25">  559</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_REF2REF_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL2_REF2REF_MASK) &gt;&gt; DRAM_SDRCTRL2_REF2REF_SHIFT)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/*</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * SRRC (RW)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> *</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> * Self Refresh Recovery time</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * It is promised SRRC+1 clock cycles delay between Self-REFRESH command to any command.</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> */</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a0be8bb67202870d8a1df5bedd89e1e5b">  567</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_SRRC_MASK (0xFFU)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ad85360f28eb2a93597f7cb508e60ce16">  568</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_SRRC_SHIFT (0U)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#acf2e52fccaeee691c6119ffa041b17d8">  569</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_SRRC_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL2_SRRC_SHIFT) &amp; DRAM_SDRCTRL2_SRRC_MASK)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a44432194a2ff19c0c7f00161d2c64b34">  570</a></span><span class="preprocessor">#define DRAM_SDRCTRL2_SRRC_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL2_SRRC_MASK) &gt;&gt; DRAM_SDRCTRL2_SRRC_SHIFT)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">/* Bitfield definition for register: SDRCTRL3 */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">/*</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * UT (RW)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> *</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * Refresh urgent threshold</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> * Internal refresh request is generated on every Refresh period. Before internal request timer count up to</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * urgent request threshold, the refresh request is considered as normal refresh request. Normal refresh</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> * request is handled in lower priority than any pending AXI command or IP command to SDRAM device.</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * When internal request timer count up to this urgent threshold, refresh request is considered as urgent</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> * refresh request. Urgent refresh request is handled in higher priority than any pending AXI command or IP</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * command to SDRAM device.</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> * NOTE: When urgent threshold is no less than refresh period, refresh request is always considered as</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * urgent refresh request.</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> * Refresh urgent threshold is as follwoing:</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> * 00000000b - 256*Prescaler period</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> * 00000001-11111111b - UT*Prescaler period</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> */</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ac563c06b9f03e2cc353c9eb10321632d">  589</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_UT_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ae588cb274a1c390c9da5de720699b01a">  590</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_UT_SHIFT (24U)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a38c8becb76acba5cc0dbb567bd3af390">  591</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_UT_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL3_UT_SHIFT) &amp; DRAM_SDRCTRL3_UT_MASK)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a7e595abf502e19d06712c3fd4f41c8c3">  592</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_UT_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL3_UT_MASK) &gt;&gt; DRAM_SDRCTRL3_UT_SHIFT)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span> </div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment">/*</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * RT (RW)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> *</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> * Refresh timer period</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> * Refresh timer period is as following:</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> * 00000000b - 256*Prescaler period</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> * 00000001-11111111b - RT*Prescaler period</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> */</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ac92fcb65fa6d90361fccd00f06a54868">  602</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_RT_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a899c31f69f5d0caca6a8a0047a138b1e">  603</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_RT_SHIFT (16U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a19cc2a58d5790d294811d344bffbf4f3">  604</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_RT_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL3_RT_SHIFT) &amp; DRAM_SDRCTRL3_RT_MASK)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a6abba3badb0e946048f2e8771b4c2285">  605</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_RT_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL3_RT_MASK) &gt;&gt; DRAM_SDRCTRL3_RT_SHIFT)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">/*</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment"> * PRESCALE (RW)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> *</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> * Prescaler timer period</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> * Prescaler timer period is as following:</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * 00000000b - 256*16 clock cycles</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> * 00000001-11111111b - PRESCALE*16 clock cycles</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> */</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a34c0188bd90874715663bea2beccd0c7">  615</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_PRESCALE_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a91a7de40eac78743ca8195e698d0a709">  616</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_PRESCALE_SHIFT (8U)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af345759baf7e4c6e8b1be21a0bc6d079">  617</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_PRESCALE_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL3_PRESCALE_SHIFT) &amp; DRAM_SDRCTRL3_PRESCALE_MASK)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3243b3996db9dde7eff99c846bf44304">  618</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_PRESCALE_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL3_PRESCALE_MASK) &gt;&gt; DRAM_SDRCTRL3_PRESCALE_SHIFT)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span> </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">/*</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> * REBL (RW)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> *</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * Refresh burst length</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * It could send multiple Auto-Refresh command in one burst when REBL is set to non-zero. The</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> * number of Auto-Refresh command cycle sent to all SDRAM device in one refresh period is as following.</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * 000b - 1</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> * 001b - 2</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment"> * 010b - 3</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment"> * 011b - 4</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment"> * 100b - 5</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * 101b - 6</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> * 110b - 7</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> * 111b - 8</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ae9d04effb80f754574b093e8754a0a33">  635</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_REBL_MASK (0xEU)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a1cfe5b8c27abd619f1c17b7b496cc041">  636</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_REBL_SHIFT (1U)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a5cba4b10e6ea6d988cf328f9acb6957e">  637</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_REBL_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL3_REBL_SHIFT) &amp; DRAM_SDRCTRL3_REBL_MASK)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4907a26be64840b755f28272432d624b">  638</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_REBL_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL3_REBL_MASK) &gt;&gt; DRAM_SDRCTRL3_REBL_SHIFT)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">/*</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * REN (RW)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> *</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> * Refresh enable</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ac0ce11a9772aa20f381d49f5da329f50">  645</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_REN_MASK (0x1U)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a975e15f81bf44d2ed853497f85ae4dc7">  646</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_REN_SHIFT (0U)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3a7cc7249fc7541a64b436edad541b13">  647</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_REN_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SDRCTRL3_REN_SHIFT) &amp; DRAM_SDRCTRL3_REN_MASK)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a97a48f71f61a4cdfb8d28c1f3aa7b122">  648</a></span><span class="preprocessor">#define DRAM_SDRCTRL3_REN_GET(x) (((uint32_t)(x) &amp; DRAM_SDRCTRL3_REN_MASK) &gt;&gt; DRAM_SDRCTRL3_REN_SHIFT)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/* Bitfield definition for register: SADDR */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">/*</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * SA (RW)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> *</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * Slave address</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> */</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af78c241af43cd3b1ac47b672416b89d3">  656</a></span><span class="preprocessor">#define DRAM_SADDR_SA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a55940bb8e69d9453b8c37471e2cc6894">  657</a></span><span class="preprocessor">#define DRAM_SADDR_SA_SHIFT (0U)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aa0b2f752e1166e535a07a574a99e3866">  658</a></span><span class="preprocessor">#define DRAM_SADDR_SA_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_SADDR_SA_SHIFT) &amp; DRAM_SADDR_SA_MASK)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a6b23c994937e56e9d3b6dfd64bf945a9">  659</a></span><span class="preprocessor">#define DRAM_SADDR_SA_GET(x) (((uint32_t)(x) &amp; DRAM_SADDR_SA_MASK) &gt;&gt; DRAM_SADDR_SA_SHIFT)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span> </div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">/* Bitfield definition for register: DATSZ */</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">/*</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> * DATSZ (RW)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment"> *</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> * Data Size in Byte</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> * When IP command is not a write/read operation, DATSZ field would be ignored.</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> * 000b - 4</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * 001b - 1</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> * 010b - 2</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * 011b - 3</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> * 100b - 4</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * 101b - 4</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> * 110b - 4</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment"> * 111b - 4</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment"> */</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a9963a65bb24c9e7f665f5498f37e583f">  676</a></span><span class="preprocessor">#define DRAM_DATSZ_DATSZ_MASK (0x7U)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a7b63646a1792ccb85b4923c9b688b2a8">  677</a></span><span class="preprocessor">#define DRAM_DATSZ_DATSZ_SHIFT (0U)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a55c4c871e8cc6b05f88c310f7e445b80">  678</a></span><span class="preprocessor">#define DRAM_DATSZ_DATSZ_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_DATSZ_DATSZ_SHIFT) &amp; DRAM_DATSZ_DATSZ_MASK)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab3ce0c61fa8d3e80a2ca8f1bb1207466">  679</a></span><span class="preprocessor">#define DRAM_DATSZ_DATSZ_GET(x) (((uint32_t)(x) &amp; DRAM_DATSZ_DATSZ_MASK) &gt;&gt; DRAM_DATSZ_DATSZ_SHIFT)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">/* Bitfield definition for register: BYTEMSK */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/*</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment"> * BM3 (RW)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment"> *</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"> * Byte Mask for Byte 3 (IPTXD bit 31:24)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * 0b - Byte Unmasked</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> * 1b - Byte Masked</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> */</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#acec123251286bd996a978d2e213353da">  689</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM3_MASK (0x8U)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aa49f9ebeba297e9e4dcaf3500bc19d49">  690</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM3_SHIFT (3U)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4f91b08c167ad9cc42719b2979ac705d">  691</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM3_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BYTEMSK_BM3_SHIFT) &amp; DRAM_BYTEMSK_BM3_MASK)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a388724b16a4ef03973b16e1a6a2a21e2">  692</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM3_GET(x) (((uint32_t)(x) &amp; DRAM_BYTEMSK_BM3_MASK) &gt;&gt; DRAM_BYTEMSK_BM3_SHIFT)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/*</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * BM2 (RW)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> *</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * Byte Mask for Byte 2 (IPTXD bit 23:16)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * 0b - Byte Unmasked</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> * 1b - Byte Masked</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment"> */</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ae28b383d1aeb80ae9ae0c63d8321a62f">  701</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM2_MASK (0x4U)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ad1a93337a6a9a51c20aba14cdff4ed75">  702</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM2_SHIFT (2U)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3a08a48523bd8d97387faee5be698b18">  703</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM2_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BYTEMSK_BM2_SHIFT) &amp; DRAM_BYTEMSK_BM2_MASK)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a072bfc48f2bc59abc015d02b9e8c01a6">  704</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM2_GET(x) (((uint32_t)(x) &amp; DRAM_BYTEMSK_BM2_MASK) &gt;&gt; DRAM_BYTEMSK_BM2_SHIFT)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment">/*</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> * BM1 (RW)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> *</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> * Byte Mask for Byte 1 (IPTXD bit 15:8)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> * 0b - Byte Unmasked</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> * 1b - Byte Masked</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment"> */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a75c2f6c8d9ae63d6bc36508f13c0e604">  713</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM1_MASK (0x2U)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a7b2c0c5ed05c8b36bf035206d782d36b">  714</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM1_SHIFT (1U)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af9a31f4564faba0a5f8bbaaa5162f386">  715</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM1_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BYTEMSK_BM1_SHIFT) &amp; DRAM_BYTEMSK_BM1_MASK)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#adda24123e4b2c881b5a9d3d915542536">  716</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM1_GET(x) (((uint32_t)(x) &amp; DRAM_BYTEMSK_BM1_MASK) &gt;&gt; DRAM_BYTEMSK_BM1_SHIFT)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment">/*</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> * BM0 (RW)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> *</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> * Byte Mask for Byte 0 (IPTXD bit 7:0)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> * 0b - Byte Unmasked</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> * 1b - Byte Masked</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment"> */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4e71fea0967068f5726d2fcbacdf7027">  725</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM0_MASK (0x1U)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#abaa4361b9d05c5e2239efd4f50a4f699">  726</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM0_SHIFT (0U)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af0352b73ab8e1b1123e881219ac2d79a">  727</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM0_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_BYTEMSK_BM0_SHIFT) &amp; DRAM_BYTEMSK_BM0_MASK)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a660e228738e1ff1cdc38631d2c20d2e5">  728</a></span><span class="preprocessor">#define DRAM_BYTEMSK_BM0_GET(x) (((uint32_t)(x) &amp; DRAM_BYTEMSK_BM0_MASK) &gt;&gt; DRAM_BYTEMSK_BM0_SHIFT)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span> </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">/* Bitfield definition for register: IPCMD */</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">/*</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> * KEY (WO)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> *</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> * This field should be written with 0x5AA5 when trigging an IP command for all device types. The memory</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> * device is selected by BRx settings and IPCR0 registers.</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> */</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a7ff4e26fb67826f17a53056669eb54e0">  737</a></span><span class="preprocessor">#define DRAM_IPCMD_KEY_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4b462b893420a8cf079a253b6b2be9f4">  738</a></span><span class="preprocessor">#define DRAM_IPCMD_KEY_SHIFT (16U)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aff2ba17657b80a57c51c10724ec73150">  739</a></span><span class="preprocessor">#define DRAM_IPCMD_KEY_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_IPCMD_KEY_SHIFT) &amp; DRAM_IPCMD_KEY_MASK)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a5d2c3e5ab45e8fcf9a31a98ba3eb9a04">  740</a></span><span class="preprocessor">#define DRAM_IPCMD_KEY_GET(x) (((uint32_t)(x) &amp; DRAM_IPCMD_KEY_MASK) &gt;&gt; DRAM_IPCMD_KEY_SHIFT)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span> </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">/*</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> * CMD (RW)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> *</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> * SDRAM Commands:</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> *  0x8: READ</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> *  0x9: WRITE</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> *  0xA: MODESET</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> *  0xB: ACTIVE</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment"> *  0xC: AUTO REFRESH</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment"> *  0xD: SELF REFRESH</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment"> *  0xE: PRECHARGE</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> *  0xF: PRECHARGE ALL</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> *  Others: RSVD</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> * NOTE: SELF REFRESH is sent to all SDRAM devices because they shared same CLK pin.</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#acbb016d196de066d08972d84addd0bff">  757</a></span><span class="preprocessor">#define DRAM_IPCMD_CMD_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af0bbd0c365bf7711b54f3da345f60bdb">  758</a></span><span class="preprocessor">#define DRAM_IPCMD_CMD_SHIFT (0U)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a33cb5591ffefda69d4382249147dbdfc">  759</a></span><span class="preprocessor">#define DRAM_IPCMD_CMD_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_IPCMD_CMD_SHIFT) &amp; DRAM_IPCMD_CMD_MASK)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a911c8cc573bdf591c9d135b685c935b4">  760</a></span><span class="preprocessor">#define DRAM_IPCMD_CMD_GET(x) (((uint32_t)(x) &amp; DRAM_IPCMD_CMD_MASK) &gt;&gt; DRAM_IPCMD_CMD_SHIFT)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">/* Bitfield definition for register: IPTX */</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/*</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> * DAT (RW)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> *</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> * Data</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a4a2691d833edb74f488d8967212cc634">  768</a></span><span class="preprocessor">#define DRAM_IPTX_DAT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aacc660a82d35f1d13936a0e4a4668ada">  769</a></span><span class="preprocessor">#define DRAM_IPTX_DAT_SHIFT (0U)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ac9b3991f6921aed17f59307bfe0296e9">  770</a></span><span class="preprocessor">#define DRAM_IPTX_DAT_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_IPTX_DAT_SHIFT) &amp; DRAM_IPTX_DAT_MASK)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aa204474f55385968c476f3a4ac87fa52">  771</a></span><span class="preprocessor">#define DRAM_IPTX_DAT_GET(x) (((uint32_t)(x) &amp; DRAM_IPTX_DAT_MASK) &gt;&gt; DRAM_IPTX_DAT_SHIFT)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">/* Bitfield definition for register: IPRX */</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">/*</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment"> * DAT (RW)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> *</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> * Data</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> */</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a97fb8906e4199bf2544f709d4e177386">  779</a></span><span class="preprocessor">#define DRAM_IPRX_DAT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a1c9c810a74cbde68ff351c1e4283496b">  780</a></span><span class="preprocessor">#define DRAM_IPRX_DAT_SHIFT (0U)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aab1cc73e00e1633a31033e97b5bbd31a">  781</a></span><span class="preprocessor">#define DRAM_IPRX_DAT_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_IPRX_DAT_SHIFT) &amp; DRAM_IPRX_DAT_MASK)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a9bd59ccde9781fa995ca6ff71f7d396d">  782</a></span><span class="preprocessor">#define DRAM_IPRX_DAT_GET(x) (((uint32_t)(x) &amp; DRAM_IPRX_DAT_MASK) &gt;&gt; DRAM_IPRX_DAT_SHIFT)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">/* Bitfield definition for register: STAT0 */</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">/*</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> * IDLE (RO)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> *</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> * Indicating whether it is in IDLE state.</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> * When IDLE=1, it is in IDLE state. There is no pending AXI command in internal queue and no</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> * pending device access.</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> */</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a7ddaf6629d8beb997adf8b5b21537bd5">  792</a></span><span class="preprocessor">#define DRAM_STAT0_IDLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a213fa425bace93483f2a3fbf926c2d57">  793</a></span><span class="preprocessor">#define DRAM_STAT0_IDLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a837a5c05d35bbef0d40bee9f69e0ed0b">  794</a></span><span class="preprocessor">#define DRAM_STAT0_IDLE_GET(x) (((uint32_t)(x) &amp; DRAM_STAT0_IDLE_MASK) &gt;&gt; DRAM_STAT0_IDLE_SHIFT)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span> </div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">/* Bitfield definition for register: DLYCFG */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">/*</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> * OE (RW)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> *</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment"> * delay clock output enable, should be set after setting DLYEN and DLYSEL</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> */</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ad1b036930fa0846d1d9778c80a8a3cc1">  802</a></span><span class="preprocessor">#define DRAM_DLYCFG_OE_MASK (0x2000U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a517a6737b567be2aac84685fa0424e4e">  803</a></span><span class="preprocessor">#define DRAM_DLYCFG_OE_SHIFT (13U)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#af5e1b2910ec86652d7cc602e48ef208b">  804</a></span><span class="preprocessor">#define DRAM_DLYCFG_OE_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_DLYCFG_OE_SHIFT) &amp; DRAM_DLYCFG_OE_MASK)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ab2a8ca8243ecc5d85b737b9dc162e2ee">  805</a></span><span class="preprocessor">#define DRAM_DLYCFG_OE_GET(x) (((uint32_t)(x) &amp; DRAM_DLYCFG_OE_MASK) &gt;&gt; DRAM_DLYCFG_OE_SHIFT)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span> </div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">/*</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> * DLYSEL (RW)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> *</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment"> * delay line select, 0 for 1 cell, 31 for all 32 cells</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment"> */</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#aaae3da62f0db527cfbeba4d19789a0e5">  812</a></span><span class="preprocessor">#define DRAM_DLYCFG_DLYSEL_MASK (0x3EU)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#afd1a5671ac3a4d7c5dac1c888b2e5957">  813</a></span><span class="preprocessor">#define DRAM_DLYCFG_DLYSEL_SHIFT (1U)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a3974dfe80d54da1ff1f3a5d686d1a6ad">  814</a></span><span class="preprocessor">#define DRAM_DLYCFG_DLYSEL_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_DLYCFG_DLYSEL_SHIFT) &amp; DRAM_DLYCFG_DLYSEL_MASK)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a1809de7b91e695991373c348bd8ca9d8">  815</a></span><span class="preprocessor">#define DRAM_DLYCFG_DLYSEL_GET(x) (((uint32_t)(x) &amp; DRAM_DLYCFG_DLYSEL_MASK) &gt;&gt; DRAM_DLYCFG_DLYSEL_SHIFT)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">/*</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> * DLYEN (RW)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> *</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"> * delay line enable</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment"> */</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a453eaa3bd59b94d88061c1c6b51bd1a1">  822</a></span><span class="preprocessor">#define DRAM_DLYCFG_DLYEN_MASK (0x1U)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a87d59f5c9d919aec759d36817964f363">  823</a></span><span class="preprocessor">#define DRAM_DLYCFG_DLYEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a97f8db75d9c5af15c79b21aaa1db665b">  824</a></span><span class="preprocessor">#define DRAM_DLYCFG_DLYEN_SET(x) (((uint32_t)(x) &lt;&lt; DRAM_DLYCFG_DLYEN_SHIFT) &amp; DRAM_DLYCFG_DLYEN_MASK)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#ae58c47019b7654c61b0b2e0c578237ba">  825</a></span><span class="preprocessor">#define DRAM_DLYCFG_DLYEN_GET(x) (((uint32_t)(x) &amp; DRAM_DLYCFG_DLYEN_MASK) &gt;&gt; DRAM_DLYCFG_DLYEN_SHIFT)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span> </div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">/* BR register group index macro definition */</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a02b5584a89c23eb1ef0215637266df5e">  830</a></span><span class="preprocessor">#define DRAM_BR_BASE0 (0UL)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="hpm__dram__regs_8h.html#a978ab76c43aaf38eef2616d9b4553d2f">  831</a></span><span class="preprocessor">#define DRAM_BR_BASE1 (1UL)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span> </div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_DRAM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructDRAM__Type_html"><div class="ttname"><a href="structDRAM__Type.html">DRAM_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_dram_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_d94d62557b5dc917ac9fc81e6b5b3244.html">ip</a></li><li class="navelem"><a class="el" href="hpm__dram__regs_8h.html">hpm_dram_regs.h</a></li>
    <li class="footer">Generated on Tue Aug 23 2022 23:52:21 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
