Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : accum
Version: K-2015.06-SP1
Date   : Fri Oct 11 18:59:39 2019
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: EvenParity_reg[3]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: EvenParity_reg[3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  EvenParity_reg[3]/CK (DFF_X2)          0.0000     0.0000 r
  EvenParity_reg[3]/Q (DFF_X2)           0.1070     0.1070 r
  U59/Z (XOR2_X1)                        0.0230     0.1300 f
  U44/ZN (AND2_X1)                       0.0292     0.1592 f
  EvenParity_reg[3]/D (DFF_X2)           0.0000     0.1592 f
  data arrival time                                 0.1592

  clock clock (rise edge)                0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  EvenParity_reg[3]/CK (DFF_X2)          0.0000     0.0500 r
  library hold time                      0.0002     0.0502
  data required time                                0.0502
  -----------------------------------------------------------
  data required time                                0.0502
  data arrival time                                -0.1592
  -----------------------------------------------------------
  slack (MET)                                       0.1090


1
