# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do UART_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/intelFPGA_lite/Workspace/UART/UART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:29 on Jun 19,2021
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/Workspace/UART/UART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UART
# -- Compiling architecture main of UART
# End time: 23:19:29 on Jun 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/intelFPGA_lite/Workspace/UART/Tx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:29 on Jun 19,2021
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/Workspace/UART/Tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Tx
# -- Compiling architecture main of Tx
# End time: 23:19:29 on Jun 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/intelFPGA_lite/Workspace/UART/Rx.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:29 on Jun 19,2021
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/Workspace/UART/Rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Rx
# -- Compiling architecture main of Rx
# End time: 23:19:29 on Jun 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.rx
# vsim work.rx 
# Start time: 23:19:34 on Jun 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rx(main)
add wave -position end  sim:/rx/clk
add wave -position end  sim:/rx/rx_line
add wave -position end  sim:/rx/data
add wave -position end  sim:/rx/busy
add wave -position end  sim:/rx/datafll
add wave -position end  sim:/rx/rx_flag
add wave -position end  sim:/rx/prscl
add wave -position end  sim:/rx/index
force -freeze sim:/rx/clk 0 0, 1 {12500 ps} -r 25000
force -freeze sim:/rx/rx_line 1 0
run
run
run
# End time: 23:20:21 on Jun 19,2021, Elapsed time: 0:00:47
# Errors: 0, Warnings: 0
