#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov  3 12:53:54 2024
# Process ID: 13524
# Current directory: C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.runs/synth_1
# Command line: vivado.exe -log BomberGameTopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BomberGameTopLevel.tcl
# Log file: C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.runs/synth_1/BomberGameTopLevel.vds
# Journal file: C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source BomberGameTopLevel.tcl -notrace
Command: synth_design -top BomberGameTopLevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 370.672 ; gain = 114.145
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BomberGameTopLevel' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BomberGameTopLevel.v:23]
INFO: [Synth 8-6157] synthesizing module 'var_clock' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/var_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'var_clock' (1#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/var_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'PixelControl' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:23]
	Parameter dimensions bound to: 9 - type: integer 
	Parameter minX bound to: 3 - type: integer 
	Parameter maxX bound to: 93 - type: integer 
	Parameter minY bound to: 1 - type: integer 
	Parameter maxY bound to: 64 - type: integer 
	Parameter player_dimensions bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ConcreteBlocks' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/ConcreteBlocks.v:23]
	Parameter dimensions bound to: 9 - type: integer 
	Parameter minX bound to: 3 - type: integer 
	Parameter maxX bound to: 93 - type: integer 
	Parameter minY bound to: 1 - type: integer 
	Parameter maxY bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Walls' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Walls.v:23]
INFO: [Synth 8-6157] synthesizing module 'isColourPixel' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/isColourPixel.v:25]
INFO: [Synth 8-6155] done synthesizing module 'isColourPixel' (2#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/isColourPixel.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Walls' (3#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Walls.v:23]
INFO: [Synth 8-6157] synthesizing module 'CentreConcreteBlock' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/CentreConcreteBlock.v:23]
	Parameter dimensions bound to: 9 - type: integer 
	Parameter minX bound to: 3 - type: integer 
	Parameter maxX bound to: 93 - type: integer 
	Parameter minY bound to: 1 - type: integer 
	Parameter maxY bound to: 64 - type: integer 
	Parameter num_x_blocks bound to: 10 - type: integer 
	Parameter num_y_blocks bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CentreConcreteBlock' (4#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/CentreConcreteBlock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ConcreteBlocks' (5#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/ConcreteBlocks.v:23]
INFO: [Synth 8-6157] synthesizing module 'ButtonGate' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/buttonGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ButtonGate' (6#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/buttonGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'PlayerMovement' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:23]
	Parameter InitialMinX bound to: 7'b0000100 
	Parameter InitialMaxX bound to: 7'b0001010 
	Parameter InitialMinY bound to: 7'b0000010 
	Parameter InitialMaxY bound to: 7'b0001000 
	Parameter dimensions bound to: 9 - type: integer 
	Parameter minX bound to: 3 - type: integer 
	Parameter maxX bound to: 93 - type: integer 
	Parameter minY bound to: 1 - type: integer 
	Parameter maxY bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SquareTracker' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/SquareTracker.v:23]
	Parameter dimensions bound to: 9 - type: integer 
	Parameter minX bound to: 3 - type: integer 
	Parameter maxX bound to: 93 - type: integer 
	Parameter minY bound to: 1 - type: integer 
	Parameter maxY bound to: 64 - type: integer 
	Parameter num_x_blocks bound to: 10 - type: integer 
	Parameter num_y_blocks bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'WithinXY' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/WithinXY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WithinXY' (7#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/WithinXY.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SquareTracker' (8#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/SquareTracker.v:23]
INFO: [Synth 8-6157] synthesizing module 'CollisionCheck' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/CollisionCheck.v:23]
	Parameter dimensions bound to: 9 - type: integer 
	Parameter minX bound to: 3 - type: integer 
	Parameter maxX bound to: 93 - type: integer 
	Parameter minY bound to: 1 - type: integer 
	Parameter maxY bound to: 64 - type: integer 
	Parameter num_x_blocks bound to: 10 - type: integer 
	Parameter num_y_blocks bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CollisionCheck' (9#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/CollisionCheck.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PlayerMovement' (10#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:23]
INFO: [Synth 8-6157] synthesizing module 'PlayerMovement__parameterized0' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:23]
	Parameter InitialMinX bound to: 7'b1010111 
	Parameter InitialMaxX bound to: 7'b1011101 
	Parameter InitialMinY bound to: 7'b0000010 
	Parameter InitialMaxY bound to: 7'b0001000 
	Parameter dimensions bound to: 9 - type: integer 
	Parameter minX bound to: 3 - type: integer 
	Parameter maxX bound to: 93 - type: integer 
	Parameter minY bound to: 1 - type: integer 
	Parameter maxY bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PlayerMovement__parameterized0' (10#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:23]
INFO: [Synth 8-6157] synthesizing module 'PlayerMovement__parameterized1' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:23]
	Parameter InitialMinX bound to: 7'b0000100 
	Parameter InitialMaxX bound to: 7'b0001010 
	Parameter InitialMinY bound to: 7'b0111001 
	Parameter InitialMaxY bound to: 7'b0111111 
	Parameter dimensions bound to: 9 - type: integer 
	Parameter minX bound to: 3 - type: integer 
	Parameter maxX bound to: 93 - type: integer 
	Parameter minY bound to: 1 - type: integer 
	Parameter maxY bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PlayerMovement__parameterized1' (10#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:23]
INFO: [Synth 8-6157] synthesizing module 'PlayerMovement__parameterized2' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:23]
	Parameter InitialMinX bound to: 7'b1010111 
	Parameter InitialMaxX bound to: 7'b1011101 
	Parameter InitialMinY bound to: 7'b0111001 
	Parameter InitialMaxY bound to: 7'b0111111 
	Parameter dimensions bound to: 9 - type: integer 
	Parameter minX bound to: 3 - type: integer 
	Parameter maxX bound to: 93 - type: integer 
	Parameter minY bound to: 1 - type: integer 
	Parameter maxY bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PlayerMovement__parameterized2' (10#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:23]
INFO: [Synth 8-6157] synthesizing module 'Bomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Bomb.v:23]
	Parameter dimension bound to: 9 - type: integer 
	Parameter Maxbombcount bound to: 7'b0000011 
INFO: [Synth 8-6157] synthesizing module 'renderBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderBomb.v:23]
INFO: [Synth 8-6157] synthesizing module 'staticBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/staticBomb.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/staticBomb.v:41]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/staticBomb.v:42]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/staticBomb.v:43]
WARNING: [Synth 8-6014] Unused sequential element x_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/staticBomb.v:274]
WARNING: [Synth 8-6014] Unused sequential element y_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/staticBomb.v:275]
INFO: [Synth 8-6155] done synthesizing module 'staticBomb' (11#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/staticBomb.v:23]
INFO: [Synth 8-6157] synthesizing module 'flickerBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/flickerBomb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flickerBomb' (12#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/flickerBomb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'renderBomb' (13#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderBomb.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'centreX' does not match port width (7) of module 'renderBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Bomb.v:103]
WARNING: [Synth 8-689] width (32) of port connection 'centreY' does not match port width (6) of module 'renderBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Bomb.v:104]
WARNING: [Synth 8-689] width (32) of port connection 'centreX' does not match port width (7) of module 'renderBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Bomb.v:103]
WARNING: [Synth 8-689] width (32) of port connection 'centreY' does not match port width (6) of module 'renderBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Bomb.v:104]
WARNING: [Synth 8-689] width (32) of port connection 'centreX' does not match port width (7) of module 'renderBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Bomb.v:103]
WARNING: [Synth 8-689] width (32) of port connection 'centreY' does not match port width (6) of module 'renderBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Bomb.v:104]
INFO: [Synth 8-6157] synthesizing module 'BombCounter' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BombCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BombCounter' (14#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BombCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'ExplodeBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/ExplodeBomb.v:23]
INFO: [Synth 8-6157] synthesizing module 'BlockIsImmutable' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BlockIsImmutable.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BlockIsImmutable' (15#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BlockIsImmutable.v:23]
INFO: [Synth 8-6157] synthesizing module 'BlockColourPixel' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BlockColourPixel.v:23]
	Parameter dimension bound to: 7'b0001001 
	Parameter MaxBlocks bound to: 7'b1000101 
INFO: [Synth 8-6155] done synthesizing module 'BlockColourPixel' (16#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BlockColourPixel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ExplodeBomb' (17#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/ExplodeBomb.v:23]
INFO: [Synth 8-6157] synthesizing module 'TriggerExplosion' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/TriggerExplosion.v:23]
	Parameter Maxbombcount bound to: 7'b0000011 
INFO: [Synth 8-6155] done synthesizing module 'TriggerExplosion' (18#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/TriggerExplosion.v:23]
INFO: [Synth 8-6157] synthesizing module 'FreeBomb' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/FreeBomb.v:23]
	Parameter Maxbombcount bound to: 7'b0000011 
WARNING: [Synth 8-6014] Unused sequential element triggered_player_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/FreeBomb.v:44]
INFO: [Synth 8-6155] done synthesizing module 'FreeBomb' (19#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/FreeBomb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Bomb' (20#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Bomb.v:23]
INFO: [Synth 8-6157] synthesizing module 'PixelDataControl' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelDataControl.v:23]
	Parameter deathcount bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'AnimateDeath' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/AnimateDeath.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter_100MHZ' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Counter_100MHZ.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter_100MHZ' (21#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Counter_100MHZ.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AnimateDeath' (22#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/AnimateDeath.v:23]
INFO: [Synth 8-6157] synthesizing module 'StartingScreen' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/StartingScreen.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/StartingScreen.v:30]
INFO: [Synth 8-6155] done synthesizing module 'StartingScreen' (23#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/StartingScreen.v:23]
INFO: [Synth 8-6157] synthesizing module 'EndScreen' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/EndScreen.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/EndScreen.v:29]
INFO: [Synth 8-6155] done synthesizing module 'EndScreen' (24#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/EndScreen.v:23]
INFO: [Synth 8-6157] synthesizing module 'p1_win' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p1_win.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p1_win.v:28]
INFO: [Synth 8-6155] done synthesizing module 'p1_win' (25#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p1_win.v:23]
INFO: [Synth 8-6157] synthesizing module 'p2_win' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p2_win.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p2_win.v:29]
INFO: [Synth 8-6155] done synthesizing module 'p2_win' (26#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p2_win.v:23]
INFO: [Synth 8-6157] synthesizing module 'p3_win' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p3_win.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p3_win.v:29]
INFO: [Synth 8-6155] done synthesizing module 'p3_win' (27#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p3_win.v:23]
INFO: [Synth 8-6157] synthesizing module 'p4_win' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p4_win.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p4_win.v:30]
INFO: [Synth 8-6155] done synthesizing module 'p4_win' (28#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p4_win.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PixelDataControl' (29#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelDataControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'slave_tx' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/slave_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_new' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/uart_tx_new.v:23]
	Parameter CLKS_PER_BIT bound to: 2604 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_new' (30#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/uart_tx_new.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slave_tx' (31#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/slave_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_new' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/uart_rx_new.v:23]
	Parameter CLKS_PER_BIT bound to: 2604 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_new' (32#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/uart_rx_new.v:23]
INFO: [Synth 8-6157] synthesizing module 'master_tx' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/master_tx.v:23]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter WAIT bound to: 2'b10 
WARNING: [Synth 8-689] width (52) of port connection 'data' does not match port width (32) of module 'uart_tx_new' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/master_tx.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/master_tx.v:56]
WARNING: [Synth 8-5788] Register tx_data_reg in module master_tx is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/master_tx.v:44]
INFO: [Synth 8-6155] done synthesizing module 'master_tx' (33#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/master_tx.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'led' does not match port width (4) of module 'master_tx' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:274]
INFO: [Synth 8-6157] synthesizing module 'renderJones' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones.v:23]
INFO: [Synth 8-6157] synthesizing module 'renderJones0' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones0.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones0.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones0.v:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones0.v:36]
WARNING: [Synth 8-6014] Unused sequential element x_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones0.v:271]
WARNING: [Synth 8-6014] Unused sequential element y_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones0.v:272]
INFO: [Synth 8-6155] done synthesizing module 'renderJones0' (34#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones0.v:23]
INFO: [Synth 8-6157] synthesizing module 'renderJones1' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones1.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones1.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones1.v:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones1.v:36]
WARNING: [Synth 8-6014] Unused sequential element x_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones1.v:271]
WARNING: [Synth 8-6014] Unused sequential element y_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones1.v:272]
INFO: [Synth 8-6155] done synthesizing module 'renderJones1' (35#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones1.v:23]
INFO: [Synth 8-6157] synthesizing module 'renderJones2' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones2.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones2.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones2.v:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones2.v:36]
WARNING: [Synth 8-6014] Unused sequential element x_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones2.v:255]
WARNING: [Synth 8-6014] Unused sequential element y_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones2.v:256]
INFO: [Synth 8-6155] done synthesizing module 'renderJones2' (36#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones2.v:23]
INFO: [Synth 8-6157] synthesizing module 'renderJones3' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones3.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones3.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones3.v:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones3.v:36]
WARNING: [Synth 8-6014] Unused sequential element x_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones3.v:259]
WARNING: [Synth 8-6014] Unused sequential element y_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones3.v:260]
INFO: [Synth 8-6155] done synthesizing module 'renderJones3' (37#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'renderJones' (38#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderJones.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'centreX' does not match port width (7) of module 'renderJones' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:545]
WARNING: [Synth 8-689] width (32) of port connection 'centreY' does not match port width (6) of module 'renderJones' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:545]
INFO: [Synth 8-6157] synthesizing module 'renderWiz' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz.v:23]
INFO: [Synth 8-6157] synthesizing module 'renderWiz0' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz0.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz0.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz0.v:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz0.v:36]
WARNING: [Synth 8-6014] Unused sequential element x_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz0.v:343]
WARNING: [Synth 8-6014] Unused sequential element y_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz0.v:344]
INFO: [Synth 8-6155] done synthesizing module 'renderWiz0' (39#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz0.v:23]
INFO: [Synth 8-6157] synthesizing module 'renderWiz1' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz1.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz1.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz1.v:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz1.v:36]
WARNING: [Synth 8-6014] Unused sequential element x_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz1.v:343]
WARNING: [Synth 8-6014] Unused sequential element y_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz1.v:344]
INFO: [Synth 8-6155] done synthesizing module 'renderWiz1' (40#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz1.v:23]
INFO: [Synth 8-6157] synthesizing module 'renderWiz2' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz2.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz2.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz2.v:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz2.v:36]
WARNING: [Synth 8-6014] Unused sequential element x_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz2.v:315]
WARNING: [Synth 8-6014] Unused sequential element y_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz2.v:316]
INFO: [Synth 8-6155] done synthesizing module 'renderWiz2' (41#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz2.v:23]
INFO: [Synth 8-6157] synthesizing module 'renderWiz3' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz3.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz3.v:34]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz3.v:35]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz3.v:36]
WARNING: [Synth 8-6014] Unused sequential element x_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz3.v:331]
WARNING: [Synth 8-6014] Unused sequential element y_value_check_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz3.v:332]
INFO: [Synth 8-6155] done synthesizing module 'renderWiz3' (42#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'renderWiz' (43#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/renderWiz.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'centreX' does not match port width (7) of module 'renderWiz' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:549]
WARNING: [Synth 8-689] width (32) of port connection 'centreY' does not match port width (6) of module 'renderWiz' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:549]
WARNING: [Synth 8-3848] Net player3 in module/entity PixelControl does not have driver. [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:77]
WARNING: [Synth 8-3848] Net player4 in module/entity PixelControl does not have driver. [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:86]
WARNING: [Synth 8-3848] Net player3PixelData in module/entity PixelControl does not have driver. [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:212]
WARNING: [Synth 8-3848] Net player4PixelData in module/entity PixelControl does not have driver. [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:212]
INFO: [Synth 8-6155] done synthesizing module 'PixelControl' (44#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:23]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (45#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/Oled_Display.v:36]
INFO: [Synth 8-6157] synthesizing module 'SevenSegDisplay' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/SevenSegDisplay.v:23]
	Parameter game_mins bound to: 6'b001010 
	Parameter game_seconds bound to: 6'b000000 
INFO: [Synth 8-6155] done synthesizing module 'SevenSegDisplay' (46#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/SevenSegDisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'GameReset' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/GameReset.v:23]
INFO: [Synth 8-6155] done synthesizing module 'GameReset' (47#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/GameReset.v:23]
INFO: [Synth 8-6157] synthesizing module 'PlayerDeath' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerDeath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PlayerDeath' (48#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerDeath.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'player1_deathcount' does not match port width (3) of module 'PlayerDeath' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BomberGameTopLevel.v:101]
WARNING: [Synth 8-689] width (6) of port connection 'player1_deathcount' does not match port width (3) of module 'PlayerDeath' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BomberGameTopLevel.v:108]
WARNING: [Synth 8-689] width (6) of port connection 'player1_deathcount' does not match port width (3) of module 'PlayerDeath' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BomberGameTopLevel.v:115]
WARNING: [Synth 8-689] width (6) of port connection 'player1_deathcount' does not match port width (3) of module 'PlayerDeath' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BomberGameTopLevel.v:122]
INFO: [Synth 8-6157] synthesizing module 'EndGame' [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/endGame.v:23]
	Parameter deathcount bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'EndGame' (49#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/endGame.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BomberGameTopLevel' (50#1) [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/BomberGameTopLevel.v:23]
WARNING: [Synth 8-3331] design GameReset has unconnected port SW1
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[15]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[14]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[13]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[12]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[11]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[10]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[9]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[8]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[7]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[6]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[5]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[4]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[3]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[2]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[1]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player3PixelData[0]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[15]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[14]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[13]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[12]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[11]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[10]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[9]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[8]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[7]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[6]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[5]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[4]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[3]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[2]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[1]
WARNING: [Synth 8-3331] design PixelDataControl has unconnected port player4PixelData[0]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[15]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[14]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[13]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[12]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[11]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[10]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[9]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[8]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[7]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[6]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[5]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[4]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[3]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[2]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[1]
WARNING: [Synth 8-3331] design Bomb has unconnected port SW[0]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized2 has unconnected port btnC
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized1 has unconnected port btnC
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design PlayerMovement__parameterized0 has unconnected port btnC
WARNING: [Synth 8-3331] design PlayerMovement has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design PlayerMovement has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design PlayerMovement has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design PlayerMovement has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design PlayerMovement has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design PlayerMovement has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design PlayerMovement has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design PlayerMovement has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design PlayerMovement has unconnected port pixel_index[4]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 543.555 ; gain = 287.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ColourControl:player3 to constant 0 [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:213]
WARNING: [Synth 8-3295] tying undriven pin ColourControl:player4 to constant 0 [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PixelControl.v:213]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 543.555 ; gain = 287.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 543.555 ; gain = 287.027
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/constrs_1/new/my_constraints.xdc]
Finished Parsing XDC File [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/constrs_1/new/my_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/constrs_1/new/my_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BomberGameTopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BomberGameTopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 887.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 887.977 ; gain = 631.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 887.977 ; gain = 631.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 887.977 ; gain = 631.449
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "xBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "yBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FirstBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SecondBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SecondBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:41]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:41]
INFO: [Synth 8-5544] ROM "button" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:41]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:41]
INFO: [Synth 8-5544] ROM "button" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:41]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:41]
INFO: [Synth 8-5544] ROM "button" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:42]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:41]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/PlayerMovement.v:41]
INFO: [Synth 8-5544] ROM "button" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "isRed0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "explode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "explode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "BombsBlock_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BombsBlock_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BombsBlock_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/StartingScreen.v:6180]
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/EndScreen.v:6179]
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p1_win.v:6178]
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p2_win.v:6179]
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p3_win.v:6179]
INFO: [Synth 8-5547] Trying to map ROM "ram" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-6014] Unused sequential element pixel_data_reg was removed.  [C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.srcs/sources_1/new/p4_win.v:6180]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx_new'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clk_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_new'
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'master_tx'
INFO: [Synth 8-5544] ROM "tx_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "btnUPlayer2In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnDPlayer2In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnLPlayer2In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnRPlayer2In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnCPlayer2In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnUPlayer3In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnDPlayer3In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnLPlayer3In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnRPlayer3In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnCPlayer3In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnUPlayer4In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnDPlayer4In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnLPlayer4In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnRPlayer4In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btnCPlayer4In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "initiate_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   START |                             0010 |                               01
                    WAIT |                             0100 |                               10
                  iSTATE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'master_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 887.977 ; gain = 631.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |SquareTracker                       |           4|     18383|
|2     |PlayerMovement__GC0                 |           1|      3174|
|3     |PlayerMovement__parameterized0__GC0 |           1|      3174|
|4     |PlayerMovement__parameterized1__GC0 |           1|      3174|
|5     |PlayerMovement__parameterized2__GC0 |           1|      3174|
|6     |ExplodeBomb                         |           3|      9212|
|7     |Bomb__GC0                           |           1|     20485|
|8     |PixelControl__GCB0                  |           1|     17224|
|9     |PixelControl__GCB1                  |           1|     16966|
|10    |BomberGameTopLevel__GC0             |           1|      5149|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 178   
	   3 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 154   
	   2 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 32    
	   2 Input      3 Bit       Adders := 36    
	   4 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	               40 Bit    Registers := 1     
	               33 Bit    Registers := 7     
	               32 Bit    Registers := 25    
	               26 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 25    
	               14 Bit    Registers := 14    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 33    
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 122   
+---ROMs : 
	                              ROMs := 6     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 25    
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 14    
	   4 Input     32 Bit        Muxes := 7     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 3     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  55 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 14    
	   3 Input     16 Bit        Muxes := 1     
	  72 Input     16 Bit        Muxes := 2     
	  65 Input     16 Bit        Muxes := 1     
	  69 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	  46 Input     16 Bit        Muxes := 2     
	  42 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 7     
	   4 Input     14 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 893   
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 39    
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 14    
	  32 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 1277  
	  55 Input      1 Bit        Muxes := 5     
	  54 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 108   
	   7 Input      1 Bit        Muxes := 15    
	  74 Input      1 Bit        Muxes := 2     
	  73 Input      1 Bit        Muxes := 2     
	  66 Input      1 Bit        Muxes := 2     
	  71 Input      1 Bit        Muxes := 1     
	  70 Input      1 Bit        Muxes := 1     
	  56 Input      1 Bit        Muxes := 1     
	  52 Input      1 Bit        Muxes := 2     
	  51 Input      1 Bit        Muxes := 1     
	  53 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SquareTracker 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 210   
	   2 Input      1 Bit        Muxes := 285   
Module var_clock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PlayerMovement 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module var_clock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PlayerMovement__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module var_clock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PlayerMovement__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module var_clock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PlayerMovement__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module BlockColourPixel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
Module BlockColourPixel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
Module BlockColourPixel__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
Module BlockColourPixel__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
Module BlockColourPixel__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
Module BlockColourPixel__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
Module BlockColourPixel__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
Module BlockColourPixel__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
Module BlockColourPixel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
Module ExplodeBomb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FreeBomb 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module staticBomb__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  55 Input     16 Bit        Muxes := 1     
	  55 Input      1 Bit        Muxes := 1     
	  54 Input      1 Bit        Muxes := 1     
Module flickerBomb__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module renderBomb__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module staticBomb__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  55 Input     16 Bit        Muxes := 1     
	  55 Input      1 Bit        Muxes := 1     
	  54 Input      1 Bit        Muxes := 1     
Module flickerBomb__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module renderBomb__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module staticBomb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  55 Input     16 Bit        Muxes := 1     
	  55 Input      1 Bit        Muxes := 1     
	  54 Input      1 Bit        Muxes := 1     
Module flickerBomb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module renderBomb 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module BombCounter__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BombCounter__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module BombCounter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Bomb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               70 Bit    Registers := 1     
	               26 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 25    
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module var_clock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_100MHZ__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AnimateDeath__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_100MHZ__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AnimateDeath__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_100MHZ__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AnimateDeath__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Counter_100MHZ 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AnimateDeath 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module StartingScreen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module EndScreen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module p1_win 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module p2_win 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module p3_win 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module p4_win 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module PixelDataControl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 12    
	   3 Input     16 Bit        Muxes := 1     
Module uart_tx_new__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module slave_tx__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_tx_new__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module slave_tx__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_tx_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module slave_tx 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_rx_new__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module uart_rx_new__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module uart_rx_new__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module uart_tx_new__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module master_tx__1 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module uart_tx_new__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module master_tx__2 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module uart_tx_new__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module master_tx__3 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module uart_tx_new__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
Module master_tx 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module uart_rx_new__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module uart_rx_new__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module uart_rx_new__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module uart_rx_new 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module var_clock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module renderWiz0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 9     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  72 Input     16 Bit        Muxes := 1     
	  74 Input      1 Bit        Muxes := 1     
	  73 Input      1 Bit        Muxes := 1     
Module renderWiz1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 9     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  72 Input     16 Bit        Muxes := 1     
	  74 Input      1 Bit        Muxes := 1     
	  73 Input      1 Bit        Muxes := 1     
Module renderWiz2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 11    
	   2 Input      6 Bit       Adders := 9     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  65 Input     16 Bit        Muxes := 1     
	  66 Input      1 Bit        Muxes := 2     
Module renderWiz3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 11    
	   2 Input      6 Bit       Adders := 9     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  69 Input     16 Bit        Muxes := 1     
	  71 Input      1 Bit        Muxes := 1     
	  70 Input      1 Bit        Muxes := 1     
Module renderWiz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module renderJones0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 10    
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  46 Input     16 Bit        Muxes := 1     
	  55 Input      1 Bit        Muxes := 1     
	  54 Input      1 Bit        Muxes := 1     
Module renderJones1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 9     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  46 Input     16 Bit        Muxes := 1     
	  56 Input      1 Bit        Muxes := 1     
	  55 Input      1 Bit        Muxes := 1     
Module renderJones2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 9     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  42 Input     16 Bit        Muxes := 1     
	  52 Input      1 Bit        Muxes := 1     
	  51 Input      1 Bit        Muxes := 1     
Module renderJones3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 9     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  42 Input     16 Bit        Muxes := 1     
	  53 Input      1 Bit        Muxes := 1     
	  52 Input      1 Bit        Muxes := 1     
Module renderJones 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module PixelControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 15    
Module var_clock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module var_clock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module var_clock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SevenSegDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module GameReset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PlayerDeath__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PlayerDeath__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PlayerDeath__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module PlayerDeath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module EndGame 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "SecondBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SecondBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "yBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FirstBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BombsBlock_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BombsBlock_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BombsBlock_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clock_6p25MHZ/SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "twohundredhz/SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "SecondBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SecondBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "xBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "yBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FirstBlock" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk40hz/SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk40hz/SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk40hz/SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk40hz/SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "explode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "explode" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flickerBomb/isRed0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flickerBomb/isRed0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flickerBomb/isRed0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "BombsBlock_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BombsBlock_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "BombsBlock_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Bombs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "player_blink/SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "onehz/SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ResetControl/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ResetControl/initiate_reset" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_6p25MHZ/SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "twohundredhz/SLOW_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[2].renderbomby /\flickerBomb/bufferLimit_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[1].renderbomby /\flickerBomb/bufferLimit_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[0].renderbomby /\flickerBomb/bufferLimit_reg[31] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[0][6]' (FDE) to 'BombControli_5/Bombs_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[0][0]' (FDE) to 'BombControli_5/Bombs_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[0][1]' (FDE) to 'BombControli_5/Bombs_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[0][2]' (FDE) to 'BombControli_5/Bombs_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[0][19]' (FDE) to 'BombControli_5/Bombs_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[1][6]' (FDE) to 'BombControli_5/Bombs_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[1][0]' (FDE) to 'BombControli_5/Bombs_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[1][1]' (FDE) to 'BombControli_5/Bombs_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[1][2]' (FDE) to 'BombControli_5/Bombs_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[1][19]' (FDE) to 'BombControli_5/Bombs_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[2][6]' (FDE) to 'BombControli_5/Bombs_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[2][0]' (FDE) to 'BombControli_5/Bombs_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[2][1]' (FDE) to 'BombControli_5/Bombs_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[2][2]' (FDE) to 'BombControli_5/Bombs_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/Bombs_reg[2][19]' (FDE) to 'BombControli_5/Bombs_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/staticbomb/pixel_data_reg[2]' (FDE) to 'BombControli_5/mod_inst[2].renderbomby/staticbomb/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/staticbomb/pixel_data_reg[2]' (FDE) to 'BombControli_5/mod_inst[1].renderbomby/staticbomb/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/staticbomb/pixel_data_reg[2]' (FDE) to 'BombControli_5/mod_inst[0].renderbomby/staticbomb/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/staticbomb/pixel_data_reg[6]' (FDE) to 'BombControli_5/mod_inst[2].renderbomby/staticbomb/pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/staticbomb/pixel_data_reg[6]' (FDE) to 'BombControli_5/mod_inst[1].renderbomby/staticbomb/pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/staticbomb/pixel_data_reg[6]' (FDE) to 'BombControli_5/mod_inst[0].renderbomby/staticbomb/pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/staticbomb/pixel_data_reg[9]' (FDE) to 'BombControli_5/mod_inst[2].renderbomby/staticbomb/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/staticbomb/pixel_data_reg[9]' (FDE) to 'BombControli_5/mod_inst[1].renderbomby/staticbomb/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/staticbomb/pixel_data_reg[9]' (FDE) to 'BombControli_5/mod_inst[0].renderbomby/staticbomb/pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/staticbomb/pixel_data_reg[11]' (FDE) to 'BombControli_5/mod_inst[2].renderbomby/staticbomb/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/staticbomb/pixel_data_reg[11]' (FDE) to 'BombControli_5/mod_inst[1].renderbomby/staticbomb/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/staticbomb/pixel_data_reg[11]' (FDE) to 'BombControli_5/mod_inst[0].renderbomby/staticbomb/pixel_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[2].renderbomby /\staticbomb/pixel_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[1].renderbomby /\staticbomb/pixel_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[0].renderbomby /\staticbomb/pixel_data_reg[12] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/pixel_data_reg[2]' (FDR) to 'BombControli_5/mod_inst[2].renderbomby/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/pixel_data_reg[2]' (FDR) to 'BombControli_5/mod_inst[1].renderbomby/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/pixel_data_reg[2]' (FDR) to 'BombControli_5/mod_inst[0].renderbomby/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/pixel_data_reg[11]' (FDS) to 'BombControli_5/mod_inst[2].renderbomby/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/pixel_data_reg[11]' (FDS) to 'BombControli_5/mod_inst[1].renderbomby/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/pixel_data_reg[11]' (FDS) to 'BombControli_5/mod_inst[0].renderbomby/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/FindFreeBomb/FreeBomb_reg[6]' (FDE) to 'BombControli_5/FindFreeBomb/FreeBomb_reg[5]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/FindFreeBomb/FreeBomb_reg[4]' (FDE) to 'BombControli_5/FindFreeBomb/FreeBomb_reg[7]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/FindFreeBomb/FreeBomb_reg[3]' (FDE) to 'BombControli_5/FindFreeBomb/FreeBomb_reg[7]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/FindFreeBomb/FreeBomb_reg[2]' (FDE) to 'BombControli_5/FindFreeBomb/FreeBomb_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/FindFreeBomb/\FreeBomb_reg[7] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[30]' (FDRE) to 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[29]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[31]' (FDRE) to 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[2].renderbomby /\flickerBomb/bufferLimit_reg[29] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[30]' (FDRE) to 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[29]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[31]' (FDRE) to 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[1].renderbomby /\flickerBomb/bufferLimit_reg[29] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[30]' (FDRE) to 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[29]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[31]' (FDRE) to 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[0].renderbomby /\flickerBomb/bufferLimit_reg[29] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/pixel_data_reg[2]' (FDE) to 'BombControli_5/pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/pixel_data_reg[11]' (FDE) to 'BombControli_5/pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[28]' (FDRE) to 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[27]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[29]' (FDRE) to 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[2].renderbomby /\flickerBomb/bufferLimit_reg[27] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[28]' (FDRE) to 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[27]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[29]' (FDRE) to 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[1].renderbomby /\flickerBomb/bufferLimit_reg[27] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[28]' (FDRE) to 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[27]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[29]' (FDRE) to 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[0].renderbomby /\flickerBomb/bufferLimit_reg[27] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[26]' (FDRE) to 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[25]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[27]' (FDRE) to 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[2].renderbomby /\flickerBomb/bufferLimit_reg[25] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[26]' (FDRE) to 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[25]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[27]' (FDRE) to 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[1].renderbomby /\flickerBomb/bufferLimit_reg[25] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[26]' (FDRE) to 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[25]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[27]' (FDRE) to 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[0].renderbomby /\flickerBomb/bufferLimit_reg[25] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[24]' (FDRE) to 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[23]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[25]' (FDRE) to 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[2].renderbomby /\flickerBomb/bufferLimit_reg[23] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[24]' (FDRE) to 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[23]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[25]' (FDRE) to 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[1].renderbomby /\flickerBomb/bufferLimit_reg[23] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[24]' (FDRE) to 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[23]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[25]' (FDRE) to 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[0].renderbomby /\flickerBomb/bufferLimit_reg[23] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[22]' (FDRE) to 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[21]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[23]' (FDRE) to 'BombControli_5/mod_inst[2].renderbomby/flickerBomb/bufferLimit_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[2].renderbomby /\flickerBomb/bufferLimit_reg[21] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[22]' (FDRE) to 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[21]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[23]' (FDRE) to 'BombControli_5/mod_inst[1].renderbomby/flickerBomb/bufferLimit_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[1].renderbomby /\flickerBomb/bufferLimit_reg[21] )
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[22]' (FDRE) to 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[21]'
INFO: [Synth 8-3886] merging instance 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[23]' (FDRE) to 'BombControli_5/mod_inst[0].renderbomby/flickerBomb/bufferLimit_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (BombControli_5/\mod_inst[0].renderbomby /\flickerBomb/bufferLimit_reg[21] )
WARNING: [Synth 8-3332] Sequential element (FreeBomb_reg[7]) is unused and will be removed from module FreeBomb.
WARNING: [Synth 8-3332] Sequential element (flickerBomb/bufferLimit_reg[21]) is unused and will be removed from module renderBomb__1.
WARNING: [Synth 8-3332] Sequential element (flickerBomb/bufferLimit_reg[20]) is unused and will be removed from module renderBomb__1.
WARNING: [Synth 8-3332] Sequential element (staticbomb/pixel_data_reg[12]) is unused and will be removed from module renderBomb__1.
WARNING: [Synth 8-3332] Sequential element (flickerBomb/bufferLimit_reg[21]) is unused and will be removed from module renderBomb__2.
WARNING: [Synth 8-3332] Sequential element (flickerBomb/bufferLimit_reg[20]) is unused and will be removed from module renderBomb__2.
WARNING: [Synth 8-3332] Sequential element (staticbomb/pixel_data_reg[12]) is unused and will be removed from module renderBomb__2.
WARNING: [Synth 8-3332] Sequential element (flickerBomb/bufferLimit_reg[21]) is unused and will be removed from module renderBomb.
WARNING: [Synth 8-3332] Sequential element (flickerBomb/bufferLimit_reg[20]) is unused and will be removed from module renderBomb.
WARNING: [Synth 8-3332] Sequential element (staticbomb/pixel_data_reg[12]) is unused and will be removed from module renderBomb.
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[51]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[50]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[49]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[48]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[47]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[46]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[45]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[44]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[43]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[42]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[41]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[40]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[39]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[38]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[37]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[36]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[35]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[34]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[33]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[32]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[21]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[20]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[19]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[19]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[18]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[18]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[17]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[17]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[16]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[15]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[14]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[13]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[12]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'pixelColourControli_6/master_tx_module1/tx_data_reg[11]' (FDE) to 'pixelColourControli_6/master_tx_module1/tx_data_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\master_tx_module1/tx_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\master_tx_module2/tx_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\master_tx_module3/tx_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\master_tx_module4/tx_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\slave_tx_module/tx_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\slave_tx_module2/tx_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\slave_tx_module3/tx_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\master_tx_module1/uart_tx_inst/clk_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\master_tx_module2/uart_tx_inst/clk_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\master_tx_module3/uart_tx_inst/clk_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\master_tx_module4/uart_tx_inst/clk_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\slave_tx_module/uart_tx_inst_slave/clk_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\slave_tx_module2/uart_tx_inst_slave/clk_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pixelColourControli_6/\slave_tx_module3/uart_tx_inst_slave/clk_cnt_reg[12] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:03:15 . Memory (MB): peak = 935.801 ; gain = 679.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+----------------+---------------+----------------+
|Module Name    | RTL Object     | Depth x Width | Implemented As | 
+---------------+----------------+---------------+----------------+
|StartingScreen | pixel_data_reg | 8192x16       | Block RAM      | 
|EndScreen      | pixel_data_reg | 8192x16       | Block RAM      | 
|p1_win         | pixel_data_reg | 8192x16       | Block RAM      | 
|p2_win         | pixel_data_reg | 8192x16       | Block RAM      | 
|p3_win         | pixel_data_reg | 8192x16       | Block RAM      | 
|p4_win         | pixel_data_reg | 8192x16       | Block RAM      | 
+---------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_0/ColourControl/start/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_0/ColourControl/start/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_0/ColourControl/start/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_0/ColourControl/start/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_1/ColourControl/paused/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_1/ColourControl/paused/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_1/ColourControl/paused/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_1/ColourControl/paused/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_2/ColourControl/player_one/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_2/ColourControl/player_one/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_2/ColourControl/player_one/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_2/ColourControl/player_one/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_3/ColourControl/player_two/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_3/ColourControl/player_two/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_3/ColourControl/player_two/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControli_6/i_3/ColourControl/player_two/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |SquareTracker                       |           4|      1994|
|2     |PlayerMovement__GC0                 |           1|       665|
|3     |PlayerMovement__parameterized0__GC0 |           1|       665|
|4     |PlayerMovement__parameterized1__GC0 |           1|       665|
|5     |PlayerMovement__parameterized2__GC0 |           1|       665|
|6     |ExplodeBomb                         |           3|      6397|
|7     |Bomb__GC0                           |           1|      8880|
|8     |PixelControl__GCB0                  |           1|      3540|
|9     |PixelControl__GCB1                  |           1|      4989|
|10    |BomberGameTopLevel__GC0             |           1|      2219|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:03:26 . Memory (MB): peak = 935.801 ; gain = 679.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:03:28 . Memory (MB): peak = 935.801 ; gain = 679.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |SquareTracker                       |           4|      1994|
|2     |PlayerMovement__GC0                 |           1|       665|
|3     |PlayerMovement__parameterized0__GC0 |           1|       665|
|4     |PlayerMovement__parameterized1__GC0 |           1|       665|
|5     |PlayerMovement__parameterized2__GC0 |           1|       665|
|6     |ExplodeBomb                         |           3|      6397|
|7     |Bomb__GC0                           |           1|      8880|
|8     |PixelControl__GCB0                  |           1|      3548|
|9     |PixelControl__GCB1                  |           1|      4989|
|10    |BomberGameTopLevel__GC0             |           1|      2219|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/start/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/start/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/start/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/start/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/paused/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/paused/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/paused/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/paused/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/player_one/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/player_one/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/player_one/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/player_one/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/player_two/pixel_data_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/player_two/pixel_data_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/player_two/pixel_data_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pixelColourControl/ColourControl/player_two/pixel_data_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:59 ; elapsed = 00:03:36 . Memory (MB): peak = 1007.582 ; gain = 751.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:01 ; elapsed = 00:03:38 . Memory (MB): peak = 1007.582 ; gain = 751.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:01 ; elapsed = 00:03:38 . Memory (MB): peak = 1007.582 ; gain = 751.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:02 ; elapsed = 00:03:40 . Memory (MB): peak = 1007.582 ; gain = 751.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:03 ; elapsed = 00:03:41 . Memory (MB): peak = 1007.582 ; gain = 751.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:03:42 . Memory (MB): peak = 1007.582 ; gain = 751.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:03:42 . Memory (MB): peak = 1007.582 ; gain = 751.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     7|
|2     |CARRY4      |  1220|
|3     |LUT1        |   680|
|4     |LUT2        |  2455|
|5     |LUT3        |  1457|
|6     |LUT4        |  2077|
|7     |LUT5        |  2192|
|8     |LUT6        |  5755|
|9     |MUXF7       |   188|
|10    |MUXF8       |    20|
|11    |RAMB36E1    |     1|
|12    |RAMB36E1_1  |     1|
|13    |RAMB36E1_10 |     1|
|14    |RAMB36E1_11 |     1|
|15    |RAMB36E1_12 |     1|
|16    |RAMB36E1_13 |     1|
|17    |RAMB36E1_14 |     1|
|18    |RAMB36E1_15 |     1|
|19    |RAMB36E1_2  |     1|
|20    |RAMB36E1_3  |     1|
|21    |RAMB36E1_4  |     1|
|22    |RAMB36E1_5  |     1|
|23    |RAMB36E1_6  |     1|
|24    |RAMB36E1_7  |     1|
|25    |RAMB36E1_8  |     1|
|26    |RAMB36E1_9  |     1|
|27    |FDCE        |   474|
|28    |FDE_1       |    32|
|29    |FDPE        |    11|
|30    |FDRE        |  1913|
|31    |FDSE        |   242|
|32    |IBUF        |    19|
|33    |OBUF        |    42|
|34    |OBUFT       |     1|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------------------------+-------------------------------+------+
|      |Instance                                    |Module                         |Cells |
+------+--------------------------------------------+-------------------------------+------+
|1     |top                                         |                               | 18801|
|2     |  Oled_display                              |Oled_Display                   |  3910|
|3     |  PlayerDeathControl                        |PlayerDeath                    |     8|
|4     |  PlayerDeathControl2                       |PlayerDeath_0                  |     7|
|5     |  PlayerDeathControl3                       |PlayerDeath_1                  |     8|
|6     |  PlayerDeathControl4                       |PlayerDeath_2                  |     7|
|7     |  ResetControl                              |GameReset                      |    63|
|8     |  SevenSegControl                           |SevenSegDisplay                |   454|
|9     |    onehz                                   |var_clock_46                   |    60|
|10    |  clock_6p25MHZ                             |var_clock                      |    51|
|11    |  endGame                                   |EndGame                        |     7|
|12    |  pixelColourControl                        |PixelControl                   | 14163|
|13    |    BombControl                             |Bomb                           |  6823|
|14    |      FindFreeBomb                          |FreeBomb                       |    41|
|15    |      \mod_inst1[0].Bombcounter             |BombCounter                    |   117|
|16    |      \mod_inst1[1].Bombcounter             |BombCounter_36                 |   114|
|17    |      \mod_inst1[2].Bombcounter             |BombCounter_37                 |   115|
|18    |      \mod_inst2[0].ExplodeAnimation        |ExplodeBomb                    |   921|
|19    |      \mod_inst2[1].ExplodeAnimation        |ExplodeBomb_38                 |   959|
|20    |      \mod_inst2[2].ExplodeAnimation        |ExplodeBomb_39                 |   954|
|21    |      \mod_inst[0].renderbomby              |renderBomb                     |   452|
|22    |        flickerBomb                         |flickerBomb_44                 |   235|
|23    |        staticbomb                          |staticBomb_45                  |   201|
|24    |      \mod_inst[1].renderbomby              |renderBomb_40                  |   452|
|25    |        flickerBomb                         |flickerBomb_42                 |   235|
|26    |        staticbomb                          |staticBomb_43                  |   201|
|27    |      \mod_inst[2].renderbomby              |renderBomb_41                  |   467|
|28    |        flickerBomb                         |flickerBomb                    |   235|
|29    |        staticbomb                          |staticBomb                     |   201|
|30    |    ColourControl                           |PixelDataControl               |   357|
|31    |      Player1                               |AnimateDeath                   |    52|
|32    |        counter                             |Counter_100MHZ_35              |    50|
|33    |      Player2                               |AnimateDeath_29                |    52|
|34    |        counter                             |Counter_100MHZ_34              |    50|
|35    |      Player3                               |AnimateDeath_30                |    53|
|36    |        counter                             |Counter_100MHZ_33              |    50|
|37    |      Player4                               |AnimateDeath_31                |    54|
|38    |        counter                             |Counter_100MHZ                 |    50|
|39    |      paused                                |EndScreen                      |    20|
|40    |      player_blink                          |var_clock_32                   |    68|
|41    |      player_one                            |p1_win                         |    21|
|42    |      player_two                            |p2_win                         |    10|
|43    |      start                                 |StartingScreen                 |    11|
|44    |    ConcreteBlock                           |ConcreteBlocks                 |    75|
|45    |      Concrete                              |CentreConcreteBlock            |    75|
|46    |        \outer_loop[12].mod_inst[10].Block  |isColourPixel                  |    75|
|47    |    Player1MovementControl                  |PlayerMovement                 |  1319|
|48    |      TrackPlayer1Square                    |SquareTracker_27               |   788|
|49    |      clk40hz                               |var_clock_28                   |    55|
|50    |    Player2MovementControl                  |PlayerMovement__parameterized0 |  1325|
|51    |      TrackPlayer1Square                    |SquareTracker_25               |   782|
|52    |      clk40hz                               |var_clock_26                   |    55|
|53    |    Player3MovementControl                  |PlayerMovement__parameterized1 |  1062|
|54    |      TrackPlayer1Square                    |SquareTracker_23               |   781|
|55    |      clk40hz                               |var_clock_24                   |    55|
|56    |    Player4MovementControl                  |PlayerMovement__parameterized2 |  1053|
|57    |      TrackPlayer1Square                    |SquareTracker                  |   772|
|58    |      clk40hz                               |var_clock_22                   |    55|
|59    |    clk40hz2                                |var_clock_4                    |    63|
|60    |    master_rx_module                        |uart_rx_new                    |   101|
|61    |    master_rx_module2                       |uart_rx_new_5                  |   101|
|62    |    master_rx_module3                       |uart_rx_new_6                  |   100|
|63    |    master_tx_module1                       |master_tx                      |    90|
|64    |      uart_tx_inst                          |uart_tx_new_21                 |    73|
|65    |    master_tx_module2                       |master_tx_7                    |    89|
|66    |      uart_tx_inst                          |uart_tx_new_20                 |    73|
|67    |    master_tx_module3                       |master_tx_8                    |    90|
|68    |      uart_tx_inst                          |uart_tx_new_19                 |    73|
|69    |    master_tx_module4                       |master_tx_9                    |    90|
|70    |      uart_tx_inst                          |uart_tx_new_18                 |    73|
|71    |    nolabel_line545                         |renderJones                    |   431|
|72    |      nolabel_line41                        |renderJones0                   |    57|
|73    |      nolabel_line48                        |renderJones1                   |    86|
|74    |      nolabel_line55                        |renderJones2                   |    56|
|75    |      nolabel_line62                        |renderJones3                   |    94|
|76    |    nolabel_line549                         |renderWiz                      |   427|
|77    |      nolabel_line41                        |renderWiz0                     |    64|
|78    |      nolabel_line48                        |renderWiz1                     |    76|
|79    |      nolabel_line55                        |renderWiz2                     |    61|
|80    |      nolabel_line62                        |renderWiz3                     |    93|
|81    |    slave_rx_module                         |uart_rx_new_10                 |   101|
|82    |    slave_rx_module2                        |uart_rx_new_11                 |    76|
|83    |    slave_rx_module3                        |uart_rx_new_12                 |    76|
|84    |    slave_rx_module4                        |uart_rx_new_13                 |    76|
|85    |    slave_tx_module                         |slave_tx                       |    68|
|86    |      uart_tx_inst_slave                    |uart_tx_new_17                 |    62|
|87    |    slave_tx_module2                        |slave_tx_14                    |    67|
|88    |      uart_tx_inst_slave                    |uart_tx_new_16                 |    62|
|89    |    slave_tx_module3                        |slave_tx_15                    |    69|
|90    |      uart_tx_inst_slave                    |uart_tx_new                    |    62|
|91    |  twohundredhz                              |var_clock_3                    |    53|
+------+--------------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:03:42 . Memory (MB): peak = 1007.582 ; gain = 751.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:03:28 . Memory (MB): peak = 1007.582 ; gain = 406.633
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:03:42 . Memory (MB): peak = 1007.582 ; gain = 751.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1495 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
462 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:07 ; elapsed = 00:03:50 . Memory (MB): peak = 1007.582 ; gain = 763.918
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/NUS/EE2026/EE2026/BomberMan.xpr/BomberMan/BomberMan.runs/synth_1/BomberGameTopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BomberGameTopLevel_utilization_synth.rpt -pb BomberGameTopLevel_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1007.582 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 12:57:53 2024...
