
U545RTCTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036d8  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08003910  08003910  00004910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003960  08003960  00004960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08003964  08003964  00004964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000009  20000000  08003968  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000090  2000000c  08003971  0000500c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000009c  08003971  0000509c  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  00005009  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000b657  00000000  00000000  0000503f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000019e4  00000000  00000000  00010696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000be0  00000000  00000000  00012080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000008e9  00000000  00000000  00012c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0002c753  00000000  00000000  00013549  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000c151  00000000  00000000  0003fc9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0011b324  00000000  00000000  0004bded  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00167111  2**0
                  CONTENTS, READONLY
 17 .debug_frame  0000310c  00000000  00000000  00167154  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000067  00000000  00000000  0016a260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	080038f8 	.word	0x080038f8

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	080038f8 	.word	0x080038f8

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b082      	sub	sp, #8
 800027c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027e:	f000 fb85 	bl	800098c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000282:	f000 f867 	bl	8000354 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000286:	f000 f97d 	bl	8000584 <MX_GPIO_Init>
  MX_RTC_Init();
 800028a:	f000 f8c9 	bl	8000420 <MX_RTC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(getCurrentDateTime!=0)
 800028e:	4b26      	ldr	r3, [pc, #152]	@ (8000328 <main+0xb0>)
 8000290:	781b      	ldrb	r3, [r3, #0]
 8000292:	2b00      	cmp	r3, #0
 8000294:	d00c      	beq.n	80002b0 <main+0x38>
	  {
		/* Get the RTC current Time */
		HAL_RTC_GetTime(&hrtc, &stimeget, RTC_FORMAT_BIN);
 8000296:	2200      	movs	r2, #0
 8000298:	4924      	ldr	r1, [pc, #144]	@ (800032c <main+0xb4>)
 800029a:	4825      	ldr	r0, [pc, #148]	@ (8000330 <main+0xb8>)
 800029c:	f003 f876 	bl	800338c <HAL_RTC_GetTime>
		/* Get the RTC current Date */
		HAL_RTC_GetDate(&hrtc, &sdateget, RTC_FORMAT_BIN);
 80002a0:	2200      	movs	r2, #0
 80002a2:	4924      	ldr	r1, [pc, #144]	@ (8000334 <main+0xbc>)
 80002a4:	4822      	ldr	r0, [pc, #136]	@ (8000330 <main+0xb8>)
 80002a6:	f003 f969 	bl	800357c <HAL_RTC_GetDate>
		getCurrentDateTime=0;
 80002aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000328 <main+0xb0>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	701a      	strb	r2, [r3, #0]
	  }

	  if(setCurrentDateTime!=0)
 80002b0:	4b21      	ldr	r3, [pc, #132]	@ (8000338 <main+0xc0>)
 80002b2:	781b      	ldrb	r3, [r3, #0]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d006      	beq.n	80002c6 <main+0x4e>
	  {
		  RTC_CalendarConfig(&sdateset, &stimeset); // may need to consider a +1s to be more accurate..
 80002b8:	4920      	ldr	r1, [pc, #128]	@ (800033c <main+0xc4>)
 80002ba:	4821      	ldr	r0, [pc, #132]	@ (8000340 <main+0xc8>)
 80002bc:	f000 fa34 	bl	8000728 <RTC_CalendarConfig>
		  setCurrentDateTime=0;
 80002c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000338 <main+0xc0>)
 80002c2:	2200      	movs	r2, #0
 80002c4:	701a      	strb	r2, [r3, #0]
	  }

	if(getOnOffTarget!=0)
 80002c6:	4b1f      	ldr	r3, [pc, #124]	@ (8000344 <main+0xcc>)
 80002c8:	781b      	ldrb	r3, [r3, #0]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d015      	beq.n	80002fa <main+0x82>
	{
		uint32_t tempOnOffTarget;
		tempOnOffTarget = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR8); //<<<<<<8
 80002ce:	2108      	movs	r1, #8
 80002d0:	4817      	ldr	r0, [pc, #92]	@ (8000330 <main+0xb8>)
 80002d2:	f003 faa1 	bl	8003818 <HAL_RTCEx_BKUPRead>
 80002d6:	6078      	str	r0, [r7, #4]
		OnCountTarget = unpack_c1_u16bit(tempOnOffTarget); //("C1",C0)
 80002d8:	6878      	ldr	r0, [r7, #4]
 80002da:	f000 f98f 	bl	80005fc <unpack_c1_u16bit>
 80002de:	4603      	mov	r3, r0
 80002e0:	461a      	mov	r2, r3
 80002e2:	4b19      	ldr	r3, [pc, #100]	@ (8000348 <main+0xd0>)
 80002e4:	801a      	strh	r2, [r3, #0]
		OffCountTarget = unpack_c0_u16bit(tempOnOffTarget); //("C1,"C0)"
 80002e6:	6878      	ldr	r0, [r7, #4]
 80002e8:	f000 f995 	bl	8000616 <unpack_c0_u16bit>
 80002ec:	4603      	mov	r3, r0
 80002ee:	461a      	mov	r2, r3
 80002f0:	4b16      	ldr	r3, [pc, #88]	@ (800034c <main+0xd4>)
 80002f2:	801a      	strh	r2, [r3, #0]
		getOnOffTarget=0;
 80002f4:	4b13      	ldr	r3, [pc, #76]	@ (8000344 <main+0xcc>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	701a      	strb	r2, [r3, #0]
	}

	if (setOnOffTarget != 0) {
 80002fa:	4b15      	ldr	r3, [pc, #84]	@ (8000350 <main+0xd8>)
 80002fc:	781b      	ldrb	r3, [r3, #0]
 80002fe:	2b00      	cmp	r3, #0
 8000300:	d0c5      	beq.n	800028e <main+0x16>
		uint32_t tempCountPack;
		tempCountPack = pack16bit(OnCountTarget, OffCountTarget); // (c1,c0)
 8000302:	4b11      	ldr	r3, [pc, #68]	@ (8000348 <main+0xd0>)
 8000304:	881b      	ldrh	r3, [r3, #0]
 8000306:	4a11      	ldr	r2, [pc, #68]	@ (800034c <main+0xd4>)
 8000308:	8812      	ldrh	r2, [r2, #0]
 800030a:	4611      	mov	r1, r2
 800030c:	4618      	mov	r0, r3
 800030e:	f000 f963 	bl	80005d8 <pack16bit>
 8000312:	6038      	str	r0, [r7, #0]
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR8, tempCountPack); //Alarm time  //<<<<<<<<8
 8000314:	683a      	ldr	r2, [r7, #0]
 8000316:	2108      	movs	r1, #8
 8000318:	4805      	ldr	r0, [pc, #20]	@ (8000330 <main+0xb8>)
 800031a:	f003 fa65 	bl	80037e8 <HAL_RTCEx_BKUPWrite>
		setOnOffTarget = 0;
 800031e:	4b0c      	ldr	r3, [pc, #48]	@ (8000350 <main+0xd8>)
 8000320:	2200      	movs	r2, #0
 8000322:	701a      	strb	r2, [r3, #0]
	  if(getCurrentDateTime!=0)
 8000324:	e7b3      	b.n	800028e <main+0x16>
 8000326:	bf00      	nop
 8000328:	20000090 	.word	0x20000090
 800032c:	20000064 	.word	0x20000064
 8000330:	20000028 	.word	0x20000028
 8000334:	20000060 	.word	0x20000060
 8000338:	20000091 	.word	0x20000091
 800033c:	2000007c 	.word	0x2000007c
 8000340:	20000078 	.word	0x20000078
 8000344:	20000096 	.word	0x20000096
 8000348:	20000092 	.word	0x20000092
 800034c:	20000094 	.word	0x20000094
 8000350:	20000097 	.word	0x20000097

08000354 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b09e      	sub	sp, #120	@ 0x78
 8000358:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800035a:	f107 0318 	add.w	r3, r7, #24
 800035e:	2260      	movs	r2, #96	@ 0x60
 8000360:	2100      	movs	r1, #0
 8000362:	4618      	mov	r0, r3
 8000364:	f003 fa9c 	bl	80038a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000368:	463b      	mov	r3, r7
 800036a:	2200      	movs	r2, #0
 800036c:	601a      	str	r2, [r3, #0]
 800036e:	605a      	str	r2, [r3, #4]
 8000370:	609a      	str	r2, [r3, #8]
 8000372:	60da      	str	r2, [r3, #12]
 8000374:	611a      	str	r2, [r3, #16]
 8000376:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8000378:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 800037c:	f000 fd70 	bl	8000e60 <HAL_PWREx_ControlVoltageScaling>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000386:	f000 fa03 	bl	8000790 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800038a:	f000 fd59 	bl	8000e40 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800038e:	4b23      	ldr	r3, [pc, #140]	@ (800041c <SystemClock_Config+0xc8>)
 8000390:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000394:	4a21      	ldr	r2, [pc, #132]	@ (800041c <SystemClock_Config+0xc8>)
 8000396:	f023 0318 	bic.w	r3, r3, #24
 800039a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800039e:	2305      	movs	r3, #5
 80003a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80003a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON_RTC_ONLY;
 80003a8:	2301      	movs	r3, #1
 80003aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003ac:	2302      	movs	r3, #2
 80003ae:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003b0:	2303      	movs	r3, #3
 80003b2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 80003b4:	2300      	movs	r3, #0
 80003b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80003b8:	2301      	movs	r3, #1
 80003ba:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 24;
 80003bc:	2318      	movs	r3, #24
 80003be:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80003c0:	2302      	movs	r3, #2
 80003c2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80003c4:	2302      	movs	r3, #2
 80003c6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 80003c8:	2302      	movs	r3, #2
 80003ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80003cc:	230c      	movs	r3, #12
 80003ce:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80003d0:	2300      	movs	r3, #0
 80003d2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d4:	f107 0318 	add.w	r3, r7, #24
 80003d8:	4618      	mov	r0, r3
 80003da:	f000 fdcd 	bl	8000f78 <HAL_RCC_OscConfig>
 80003de:	4603      	mov	r3, r0
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d001      	beq.n	80003e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80003e4:	f000 f9d4 	bl	8000790 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e8:	231f      	movs	r3, #31
 80003ea:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ec:	2303      	movs	r3, #3
 80003ee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80003f0:	2308      	movs	r3, #8
 80003f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003f4:	2300      	movs	r3, #0
 80003f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003f8:	2300      	movs	r3, #0
 80003fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80003fc:	2300      	movs	r3, #0
 80003fe:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000400:	463b      	mov	r3, r7
 8000402:	2101      	movs	r1, #1
 8000404:	4618      	mov	r0, r3
 8000406:	f001 fc93 	bl	8001d30 <HAL_RCC_ClockConfig>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000410:	f000 f9be 	bl	8000790 <Error_Handler>
  }
}
 8000414:	bf00      	nop
 8000416:	3778      	adds	r7, #120	@ 0x78
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	46020c00 	.word	0x46020c00

08000420 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b08e      	sub	sp, #56	@ 0x38
 8000424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 8000426:	f107 031c 	add.w	r3, r7, #28
 800042a:	2200      	movs	r2, #0
 800042c:	601a      	str	r2, [r3, #0]
 800042e:	605a      	str	r2, [r3, #4]
 8000430:	609a      	str	r2, [r3, #8]
 8000432:	60da      	str	r2, [r3, #12]
 8000434:	611a      	str	r2, [r3, #16]
 8000436:	615a      	str	r2, [r3, #20]
 8000438:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
 800043a:	f107 0308 	add.w	r3, r7, #8
 800043e:	2200      	movs	r2, #0
 8000440:	601a      	str	r2, [r3, #0]
 8000442:	605a      	str	r2, [r3, #4]
 8000444:	609a      	str	r2, [r3, #8]
 8000446:	60da      	str	r2, [r3, #12]
 8000448:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800044a:	2300      	movs	r3, #0
 800044c:	607b      	str	r3, [r7, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800044e:	4b48      	ldr	r3, [pc, #288]	@ (8000570 <MX_RTC_Init+0x150>)
 8000450:	4a48      	ldr	r2, [pc, #288]	@ (8000574 <MX_RTC_Init+0x154>)
 8000452:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000454:	4b46      	ldr	r3, [pc, #280]	@ (8000570 <MX_RTC_Init+0x150>)
 8000456:	2200      	movs	r2, #0
 8000458:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800045a:	4b45      	ldr	r3, [pc, #276]	@ (8000570 <MX_RTC_Init+0x150>)
 800045c:	227f      	movs	r2, #127	@ 0x7f
 800045e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000460:	4b43      	ldr	r3, [pc, #268]	@ (8000570 <MX_RTC_Init+0x150>)
 8000462:	22ff      	movs	r2, #255	@ 0xff
 8000464:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000466:	4b42      	ldr	r3, [pc, #264]	@ (8000570 <MX_RTC_Init+0x150>)
 8000468:	2200      	movs	r2, #0
 800046a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800046c:	4b40      	ldr	r3, [pc, #256]	@ (8000570 <MX_RTC_Init+0x150>)
 800046e:	2200      	movs	r2, #0
 8000470:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000472:	4b3f      	ldr	r3, [pc, #252]	@ (8000570 <MX_RTC_Init+0x150>)
 8000474:	2200      	movs	r2, #0
 8000476:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000478:	4b3d      	ldr	r3, [pc, #244]	@ (8000570 <MX_RTC_Init+0x150>)
 800047a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800047e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000480:	4b3b      	ldr	r3, [pc, #236]	@ (8000570 <MX_RTC_Init+0x150>)
 8000482:	2200      	movs	r2, #0
 8000484:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8000486:	4b3a      	ldr	r3, [pc, #232]	@ (8000570 <MX_RTC_Init+0x150>)
 8000488:	2200      	movs	r2, #0
 800048a:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800048c:	4838      	ldr	r0, [pc, #224]	@ (8000570 <MX_RTC_Init+0x150>)
 800048e:	f002 fe55 	bl	800313c <HAL_RTC_Init>
 8000492:	4603      	mov	r3, r0
 8000494:	2b00      	cmp	r3, #0
 8000496:	d001      	beq.n	800049c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000498:	f000 f97a 	bl	8000790 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 800049c:	2300      	movs	r3, #0
 800049e:	61fb      	str	r3, [r7, #28]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 80004a0:	2300      	movs	r3, #0
 80004a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 80004a4:	2300      	movs	r3, #0
 80004a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 80004a8:	2300      	movs	r3, #0
 80004aa:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 80004ac:	f107 031c 	add.w	r3, r7, #28
 80004b0:	4619      	mov	r1, r3
 80004b2:	482f      	ldr	r0, [pc, #188]	@ (8000570 <MX_RTC_Init+0x150>)
 80004b4:	f003 f9c6 	bl	8003844 <HAL_RTCEx_PrivilegeModeSet>
 80004b8:	4603      	mov	r3, r0
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d001      	beq.n	80004c2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80004be:	f000 f967 	bl	8000790 <Error_Handler>
  }

  /* USER CODE BEGIN Check_RTC_BKUP */

  //nff26 start - working code but we may lose 1s by calling HAL_RTC_Init()
  tempBBRAMStatus = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 80004c2:	2101      	movs	r1, #1
 80004c4:	482a      	ldr	r0, [pc, #168]	@ (8000570 <MX_RTC_Init+0x150>)
 80004c6:	f003 f9a7 	bl	8003818 <HAL_RTCEx_BKUPRead>
 80004ca:	4603      	mov	r3, r0
 80004cc:	4a2a      	ldr	r2, [pc, #168]	@ (8000578 <MX_RTC_Init+0x158>)
 80004ce:	6013      	str	r3, [r2, #0]
  if (tempBBRAMStatus != 0x32F2) //if RTC & BBRAM is invalid then initialize to 01-01-2000 00:00:00
 80004d0:	4b29      	ldr	r3, [pc, #164]	@ (8000578 <MX_RTC_Init+0x158>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 80004d8:	4293      	cmp	r3, r2
 80004da:	d032      	beq.n	8000542 <MX_RTC_Init+0x122>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0;
 80004e0:	2300      	movs	r3, #0
 80004e2:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0;
 80004e4:	2300      	movs	r3, #0
 80004e6:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80004e8:	2300      	movs	r3, #0
 80004ea:	617b      	str	r3, [r7, #20]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80004ec:	2300      	movs	r3, #0
 80004ee:	61bb      	str	r3, [r7, #24]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80004f0:	f107 0308 	add.w	r3, r7, #8
 80004f4:	2200      	movs	r2, #0
 80004f6:	4619      	mov	r1, r3
 80004f8:	481d      	ldr	r0, [pc, #116]	@ (8000570 <MX_RTC_Init+0x150>)
 80004fa:	f002 feab 	bl	8003254 <HAL_RTC_SetTime>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <MX_RTC_Init+0xe8>
  {
    Error_Handler();
 8000504:	f000 f944 	bl	8000790 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000508:	2301      	movs	r3, #1
 800050a:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 800050c:	2301      	movs	r3, #1
 800050e:	717b      	strb	r3, [r7, #5]
  sDate.Date = 1;
 8000510:	2301      	movs	r3, #1
 8000512:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0;
 8000514:	2300      	movs	r3, #0
 8000516:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000518:	1d3b      	adds	r3, r7, #4
 800051a:	2200      	movs	r2, #0
 800051c:	4619      	mov	r1, r3
 800051e:	4814      	ldr	r0, [pc, #80]	@ (8000570 <MX_RTC_Init+0x150>)
 8000520:	f002 ffa6 	bl	8003470 <HAL_RTC_SetDate>
 8000524:	4603      	mov	r3, r0
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <MX_RTC_Init+0x10e>
  {
    Error_Handler();
 800052a:	f000 f931 	bl	8000790 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR1,0x32F2); //writes data to RTC Backup register indicating RTC configuration is done
 800052e:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 8000532:	2101      	movs	r1, #1
 8000534:	480e      	ldr	r0, [pc, #56]	@ (8000570 <MX_RTC_Init+0x150>)
 8000536:	f003 f957 	bl	80037e8 <HAL_RTCEx_BKUPWrite>
  RTCDateTimeInitAtStartup=1;
 800053a:	4b10      	ldr	r3, [pc, #64]	@ (800057c <MX_RTC_Init+0x15c>)
 800053c:	2201      	movs	r2, #1
 800053e:	701a      	strb	r2, [r3, #0]
	  HAL_NVIC_EnableIRQ(RTC_IRQn);
  }

  /* USER CODE END RTC_Init 2 */

}
 8000540:	e011      	b.n	8000566 <MX_RTC_Init+0x146>
	  HAL_PWR_EnableBkUpAccess();  //unable to figure out what is being done?
 8000542:	f000 fc7d 	bl	8000e40 <HAL_PWR_EnableBkUpAccess>
	  __HAL_RCC_RTC_ENABLE();  //Apparently trying to set RCC_BDCR(reg)->RTCEN(bit)=1
 8000546:	4b0e      	ldr	r3, [pc, #56]	@ (8000580 <MX_RTC_Init+0x160>)
 8000548:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800054c:	4a0c      	ldr	r2, [pc, #48]	@ (8000580 <MX_RTC_Init+0x160>)
 800054e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000552:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
	  HAL_NVIC_SetPriority(RTC_IRQn,1,0);
 8000556:	2200      	movs	r2, #0
 8000558:	2101      	movs	r1, #1
 800055a:	2002      	movs	r0, #2
 800055c:	f000 fb94 	bl	8000c88 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(RTC_IRQn);
 8000560:	2002      	movs	r0, #2
 8000562:	f000 fbab 	bl	8000cbc <HAL_NVIC_EnableIRQ>
}
 8000566:	bf00      	nop
 8000568:	3738      	adds	r7, #56	@ 0x38
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	20000028 	.word	0x20000028
 8000574:	46007800 	.word	0x46007800
 8000578:	20000058 	.word	0x20000058
 800057c:	2000005c 	.word	0x2000005c
 8000580:	46020c00 	.word	0x46020c00

08000584 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800058a:	4b12      	ldr	r3, [pc, #72]	@ (80005d4 <MX_GPIO_Init+0x50>)
 800058c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000590:	4a10      	ldr	r2, [pc, #64]	@ (80005d4 <MX_GPIO_Init+0x50>)
 8000592:	f043 0304 	orr.w	r3, r3, #4
 8000596:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800059a:	4b0e      	ldr	r3, [pc, #56]	@ (80005d4 <MX_GPIO_Init+0x50>)
 800059c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005a0:	f003 0304 	and.w	r3, r3, #4
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005a8:	4b0a      	ldr	r3, [pc, #40]	@ (80005d4 <MX_GPIO_Init+0x50>)
 80005aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005ae:	4a09      	ldr	r2, [pc, #36]	@ (80005d4 <MX_GPIO_Init+0x50>)
 80005b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005b4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80005b8:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <MX_GPIO_Init+0x50>)
 80005ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80005be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005c6:	bf00      	nop
 80005c8:	370c      	adds	r7, #12
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	46020c00 	.word	0x46020c00

080005d8 <pack16bit>:

/* USER CODE BEGIN 4 */
uint32_t pack16bit(uint16_t c1, uint16_t c0)  // (c1,c0)
{
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
 80005de:	4603      	mov	r3, r0
 80005e0:	460a      	mov	r2, r1
 80005e2:	80fb      	strh	r3, [r7, #6]
 80005e4:	4613      	mov	r3, r2
 80005e6:	80bb      	strh	r3, [r7, #4]
    return (((uint32_t)c1 << 16) | (uint32_t)c0);
 80005e8:	88fb      	ldrh	r3, [r7, #6]
 80005ea:	041a      	lsls	r2, r3, #16
 80005ec:	88bb      	ldrh	r3, [r7, #4]
 80005ee:	4313      	orrs	r3, r2
}
 80005f0:	4618      	mov	r0, r3
 80005f2:	370c      	adds	r7, #12
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr

080005fc <unpack_c1_u16bit>:

uint16_t unpack_c1_u16bit(uint32_t p)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b083      	sub	sp, #12
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
    return p >> 16;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	0c1b      	lsrs	r3, r3, #16
 8000608:	b29b      	uxth	r3, r3
}
 800060a:	4618      	mov	r0, r3
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr

08000616 <unpack_c0_u16bit>:

uint16_t unpack_c0_u16bit(uint32_t p)
{
 8000616:	b480      	push	{r7}
 8000618:	b083      	sub	sp, #12
 800061a:	af00      	add	r7, sp, #0
 800061c:	6078      	str	r0, [r7, #4]
    return p;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	b29b      	uxth	r3, r3
}
 8000622:	4618      	mov	r0, r3
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr
	...

08000630 <leap>:
 * years into account, but not the shift from the Julian calendar to the
 * Gregorian calendar. Instead, it is as though the Gregorian calendar is
 * extrapolated back in time to a hypothetical "year zero".
 */
uint32_t leap (uint32_t year)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
  return year*365 + (year/4) - (year/100) + (year/400);
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	f240 126d 	movw	r2, #365	@ 0x16d
 800063e:	fb03 f202 	mul.w	r2, r3, r2
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	089b      	lsrs	r3, r3, #2
 8000646:	441a      	add	r2, r3
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	4908      	ldr	r1, [pc, #32]	@ (800066c <leap+0x3c>)
 800064c:	fba1 1303 	umull	r1, r3, r1, r3
 8000650:	095b      	lsrs	r3, r3, #5
 8000652:	1ad2      	subs	r2, r2, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	4905      	ldr	r1, [pc, #20]	@ (800066c <leap+0x3c>)
 8000658:	fba1 1303 	umull	r1, r3, r1, r3
 800065c:	09db      	lsrs	r3, r3, #7
 800065e:	4413      	add	r3, r2
}
 8000660:	4618      	mov	r0, r3
 8000662:	370c      	adds	r7, #12
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr
 800066c:	51eb851f 	.word	0x51eb851f

08000670 <zeller>:
 * to the Gregorian calendar that occured in the 16th century. This
 * algorithm is loosely based on a function known as "Zeller's Congruence".
 * This number MOD 7 gives the day of week, where 0 = Monday and 6 = Sunday.
 */
uint32_t zeller (uint32_t year, uint32_t month, uint32_t day)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	60f8      	str	r0, [r7, #12]
 8000678:	60b9      	str	r1, [r7, #8]
 800067a:	607a      	str	r2, [r7, #4]
  year += ((month+9)/12) - 1;
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	3309      	adds	r3, #9
 8000680:	4a18      	ldr	r2, [pc, #96]	@ (80006e4 <zeller+0x74>)
 8000682:	fba2 2303 	umull	r2, r3, r2, r3
 8000686:	08da      	lsrs	r2, r3, #3
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	4413      	add	r3, r2
 800068c:	3b01      	subs	r3, #1
 800068e:	60fb      	str	r3, [r7, #12]
  month = (month+9) % 12;
 8000690:	68bb      	ldr	r3, [r7, #8]
 8000692:	f103 0209 	add.w	r2, r3, #9
 8000696:	4b13      	ldr	r3, [pc, #76]	@ (80006e4 <zeller+0x74>)
 8000698:	fba3 1302 	umull	r1, r3, r3, r2
 800069c:	08d9      	lsrs	r1, r3, #3
 800069e:	460b      	mov	r3, r1
 80006a0:	005b      	lsls	r3, r3, #1
 80006a2:	440b      	add	r3, r1
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	1ad3      	subs	r3, r2, r3
 80006a8:	60bb      	str	r3, [r7, #8]
  return leap (year) + month*30 + ((6*month+5)/10) + day + 1;
 80006aa:	68f8      	ldr	r0, [r7, #12]
 80006ac:	f7ff ffc0 	bl	8000630 <leap>
 80006b0:	4601      	mov	r1, r0
 80006b2:	68ba      	ldr	r2, [r7, #8]
 80006b4:	4613      	mov	r3, r2
 80006b6:	011b      	lsls	r3, r3, #4
 80006b8:	1a9b      	subs	r3, r3, r2
 80006ba:	005b      	lsls	r3, r3, #1
 80006bc:	4419      	add	r1, r3
 80006be:	68ba      	ldr	r2, [r7, #8]
 80006c0:	4613      	mov	r3, r2
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	4413      	add	r3, r2
 80006c6:	005b      	lsls	r3, r3, #1
 80006c8:	3305      	adds	r3, #5
 80006ca:	4a07      	ldr	r2, [pc, #28]	@ (80006e8 <zeller+0x78>)
 80006cc:	fba2 2303 	umull	r2, r3, r2, r3
 80006d0:	08db      	lsrs	r3, r3, #3
 80006d2:	18ca      	adds	r2, r1, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	4413      	add	r3, r2
 80006d8:	3301      	adds	r3, #1
}
 80006da:	4618      	mov	r0, r3
 80006dc:	3710      	adds	r7, #16
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	aaaaaaab 	.word	0xaaaaaaab
 80006e8:	cccccccd 	.word	0xcccccccd

080006ec <dow>:

/* Returns the day of week (1=Monday, 7=Sunday) for a given date.
 */
uint32_t dow (uint32_t year, uint32_t month, uint32_t day)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b084      	sub	sp, #16
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
  return (zeller (year, month, day) % 7) + 1;
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	68b9      	ldr	r1, [r7, #8]
 80006fc:	68f8      	ldr	r0, [r7, #12]
 80006fe:	f7ff ffb7 	bl	8000670 <zeller>
 8000702:	4601      	mov	r1, r0
 8000704:	4b07      	ldr	r3, [pc, #28]	@ (8000724 <dow+0x38>)
 8000706:	fba3 2301 	umull	r2, r3, r3, r1
 800070a:	1aca      	subs	r2, r1, r3
 800070c:	0852      	lsrs	r2, r2, #1
 800070e:	4413      	add	r3, r2
 8000710:	089a      	lsrs	r2, r3, #2
 8000712:	4613      	mov	r3, r2
 8000714:	00db      	lsls	r3, r3, #3
 8000716:	1a9b      	subs	r3, r3, r2
 8000718:	1aca      	subs	r2, r1, r3
 800071a:	1c53      	adds	r3, r2, #1
}
 800071c:	4618      	mov	r0, r3
 800071e:	3710      	adds	r7, #16
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	24924925 	.word	0x24924925

08000728 <RTC_CalendarConfig>:
//Day of Week Calc - End

//RTC Start by Reference
void RTC_CalendarConfig(RTC_DateTypeDef *sdatestructure, RTC_TimeTypeDef *stimestructure)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	6039      	str	r1, [r7, #0]

  /*##-1- Configure the Date #################################################*/
  /* Set Date: Tuesday February 18th 2014 */
  sdatestructure->WeekDay=(uint8_t)dow(sdatestructure->Year, sdatestructure->Month, sdatestructure->Date);
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	78db      	ldrb	r3, [r3, #3]
 8000736:	4618      	mov	r0, r3
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	785b      	ldrb	r3, [r3, #1]
 800073c:	4619      	mov	r1, r3
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	789b      	ldrb	r3, [r3, #2]
 8000742:	461a      	mov	r2, r3
 8000744:	f7ff ffd2 	bl	80006ec <dow>
 8000748:	4603      	mov	r3, r0
 800074a:	b2da      	uxtb	r2, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	701a      	strb	r2, [r3, #0]

  if(HAL_RTC_SetDate(&hrtc,sdatestructure,RTC_FORMAT_BIN) != HAL_OK)
 8000750:	2200      	movs	r2, #0
 8000752:	6879      	ldr	r1, [r7, #4]
 8000754:	480d      	ldr	r0, [pc, #52]	@ (800078c <RTC_CalendarConfig+0x64>)
 8000756:	f002 fe8b 	bl	8003470 <HAL_RTC_SetDate>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <RTC_CalendarConfig+0x3c>
  {
    /* Initialization Error */
    Error_Handler();
 8000760:	f000 f816 	bl	8000790 <Error_Handler>
  /* Set Time: 02:00:00 */
  //stimestructure->SubSeconds =0; // may not be required for the SetTime()//commented for F105
  //stimestructure->SecondFraction =255; // may not be required for the SetTime()//commented for F105
  //stimestructure.TimeFormat = stimeset.TimeFormat; //24h

  if (HAL_RTC_SetTime(&hrtc, stimestructure, RTC_FORMAT_BIN) != HAL_OK)
 8000764:	2200      	movs	r2, #0
 8000766:	6839      	ldr	r1, [r7, #0]
 8000768:	4808      	ldr	r0, [pc, #32]	@ (800078c <RTC_CalendarConfig+0x64>)
 800076a:	f002 fd73 	bl	8003254 <HAL_RTC_SetTime>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <RTC_CalendarConfig+0x50>
  {
    /* Initialization Error */
    Error_Handler();
 8000774:	f000 f80c 	bl	8000790 <Error_Handler>
  }

  /*##-3- Writes a data in a RTC Backup data Register1 #######################*/
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8000778:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 800077c:	2101      	movs	r1, #1
 800077e:	4803      	ldr	r0, [pc, #12]	@ (800078c <RTC_CalendarConfig+0x64>)
 8000780:	f003 f832 	bl	80037e8 <HAL_RTCEx_BKUPWrite>
}
 8000784:	bf00      	nop
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	20000028 	.word	0x20000028

08000790 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000794:	b672      	cpsid	i
}
 8000796:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000798:	bf00      	nop
 800079a:	e7fd      	b.n	8000798 <Error_Handler+0x8>

0800079c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80007a2:	4b0a      	ldr	r3, [pc, #40]	@ (80007cc <HAL_MspInit+0x30>)
 80007a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80007a8:	4a08      	ldr	r2, [pc, #32]	@ (80007cc <HAL_MspInit+0x30>)
 80007aa:	f043 0304 	orr.w	r3, r3, #4
 80007ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80007b2:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <HAL_MspInit+0x30>)
 80007b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80007b8:	f003 0304 	and.w	r3, r3, #4
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	46020c00 	.word	0x46020c00

080007d0 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b0b4      	sub	sp, #208	@ 0xd0
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007d8:	f107 0310 	add.w	r3, r7, #16
 80007dc:	22c0      	movs	r2, #192	@ 0xc0
 80007de:	2100      	movs	r1, #0
 80007e0:	4618      	mov	r0, r3
 80007e2:	f003 f85d 	bl	80038a0 <memset>
  if(hrtc->Instance==RTC)
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	4a1d      	ldr	r2, [pc, #116]	@ (8000860 <HAL_RTC_MspInit+0x90>)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d132      	bne.n	8000856 <HAL_RTC_MspInit+0x86>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80007f0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80007f4:	f04f 0300 	mov.w	r3, #0
 80007f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80007fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000800:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000804:	f107 0310 	add.w	r3, r7, #16
 8000808:	4618      	mov	r0, r3
 800080a:	f001 fe29 	bl	8002460 <HAL_RCCEx_PeriphCLKConfig>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 8000814:	f7ff ffbc 	bl	8000790 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000818:	4b12      	ldr	r3, [pc, #72]	@ (8000864 <HAL_RTC_MspInit+0x94>)
 800081a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800081e:	4a11      	ldr	r2, [pc, #68]	@ (8000864 <HAL_RTC_MspInit+0x94>)
 8000820:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000824:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000828:	4b0e      	ldr	r3, [pc, #56]	@ (8000864 <HAL_RTC_MspInit+0x94>)
 800082a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800082e:	4a0d      	ldr	r2, [pc, #52]	@ (8000864 <HAL_RTC_MspInit+0x94>)
 8000830:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000834:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8000838:	4b0a      	ldr	r3, [pc, #40]	@ (8000864 <HAL_RTC_MspInit+0x94>)
 800083a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800083e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000842:	60fb      	str	r3, [r7, #12]
 8000844:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_RTCAPB_CLKAM_ENABLE();
 8000846:	4b07      	ldr	r3, [pc, #28]	@ (8000864 <HAL_RTC_MspInit+0x94>)
 8000848:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800084c:	4a05      	ldr	r2, [pc, #20]	@ (8000864 <HAL_RTC_MspInit+0x94>)
 800084e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000852:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000856:	bf00      	nop
 8000858:	37d0      	adds	r7, #208	@ 0xd0
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	46007800 	.word	0x46007800
 8000864:	46020c00 	.word	0x46020c00

08000868 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <NMI_Handler+0x4>

08000870 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000874:	bf00      	nop
 8000876:	e7fd      	b.n	8000874 <HardFault_Handler+0x4>

08000878 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <MemManage_Handler+0x4>

08000880 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <BusFault_Handler+0x4>

08000888 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800088c:	bf00      	nop
 800088e:	e7fd      	b.n	800088c <UsageFault_Handler+0x4>

08000890 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800089e:	b480      	push	{r7}
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008a2:	bf00      	nop
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr

080008ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008b0:	bf00      	nop
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr

080008ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008be:	f000 f90b 	bl	8000ad8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	bd80      	pop	{r7, pc}
	...

080008c8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008cc:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <SystemInit+0x68>)
 80008ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008d2:	4a17      	ldr	r2, [pc, #92]	@ (8000930 <SystemInit+0x68>)
 80008d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80008dc:	4b15      	ldr	r3, [pc, #84]	@ (8000934 <SystemInit+0x6c>)
 80008de:	2201      	movs	r2, #1
 80008e0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80008e2:	4b14      	ldr	r3, [pc, #80]	@ (8000934 <SystemInit+0x6c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80008e8:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <SystemInit+0x6c>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80008ee:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <SystemInit+0x6c>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80008f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <SystemInit+0x6c>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	4a0e      	ldr	r2, [pc, #56]	@ (8000934 <SystemInit+0x6c>)
 80008fa:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80008fe:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8000902:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8000904:	4b0b      	ldr	r3, [pc, #44]	@ (8000934 <SystemInit+0x6c>)
 8000906:	2200      	movs	r2, #0
 8000908:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800090a:	4b0a      	ldr	r3, [pc, #40]	@ (8000934 <SystemInit+0x6c>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	4a09      	ldr	r2, [pc, #36]	@ (8000934 <SystemInit+0x6c>)
 8000910:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000914:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000916:	4b07      	ldr	r3, [pc, #28]	@ (8000934 <SystemInit+0x6c>)
 8000918:	2200      	movs	r2, #0
 800091a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800091c:	4b04      	ldr	r3, [pc, #16]	@ (8000930 <SystemInit+0x68>)
 800091e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000922:	609a      	str	r2, [r3, #8]
  #endif
}
 8000924:	bf00      	nop
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	e000ed00 	.word	0xe000ed00
 8000934:	46020c00 	.word	0x46020c00

08000938 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000938:	480d      	ldr	r0, [pc, #52]	@ (8000970 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800093a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800093c:	f7ff ffc4 	bl	80008c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000940:	480c      	ldr	r0, [pc, #48]	@ (8000974 <LoopForever+0x6>)
  ldr r1, =_edata
 8000942:	490d      	ldr	r1, [pc, #52]	@ (8000978 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000944:	4a0d      	ldr	r2, [pc, #52]	@ (800097c <LoopForever+0xe>)
  movs r3, #0
 8000946:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000948:	e002      	b.n	8000950 <LoopCopyDataInit>

0800094a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800094a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800094c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800094e:	3304      	adds	r3, #4

08000950 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000950:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000952:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000954:	d3f9      	bcc.n	800094a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000956:	4a0a      	ldr	r2, [pc, #40]	@ (8000980 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000958:	4c0a      	ldr	r4, [pc, #40]	@ (8000984 <LoopForever+0x16>)
  movs r3, #0
 800095a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800095c:	e001      	b.n	8000962 <LoopFillZerobss>

0800095e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800095e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000960:	3204      	adds	r2, #4

08000962 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000962:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000964:	d3fb      	bcc.n	800095e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000966:	f002 ffa3 	bl	80038b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800096a:	f7ff fc85 	bl	8000278 <main>

0800096e <LoopForever>:

LoopForever:
    b LoopForever
 800096e:	e7fe      	b.n	800096e <LoopForever>
  ldr   r0, =_estack
 8000970:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8000974:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000978:	20000009 	.word	0x20000009
  ldr r2, =_sidata
 800097c:	08003968 	.word	0x08003968
  ldr r2, =_sbss
 8000980:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000984:	2000009c 	.word	0x2000009c

08000988 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000988:	e7fe      	b.n	8000988 <ADC1_IRQHandler>
	...

0800098c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000990:	4b12      	ldr	r3, [pc, #72]	@ (80009dc <HAL_Init+0x50>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a11      	ldr	r2, [pc, #68]	@ (80009dc <HAL_Init+0x50>)
 8000996:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800099a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800099c:	2003      	movs	r0, #3
 800099e:	f000 f968 	bl	8000c72 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80009a2:	f001 fbb7 	bl	8002114 <HAL_RCC_GetSysClockFreq>
 80009a6:	4602      	mov	r2, r0
 80009a8:	4b0d      	ldr	r3, [pc, #52]	@ (80009e0 <HAL_Init+0x54>)
 80009aa:	6a1b      	ldr	r3, [r3, #32]
 80009ac:	f003 030f 	and.w	r3, r3, #15
 80009b0:	490c      	ldr	r1, [pc, #48]	@ (80009e4 <HAL_Init+0x58>)
 80009b2:	5ccb      	ldrb	r3, [r1, r3]
 80009b4:	fa22 f303 	lsr.w	r3, r2, r3
 80009b8:	4a0b      	ldr	r2, [pc, #44]	@ (80009e8 <HAL_Init+0x5c>)
 80009ba:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80009bc:	2004      	movs	r0, #4
 80009be:	f000 f9ad 	bl	8000d1c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009c2:	200f      	movs	r0, #15
 80009c4:	f000 f812 	bl	80009ec <HAL_InitTick>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80009ce:	2301      	movs	r3, #1
 80009d0:	e002      	b.n	80009d8 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80009d2:	f7ff fee3 	bl	800079c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009d6:	2300      	movs	r3, #0
}
 80009d8:	4618      	mov	r0, r3
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40022000 	.word	0x40022000
 80009e0:	46020c00 	.word	0x46020c00
 80009e4:	08003910 	.word	0x08003910
 80009e8:	20000000 	.word	0x20000000

080009ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80009f4:	2300      	movs	r3, #0
 80009f6:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80009f8:	4b33      	ldr	r3, [pc, #204]	@ (8000ac8 <HAL_InitTick+0xdc>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d101      	bne.n	8000a04 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000a00:	2301      	movs	r3, #1
 8000a02:	e05c      	b.n	8000abe <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000a04:	4b31      	ldr	r3, [pc, #196]	@ (8000acc <HAL_InitTick+0xe0>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	f003 0304 	and.w	r3, r3, #4
 8000a0c:	2b04      	cmp	r3, #4
 8000a0e:	d10c      	bne.n	8000a2a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000a10:	4b2f      	ldr	r3, [pc, #188]	@ (8000ad0 <HAL_InitTick+0xe4>)
 8000a12:	681a      	ldr	r2, [r3, #0]
 8000a14:	4b2c      	ldr	r3, [pc, #176]	@ (8000ac8 <HAL_InitTick+0xdc>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	4619      	mov	r1, r3
 8000a1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a26:	60fb      	str	r3, [r7, #12]
 8000a28:	e037      	b.n	8000a9a <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000a2a:	f000 f9cf 	bl	8000dcc <HAL_SYSTICK_GetCLKSourceConfig>
 8000a2e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	2b02      	cmp	r3, #2
 8000a34:	d023      	beq.n	8000a7e <HAL_InitTick+0x92>
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	2b02      	cmp	r3, #2
 8000a3a:	d82d      	bhi.n	8000a98 <HAL_InitTick+0xac>
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d003      	beq.n	8000a4a <HAL_InitTick+0x5e>
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d00d      	beq.n	8000a64 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000a48:	e026      	b.n	8000a98 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000a4a:	4b21      	ldr	r3, [pc, #132]	@ (8000ad0 <HAL_InitTick+0xe4>)
 8000a4c:	681a      	ldr	r2, [r3, #0]
 8000a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac8 <HAL_InitTick+0xdc>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	4619      	mov	r1, r3
 8000a54:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000a58:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a60:	60fb      	str	r3, [r7, #12]
        break;
 8000a62:	e01a      	b.n	8000a9a <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a64:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <HAL_InitTick+0xdc>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	461a      	mov	r2, r3
 8000a6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a72:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000a76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a7a:	60fb      	str	r3, [r7, #12]
        break;
 8000a7c:	e00d      	b.n	8000a9a <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a7e:	4b12      	ldr	r3, [pc, #72]	@ (8000ac8 <HAL_InitTick+0xdc>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	461a      	mov	r2, r3
 8000a84:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a88:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a8c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a90:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a94:	60fb      	str	r3, [r7, #12]
        break;
 8000a96:	e000      	b.n	8000a9a <HAL_InitTick+0xae>
        break;
 8000a98:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000a9a:	68f8      	ldr	r0, [r7, #12]
 8000a9c:	f000 f91c 	bl	8000cd8 <HAL_SYSTICK_Config>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e009      	b.n	8000abe <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	6879      	ldr	r1, [r7, #4]
 8000aae:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab2:	f000 f8e9 	bl	8000c88 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000ab6:	4a07      	ldr	r2, [pc, #28]	@ (8000ad4 <HAL_InitTick+0xe8>)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000abc:	2300      	movs	r3, #0
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3710      	adds	r7, #16
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000008 	.word	0x20000008
 8000acc:	e000e010 	.word	0xe000e010
 8000ad0:	20000000 	.word	0x20000000
 8000ad4:	20000004 	.word	0x20000004

08000ad8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000adc:	4b06      	ldr	r3, [pc, #24]	@ (8000af8 <HAL_IncTick+0x20>)
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	461a      	mov	r2, r3
 8000ae2:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <HAL_IncTick+0x24>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	4a04      	ldr	r2, [pc, #16]	@ (8000afc <HAL_IncTick+0x24>)
 8000aea:	6013      	str	r3, [r2, #0]
}
 8000aec:	bf00      	nop
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	20000008 	.word	0x20000008
 8000afc:	20000098 	.word	0x20000098

08000b00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  return uwTick;
 8000b04:	4b03      	ldr	r3, [pc, #12]	@ (8000b14 <HAL_GetTick+0x14>)
 8000b06:	681b      	ldr	r3, [r3, #0]
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	20000098 	.word	0x20000098

08000b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f003 0307 	and.w	r3, r3, #7
 8000b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b28:	4b0c      	ldr	r3, [pc, #48]	@ (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b2a:	68db      	ldr	r3, [r3, #12]
 8000b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b2e:	68ba      	ldr	r2, [r7, #8]
 8000b30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b34:	4013      	ands	r3, r2
 8000b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b4a:	4a04      	ldr	r2, [pc, #16]	@ (8000b5c <__NVIC_SetPriorityGrouping+0x44>)
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	60d3      	str	r3, [r2, #12]
}
 8000b50:	bf00      	nop
 8000b52:	3714      	adds	r7, #20
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b64:	4b04      	ldr	r3, [pc, #16]	@ (8000b78 <__NVIC_GetPriorityGrouping+0x18>)
 8000b66:	68db      	ldr	r3, [r3, #12]
 8000b68:	0a1b      	lsrs	r3, r3, #8
 8000b6a:	f003 0307 	and.w	r3, r3, #7
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b083      	sub	sp, #12
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	db0b      	blt.n	8000ba6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b8e:	79fb      	ldrb	r3, [r7, #7]
 8000b90:	f003 021f 	and.w	r2, r3, #31
 8000b94:	4907      	ldr	r1, [pc, #28]	@ (8000bb4 <__NVIC_EnableIRQ+0x38>)
 8000b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9a:	095b      	lsrs	r3, r3, #5
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000ba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ba6:	bf00      	nop
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	e000e100 	.word	0xe000e100

08000bb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	6039      	str	r1, [r7, #0]
 8000bc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	db0a      	blt.n	8000be2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	b2da      	uxtb	r2, r3
 8000bd0:	490c      	ldr	r1, [pc, #48]	@ (8000c04 <__NVIC_SetPriority+0x4c>)
 8000bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd6:	0112      	lsls	r2, r2, #4
 8000bd8:	b2d2      	uxtb	r2, r2
 8000bda:	440b      	add	r3, r1
 8000bdc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000be0:	e00a      	b.n	8000bf8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	b2da      	uxtb	r2, r3
 8000be6:	4908      	ldr	r1, [pc, #32]	@ (8000c08 <__NVIC_SetPriority+0x50>)
 8000be8:	79fb      	ldrb	r3, [r7, #7]
 8000bea:	f003 030f 	and.w	r3, r3, #15
 8000bee:	3b04      	subs	r3, #4
 8000bf0:	0112      	lsls	r2, r2, #4
 8000bf2:	b2d2      	uxtb	r2, r2
 8000bf4:	440b      	add	r3, r1
 8000bf6:	761a      	strb	r2, [r3, #24]
}
 8000bf8:	bf00      	nop
 8000bfa:	370c      	adds	r7, #12
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	e000e100 	.word	0xe000e100
 8000c08:	e000ed00 	.word	0xe000ed00

08000c0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b089      	sub	sp, #36	@ 0x24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f003 0307 	and.w	r3, r3, #7
 8000c1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c20:	69fb      	ldr	r3, [r7, #28]
 8000c22:	f1c3 0307 	rsb	r3, r3, #7
 8000c26:	2b04      	cmp	r3, #4
 8000c28:	bf28      	it	cs
 8000c2a:	2304      	movcs	r3, #4
 8000c2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	3304      	adds	r3, #4
 8000c32:	2b06      	cmp	r3, #6
 8000c34:	d902      	bls.n	8000c3c <NVIC_EncodePriority+0x30>
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	3b03      	subs	r3, #3
 8000c3a:	e000      	b.n	8000c3e <NVIC_EncodePriority+0x32>
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c40:	f04f 32ff 	mov.w	r2, #4294967295
 8000c44:	69bb      	ldr	r3, [r7, #24]
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	43da      	mvns	r2, r3
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	401a      	ands	r2, r3
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c54:	f04f 31ff 	mov.w	r1, #4294967295
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5e:	43d9      	mvns	r1, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	4313      	orrs	r3, r2
         );
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3724      	adds	r7, #36	@ 0x24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c70:	4770      	bx	lr

08000c72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c72:	b580      	push	{r7, lr}
 8000c74:	b082      	sub	sp, #8
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff ff4c 	bl	8000b18 <__NVIC_SetPriorityGrouping>
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	4603      	mov	r3, r0
 8000c90:	60b9      	str	r1, [r7, #8]
 8000c92:	607a      	str	r2, [r7, #4]
 8000c94:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c96:	f7ff ff63 	bl	8000b60 <__NVIC_GetPriorityGrouping>
 8000c9a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c9c:	687a      	ldr	r2, [r7, #4]
 8000c9e:	68b9      	ldr	r1, [r7, #8]
 8000ca0:	6978      	ldr	r0, [r7, #20]
 8000ca2:	f7ff ffb3 	bl	8000c0c <NVIC_EncodePriority>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cac:	4611      	mov	r1, r2
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f7ff ff82 	bl	8000bb8 <__NVIC_SetPriority>
}
 8000cb4:	bf00      	nop
 8000cb6:	3718      	adds	r7, #24
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff ff56 	bl	8000b7c <__NVIC_EnableIRQ>
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b083      	sub	sp, #12
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	3b01      	subs	r3, #1
 8000ce4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ce8:	d301      	bcc.n	8000cee <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000cea:	2301      	movs	r3, #1
 8000cec:	e00d      	b.n	8000d0a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000cee:	4a0a      	ldr	r2, [pc, #40]	@ (8000d18 <HAL_SYSTICK_Config+0x40>)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	3b01      	subs	r3, #1
 8000cf4:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000cf6:	4b08      	ldr	r3, [pc, #32]	@ (8000d18 <HAL_SYSTICK_Config+0x40>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000cfc:	4b06      	ldr	r3, [pc, #24]	@ (8000d18 <HAL_SYSTICK_Config+0x40>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a05      	ldr	r2, [pc, #20]	@ (8000d18 <HAL_SYSTICK_Config+0x40>)
 8000d02:	f043 0303 	orr.w	r3, r3, #3
 8000d06:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	e000e010 	.word	0xe000e010

08000d1c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2b04      	cmp	r3, #4
 8000d28:	d844      	bhi.n	8000db4 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8000d30 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d30:	08000d53 	.word	0x08000d53
 8000d34:	08000d71 	.word	0x08000d71
 8000d38:	08000d93 	.word	0x08000d93
 8000d3c:	08000db5 	.word	0x08000db5
 8000d40:	08000d45 	.word	0x08000d45
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d44:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	4a1e      	ldr	r2, [pc, #120]	@ (8000dc4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d4a:	f043 0304 	orr.w	r3, r3, #4
 8000d4e:	6013      	str	r3, [r2, #0]
      break;
 8000d50:	e031      	b.n	8000db6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d52:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a1b      	ldr	r2, [pc, #108]	@ (8000dc4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d58:	f023 0304 	bic.w	r3, r3, #4
 8000d5c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8000d5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d64:	4a18      	ldr	r2, [pc, #96]	@ (8000dc8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d66:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d6e:	e022      	b.n	8000db6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d70:	4b14      	ldr	r3, [pc, #80]	@ (8000dc4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a13      	ldr	r2, [pc, #76]	@ (8000dc4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d76:	f023 0304 	bic.w	r3, r3, #4
 8000d7a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8000d7c:	4b12      	ldr	r3, [pc, #72]	@ (8000dc8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d82:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d86:	4a10      	ldr	r2, [pc, #64]	@ (8000dc8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d88:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d90:	e011      	b.n	8000db6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d92:	4b0c      	ldr	r3, [pc, #48]	@ (8000dc4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	4a0b      	ldr	r2, [pc, #44]	@ (8000dc4 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d98:	f023 0304 	bic.w	r3, r3, #4
 8000d9c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8000d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da4:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000da8:	4a07      	ldr	r2, [pc, #28]	@ (8000dc8 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000daa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000dae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000db2:	e000      	b.n	8000db6 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000db4:	bf00      	nop
  }
}
 8000db6:	bf00      	nop
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	e000e010 	.word	0xe000e010
 8000dc8:	46020c00 	.word	0x46020c00

08000dcc <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000dd2:	4b19      	ldr	r3, [pc, #100]	@ (8000e38 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f003 0304 	and.w	r3, r3, #4
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d002      	beq.n	8000de4 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000dde:	2304      	movs	r3, #4
 8000de0:	607b      	str	r3, [r7, #4]
 8000de2:	e021      	b.n	8000e28 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8000de4:	4b15      	ldr	r3, [pc, #84]	@ (8000e3c <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8000de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dea:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000dee:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000df6:	d011      	beq.n	8000e1c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000dfe:	d810      	bhi.n	8000e22 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d004      	beq.n	8000e10 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000e0c:	d003      	beq.n	8000e16 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000e0e:	e008      	b.n	8000e22 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000e10:	2300      	movs	r3, #0
 8000e12:	607b      	str	r3, [r7, #4]
        break;
 8000e14:	e008      	b.n	8000e28 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000e16:	2301      	movs	r3, #1
 8000e18:	607b      	str	r3, [r7, #4]
        break;
 8000e1a:	e005      	b.n	8000e28 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	607b      	str	r3, [r7, #4]
        break;
 8000e20:	e002      	b.n	8000e28 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000e22:	2300      	movs	r3, #0
 8000e24:	607b      	str	r3, [r7, #4]
        break;
 8000e26:	bf00      	nop
    }
  }
  return systick_source;
 8000e28:	687b      	ldr	r3, [r7, #4]
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	370c      	adds	r7, #12
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	e000e010 	.word	0xe000e010
 8000e3c:	46020c00 	.word	0x46020c00

08000e40 <HAL_PWR_EnableBkUpAccess>:
  * @note   After a system reset, the backup domain is protected against
  *         possible unwanted write accesses.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8000e44:	4b05      	ldr	r3, [pc, #20]	@ (8000e5c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e48:	4a04      	ldr	r2, [pc, #16]	@ (8000e5c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000e4a:	f043 0301 	orr.w	r3, r3, #1
 8000e4e:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	46020800 	.word	0x46020800

08000e60 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8000e68:	4b39      	ldr	r3, [pc, #228]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000e70:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8000e72:	68ba      	ldr	r2, [r7, #8]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	429a      	cmp	r2, r3
 8000e78:	d10b      	bne.n	8000e92 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e80:	d905      	bls.n	8000e8e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8000e82:	4b33      	ldr	r3, [pc, #204]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000e84:	68db      	ldr	r3, [r3, #12]
 8000e86:	4a32      	ldr	r2, [pc, #200]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000e88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e8c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	e057      	b.n	8000f42 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e98:	d90a      	bls.n	8000eb0 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8000e9a:	4b2d      	ldr	r3, [pc, #180]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	4a2a      	ldr	r2, [pc, #168]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ea8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000eac:	60d3      	str	r3, [r2, #12]
 8000eae:	e007      	b.n	8000ec0 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8000eb0:	4b27      	ldr	r3, [pc, #156]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000eb2:	68db      	ldr	r3, [r3, #12]
 8000eb4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8000eb8:	4925      	ldr	r1, [pc, #148]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000ec0:	4b24      	ldr	r3, [pc, #144]	@ (8000f54 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a24      	ldr	r2, [pc, #144]	@ (8000f58 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8000eca:	099b      	lsrs	r3, r3, #6
 8000ecc:	2232      	movs	r2, #50	@ 0x32
 8000ece:	fb02 f303 	mul.w	r3, r2, r3
 8000ed2:	4a21      	ldr	r2, [pc, #132]	@ (8000f58 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ed8:	099b      	lsrs	r3, r3, #6
 8000eda:	3301      	adds	r3, #1
 8000edc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000ede:	e002      	b.n	8000ee6 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	3b01      	subs	r3, #1
 8000ee4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8000ee6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000ee8:	68db      	ldr	r3, [r3, #12]
 8000eea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d102      	bne.n	8000ef8 <HAL_PWREx_ControlVoltageScaling+0x98>
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d1f3      	bne.n	8000ee0 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d01b      	beq.n	8000f36 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8000efe:	4b15      	ldr	r3, [pc, #84]	@ (8000f54 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a15      	ldr	r2, [pc, #84]	@ (8000f58 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000f04:	fba2 2303 	umull	r2, r3, r2, r3
 8000f08:	099b      	lsrs	r3, r3, #6
 8000f0a:	2232      	movs	r2, #50	@ 0x32
 8000f0c:	fb02 f303 	mul.w	r3, r2, r3
 8000f10:	4a11      	ldr	r2, [pc, #68]	@ (8000f58 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8000f12:	fba2 2303 	umull	r2, r3, r2, r3
 8000f16:	099b      	lsrs	r3, r3, #6
 8000f18:	3301      	adds	r3, #1
 8000f1a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000f1c:	e002      	b.n	8000f24 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	3b01      	subs	r3, #1
 8000f22:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8000f24:	4b0a      	ldr	r3, [pc, #40]	@ (8000f50 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8000f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d102      	bne.n	8000f36 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d1f3      	bne.n	8000f1e <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d101      	bne.n	8000f40 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	e000      	b.n	8000f42 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8000f40:	2300      	movs	r3, #0
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3714      	adds	r7, #20
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	46020800 	.word	0x46020800
 8000f54:	20000000 	.word	0x20000000
 8000f58:	10624dd3 	.word	0x10624dd3

08000f5c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8000f60:	4b04      	ldr	r3, [pc, #16]	@ (8000f74 <HAL_PWREx_GetVoltageRange+0x18>)
 8000f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	46020800 	.word	0x46020800

08000f78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08e      	sub	sp, #56	@ 0x38
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8000f80:	2300      	movs	r3, #0
 8000f82:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d102      	bne.n	8000f92 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	f000 bec8 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f92:	4b99      	ldr	r3, [pc, #612]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8000f94:	69db      	ldr	r3, [r3, #28]
 8000f96:	f003 030c 	and.w	r3, r3, #12
 8000f9a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f9c:	4b96      	ldr	r3, [pc, #600]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8000f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fa0:	f003 0303 	and.w	r3, r3, #3
 8000fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	f003 0310 	and.w	r3, r3, #16
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	f000 816c 	beq.w	800128c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8000fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d007      	beq.n	8000fca <HAL_RCC_OscConfig+0x52>
 8000fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fbc:	2b0c      	cmp	r3, #12
 8000fbe:	f040 80de 	bne.w	800117e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	f040 80da 	bne.w	800117e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	69db      	ldr	r3, [r3, #28]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d102      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	f000 bea5 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fdc:	4b86      	ldr	r3, [pc, #536]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8000fde:	689b      	ldr	r3, [r3, #8]
 8000fe0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d004      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x7a>
 8000fe8:	4b83      	ldr	r3, [pc, #524]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8000ff0:	e005      	b.n	8000ffe <HAL_RCC_OscConfig+0x86>
 8000ff2:	4b81      	ldr	r3, [pc, #516]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8000ff4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ff8:	041b      	lsls	r3, r3, #16
 8000ffa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d255      	bcs.n	80010ae <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001004:	2b00      	cmp	r3, #0
 8001006:	d10a      	bne.n	800101e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100c:	4618      	mov	r0, r3
 800100e:	f001 f9a1 	bl	8002354 <RCC_SetFlashLatencyFromMSIRange>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8001018:	2301      	movs	r3, #1
 800101a:	f000 be82 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800101e:	4b76      	ldr	r3, [pc, #472]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	4a75      	ldr	r2, [pc, #468]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001024:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001028:	6093      	str	r3, [r2, #8]
 800102a:	4b73      	ldr	r3, [pc, #460]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 800102c:	689b      	ldr	r3, [r3, #8]
 800102e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001036:	4970      	ldr	r1, [pc, #448]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001038:	4313      	orrs	r3, r2
 800103a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001040:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001044:	d309      	bcc.n	800105a <HAL_RCC_OscConfig+0xe2>
 8001046:	4b6c      	ldr	r3, [pc, #432]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	f023 021f 	bic.w	r2, r3, #31
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6a1b      	ldr	r3, [r3, #32]
 8001052:	4969      	ldr	r1, [pc, #420]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001054:	4313      	orrs	r3, r2
 8001056:	60cb      	str	r3, [r1, #12]
 8001058:	e07e      	b.n	8001158 <HAL_RCC_OscConfig+0x1e0>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800105e:	2b00      	cmp	r3, #0
 8001060:	da0a      	bge.n	8001078 <HAL_RCC_OscConfig+0x100>
 8001062:	4b65      	ldr	r3, [pc, #404]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	6a1b      	ldr	r3, [r3, #32]
 800106e:	015b      	lsls	r3, r3, #5
 8001070:	4961      	ldr	r1, [pc, #388]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001072:	4313      	orrs	r3, r2
 8001074:	60cb      	str	r3, [r1, #12]
 8001076:	e06f      	b.n	8001158 <HAL_RCC_OscConfig+0x1e0>
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800107c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001080:	d30a      	bcc.n	8001098 <HAL_RCC_OscConfig+0x120>
 8001082:	4b5d      	ldr	r3, [pc, #372]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6a1b      	ldr	r3, [r3, #32]
 800108e:	029b      	lsls	r3, r3, #10
 8001090:	4959      	ldr	r1, [pc, #356]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001092:	4313      	orrs	r3, r2
 8001094:	60cb      	str	r3, [r1, #12]
 8001096:	e05f      	b.n	8001158 <HAL_RCC_OscConfig+0x1e0>
 8001098:	4b57      	ldr	r3, [pc, #348]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6a1b      	ldr	r3, [r3, #32]
 80010a4:	03db      	lsls	r3, r3, #15
 80010a6:	4954      	ldr	r1, [pc, #336]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80010a8:	4313      	orrs	r3, r2
 80010aa:	60cb      	str	r3, [r1, #12]
 80010ac:	e054      	b.n	8001158 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80010ae:	4b52      	ldr	r3, [pc, #328]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	4a51      	ldr	r2, [pc, #324]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80010b4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80010b8:	6093      	str	r3, [r2, #8]
 80010ba:	4b4f      	ldr	r3, [pc, #316]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80010bc:	689b      	ldr	r3, [r3, #8]
 80010be:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c6:	494c      	ldr	r1, [pc, #304]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80010c8:	4313      	orrs	r3, r2
 80010ca:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80010d4:	d309      	bcc.n	80010ea <HAL_RCC_OscConfig+0x172>
 80010d6:	4b48      	ldr	r3, [pc, #288]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	f023 021f 	bic.w	r2, r3, #31
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6a1b      	ldr	r3, [r3, #32]
 80010e2:	4945      	ldr	r1, [pc, #276]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80010e4:	4313      	orrs	r3, r2
 80010e6:	60cb      	str	r3, [r1, #12]
 80010e8:	e028      	b.n	800113c <HAL_RCC_OscConfig+0x1c4>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	da0a      	bge.n	8001108 <HAL_RCC_OscConfig+0x190>
 80010f2:	4b41      	ldr	r3, [pc, #260]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6a1b      	ldr	r3, [r3, #32]
 80010fe:	015b      	lsls	r3, r3, #5
 8001100:	493d      	ldr	r1, [pc, #244]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001102:	4313      	orrs	r3, r2
 8001104:	60cb      	str	r3, [r1, #12]
 8001106:	e019      	b.n	800113c <HAL_RCC_OscConfig+0x1c4>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800110c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001110:	d30a      	bcc.n	8001128 <HAL_RCC_OscConfig+0x1b0>
 8001112:	4b39      	ldr	r3, [pc, #228]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6a1b      	ldr	r3, [r3, #32]
 800111e:	029b      	lsls	r3, r3, #10
 8001120:	4935      	ldr	r1, [pc, #212]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001122:	4313      	orrs	r3, r2
 8001124:	60cb      	str	r3, [r1, #12]
 8001126:	e009      	b.n	800113c <HAL_RCC_OscConfig+0x1c4>
 8001128:	4b33      	ldr	r3, [pc, #204]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6a1b      	ldr	r3, [r3, #32]
 8001134:	03db      	lsls	r3, r3, #15
 8001136:	4930      	ldr	r1, [pc, #192]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001138:	4313      	orrs	r3, r2
 800113a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800113c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800113e:	2b00      	cmp	r3, #0
 8001140:	d10a      	bne.n	8001158 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001146:	4618      	mov	r0, r3
 8001148:	f001 f904 	bl	8002354 <RCC_SetFlashLatencyFromMSIRange>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d002      	beq.n	8001158 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
 8001154:	f000 bde5 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8001158:	f001 f8e2 	bl	8002320 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800115c:	4b27      	ldr	r3, [pc, #156]	@ (80011fc <HAL_RCC_OscConfig+0x284>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4618      	mov	r0, r3
 8001162:	f7ff fc43 	bl	80009ec <HAL_InitTick>
 8001166:	4603      	mov	r3, r0
 8001168:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 800116c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001170:	2b00      	cmp	r3, #0
 8001172:	f000 808a 	beq.w	800128a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8001176:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800117a:	f000 bdd2 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	69db      	ldr	r3, [r3, #28]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d066      	beq.n	8001254 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8001186:	4b1c      	ldr	r3, [pc, #112]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a1b      	ldr	r2, [pc, #108]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 800118c:	f043 0301 	orr.w	r3, r3, #1
 8001190:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001192:	f7ff fcb5 	bl	8000b00 <HAL_GetTick>
 8001196:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001198:	e009      	b.n	80011ae <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800119a:	f7ff fcb1 	bl	8000b00 <HAL_GetTick>
 800119e:	4602      	mov	r2, r0
 80011a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011a2:	1ad3      	subs	r3, r2, r3
 80011a4:	2b02      	cmp	r3, #2
 80011a6:	d902      	bls.n	80011ae <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80011a8:	2303      	movs	r3, #3
 80011aa:	f000 bdba 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80011ae:	4b12      	ldr	r3, [pc, #72]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0304 	and.w	r3, r3, #4
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d0ef      	beq.n	800119a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80011ba:	4b0f      	ldr	r3, [pc, #60]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	4a0e      	ldr	r2, [pc, #56]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80011c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80011c4:	6093      	str	r3, [r2, #8]
 80011c6:	4b0c      	ldr	r3, [pc, #48]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80011c8:	689b      	ldr	r3, [r3, #8]
 80011ca:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d2:	4909      	ldr	r1, [pc, #36]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80011d4:	4313      	orrs	r3, r2
 80011d6:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011dc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80011e0:	d30e      	bcc.n	8001200 <HAL_RCC_OscConfig+0x288>
 80011e2:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80011e4:	68db      	ldr	r3, [r3, #12]
 80011e6:	f023 021f 	bic.w	r2, r3, #31
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6a1b      	ldr	r3, [r3, #32]
 80011ee:	4902      	ldr	r1, [pc, #8]	@ (80011f8 <HAL_RCC_OscConfig+0x280>)
 80011f0:	4313      	orrs	r3, r2
 80011f2:	60cb      	str	r3, [r1, #12]
 80011f4:	e04a      	b.n	800128c <HAL_RCC_OscConfig+0x314>
 80011f6:	bf00      	nop
 80011f8:	46020c00 	.word	0x46020c00
 80011fc:	20000004 	.word	0x20000004
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001204:	2b00      	cmp	r3, #0
 8001206:	da0a      	bge.n	800121e <HAL_RCC_OscConfig+0x2a6>
 8001208:	4b98      	ldr	r3, [pc, #608]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6a1b      	ldr	r3, [r3, #32]
 8001214:	015b      	lsls	r3, r3, #5
 8001216:	4995      	ldr	r1, [pc, #596]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001218:	4313      	orrs	r3, r2
 800121a:	60cb      	str	r3, [r1, #12]
 800121c:	e036      	b.n	800128c <HAL_RCC_OscConfig+0x314>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001226:	d30a      	bcc.n	800123e <HAL_RCC_OscConfig+0x2c6>
 8001228:	4b90      	ldr	r3, [pc, #576]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6a1b      	ldr	r3, [r3, #32]
 8001234:	029b      	lsls	r3, r3, #10
 8001236:	498d      	ldr	r1, [pc, #564]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001238:	4313      	orrs	r3, r2
 800123a:	60cb      	str	r3, [r1, #12]
 800123c:	e026      	b.n	800128c <HAL_RCC_OscConfig+0x314>
 800123e:	4b8b      	ldr	r3, [pc, #556]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001240:	68db      	ldr	r3, [r3, #12]
 8001242:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6a1b      	ldr	r3, [r3, #32]
 800124a:	03db      	lsls	r3, r3, #15
 800124c:	4987      	ldr	r1, [pc, #540]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800124e:	4313      	orrs	r3, r2
 8001250:	60cb      	str	r3, [r1, #12]
 8001252:	e01b      	b.n	800128c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8001254:	4b85      	ldr	r3, [pc, #532]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a84      	ldr	r2, [pc, #528]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800125a:	f023 0301 	bic.w	r3, r3, #1
 800125e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001260:	f7ff fc4e 	bl	8000b00 <HAL_GetTick>
 8001264:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8001266:	e009      	b.n	800127c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001268:	f7ff fc4a 	bl	8000b00 <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d902      	bls.n	800127c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	f000 bd53 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800127c:	4b7b      	ldr	r3, [pc, #492]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f003 0304 	and.w	r3, r3, #4
 8001284:	2b00      	cmp	r3, #0
 8001286:	d1ef      	bne.n	8001268 <HAL_RCC_OscConfig+0x2f0>
 8001288:	e000      	b.n	800128c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800128a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f003 0301 	and.w	r3, r3, #1
 8001294:	2b00      	cmp	r3, #0
 8001296:	f000 808b 	beq.w	80013b0 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800129a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800129c:	2b08      	cmp	r3, #8
 800129e:	d005      	beq.n	80012ac <HAL_RCC_OscConfig+0x334>
 80012a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012a2:	2b0c      	cmp	r3, #12
 80012a4:	d109      	bne.n	80012ba <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80012a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80012a8:	2b03      	cmp	r3, #3
 80012aa:	d106      	bne.n	80012ba <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d17d      	bne.n	80013b0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	f000 bd34 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012c2:	d106      	bne.n	80012d2 <HAL_RCC_OscConfig+0x35a>
 80012c4:	4b69      	ldr	r3, [pc, #420]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a68      	ldr	r2, [pc, #416]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80012ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012ce:	6013      	str	r3, [r2, #0]
 80012d0:	e041      	b.n	8001356 <HAL_RCC_OscConfig+0x3de>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012da:	d112      	bne.n	8001302 <HAL_RCC_OscConfig+0x38a>
 80012dc:	4b63      	ldr	r3, [pc, #396]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a62      	ldr	r2, [pc, #392]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80012e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	4b60      	ldr	r3, [pc, #384]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a5f      	ldr	r2, [pc, #380]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80012ee:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80012f2:	6013      	str	r3, [r2, #0]
 80012f4:	4b5d      	ldr	r3, [pc, #372]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a5c      	ldr	r2, [pc, #368]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80012fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012fe:	6013      	str	r3, [r2, #0]
 8001300:	e029      	b.n	8001356 <HAL_RCC_OscConfig+0x3de>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800130a:	d112      	bne.n	8001332 <HAL_RCC_OscConfig+0x3ba>
 800130c:	4b57      	ldr	r3, [pc, #348]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a56      	ldr	r2, [pc, #344]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001312:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001316:	6013      	str	r3, [r2, #0]
 8001318:	4b54      	ldr	r3, [pc, #336]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a53      	ldr	r2, [pc, #332]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800131e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001322:	6013      	str	r3, [r2, #0]
 8001324:	4b51      	ldr	r3, [pc, #324]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a50      	ldr	r2, [pc, #320]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800132a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	e011      	b.n	8001356 <HAL_RCC_OscConfig+0x3de>
 8001332:	4b4e      	ldr	r3, [pc, #312]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a4d      	ldr	r2, [pc, #308]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001338:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800133c:	6013      	str	r3, [r2, #0]
 800133e:	4b4b      	ldr	r3, [pc, #300]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4a4a      	ldr	r2, [pc, #296]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001344:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001348:	6013      	str	r3, [r2, #0]
 800134a:	4b48      	ldr	r3, [pc, #288]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a47      	ldr	r2, [pc, #284]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001350:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001354:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d014      	beq.n	8001388 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800135e:	f7ff fbcf 	bl	8000b00 <HAL_GetTick>
 8001362:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001364:	e009      	b.n	800137a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001366:	f7ff fbcb 	bl	8000b00 <HAL_GetTick>
 800136a:	4602      	mov	r2, r0
 800136c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b64      	cmp	r3, #100	@ 0x64
 8001372:	d902      	bls.n	800137a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	f000 bcd4 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800137a:	4b3c      	ldr	r3, [pc, #240]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001382:	2b00      	cmp	r3, #0
 8001384:	d0ef      	beq.n	8001366 <HAL_RCC_OscConfig+0x3ee>
 8001386:	e013      	b.n	80013b0 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8001388:	f7ff fbba 	bl	8000b00 <HAL_GetTick>
 800138c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800138e:	e009      	b.n	80013a4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001390:	f7ff fbb6 	bl	8000b00 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b64      	cmp	r3, #100	@ 0x64
 800139c:	d902      	bls.n	80013a4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	f000 bcbf 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80013a4:	4b31      	ldr	r3, [pc, #196]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1ef      	bne.n	8001390 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0302 	and.w	r3, r3, #2
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d05f      	beq.n	800147c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80013bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013be:	2b04      	cmp	r3, #4
 80013c0:	d005      	beq.n	80013ce <HAL_RCC_OscConfig+0x456>
 80013c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013c4:	2b0c      	cmp	r3, #12
 80013c6:	d114      	bne.n	80013f2 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80013c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013ca:	2b02      	cmp	r3, #2
 80013cc:	d111      	bne.n	80013f2 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	68db      	ldr	r3, [r3, #12]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d102      	bne.n	80013dc <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
 80013d8:	f000 bca3 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80013dc:	4b23      	ldr	r3, [pc, #140]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80013de:	691b      	ldr	r3, [r3, #16]
 80013e0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	691b      	ldr	r3, [r3, #16]
 80013e8:	041b      	lsls	r3, r3, #16
 80013ea:	4920      	ldr	r1, [pc, #128]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80013ec:	4313      	orrs	r3, r2
 80013ee:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80013f0:	e044      	b.n	800147c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	68db      	ldr	r3, [r3, #12]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d024      	beq.n	8001444 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80013fa:	4b1c      	ldr	r3, [pc, #112]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a1b      	ldr	r2, [pc, #108]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001400:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001404:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001406:	f7ff fb7b 	bl	8000b00 <HAL_GetTick>
 800140a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800140c:	e009      	b.n	8001422 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800140e:	f7ff fb77 	bl	8000b00 <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d902      	bls.n	8001422 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800141c:	2303      	movs	r3, #3
 800141e:	f000 bc80 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001422:	4b12      	ldr	r3, [pc, #72]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800142a:	2b00      	cmp	r3, #0
 800142c:	d0ef      	beq.n	800140e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800142e:	4b0f      	ldr	r3, [pc, #60]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001430:	691b      	ldr	r3, [r3, #16]
 8001432:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	041b      	lsls	r3, r3, #16
 800143c:	490b      	ldr	r1, [pc, #44]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800143e:	4313      	orrs	r3, r2
 8001440:	610b      	str	r3, [r1, #16]
 8001442:	e01b      	b.n	800147c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8001444:	4b09      	ldr	r3, [pc, #36]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a08      	ldr	r2, [pc, #32]	@ (800146c <HAL_RCC_OscConfig+0x4f4>)
 800144a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800144e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001450:	f7ff fb56 	bl	8000b00 <HAL_GetTick>
 8001454:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001456:	e00b      	b.n	8001470 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001458:	f7ff fb52 	bl	8000b00 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d904      	bls.n	8001470 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	f000 bc5b 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
 800146c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001470:	4baf      	ldr	r3, [pc, #700]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001478:	2b00      	cmp	r3, #0
 800147a:	d1ed      	bne.n	8001458 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0308 	and.w	r3, r3, #8
 8001484:	2b00      	cmp	r3, #0
 8001486:	f000 80c8 	beq.w	800161a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800148a:	2300      	movs	r3, #0
 800148c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001490:	4ba7      	ldr	r3, [pc, #668]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 8001492:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001496:	f003 0304 	and.w	r3, r3, #4
 800149a:	2b00      	cmp	r3, #0
 800149c:	d111      	bne.n	80014c2 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800149e:	4ba4      	ldr	r3, [pc, #656]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80014a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014a4:	4aa2      	ldr	r2, [pc, #648]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80014a6:	f043 0304 	orr.w	r3, r3, #4
 80014aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80014ae:	4ba0      	ldr	r3, [pc, #640]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80014b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	617b      	str	r3, [r7, #20]
 80014ba:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80014bc:	2301      	movs	r3, #1
 80014be:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80014c2:	4b9c      	ldr	r3, [pc, #624]	@ (8001734 <HAL_RCC_OscConfig+0x7bc>)
 80014c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c6:	f003 0301 	and.w	r3, r3, #1
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d119      	bne.n	8001502 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80014ce:	4b99      	ldr	r3, [pc, #612]	@ (8001734 <HAL_RCC_OscConfig+0x7bc>)
 80014d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014d2:	4a98      	ldr	r2, [pc, #608]	@ (8001734 <HAL_RCC_OscConfig+0x7bc>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014da:	f7ff fb11 	bl	8000b00 <HAL_GetTick>
 80014de:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80014e0:	e009      	b.n	80014f6 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014e2:	f7ff fb0d 	bl	8000b00 <HAL_GetTick>
 80014e6:	4602      	mov	r2, r0
 80014e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d902      	bls.n	80014f6 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80014f0:	2303      	movs	r3, #3
 80014f2:	f000 bc16 	b.w	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80014f6:	4b8f      	ldr	r3, [pc, #572]	@ (8001734 <HAL_RCC_OscConfig+0x7bc>)
 80014f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014fa:	f003 0301 	and.w	r3, r3, #1
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d0ef      	beq.n	80014e2 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d05f      	beq.n	80015ca <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800150a:	4b89      	ldr	r3, [pc, #548]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 800150c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001510:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	699a      	ldr	r2, [r3, #24]
 8001516:	6a3b      	ldr	r3, [r7, #32]
 8001518:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800151c:	429a      	cmp	r2, r3
 800151e:	d037      	beq.n	8001590 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001520:	6a3b      	ldr	r3, [r7, #32]
 8001522:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d006      	beq.n	8001538 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800152a:	6a3b      	ldr	r3, [r7, #32]
 800152c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8001530:	2b00      	cmp	r3, #0
 8001532:	d101      	bne.n	8001538 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e3f4      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8001538:	6a3b      	ldr	r3, [r7, #32]
 800153a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d01b      	beq.n	800157a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8001542:	4b7b      	ldr	r3, [pc, #492]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 8001544:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001548:	4a79      	ldr	r2, [pc, #484]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 800154a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800154e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8001552:	f7ff fad5 	bl	8000b00 <HAL_GetTick>
 8001556:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001558:	e008      	b.n	800156c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800155a:	f7ff fad1 	bl	8000b00 <HAL_GetTick>
 800155e:	4602      	mov	r2, r0
 8001560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	2b05      	cmp	r3, #5
 8001566:	d901      	bls.n	800156c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e3da      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800156c:	4b70      	ldr	r3, [pc, #448]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 800156e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001572:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1ef      	bne.n	800155a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800157a:	4b6d      	ldr	r3, [pc, #436]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 800157c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001580:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	4969      	ldr	r1, [pc, #420]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 800158a:	4313      	orrs	r3, r2
 800158c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8001590:	4b67      	ldr	r3, [pc, #412]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 8001592:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001596:	4a66      	ldr	r2, [pc, #408]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 8001598:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800159c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80015a0:	f7ff faae 	bl	8000b00 <HAL_GetTick>
 80015a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80015a6:	e008      	b.n	80015ba <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015a8:	f7ff faaa 	bl	8000b00 <HAL_GetTick>
 80015ac:	4602      	mov	r2, r0
 80015ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b05      	cmp	r3, #5
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e3b3      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80015ba:	4b5d      	ldr	r3, [pc, #372]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80015bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d0ef      	beq.n	80015a8 <HAL_RCC_OscConfig+0x630>
 80015c8:	e01b      	b.n	8001602 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80015ca:	4b59      	ldr	r3, [pc, #356]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80015cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015d0:	4a57      	ldr	r2, [pc, #348]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80015d2:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80015d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80015da:	f7ff fa91 	bl	8000b00 <HAL_GetTick>
 80015de:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80015e0:	e008      	b.n	80015f4 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015e2:	f7ff fa8d 	bl	8000b00 <HAL_GetTick>
 80015e6:	4602      	mov	r2, r0
 80015e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	2b05      	cmp	r3, #5
 80015ee:	d901      	bls.n	80015f4 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	e396      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80015f4:	4b4e      	ldr	r3, [pc, #312]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80015f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80015fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d1ef      	bne.n	80015e2 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001602:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001606:	2b01      	cmp	r3, #1
 8001608:	d107      	bne.n	800161a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800160a:	4b49      	ldr	r3, [pc, #292]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 800160c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001610:	4a47      	ldr	r2, [pc, #284]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 8001612:	f023 0304 	bic.w	r3, r3, #4
 8001616:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0304 	and.w	r3, r3, #4
 8001622:	2b00      	cmp	r3, #0
 8001624:	f000 8111 	beq.w	800184a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8001628:	2300      	movs	r3, #0
 800162a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800162e:	4b40      	ldr	r3, [pc, #256]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 8001630:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001634:	f003 0304 	and.w	r3, r3, #4
 8001638:	2b00      	cmp	r3, #0
 800163a:	d111      	bne.n	8001660 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800163c:	4b3c      	ldr	r3, [pc, #240]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 800163e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001642:	4a3b      	ldr	r2, [pc, #236]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 8001644:	f043 0304 	orr.w	r3, r3, #4
 8001648:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800164c:	4b38      	ldr	r3, [pc, #224]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 800164e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001652:	f003 0304 	and.w	r3, r3, #4
 8001656:	613b      	str	r3, [r7, #16]
 8001658:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800165a:	2301      	movs	r3, #1
 800165c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001660:	4b34      	ldr	r3, [pc, #208]	@ (8001734 <HAL_RCC_OscConfig+0x7bc>)
 8001662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001664:	f003 0301 	and.w	r3, r3, #1
 8001668:	2b00      	cmp	r3, #0
 800166a:	d118      	bne.n	800169e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800166c:	4b31      	ldr	r3, [pc, #196]	@ (8001734 <HAL_RCC_OscConfig+0x7bc>)
 800166e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001670:	4a30      	ldr	r2, [pc, #192]	@ (8001734 <HAL_RCC_OscConfig+0x7bc>)
 8001672:	f043 0301 	orr.w	r3, r3, #1
 8001676:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001678:	f7ff fa42 	bl	8000b00 <HAL_GetTick>
 800167c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800167e:	e008      	b.n	8001692 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001680:	f7ff fa3e 	bl	8000b00 <HAL_GetTick>
 8001684:	4602      	mov	r2, r0
 8001686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	2b02      	cmp	r3, #2
 800168c:	d901      	bls.n	8001692 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800168e:	2303      	movs	r3, #3
 8001690:	e347      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8001692:	4b28      	ldr	r3, [pc, #160]	@ (8001734 <HAL_RCC_OscConfig+0x7bc>)
 8001694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	2b00      	cmp	r3, #0
 800169c:	d0f0      	beq.n	8001680 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d01f      	beq.n	80016ea <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f003 0304 	and.w	r3, r3, #4
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d010      	beq.n	80016d8 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80016b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80016b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016bc:	4a1c      	ldr	r2, [pc, #112]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80016be:	f043 0304 	orr.w	r3, r3, #4
 80016c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80016c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80016c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016cc:	4a18      	ldr	r2, [pc, #96]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80016d6:	e018      	b.n	800170a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80016d8:	4b15      	ldr	r3, [pc, #84]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80016da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016de:	4a14      	ldr	r2, [pc, #80]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80016e0:	f043 0301 	orr.w	r3, r3, #1
 80016e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80016e8:	e00f      	b.n	800170a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80016ea:	4b11      	ldr	r3, [pc, #68]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80016ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80016f0:	4a0f      	ldr	r2, [pc, #60]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80016f2:	f023 0301 	bic.w	r3, r3, #1
 80016f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80016fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 80016fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001700:	4a0b      	ldr	r2, [pc, #44]	@ (8001730 <HAL_RCC_OscConfig+0x7b8>)
 8001702:	f023 0304 	bic.w	r3, r3, #4
 8001706:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d057      	beq.n	80017c2 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8001712:	f7ff f9f5 	bl	8000b00 <HAL_GetTick>
 8001716:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001718:	e00e      	b.n	8001738 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800171a:	f7ff f9f1 	bl	8000b00 <HAL_GetTick>
 800171e:	4602      	mov	r2, r0
 8001720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001728:	4293      	cmp	r3, r2
 800172a:	d905      	bls.n	8001738 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e2f8      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
 8001730:	46020c00 	.word	0x46020c00
 8001734:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001738:	4b9c      	ldr	r3, [pc, #624]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 800173a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d0e9      	beq.n	800171a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800174e:	2b00      	cmp	r3, #0
 8001750:	d01b      	beq.n	800178a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001752:	4b96      	ldr	r3, [pc, #600]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001754:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001758:	4a94      	ldr	r2, [pc, #592]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 800175a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800175e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001762:	e00a      	b.n	800177a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001764:	f7ff f9cc 	bl	8000b00 <HAL_GetTick>
 8001768:	4602      	mov	r2, r0
 800176a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001772:	4293      	cmp	r3, r2
 8001774:	d901      	bls.n	800177a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8001776:	2303      	movs	r3, #3
 8001778:	e2d3      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800177a:	4b8c      	ldr	r3, [pc, #560]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 800177c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001784:	2b00      	cmp	r3, #0
 8001786:	d0ed      	beq.n	8001764 <HAL_RCC_OscConfig+0x7ec>
 8001788:	e053      	b.n	8001832 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800178a:	4b88      	ldr	r3, [pc, #544]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 800178c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001790:	4a86      	ldr	r2, [pc, #536]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001792:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001796:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800179a:	e00a      	b.n	80017b2 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800179c:	f7ff f9b0 	bl	8000b00 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d901      	bls.n	80017b2 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80017ae:	2303      	movs	r3, #3
 80017b0:	e2b7      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80017b2:	4b7e      	ldr	r3, [pc, #504]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 80017b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d1ed      	bne.n	800179c <HAL_RCC_OscConfig+0x824>
 80017c0:	e037      	b.n	8001832 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80017c2:	f7ff f99d 	bl	8000b00 <HAL_GetTick>
 80017c6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017c8:	e00a      	b.n	80017e0 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ca:	f7ff f999 	bl	8000b00 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017d8:	4293      	cmp	r3, r2
 80017da:	d901      	bls.n	80017e0 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80017dc:	2303      	movs	r3, #3
 80017de:	e2a0      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017e0:	4b72      	ldr	r3, [pc, #456]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 80017e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d1ed      	bne.n	80017ca <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80017ee:	4b6f      	ldr	r3, [pc, #444]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 80017f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80017f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d01a      	beq.n	8001832 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80017fc:	4b6b      	ldr	r3, [pc, #428]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 80017fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001802:	4a6a      	ldr	r2, [pc, #424]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001804:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001808:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800180c:	e00a      	b.n	8001824 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800180e:	f7ff f977 	bl	8000b00 <HAL_GetTick>
 8001812:	4602      	mov	r2, r0
 8001814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800181c:	4293      	cmp	r3, r2
 800181e:	d901      	bls.n	8001824 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e27e      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001824:	4b61      	ldr	r3, [pc, #388]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001826:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800182a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800182e:	2b00      	cmp	r3, #0
 8001830:	d1ed      	bne.n	800180e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001832:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001836:	2b01      	cmp	r3, #1
 8001838:	d107      	bne.n	800184a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800183a:	4b5c      	ldr	r3, [pc, #368]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 800183c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001840:	4a5a      	ldr	r2, [pc, #360]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001842:	f023 0304 	bic.w	r3, r3, #4
 8001846:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0320 	and.w	r3, r3, #32
 8001852:	2b00      	cmp	r3, #0
 8001854:	d036      	beq.n	80018c4 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800185a:	2b00      	cmp	r3, #0
 800185c:	d019      	beq.n	8001892 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800185e:	4b53      	ldr	r3, [pc, #332]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a52      	ldr	r2, [pc, #328]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001864:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001868:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800186a:	f7ff f949 	bl	8000b00 <HAL_GetTick>
 800186e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001872:	f7ff f945 	bl	8000b00 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e24e      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8001884:	4b49      	ldr	r3, [pc, #292]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0f0      	beq.n	8001872 <HAL_RCC_OscConfig+0x8fa>
 8001890:	e018      	b.n	80018c4 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8001892:	4b46      	ldr	r3, [pc, #280]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4a45      	ldr	r2, [pc, #276]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001898:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800189c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800189e:	f7ff f92f 	bl	8000b00 <HAL_GetTick>
 80018a2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80018a4:	e008      	b.n	80018b8 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018a6:	f7ff f92b 	bl	8000b00 <HAL_GetTick>
 80018aa:	4602      	mov	r2, r0
 80018ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	2b02      	cmp	r3, #2
 80018b2:	d901      	bls.n	80018b8 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80018b4:	2303      	movs	r3, #3
 80018b6:	e234      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80018b8:	4b3c      	ldr	r3, [pc, #240]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d1f0      	bne.n	80018a6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d036      	beq.n	800193e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d019      	beq.n	800190c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80018d8:	4b34      	ldr	r3, [pc, #208]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a33      	ldr	r2, [pc, #204]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 80018de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018e2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80018e4:	f7ff f90c 	bl	8000b00 <HAL_GetTick>
 80018e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80018ea:	e008      	b.n	80018fe <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80018ec:	f7ff f908 	bl	8000b00 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e211      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80018fe:	4b2b      	ldr	r3, [pc, #172]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d0f0      	beq.n	80018ec <HAL_RCC_OscConfig+0x974>
 800190a:	e018      	b.n	800193e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800190c:	4b27      	ldr	r3, [pc, #156]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a26      	ldr	r2, [pc, #152]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001912:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001916:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001918:	f7ff f8f2 	bl	8000b00 <HAL_GetTick>
 800191c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8001920:	f7ff f8ee 	bl	8000b00 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e1f7      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8001932:	4b1e      	ldr	r3, [pc, #120]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1f0      	bne.n	8001920 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001946:	2b00      	cmp	r3, #0
 8001948:	d07f      	beq.n	8001a4a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800194e:	2b00      	cmp	r3, #0
 8001950:	d062      	beq.n	8001a18 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8001952:	4b16      	ldr	r3, [pc, #88]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	4a15      	ldr	r2, [pc, #84]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001958:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800195c:	6093      	str	r3, [r2, #8]
 800195e:	4b13      	ldr	r3, [pc, #76]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001960:	689b      	ldr	r3, [r3, #8]
 8001962:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196a:	4910      	ldr	r1, [pc, #64]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 800196c:	4313      	orrs	r3, r2
 800196e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001974:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8001978:	d309      	bcc.n	800198e <HAL_RCC_OscConfig+0xa16>
 800197a:	4b0c      	ldr	r3, [pc, #48]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 800197c:	68db      	ldr	r3, [r3, #12]
 800197e:	f023 021f 	bic.w	r2, r3, #31
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6a1b      	ldr	r3, [r3, #32]
 8001986:	4909      	ldr	r1, [pc, #36]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001988:	4313      	orrs	r3, r2
 800198a:	60cb      	str	r3, [r1, #12]
 800198c:	e02a      	b.n	80019e4 <HAL_RCC_OscConfig+0xa6c>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001992:	2b00      	cmp	r3, #0
 8001994:	da0c      	bge.n	80019b0 <HAL_RCC_OscConfig+0xa38>
 8001996:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 8001998:	68db      	ldr	r3, [r3, #12]
 800199a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	015b      	lsls	r3, r3, #5
 80019a4:	4901      	ldr	r1, [pc, #4]	@ (80019ac <HAL_RCC_OscConfig+0xa34>)
 80019a6:	4313      	orrs	r3, r2
 80019a8:	60cb      	str	r3, [r1, #12]
 80019aa:	e01b      	b.n	80019e4 <HAL_RCC_OscConfig+0xa6c>
 80019ac:	46020c00 	.word	0x46020c00
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019b8:	d30a      	bcc.n	80019d0 <HAL_RCC_OscConfig+0xa58>
 80019ba:	4ba1      	ldr	r3, [pc, #644]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6a1b      	ldr	r3, [r3, #32]
 80019c6:	029b      	lsls	r3, r3, #10
 80019c8:	499d      	ldr	r1, [pc, #628]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 80019ca:	4313      	orrs	r3, r2
 80019cc:	60cb      	str	r3, [r1, #12]
 80019ce:	e009      	b.n	80019e4 <HAL_RCC_OscConfig+0xa6c>
 80019d0:	4b9b      	ldr	r3, [pc, #620]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	03db      	lsls	r3, r3, #15
 80019de:	4998      	ldr	r1, [pc, #608]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 80019e0:	4313      	orrs	r3, r2
 80019e2:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80019e4:	4b96      	ldr	r3, [pc, #600]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a95      	ldr	r2, [pc, #596]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 80019ea:	f043 0310 	orr.w	r3, r3, #16
 80019ee:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80019f0:	f7ff f886 	bl	8000b00 <HAL_GetTick>
 80019f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80019f6:	e008      	b.n	8001a0a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80019f8:	f7ff f882 	bl	8000b00 <HAL_GetTick>
 80019fc:	4602      	mov	r2, r0
 80019fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d901      	bls.n	8001a0a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e18b      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8001a0a:	4b8d      	ldr	r3, [pc, #564]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0320 	and.w	r3, r3, #32
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d0f0      	beq.n	80019f8 <HAL_RCC_OscConfig+0xa80>
 8001a16:	e018      	b.n	8001a4a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8001a18:	4b89      	ldr	r3, [pc, #548]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a88      	ldr	r2, [pc, #544]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001a1e:	f023 0310 	bic.w	r3, r3, #16
 8001a22:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8001a24:	f7ff f86c 	bl	8000b00 <HAL_GetTick>
 8001a28:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8001a2c:	f7ff f868 	bl	8000b00 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b02      	cmp	r3, #2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e171      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8001a3e:	4b80      	ldr	r3, [pc, #512]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0320 	and.w	r3, r3, #32
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d1f0      	bne.n	8001a2c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	f000 8166 	beq.w	8001d20 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8001a54:	2300      	movs	r3, #0
 8001a56:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a5a:	4b79      	ldr	r3, [pc, #484]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	f003 030c 	and.w	r3, r3, #12
 8001a62:	2b0c      	cmp	r3, #12
 8001a64:	f000 80f2 	beq.w	8001c4c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a6c:	2b02      	cmp	r3, #2
 8001a6e:	f040 80c5 	bne.w	8001bfc <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001a72:	4b73      	ldr	r3, [pc, #460]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a72      	ldr	r2, [pc, #456]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001a78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a7c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001a7e:	f7ff f83f 	bl	8000b00 <HAL_GetTick>
 8001a82:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001a84:	e008      	b.n	8001a98 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a86:	f7ff f83b 	bl	8000b00 <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e144      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001a98:	4b69      	ldr	r3, [pc, #420]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1f0      	bne.n	8001a86 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001aa4:	4b66      	ldr	r3, [pc, #408]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001aa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d111      	bne.n	8001ad6 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8001ab2:	4b63      	ldr	r3, [pc, #396]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001ab4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ab8:	4a61      	ldr	r2, [pc, #388]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001aba:	f043 0304 	orr.w	r3, r3, #4
 8001abe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001ac2:	4b5f      	ldr	r3, [pc, #380]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ac8:	f003 0304 	and.w	r3, r3, #4
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8001ad0:	2301      	movs	r3, #1
 8001ad2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8001ad6:	4b5b      	ldr	r3, [pc, #364]	@ (8001c44 <HAL_RCC_OscConfig+0xccc>)
 8001ad8:	68db      	ldr	r3, [r3, #12]
 8001ada:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ade:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001ae2:	d102      	bne.n	8001aea <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001aea:	4b56      	ldr	r3, [pc, #344]	@ (8001c44 <HAL_RCC_OscConfig+0xccc>)
 8001aec:	68db      	ldr	r3, [r3, #12]
 8001aee:	4a55      	ldr	r2, [pc, #340]	@ (8001c44 <HAL_RCC_OscConfig+0xccc>)
 8001af0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001af4:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8001af6:	4b52      	ldr	r3, [pc, #328]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001afe:	f023 0303 	bic.w	r3, r3, #3
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001b06:	687a      	ldr	r2, [r7, #4]
 8001b08:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001b0a:	3a01      	subs	r2, #1
 8001b0c:	0212      	lsls	r2, r2, #8
 8001b0e:	4311      	orrs	r1, r2
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001b14:	430a      	orrs	r2, r1
 8001b16:	494a      	ldr	r1, [pc, #296]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	628b      	str	r3, [r1, #40]	@ 0x28
 8001b1c:	4b48      	ldr	r3, [pc, #288]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001b1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b20:	4b49      	ldr	r3, [pc, #292]	@ (8001c48 <HAL_RCC_OscConfig+0xcd0>)
 8001b22:	4013      	ands	r3, r2
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001b28:	3a01      	subs	r2, #1
 8001b2a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8001b2e:	687a      	ldr	r2, [r7, #4]
 8001b30:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001b32:	3a01      	subs	r2, #1
 8001b34:	0252      	lsls	r2, r2, #9
 8001b36:	b292      	uxth	r2, r2
 8001b38:	4311      	orrs	r1, r2
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001b3e:	3a01      	subs	r2, #1
 8001b40:	0412      	lsls	r2, r2, #16
 8001b42:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8001b46:	4311      	orrs	r1, r2
 8001b48:	687a      	ldr	r2, [r7, #4]
 8001b4a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001b4c:	3a01      	subs	r2, #1
 8001b4e:	0612      	lsls	r2, r2, #24
 8001b50:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8001b54:	430a      	orrs	r2, r1
 8001b56:	493a      	ldr	r1, [pc, #232]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8001b5c:	4b38      	ldr	r3, [pc, #224]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001b5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b60:	4a37      	ldr	r2, [pc, #220]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001b62:	f023 0310 	bic.w	r3, r3, #16
 8001b66:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b6c:	4a34      	ldr	r2, [pc, #208]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001b72:	4b33      	ldr	r3, [pc, #204]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b76:	4a32      	ldr	r2, [pc, #200]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001b78:	f043 0310 	orr.w	r3, r3, #16
 8001b7c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8001b7e:	4b30      	ldr	r3, [pc, #192]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b82:	f023 020c 	bic.w	r2, r3, #12
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8a:	492d      	ldr	r1, [pc, #180]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8001b90:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d105      	bne.n	8001ba4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8001b98:	4b2a      	ldr	r3, [pc, #168]	@ (8001c44 <HAL_RCC_OscConfig+0xccc>)
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	4a29      	ldr	r2, [pc, #164]	@ (8001c44 <HAL_RCC_OscConfig+0xccc>)
 8001b9e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ba2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8001ba4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d107      	bne.n	8001bbc <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8001bac:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001bae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001bb2:	4a23      	ldr	r2, [pc, #140]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001bb4:	f023 0304 	bic.w	r3, r3, #4
 8001bb8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8001bbc:	4b20      	ldr	r3, [pc, #128]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001bc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001bc6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001bc8:	f7fe ff9a 	bl	8000b00 <HAL_GetTick>
 8001bcc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bd0:	f7fe ff96 	bl	8000b00 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e09f      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001be2:	4b17      	ldr	r3, [pc, #92]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d0f0      	beq.n	8001bd0 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001bee:	4b14      	ldr	r3, [pc, #80]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf2:	4a13      	ldr	r2, [pc, #76]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001bf4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bf8:	6293      	str	r3, [r2, #40]	@ 0x28
 8001bfa:	e091      	b.n	8001d20 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8001bfc:	4b10      	ldr	r3, [pc, #64]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a0f      	ldr	r2, [pc, #60]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001c02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c06:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8001c08:	f7fe ff7a 	bl	8000b00 <HAL_GetTick>
 8001c0c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c10:	f7fe ff76 	bl	8000b00 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e07f      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8001c22:	4b07      	ldr	r3, [pc, #28]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1f0      	bne.n	8001c10 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8001c2e:	4b04      	ldr	r3, [pc, #16]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001c30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c32:	4a03      	ldr	r2, [pc, #12]	@ (8001c40 <HAL_RCC_OscConfig+0xcc8>)
 8001c34:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8001c38:	f023 0303 	bic.w	r3, r3, #3
 8001c3c:	6293      	str	r3, [r2, #40]	@ 0x28
 8001c3e:	e06f      	b.n	8001d20 <HAL_RCC_OscConfig+0xda8>
 8001c40:	46020c00 	.word	0x46020c00
 8001c44:	46020800 	.word	0x46020800
 8001c48:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8001c4c:	4b37      	ldr	r3, [pc, #220]	@ (8001d2c <HAL_RCC_OscConfig+0xdb4>)
 8001c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c50:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001c52:	4b36      	ldr	r3, [pc, #216]	@ (8001d2c <HAL_RCC_OscConfig+0xdb4>)
 8001c54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c56:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d039      	beq.n	8001cd4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	f003 0203 	and.w	r2, r3, #3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d132      	bne.n	8001cd4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001c6e:	69fb      	ldr	r3, [r7, #28]
 8001c70:	0a1b      	lsrs	r3, r3, #8
 8001c72:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d129      	bne.n	8001cd4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d122      	bne.n	8001cd4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001c8e:	69bb      	ldr	r3, [r7, #24]
 8001c90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c98:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d11a      	bne.n	8001cd4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	0a5b      	lsrs	r3, r3, #9
 8001ca2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001caa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d111      	bne.n	8001cd4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001cb0:	69bb      	ldr	r3, [r7, #24]
 8001cb2:	0c1b      	lsrs	r3, r3, #16
 8001cb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001cbc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d108      	bne.n	8001cd4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001cc2:	69bb      	ldr	r3, [r7, #24]
 8001cc4:	0e1b      	lsrs	r3, r3, #24
 8001cc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cce:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d001      	beq.n	8001cd8 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8001cd4:	2301      	movs	r3, #1
 8001cd6:	e024      	b.n	8001d22 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001cd8:	4b14      	ldr	r3, [pc, #80]	@ (8001d2c <HAL_RCC_OscConfig+0xdb4>)
 8001cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cdc:	08db      	lsrs	r3, r3, #3
 8001cde:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d01a      	beq.n	8001d20 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8001cea:	4b10      	ldr	r3, [pc, #64]	@ (8001d2c <HAL_RCC_OscConfig+0xdb4>)
 8001cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cee:	4a0f      	ldr	r2, [pc, #60]	@ (8001d2c <HAL_RCC_OscConfig+0xdb4>)
 8001cf0:	f023 0310 	bic.w	r3, r3, #16
 8001cf4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf6:	f7fe ff03 	bl	8000b00 <HAL_GetTick>
 8001cfa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8001cfc:	bf00      	nop
 8001cfe:	f7fe feff 	bl	8000b00 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d0f9      	beq.n	8001cfe <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d0e:	4a07      	ldr	r2, [pc, #28]	@ (8001d2c <HAL_RCC_OscConfig+0xdb4>)
 8001d10:	00db      	lsls	r3, r3, #3
 8001d12:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8001d14:	4b05      	ldr	r3, [pc, #20]	@ (8001d2c <HAL_RCC_OscConfig+0xdb4>)
 8001d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d18:	4a04      	ldr	r2, [pc, #16]	@ (8001d2c <HAL_RCC_OscConfig+0xdb4>)
 8001d1a:	f043 0310 	orr.w	r3, r3, #16
 8001d1e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3738      	adds	r7, #56	@ 0x38
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	46020c00 	.word	0x46020c00

08001d30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d101      	bne.n	8001d44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e1d9      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d44:	4b9b      	ldr	r3, [pc, #620]	@ (8001fb4 <HAL_RCC_ClockConfig+0x284>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 030f 	and.w	r3, r3, #15
 8001d4c:	683a      	ldr	r2, [r7, #0]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d910      	bls.n	8001d74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d52:	4b98      	ldr	r3, [pc, #608]	@ (8001fb4 <HAL_RCC_ClockConfig+0x284>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f023 020f 	bic.w	r2, r3, #15
 8001d5a:	4996      	ldr	r1, [pc, #600]	@ (8001fb4 <HAL_RCC_ClockConfig+0x284>)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d62:	4b94      	ldr	r3, [pc, #592]	@ (8001fb4 <HAL_RCC_ClockConfig+0x284>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 030f 	and.w	r3, r3, #15
 8001d6a:	683a      	ldr	r2, [r7, #0]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	d001      	beq.n	8001d74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e1c1      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f003 0310 	and.w	r3, r3, #16
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d010      	beq.n	8001da2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	695a      	ldr	r2, [r3, #20]
 8001d84:	4b8c      	ldr	r3, [pc, #560]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d908      	bls.n	8001da2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8001d90:	4b89      	ldr	r3, [pc, #548]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001d92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d94:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	695b      	ldr	r3, [r3, #20]
 8001d9c:	4986      	ldr	r1, [pc, #536]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0308 	and.w	r3, r3, #8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d012      	beq.n	8001dd4 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	691a      	ldr	r2, [r3, #16]
 8001db2:	4b81      	ldr	r3, [pc, #516]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001db4:	6a1b      	ldr	r3, [r3, #32]
 8001db6:	091b      	lsrs	r3, r3, #4
 8001db8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d909      	bls.n	8001dd4 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8001dc0:	4b7d      	ldr	r3, [pc, #500]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	011b      	lsls	r3, r3, #4
 8001dce:	497a      	ldr	r1, [pc, #488]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d010      	beq.n	8001e02 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	68da      	ldr	r2, [r3, #12]
 8001de4:	4b74      	ldr	r3, [pc, #464]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001de6:	6a1b      	ldr	r3, [r3, #32]
 8001de8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d908      	bls.n	8001e02 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8001df0:	4b71      	ldr	r3, [pc, #452]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001df2:	6a1b      	ldr	r3, [r3, #32]
 8001df4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	496e      	ldr	r1, [pc, #440]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d010      	beq.n	8001e30 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689a      	ldr	r2, [r3, #8]
 8001e12:	4b69      	ldr	r3, [pc, #420]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001e14:	6a1b      	ldr	r3, [r3, #32]
 8001e16:	f003 030f 	and.w	r3, r3, #15
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d908      	bls.n	8001e30 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001e1e:	4b66      	ldr	r3, [pc, #408]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	f023 020f 	bic.w	r2, r3, #15
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	4963      	ldr	r1, [pc, #396]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	f000 80d2 	beq.w	8001fe2 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b03      	cmp	r3, #3
 8001e48:	d143      	bne.n	8001ed2 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e4a:	4b5b      	ldr	r3, [pc, #364]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001e4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e50:	f003 0304 	and.w	r3, r3, #4
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d110      	bne.n	8001e7a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001e58:	4b57      	ldr	r3, [pc, #348]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001e5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e5e:	4a56      	ldr	r2, [pc, #344]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001e60:	f043 0304 	orr.w	r3, r3, #4
 8001e64:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001e68:	4b53      	ldr	r3, [pc, #332]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001e6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001e6e:	f003 0304 	and.w	r3, r3, #4
 8001e72:	60bb      	str	r3, [r7, #8]
 8001e74:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8001e76:	2301      	movs	r3, #1
 8001e78:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8001e7a:	f7fe fe41 	bl	8000b00 <HAL_GetTick>
 8001e7e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8001e80:	4b4e      	ldr	r3, [pc, #312]	@ (8001fbc <HAL_RCC_ClockConfig+0x28c>)
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d00f      	beq.n	8001eac <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001e8c:	e008      	b.n	8001ea0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8001e8e:	f7fe fe37 	bl	8000b00 <HAL_GetTick>
 8001e92:	4602      	mov	r2, r0
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	1ad3      	subs	r3, r2, r3
 8001e98:	2b02      	cmp	r3, #2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e12b      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8001ea0:	4b46      	ldr	r3, [pc, #280]	@ (8001fbc <HAL_RCC_ClockConfig+0x28c>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d0f0      	beq.n	8001e8e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001eac:	7dfb      	ldrb	r3, [r7, #23]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d107      	bne.n	8001ec2 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001eb2:	4b41      	ldr	r3, [pc, #260]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001eb8:	4a3f      	ldr	r2, [pc, #252]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001eba:	f023 0304 	bic.w	r3, r3, #4
 8001ebe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001ec2:	4b3d      	ldr	r3, [pc, #244]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d121      	bne.n	8001f12 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e112      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d107      	bne.n	8001eea <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001eda:	4b37      	ldr	r3, [pc, #220]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d115      	bne.n	8001f12 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e106      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d107      	bne.n	8001f02 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8001ef2:	4b31      	ldr	r3, [pc, #196]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0304 	and.w	r3, r3, #4
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d109      	bne.n	8001f12 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e0fa      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f02:	4b2d      	ldr	r3, [pc, #180]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d101      	bne.n	8001f12 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e0f2      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8001f12:	4b29      	ldr	r3, [pc, #164]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f023 0203 	bic.w	r2, r3, #3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	4926      	ldr	r1, [pc, #152]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8001f24:	f7fe fdec 	bl	8000b00 <HAL_GetTick>
 8001f28:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	2b03      	cmp	r3, #3
 8001f30:	d112      	bne.n	8001f58 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f32:	e00a      	b.n	8001f4a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f34:	f7fe fde4 	bl	8000b00 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e0d6      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001f4c:	69db      	ldr	r3, [r3, #28]
 8001f4e:	f003 030c 	and.w	r3, r3, #12
 8001f52:	2b0c      	cmp	r3, #12
 8001f54:	d1ee      	bne.n	8001f34 <HAL_RCC_ClockConfig+0x204>
 8001f56:	e044      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d112      	bne.n	8001f86 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f60:	e00a      	b.n	8001f78 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f62:	f7fe fdcd 	bl	8000b00 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d901      	bls.n	8001f78 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e0bf      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f78:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001f7a:	69db      	ldr	r3, [r3, #28]
 8001f7c:	f003 030c 	and.w	r3, r3, #12
 8001f80:	2b08      	cmp	r3, #8
 8001f82:	d1ee      	bne.n	8001f62 <HAL_RCC_ClockConfig+0x232>
 8001f84:	e02d      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d123      	bne.n	8001fd6 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f8e:	e00a      	b.n	8001fa6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f90:	f7fe fdb6 	bl	8000b00 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e0a8      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001fa6:	4b04      	ldr	r3, [pc, #16]	@ (8001fb8 <HAL_RCC_ClockConfig+0x288>)
 8001fa8:	69db      	ldr	r3, [r3, #28]
 8001faa:	f003 030c 	and.w	r3, r3, #12
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1ee      	bne.n	8001f90 <HAL_RCC_ClockConfig+0x260>
 8001fb2:	e016      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x2b2>
 8001fb4:	40022000 	.word	0x40022000
 8001fb8:	46020c00 	.word	0x46020c00
 8001fbc:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fc0:	f7fe fd9e 	bl	8000b00 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e090      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fd6:	4b4a      	ldr	r3, [pc, #296]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 8001fd8:	69db      	ldr	r3, [r3, #28]
 8001fda:	f003 030c 	and.w	r3, r3, #12
 8001fde:	2b04      	cmp	r3, #4
 8001fe0:	d1ee      	bne.n	8001fc0 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0302 	and.w	r3, r3, #2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d010      	beq.n	8002010 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689a      	ldr	r2, [r3, #8]
 8001ff2:	4b43      	ldr	r3, [pc, #268]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d208      	bcs.n	8002010 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8001ffe:	4b40      	ldr	r3, [pc, #256]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	f023 020f 	bic.w	r2, r3, #15
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	493d      	ldr	r1, [pc, #244]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 800200c:	4313      	orrs	r3, r2
 800200e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002010:	4b3c      	ldr	r3, [pc, #240]	@ (8002104 <HAL_RCC_ClockConfig+0x3d4>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 030f 	and.w	r3, r3, #15
 8002018:	683a      	ldr	r2, [r7, #0]
 800201a:	429a      	cmp	r2, r3
 800201c:	d210      	bcs.n	8002040 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201e:	4b39      	ldr	r3, [pc, #228]	@ (8002104 <HAL_RCC_ClockConfig+0x3d4>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f023 020f 	bic.w	r2, r3, #15
 8002026:	4937      	ldr	r1, [pc, #220]	@ (8002104 <HAL_RCC_ClockConfig+0x3d4>)
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	4313      	orrs	r3, r2
 800202c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800202e:	4b35      	ldr	r3, [pc, #212]	@ (8002104 <HAL_RCC_ClockConfig+0x3d4>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f003 030f 	and.w	r3, r3, #15
 8002036:	683a      	ldr	r2, [r7, #0]
 8002038:	429a      	cmp	r2, r3
 800203a:	d001      	beq.n	8002040 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e05b      	b.n	80020f8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f003 0304 	and.w	r3, r3, #4
 8002048:	2b00      	cmp	r3, #0
 800204a:	d010      	beq.n	800206e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68da      	ldr	r2, [r3, #12]
 8002050:	4b2b      	ldr	r3, [pc, #172]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 8002052:	6a1b      	ldr	r3, [r3, #32]
 8002054:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002058:	429a      	cmp	r2, r3
 800205a:	d208      	bcs.n	800206e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 800205c:	4b28      	ldr	r3, [pc, #160]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 800205e:	6a1b      	ldr	r3, [r3, #32]
 8002060:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	4925      	ldr	r1, [pc, #148]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 800206a:	4313      	orrs	r3, r2
 800206c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f003 0308 	and.w	r3, r3, #8
 8002076:	2b00      	cmp	r3, #0
 8002078:	d012      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	691a      	ldr	r2, [r3, #16]
 800207e:	4b20      	ldr	r3, [pc, #128]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 8002080:	6a1b      	ldr	r3, [r3, #32]
 8002082:	091b      	lsrs	r3, r3, #4
 8002084:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002088:	429a      	cmp	r2, r3
 800208a:	d209      	bcs.n	80020a0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 800208c:	4b1c      	ldr	r3, [pc, #112]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 800208e:	6a1b      	ldr	r3, [r3, #32]
 8002090:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	011b      	lsls	r3, r3, #4
 800209a:	4919      	ldr	r1, [pc, #100]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 800209c:	4313      	orrs	r3, r2
 800209e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0310 	and.w	r3, r3, #16
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d010      	beq.n	80020ce <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	695a      	ldr	r2, [r3, #20]
 80020b0:	4b13      	ldr	r3, [pc, #76]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 80020b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020b4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80020b8:	429a      	cmp	r2, r3
 80020ba:	d208      	bcs.n	80020ce <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80020bc:	4b10      	ldr	r3, [pc, #64]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	695b      	ldr	r3, [r3, #20]
 80020c8:	490d      	ldr	r1, [pc, #52]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80020ce:	f000 f821 	bl	8002114 <HAL_RCC_GetSysClockFreq>
 80020d2:	4602      	mov	r2, r0
 80020d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002100 <HAL_RCC_ClockConfig+0x3d0>)
 80020d6:	6a1b      	ldr	r3, [r3, #32]
 80020d8:	f003 030f 	and.w	r3, r3, #15
 80020dc:	490a      	ldr	r1, [pc, #40]	@ (8002108 <HAL_RCC_ClockConfig+0x3d8>)
 80020de:	5ccb      	ldrb	r3, [r1, r3]
 80020e0:	fa22 f303 	lsr.w	r3, r2, r3
 80020e4:	4a09      	ldr	r2, [pc, #36]	@ (800210c <HAL_RCC_ClockConfig+0x3dc>)
 80020e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80020e8:	4b09      	ldr	r3, [pc, #36]	@ (8002110 <HAL_RCC_ClockConfig+0x3e0>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe fc7d 	bl	80009ec <HAL_InitTick>
 80020f2:	4603      	mov	r3, r0
 80020f4:	73fb      	strb	r3, [r7, #15]

  return status;
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	3718      	adds	r7, #24
 80020fc:	46bd      	mov	sp, r7
 80020fe:	bd80      	pop	{r7, pc}
 8002100:	46020c00 	.word	0x46020c00
 8002104:	40022000 	.word	0x40022000
 8002108:	08003910 	.word	0x08003910
 800210c:	20000000 	.word	0x20000000
 8002110:	20000004 	.word	0x20000004

08002114 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002114:	b480      	push	{r7}
 8002116:	b08b      	sub	sp, #44	@ 0x2c
 8002118:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800211a:	2300      	movs	r3, #0
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800211e:	2300      	movs	r3, #0
 8002120:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002122:	4b78      	ldr	r3, [pc, #480]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002124:	69db      	ldr	r3, [r3, #28]
 8002126:	f003 030c 	and.w	r3, r3, #12
 800212a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800212c:	4b75      	ldr	r3, [pc, #468]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800212e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002130:	f003 0303 	and.w	r3, r3, #3
 8002134:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d005      	beq.n	8002148 <HAL_RCC_GetSysClockFreq+0x34>
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	2b0c      	cmp	r3, #12
 8002140:	d121      	bne.n	8002186 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d11e      	bne.n	8002186 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8002148:	4b6e      	ldr	r3, [pc, #440]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002150:	2b00      	cmp	r3, #0
 8002152:	d107      	bne.n	8002164 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8002154:	4b6b      	ldr	r3, [pc, #428]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002156:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800215a:	0b1b      	lsrs	r3, r3, #12
 800215c:	f003 030f 	and.w	r3, r3, #15
 8002160:	627b      	str	r3, [r7, #36]	@ 0x24
 8002162:	e005      	b.n	8002170 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8002164:	4b67      	ldr	r3, [pc, #412]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	0f1b      	lsrs	r3, r3, #28
 800216a:	f003 030f 	and.w	r3, r3, #15
 800216e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002170:	4a65      	ldr	r2, [pc, #404]	@ (8002308 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8002172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002174:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002178:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d110      	bne.n	80021a2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002182:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002184:	e00d      	b.n	80021a2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002186:	4b5f      	ldr	r3, [pc, #380]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	f003 030c 	and.w	r3, r3, #12
 800218e:	2b04      	cmp	r3, #4
 8002190:	d102      	bne.n	8002198 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002192:	4b5e      	ldr	r3, [pc, #376]	@ (800230c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8002194:	623b      	str	r3, [r7, #32]
 8002196:	e004      	b.n	80021a2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	2b08      	cmp	r3, #8
 800219c:	d101      	bne.n	80021a2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800219e:	4b5c      	ldr	r3, [pc, #368]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x1fc>)
 80021a0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	2b0c      	cmp	r3, #12
 80021a6:	f040 80a5 	bne.w	80022f4 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80021aa:	4b56      	ldr	r3, [pc, #344]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ae:	f003 0303 	and.w	r3, r3, #3
 80021b2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80021b4:	4b53      	ldr	r3, [pc, #332]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021b8:	0a1b      	lsrs	r3, r3, #8
 80021ba:	f003 030f 	and.w	r3, r3, #15
 80021be:	3301      	adds	r3, #1
 80021c0:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80021c2:	4b50      	ldr	r3, [pc, #320]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c6:	091b      	lsrs	r3, r3, #4
 80021c8:	f003 0301 	and.w	r3, r3, #1
 80021cc:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80021ce:	4b4d      	ldr	r3, [pc, #308]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80021d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80021d2:	08db      	lsrs	r3, r3, #3
 80021d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80021d8:	68ba      	ldr	r2, [r7, #8]
 80021da:	fb02 f303 	mul.w	r3, r2, r3
 80021de:	ee07 3a90 	vmov	s15, r3
 80021e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021e6:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	2b02      	cmp	r3, #2
 80021ee:	d003      	beq.n	80021f8 <HAL_RCC_GetSysClockFreq+0xe4>
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	2b03      	cmp	r3, #3
 80021f4:	d022      	beq.n	800223c <HAL_RCC_GetSysClockFreq+0x128>
 80021f6:	e043      	b.n	8002280 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	ee07 3a90 	vmov	s15, r3
 80021fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002202:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8002314 <HAL_RCC_GetSysClockFreq+0x200>
 8002206:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800220a:	4b3e      	ldr	r3, [pc, #248]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800220c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800220e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002212:	ee07 3a90 	vmov	s15, r3
 8002216:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800221a:	ed97 6a01 	vldr	s12, [r7, #4]
 800221e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8002318 <HAL_RCC_GetSysClockFreq+0x204>
 8002222:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002226:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800222a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800222e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002236:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800223a:	e046      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	ee07 3a90 	vmov	s15, r3
 8002242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002246:	eddf 6a35 	vldr	s13, [pc, #212]	@ 800231c <HAL_RCC_GetSysClockFreq+0x208>
 800224a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800224e:	4b2d      	ldr	r3, [pc, #180]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8002250:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002252:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002256:	ee07 3a90 	vmov	s15, r3
 800225a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800225e:	ed97 6a01 	vldr	s12, [r7, #4]
 8002262:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8002318 <HAL_RCC_GetSysClockFreq+0x204>
 8002266:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800226a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800226e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002272:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002276:	ee67 7a27 	vmul.f32	s15, s14, s15
 800227a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800227e:	e024      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002282:	ee07 3a90 	vmov	s15, r3
 8002286:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	ee07 3a90 	vmov	s15, r3
 8002290:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002294:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002298:	4b1a      	ldr	r3, [pc, #104]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800229a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800229c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022a0:	ee07 3a90 	vmov	s15, r3
 80022a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80022a8:	ed97 6a01 	vldr	s12, [r7, #4]
 80022ac:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8002318 <HAL_RCC_GetSysClockFreq+0x204>
 80022b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80022b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80022c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80022c8:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80022ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002304 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80022cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022ce:	0e1b      	lsrs	r3, r3, #24
 80022d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022d4:	3301      	adds	r3, #1
 80022d6:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	ee07 3a90 	vmov	s15, r3
 80022de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80022e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022ee:	ee17 3a90 	vmov	r3, s15
 80022f2:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80022f4:	6a3b      	ldr	r3, [r7, #32]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	372c      	adds	r7, #44	@ 0x2c
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	46020c00 	.word	0x46020c00
 8002308:	08003920 	.word	0x08003920
 800230c:	00f42400 	.word	0x00f42400
 8002310:	007a1200 	.word	0x007a1200
 8002314:	4b742400 	.word	0x4b742400
 8002318:	46000000 	.word	0x46000000
 800231c:	4af42400 	.word	0x4af42400

08002320 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002324:	f7ff fef6 	bl	8002114 <HAL_RCC_GetSysClockFreq>
 8002328:	4602      	mov	r2, r0
 800232a:	4b07      	ldr	r3, [pc, #28]	@ (8002348 <HAL_RCC_GetHCLKFreq+0x28>)
 800232c:	6a1b      	ldr	r3, [r3, #32]
 800232e:	f003 030f 	and.w	r3, r3, #15
 8002332:	4906      	ldr	r1, [pc, #24]	@ (800234c <HAL_RCC_GetHCLKFreq+0x2c>)
 8002334:	5ccb      	ldrb	r3, [r1, r3]
 8002336:	fa22 f303 	lsr.w	r3, r2, r3
 800233a:	4a05      	ldr	r2, [pc, #20]	@ (8002350 <HAL_RCC_GetHCLKFreq+0x30>)
 800233c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800233e:	4b04      	ldr	r3, [pc, #16]	@ (8002350 <HAL_RCC_GetHCLKFreq+0x30>)
 8002340:	681b      	ldr	r3, [r3, #0]
}
 8002342:	4618      	mov	r0, r3
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	46020c00 	.word	0x46020c00
 800234c:	08003910 	.word	0x08003910
 8002350:	20000000 	.word	0x20000000

08002354 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b086      	sub	sp, #24
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800235c:	4b3e      	ldr	r3, [pc, #248]	@ (8002458 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800235e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002362:	f003 0304 	and.w	r3, r3, #4
 8002366:	2b00      	cmp	r3, #0
 8002368:	d003      	beq.n	8002372 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800236a:	f7fe fdf7 	bl	8000f5c <HAL_PWREx_GetVoltageRange>
 800236e:	6178      	str	r0, [r7, #20]
 8002370:	e019      	b.n	80023a6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002372:	4b39      	ldr	r3, [pc, #228]	@ (8002458 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002374:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002378:	4a37      	ldr	r2, [pc, #220]	@ (8002458 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800237a:	f043 0304 	orr.w	r3, r3, #4
 800237e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002382:	4b35      	ldr	r3, [pc, #212]	@ (8002458 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002384:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002388:	f003 0304 	and.w	r3, r3, #4
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002390:	f7fe fde4 	bl	8000f5c <HAL_PWREx_GetVoltageRange>
 8002394:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002396:	4b30      	ldr	r3, [pc, #192]	@ (8002458 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8002398:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800239c:	4a2e      	ldr	r2, [pc, #184]	@ (8002458 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800239e:	f023 0304 	bic.w	r3, r3, #4
 80023a2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80023a6:	697b      	ldr	r3, [r7, #20]
 80023a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80023ac:	d003      	beq.n	80023b6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80023b4:	d109      	bne.n	80023ca <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023bc:	d202      	bcs.n	80023c4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80023be:	2301      	movs	r3, #1
 80023c0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80023c2:	e033      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80023c4:	2300      	movs	r3, #0
 80023c6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80023c8:	e030      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023d0:	d208      	bcs.n	80023e4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023d8:	d102      	bne.n	80023e0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80023da:	2303      	movs	r3, #3
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	e025      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e035      	b.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80023ea:	d90f      	bls.n	800240c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d109      	bne.n	8002406 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80023f8:	d902      	bls.n	8002400 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80023fa:	2300      	movs	r3, #0
 80023fc:	613b      	str	r3, [r7, #16]
 80023fe:	e015      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8002400:	2301      	movs	r3, #1
 8002402:	613b      	str	r3, [r7, #16]
 8002404:	e012      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8002406:	2300      	movs	r3, #0
 8002408:	613b      	str	r3, [r7, #16]
 800240a:	e00f      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002412:	d109      	bne.n	8002428 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800241a:	d102      	bne.n	8002422 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800241c:	2301      	movs	r3, #1
 800241e:	613b      	str	r3, [r7, #16]
 8002420:	e004      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8002422:	2302      	movs	r3, #2
 8002424:	613b      	str	r3, [r7, #16]
 8002426:	e001      	b.n	800242c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8002428:	2301      	movs	r3, #1
 800242a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800242c:	4b0b      	ldr	r3, [pc, #44]	@ (800245c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f023 020f 	bic.w	r2, r3, #15
 8002434:	4909      	ldr	r1, [pc, #36]	@ (800245c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	4313      	orrs	r3, r2
 800243a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800243c:	4b07      	ldr	r3, [pc, #28]	@ (800245c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 030f 	and.w	r3, r3, #15
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	429a      	cmp	r2, r3
 8002448:	d001      	beq.n	800244e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e000      	b.n	8002450 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800244e:	2300      	movs	r3, #0
}
 8002450:	4618      	mov	r0, r3
 8002452:	3718      	adds	r7, #24
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	46020c00 	.word	0x46020c00
 800245c:	40022000 	.word	0x40022000

08002460 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002460:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002464:	b0b6      	sub	sp, #216	@ 0xd8
 8002466:	af00      	add	r7, sp, #0
 8002468:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800246c:	2300      	movs	r3, #0
 800246e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002472:	2300      	movs	r3, #0
 8002474:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002478:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800247c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002480:	f002 0401 	and.w	r4, r2, #1
 8002484:	2500      	movs	r5, #0
 8002486:	ea54 0305 	orrs.w	r3, r4, r5
 800248a:	d00b      	beq.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800248c:	4bc5      	ldr	r3, [pc, #788]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800248e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002492:	f023 0103 	bic.w	r1, r3, #3
 8002496:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800249a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800249c:	4ac1      	ldr	r2, [pc, #772]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800249e:	430b      	orrs	r3, r1
 80024a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80024a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ac:	f002 0804 	and.w	r8, r2, #4
 80024b0:	f04f 0900 	mov.w	r9, #0
 80024b4:	ea58 0309 	orrs.w	r3, r8, r9
 80024b8:	d00b      	beq.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80024ba:	4bba      	ldr	r3, [pc, #744]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80024bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024c0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80024c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ca:	4ab6      	ldr	r2, [pc, #728]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80024cc:	430b      	orrs	r3, r1
 80024ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80024d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024da:	f002 0a08 	and.w	sl, r2, #8
 80024de:	f04f 0b00 	mov.w	fp, #0
 80024e2:	ea5a 030b 	orrs.w	r3, sl, fp
 80024e6:	d00b      	beq.n	8002500 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80024e8:	4bae      	ldr	r3, [pc, #696]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80024ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80024ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80024f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f8:	4aaa      	ldr	r2, [pc, #680]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80024fa:	430b      	orrs	r3, r1
 80024fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002500:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002508:	f002 0310 	and.w	r3, r2, #16
 800250c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002510:	2300      	movs	r3, #0
 8002512:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8002516:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800251a:	460b      	mov	r3, r1
 800251c:	4313      	orrs	r3, r2
 800251e:	d00b      	beq.n	8002538 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8002520:	4ba0      	ldr	r3, [pc, #640]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002522:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002526:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800252a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800252e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002530:	4a9c      	ldr	r2, [pc, #624]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002532:	430b      	orrs	r3, r1
 8002534:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002538:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800253c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002540:	f002 0320 	and.w	r3, r2, #32
 8002544:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002548:	2300      	movs	r3, #0
 800254a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800254e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8002552:	460b      	mov	r3, r1
 8002554:	4313      	orrs	r3, r2
 8002556:	d00b      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002558:	4b92      	ldr	r3, [pc, #584]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800255a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800255e:	f023 0107 	bic.w	r1, r3, #7
 8002562:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002568:	4a8e      	ldr	r2, [pc, #568]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800256a:	430b      	orrs	r3, r1
 800256c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002570:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002578:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800257c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002580:	2300      	movs	r3, #0
 8002582:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002586:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800258a:	460b      	mov	r3, r1
 800258c:	4313      	orrs	r3, r2
 800258e:	d00b      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002590:	4b84      	ldr	r3, [pc, #528]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002592:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002596:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800259a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800259e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80025a0:	4a80      	ldr	r2, [pc, #512]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80025a2:	430b      	orrs	r3, r1
 80025a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80025b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80025b8:	2300      	movs	r3, #0
 80025ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80025be:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4313      	orrs	r3, r2
 80025c6:	d00b      	beq.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80025c8:	4b76      	ldr	r3, [pc, #472]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80025ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80025d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80025d8:	4a72      	ldr	r2, [pc, #456]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80025da:	430b      	orrs	r3, r1
 80025dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025e0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80025e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e8:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80025ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80025f0:	2300      	movs	r3, #0
 80025f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80025f6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80025fa:	460b      	mov	r3, r1
 80025fc:	4313      	orrs	r3, r2
 80025fe:	d00b      	beq.n	8002618 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8002600:	4b68      	ldr	r3, [pc, #416]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002602:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002606:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800260a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800260e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002610:	4a64      	ldr	r2, [pc, #400]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002612:	430b      	orrs	r3, r1
 8002614:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002618:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800261c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002620:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8002624:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002628:	2300      	movs	r3, #0
 800262a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800262e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8002632:	460b      	mov	r3, r1
 8002634:	4313      	orrs	r3, r2
 8002636:	d00b      	beq.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8002638:	4b5a      	ldr	r3, [pc, #360]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800263a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800263e:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8002642:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002648:	4a56      	ldr	r2, [pc, #344]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800264a:	430b      	orrs	r3, r1
 800264c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002650:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002658:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 800265c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002660:	2300      	movs	r3, #0
 8002662:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002666:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800266a:	460b      	mov	r3, r1
 800266c:	4313      	orrs	r3, r2
 800266e:	d00b      	beq.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8002670:	4b4c      	ldr	r3, [pc, #304]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002672:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002676:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800267a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800267e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002680:	4a48      	ldr	r2, [pc, #288]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002682:	430b      	orrs	r3, r1
 8002684:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002688:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800268c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002690:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002694:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002698:	2300      	movs	r3, #0
 800269a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800269e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80026a2:	460b      	mov	r3, r1
 80026a4:	4313      	orrs	r3, r2
 80026a6:	d00b      	beq.n	80026c0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80026a8:	4b3e      	ldr	r3, [pc, #248]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80026aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026ae:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80026b2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80026b8:	4a3a      	ldr	r2, [pc, #232]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80026ba:	430b      	orrs	r3, r1
 80026bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80026c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80026cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80026ce:	2300      	movs	r3, #0
 80026d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80026d2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80026d6:	460b      	mov	r3, r1
 80026d8:	4313      	orrs	r3, r2
 80026da:	d00b      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80026dc:	4b31      	ldr	r3, [pc, #196]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80026de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80026e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80026e6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026ea:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80026ec:	4a2d      	ldr	r2, [pc, #180]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80026ee:	430b      	orrs	r3, r1
 80026f0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80026f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80026f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fc:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002700:	673b      	str	r3, [r7, #112]	@ 0x70
 8002702:	2300      	movs	r3, #0
 8002704:	677b      	str	r3, [r7, #116]	@ 0x74
 8002706:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800270a:	460b      	mov	r3, r1
 800270c:	4313      	orrs	r3, r2
 800270e:	d04f      	beq.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8002710:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002714:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002718:	2b80      	cmp	r3, #128	@ 0x80
 800271a:	d02d      	beq.n	8002778 <HAL_RCCEx_PeriphCLKConfig+0x318>
 800271c:	2b80      	cmp	r3, #128	@ 0x80
 800271e:	d827      	bhi.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002720:	2b60      	cmp	r3, #96	@ 0x60
 8002722:	d02b      	beq.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8002724:	2b60      	cmp	r3, #96	@ 0x60
 8002726:	d823      	bhi.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002728:	2b40      	cmp	r3, #64	@ 0x40
 800272a:	d006      	beq.n	800273a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800272c:	2b40      	cmp	r3, #64	@ 0x40
 800272e:	d81f      	bhi.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002730:	2b00      	cmp	r3, #0
 8002732:	d009      	beq.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8002734:	2b20      	cmp	r3, #32
 8002736:	d011      	beq.n	800275c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8002738:	e01a      	b.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x310>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800273a:	4b1a      	ldr	r3, [pc, #104]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800273c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800273e:	4a19      	ldr	r2, [pc, #100]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002744:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8002746:	e01a      	b.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002748:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800274c:	3308      	adds	r3, #8
 800274e:	4618      	mov	r0, r3
 8002750:	f000 fbc4 	bl	8002edc <RCCEx_PLL2_Config>
 8002754:	4603      	mov	r3, r0
 8002756:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800275a:	e010      	b.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x31e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800275c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002760:	332c      	adds	r3, #44	@ 0x2c
 8002762:	4618      	mov	r0, r3
 8002764:	f000 fc52 	bl	800300c <RCCEx_PLL3_Config>
 8002768:	4603      	mov	r3, r0
 800276a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* SAI1 clock source config set later after clock selection check */
        break;
 800276e:	e006      	b.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x31e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002776:	e002      	b.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 8002778:	bf00      	nop
 800277a:	e000      	b.n	800277e <HAL_RCCEx_PeriphCLKConfig+0x31e>
        break;
 800277c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800277e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002782:	2b00      	cmp	r3, #0
 8002784:	d110      	bne.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x348>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8002786:	4b07      	ldr	r3, [pc, #28]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8002788:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800278c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8002790:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002794:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002798:	4a02      	ldr	r2, [pc, #8]	@ (80027a4 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800279a:	430b      	orrs	r3, r1
 800279c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80027a0:	e006      	b.n	80027b0 <HAL_RCCEx_PeriphCLKConfig+0x350>
 80027a2:	bf00      	nop
 80027a4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027a8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80027ac:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80027b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027b8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80027bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80027be:	2300      	movs	r3, #0
 80027c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80027c2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80027c6:	460b      	mov	r3, r1
 80027c8:	4313      	orrs	r3, r2
 80027ca:	d046      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80027cc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80027d0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80027d4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80027d8:	d028      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80027da:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80027de:	d821      	bhi.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80027e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027e4:	d022      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80027e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80027ea:	d81b      	bhi.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80027ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80027f0:	d01c      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80027f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80027f6:	d815      	bhi.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 80027f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027fc:	d008      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
 80027fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002802:	d80f      	bhi.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
 8002804:	2b00      	cmp	r3, #0
 8002806:	d011      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8002808:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800280c:	d00e      	beq.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800280e:	e009      	b.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x3c4>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002810:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002814:	3308      	adds	r3, #8
 8002816:	4618      	mov	r0, r3
 8002818:	f000 fb60 	bl	8002edc <RCCEx_PLL2_Config>
 800281c:	4603      	mov	r3, r0
 800281e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002822:	e004      	b.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800282a:	e000      	b.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
        break;
 800282c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800282e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d10d      	bne.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8002836:	4bb6      	ldr	r3, [pc, #728]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002838:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800283c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002840:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002844:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002848:	4ab1      	ldr	r2, [pc, #708]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800284a:	430b      	orrs	r3, r1
 800284c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002850:	e003      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x3fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002852:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002856:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800285a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800285e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002862:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8002866:	663b      	str	r3, [r7, #96]	@ 0x60
 8002868:	2300      	movs	r3, #0
 800286a:	667b      	str	r3, [r7, #100]	@ 0x64
 800286c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8002870:	460b      	mov	r3, r1
 8002872:	4313      	orrs	r3, r2
 8002874:	d03e      	beq.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8002876:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800287a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800287e:	2b04      	cmp	r3, #4
 8002880:	d81d      	bhi.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x45e>
 8002882:	a201      	add	r2, pc, #4	@ (adr r2, 8002888 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8002884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002888:	080028c7 	.word	0x080028c7
 800288c:	0800289d 	.word	0x0800289d
 8002890:	080028ab 	.word	0x080028ab
 8002894:	080028c7 	.word	0x080028c7
 8002898:	080028c7 	.word	0x080028c7
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800289c:	4b9c      	ldr	r3, [pc, #624]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800289e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a0:	4a9b      	ldr	r2, [pc, #620]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80028a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028a6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80028a8:	e00e      	b.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80028aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028ae:	332c      	adds	r3, #44	@ 0x2c
 80028b0:	4618      	mov	r0, r3
 80028b2:	f000 fbab 	bl	800300c <RCCEx_PLL3_Config>
 80028b6:	4603      	mov	r3, r0
 80028b8:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80028bc:	e004      	b.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x468>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 80028c4:	e000      	b.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x468>
        break;
 80028c6:	bf00      	nop
    }
    if (ret == HAL_OK)
 80028c8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d10d      	bne.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80028d0:	4b8f      	ldr	r3, [pc, #572]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80028d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80028d6:	f023 0107 	bic.w	r1, r3, #7
 80028da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80028e2:	4a8b      	ldr	r2, [pc, #556]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80028e4:	430b      	orrs	r3, r1
 80028e6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80028ea:	e003      	b.n	80028f4 <HAL_RCCEx_PeriphCLKConfig+0x494>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028ec:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80028f0:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80028f4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80028f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fc:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8002900:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002902:	2300      	movs	r3, #0
 8002904:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002906:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800290a:	460b      	mov	r3, r1
 800290c:	4313      	orrs	r3, r2
 800290e:	d04a      	beq.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x546>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8002910:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002914:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002918:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800291c:	d028      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x510>
 800291e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002922:	d821      	bhi.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8002924:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002928:	d024      	beq.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800292a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800292e:	d81b      	bhi.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8002930:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002934:	d00e      	beq.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8002936:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800293a:	d815      	bhi.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x508>
 800293c:	2b00      	cmp	r3, #0
 800293e:	d01b      	beq.n	8002978 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8002940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002944:	d110      	bne.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002946:	4b72      	ldr	r3, [pc, #456]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800294a:	4a71      	ldr	r2, [pc, #452]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 800294c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002950:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8002952:	e012      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8002954:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002958:	332c      	adds	r3, #44	@ 0x2c
 800295a:	4618      	mov	r0, r3
 800295c:	f000 fb56 	bl	800300c <RCCEx_PLL3_Config>
 8002960:	4603      	mov	r3, r0
 8002962:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002966:	e008      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 800296e:	e004      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8002970:	bf00      	nop
 8002972:	e002      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8002974:	bf00      	nop
 8002976:	e000      	b.n	800297a <HAL_RCCEx_PeriphCLKConfig+0x51a>
        break;
 8002978:	bf00      	nop
    }
    if (ret == HAL_OK)
 800297a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d10d      	bne.n	800299e <HAL_RCCEx_PeriphCLKConfig+0x53e>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8002982:	4b63      	ldr	r3, [pc, #396]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002984:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002988:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800298c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002990:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002994:	4a5e      	ldr	r2, [pc, #376]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002996:	430b      	orrs	r3, r1
 8002998:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800299c:	e003      	b.n	80029a6 <HAL_RCCEx_PeriphCLKConfig+0x546>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800299e:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 80029a2:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80029a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ae:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80029b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80029b4:	2300      	movs	r3, #0
 80029b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80029b8:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80029bc:	460b      	mov	r3, r1
 80029be:	4313      	orrs	r3, r2
 80029c0:	f000 80ba 	beq.w	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029c4:	2300      	movs	r3, #0
 80029c6:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029ca:	4b51      	ldr	r3, [pc, #324]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80029cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d113      	bne.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029d8:	4b4d      	ldr	r3, [pc, #308]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80029da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029de:	4a4c      	ldr	r2, [pc, #304]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80029e0:	f043 0304 	orr.w	r3, r3, #4
 80029e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80029e8:	4b49      	ldr	r3, [pc, #292]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 80029ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029ee:	f003 0304 	and.w	r3, r3, #4
 80029f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80029f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
      pwrclkchanged = SET;
 80029fa:	2301      	movs	r3, #1
 80029fc:	f887 30d1 	strb.w	r3, [r7, #209]	@ 0xd1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002a00:	4b44      	ldr	r3, [pc, #272]	@ (8002b14 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8002a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a04:	4a43      	ldr	r2, [pc, #268]	@ (8002b14 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8002a06:	f043 0301 	orr.w	r3, r3, #1
 8002a0a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002a0c:	f7fe f878 	bl	8000b00 <HAL_GetTick>
 8002a10:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002a14:	e00b      	b.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a16:	f7fe f873 	bl	8000b00 <HAL_GetTick>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d903      	bls.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        ret = HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002a2c:	e005      	b.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x5da>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002a2e:	4b39      	ldr	r3, [pc, #228]	@ (8002b14 <HAL_RCCEx_PeriphCLKConfig+0x6b4>)
 8002a30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d0ed      	beq.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      }
    }

    if (ret == HAL_OK)
 8002a3a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d16a      	bne.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a42:	4b33      	ldr	r3, [pc, #204]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002a44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a4c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8002a50:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d023      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x640>
 8002a58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a5c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8002a60:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d01b      	beq.n	8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x640>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a68:	4b29      	ldr	r3, [pc, #164]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002a6a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a76:	4b26      	ldr	r3, [pc, #152]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002a78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a7c:	4a24      	ldr	r2, [pc, #144]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002a7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a82:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a86:	4b22      	ldr	r3, [pc, #136]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002a88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002a8c:	4a20      	ldr	r2, [pc, #128]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002a8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a92:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a96:	4a1e      	ldr	r2, [pc, #120]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002a98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a9c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002aa0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002aa4:	f003 0301 	and.w	r3, r3, #1
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d019      	beq.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x680>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aac:	f7fe f828 	bl	8000b00 <HAL_GetTick>
 8002ab0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ab4:	e00d      	b.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x672>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ab6:	f7fe f823 	bl	8000b00 <HAL_GetTick>
 8002aba:	4602      	mov	r2, r0
 8002abc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002ac0:	1ad2      	subs	r2, r2, r3
 8002ac2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d903      	bls.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x672>
          {
            ret = HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
            break;
 8002ad0:	e006      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x680>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002ad4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0ea      	beq.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if (ret == HAL_OK)
 8002ae0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d10d      	bne.n	8002b04 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8002ae8:	4b09      	ldr	r3, [pc, #36]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002aea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002aee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002af2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002af6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8002afa:	4a05      	ldr	r2, [pc, #20]	@ (8002b10 <HAL_RCCEx_PeriphCLKConfig+0x6b0>)
 8002afc:	430b      	orrs	r3, r1
 8002afe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b02:	e00d      	b.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002b04:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002b08:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
 8002b0c:	e008      	b.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 8002b0e:	bf00      	nop
 8002b10:	46020c00 	.word	0x46020c00
 8002b14:	46020800 	.word	0x46020800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b18:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002b1c:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b20:	f897 30d1 	ldrb.w	r3, [r7, #209]	@ 0xd1
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d107      	bne.n	8002b38 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b28:	4bb2      	ldr	r3, [pc, #712]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002b2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b2e:	4ab1      	ldr	r2, [pc, #708]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002b30:	f023 0304 	bic.w	r3, r3, #4
 8002b34:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8002b38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b40:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8002b44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002b46:	2300      	movs	r3, #0
 8002b48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b4a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8002b4e:	460b      	mov	r3, r1
 8002b50:	4313      	orrs	r3, r2
 8002b52:	d042      	beq.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x77a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8002b54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b5c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002b60:	d022      	beq.n	8002ba8 <HAL_RCCEx_PeriphCLKConfig+0x748>
 8002b62:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002b66:	d81b      	bhi.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002b68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b6c:	d011      	beq.n	8002b92 <HAL_RCCEx_PeriphCLKConfig+0x732>
 8002b6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002b72:	d815      	bhi.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x740>
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d019      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x74c>
 8002b78:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002b7c:	d110      	bne.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x740>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002b82:	3308      	adds	r3, #8
 8002b84:	4618      	mov	r0, r3
 8002b86:	f000 f9a9 	bl	8002edc <RCCEx_PLL2_Config>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002b90:	e00d      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b92:	4b98      	ldr	r3, [pc, #608]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b96:	4a97      	ldr	r2, [pc, #604]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002b98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b9c:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8002b9e:	e006      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x74e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002ba6:	e002      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8002ba8:	bf00      	nop
 8002baa:	e000      	b.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x74e>
        break;
 8002bac:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002bae:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10d      	bne.n	8002bd2 <HAL_RCCEx_PeriphCLKConfig+0x772>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8002bb6:	4b8f      	ldr	r3, [pc, #572]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002bb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bbc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002bc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002bc8:	4a8a      	ldr	r2, [pc, #552]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002bca:	430b      	orrs	r3, r1
 8002bcc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002bd0:	e003      	b.n	8002bda <HAL_RCCEx_PeriphCLKConfig+0x77a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bd2:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002bd6:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002bda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002be2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8002be6:	643b      	str	r3, [r7, #64]	@ 0x40
 8002be8:	2300      	movs	r3, #0
 8002bea:	647b      	str	r3, [r7, #68]	@ 0x44
 8002bec:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	d02d      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8002bf6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bfe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c02:	d00b      	beq.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8002c04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c08:	d804      	bhi.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d008      	beq.n	8002c20 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 8002c0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002c12:	d007      	beq.n	8002c24 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002c1a:	e004      	b.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8002c1c:	bf00      	nop
 8002c1e:	e002      	b.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8002c20:	bf00      	nop
 8002c22:	e000      	b.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x7c6>
        break;
 8002c24:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002c26:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d10d      	bne.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8002c2e:	4b71      	ldr	r3, [pc, #452]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002c30:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002c34:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002c38:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c40:	4a6c      	ldr	r2, [pc, #432]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002c42:	430b      	orrs	r3, r1
 8002c44:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002c48:	e003      	b.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c4a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002c4e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8002c52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c5a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c60:	2300      	movs	r3, #0
 8002c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c64:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8002c68:	460b      	mov	r3, r1
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	d00c      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x828>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8002c6e:	4b61      	ldr	r3, [pc, #388]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002c70:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002c74:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8002c78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c80:	4a5c      	ldr	r2, [pc, #368]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002c82:	430b      	orrs	r3, r1
 8002c84:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8002c88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c90:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8002c94:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c96:	2300      	movs	r3, #0
 8002c98:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c9a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8002c9e:	460b      	mov	r3, r1
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	d019      	beq.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x878>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8002ca4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ca8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002cac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002cb0:	d105      	bne.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x85e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002cb2:	4b50      	ldr	r3, [pc, #320]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb6:	4a4f      	ldr	r2, [pc, #316]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002cb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cbc:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8002cbe:	4b4d      	ldr	r3, [pc, #308]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002cc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002cc4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8002cc8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ccc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002cd0:	4a48      	ldr	r2, [pc, #288]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002cd2:	430b      	orrs	r3, r1
 8002cd4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8002cd8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8002ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cea:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8002cee:	460b      	mov	r3, r1
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	d00c      	beq.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x8ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8002cf4:	4b3f      	ldr	r3, [pc, #252]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cfa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002cfe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d02:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002d06:	493b      	ldr	r1, [pc, #236]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8002d0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d16:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8002d1a:	623b      	str	r3, [r7, #32]
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d20:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8002d24:	460b      	mov	r3, r1
 8002d26:	4313      	orrs	r3, r2
 8002d28:	d00c      	beq.n	8002d44 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8002d2a:	4b32      	ldr	r3, [pc, #200]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002d2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002d30:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002d34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d38:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002d3c:	492d      	ldr	r1, [pc, #180]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8002d44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d4c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002d50:	61bb      	str	r3, [r7, #24]
 8002d52:	2300      	movs	r3, #0
 8002d54:	61fb      	str	r3, [r7, #28]
 8002d56:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	d00c      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x91a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8002d60:	4b24      	ldr	r3, [pc, #144]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002d62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002d66:	f023 0218 	bic.w	r2, r3, #24
 8002d6a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002d72:	4920      	ldr	r1, [pc, #128]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8002d7a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d82:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8002d86:	613b      	str	r3, [r7, #16]
 8002d88:	2300      	movs	r3, #0
 8002d8a:	617b      	str	r3, [r7, #20]
 8002d8c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8002d90:	460b      	mov	r3, r1
 8002d92:	4313      	orrs	r3, r2
 8002d94:	d034      	beq.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8002d96:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002d9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002d9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002da2:	d105      	bne.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x950>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002da4:	4b13      	ldr	r3, [pc, #76]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da8:	4a12      	ldr	r2, [pc, #72]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002daa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002dae:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8002db0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002db4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002db8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002dbc:	d108      	bne.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x970>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002dbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002dc2:	3308      	adds	r3, #8
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f000 f889 	bl	8002edc <RCCEx_PLL2_Config>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
    }
    if (ret == HAL_OK)
 8002dd0:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d10f      	bne.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x998>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8002dd8:	4b06      	ldr	r3, [pc, #24]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002dda:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002dde:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002de2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002de6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002dea:	4902      	ldr	r1, [pc, #8]	@ (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x994>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8002df2:	e005      	b.n	8002e00 <HAL_RCCEx_PeriphCLKConfig+0x9a0>
 8002df4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002df8:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002dfc:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8002e00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e08:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8002e0c:	60bb      	str	r3, [r7, #8]
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8002e16:	460b      	mov	r3, r1
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	d03a      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0xa32>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8002e1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e24:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e28:	d00e      	beq.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8002e2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e2e:	d815      	bhi.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d017      	beq.n	8002e64 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8002e34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e38:	d110      	bne.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e3a:	4b27      	ldr	r3, [pc, #156]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002e3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e3e:	4a26      	ldr	r2, [pc, #152]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e44:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8002e46:	e00e      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e48:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e4c:	3308      	adds	r3, #8
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f000 f844 	bl	8002edc <RCCEx_PLL2_Config>
 8002e54:	4603      	mov	r3, r0
 8002e56:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8002e5a:	e004      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0xa06>
      default:
        ret = HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	f887 30d3 	strb.w	r3, [r7, #211]	@ 0xd3
        break;
 8002e62:	e000      	b.n	8002e66 <HAL_RCCEx_PeriphCLKConfig+0xa06>
        break;
 8002e64:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002e66:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10d      	bne.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8002e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002e70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e74:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002e78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e80:	4915      	ldr	r1, [pc, #84]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8002e88:	e003      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e8a:	f897 30d3 	ldrb.w	r3, [r7, #211]	@ 0xd3
 8002e8e:	f887 30d2 	strb.w	r3, [r7, #210]	@ 0xd2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8002e92:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e9a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8002e9e:	603b      	str	r3, [r7, #0]
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	607b      	str	r3, [r7, #4]
 8002ea4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002ea8:	460b      	mov	r3, r1
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	d00c      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0xa68>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8002eae:	4b0a      	ldr	r3, [pc, #40]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002eb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002eb4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8002eb8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ebc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002ec0:	4905      	ldr	r1, [pc, #20]	@ (8002ed8 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8002ec8:	f897 30d2 	ldrb.w	r3, [r7, #210]	@ 0xd2
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	37d8      	adds	r7, #216	@ 0xd8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ed6:	bf00      	nop
 8002ed8:	46020c00 	.word	0x46020c00

08002edc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8002ee4:	4b47      	ldr	r3, [pc, #284]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a46      	ldr	r2, [pc, #280]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002eea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002eee:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002ef0:	f7fd fe06 	bl	8000b00 <HAL_GetTick>
 8002ef4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002ef6:	e008      	b.n	8002f0a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002ef8:	f7fd fe02 	bl	8000b00 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d901      	bls.n	8002f0a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e077      	b.n	8002ffa <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002f0a:	4b3e      	ldr	r3, [pc, #248]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1f0      	bne.n	8002ef8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8002f16:	4b3b      	ldr	r3, [pc, #236]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f1a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002f1e:	f023 0303 	bic.w	r3, r3, #3
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	6811      	ldr	r1, [r2, #0]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	6852      	ldr	r2, [r2, #4]
 8002f2a:	3a01      	subs	r2, #1
 8002f2c:	0212      	lsls	r2, r2, #8
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	4934      	ldr	r1, [pc, #208]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002f36:	4b33      	ldr	r3, [pc, #204]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f3a:	4b33      	ldr	r3, [pc, #204]	@ (8003008 <RCCEx_PLL2_Config+0x12c>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	687a      	ldr	r2, [r7, #4]
 8002f40:	6892      	ldr	r2, [r2, #8]
 8002f42:	3a01      	subs	r2, #1
 8002f44:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	68d2      	ldr	r2, [r2, #12]
 8002f4c:	3a01      	subs	r2, #1
 8002f4e:	0252      	lsls	r2, r2, #9
 8002f50:	b292      	uxth	r2, r2
 8002f52:	4311      	orrs	r1, r2
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	6912      	ldr	r2, [r2, #16]
 8002f58:	3a01      	subs	r2, #1
 8002f5a:	0412      	lsls	r2, r2, #16
 8002f5c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8002f60:	4311      	orrs	r1, r2
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	6952      	ldr	r2, [r2, #20]
 8002f66:	3a01      	subs	r2, #1
 8002f68:	0612      	lsls	r2, r2, #24
 8002f6a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	4924      	ldr	r1, [pc, #144]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f72:	4313      	orrs	r3, r2
 8002f74:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8002f76:	4b23      	ldr	r3, [pc, #140]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f7a:	f023 020c 	bic.w	r2, r3, #12
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	699b      	ldr	r3, [r3, #24]
 8002f82:	4920      	ldr	r1, [pc, #128]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8002f88:	4b1e      	ldr	r3, [pc, #120]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a1b      	ldr	r3, [r3, #32]
 8002f90:	491c      	ldr	r1, [pc, #112]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8002f96:	4b1b      	ldr	r3, [pc, #108]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f9a:	4a1a      	ldr	r2, [pc, #104]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002f9c:	f023 0310 	bic.w	r3, r3, #16
 8002fa0:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8002fa2:	4b18      	ldr	r3, [pc, #96]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002faa:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	69d2      	ldr	r2, [r2, #28]
 8002fb2:	00d2      	lsls	r2, r2, #3
 8002fb4:	4913      	ldr	r1, [pc, #76]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8002fba:	4b12      	ldr	r3, [pc, #72]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fbe:	4a11      	ldr	r2, [pc, #68]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002fc0:	f043 0310 	orr.w	r3, r3, #16
 8002fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8002fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a0e      	ldr	r2, [pc, #56]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002fcc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fd0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002fd2:	f7fd fd95 	bl	8000b00 <HAL_GetTick>
 8002fd6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002fd8:	e008      	b.n	8002fec <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8002fda:	f7fd fd91 	bl	8000b00 <HAL_GetTick>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	1ad3      	subs	r3, r2, r3
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d901      	bls.n	8002fec <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	e006      	b.n	8002ffa <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002fec:	4b05      	ldr	r3, [pc, #20]	@ (8003004 <RCCEx_PLL2_Config+0x128>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d0f0      	beq.n	8002fda <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0

}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3710      	adds	r7, #16
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	46020c00 	.word	0x46020c00
 8003008:	80800000 	.word	0x80800000

0800300c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8003014:	4b47      	ldr	r3, [pc, #284]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a46      	ldr	r2, [pc, #280]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 800301a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800301e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003020:	f7fd fd6e 	bl	8000b00 <HAL_GetTick>
 8003024:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003026:	e008      	b.n	800303a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003028:	f7fd fd6a 	bl	8000b00 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e077      	b.n	800312a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800303a:	4b3e      	ldr	r3, [pc, #248]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1f0      	bne.n	8003028 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8003046:	4b3b      	ldr	r3, [pc, #236]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800304a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800304e:	f023 0303 	bic.w	r3, r3, #3
 8003052:	687a      	ldr	r2, [r7, #4]
 8003054:	6811      	ldr	r1, [r2, #0]
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	6852      	ldr	r2, [r2, #4]
 800305a:	3a01      	subs	r2, #1
 800305c:	0212      	lsls	r2, r2, #8
 800305e:	430a      	orrs	r2, r1
 8003060:	4934      	ldr	r1, [pc, #208]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 8003062:	4313      	orrs	r3, r2
 8003064:	630b      	str	r3, [r1, #48]	@ 0x30
 8003066:	4b33      	ldr	r3, [pc, #204]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 8003068:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800306a:	4b33      	ldr	r3, [pc, #204]	@ (8003138 <RCCEx_PLL3_Config+0x12c>)
 800306c:	4013      	ands	r3, r2
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	6892      	ldr	r2, [r2, #8]
 8003072:	3a01      	subs	r2, #1
 8003074:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	68d2      	ldr	r2, [r2, #12]
 800307c:	3a01      	subs	r2, #1
 800307e:	0252      	lsls	r2, r2, #9
 8003080:	b292      	uxth	r2, r2
 8003082:	4311      	orrs	r1, r2
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	6912      	ldr	r2, [r2, #16]
 8003088:	3a01      	subs	r2, #1
 800308a:	0412      	lsls	r2, r2, #16
 800308c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8003090:	4311      	orrs	r1, r2
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6952      	ldr	r2, [r2, #20]
 8003096:	3a01      	subs	r2, #1
 8003098:	0612      	lsls	r2, r2, #24
 800309a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800309e:	430a      	orrs	r2, r1
 80030a0:	4924      	ldr	r1, [pc, #144]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80030a6:	4b23      	ldr	r3, [pc, #140]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030aa:	f023 020c 	bic.w	r2, r3, #12
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	699b      	ldr	r3, [r3, #24]
 80030b2:	4920      	ldr	r1, [pc, #128]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80030b8:	4b1e      	ldr	r3, [pc, #120]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	491c      	ldr	r1, [pc, #112]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030c2:	4313      	orrs	r3, r2
 80030c4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80030c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ca:	4a1a      	ldr	r2, [pc, #104]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030cc:	f023 0310 	bic.w	r3, r3, #16
 80030d0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80030d2:	4b18      	ldr	r3, [pc, #96]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80030da:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	69d2      	ldr	r2, [r2, #28]
 80030e2:	00d2      	lsls	r2, r2, #3
 80030e4:	4913      	ldr	r1, [pc, #76]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80030ea:	4b12      	ldr	r3, [pc, #72]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030ee:	4a11      	ldr	r2, [pc, #68]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030f0:	f043 0310 	orr.w	r3, r3, #16
 80030f4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80030f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a0e      	ldr	r2, [pc, #56]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 80030fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003100:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003102:	f7fd fcfd 	bl	8000b00 <HAL_GetTick>
 8003106:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003108:	e008      	b.n	800311c <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800310a:	f7fd fcf9 	bl	8000b00 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b02      	cmp	r3, #2
 8003116:	d901      	bls.n	800311c <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e006      	b.n	800312a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800311c:	4b05      	ldr	r3, [pc, #20]	@ (8003134 <RCCEx_PLL3_Config+0x128>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d0f0      	beq.n	800310a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	46020c00 	.word	0x46020c00
 8003138:	80800000 	.word	0x80800000

0800313c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d07b      	beq.n	8003246 <HAL_RTC_Init+0x10a>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d106      	bne.n	8003168 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7fd fb34 	bl	80007d0 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003170:	4b37      	ldr	r3, [pc, #220]	@ (8003250 <HAL_RTC_Init+0x114>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	f003 0310 	and.w	r3, r3, #16
 8003178:	2b10      	cmp	r3, #16
 800317a:	d05b      	beq.n	8003234 <HAL_RTC_Init+0xf8>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
 800317c:	4b34      	ldr	r3, [pc, #208]	@ (8003250 <HAL_RTC_Init+0x114>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003184:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003188:	d051      	beq.n	800322e <HAL_RTC_Init+0xf2>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800318a:	4b31      	ldr	r3, [pc, #196]	@ (8003250 <HAL_RTC_Init+0x114>)
 800318c:	22ca      	movs	r2, #202	@ 0xca
 800318e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003190:	4b2f      	ldr	r3, [pc, #188]	@ (8003250 <HAL_RTC_Init+0x114>)
 8003192:	2253      	movs	r2, #83	@ 0x53
 8003194:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f000 fa70 	bl	800367c <RTC_EnterInitMode>
 800319c:	4603      	mov	r3, r0
 800319e:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 80031a0:	7bfb      	ldrb	r3, [r7, #15]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d13f      	bne.n	8003226 <HAL_RTC_Init+0xea>
        {
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80031a6:	4b2a      	ldr	r3, [pc, #168]	@ (8003250 <HAL_RTC_Init+0x114>)
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	4a29      	ldr	r2, [pc, #164]	@ (8003250 <HAL_RTC_Init+0x114>)
 80031ac:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 80031b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031b4:	6193      	str	r3, [r2, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 80031b6:	4b26      	ldr	r3, [pc, #152]	@ (8003250 <HAL_RTC_Init+0x114>)
 80031b8:	699a      	ldr	r2, [r3, #24]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6859      	ldr	r1, [r3, #4]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	4319      	orrs	r1, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	699b      	ldr	r3, [r3, #24]
 80031c8:	430b      	orrs	r3, r1
 80031ca:	4921      	ldr	r1, [pc, #132]	@ (8003250 <HAL_RTC_Init+0x114>)
 80031cc:	4313      	orrs	r3, r2
 80031ce:	618b      	str	r3, [r1, #24]

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68da      	ldr	r2, [r3, #12]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	041b      	lsls	r3, r3, #16
 80031da:	491d      	ldr	r1, [pc, #116]	@ (8003250 <HAL_RTC_Init+0x114>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 80031e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003250 <HAL_RTC_Init+0x114>)
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f0:	430b      	orrs	r3, r1
 80031f2:	4917      	ldr	r1, [pc, #92]	@ (8003250 <HAL_RTC_Init+0x114>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f000 fa7b 	bl	80036f4 <RTC_ExitInitMode>
 80031fe:	4603      	mov	r3, r0
 8003200:	73fb      	strb	r3, [r7, #15]

          if (status == HAL_OK)
 8003202:	7bfb      	ldrb	r3, [r7, #15]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d10e      	bne.n	8003226 <HAL_RTC_Init+0xea>
          {
            MODIFY_REG(RTC->CR, \
 8003208:	4b11      	ldr	r3, [pc, #68]	@ (8003250 <HAL_RTC_Init+0x114>)
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a19      	ldr	r1, [r3, #32]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	69db      	ldr	r3, [r3, #28]
 8003218:	4319      	orrs	r1, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	430b      	orrs	r3, r1
 8003220:	490b      	ldr	r1, [pc, #44]	@ (8003250 <HAL_RTC_Init+0x114>)
 8003222:	4313      	orrs	r3, r2
 8003224:	618b      	str	r3, [r1, #24]
                       hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
          }
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003226:	4b0a      	ldr	r3, [pc, #40]	@ (8003250 <HAL_RTC_Init+0x114>)
 8003228:	22ff      	movs	r2, #255	@ 0xff
 800322a:	625a      	str	r2, [r3, #36]	@ 0x24
 800322c:	e004      	b.n	8003238 <HAL_RTC_Init+0xfc>
      }
      else
      {
        /* The calendar does not need to be initialized as the 'binary only' mode is selected */
        status = HAL_OK;
 800322e:	2300      	movs	r3, #0
 8003230:	73fb      	strb	r3, [r7, #15]
 8003232:	e001      	b.n	8003238 <HAL_RTC_Init+0xfc>
      }
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003234:	2300      	movs	r3, #0
 8003236:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003238:	7bfb      	ldrb	r3, [r7, #15]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d103      	bne.n	8003246 <HAL_RTC_Init+0x10a>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8003246:	7bfb      	ldrb	r3, [r7, #15]
}
 8003248:	4618      	mov	r0, r3
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	46007800 	.word	0x46007800

08003254 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003254:	b590      	push	{r4, r7, lr}
 8003256:	b087      	sub	sp, #28
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_RTC_SetTime+0x1a>
 800326a:	2302      	movs	r3, #2
 800326c:	e088      	b.n	8003380 <HAL_RTC_SetTime+0x12c>
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	2202      	movs	r2, #2
 800327a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800327e:	4b42      	ldr	r3, [pc, #264]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 8003280:	22ca      	movs	r2, #202	@ 0xca
 8003282:	625a      	str	r2, [r3, #36]	@ 0x24
 8003284:	4b40      	ldr	r3, [pc, #256]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 8003286:	2253      	movs	r2, #83	@ 0x53
 8003288:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 f9f6 	bl	800367c <RTC_EnterInitMode>
 8003290:	4603      	mov	r3, r0
 8003292:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003294:	7cfb      	ldrb	r3, [r7, #19]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d163      	bne.n	8003362 <HAL_RTC_SetTime+0x10e>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800329a:	4b3b      	ldr	r3, [pc, #236]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032a6:	d057      	beq.n	8003358 <HAL_RTC_SetTime+0x104>
    {
      if (Format == RTC_FORMAT_BIN)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d125      	bne.n	80032fa <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80032ae:	4b36      	ldr	r3, [pc, #216]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d102      	bne.n	80032c0 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	2200      	movs	r2, #0
 80032be:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	4618      	mov	r0, r3
 80032c6:	f000 fa53 	bl	8003770 <RTC_ByteToBcd2>
 80032ca:	4603      	mov	r3, r0
 80032cc:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	785b      	ldrb	r3, [r3, #1]
 80032d2:	4618      	mov	r0, r3
 80032d4:	f000 fa4c 	bl	8003770 <RTC_ByteToBcd2>
 80032d8:	4603      	mov	r3, r0
 80032da:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80032dc:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	789b      	ldrb	r3, [r3, #2]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f000 fa44 	bl	8003770 <RTC_ByteToBcd2>
 80032e8:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80032ea:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	78db      	ldrb	r3, [r3, #3]
 80032f2:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80032f4:	4313      	orrs	r3, r2
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	e017      	b.n	800332a <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80032fa:	4b23      	ldr	r3, [pc, #140]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003302:	2b00      	cmp	r3, #0
 8003304:	d102      	bne.n	800330c <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2200      	movs	r2, #0
 800330a:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	785b      	ldrb	r3, [r3, #1]
 8003316:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003318:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800331e:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	78db      	ldrb	r3, [r3, #3]
 8003324:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003326:	4313      	orrs	r3, r2
 8003328:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800332a:	4a17      	ldr	r2, [pc, #92]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8003332:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8003336:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8003338:	4b13      	ldr	r3, [pc, #76]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	4a12      	ldr	r2, [pc, #72]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 800333e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003342:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8003344:	4b10      	ldr	r3, [pc, #64]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 8003346:	699a      	ldr	r2, [r3, #24]
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	68d9      	ldr	r1, [r3, #12]
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	430b      	orrs	r3, r1
 8003352:	490d      	ldr	r1, [pc, #52]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 8003354:	4313      	orrs	r3, r2
 8003356:	618b      	str	r3, [r1, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003358:	68f8      	ldr	r0, [r7, #12]
 800335a:	f000 f9cb 	bl	80036f4 <RTC_ExitInitMode>
 800335e:	4603      	mov	r3, r0
 8003360:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003362:	4b09      	ldr	r3, [pc, #36]	@ (8003388 <HAL_RTC_SetTime+0x134>)
 8003364:	22ff      	movs	r2, #255	@ 0xff
 8003366:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003368:	7cfb      	ldrb	r3, [r7, #19]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d103      	bne.n	8003376 <HAL_RTC_SetTime+0x122>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 800337e:	7cfb      	ldrb	r3, [r7, #19]
}
 8003380:	4618      	mov	r0, r3
 8003382:	371c      	adds	r7, #28
 8003384:	46bd      	mov	sp, r7
 8003386:	bd90      	pop	{r4, r7, pc}
 8003388:	46007800 	.word	0x46007800

0800338c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 8003398:	4b34      	ldr	r3, [pc, #208]	@ (800346c <HAL_RTC_GetTime+0xe0>)
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	605a      	str	r2, [r3, #4]


  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 80033a0:	4b32      	ldr	r3, [pc, #200]	@ (800346c <HAL_RTC_GetTime+0xe0>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80033ac:	d04a      	beq.n	8003444 <HAL_RTC_GetTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 80033ae:	4b2f      	ldr	r3, [pc, #188]	@ (800346c <HAL_RTC_GetTime+0xe0>)
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 80033ba:	4b2c      	ldr	r3, [pc, #176]	@ (800346c <HAL_RTC_GetTime+0xe0>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80033c2:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80033c6:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	0c1b      	lsrs	r3, r3, #16
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033d2:	b2da      	uxtb	r2, r3
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80033d8:	697b      	ldr	r3, [r7, #20]
 80033da:	0a1b      	lsrs	r3, r3, #8
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033e2:	b2da      	uxtb	r2, r3
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80033f0:	b2da      	uxtb	r2, r3
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	0d9b      	lsrs	r3, r3, #22
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	f003 0301 	and.w	r3, r3, #1
 8003400:	b2da      	uxtb	r2, r3
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d12a      	bne.n	8003462 <HAL_RTC_GetTime+0xd6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	4618      	mov	r0, r3
 8003412:	f000 f9cd 	bl	80037b0 <RTC_Bcd2ToByte>
 8003416:	4603      	mov	r3, r0
 8003418:	461a      	mov	r2, r3
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	785b      	ldrb	r3, [r3, #1]
 8003422:	4618      	mov	r0, r3
 8003424:	f000 f9c4 	bl	80037b0 <RTC_Bcd2ToByte>
 8003428:	4603      	mov	r3, r0
 800342a:	461a      	mov	r2, r3
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	789b      	ldrb	r3, [r3, #2]
 8003434:	4618      	mov	r0, r3
 8003436:	f000 f9bb 	bl	80037b0 <RTC_Bcd2ToByte>
 800343a:	4603      	mov	r3, r0
 800343c:	461a      	mov	r2, r3
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	709a      	strb	r2, [r3, #2]
 8003442:	e00e      	b.n	8003462 <HAL_RTC_GetTime+0xd6>
    }
  }
  else
  {
    /* Initialize structure fields */
    sTime->Hours = 0U;
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	2200      	movs	r2, #0
 8003448:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = 0U;
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	2200      	movs	r2, #0
 800344e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = 0U;
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	2200      	movs	r2, #0
 8003454:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = 0U;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2200      	movs	r2, #0
 800345a:	70da      	strb	r2, [r3, #3]
    sTime->SecondFraction = 0U;
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	2200      	movs	r2, #0
 8003460:	609a      	str	r2, [r3, #8]
  }

  return HAL_OK;
 8003462:	2300      	movs	r3, #0
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	46007800 	.word	0x46007800

08003470 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003470:	b590      	push	{r4, r7, lr}
 8003472:	b087      	sub	sp, #28
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003482:	2b01      	cmp	r3, #1
 8003484:	d101      	bne.n	800348a <HAL_RTC_SetDate+0x1a>
 8003486:	2302      	movs	r3, #2
 8003488:	e071      	b.n	800356e <HAL_RTC_SetDate+0xfe>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2202      	movs	r2, #2
 8003496:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d10e      	bne.n	80034be <HAL_RTC_SetDate+0x4e>
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	785b      	ldrb	r3, [r3, #1]
 80034a4:	f003 0310 	and.w	r3, r3, #16
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d008      	beq.n	80034be <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	785b      	ldrb	r3, [r3, #1]
 80034b0:	f023 0310 	bic.w	r3, r3, #16
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	330a      	adds	r3, #10
 80034b8:	b2da      	uxtb	r2, r3
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d11c      	bne.n	80034fe <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	78db      	ldrb	r3, [r3, #3]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f000 f951 	bl	8003770 <RTC_ByteToBcd2>
 80034ce:	4603      	mov	r3, r0
 80034d0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	785b      	ldrb	r3, [r3, #1]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f000 f94a 	bl	8003770 <RTC_ByteToBcd2>
 80034dc:	4603      	mov	r3, r0
 80034de:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80034e0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	789b      	ldrb	r3, [r3, #2]
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 f942 	bl	8003770 <RTC_ByteToBcd2>
 80034ec:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80034ee:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80034f2:	68bb      	ldr	r3, [r7, #8]
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80034f8:	4313      	orrs	r3, r2
 80034fa:	617b      	str	r3, [r7, #20]
 80034fc:	e00e      	b.n	800351c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	78db      	ldrb	r3, [r3, #3]
 8003502:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	785b      	ldrb	r3, [r3, #1]
 8003508:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800350a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003510:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003518:	4313      	orrs	r3, r2
 800351a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800351c:	4b16      	ldr	r3, [pc, #88]	@ (8003578 <HAL_RTC_SetDate+0x108>)
 800351e:	22ca      	movs	r2, #202	@ 0xca
 8003520:	625a      	str	r2, [r3, #36]	@ 0x24
 8003522:	4b15      	ldr	r3, [pc, #84]	@ (8003578 <HAL_RTC_SetDate+0x108>)
 8003524:	2253      	movs	r2, #83	@ 0x53
 8003526:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f000 f8a7 	bl	800367c <RTC_EnterInitMode>
 800352e:	4603      	mov	r3, r0
 8003530:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8003532:	7cfb      	ldrb	r3, [r7, #19]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d10b      	bne.n	8003550 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8003538:	4a0f      	ldr	r2, [pc, #60]	@ (8003578 <HAL_RTC_SetDate+0x108>)
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003540:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003544:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f000 f8d4 	bl	80036f4 <RTC_ExitInitMode>
 800354c:	4603      	mov	r3, r0
 800354e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003550:	4b09      	ldr	r3, [pc, #36]	@ (8003578 <HAL_RTC_SetDate+0x108>)
 8003552:	22ff      	movs	r2, #255	@ 0xff
 8003554:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003556:	7cfb      	ldrb	r3, [r7, #19]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d103      	bne.n	8003564 <HAL_RTC_SetDate+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 800356c:	7cfb      	ldrb	r3, [r7, #19]
}
 800356e:	4618      	mov	r0, r3
 8003570:	371c      	adds	r7, #28
 8003572:	46bd      	mov	sp, r7
 8003574:	bd90      	pop	{r4, r7, pc}
 8003576:	bf00      	nop
 8003578:	46007800 	.word	0x46007800

0800357c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	60f8      	str	r0, [r7, #12]
 8003584:	60b9      	str	r1, [r7, #8]
 8003586:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 8003588:	4b22      	ldr	r3, [pc, #136]	@ (8003614 <HAL_RTC_GetDate+0x98>)
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003590:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003594:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	0c1b      	lsrs	r3, r3, #16
 800359a:	b2da      	uxtb	r2, r3
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	0a1b      	lsrs	r3, r3, #8
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	f003 031f 	and.w	r3, r3, #31
 80035aa:	b2da      	uxtb	r2, r3
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80035b8:	b2da      	uxtb	r2, r3
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	0b5b      	lsrs	r3, r3, #13
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	f003 0307 	and.w	r3, r3, #7
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d11a      	bne.n	800360a <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	78db      	ldrb	r3, [r3, #3]
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 f8e9 	bl	80037b0 <RTC_Bcd2ToByte>
 80035de:	4603      	mov	r3, r0
 80035e0:	461a      	mov	r2, r3
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80035e6:	68bb      	ldr	r3, [r7, #8]
 80035e8:	785b      	ldrb	r3, [r3, #1]
 80035ea:	4618      	mov	r0, r3
 80035ec:	f000 f8e0 	bl	80037b0 <RTC_Bcd2ToByte>
 80035f0:	4603      	mov	r3, r0
 80035f2:	461a      	mov	r2, r3
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	789b      	ldrb	r3, [r3, #2]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f000 f8d7 	bl	80037b0 <RTC_Bcd2ToByte>
 8003602:	4603      	mov	r3, r0
 8003604:	461a      	mov	r2, r3
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3718      	adds	r7, #24
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	46007800 	.word	0x46007800

08003618 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b084      	sub	sp, #16
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8003620:	4b15      	ldr	r3, [pc, #84]	@ (8003678 <HAL_RTC_WaitForSynchro+0x60>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	4a14      	ldr	r2, [pc, #80]	@ (8003678 <HAL_RTC_WaitForSynchro+0x60>)
 8003626:	f023 0320 	bic.w	r3, r3, #32
 800362a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800362c:	f7fd fa68 	bl	8000b00 <HAL_GetTick>
 8003630:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8003632:	e013      	b.n	800365c <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003634:	f7fd fa64 	bl	8000b00 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003642:	d90b      	bls.n	800365c <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8003644:	4b0c      	ldr	r3, [pc, #48]	@ (8003678 <HAL_RTC_WaitForSynchro+0x60>)
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	f003 0320 	and.w	r3, r3, #32
 800364c:	2b00      	cmp	r3, #0
 800364e:	d10c      	bne.n	800366a <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2203      	movs	r2, #3
 8003654:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
 8003658:	2303      	movs	r3, #3
 800365a:	e008      	b.n	800366e <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800365c:	4b06      	ldr	r3, [pc, #24]	@ (8003678 <HAL_RTC_WaitForSynchro+0x60>)
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	f003 0320 	and.w	r3, r3, #32
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0e5      	beq.n	8003634 <HAL_RTC_WaitForSynchro+0x1c>
 8003668:	e000      	b.n	800366c <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 800366a:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3710      	adds	r7, #16
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	46007800 	.word	0x46007800

0800367c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003684:	2300      	movs	r3, #0
 8003686:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8003688:	4b19      	ldr	r3, [pc, #100]	@ (80036f0 <RTC_EnterInitMode+0x74>)
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003690:	2b00      	cmp	r3, #0
 8003692:	d128      	bne.n	80036e6 <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003694:	4b16      	ldr	r3, [pc, #88]	@ (80036f0 <RTC_EnterInitMode+0x74>)
 8003696:	68db      	ldr	r3, [r3, #12]
 8003698:	4a15      	ldr	r2, [pc, #84]	@ (80036f0 <RTC_EnterInitMode+0x74>)
 800369a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800369e:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80036a0:	f7fd fa2e 	bl	8000b00 <HAL_GetTick>
 80036a4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80036a6:	e013      	b.n	80036d0 <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80036a8:	f7fd fa2a 	bl	8000b00 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80036b6:	d90b      	bls.n	80036d0 <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80036b8:	4b0d      	ldr	r3, [pc, #52]	@ (80036f0 <RTC_EnterInitMode+0x74>)
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d10f      	bne.n	80036e4 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2203      	movs	r2, #3
 80036cc:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80036d0:	4b07      	ldr	r3, [pc, #28]	@ (80036f0 <RTC_EnterInitMode+0x74>)
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d104      	bne.n	80036e6 <RTC_EnterInitMode+0x6a>
 80036dc:	7bfb      	ldrb	r3, [r7, #15]
 80036de:	2b03      	cmp	r3, #3
 80036e0:	d1e2      	bne.n	80036a8 <RTC_EnterInitMode+0x2c>
 80036e2:	e000      	b.n	80036e6 <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 80036e4:	bf00      	nop
        }
      }
    }
  }

  return status;
 80036e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	46007800 	.word	0x46007800

080036f4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036fc:	2300      	movs	r3, #0
 80036fe:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003700:	4b1a      	ldr	r3, [pc, #104]	@ (800376c <RTC_ExitInitMode+0x78>)
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	4a19      	ldr	r2, [pc, #100]	@ (800376c <RTC_ExitInitMode+0x78>)
 8003706:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800370a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800370c:	4b17      	ldr	r3, [pc, #92]	@ (800376c <RTC_ExitInitMode+0x78>)
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	f003 0320 	and.w	r3, r3, #32
 8003714:	2b00      	cmp	r3, #0
 8003716:	d10c      	bne.n	8003732 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003718:	6878      	ldr	r0, [r7, #4]
 800371a:	f7ff ff7d 	bl	8003618 <HAL_RTC_WaitForSynchro>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d01e      	beq.n	8003762 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2203      	movs	r2, #3
 8003728:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800372c:	2303      	movs	r3, #3
 800372e:	73fb      	strb	r3, [r7, #15]
 8003730:	e017      	b.n	8003762 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003732:	4b0e      	ldr	r3, [pc, #56]	@ (800376c <RTC_ExitInitMode+0x78>)
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	4a0d      	ldr	r2, [pc, #52]	@ (800376c <RTC_ExitInitMode+0x78>)
 8003738:	f023 0320 	bic.w	r3, r3, #32
 800373c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff ff6a 	bl	8003618 <HAL_RTC_WaitForSynchro>
 8003744:	4603      	mov	r3, r0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d005      	beq.n	8003756 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2203      	movs	r2, #3
 800374e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003756:	4b05      	ldr	r3, [pc, #20]	@ (800376c <RTC_ExitInitMode+0x78>)
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	4a04      	ldr	r2, [pc, #16]	@ (800376c <RTC_ExitInitMode+0x78>)
 800375c:	f043 0320 	orr.w	r3, r3, #32
 8003760:	6193      	str	r3, [r2, #24]
  }
  return status;
 8003762:	7bfb      	ldrb	r3, [r7, #15]
}
 8003764:	4618      	mov	r0, r3
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	46007800 	.word	0x46007800

08003770 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	4603      	mov	r3, r0
 8003778:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800377a:	2300      	movs	r3, #0
 800377c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800377e:	79fb      	ldrb	r3, [r7, #7]
 8003780:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8003782:	e005      	b.n	8003790 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	3301      	adds	r3, #1
 8003788:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800378a:	7afb      	ldrb	r3, [r7, #11]
 800378c:	3b0a      	subs	r3, #10
 800378e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8003790:	7afb      	ldrb	r3, [r7, #11]
 8003792:	2b09      	cmp	r3, #9
 8003794:	d8f6      	bhi.n	8003784 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	011b      	lsls	r3, r3, #4
 800379c:	b2da      	uxtb	r2, r3
 800379e:	7afb      	ldrb	r3, [r7, #11]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	b2db      	uxtb	r3, r3
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3714      	adds	r7, #20
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 80037ba:	79fb      	ldrb	r3, [r7, #7]
 80037bc:	091b      	lsrs	r3, r3, #4
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	461a      	mov	r2, r3
 80037c2:	4613      	mov	r3, r2
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	4413      	add	r3, r2
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	b2da      	uxtb	r2, r3
 80037d0:	79fb      	ldrb	r3, [r7, #7]
 80037d2:	f003 030f 	and.w	r3, r3, #15
 80037d6:	b2db      	uxtb	r3, r3
 80037d8:	4413      	add	r3, r2
 80037da:	b2db      	uxtb	r3, r3
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3714      	adds	r7, #20
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b087      	sub	sp, #28
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 80037f4:	4b07      	ldr	r3, [pc, #28]	@ (8003814 <HAL_RTCEx_BKUPWrite+0x2c>)
 80037f6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	697a      	ldr	r2, [r7, #20]
 80037fe:	4413      	add	r3, r2
 8003800:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	601a      	str	r2, [r3, #0]
}
 8003808:	bf00      	nop
 800380a:	371c      	adds	r7, #28
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr
 8003814:	46007d00 	.word	0x46007d00

08003818 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003818:	b480      	push	{r7}
 800381a:	b085      	sub	sp, #20
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8003822:	4b07      	ldr	r3, [pc, #28]	@ (8003840 <HAL_RTCEx_BKUPRead+0x28>)
 8003824:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	009b      	lsls	r3, r3, #2
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	4413      	add	r3, r2
 800382e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
}
 8003834:	4618      	mov	r0, r3
 8003836:	3714      	adds	r7, #20
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr
 8003840:	46007d00 	.word	0x46007d00

08003844 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	4910      	ldr	r1, [pc, #64]	@ (8003898 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8003858:	4313      	orrs	r3, r2
 800385a:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	689a      	ldr	r2, [r3, #8]
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	431a      	orrs	r2, r3
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	699b      	ldr	r3, [r3, #24]
 800386a:	490c      	ldr	r1, [pc, #48]	@ (800389c <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800386c:	4313      	orrs	r3, r2
 800386e:	624b      	str	r3, [r1, #36]	@ 0x24
  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
         (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SECCFGR,
 8003870:	4b0a      	ldr	r3, [pc, #40]	@ (800389c <HAL_RTCEx_PrivilegeModeSet+0x58>)
 8003872:	6a1b      	ldr	r3, [r3, #32]
 8003874:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	6919      	ldr	r1, [r3, #16]
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	041b      	lsls	r3, r3, #16
 8003882:	430b      	orrs	r3, r1
 8003884:	4905      	ldr	r1, [pc, #20]	@ (800389c <HAL_RTCEx_PrivilegeModeSet+0x58>)
 8003886:	4313      	orrs	r3, r2
 8003888:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));

  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr
 8003898:	46007800 	.word	0x46007800
 800389c:	46007c00 	.word	0x46007c00

080038a0 <memset>:
 80038a0:	4402      	add	r2, r0
 80038a2:	4603      	mov	r3, r0
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d100      	bne.n	80038aa <memset+0xa>
 80038a8:	4770      	bx	lr
 80038aa:	f803 1b01 	strb.w	r1, [r3], #1
 80038ae:	e7f9      	b.n	80038a4 <memset+0x4>

080038b0 <__libc_init_array>:
 80038b0:	b570      	push	{r4, r5, r6, lr}
 80038b2:	4d0d      	ldr	r5, [pc, #52]	@ (80038e8 <__libc_init_array+0x38>)
 80038b4:	2600      	movs	r6, #0
 80038b6:	4c0d      	ldr	r4, [pc, #52]	@ (80038ec <__libc_init_array+0x3c>)
 80038b8:	1b64      	subs	r4, r4, r5
 80038ba:	10a4      	asrs	r4, r4, #2
 80038bc:	42a6      	cmp	r6, r4
 80038be:	d109      	bne.n	80038d4 <__libc_init_array+0x24>
 80038c0:	4d0b      	ldr	r5, [pc, #44]	@ (80038f0 <__libc_init_array+0x40>)
 80038c2:	2600      	movs	r6, #0
 80038c4:	4c0b      	ldr	r4, [pc, #44]	@ (80038f4 <__libc_init_array+0x44>)
 80038c6:	f000 f817 	bl	80038f8 <_init>
 80038ca:	1b64      	subs	r4, r4, r5
 80038cc:	10a4      	asrs	r4, r4, #2
 80038ce:	42a6      	cmp	r6, r4
 80038d0:	d105      	bne.n	80038de <__libc_init_array+0x2e>
 80038d2:	bd70      	pop	{r4, r5, r6, pc}
 80038d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80038d8:	3601      	adds	r6, #1
 80038da:	4798      	blx	r3
 80038dc:	e7ee      	b.n	80038bc <__libc_init_array+0xc>
 80038de:	f855 3b04 	ldr.w	r3, [r5], #4
 80038e2:	3601      	adds	r6, #1
 80038e4:	4798      	blx	r3
 80038e6:	e7f2      	b.n	80038ce <__libc_init_array+0x1e>
 80038e8:	08003960 	.word	0x08003960
 80038ec:	08003960 	.word	0x08003960
 80038f0:	08003960 	.word	0x08003960
 80038f4:	08003964 	.word	0x08003964

080038f8 <_init>:
 80038f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038fa:	bf00      	nop
 80038fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038fe:	bc08      	pop	{r3}
 8003900:	469e      	mov	lr, r3
 8003902:	4770      	bx	lr

08003904 <_fini>:
 8003904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003906:	bf00      	nop
 8003908:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800390a:	bc08      	pop	{r3}
 800390c:	469e      	mov	lr, r3
 800390e:	4770      	bx	lr
