============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:22:20 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     405   3286.902  1998.480     5285.382 
  CSKIP1              skip4                   45    361.597   155.590      517.187 
    FA1               full_adder               6     48.797    15.228       64.025 
    FA2               full_adder_100          11     77.574    37.157      114.732 
    FA3               full_adder_99           11     77.574    37.157      114.732 
    FA4               full_adder_98            7     65.062    16.969       82.031 
  skip_loop[1].CSKIP2 skip4_107               44    361.597   147.236      508.833 
    FA1               full_adder_97            8     68.816    22.016       90.832 
    FA2               full_adder_96            8     68.816    22.016       90.832 
    FA3               full_adder_95            9     72.570    27.063       99.633 
    FA4               full_adder_94            9     72.570    27.063       99.633 
  skip_loop[2].CSKIP2 skip4_106               45    377.862   152.283      530.146 
    FA1               full_adder_93            8     72.570    22.016       94.585 
    FA2               full_adder_92            9     72.570    27.063       99.633 
    FA3               full_adder_91            9     72.570    27.063       99.633 
    FA4               full_adder_90            9     72.570    27.063       99.633 
  skip_loop[3].CSKIP2 skip4_105               45    377.862   153.937      531.799 
    FA1               full_adder_89            9     76.323    27.063      103.386 
    FA2               full_adder_88            9     72.570    27.063       99.633 
    FA3               full_adder_87            9     72.570    27.063       99.633 
    FA4               full_adder_86            9     72.570    27.063       99.633 
  skip_loop[4].CSKIP2 skip4_104               43    382.867   145.496      528.363 
    FA1               full_adder_85            9     76.323    27.063      103.386 
    FA2               full_adder_84            9     72.570    27.063       99.633 
    FA3               full_adder_83            9     72.570    27.063       99.633 
    FA4               full_adder_82            7     75.072    18.622       93.694 
  skip_loop[5].CSKIP2 skip4_103               35    366.602   110.079      476.681 
    FA1               full_adder_81            7     75.072    18.622       93.694 
    FA2               full_adder_80            7     75.072    18.622       93.694 
    FA3               full_adder_79            6     71.318    13.575       84.893 
    FA4               full_adder_78            6     71.318    13.575       84.893 
  skip_loop[6].CSKIP2 skip4_102               35    351.587   113.386      464.973 
    FA1               full_adder_77            7     71.318    20.275       91.594 
    FA2               full_adder_76            7     66.314    20.275       86.589 
    FA3               full_adder_75            6     75.072    13.575       88.647 
    FA4               full_adder_74            6     66.314    13.575       79.889 
  skip_loop[7].CSKIP2 skip4_101               45    426.659   153.937      580.596 
    FA1               full_adder_73            7     67.565    20.275       87.840 
    FA2               full_adder_72           10     76.323    30.457      106.780 
    FA3               full_adder_71           10    105.101    30.457      135.557 
    FA4               full_adder_70            9     98.845    25.410      124.254 
