

================================================================
== Vivado HLS Report for 'normalise'
================================================================
* Date:           Tue Dec  5 11:38:05 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.35|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  118|  118|  118|  118|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- SumOfSquare     |   48|   48|        16|          -|          -|     3|    no    |
        |- calculateQ1to3  |   16|   16|         8|          -|          -|     2|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    232|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     550|    997|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    509|
|Register         |        -|      -|     382|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     932|   1738|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |MadgwickAHRSupdatbkb_U1  |MadgwickAHRSupdatbkb  |        0|      2|  324|  424|
    |MadgwickAHRSupdatcud_U2  |MadgwickAHRSupdatcud  |        0|      3|  151|  325|
    |MadgwickAHRSupdatdEe_U3  |MadgwickAHRSupdatdEe  |        0|      0|   75|  248|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  550|  997|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_157_p2            |     +    |      0|  0|  12|           3|           1|
    |i_2_fu_247_p2            |     +    |      0|  0|  10|           2|           1|
    |y_2_fu_226_p2            |     -    |      0|  0|  39|          31|          32|
    |tmp_14_fu_287_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_7_fu_197_p2          |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_146_p2      |   icmp   |      0|  0|   9|           3|           4|
    |exitcond_fu_236_p2       |   icmp   |      0|  0|   8|           2|           2|
    |notlhs5_fu_271_p2        |   icmp   |      0|  0|  11|           8|           2|
    |notlhs_fu_181_p2         |   icmp   |      0|  0|  11|           8|           2|
    |notrhs6_fu_277_p2        |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_fu_187_p2         |   icmp   |      0|  0|  18|          23|           1|
    |tmp_11_fu_283_p2         |    or    |      0|  0|   8|           1|           1|
    |tmp_4_fu_193_p2          |    or    |      0|  0|   8|           1|           1|
    |SumOfSquare_4_fu_202_p3  |  select  |      0|  0|  32|           1|          32|
    |storemerge_fu_292_p3     |  select  |      0|  0|  32|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 232|         109|          83|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |SumOfSquare_reg_87  |    9|          2|   32|         64|
    |ap_NS_fsm           |  345|         78|    1|         78|
    |grp_fu_110_opcode   |   15|          3|    2|          6|
    |grp_fu_110_p0       |   15|          3|   32|         96|
    |grp_fu_116_p0       |   27|          5|   32|        160|
    |grp_fu_116_p1       |   38|          7|   32|        224|
    |i1_reg_99           |    9|          2|    2|          4|
    |i_reg_76            |    9|          2|    3|          6|
    |in_r_address0       |   27|          5|    2|         10|
    |in_r_d0             |   15|          3|   32|         96|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  509|        110|  170|        744|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |SumOfSquare_4_reg_334  |  32|   0|   32|          0|
    |SumOfSquare_reg_87     |  32|   0|   32|          0|
    |ap_CS_fsm              |  77|   0|   77|          0|
    |i1_reg_99              |   2|   0|    2|          0|
    |i_1_reg_314            |   3|   0|    3|          0|
    |i_2_reg_364            |   2|   0|    2|          0|
    |i_reg_76               |   3|   0|    3|          0|
    |in_addr_2_reg_359      |   2|   0|    2|          0|
    |notlhs5_reg_374        |   1|   0|    1|          0|
    |notlhs_reg_319         |   1|   0|    1|          0|
    |notrhs6_reg_379        |   1|   0|    1|          0|
    |notrhs_reg_324         |   1|   0|    1|          0|
    |reg_126                |  32|   0|   32|          0|
    |reg_133                |  32|   0|   32|          0|
    |reg_140                |  32|   0|   32|          0|
    |tmp_13_reg_384         |   1|   0|    1|          0|
    |tmp_6_reg_329          |   1|   0|    1|          0|
    |tmp_i_6_reg_350        |  32|   0|   32|          0|
    |tmp_i_reg_340          |  31|   0|   31|          0|
    |tmp_s_reg_369          |  32|   0|   32|          0|
    |y_2_reg_345            |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 382|   0|  382|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   normalise  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   normalise  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   normalise  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   normalise  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   normalise  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   normalise  | return value |
|in_r_address0  | out |    2|  ap_memory |     in_r     |     array    |
|in_r_ce0       | out |    1|  ap_memory |     in_r     |     array    |
|in_r_we0       | out |    1|  ap_memory |     in_r     |     array    |
|in_r_d0        | out |   32|  ap_memory |     in_r     |     array    |
|in_r_q0        |  in |   32|  ap_memory |     in_r     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

