<?xml version="1.0" encoding="UTF-8"?>
	<spirit:component xmlns:kactus2="http://funbase.cs.tut.fi/" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5/index.xsd">
		<spirit:vendor>org.example</spirit:vendor>
		<spirit:library>example_lib</spirit:library>
		<spirit:name>gpio</spirit:name>
		<spirit:version>example_version</spirit:version>
<spirit:memoryMaps>
<spirit:memoryMap>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>RDL Example Registers</spirit:displayName>
<spirit:addressBlock>
<spirit:name>some_register_map</spirit:name>
<spirit:displayName>ASR Module Registers</spirit:displayName>
<spirit:description>This address map contains some example registers to show how RDL can be utilized in various situations.</spirit:description>
<spirit:baseAddress>0xD4019000</spirit:baseAddress>
<spirit:range>0x2000</spirit:range>
<spirit:width>32</spirit:width>
<spirit:usage> </spirit:usage>
<spirit:volatile>true</spirit:volatile>
<spirit:register>
<spirit:name>GPIO_PLR</spirit:name>
<spirit:description>GPIO Pin-Level Register</spirit:description>
<spirit:addressOffset>0X00</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PLX</spirit:name>
<spirit:description>gpio port level n (where n = 0 through 31)   0 = port state is low  1 = port state is high</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_PDR</spirit:name>
<spirit:description>GPIO Pin Direction Register</spirit:description>
<spirit:addressOffset>0X0C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PDX65</spirit:name>
<spirit:description>gpio port direction n (where n = 0 through 31)  0 = port configured as an input  1 = port configured as an output</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_PSR</spirit:name>
<spirit:description>GPIO Pin Output Set Register</spirit:description>
<spirit:addressOffset>0X18</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PSX</spirit:name>
<spirit:description>gpio output port set n (where n = 0 through 31)  0 = port level unaffected  1 = if port configured as an output, set port level logic high</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_PCR</spirit:name>
<spirit:description>GPIO Pin Output Clear Register</spirit:description>
<spirit:addressOffset>0X24</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PCX</spirit:name>
<spirit:description>gpio output port clear n (where n = 0 through 31)  0 = port level unaffected  1 = if port configured as an output, clear port level logic low</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_RER</spirit:name>
<spirit:description>GPIO Rising-Edge Detect Enable Register</spirit:description>
<spirit:addressOffset>0X30</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>REX</spirit:name>
<spirit:description>gpio port n rising-edge detect enable (where n = 0 through 31)  0 = disable rising-edge detect enable  1 = set corresponding gpio edge detect status register status bit when a rising edge is detected on the gpio port</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_FERx</spirit:name>
<spirit:description>GPIO Falling-Edge Detect Enable Register</spirit:description>
<spirit:addressOffset>0X3C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>FEX</spirit:name>
<spirit:description>gpio port falling-edge detect enable n (where n = 0 through 31)  0 = disable falling-edge detect enable  1 = set corresponding gpio edge detect status register status bit when a falling edge is detected on the gpio port</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_EDR</spirit:name>
<spirit:description>GPIO Edge Detect Status Register</spirit:description>
<spirit:addressOffset>0X48</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>EDX</spirit:name>
<spirit:description>gpio edge detect status n (where n = 0 through 31)  0 = no edge detect has occurred on the port as specified in gpio rising-edge detect enable and/or gpio falling-edge detect enable registers  1 = edge detect has occurred on the port as specified in the gpio rising-edge detect enable and/or gpio falling-edge detect enable registers</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_SDR</spirit:name>
<spirit:description>Bit-wise Set of GPIO Direction Register</spirit:description>
<spirit:addressOffset>0X54</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PDX150</spirit:name>
<spirit:description>set gpio port direction n (where n = 0 through 31)  0 = gpio pin direction register bit not affected  1 = gpio pin direction register bit is set and gpiox function is set to output</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_CDR</spirit:name>
<spirit:description>Bit-wise Clear of GPIO Direction Register</spirit:description>
<spirit:addressOffset>0X60</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PDX165</spirit:name>
<spirit:description>set gpio port direction n (where n = 0 through 31)  0 = gpio pin direction register bit not affected  1 = gpio pin direction register bit is cleared and gpio n function is set to input</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_SRERx</spirit:name>
<spirit:description>Bit-wise Set of GPIO Rising Edge Detect Enable Register</spirit:description>
<spirit:addressOffset>0X6C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PDX183</spirit:name>
<spirit:description>set gpio rising edge detect enable n (where n = 0 through 31)  0 = gpio rising-edge detect enable register bit is not affected  1 = gpio rising-edge detect enable register bit is set</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_CRERx</spirit:name>
<spirit:description>Bit-wise Clear of GPIO Rising Edge Detect Enable Register</spirit:description>
<spirit:addressOffset>0X78</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PDX190</spirit:name>
<spirit:description>clear gpio rising edge detect enable n (where n = 0 through 31)  0 = gpio rising-edge detect enable register bit is not affected  1 = gpio rising-edge detect enable register bit is cleared</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_SFER</spirit:name>
<spirit:description>Bit-wise Set of GPIO Falling Edge Detect Enable Register</spirit:description>
<spirit:addressOffset>0X84</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PDX208</spirit:name>
<spirit:description>set gpio falling edge detect enable n (where n = 0 through 31)  0 = gpio falling-edge detect enable register bit not affected  1 = gpio falling-edge detect enable register bit is set</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>GPIO_CFER</spirit:name>
<spirit:description>Bit-wise Clear of GPIO Falling Edge Detect Enable Register</spirit:description>
<spirit:addressOffset>0X90</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PDX215</spirit:name>
<spirit:description>clear gpio falling edge detect enable n (where n = 0 through 31)  0 = gpio falling-edge detect enable register bit not affected  1 = gpio falling-edge detect enable register bit is cleared</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>APMASK_REG</spirit:name>
<spirit:description>&lt;var Processor: Mohawk&gt; Bit-wise Mask of GPIO Edge Detect Register</spirit:description>
<spirit:addressOffset>0X9C</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PDX222</spirit:name>
<spirit:description>mask gpio edge detect n (where n = 0 through 31)  0 = gpio edge detects are masked   1 = gpio edge detects are not masked</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
<spirit:register>
<spirit:name>CPMASK_REG</spirit:name>
<spirit:description>&lt;var Processor: Comm&gt; Bit-wise Mask of GPIO Edge Detect Register</spirit:description>
<spirit:addressOffset>0XA8</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>true</spirit:volatile>
<spirit:access>read-write</spirit:access>
<spirit:reset>
<spirit:value>0</spirit:value>
<spirit:mask>0xffffffff</spirit:mask>
</spirit:reset>
<spirit:field>
<spirit:name>PDX229</spirit:name>
<spirit:description>mask gpio edge detect n (where n = 0 through 31)  0 = gpio edge detects are masked   1 = gpio edge detects are not masked</spirit:description>
<spirit:bitOffset>0</spirit:bitOffset>
<spirit:bitWidth>32</spirit:bitWidth>
<spirit:access>read-write</spirit:access>
</spirit:field>
</spirit:register>
</spirit:addressBlock>
</spirit:memoryMap>
</spirit:memoryMaps>
</spirit:component>