<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" name="BLK_TI-TILE">
 <!-- Tile Inputs -->
 <input  name="IN"  num_pins="1" />
 <!-- Tile Outputs -->
 <output name="OUT" num_pins="1"  />

 <xi:include href="../../../vpr/wire/wire.pb_type.xml"/>

 <interconnect>
  <direct name="BLK_TI-TILE.IN"  input="BLK_TI-TILE.IN"  output="BLK_IG-WIRE.in"  />
  <direct name="BLK_TI-TILE.OUT" input="BLK_IG-WIRE.out" output="BLK_TI-TILE.OUT" />
 </interconnect>

 <pinlocations pattern="custom">
  <loc side="right">BLK_TI-TILE.IN[0] BLK_TI-TILE.OUT[0]</loc>
 </pinlocations>

 <fc in_type="frac" in_val="1.0" out_type="frac" out_val="1.0"/>
</pb_type>
