Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Aug 26 16:12:09 2019
| Host         : BARAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WifiTopLevel_timing_summary_routed.rpt -pb WifiTopLevel_timing_summary_routed.pb -rpx WifiTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : WifiTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.390        0.000                      0                  567        0.152        0.000                      0                  567        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.390        0.000                      0                  567        0.152        0.000                      0                  567        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 i_esp8226/last_rx_chars_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/status_led_3_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 2.120ns (44.495%)  route 2.645ns (55.505%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.631     5.152    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  i_esp8226/last_rx_chars_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.478     5.630 f  i_esp8226/last_rx_chars_reg[4]/Q
                         net (fo=12, routed)          1.784     7.414    i_esp8226/last_rx_chars[4]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.295     7.709 r  i_esp8226/status_led_3_i_63/O
                         net (fo=1, routed)           0.000     7.709    i_esp8226/status_led_3_i_63_n_0
    SLICE_X6Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.242 r  i_esp8226/status_led_3_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000     8.242    i_esp8226/status_led_3_reg_i_51_n_0
    SLICE_X6Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.359 r  i_esp8226/status_led_3_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.359    i_esp8226/status_led_3_reg_i_41_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.476 r  i_esp8226/status_led_3_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.476    i_esp8226/status_led_3_reg_i_31_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.593 r  i_esp8226/status_led_3_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.593    i_esp8226/status_led_3_reg_i_21_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.710 r  i_esp8226/status_led_3_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.710    i_esp8226/status_led_3_reg_i_11_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.827 r  i_esp8226/status_led_3_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.827    i_esp8226/status_led_3_reg_i_3_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.056 r  i_esp8226/status_led_3_reg_i_1/CO[2]
                         net (fo=1, routed)           0.861     9.917    i_esp8226/status_led_3_reg_i_1_n_1
    SLICE_X8Y49          FDRE                                         r  i_esp8226/status_led_3_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.451    14.792    i_esp8226/clk100_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  i_esp8226/status_led_3_reg/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X8Y49          FDRE (Setup_fdre_C_R)       -0.710    14.307    i_esp8226/status_led_3_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 i_esp8226/last_rx_chars_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/status_led_4_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 1.744ns (37.646%)  route 2.889ns (62.354%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.634     5.155    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y41          FDRE                                         r  i_esp8226/last_rx_chars_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  i_esp8226/last_rx_chars_reg[26]/Q
                         net (fo=12, routed)          2.094     7.767    i_esp8226/last_rx_chars[26]
    SLICE_X9Y41          LUT3 (Prop_lut3_I0_O)        0.124     7.891 r  i_esp8226/status_led_4_i_45/O
                         net (fo=1, routed)           0.000     7.891    i_esp8226/status_led_4_i_45_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.423 r  i_esp8226/status_led_4_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.423    i_esp8226/status_led_4_reg_i_31_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  i_esp8226/status_led_4_reg_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.537    i_esp8226/status_led_4_reg_i_21_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  i_esp8226/status_led_4_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.651    i_esp8226/status_led_4_reg_i_11_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  i_esp8226/status_led_4_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.765    i_esp8226/status_led_4_reg_i_3_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.993 r  i_esp8226/status_led_4_reg_i_1/CO[2]
                         net (fo=1, routed)           0.795     9.788    i_esp8226/status_led_4_reg_i_1_n_1
    SLICE_X12Y45         FDRE                                         r  i_esp8226/status_led_4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.450    14.791    i_esp8226/clk100_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  i_esp8226/status_led_4_reg/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X12Y45         FDRE (Setup_fdre_C_R)       -0.713    14.303    i_esp8226/status_led_4_reg
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/tx_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.180ns (23.723%)  route 3.794ns (76.277%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.629     5.150    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  i_esp8226/current_char_reg_rep[2]/Q
                         net (fo=31, routed)          1.202     6.809    i_esp8226/current_char_reg_rep_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.933 f  i_esp8226/tx_data[7]_i_3/O
                         net (fo=2, routed)           0.992     7.924    i_esp8226/tx_data[7]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.048 f  i_esp8226/tx_data[5]_i_1/O
                         net (fo=3, routed)           0.728     8.776    i_esp8226/tx_data[5]_i_1_n_0
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.150     8.926 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.371     9.297    i_esp8226/current_char_rep[7]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I5_O)        0.326     9.623 r  i_esp8226/tx_data[7]_i_1/O
                         net (fo=4, routed)           0.501    10.124    i_esp8226/tx_data[7]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  i_esp8226/tx_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  i_esp8226/tx_data_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    i_esp8226/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/tx_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.180ns (23.723%)  route 3.794ns (76.277%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.629     5.150    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  i_esp8226/current_char_reg_rep[2]/Q
                         net (fo=31, routed)          1.202     6.809    i_esp8226/current_char_reg_rep_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.933 f  i_esp8226/tx_data[7]_i_3/O
                         net (fo=2, routed)           0.992     7.924    i_esp8226/tx_data[7]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.048 f  i_esp8226/tx_data[5]_i_1/O
                         net (fo=3, routed)           0.728     8.776    i_esp8226/tx_data[5]_i_1_n_0
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.150     8.926 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.371     9.297    i_esp8226/current_char_rep[7]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I5_O)        0.326     9.623 r  i_esp8226/tx_data[7]_i_1/O
                         net (fo=4, routed)           0.501    10.124    i_esp8226/tx_data[7]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  i_esp8226/tx_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  i_esp8226/tx_data_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    i_esp8226/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/tx_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.180ns (23.723%)  route 3.794ns (76.277%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.629     5.150    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  i_esp8226/current_char_reg_rep[2]/Q
                         net (fo=31, routed)          1.202     6.809    i_esp8226/current_char_reg_rep_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.933 f  i_esp8226/tx_data[7]_i_3/O
                         net (fo=2, routed)           0.992     7.924    i_esp8226/tx_data[7]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.048 f  i_esp8226/tx_data[5]_i_1/O
                         net (fo=3, routed)           0.728     8.776    i_esp8226/tx_data[5]_i_1_n_0
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.150     8.926 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.371     9.297    i_esp8226/current_char_rep[7]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I5_O)        0.326     9.623 r  i_esp8226/tx_data[7]_i_1/O
                         net (fo=4, routed)           0.501    10.124    i_esp8226/tx_data[7]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  i_esp8226/tx_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  i_esp8226/tx_data_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    i_esp8226/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.538ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/tx_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.180ns (23.723%)  route 3.794ns (76.277%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.629     5.150    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  i_esp8226/current_char_reg_rep[2]/Q
                         net (fo=31, routed)          1.202     6.809    i_esp8226/current_char_reg_rep_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.933 f  i_esp8226/tx_data[7]_i_3/O
                         net (fo=2, routed)           0.992     7.924    i_esp8226/tx_data[7]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.048 f  i_esp8226/tx_data[5]_i_1/O
                         net (fo=3, routed)           0.728     8.776    i_esp8226/tx_data[5]_i_1_n_0
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.150     8.926 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.371     9.297    i_esp8226/current_char_rep[7]_i_5_n_0
    SLICE_X4Y33          LUT6 (Prop_lut6_I5_O)        0.326     9.623 r  i_esp8226/tx_data[7]_i_1/O
                         net (fo=4, routed)           0.501    10.124    i_esp8226/tx_data[7]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  i_esp8226/tx_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  i_esp8226/tx_data_reg[7]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y32          FDRE (Setup_fdre_C_R)       -0.429    14.662    i_esp8226/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  4.538    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.180ns (22.804%)  route 3.994ns (77.196%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.629     5.150    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  i_esp8226/current_char_reg_rep[2]/Q
                         net (fo=31, routed)          1.202     6.809    i_esp8226/current_char_reg_rep_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.933 f  i_esp8226/tx_data[7]_i_3/O
                         net (fo=2, routed)           0.992     7.924    i_esp8226/tx_data[7]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.048 f  i_esp8226/tx_data[5]_i_1/O
                         net (fo=3, routed)           0.728     8.776    i_esp8226/tx_data[5]_i_1_n_0
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.150     8.926 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.479     9.405    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.326     9.731 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.593    10.325    i_esp8226/i_tx_n_2
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg[2]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    14.910    i_esp8226/current_char_reg[2]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.180ns (22.804%)  route 3.994ns (77.196%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.629     5.150    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  i_esp8226/current_char_reg_rep[2]/Q
                         net (fo=31, routed)          1.202     6.809    i_esp8226/current_char_reg_rep_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.933 f  i_esp8226/tx_data[7]_i_3/O
                         net (fo=2, routed)           0.992     7.924    i_esp8226/tx_data[7]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.048 f  i_esp8226/tx_data[5]_i_1/O
                         net (fo=3, routed)           0.728     8.776    i_esp8226/tx_data[5]_i_1_n_0
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.150     8.926 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.479     9.405    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.326     9.731 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.593    10.325    i_esp8226/i_tx_n_2
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg[3]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    14.910    i_esp8226/current_char_reg[3]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.180ns (22.804%)  route 3.994ns (77.196%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.629     5.150    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  i_esp8226/current_char_reg_rep[2]/Q
                         net (fo=31, routed)          1.202     6.809    i_esp8226/current_char_reg_rep_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.933 f  i_esp8226/tx_data[7]_i_3/O
                         net (fo=2, routed)           0.992     7.924    i_esp8226/tx_data[7]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.048 f  i_esp8226/tx_data[5]_i_1/O
                         net (fo=3, routed)           0.728     8.776    i_esp8226/tx_data[5]_i_1_n_0
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.150     8.926 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.479     9.405    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.326     9.731 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.593    10.325    i_esp8226/i_tx_n_2
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    14.910    i_esp8226/current_char_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.180ns (22.804%)  route 3.994ns (77.196%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.629     5.150    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  i_esp8226/current_char_reg_rep[2]/Q
                         net (fo=31, routed)          1.202     6.809    i_esp8226/current_char_reg_rep_n_0_[2]
    SLICE_X2Y31          LUT5 (Prop_lut5_I0_O)        0.124     6.933 f  i_esp8226/tx_data[7]_i_3/O
                         net (fo=2, routed)           0.992     7.924    i_esp8226/tx_data[7]_i_3_n_0
    SLICE_X2Y32          LUT6 (Prop_lut6_I0_O)        0.124     8.048 f  i_esp8226/tx_data[5]_i_1/O
                         net (fo=3, routed)           0.728     8.776    i_esp8226/tx_data[5]_i_1_n_0
    SLICE_X3Y32          LUT4 (Prop_lut4_I0_O)        0.150     8.926 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.479     9.405    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.326     9.731 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.593    10.325    i_esp8226/i_tx_n_2
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.511    14.852    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X3Y32          FDRE (Setup_fdre_C_CE)      -0.205    14.910    i_esp8226/current_char_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 i_esp8226/current_char_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.588     1.471    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  i_esp8226/current_char_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  i_esp8226/current_char_reg[0]/Q
                         net (fo=10, routed)          0.099     1.711    i_esp8226/current_char_reg__0[0]
    SLICE_X2Y31          LUT3 (Prop_lut3_I1_O)        0.048     1.759 r  i_esp8226/current_char_rep[1]_i_1/O
                         net (fo=2, routed)           0.000     1.759    i_esp8226/current_char_rep[1]_i_1_n_0
    SLICE_X2Y31          FDRE                                         r  i_esp8226/current_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.857     1.984    i_esp8226/clk100_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  i_esp8226/current_char_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.123     1.607    i_esp8226/current_char_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.143%)  route 0.106ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.590     1.473    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  i_esp8226/i_rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  i_esp8226/i_rx/data_reg[0]/Q
                         net (fo=1, routed)           0.106     1.720    i_esp8226/i_rx_n_10
    SLICE_X6Y37          FDRE                                         r  i_esp8226/last_rx_chars_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.860     1.987    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  i_esp8226/last_rx_chars_reg[0]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.075     1.563    i_esp8226/last_rx_chars_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i_esp8226/i_tx/busy_sr_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_tx/busy_sr_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.591     1.474    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X1Y36          FDSE                                         r  i_esp8226/i_tx/busy_sr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDSE (Prop_fdse_C_Q)         0.141     1.615 r  i_esp8226/i_tx/busy_sr_reg[7]/Q
                         net (fo=1, routed)           0.101     1.716    i_esp8226/i_tx/p_1_in[6]
    SLICE_X2Y35          FDSE                                         r  i_esp8226/i_tx/busy_sr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.861     1.988    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X2Y35          FDSE                                         r  i_esp8226/i_tx/busy_sr_reg[6]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y35          FDSE (Hold_fdse_C_D)         0.064     1.553    i_esp8226/i_tx/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i_esp8226/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_tx/sending_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.460%)  route 0.103ns (35.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.590     1.473    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  i_esp8226/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  i_esp8226/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.103     1.717    i_esp8226/i_tx/tx_data_reg[6][3]
    SLICE_X0Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.762 r  i_esp8226/i_tx/sending[7]_i_1/O
                         net (fo=1, routed)           0.000     1.762    i_esp8226/i_tx/sending[7]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  i_esp8226/i_tx/sending_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.859     1.986    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  i_esp8226/i_tx/sending_reg[7]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.092     1.579    i_esp8226/i_tx/sending_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 i_esp8226/i_tx/sending_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_tx/sending_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.482%)  route 0.107ns (36.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.590     1.473    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  i_esp8226/i_tx/sending_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  i_esp8226/i_tx/sending_reg[7]/Q
                         net (fo=1, routed)           0.107     1.721    i_esp8226/i_tx/sending_reg_n_0_[7]
    SLICE_X1Y34          LUT4 (Prop_lut4_I3_O)        0.045     1.766 r  i_esp8226/i_tx/sending[6]_i_1/O
                         net (fo=1, routed)           0.000     1.766    i_esp8226/i_tx/sending[6]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  i_esp8226/i_tx/sending_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.860     1.987    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  i_esp8226/i_tx/sending_reg[6]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.092     1.580    i_esp8226/i_tx/sending_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/receiving_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_rx/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.413%)  route 0.118ns (45.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.591     1.474    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X4Y38          FDRE                                         r  i_esp8226/i_rx/receiving_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  i_esp8226/i_rx/receiving_reg[0]/Q
                         net (fo=1, routed)           0.118     1.733    i_esp8226/i_rx/receiving[0]
    SLICE_X4Y37          FDRE                                         r  i_esp8226/i_rx/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.860     1.987    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  i_esp8226/i_rx/data_reg[0]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X4Y37          FDRE (Hold_fdre_C_D)         0.046     1.534    i_esp8226/i_rx/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 i_esp8226/last_rx_chars_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.528%)  route 0.150ns (51.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.593     1.476    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  i_esp8226/last_rx_chars_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  i_esp8226/last_rx_chars_reg[70]/Q
                         net (fo=9, routed)           0.150     1.767    i_esp8226/last_rx_chars[70]
    SLICE_X7Y47          FDRE                                         r  i_esp8226/last_rx_chars_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     1.992    i_esp8226/clk100_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  i_esp8226/last_rx_chars_reg[78]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.072     1.565    i_esp8226/last_rx_chars_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/rx_in_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_rx/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.594     1.477    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  i_esp8226/i_rx/rx_in_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  i_esp8226/i_rx/rx_in_last_reg/Q
                         net (fo=2, routed)           0.069     1.674    i_esp8226/i_rx/rx_in_last
    SLICE_X1Y40          LUT5 (Prop_lut5_I3_O)        0.099     1.773 r  i_esp8226/i_rx/busy_i_1/O
                         net (fo=1, routed)           0.000     1.773    i_esp8226/i_rx/busy_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  i_esp8226/i_rx/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.865     1.992    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X1Y40          FDRE                                         r  i_esp8226/i_rx/busy_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.091     1.568    i_esp8226/i_rx/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.590     1.473    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  i_esp8226/i_rx/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.128     1.601 r  i_esp8226/i_rx/data_reg[4]/Q
                         net (fo=1, routed)           0.105     1.706    i_esp8226/i_rx_n_6
    SLICE_X6Y37          FDRE                                         r  i_esp8226/last_rx_chars_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.860     1.987    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  i_esp8226/last_rx_chars_reg[4]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.006     1.494    i_esp8226/last_rx_chars_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.590     1.473    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  i_esp8226/i_rx/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  i_esp8226/i_rx/data_reg[3]/Q
                         net (fo=1, routed)           0.157     1.771    i_esp8226/i_rx_n_7
    SLICE_X6Y37          FDRE                                         r  i_esp8226/last_rx_chars_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.860     1.987    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  i_esp8226/last_rx_chars_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDRE (Hold_fdre_C_D)         0.063     1.551    i_esp8226/last_rx_chars_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    i_esp8226/current_char_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31    i_esp8226/current_char_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    i_esp8226/current_char_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y32    i_esp8226/current_char_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    i_esp8226/current_char_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    i_esp8226/current_char_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y31    i_esp8226/current_char_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y32    i_esp8226/current_char_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    i_esp8226/current_char_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    i_esp8226/current_char_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    i_esp8226/current_char_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    i_esp8226/current_char_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    i_esp8226/current_char_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    i_esp8226/current_char_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    i_esp8226/current_char_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    i_esp8226/current_char_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    i_esp8226/current_char_reg_rep[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y31    i_esp8226/current_char_reg_rep[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    i_esp8226/current_char_reg_rep[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    i_esp8226/current_char_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    i_esp8226/current_char_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    i_esp8226/current_char_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    i_esp8226/current_char_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y32    i_esp8226/current_char_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    i_esp8226/current_char_reg_rep[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    i_esp8226/delay_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    i_esp8226/delay_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    i_esp8226/delay_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    i_esp8226/delay_counter_reg[19]/C



