$date
	Thu Feb 10 17:56:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module andGate_tb $end
$var wire 1 ! ctb $end
$var reg 1 " atb $end
$var reg 1 # btb $end
$scope module andGate_inst1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10000
1#
#20000
0#
1"
#30000
1!
1#
