
Project_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd94  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003354  0800bf28  0800bf28  0001bf28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f27c  0800f27c  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800f27c  0800f27c  0001f27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f284  0800f284  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f284  0800f284  0001f284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f288  0800f288  0001f288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800f28c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041a0  200001e0  0800f46c  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004380  0800f46c  00024380  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020a6a  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003f4e  00000000  00000000  00040c7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a0  00000000  00000000  00044bc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001498  00000000  00000000  00046168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002be6e  00000000  00000000  00047600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d79d  00000000  00000000  0007346e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00111fe4  00000000  00000000  00090c0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c5  00000000  00000000  001a2bef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007034  00000000  00000000  001a2cb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000284c  00000000  00000000  001a9ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bf0c 	.word	0x0800bf0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800bf0c 	.word	0x0800bf0c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	; 0x28
 8000ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ffe:	f107 031c 	add.w	r3, r7, #28
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800100a:	1d3b      	adds	r3, r7, #4
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
 8001018:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800101a:	4b2f      	ldr	r3, [pc, #188]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800101c:	4a2f      	ldr	r2, [pc, #188]	; (80010dc <MX_ADC1_Init+0xe4>)
 800101e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001020:	4b2d      	ldr	r3, [pc, #180]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001022:	2200      	movs	r2, #0
 8001024:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001026:	4b2c      	ldr	r3, [pc, #176]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800102c:	4b2a      	ldr	r3, [pc, #168]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001032:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001038:	4b27      	ldr	r3, [pc, #156]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800103a:	2204      	movs	r2, #4
 800103c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800103e:	4b26      	ldr	r3, [pc, #152]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001040:	2200      	movs	r2, #0
 8001042:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001044:	4b24      	ldr	r3, [pc, #144]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001046:	2200      	movs	r2, #0
 8001048:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800104a:	4b23      	ldr	r3, [pc, #140]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800104c:	2201      	movs	r2, #1
 800104e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001050:	4b21      	ldr	r3, [pc, #132]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001058:	4b1f      	ldr	r3, [pc, #124]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800105a:	2200      	movs	r2, #0
 800105c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800105e:	4b1e      	ldr	r3, [pc, #120]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001060:	2200      	movs	r2, #0
 8001062:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001064:	4b1c      	ldr	r3, [pc, #112]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001066:	2200      	movs	r2, #0
 8001068:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800106c:	4b1a      	ldr	r3, [pc, #104]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800106e:	2200      	movs	r2, #0
 8001070:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001074:	2200      	movs	r2, #0
 8001076:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800107a:	4817      	ldr	r0, [pc, #92]	; (80010d8 <MX_ADC1_Init+0xe0>)
 800107c:	f001 f87a 	bl	8002174 <HAL_ADC_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001086:	f000 fb39 	bl	80016fc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800108e:	f107 031c 	add.w	r3, r7, #28
 8001092:	4619      	mov	r1, r3
 8001094:	4810      	ldr	r0, [pc, #64]	; (80010d8 <MX_ADC1_Init+0xe0>)
 8001096:	f002 f80b 	bl	80030b0 <HAL_ADCEx_MultiModeConfigChannel>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80010a0:	f000 fb2c 	bl	80016fc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80010a4:	4b0e      	ldr	r3, [pc, #56]	; (80010e0 <MX_ADC1_Init+0xe8>)
 80010a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010a8:	2306      	movs	r3, #6
 80010aa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 80010ac:	2302      	movs	r3, #2
 80010ae:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010b0:	237f      	movs	r3, #127	; 0x7f
 80010b2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010b4:	2304      	movs	r3, #4
 80010b6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	; (80010d8 <MX_ADC1_Init+0xe0>)
 80010c2:	f001 fb4d 	bl	8002760 <HAL_ADC_ConfigChannel>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80010cc:	f000 fb16 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010d0:	bf00      	nop
 80010d2:	3728      	adds	r7, #40	; 0x28
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200001fc 	.word	0x200001fc
 80010dc:	50040000 	.word	0x50040000
 80010e0:	32601000 	.word	0x32601000

080010e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b0ac      	sub	sp, #176	; 0xb0
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010fc:	f107 0314 	add.w	r3, r7, #20
 8001100:	2288      	movs	r2, #136	; 0x88
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f006 fa4d 	bl	80075a4 <memset>
  if(adcHandle->Instance==ADC1)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a27      	ldr	r2, [pc, #156]	; (80011ac <HAL_ADC_MspInit+0xc8>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d147      	bne.n	80011a4 <HAL_ADC_MspInit+0xc0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001114:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001118:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800111a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800111e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8001122:	2302      	movs	r3, #2
 8001124:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001126:	2301      	movs	r3, #1
 8001128:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800112a:	2308      	movs	r3, #8
 800112c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800112e:	2307      	movs	r3, #7
 8001130:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001132:	2302      	movs	r3, #2
 8001134:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001136:	2302      	movs	r3, #2
 8001138:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800113a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800113e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001140:	f107 0314 	add.w	r3, r7, #20
 8001144:	4618      	mov	r0, r3
 8001146:	f003 f99b 	bl	8004480 <HAL_RCCEx_PeriphCLKConfig>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001150:	f000 fad4 	bl	80016fc <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001154:	4b16      	ldr	r3, [pc, #88]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 8001156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001158:	4a15      	ldr	r2, [pc, #84]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 800115a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800115e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001160:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 8001162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001164:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001168:	613b      	str	r3, [r7, #16]
 800116a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116c:	4b10      	ldr	r3, [pc, #64]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 800116e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001170:	4a0f      	ldr	r2, [pc, #60]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 8001172:	f043 0301 	orr.w	r3, r3, #1
 8001176:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001178:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <HAL_ADC_MspInit+0xcc>)
 800117a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117c:	f003 0301 	and.w	r3, r3, #1
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800118a:	230b      	movs	r3, #11
 800118c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001190:	2300      	movs	r3, #0
 8001192:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001196:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800119a:	4619      	mov	r1, r3
 800119c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011a0:	f002 f948 	bl	8003434 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011a4:	bf00      	nop
 80011a6:	37b0      	adds	r7, #176	; 0xb0
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	50040000 	.word	0x50040000
 80011b0:	40021000 	.word	0x40021000

080011b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08a      	sub	sp, #40	; 0x28
 80011b8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ba:	f107 0314 	add.w	r3, r7, #20
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]
 80011c4:	609a      	str	r2, [r3, #8]
 80011c6:	60da      	str	r2, [r3, #12]
 80011c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ca:	4b3f      	ldr	r3, [pc, #252]	; (80012c8 <MX_GPIO_Init+0x114>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	4a3e      	ldr	r2, [pc, #248]	; (80012c8 <MX_GPIO_Init+0x114>)
 80011d0:	f043 0304 	orr.w	r3, r3, #4
 80011d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d6:	4b3c      	ldr	r3, [pc, #240]	; (80012c8 <MX_GPIO_Init+0x114>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	f003 0304 	and.w	r3, r3, #4
 80011de:	613b      	str	r3, [r7, #16]
 80011e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011e2:	4b39      	ldr	r3, [pc, #228]	; (80012c8 <MX_GPIO_Init+0x114>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e6:	4a38      	ldr	r2, [pc, #224]	; (80012c8 <MX_GPIO_Init+0x114>)
 80011e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011ee:	4b36      	ldr	r3, [pc, #216]	; (80012c8 <MX_GPIO_Init+0x114>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011fa:	4b33      	ldr	r3, [pc, #204]	; (80012c8 <MX_GPIO_Init+0x114>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fe:	4a32      	ldr	r2, [pc, #200]	; (80012c8 <MX_GPIO_Init+0x114>)
 8001200:	f043 0301 	orr.w	r3, r3, #1
 8001204:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001206:	4b30      	ldr	r3, [pc, #192]	; (80012c8 <MX_GPIO_Init+0x114>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120a:	f003 0301 	and.w	r3, r3, #1
 800120e:	60bb      	str	r3, [r7, #8]
 8001210:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001212:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <MX_GPIO_Init+0x114>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001216:	4a2c      	ldr	r2, [pc, #176]	; (80012c8 <MX_GPIO_Init+0x114>)
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800121e:	4b2a      	ldr	r3, [pc, #168]	; (80012c8 <MX_GPIO_Init+0x114>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	607b      	str	r3, [r7, #4]
 8001228:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_9, GPIO_PIN_RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	f44f 7118 	mov.w	r1, #608	; 0x260
 8001230:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001234:	f002 faa8 	bl	8003788 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001238:	2200      	movs	r2, #0
 800123a:	2180      	movs	r1, #128	; 0x80
 800123c:	4823      	ldr	r0, [pc, #140]	; (80012cc <MX_GPIO_Init+0x118>)
 800123e:	f002 faa3 	bl	8003788 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8001242:	2200      	movs	r2, #0
 8001244:	2170      	movs	r1, #112	; 0x70
 8001246:	4822      	ldr	r0, [pc, #136]	; (80012d0 <MX_GPIO_Init+0x11c>)
 8001248:	f002 fa9e 	bl	8003788 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800124c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001250:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001252:	2300      	movs	r3, #0
 8001254:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001256:	2300      	movs	r3, #0
 8001258:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4619      	mov	r1, r3
 8001260:	481a      	ldr	r0, [pc, #104]	; (80012cc <MX_GPIO_Init+0x118>)
 8001262:	f002 f8e7 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA6 PA9 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_9;
 8001266:	f44f 7318 	mov.w	r3, #608	; 0x260
 800126a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2300      	movs	r3, #0
 8001276:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	4619      	mov	r1, r3
 800127e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001282:	f002 f8d7 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001286:	2380      	movs	r3, #128	; 0x80
 8001288:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128a:	2301      	movs	r3, #1
 800128c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001292:	2300      	movs	r3, #0
 8001294:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001296:	f107 0314 	add.w	r3, r7, #20
 800129a:	4619      	mov	r1, r3
 800129c:	480b      	ldr	r0, [pc, #44]	; (80012cc <MX_GPIO_Init+0x118>)
 800129e:	f002 f8c9 	bl	8003434 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80012a2:	2370      	movs	r3, #112	; 0x70
 80012a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a6:	2301      	movs	r3, #1
 80012a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4619      	mov	r1, r3
 80012b8:	4805      	ldr	r0, [pc, #20]	; (80012d0 <MX_GPIO_Init+0x11c>)
 80012ba:	f002 f8bb 	bl	8003434 <HAL_GPIO_Init>

}
 80012be:	bf00      	nop
 80012c0:	3728      	adds	r7, #40	; 0x28
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	40021000 	.word	0x40021000
 80012cc:	48000800 	.word	0x48000800
 80012d0:	48000400 	.word	0x48000400

080012d4 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80012dc:	1d39      	adds	r1, r7, #4
 80012de:	f04f 33ff 	mov.w	r3, #4294967295
 80012e2:	2201      	movs	r2, #1
 80012e4:	4803      	ldr	r0, [pc, #12]	; (80012f4 <__io_putchar+0x20>)
 80012e6:	f004 fb29 	bl	800593c <HAL_UART_Transmit>
  return ch;
 80012ea:	687b      	ldr	r3, [r7, #4]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	200042e8 	.word	0x200042e8

080012f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012f8:	b5b0      	push	{r4, r5, r7, lr}
 80012fa:	b09c      	sub	sp, #112	; 0x70
 80012fc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012fe:	f000 fcb5 	bl	8001c6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001302:	f000 f97f 	bl	8001604 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001306:	f7ff ff55 	bl	80011b4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800130a:	f000 fbf9 	bl	8001b00 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800130e:	f7ff fe73 	bl	8000ff8 <MX_ADC1_Init>
  MX_RTC_Init();
 8001312:	f000 f9f9 	bl	8001708 <MX_RTC_Init>
  MX_TIM2_Init();
 8001316:	f000 fb81 	bl	8001a1c <MX_TIM2_Init>
  //HAL_ADCEx_Calibration_Start(&hdac1);
  //HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&ADC_Value, FFT_LENGTH);
  //HAL_TIM_Base_Start_IT(&htim2);

  	//LCD initialization
    Lcd_PortType ports[] = { GPIOC, GPIOB, GPIOA, GPIOA };
 800131a:	4ba9      	ldr	r3, [pc, #676]	; (80015c0 <main+0x2c8>)
 800131c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001320:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001322:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    Lcd_PinType pins[] = {GPIO_PIN_7, GPIO_PIN_6, GPIO_PIN_9, GPIO_PIN_6};
 8001326:	4aa7      	ldr	r2, [pc, #668]	; (80015c4 <main+0x2cc>)
 8001328:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800132c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001330:	e883 0003 	stmia.w	r3, {r0, r1}
    Lcd_HandleTypeDef lcd;

    lcd = Lcd_create(ports, pins, GPIOB, GPIO_PIN_5, GPIOB, GPIO_PIN_4, LCD_4_BIT_MODE);
 8001334:	4638      	mov	r0, r7
 8001336:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800133a:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800133e:	2300      	movs	r3, #0
 8001340:	9303      	str	r3, [sp, #12]
 8001342:	2310      	movs	r3, #16
 8001344:	9302      	str	r3, [sp, #8]
 8001346:	4ba0      	ldr	r3, [pc, #640]	; (80015c8 <main+0x2d0>)
 8001348:	9301      	str	r3, [sp, #4]
 800134a:	2320      	movs	r3, #32
 800134c:	9300      	str	r3, [sp, #0]
 800134e:	4b9e      	ldr	r3, [pc, #632]	; (80015c8 <main+0x2d0>)
 8001350:	f004 ffef 	bl	8006332 <Lcd_create>
 8001354:	f107 041c 	add.w	r4, r7, #28
 8001358:	463d      	mov	r5, r7
 800135a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800135c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800135e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001362:	e884 0003 	stmia.w	r4, {r0, r1}

    Lcd_cursor(&lcd, 0,1);
 8001366:	f107 031c 	add.w	r3, r7, #28
 800136a:	2201      	movs	r2, #1
 800136c:	2100      	movs	r1, #0
 800136e:	4618      	mov	r0, r3
 8001370:	f005 f86c 	bl	800644c <Lcd_cursor>
    Lcd_string(&lcd, "$$$$$$$$$$$$$$");
 8001374:	f107 031c 	add.w	r3, r7, #28
 8001378:	4994      	ldr	r1, [pc, #592]	; (80015cc <main+0x2d4>)
 800137a:	4618      	mov	r0, r3
 800137c:	f005 f846 	bl	800640c <Lcd_string>
      for ( int x = 1; x <= 100 ; x++ )
 8001380:	2301      	movs	r3, #1
 8001382:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001384:	e012      	b.n	80013ac <main+0xb4>
      {
        Lcd_cursor(&lcd, 1,7);
 8001386:	f107 031c 	add.w	r3, r7, #28
 800138a:	2207      	movs	r2, #7
 800138c:	2101      	movs	r1, #1
 800138e:	4618      	mov	r0, r3
 8001390:	f005 f85c 	bl	800644c <Lcd_cursor>
        Lcd_int(&lcd, x);
 8001394:	f107 031c 	add.w	r3, r7, #28
 8001398:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800139a:	4618      	mov	r0, r3
 800139c:	f005 f81e 	bl	80063dc <Lcd_int>
        HAL_Delay (100);
 80013a0:	2064      	movs	r0, #100	; 0x64
 80013a2:	f000 fcdf 	bl	8001d64 <HAL_Delay>
      for ( int x = 1; x <= 100 ; x++ )
 80013a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013a8:	3301      	adds	r3, #1
 80013aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80013ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013ae:	2b64      	cmp	r3, #100	; 0x64
 80013b0:	dde9      	ble.n	8001386 <main+0x8e>
      }

      Lcd_clear(&lcd);
 80013b2:	f107 031c 	add.w	r3, r7, #28
 80013b6:	4618      	mov	r0, r3
 80013b8:	f005 f862 	bl	8006480 <Lcd_clear>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  cnt ++;
 80013bc:	4b84      	ldr	r3, [pc, #528]	; (80015d0 <main+0x2d8>)
 80013be:	881b      	ldrh	r3, [r3, #0]
 80013c0:	3301      	adds	r3, #1
 80013c2:	b29a      	uxth	r2, r3
 80013c4:	4b82      	ldr	r3, [pc, #520]	; (80015d0 <main+0x2d8>)
 80013c6:	801a      	strh	r2, [r3, #0]
//	  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0){
//		  Lcd_clear(store);
//	  }
	  if(i == FFT_LENGTH){
 80013c8:	4b82      	ldr	r3, [pc, #520]	; (80015d4 <main+0x2dc>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013d0:	f040 80d8 	bne.w	8001584 <main+0x28c>
//			  sum += ADC_In[i];
//		  }
//		  average = sum / FFT_LENGTH;

		  //Initialize Buff_In
		  for (int i = 0; i < FFT_LENGTH; i++)
 80013d4:	2300      	movs	r3, #0
 80013d6:	65bb      	str	r3, [r7, #88]	; 0x58
 80013d8:	e02e      	b.n	8001438 <main+0x140>
		  {
			  //Buff_In[i * 2] = ADC_In[i] - average;
			  Buff_In[i * 2] = ADC_In[i]*3.3/4096;
 80013da:	4a7f      	ldr	r2, [pc, #508]	; (80015d8 <main+0x2e0>)
 80013dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4413      	add	r3, r2
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff f8af 	bl	8000548 <__aeabi_f2d>
 80013ea:	a371      	add	r3, pc, #452	; (adr r3, 80015b0 <main+0x2b8>)
 80013ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f0:	f7ff f902 	bl	80005f8 <__aeabi_dmul>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	4610      	mov	r0, r2
 80013fa:	4619      	mov	r1, r3
 80013fc:	f04f 0200 	mov.w	r2, #0
 8001400:	4b76      	ldr	r3, [pc, #472]	; (80015dc <main+0x2e4>)
 8001402:	f7ff fa23 	bl	800084c <__aeabi_ddiv>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	4610      	mov	r0, r2
 800140c:	4619      	mov	r1, r3
 800140e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001410:	005c      	lsls	r4, r3, #1
 8001412:	f7ff fbe9 	bl	8000be8 <__aeabi_d2f>
 8001416:	4602      	mov	r2, r0
 8001418:	4971      	ldr	r1, [pc, #452]	; (80015e0 <main+0x2e8>)
 800141a:	00a3      	lsls	r3, r4, #2
 800141c:	440b      	add	r3, r1
 800141e:	601a      	str	r2, [r3, #0]
			  Buff_In[i * 2 + 1] = 0;
 8001420:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	3301      	adds	r3, #1
 8001426:	4a6e      	ldr	r2, [pc, #440]	; (80015e0 <main+0x2e8>)
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	4413      	add	r3, r2
 800142c:	f04f 0200 	mov.w	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
		  for (int i = 0; i < FFT_LENGTH; i++)
 8001432:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001434:	3301      	adds	r3, #1
 8001436:	65bb      	str	r3, [r7, #88]	; 0x58
 8001438:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800143a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800143e:	dbcc      	blt.n	80013da <main+0xe2>
		  }

		  //Perform FFT
		  arm_cfft_f32(&arm_cfft_sR_f32_len1024, Buff_In, 0, 1);
 8001440:	2301      	movs	r3, #1
 8001442:	2200      	movs	r2, #0
 8001444:	4966      	ldr	r1, [pc, #408]	; (80015e0 <main+0x2e8>)
 8001446:	4867      	ldr	r0, [pc, #412]	; (80015e4 <main+0x2ec>)
 8001448:	f005 fc06 	bl	8006c58 <arm_cfft_f32>
		  arm_cmplx_mag_f32(Buff_In, Buff_Out, FFT_LENGTH);
 800144c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001450:	4965      	ldr	r1, [pc, #404]	; (80015e8 <main+0x2f0>)
 8001452:	4863      	ldr	r0, [pc, #396]	; (80015e0 <main+0x2e8>)
 8001454:	f005 fc98 	bl	8006d88 <arm_cmplx_mag_f32>

		  //FFT output regulation
		  Buff_Out[0] /= 1024;
 8001458:	4b63      	ldr	r3, [pc, #396]	; (80015e8 <main+0x2f0>)
 800145a:	ed93 7a00 	vldr	s14, [r3]
 800145e:	eddf 6a63 	vldr	s13, [pc, #396]	; 80015ec <main+0x2f4>
 8001462:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001466:	4b60      	ldr	r3, [pc, #384]	; (80015e8 <main+0x2f0>)
 8001468:	edc3 7a00 	vstr	s15, [r3]
		  for(int i = 0; i < FFT_LENGTH; i++){
 800146c:	2300      	movs	r3, #0
 800146e:	657b      	str	r3, [r7, #84]	; 0x54
 8001470:	e012      	b.n	8001498 <main+0x1a0>
			  Buff_Out[i] /= 512;
 8001472:	4a5d      	ldr	r2, [pc, #372]	; (80015e8 <main+0x2f0>)
 8001474:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	ed93 7a00 	vldr	s14, [r3]
 800147e:	eddf 6a5c 	vldr	s13, [pc, #368]	; 80015f0 <main+0x2f8>
 8001482:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001486:	4a58      	ldr	r2, [pc, #352]	; (80015e8 <main+0x2f0>)
 8001488:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4413      	add	r3, r2
 800148e:	edc3 7a00 	vstr	s15, [r3]
		  for(int i = 0; i < FFT_LENGTH; i++){
 8001492:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001494:	3301      	adds	r3, #1
 8001496:	657b      	str	r3, [r7, #84]	; 0x54
 8001498:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800149a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800149e:	dbe8      	blt.n	8001472 <main+0x17a>
		  }

		  //Find the maximum magnitude and its index
		  uint32_t index = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	653b      	str	r3, [r7, #80]	; 0x50
		  for(int i = 1; i < FFT_LENGTH; i++){
 80014a4:	2301      	movs	r3, #1
 80014a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80014a8:	e015      	b.n	80014d6 <main+0x1de>
			 if(Buff_Out[i] > Buff_Out[index]){
 80014aa:	4a4f      	ldr	r2, [pc, #316]	; (80015e8 <main+0x2f0>)
 80014ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	4413      	add	r3, r2
 80014b2:	ed93 7a00 	vldr	s14, [r3]
 80014b6:	4a4c      	ldr	r2, [pc, #304]	; (80015e8 <main+0x2f0>)
 80014b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	edd3 7a00 	vldr	s15, [r3]
 80014c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ca:	dd01      	ble.n	80014d0 <main+0x1d8>
			   index = i;
 80014cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014ce:	653b      	str	r3, [r7, #80]	; 0x50
		  for(int i = 1; i < FFT_LENGTH; i++){
 80014d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014d2:	3301      	adds	r3, #1
 80014d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80014d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014dc:	dbe5      	blt.n	80014aa <main+0x1b2>
			 }
		  }
		  printf("%.4f %d\r\n", Buff_Out[index], index);
 80014de:	4a42      	ldr	r2, [pc, #264]	; (80015e8 <main+0x2f0>)
 80014e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4413      	add	r3, r2
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff f82d 	bl	8000548 <__aeabi_f2d>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80014f4:	9100      	str	r1, [sp, #0]
 80014f6:	483f      	ldr	r0, [pc, #252]	; (80015f4 <main+0x2fc>)
 80014f8:	f006 fed6 	bl	80082a8 <iprintf>


		  frequency = index * 250000.0 / FFT_LENGTH / 2.5;
 80014fc:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80014fe:	f7ff f801 	bl	8000504 <__aeabi_ui2d>
 8001502:	a32d      	add	r3, pc, #180	; (adr r3, 80015b8 <main+0x2c0>)
 8001504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001508:	f7ff f876 	bl	80005f8 <__aeabi_dmul>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4610      	mov	r0, r2
 8001512:	4619      	mov	r1, r3
 8001514:	f04f 0200 	mov.w	r2, #0
 8001518:	4b37      	ldr	r3, [pc, #220]	; (80015f8 <main+0x300>)
 800151a:	f7ff f997 	bl	800084c <__aeabi_ddiv>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	4610      	mov	r0, r2
 8001524:	4619      	mov	r1, r3
 8001526:	f04f 0200 	mov.w	r2, #0
 800152a:	4b34      	ldr	r3, [pc, #208]	; (80015fc <main+0x304>)
 800152c:	f7ff f98e 	bl	800084c <__aeabi_ddiv>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4610      	mov	r0, r2
 8001536:	4619      	mov	r1, r3
 8001538:	f7ff fb56 	bl	8000be8 <__aeabi_d2f>
 800153c:	4603      	mov	r3, r0
 800153e:	4a30      	ldr	r2, [pc, #192]	; (8001600 <main+0x308>)
 8001540:	6013      	str	r3, [r2, #0]
		  frequency = (int)frequency;
 8001542:	4b2f      	ldr	r3, [pc, #188]	; (8001600 <main+0x308>)
 8001544:	edd3 7a00 	vldr	s15, [r3]
 8001548:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800154c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001550:	4b2b      	ldr	r3, [pc, #172]	; (8001600 <main+0x308>)
 8001552:	edc3 7a00 	vstr	s15, [r3]

		  //Display frequency on LCD
		  Lcd_cursor(&lcd, 0, 1);
 8001556:	f107 031c 	add.w	r3, r7, #28
 800155a:	2201      	movs	r2, #1
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f004 ff74 	bl	800644c <Lcd_cursor>
		  Lcd_int(&lcd, frequency);
 8001564:	4b26      	ldr	r3, [pc, #152]	; (8001600 <main+0x308>)
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800156e:	f107 031c 	add.w	r3, r7, #28
 8001572:	ee17 1a90 	vmov	r1, s15
 8001576:	4618      	mov	r0, r3
 8001578:	f004 ff30 	bl	80063dc <Lcd_int>

		  //Reset i to 0
		  i = 0;
 800157c:	4b15      	ldr	r3, [pc, #84]	; (80015d4 <main+0x2dc>)
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
 8001582:	e71b      	b.n	80013bc <main+0xc4>
		  }

	  else{
		  ADC_In[i] = Get_Adc();
 8001584:	f005 f824 	bl	80065d0 <Get_Adc>
 8001588:	4603      	mov	r3, r0
 800158a:	ee07 3a90 	vmov	s15, r3
 800158e:	4b11      	ldr	r3, [pc, #68]	; (80015d4 <main+0x2dc>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001596:	4a10      	ldr	r2, [pc, #64]	; (80015d8 <main+0x2e0>)
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	4413      	add	r3, r2
 800159c:	edc3 7a00 	vstr	s15, [r3]
		  i++;
 80015a0:	4b0c      	ldr	r3, [pc, #48]	; (80015d4 <main+0x2dc>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	3301      	adds	r3, #1
 80015a6:	4a0b      	ldr	r2, [pc, #44]	; (80015d4 <main+0x2dc>)
 80015a8:	6013      	str	r3, [r2, #0]
	  cnt ++;
 80015aa:	e707      	b.n	80013bc <main+0xc4>
 80015ac:	f3af 8000 	nop.w
 80015b0:	66666666 	.word	0x66666666
 80015b4:	400a6666 	.word	0x400a6666
 80015b8:	00000000 	.word	0x00000000
 80015bc:	410e8480 	.word	0x410e8480
 80015c0:	0800bf44 	.word	0x0800bf44
 80015c4:	0800bf54 	.word	0x0800bf54
 80015c8:	48000400 	.word	0x48000400
 80015cc:	0800bf28 	.word	0x0800bf28
 80015d0:	20000260 	.word	0x20000260
 80015d4:	20004268 	.word	0x20004268
 80015d8:	20000268 	.word	0x20000268
 80015dc:	40b00000 	.word	0x40b00000
 80015e0:	20001268 	.word	0x20001268
 80015e4:	0800bfac 	.word	0x0800bfac
 80015e8:	20003268 	.word	0x20003268
 80015ec:	44800000 	.word	0x44800000
 80015f0:	44000000 	.word	0x44000000
 80015f4:	0800bf38 	.word	0x0800bf38
 80015f8:	40900000 	.word	0x40900000
 80015fc:	40040000 	.word	0x40040000
 8001600:	20004270 	.word	0x20004270

08001604 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b096      	sub	sp, #88	; 0x58
 8001608:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800160a:	f107 0314 	add.w	r3, r7, #20
 800160e:	2244      	movs	r2, #68	; 0x44
 8001610:	2100      	movs	r1, #0
 8001612:	4618      	mov	r0, r3
 8001614:	f005 ffc6 	bl	80075a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001618:	463b      	mov	r3, r7
 800161a:	2200      	movs	r2, #0
 800161c:	601a      	str	r2, [r3, #0]
 800161e:	605a      	str	r2, [r3, #4]
 8001620:	609a      	str	r2, [r3, #8]
 8001622:	60da      	str	r2, [r3, #12]
 8001624:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001626:	f44f 7000 	mov.w	r0, #512	; 0x200
 800162a:	f002 f8d3 	bl	80037d4 <HAL_PWREx_ControlVoltageScaling>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001634:	f000 f862 	bl	80016fc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001638:	230a      	movs	r3, #10
 800163a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800163c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001640:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001642:	2310      	movs	r3, #16
 8001644:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001646:	2301      	movs	r3, #1
 8001648:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800164a:	2302      	movs	r3, #2
 800164c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800164e:	2302      	movs	r3, #2
 8001650:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001652:	2301      	movs	r3, #1
 8001654:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001656:	230a      	movs	r3, #10
 8001658:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800165a:	2307      	movs	r3, #7
 800165c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800165e:	2302      	movs	r3, #2
 8001660:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001662:	2302      	movs	r3, #2
 8001664:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4618      	mov	r0, r3
 800166c:	f002 f908 	bl	8003880 <HAL_RCC_OscConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0x76>
  {
    Error_Handler();
 8001676:	f000 f841 	bl	80016fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800167a:	230f      	movs	r3, #15
 800167c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800167e:	2303      	movs	r3, #3
 8001680:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001682:	2300      	movs	r3, #0
 8001684:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800168e:	463b      	mov	r3, r7
 8001690:	2104      	movs	r1, #4
 8001692:	4618      	mov	r0, r3
 8001694:	f002 fcd0 	bl	8004038 <HAL_RCC_ClockConfig>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800169e:	f000 f82d 	bl	80016fc <Error_Handler>
  }
}
 80016a2:	bf00      	nop
 80016a4:	3758      	adds	r7, #88	; 0x58
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
	...

080016ac <HAL_TIM_PeriodElapsedCallback>:
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	if(i == FFT_LENGTH)
 80016b4:	4b0e      	ldr	r3, [pc, #56]	; (80016f0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016bc:	d103      	bne.n	80016c6 <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		lastValue = 0;
 80016be:	4b0d      	ldr	r3, [pc, #52]	; (80016f4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	601a      	str	r2, [r3, #0]
		return;
 80016c4:	e00f      	b.n	80016e6 <HAL_TIM_PeriodElapsedCallback+0x3a>
	}
	else
	{
		freq = 10000 * (i - lastValue);
 80016c6:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	4b0a      	ldr	r3, [pc, #40]	; (80016f4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	f242 7210 	movw	r2, #10000	; 0x2710
 80016d4:	fb02 f303 	mul.w	r3, r2, r3
 80016d8:	461a      	mov	r2, r3
 80016da:	4b07      	ldr	r3, [pc, #28]	; (80016f8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80016dc:	601a      	str	r2, [r3, #0]
		lastValue = i;
 80016de:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	4a04      	ldr	r2, [pc, #16]	; (80016f4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80016e4:	6013      	str	r3, [r2, #0]
	}
}
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	20004268 	.word	0x20004268
 80016f4:	2000426c 	.word	0x2000426c
 80016f8:	20000264 	.word	0x20000264

080016fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001700:	b672      	cpsid	i
}
 8001702:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001704:	e7fe      	b.n	8001704 <Error_Handler+0x8>
	...

08001708 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800170c:	4b10      	ldr	r3, [pc, #64]	; (8001750 <MX_RTC_Init+0x48>)
 800170e:	4a11      	ldr	r2, [pc, #68]	; (8001754 <MX_RTC_Init+0x4c>)
 8001710:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001712:	4b0f      	ldr	r3, [pc, #60]	; (8001750 <MX_RTC_Init+0x48>)
 8001714:	2200      	movs	r2, #0
 8001716:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001718:	4b0d      	ldr	r3, [pc, #52]	; (8001750 <MX_RTC_Init+0x48>)
 800171a:	227f      	movs	r2, #127	; 0x7f
 800171c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800171e:	4b0c      	ldr	r3, [pc, #48]	; (8001750 <MX_RTC_Init+0x48>)
 8001720:	22ff      	movs	r2, #255	; 0xff
 8001722:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001724:	4b0a      	ldr	r3, [pc, #40]	; (8001750 <MX_RTC_Init+0x48>)
 8001726:	2200      	movs	r2, #0
 8001728:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <MX_RTC_Init+0x48>)
 800172c:	2200      	movs	r2, #0
 800172e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001730:	4b07      	ldr	r3, [pc, #28]	; (8001750 <MX_RTC_Init+0x48>)
 8001732:	2200      	movs	r2, #0
 8001734:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001736:	4b06      	ldr	r3, [pc, #24]	; (8001750 <MX_RTC_Init+0x48>)
 8001738:	2200      	movs	r2, #0
 800173a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800173c:	4804      	ldr	r0, [pc, #16]	; (8001750 <MX_RTC_Init+0x48>)
 800173e:	f003 fb5b 	bl	8004df8 <HAL_RTC_Init>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8001748:	f7ff ffd8 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20004274 	.word	0x20004274
 8001754:	40002800 	.word	0x40002800

08001758 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b0a4      	sub	sp, #144	; 0x90
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001760:	f107 0308 	add.w	r3, r7, #8
 8001764:	2288      	movs	r2, #136	; 0x88
 8001766:	2100      	movs	r1, #0
 8001768:	4618      	mov	r0, r3
 800176a:	f005 ff1b 	bl	80075a4 <memset>
  if(rtcHandle->Instance==RTC)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a10      	ldr	r2, [pc, #64]	; (80017b4 <HAL_RTC_MspInit+0x5c>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d118      	bne.n	80017aa <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001778:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800177c:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800177e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001782:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001786:	f107 0308 	add.w	r3, r7, #8
 800178a:	4618      	mov	r0, r3
 800178c:	f002 fe78 	bl	8004480 <HAL_RCCEx_PeriphCLKConfig>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001796:	f7ff ffb1 	bl	80016fc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800179a:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <HAL_RTC_MspInit+0x60>)
 800179c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017a0:	4a05      	ldr	r2, [pc, #20]	; (80017b8 <HAL_RTC_MspInit+0x60>)
 80017a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80017aa:	bf00      	nop
 80017ac:	3790      	adds	r7, #144	; 0x90
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	40002800 	.word	0x40002800
 80017b8:	40021000 	.word	0x40021000

080017bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c2:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <HAL_MspInit+0x44>)
 80017c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017c6:	4a0e      	ldr	r2, [pc, #56]	; (8001800 <HAL_MspInit+0x44>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6613      	str	r3, [r2, #96]	; 0x60
 80017ce:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <HAL_MspInit+0x44>)
 80017d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	607b      	str	r3, [r7, #4]
 80017d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017da:	4b09      	ldr	r3, [pc, #36]	; (8001800 <HAL_MspInit+0x44>)
 80017dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017de:	4a08      	ldr	r2, [pc, #32]	; (8001800 <HAL_MspInit+0x44>)
 80017e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017e4:	6593      	str	r3, [r2, #88]	; 0x58
 80017e6:	4b06      	ldr	r3, [pc, #24]	; (8001800 <HAL_MspInit+0x44>)
 80017e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017ee:	603b      	str	r3, [r7, #0]
 80017f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017f2:	bf00      	nop
 80017f4:	370c      	adds	r7, #12
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	40021000 	.word	0x40021000

08001804 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001808:	e7fe      	b.n	8001808 <NMI_Handler+0x4>

0800180a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800180a:	b480      	push	{r7}
 800180c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800180e:	e7fe      	b.n	800180e <HardFault_Handler+0x4>

08001810 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001814:	e7fe      	b.n	8001814 <MemManage_Handler+0x4>

08001816 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001816:	b480      	push	{r7}
 8001818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800181a:	e7fe      	b.n	800181a <BusFault_Handler+0x4>

0800181c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001820:	e7fe      	b.n	8001820 <UsageFault_Handler+0x4>

08001822 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001822:	b480      	push	{r7}
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr

0800183e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001842:	bf00      	nop
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001850:	f000 fa68 	bl	8001d24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}

08001858 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800185c:	4802      	ldr	r0, [pc, #8]	; (8001868 <TIM2_IRQHandler+0x10>)
 800185e:	f003 fc34 	bl	80050ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	2000429c 	.word	0x2000429c

0800186c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
	return 1;
 8001870:	2301      	movs	r3, #1
}
 8001872:	4618      	mov	r0, r3
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <_kill>:

int _kill(int pid, int sig)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001886:	f005 fe63 	bl	8007550 <__errno>
 800188a:	4603      	mov	r3, r0
 800188c:	2216      	movs	r2, #22
 800188e:	601a      	str	r2, [r3, #0]
	return -1;
 8001890:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001894:	4618      	mov	r0, r3
 8001896:	3708      	adds	r7, #8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}

0800189c <_exit>:

void _exit (int status)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80018a4:	f04f 31ff 	mov.w	r1, #4294967295
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff ffe7 	bl	800187c <_kill>
	while (1) {}		/* Make sure we hang here */
 80018ae:	e7fe      	b.n	80018ae <_exit+0x12>

080018b0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	e00a      	b.n	80018d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80018c2:	f3af 8000 	nop.w
 80018c6:	4601      	mov	r1, r0
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	1c5a      	adds	r2, r3, #1
 80018cc:	60ba      	str	r2, [r7, #8]
 80018ce:	b2ca      	uxtb	r2, r1
 80018d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018d2:	697b      	ldr	r3, [r7, #20]
 80018d4:	3301      	adds	r3, #1
 80018d6:	617b      	str	r3, [r7, #20]
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	429a      	cmp	r2, r3
 80018de:	dbf0      	blt.n	80018c2 <_read+0x12>
	}

return len;
 80018e0:	687b      	ldr	r3, [r7, #4]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3718      	adds	r7, #24
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b086      	sub	sp, #24
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	60f8      	str	r0, [r7, #12]
 80018f2:	60b9      	str	r1, [r7, #8]
 80018f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
 80018fa:	e009      	b.n	8001910 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	1c5a      	adds	r2, r3, #1
 8001900:	60ba      	str	r2, [r7, #8]
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff fce5 	bl	80012d4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	3301      	adds	r3, #1
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	429a      	cmp	r2, r3
 8001916:	dbf1      	blt.n	80018fc <_write+0x12>
	}
	return len;
 8001918:	687b      	ldr	r3, [r7, #4]
}
 800191a:	4618      	mov	r0, r3
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <_close>:

int _close(int file)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
	return -1;
 800192a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800192e:	4618      	mov	r0, r3
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr

0800193a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800193a:	b480      	push	{r7}
 800193c:	b083      	sub	sp, #12
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
 8001942:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800194a:	605a      	str	r2, [r3, #4]
	return 0;
 800194c:	2300      	movs	r3, #0
}
 800194e:	4618      	mov	r0, r3
 8001950:	370c      	adds	r7, #12
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <_isatty>:

int _isatty(int file)
{
 800195a:	b480      	push	{r7}
 800195c:	b083      	sub	sp, #12
 800195e:	af00      	add	r7, sp, #0
 8001960:	6078      	str	r0, [r7, #4]
	return 1;
 8001962:	2301      	movs	r3, #1
}
 8001964:	4618      	mov	r0, r3
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
	return 0;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
	...

0800198c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b086      	sub	sp, #24
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001994:	4a14      	ldr	r2, [pc, #80]	; (80019e8 <_sbrk+0x5c>)
 8001996:	4b15      	ldr	r3, [pc, #84]	; (80019ec <_sbrk+0x60>)
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019a0:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <_sbrk+0x64>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d102      	bne.n	80019ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80019a8:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <_sbrk+0x64>)
 80019aa:	4a12      	ldr	r2, [pc, #72]	; (80019f4 <_sbrk+0x68>)
 80019ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ae:	4b10      	ldr	r3, [pc, #64]	; (80019f0 <_sbrk+0x64>)
 80019b0:	681a      	ldr	r2, [r3, #0]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d207      	bcs.n	80019cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019bc:	f005 fdc8 	bl	8007550 <__errno>
 80019c0:	4603      	mov	r3, r0
 80019c2:	220c      	movs	r2, #12
 80019c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019c6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ca:	e009      	b.n	80019e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019cc:	4b08      	ldr	r3, [pc, #32]	; (80019f0 <_sbrk+0x64>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019d2:	4b07      	ldr	r3, [pc, #28]	; (80019f0 <_sbrk+0x64>)
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4413      	add	r3, r2
 80019da:	4a05      	ldr	r2, [pc, #20]	; (80019f0 <_sbrk+0x64>)
 80019dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019de:	68fb      	ldr	r3, [r7, #12]
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3718      	adds	r7, #24
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20018000 	.word	0x20018000
 80019ec:	00000400 	.word	0x00000400
 80019f0:	20004298 	.word	0x20004298
 80019f4:	20004380 	.word	0x20004380

080019f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <SystemInit+0x20>)
 80019fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a02:	4a05      	ldr	r2, [pc, #20]	; (8001a18 <SystemInit+0x20>)
 8001a04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001a0c:	bf00      	nop
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	e000ed00 	.word	0xe000ed00

08001a1c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b088      	sub	sp, #32
 8001a20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a22:	f107 0310 	add.w	r3, r7, #16
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	605a      	str	r2, [r3, #4]
 8001a38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a3a:	4b1e      	ldr	r3, [pc, #120]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a3c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a40:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 8001a42:	4b1c      	ldr	r3, [pc, #112]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a44:	2207      	movs	r2, #7
 8001a46:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a48:	4b1a      	ldr	r3, [pc, #104]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a4e:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a50:	f04f 32ff 	mov.w	r2, #4294967295
 8001a54:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a56:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a5c:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a62:	4814      	ldr	r0, [pc, #80]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a64:	f003 fada 	bl	800501c <HAL_TIM_Base_Init>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d001      	beq.n	8001a72 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001a6e:	f7ff fe45 	bl	80016fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a76:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a78:	f107 0310 	add.w	r3, r7, #16
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	480d      	ldr	r0, [pc, #52]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a80:	f003 fc42 	bl	8005308 <HAL_TIM_ConfigClockSource>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001a8a:	f7ff fe37 	bl	80016fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a96:	1d3b      	adds	r3, r7, #4
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4806      	ldr	r0, [pc, #24]	; (8001ab4 <MX_TIM2_Init+0x98>)
 8001a9c:	f003 fe5a 	bl	8005754 <HAL_TIMEx_MasterConfigSynchronization>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d001      	beq.n	8001aaa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001aa6:	f7ff fe29 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001aaa:	bf00      	nop
 8001aac:	3720      	adds	r7, #32
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	2000429c 	.word	0x2000429c

08001ab8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b084      	sub	sp, #16
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ac8:	d113      	bne.n	8001af2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001aca:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <HAL_TIM_Base_MspInit+0x44>)
 8001acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ace:	4a0b      	ldr	r2, [pc, #44]	; (8001afc <HAL_TIM_Base_MspInit+0x44>)
 8001ad0:	f043 0301 	orr.w	r3, r3, #1
 8001ad4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ad6:	4b09      	ldr	r3, [pc, #36]	; (8001afc <HAL_TIM_Base_MspInit+0x44>)
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	60fb      	str	r3, [r7, #12]
 8001ae0:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	201c      	movs	r0, #28
 8001ae8:	f001 fc6d 	bl	80033c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001aec:	201c      	movs	r0, #28
 8001aee:	f001 fc86 	bl	80033fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001af2:	bf00      	nop
 8001af4:	3710      	adds	r7, #16
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	40021000 	.word	0x40021000

08001b00 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001b04:	4b14      	ldr	r3, [pc, #80]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b06:	4a15      	ldr	r2, [pc, #84]	; (8001b5c <MX_USART2_UART_Init+0x5c>)
 8001b08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001b0a:	4b13      	ldr	r3, [pc, #76]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b0c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001b10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001b12:	4b11      	ldr	r3, [pc, #68]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001b18:	4b0f      	ldr	r3, [pc, #60]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001b1e:	4b0e      	ldr	r3, [pc, #56]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001b24:	4b0c      	ldr	r3, [pc, #48]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b26:	220c      	movs	r2, #12
 8001b28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b2a:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b30:	4b09      	ldr	r3, [pc, #36]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b36:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b3c:	4b06      	ldr	r3, [pc, #24]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001b42:	4805      	ldr	r0, [pc, #20]	; (8001b58 <MX_USART2_UART_Init+0x58>)
 8001b44:	f003 feac 	bl	80058a0 <HAL_UART_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001b4e:	f7ff fdd5 	bl	80016fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	200042e8 	.word	0x200042e8
 8001b5c:	40004400 	.word	0x40004400

08001b60 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b0ac      	sub	sp, #176	; 0xb0
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b68:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b78:	f107 0314 	add.w	r3, r7, #20
 8001b7c:	2288      	movs	r2, #136	; 0x88
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4618      	mov	r0, r3
 8001b82:	f005 fd0f 	bl	80075a4 <memset>
  if(uartHandle->Instance==USART2)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a21      	ldr	r2, [pc, #132]	; (8001c10 <HAL_UART_MspInit+0xb0>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d13b      	bne.n	8001c08 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b90:	2302      	movs	r3, #2
 8001b92:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b94:	2300      	movs	r3, #0
 8001b96:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f002 fc6f 	bl	8004480 <HAL_RCCEx_PeriphCLKConfig>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ba8:	f7ff fda8 	bl	80016fc <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bac:	4b19      	ldr	r3, [pc, #100]	; (8001c14 <HAL_UART_MspInit+0xb4>)
 8001bae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bb0:	4a18      	ldr	r2, [pc, #96]	; (8001c14 <HAL_UART_MspInit+0xb4>)
 8001bb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb6:	6593      	str	r3, [r2, #88]	; 0x58
 8001bb8:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <HAL_UART_MspInit+0xb4>)
 8001bba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc0:	613b      	str	r3, [r7, #16]
 8001bc2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc4:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <HAL_UART_MspInit+0xb4>)
 8001bc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc8:	4a12      	ldr	r2, [pc, #72]	; (8001c14 <HAL_UART_MspInit+0xb4>)
 8001bca:	f043 0301 	orr.w	r3, r3, #1
 8001bce:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bd0:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <HAL_UART_MspInit+0xb4>)
 8001bd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001bdc:	230c      	movs	r3, #12
 8001bde:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be2:	2302      	movs	r3, #2
 8001be4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be8:	2300      	movs	r3, #0
 8001bea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bf4:	2307      	movs	r3, #7
 8001bf6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c04:	f001 fc16 	bl	8003434 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c08:	bf00      	nop
 8001c0a:	37b0      	adds	r7, #176	; 0xb0
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40004400 	.word	0x40004400
 8001c14:	40021000 	.word	0x40021000

08001c18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c1c:	f7ff feec 	bl	80019f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c20:	480c      	ldr	r0, [pc, #48]	; (8001c54 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c22:	490d      	ldr	r1, [pc, #52]	; (8001c58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c24:	4a0d      	ldr	r2, [pc, #52]	; (8001c5c <LoopForever+0xe>)
  movs r3, #0
 8001c26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c28:	e002      	b.n	8001c30 <LoopCopyDataInit>

08001c2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c2e:	3304      	adds	r3, #4

08001c30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c34:	d3f9      	bcc.n	8001c2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c36:	4a0a      	ldr	r2, [pc, #40]	; (8001c60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c38:	4c0a      	ldr	r4, [pc, #40]	; (8001c64 <LoopForever+0x16>)
  movs r3, #0
 8001c3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c3c:	e001      	b.n	8001c42 <LoopFillZerobss>

08001c3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c40:	3204      	adds	r2, #4

08001c42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c44:	d3fb      	bcc.n	8001c3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c46:	f005 fc89 	bl	800755c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c4a:	f7ff fb55 	bl	80012f8 <main>

08001c4e <LoopForever>:

LoopForever:
    b LoopForever
 8001c4e:	e7fe      	b.n	8001c4e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001c54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c58:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001c5c:	0800f28c 	.word	0x0800f28c
  ldr r2, =_sbss
 8001c60:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001c64:	20004380 	.word	0x20004380

08001c68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c68:	e7fe      	b.n	8001c68 <ADC1_2_IRQHandler>
	...

08001c6c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c72:	2300      	movs	r3, #0
 8001c74:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c76:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <HAL_Init+0x3c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	4a0b      	ldr	r2, [pc, #44]	; (8001ca8 <HAL_Init+0x3c>)
 8001c7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c80:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c82:	2003      	movs	r0, #3
 8001c84:	f001 fb94 	bl	80033b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c88:	2000      	movs	r0, #0
 8001c8a:	f000 f80f 	bl	8001cac <HAL_InitTick>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d002      	beq.n	8001c9a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001c94:	2301      	movs	r3, #1
 8001c96:	71fb      	strb	r3, [r7, #7]
 8001c98:	e001      	b.n	8001c9e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c9a:	f7ff fd8f 	bl	80017bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c9e:	79fb      	ldrb	r3, [r7, #7]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40022000 	.word	0x40022000

08001cac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001cb8:	4b17      	ldr	r3, [pc, #92]	; (8001d18 <HAL_InitTick+0x6c>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d023      	beq.n	8001d08 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001cc0:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <HAL_InitTick+0x70>)
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	4b14      	ldr	r3, [pc, #80]	; (8001d18 <HAL_InitTick+0x6c>)
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	4619      	mov	r1, r3
 8001cca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cce:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f001 fb9f 	bl	800341a <HAL_SYSTICK_Config>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d10f      	bne.n	8001d02 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2b0f      	cmp	r3, #15
 8001ce6:	d809      	bhi.n	8001cfc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ce8:	2200      	movs	r2, #0
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf0:	f001 fb69 	bl	80033c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cf4:	4a0a      	ldr	r2, [pc, #40]	; (8001d20 <HAL_InitTick+0x74>)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6013      	str	r3, [r2, #0]
 8001cfa:	e007      	b.n	8001d0c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	73fb      	strb	r3, [r7, #15]
 8001d00:	e004      	b.n	8001d0c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	73fb      	strb	r3, [r7, #15]
 8001d06:	e001      	b.n	8001d0c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000008 	.word	0x20000008
 8001d1c:	20000000 	.word	0x20000000
 8001d20:	20000004 	.word	0x20000004

08001d24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d28:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <HAL_IncTick+0x20>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <HAL_IncTick+0x24>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4413      	add	r3, r2
 8001d34:	4a04      	ldr	r2, [pc, #16]	; (8001d48 <HAL_IncTick+0x24>)
 8001d36:	6013      	str	r3, [r2, #0]
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	20000008 	.word	0x20000008
 8001d48:	2000436c 	.word	0x2000436c

08001d4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d50:	4b03      	ldr	r3, [pc, #12]	; (8001d60 <HAL_GetTick+0x14>)
 8001d52:	681b      	ldr	r3, [r3, #0]
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	2000436c 	.word	0x2000436c

08001d64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d6c:	f7ff ffee 	bl	8001d4c <HAL_GetTick>
 8001d70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d7c:	d005      	beq.n	8001d8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001d7e:	4b0a      	ldr	r3, [pc, #40]	; (8001da8 <HAL_Delay+0x44>)
 8001d80:	781b      	ldrb	r3, [r3, #0]
 8001d82:	461a      	mov	r2, r3
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4413      	add	r3, r2
 8001d88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d8a:	bf00      	nop
 8001d8c:	f7ff ffde 	bl	8001d4c <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d8f7      	bhi.n	8001d8c <HAL_Delay+0x28>
  {

  }
}
 8001d9c:	bf00      	nop
 8001d9e:	bf00      	nop
 8001da0:	3710      	adds	r7, #16
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	20000008 	.word	0x20000008

08001dac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	609a      	str	r2, [r3, #8]
}
 8001dc6:	bf00      	nop
 8001dc8:	370c      	adds	r7, #12
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr

08001dd2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001dd2:	b480      	push	{r7}
 8001dd4:	b083      	sub	sp, #12
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
 8001dda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	431a      	orrs	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	609a      	str	r2, [r3, #8]
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df6:	4770      	bx	lr

08001df8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b087      	sub	sp, #28
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	60b9      	str	r1, [r7, #8]
 8001e1e:	607a      	str	r2, [r7, #4]
 8001e20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	3360      	adds	r3, #96	; 0x60
 8001e26:	461a      	mov	r2, r3
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4b08      	ldr	r3, [pc, #32]	; (8001e58 <LL_ADC_SetOffset+0x44>)
 8001e36:	4013      	ands	r3, r2
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	430a      	orrs	r2, r1
 8001e42:	4313      	orrs	r3, r2
 8001e44:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001e4c:	bf00      	nop
 8001e4e:	371c      	adds	r7, #28
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	03fff000 	.word	0x03fff000

08001e5c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b085      	sub	sp, #20
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	3360      	adds	r3, #96	; 0x60
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	4413      	add	r3, r2
 8001e72:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b087      	sub	sp, #28
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	3360      	adds	r3, #96	; 0x60
 8001e98:	461a      	mov	r2, r3
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4413      	add	r3, r2
 8001ea0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	431a      	orrs	r2, r3
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001eb2:	bf00      	nop
 8001eb4:	371c      	adds	r7, #28
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b083      	sub	sp, #12
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e000      	b.n	8001ed8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001ed6:	2300      	movs	r3, #0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b087      	sub	sp, #28
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	3330      	adds	r3, #48	; 0x30
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	0a1b      	lsrs	r3, r3, #8
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	f003 030c 	and.w	r3, r3, #12
 8001f00:	4413      	add	r3, r2
 8001f02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f003 031f 	and.w	r3, r3, #31
 8001f0e:	211f      	movs	r1, #31
 8001f10:	fa01 f303 	lsl.w	r3, r1, r3
 8001f14:	43db      	mvns	r3, r3
 8001f16:	401a      	ands	r2, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	0e9b      	lsrs	r3, r3, #26
 8001f1c:	f003 011f 	and.w	r1, r3, #31
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	f003 031f 	and.w	r3, r3, #31
 8001f26:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001f30:	bf00      	nop
 8001f32:	371c      	adds	r7, #28
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	b087      	sub	sp, #28
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	60f8      	str	r0, [r7, #12]
 8001f44:	60b9      	str	r1, [r7, #8]
 8001f46:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	3314      	adds	r3, #20
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	0e5b      	lsrs	r3, r3, #25
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	f003 0304 	and.w	r3, r3, #4
 8001f58:	4413      	add	r3, r2
 8001f5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	0d1b      	lsrs	r3, r3, #20
 8001f64:	f003 031f 	and.w	r3, r3, #31
 8001f68:	2107      	movs	r1, #7
 8001f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6e:	43db      	mvns	r3, r3
 8001f70:	401a      	ands	r2, r3
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	0d1b      	lsrs	r3, r3, #20
 8001f76:	f003 031f 	and.w	r3, r3, #31
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f80:	431a      	orrs	r2, r3
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001f86:	bf00      	nop
 8001f88:	371c      	adds	r7, #28
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
	...

08001f94 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b085      	sub	sp, #20
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fac:	43db      	mvns	r3, r3
 8001fae:	401a      	ands	r2, r3
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f003 0318 	and.w	r3, r3, #24
 8001fb6:	4908      	ldr	r1, [pc, #32]	; (8001fd8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001fb8:	40d9      	lsrs	r1, r3
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	400b      	ands	r3, r1
 8001fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fc2:	431a      	orrs	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001fca:	bf00      	nop
 8001fcc:	3714      	adds	r7, #20
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	0007ffff 	.word	0x0007ffff

08001fdc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	f003 031f 	and.w	r3, r3, #31
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002008:	4618      	mov	r0, r3
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002024:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	6093      	str	r3, [r2, #8]
}
 800202c:	bf00      	nop
 800202e:	370c      	adds	r7, #12
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002048:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800204c:	d101      	bne.n	8002052 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002070:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002074:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002098:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800209c:	d101      	bne.n	80020a2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800209e:	2301      	movs	r3, #1
 80020a0:	e000      	b.n	80020a4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80020a2:	2300      	movs	r3, #0
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80020c0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80020c4:	f043 0201 	orr.w	r2, r3, #1
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d101      	bne.n	80020f0 <LL_ADC_IsEnabled+0x18>
 80020ec:	2301      	movs	r3, #1
 80020ee:	e000      	b.n	80020f2 <LL_ADC_IsEnabled+0x1a>
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80020fe:	b480      	push	{r7}
 8002100:	b083      	sub	sp, #12
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800210e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002112:	f043 0204 	orr.w	r2, r3, #4
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800211a:	bf00      	nop
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	f003 0304 	and.w	r3, r3, #4
 8002136:	2b04      	cmp	r3, #4
 8002138:	d101      	bne.n	800213e <LL_ADC_REG_IsConversionOngoing+0x18>
 800213a:	2301      	movs	r3, #1
 800213c:	e000      	b.n	8002140 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800213e:	2300      	movs	r3, #0
}
 8002140:	4618      	mov	r0, r3
 8002142:	370c      	adds	r7, #12
 8002144:	46bd      	mov	sp, r7
 8002146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214a:	4770      	bx	lr

0800214c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f003 0308 	and.w	r3, r3, #8
 800215c:	2b08      	cmp	r3, #8
 800215e:	d101      	bne.n	8002164 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002160:	2301      	movs	r3, #1
 8002162:	e000      	b.n	8002166 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	370c      	adds	r7, #12
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
	...

08002174 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002174:	b590      	push	{r4, r7, lr}
 8002176:	b089      	sub	sp, #36	; 0x24
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800217c:	2300      	movs	r3, #0
 800217e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002180:	2300      	movs	r3, #0
 8002182:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d101      	bne.n	800218e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e136      	b.n	80023fc <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002198:	2b00      	cmp	r3, #0
 800219a:	d109      	bne.n	80021b0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f7fe ffa1 	bl	80010e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff3f 	bl	8002038 <LL_ADC_IsDeepPowerDownEnabled>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d004      	beq.n	80021ca <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff25 	bl	8002014 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4618      	mov	r0, r3
 80021d0:	f7ff ff5a 	bl	8002088 <LL_ADC_IsInternalRegulatorEnabled>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d115      	bne.n	8002206 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4618      	mov	r0, r3
 80021e0:	f7ff ff3e 	bl	8002060 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021e4:	4b87      	ldr	r3, [pc, #540]	; (8002404 <HAL_ADC_Init+0x290>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	099b      	lsrs	r3, r3, #6
 80021ea:	4a87      	ldr	r2, [pc, #540]	; (8002408 <HAL_ADC_Init+0x294>)
 80021ec:	fba2 2303 	umull	r2, r3, r2, r3
 80021f0:	099b      	lsrs	r3, r3, #6
 80021f2:	3301      	adds	r3, #1
 80021f4:	005b      	lsls	r3, r3, #1
 80021f6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80021f8:	e002      	b.n	8002200 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	3b01      	subs	r3, #1
 80021fe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	2b00      	cmp	r3, #0
 8002204:	d1f9      	bne.n	80021fa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff ff3c 	bl	8002088 <LL_ADC_IsInternalRegulatorEnabled>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10d      	bne.n	8002232 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800221a:	f043 0210 	orr.w	r2, r3, #16
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002226:	f043 0201 	orr.w	r2, r3, #1
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ff75 	bl	8002126 <LL_ADC_REG_IsConversionOngoing>
 800223c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002242:	f003 0310 	and.w	r3, r3, #16
 8002246:	2b00      	cmp	r3, #0
 8002248:	f040 80cf 	bne.w	80023ea <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	2b00      	cmp	r3, #0
 8002250:	f040 80cb 	bne.w	80023ea <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002258:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800225c:	f043 0202 	orr.w	r2, r3, #2
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff ff35 	bl	80020d8 <LL_ADC_IsEnabled>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d115      	bne.n	80022a0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002274:	4865      	ldr	r0, [pc, #404]	; (800240c <HAL_ADC_Init+0x298>)
 8002276:	f7ff ff2f 	bl	80020d8 <LL_ADC_IsEnabled>
 800227a:	4604      	mov	r4, r0
 800227c:	4864      	ldr	r0, [pc, #400]	; (8002410 <HAL_ADC_Init+0x29c>)
 800227e:	f7ff ff2b 	bl	80020d8 <LL_ADC_IsEnabled>
 8002282:	4603      	mov	r3, r0
 8002284:	431c      	orrs	r4, r3
 8002286:	4863      	ldr	r0, [pc, #396]	; (8002414 <HAL_ADC_Init+0x2a0>)
 8002288:	f7ff ff26 	bl	80020d8 <LL_ADC_IsEnabled>
 800228c:	4603      	mov	r3, r0
 800228e:	4323      	orrs	r3, r4
 8002290:	2b00      	cmp	r3, #0
 8002292:	d105      	bne.n	80022a0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	4619      	mov	r1, r3
 800229a:	485f      	ldr	r0, [pc, #380]	; (8002418 <HAL_ADC_Init+0x2a4>)
 800229c:	f7ff fd86 	bl	8001dac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	7e5b      	ldrb	r3, [r3, #25]
 80022a4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022aa:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80022b0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80022b6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022be:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80022c0:	4313      	orrs	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d106      	bne.n	80022dc <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d2:	3b01      	subs	r3, #1
 80022d4:	045b      	lsls	r3, r3, #17
 80022d6:	69ba      	ldr	r2, [r7, #24]
 80022d8:	4313      	orrs	r3, r2
 80022da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d009      	beq.n	80022f8 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022f0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68da      	ldr	r2, [r3, #12]
 80022fe:	4b47      	ldr	r3, [pc, #284]	; (800241c <HAL_ADC_Init+0x2a8>)
 8002300:	4013      	ands	r3, r2
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	6812      	ldr	r2, [r2, #0]
 8002306:	69b9      	ldr	r1, [r7, #24]
 8002308:	430b      	orrs	r3, r1
 800230a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff ff08 	bl	8002126 <LL_ADC_REG_IsConversionOngoing>
 8002316:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4618      	mov	r0, r3
 800231e:	f7ff ff15 	bl	800214c <LL_ADC_INJ_IsConversionOngoing>
 8002322:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d13d      	bne.n	80023a6 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d13a      	bne.n	80023a6 <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002334:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800233c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800233e:	4313      	orrs	r3, r2
 8002340:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	68db      	ldr	r3, [r3, #12]
 8002348:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800234c:	f023 0302 	bic.w	r3, r3, #2
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	6812      	ldr	r2, [r2, #0]
 8002354:	69b9      	ldr	r1, [r7, #24]
 8002356:	430b      	orrs	r3, r1
 8002358:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002360:	2b01      	cmp	r3, #1
 8002362:	d118      	bne.n	8002396 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	691b      	ldr	r3, [r3, #16]
 800236a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800236e:	f023 0304 	bic.w	r3, r3, #4
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800237a:	4311      	orrs	r1, r2
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002380:	4311      	orrs	r1, r2
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002386:	430a      	orrs	r2, r1
 8002388:	431a      	orrs	r2, r3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f042 0201 	orr.w	r2, r2, #1
 8002392:	611a      	str	r2, [r3, #16]
 8002394:	e007      	b.n	80023a6 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	691a      	ldr	r2, [r3, #16]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0201 	bic.w	r2, r2, #1
 80023a4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d10c      	bne.n	80023c8 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b4:	f023 010f 	bic.w	r1, r3, #15
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	69db      	ldr	r3, [r3, #28]
 80023bc:	1e5a      	subs	r2, r3, #1
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	430a      	orrs	r2, r1
 80023c4:	631a      	str	r2, [r3, #48]	; 0x30
 80023c6:	e007      	b.n	80023d8 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f022 020f 	bic.w	r2, r2, #15
 80023d6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023dc:	f023 0303 	bic.w	r3, r3, #3
 80023e0:	f043 0201 	orr.w	r2, r3, #1
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	655a      	str	r2, [r3, #84]	; 0x54
 80023e8:	e007      	b.n	80023fa <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023ee:	f043 0210 	orr.w	r2, r3, #16
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80023fa:	7ffb      	ldrb	r3, [r7, #31]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3724      	adds	r7, #36	; 0x24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd90      	pop	{r4, r7, pc}
 8002404:	20000000 	.word	0x20000000
 8002408:	053e2d63 	.word	0x053e2d63
 800240c:	50040000 	.word	0x50040000
 8002410:	50040100 	.word	0x50040100
 8002414:	50040200 	.word	0x50040200
 8002418:	50040300 	.word	0x50040300
 800241c:	fff0c007 	.word	0xfff0c007

08002420 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b086      	sub	sp, #24
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002428:	4857      	ldr	r0, [pc, #348]	; (8002588 <HAL_ADC_Start+0x168>)
 800242a:	f7ff fdd7 	bl	8001fdc <LL_ADC_GetMultimode>
 800242e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff fe76 	bl	8002126 <LL_ADC_REG_IsConversionOngoing>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	f040 809c 	bne.w	800257a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002448:	2b01      	cmp	r3, #1
 800244a:	d101      	bne.n	8002450 <HAL_ADC_Start+0x30>
 800244c:	2302      	movs	r3, #2
 800244e:	e097      	b.n	8002580 <HAL_ADC_Start+0x160>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002458:	6878      	ldr	r0, [r7, #4]
 800245a:	f000 fd7d 	bl	8002f58 <ADC_Enable>
 800245e:	4603      	mov	r3, r0
 8002460:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002462:	7dfb      	ldrb	r3, [r7, #23]
 8002464:	2b00      	cmp	r3, #0
 8002466:	f040 8083 	bne.w	8002570 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800246e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002472:	f023 0301 	bic.w	r3, r3, #1
 8002476:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a42      	ldr	r2, [pc, #264]	; (800258c <HAL_ADC_Start+0x16c>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d002      	beq.n	800248e <HAL_ADC_Start+0x6e>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	e000      	b.n	8002490 <HAL_ADC_Start+0x70>
 800248e:	4b40      	ldr	r3, [pc, #256]	; (8002590 <HAL_ADC_Start+0x170>)
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	6812      	ldr	r2, [r2, #0]
 8002494:	4293      	cmp	r3, r2
 8002496:	d002      	beq.n	800249e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d105      	bne.n	80024aa <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80024b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024b6:	d106      	bne.n	80024c6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024bc:	f023 0206 	bic.w	r2, r3, #6
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	659a      	str	r2, [r3, #88]	; 0x58
 80024c4:	e002      	b.n	80024cc <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	221c      	movs	r2, #28
 80024d2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a2a      	ldr	r2, [pc, #168]	; (800258c <HAL_ADC_Start+0x16c>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d002      	beq.n	80024ec <HAL_ADC_Start+0xcc>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	e000      	b.n	80024ee <HAL_ADC_Start+0xce>
 80024ec:	4b28      	ldr	r3, [pc, #160]	; (8002590 <HAL_ADC_Start+0x170>)
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	6812      	ldr	r2, [r2, #0]
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d008      	beq.n	8002508 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d005      	beq.n	8002508 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	2b05      	cmp	r3, #5
 8002500:	d002      	beq.n	8002508 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	2b09      	cmp	r3, #9
 8002506:	d114      	bne.n	8002532 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d007      	beq.n	8002526 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800251e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
         LL_ADC_REG_StartConversion(hadc->Instance);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff fde7 	bl	80020fe <LL_ADC_REG_StartConversion>
 8002530:	e025      	b.n	800257e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002536:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a12      	ldr	r2, [pc, #72]	; (800258c <HAL_ADC_Start+0x16c>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d002      	beq.n	800254e <HAL_ADC_Start+0x12e>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	e000      	b.n	8002550 <HAL_ADC_Start+0x130>
 800254e:	4b10      	ldr	r3, [pc, #64]	; (8002590 <HAL_ADC_Start+0x170>)
 8002550:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d00f      	beq.n	800257e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002562:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002566:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	655a      	str	r2, [r3, #84]	; 0x54
 800256e:	e006      	b.n	800257e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2200      	movs	r2, #0
 8002574:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002578:	e001      	b.n	800257e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800257a:	2302      	movs	r3, #2
 800257c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800257e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002580:	4618      	mov	r0, r3
 8002582:	3718      	adds	r7, #24
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	50040300 	.word	0x50040300
 800258c:	50040100 	.word	0x50040100
 8002590:	50040000 	.word	0x50040000

08002594 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b088      	sub	sp, #32
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800259e:	4866      	ldr	r0, [pc, #408]	; (8002738 <HAL_ADC_PollForConversion+0x1a4>)
 80025a0:	f7ff fd1c 	bl	8001fdc <LL_ADC_GetMultimode>
 80025a4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	2b08      	cmp	r3, #8
 80025ac:	d102      	bne.n	80025b4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80025ae:	2308      	movs	r3, #8
 80025b0:	61fb      	str	r3, [r7, #28]
 80025b2:	e02a      	b.n	800260a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d005      	beq.n	80025c6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	2b05      	cmp	r3, #5
 80025be:	d002      	beq.n	80025c6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	2b09      	cmp	r3, #9
 80025c4:	d111      	bne.n	80025ea <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d007      	beq.n	80025e4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025d8:	f043 0220 	orr.w	r2, r3, #32
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e0a4      	b.n	800272e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80025e4:	2304      	movs	r3, #4
 80025e6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80025e8:	e00f      	b.n	800260a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80025ea:	4853      	ldr	r0, [pc, #332]	; (8002738 <HAL_ADC_PollForConversion+0x1a4>)
 80025ec:	f7ff fd04 	bl	8001ff8 <LL_ADC_GetMultiDMATransfer>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d007      	beq.n	8002606 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025fa:	f043 0220 	orr.w	r2, r3, #32
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e093      	b.n	800272e <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002606:	2304      	movs	r3, #4
 8002608:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800260a:	f7ff fb9f 	bl	8001d4c <HAL_GetTick>
 800260e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002610:	e021      	b.n	8002656 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002618:	d01d      	beq.n	8002656 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800261a:	f7ff fb97 	bl	8001d4c <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	429a      	cmp	r2, r3
 8002628:	d302      	bcc.n	8002630 <HAL_ADC_PollForConversion+0x9c>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d112      	bne.n	8002656 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	4013      	ands	r3, r2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d10b      	bne.n	8002656 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002642:	f043 0204 	orr.w	r2, r3, #4
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	655a      	str	r2, [r3, #84]	; 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8002652:	2303      	movs	r3, #3
 8002654:	e06b      	b.n	800272e <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	4013      	ands	r3, r2
 8002660:	2b00      	cmp	r3, #0
 8002662:	d0d6      	beq.n	8002612 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002668:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff fc22 	bl	8001ebe <LL_ADC_REG_IsTriggerSourceSWStart>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d01c      	beq.n	80026ba <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	7e5b      	ldrb	r3, [r3, #25]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d118      	bne.n	80026ba <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0308 	and.w	r3, r3, #8
 8002692:	2b08      	cmp	r3, #8
 8002694:	d111      	bne.n	80026ba <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800269a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d105      	bne.n	80026ba <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b2:	f043 0201 	orr.w	r2, r3, #1
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a1f      	ldr	r2, [pc, #124]	; (800273c <HAL_ADC_PollForConversion+0x1a8>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d002      	beq.n	80026ca <HAL_ADC_PollForConversion+0x136>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	e000      	b.n	80026cc <HAL_ADC_PollForConversion+0x138>
 80026ca:	4b1d      	ldr	r3, [pc, #116]	; (8002740 <HAL_ADC_PollForConversion+0x1ac>)
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d008      	beq.n	80026e6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d005      	beq.n	80026e6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	2b05      	cmp	r3, #5
 80026de:	d002      	beq.n	80026e6 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2b09      	cmp	r3, #9
 80026e4:	d104      	bne.n	80026f0 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	61bb      	str	r3, [r7, #24]
 80026ee:	e00c      	b.n	800270a <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a11      	ldr	r2, [pc, #68]	; (800273c <HAL_ADC_PollForConversion+0x1a8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d002      	beq.n	8002700 <HAL_ADC_PollForConversion+0x16c>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	e000      	b.n	8002702 <HAL_ADC_PollForConversion+0x16e>
 8002700:	4b0f      	ldr	r3, [pc, #60]	; (8002740 <HAL_ADC_PollForConversion+0x1ac>)
 8002702:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	2b08      	cmp	r3, #8
 800270e:	d104      	bne.n	800271a <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2208      	movs	r2, #8
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	e008      	b.n	800272c <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d103      	bne.n	800272c <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	220c      	movs	r2, #12
 800272a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800272c:	2300      	movs	r3, #0
}
 800272e:	4618      	mov	r0, r3
 8002730:	3720      	adds	r7, #32
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	50040300 	.word	0x50040300
 800273c:	50040100 	.word	0x50040100
 8002740:	50040000 	.word	0x50040000

08002744 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002752:	4618      	mov	r0, r3
 8002754:	370c      	adds	r7, #12
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
	...

08002760 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b0b6      	sub	sp, #216	; 0xd8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
 8002768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800276a:	2300      	movs	r3, #0
 800276c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002770:	2300      	movs	r3, #0
 8002772:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800277a:	2b01      	cmp	r3, #1
 800277c:	d101      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x22>
 800277e:	2302      	movs	r3, #2
 8002780:	e3c7      	b.n	8002f12 <HAL_ADC_ConfigChannel+0x7b2>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2201      	movs	r2, #1
 8002786:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff fcc9 	bl	8002126 <LL_ADC_REG_IsConversionOngoing>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	f040 83a8 	bne.w	8002eec <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	2b05      	cmp	r3, #5
 80027a2:	d824      	bhi.n	80027ee <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	3b02      	subs	r3, #2
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d81b      	bhi.n	80027e6 <HAL_ADC_ConfigChannel+0x86>
 80027ae:	a201      	add	r2, pc, #4	; (adr r2, 80027b4 <HAL_ADC_ConfigChannel+0x54>)
 80027b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027b4:	080027c5 	.word	0x080027c5
 80027b8:	080027cd 	.word	0x080027cd
 80027bc:	080027d5 	.word	0x080027d5
 80027c0:	080027dd 	.word	0x080027dd
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	220c      	movs	r2, #12
 80027c8:	605a      	str	r2, [r3, #4]
          break;
 80027ca:	e011      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	2212      	movs	r2, #18
 80027d0:	605a      	str	r2, [r3, #4]
          break;
 80027d2:	e00d      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	2218      	movs	r2, #24
 80027d8:	605a      	str	r2, [r3, #4]
          break;
 80027da:	e009      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027e2:	605a      	str	r2, [r3, #4]
          break;
 80027e4:	e004      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	2206      	movs	r2, #6
 80027ea:	605a      	str	r2, [r3, #4]
          break;
 80027ec:	e000      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80027ee:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6818      	ldr	r0, [r3, #0]
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	6859      	ldr	r1, [r3, #4]
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	461a      	mov	r2, r3
 80027fe:	f7ff fb71 	bl	8001ee4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7ff fc8d 	bl	8002126 <LL_ADC_REG_IsConversionOngoing>
 800280c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff fc99 	bl	800214c <LL_ADC_INJ_IsConversionOngoing>
 800281a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800281e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002822:	2b00      	cmp	r3, #0
 8002824:	f040 81a6 	bne.w	8002b74 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002828:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800282c:	2b00      	cmp	r3, #0
 800282e:	f040 81a1 	bne.w	8002b74 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6818      	ldr	r0, [r3, #0]
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	6819      	ldr	r1, [r3, #0]
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	461a      	mov	r2, r3
 8002840:	f7ff fb7c 	bl	8001f3c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	695a      	ldr	r2, [r3, #20]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	08db      	lsrs	r3, r3, #3
 8002850:	f003 0303 	and.w	r3, r3, #3
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	fa02 f303 	lsl.w	r3, r2, r3
 800285a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	2b04      	cmp	r3, #4
 8002864:	d00a      	beq.n	800287c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6818      	ldr	r0, [r3, #0]
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	6919      	ldr	r1, [r3, #16]
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002876:	f7ff facd 	bl	8001e14 <LL_ADC_SetOffset>
 800287a:	e17b      	b.n	8002b74 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2100      	movs	r1, #0
 8002882:	4618      	mov	r0, r3
 8002884:	f7ff faea 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002888:	4603      	mov	r3, r0
 800288a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800288e:	2b00      	cmp	r3, #0
 8002890:	d10a      	bne.n	80028a8 <HAL_ADC_ConfigChannel+0x148>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2100      	movs	r1, #0
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff fadf 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 800289e:	4603      	mov	r3, r0
 80028a0:	0e9b      	lsrs	r3, r3, #26
 80028a2:	f003 021f 	and.w	r2, r3, #31
 80028a6:	e01e      	b.n	80028e6 <HAL_ADC_ConfigChannel+0x186>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2100      	movs	r1, #0
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff fad4 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 80028b4:	4603      	mov	r3, r0
 80028b6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80028be:	fa93 f3a3 	rbit	r3, r3
 80028c2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80028c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80028ca:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80028ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d101      	bne.n	80028da <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 80028d6:	2320      	movs	r3, #32
 80028d8:	e004      	b.n	80028e4 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 80028da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80028de:	fab3 f383 	clz	r3, r3
 80028e2:	b2db      	uxtb	r3, r3
 80028e4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d105      	bne.n	80028fe <HAL_ADC_ConfigChannel+0x19e>
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	0e9b      	lsrs	r3, r3, #26
 80028f8:	f003 031f 	and.w	r3, r3, #31
 80028fc:	e018      	b.n	8002930 <HAL_ADC_ConfigChannel+0x1d0>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002906:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800290a:	fa93 f3a3 	rbit	r3, r3
 800290e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002912:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002916:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800291a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800291e:	2b00      	cmp	r3, #0
 8002920:	d101      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002922:	2320      	movs	r3, #32
 8002924:	e004      	b.n	8002930 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002926:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800292a:	fab3 f383 	clz	r3, r3
 800292e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002930:	429a      	cmp	r2, r3
 8002932:	d106      	bne.n	8002942 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2200      	movs	r2, #0
 800293a:	2100      	movs	r1, #0
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff faa3 	bl	8001e88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	2101      	movs	r1, #1
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff fa87 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 800294e:	4603      	mov	r3, r0
 8002950:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002954:	2b00      	cmp	r3, #0
 8002956:	d10a      	bne.n	800296e <HAL_ADC_ConfigChannel+0x20e>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2101      	movs	r1, #1
 800295e:	4618      	mov	r0, r3
 8002960:	f7ff fa7c 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002964:	4603      	mov	r3, r0
 8002966:	0e9b      	lsrs	r3, r3, #26
 8002968:	f003 021f 	and.w	r2, r3, #31
 800296c:	e01e      	b.n	80029ac <HAL_ADC_ConfigChannel+0x24c>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2101      	movs	r1, #1
 8002974:	4618      	mov	r0, r3
 8002976:	f7ff fa71 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 800297a:	4603      	mov	r3, r0
 800297c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002980:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002984:	fa93 f3a3 	rbit	r3, r3
 8002988:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800298c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002990:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002994:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002998:	2b00      	cmp	r3, #0
 800299a:	d101      	bne.n	80029a0 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 800299c:	2320      	movs	r3, #32
 800299e:	e004      	b.n	80029aa <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80029a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80029a4:	fab3 f383 	clz	r3, r3
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d105      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x264>
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	0e9b      	lsrs	r3, r3, #26
 80029be:	f003 031f 	and.w	r3, r3, #31
 80029c2:	e018      	b.n	80029f6 <HAL_ADC_ConfigChannel+0x296>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80029d0:	fa93 f3a3 	rbit	r3, r3
 80029d4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80029d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80029dc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80029e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d101      	bne.n	80029ec <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 80029e8:	2320      	movs	r3, #32
 80029ea:	e004      	b.n	80029f6 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 80029ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80029f0:	fab3 f383 	clz	r3, r3
 80029f4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80029f6:	429a      	cmp	r2, r3
 80029f8:	d106      	bne.n	8002a08 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2200      	movs	r2, #0
 8002a00:	2101      	movs	r1, #1
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff fa40 	bl	8001e88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2102      	movs	r1, #2
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff fa24 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002a14:	4603      	mov	r3, r0
 8002a16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10a      	bne.n	8002a34 <HAL_ADC_ConfigChannel+0x2d4>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2102      	movs	r1, #2
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7ff fa19 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	0e9b      	lsrs	r3, r3, #26
 8002a2e:	f003 021f 	and.w	r2, r3, #31
 8002a32:	e01e      	b.n	8002a72 <HAL_ADC_ConfigChannel+0x312>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	2102      	movs	r1, #2
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff fa0e 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002a40:	4603      	mov	r3, r0
 8002a42:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002a4a:	fa93 f3a3 	rbit	r3, r3
 8002a4e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002a52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002a56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002a5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d101      	bne.n	8002a66 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002a62:	2320      	movs	r3, #32
 8002a64:	e004      	b.n	8002a70 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002a66:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002a6a:	fab3 f383 	clz	r3, r3
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d105      	bne.n	8002a8a <HAL_ADC_ConfigChannel+0x32a>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	0e9b      	lsrs	r3, r3, #26
 8002a84:	f003 031f 	and.w	r3, r3, #31
 8002a88:	e016      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x358>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a92:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002a96:	fa93 f3a3 	rbit	r3, r3
 8002a9a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002a9c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a9e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002aa2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002aaa:	2320      	movs	r3, #32
 8002aac:	e004      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002aae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ab2:	fab3 f383 	clz	r3, r3
 8002ab6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d106      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	2102      	movs	r1, #2
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7ff f9df 	bl	8001e88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2103      	movs	r1, #3
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff f9c3 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10a      	bne.n	8002af6 <HAL_ADC_ConfigChannel+0x396>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2103      	movs	r1, #3
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff f9b8 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002aec:	4603      	mov	r3, r0
 8002aee:	0e9b      	lsrs	r3, r3, #26
 8002af0:	f003 021f 	and.w	r2, r3, #31
 8002af4:	e017      	b.n	8002b26 <HAL_ADC_ConfigChannel+0x3c6>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2103      	movs	r1, #3
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff f9ad 	bl	8001e5c <LL_ADC_GetOffsetChannel>
 8002b02:	4603      	mov	r3, r0
 8002b04:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b08:	fa93 f3a3 	rbit	r3, r3
 8002b0c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002b0e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b10:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002b12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d101      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002b18:	2320      	movs	r3, #32
 8002b1a:	e003      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002b1c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b1e:	fab3 f383 	clz	r3, r3
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d105      	bne.n	8002b3e <HAL_ADC_ConfigChannel+0x3de>
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	0e9b      	lsrs	r3, r3, #26
 8002b38:	f003 031f 	and.w	r3, r3, #31
 8002b3c:	e011      	b.n	8002b62 <HAL_ADC_ConfigChannel+0x402>
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b46:	fa93 f3a3 	rbit	r3, r3
 8002b4a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002b4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b4e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002b50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002b56:	2320      	movs	r3, #32
 8002b58:	e003      	b.n	8002b62 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002b5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b5c:	fab3 f383 	clz	r3, r3
 8002b60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b62:	429a      	cmp	r2, r3
 8002b64:	d106      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2103      	movs	r1, #3
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7ff f98a 	bl	8001e88 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff faad 	bl	80020d8 <LL_ADC_IsEnabled>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f040 813f 	bne.w	8002e04 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6818      	ldr	r0, [r3, #0]
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	6819      	ldr	r1, [r3, #0]
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	461a      	mov	r2, r3
 8002b94:	f7ff f9fe 	bl	8001f94 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	4a8e      	ldr	r2, [pc, #568]	; (8002dd8 <HAL_ADC_ConfigChannel+0x678>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	f040 8130 	bne.w	8002e04 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d10b      	bne.n	8002bcc <HAL_ADC_ConfigChannel+0x46c>
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	0e9b      	lsrs	r3, r3, #26
 8002bba:	3301      	adds	r3, #1
 8002bbc:	f003 031f 	and.w	r3, r3, #31
 8002bc0:	2b09      	cmp	r3, #9
 8002bc2:	bf94      	ite	ls
 8002bc4:	2301      	movls	r3, #1
 8002bc6:	2300      	movhi	r3, #0
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	e019      	b.n	8002c00 <HAL_ADC_ConfigChannel+0x4a0>
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bd4:	fa93 f3a3 	rbit	r3, r3
 8002bd8:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002bda:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bdc:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002bde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002be4:	2320      	movs	r3, #32
 8002be6:	e003      	b.n	8002bf0 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002be8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bea:	fab3 f383 	clz	r3, r3
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	f003 031f 	and.w	r3, r3, #31
 8002bf6:	2b09      	cmp	r3, #9
 8002bf8:	bf94      	ite	ls
 8002bfa:	2301      	movls	r3, #1
 8002bfc:	2300      	movhi	r3, #0
 8002bfe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d079      	beq.n	8002cf8 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d107      	bne.n	8002c20 <HAL_ADC_ConfigChannel+0x4c0>
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	0e9b      	lsrs	r3, r3, #26
 8002c16:	3301      	adds	r3, #1
 8002c18:	069b      	lsls	r3, r3, #26
 8002c1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c1e:	e015      	b.n	8002c4c <HAL_ADC_ConfigChannel+0x4ec>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c28:	fa93 f3a3 	rbit	r3, r3
 8002c2c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002c2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c30:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002c32:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d101      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002c38:	2320      	movs	r3, #32
 8002c3a:	e003      	b.n	8002c44 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002c3c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002c3e:	fab3 f383 	clz	r3, r3
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	3301      	adds	r3, #1
 8002c46:	069b      	lsls	r3, r3, #26
 8002c48:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d109      	bne.n	8002c6c <HAL_ADC_ConfigChannel+0x50c>
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	0e9b      	lsrs	r3, r3, #26
 8002c5e:	3301      	adds	r3, #1
 8002c60:	f003 031f 	and.w	r3, r3, #31
 8002c64:	2101      	movs	r1, #1
 8002c66:	fa01 f303 	lsl.w	r3, r1, r3
 8002c6a:	e017      	b.n	8002c9c <HAL_ADC_ConfigChannel+0x53c>
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c74:	fa93 f3a3 	rbit	r3, r3
 8002c78:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002c7a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c7c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002c7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002c84:	2320      	movs	r3, #32
 8002c86:	e003      	b.n	8002c90 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002c88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c8a:	fab3 f383 	clz	r3, r3
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	3301      	adds	r3, #1
 8002c92:	f003 031f 	and.w	r3, r3, #31
 8002c96:	2101      	movs	r1, #1
 8002c98:	fa01 f303 	lsl.w	r3, r1, r3
 8002c9c:	ea42 0103 	orr.w	r1, r2, r3
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d10a      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0x562>
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	0e9b      	lsrs	r3, r3, #26
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	f003 021f 	and.w	r2, r3, #31
 8002cb8:	4613      	mov	r3, r2
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	4413      	add	r3, r2
 8002cbe:	051b      	lsls	r3, r3, #20
 8002cc0:	e018      	b.n	8002cf4 <HAL_ADC_ConfigChannel+0x594>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cca:	fa93 f3a3 	rbit	r3, r3
 8002cce:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002cd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002cd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8002cda:	2320      	movs	r3, #32
 8002cdc:	e003      	b.n	8002ce6 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8002cde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ce0:	fab3 f383 	clz	r3, r3
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	f003 021f 	and.w	r2, r3, #31
 8002cec:	4613      	mov	r3, r2
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	4413      	add	r3, r2
 8002cf2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cf4:	430b      	orrs	r3, r1
 8002cf6:	e080      	b.n	8002dfa <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d107      	bne.n	8002d14 <HAL_ADC_ConfigChannel+0x5b4>
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	0e9b      	lsrs	r3, r3, #26
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	069b      	lsls	r3, r3, #26
 8002d0e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d12:	e015      	b.n	8002d40 <HAL_ADC_ConfigChannel+0x5e0>
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d1c:	fa93 f3a3 	rbit	r3, r3
 8002d20:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d24:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d101      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8002d2c:	2320      	movs	r3, #32
 8002d2e:	e003      	b.n	8002d38 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8002d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d32:	fab3 f383 	clz	r3, r3
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	3301      	adds	r3, #1
 8002d3a:	069b      	lsls	r3, r3, #26
 8002d3c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d109      	bne.n	8002d60 <HAL_ADC_ConfigChannel+0x600>
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	0e9b      	lsrs	r3, r3, #26
 8002d52:	3301      	adds	r3, #1
 8002d54:	f003 031f 	and.w	r3, r3, #31
 8002d58:	2101      	movs	r1, #1
 8002d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d5e:	e017      	b.n	8002d90 <HAL_ADC_ConfigChannel+0x630>
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d66:	6a3b      	ldr	r3, [r7, #32]
 8002d68:	fa93 f3a3 	rbit	r3, r3
 8002d6c:	61fb      	str	r3, [r7, #28]
  return result;
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d101      	bne.n	8002d7c <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8002d78:	2320      	movs	r3, #32
 8002d7a:	e003      	b.n	8002d84 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8002d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d7e:	fab3 f383 	clz	r3, r3
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	3301      	adds	r3, #1
 8002d86:	f003 031f 	and.w	r3, r3, #31
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d90:	ea42 0103 	orr.w	r1, r2, r3
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d10d      	bne.n	8002dbc <HAL_ADC_ConfigChannel+0x65c>
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	0e9b      	lsrs	r3, r3, #26
 8002da6:	3301      	adds	r3, #1
 8002da8:	f003 021f 	and.w	r2, r3, #31
 8002dac:	4613      	mov	r3, r2
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	4413      	add	r3, r2
 8002db2:	3b1e      	subs	r3, #30
 8002db4:	051b      	lsls	r3, r3, #20
 8002db6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002dba:	e01d      	b.n	8002df8 <HAL_ADC_ConfigChannel+0x698>
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	fa93 f3a3 	rbit	r3, r3
 8002dc8:	613b      	str	r3, [r7, #16]
  return result;
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d103      	bne.n	8002ddc <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8002dd4:	2320      	movs	r3, #32
 8002dd6:	e005      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x684>
 8002dd8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	fab3 f383 	clz	r3, r3
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	3301      	adds	r3, #1
 8002de6:	f003 021f 	and.w	r2, r3, #31
 8002dea:	4613      	mov	r3, r2
 8002dec:	005b      	lsls	r3, r3, #1
 8002dee:	4413      	add	r3, r2
 8002df0:	3b1e      	subs	r3, #30
 8002df2:	051b      	lsls	r3, r3, #20
 8002df4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002df8:	430b      	orrs	r3, r1
 8002dfa:	683a      	ldr	r2, [r7, #0]
 8002dfc:	6892      	ldr	r2, [r2, #8]
 8002dfe:	4619      	mov	r1, r3
 8002e00:	f7ff f89c 	bl	8001f3c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	4b44      	ldr	r3, [pc, #272]	; (8002f1c <HAL_ADC_ConfigChannel+0x7bc>)
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d07a      	beq.n	8002f06 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002e10:	4843      	ldr	r0, [pc, #268]	; (8002f20 <HAL_ADC_ConfigChannel+0x7c0>)
 8002e12:	f7fe fff1 	bl	8001df8 <LL_ADC_GetCommonPathInternalCh>
 8002e16:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a41      	ldr	r2, [pc, #260]	; (8002f24 <HAL_ADC_ConfigChannel+0x7c4>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d12c      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002e24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002e28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d126      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a3c      	ldr	r2, [pc, #240]	; (8002f28 <HAL_ADC_ConfigChannel+0x7c8>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d004      	beq.n	8002e44 <HAL_ADC_ConfigChannel+0x6e4>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a3b      	ldr	r2, [pc, #236]	; (8002f2c <HAL_ADC_ConfigChannel+0x7cc>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d15d      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002e48:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	4834      	ldr	r0, [pc, #208]	; (8002f20 <HAL_ADC_ConfigChannel+0x7c0>)
 8002e50:	f7fe ffbf 	bl	8001dd2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e54:	4b36      	ldr	r3, [pc, #216]	; (8002f30 <HAL_ADC_ConfigChannel+0x7d0>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	099b      	lsrs	r3, r3, #6
 8002e5a:	4a36      	ldr	r2, [pc, #216]	; (8002f34 <HAL_ADC_ConfigChannel+0x7d4>)
 8002e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e60:	099b      	lsrs	r3, r3, #6
 8002e62:	1c5a      	adds	r2, r3, #1
 8002e64:	4613      	mov	r3, r2
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	4413      	add	r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002e6e:	e002      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	3b01      	subs	r3, #1
 8002e74:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1f9      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002e7c:	e040      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a2d      	ldr	r2, [pc, #180]	; (8002f38 <HAL_ADC_ConfigChannel+0x7d8>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d118      	bne.n	8002eba <HAL_ADC_ConfigChannel+0x75a>
 8002e88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002e8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d112      	bne.n	8002eba <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a23      	ldr	r2, [pc, #140]	; (8002f28 <HAL_ADC_ConfigChannel+0x7c8>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d004      	beq.n	8002ea8 <HAL_ADC_ConfigChannel+0x748>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a22      	ldr	r2, [pc, #136]	; (8002f2c <HAL_ADC_ConfigChannel+0x7cc>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d12d      	bne.n	8002f04 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ea8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002eac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	481b      	ldr	r0, [pc, #108]	; (8002f20 <HAL_ADC_ConfigChannel+0x7c0>)
 8002eb4:	f7fe ff8d 	bl	8001dd2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002eb8:	e024      	b.n	8002f04 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a1f      	ldr	r2, [pc, #124]	; (8002f3c <HAL_ADC_ConfigChannel+0x7dc>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d120      	bne.n	8002f06 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ec4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ec8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d11a      	bne.n	8002f06 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a14      	ldr	r2, [pc, #80]	; (8002f28 <HAL_ADC_ConfigChannel+0x7c8>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d115      	bne.n	8002f06 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002eda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002ede:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	480e      	ldr	r0, [pc, #56]	; (8002f20 <HAL_ADC_ConfigChannel+0x7c0>)
 8002ee6:	f7fe ff74 	bl	8001dd2 <LL_ADC_SetCommonPathInternalCh>
 8002eea:	e00c      	b.n	8002f06 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ef0:	f043 0220 	orr.w	r2, r3, #32
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002ef8:	2301      	movs	r3, #1
 8002efa:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002efe:	e002      	b.n	8002f06 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f00:	bf00      	nop
 8002f02:	e000      	b.n	8002f06 <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f04:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f0e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002f12:	4618      	mov	r0, r3
 8002f14:	37d8      	adds	r7, #216	; 0xd8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	80080000 	.word	0x80080000
 8002f20:	50040300 	.word	0x50040300
 8002f24:	c7520000 	.word	0xc7520000
 8002f28:	50040000 	.word	0x50040000
 8002f2c:	50040200 	.word	0x50040200
 8002f30:	20000000 	.word	0x20000000
 8002f34:	053e2d63 	.word	0x053e2d63
 8002f38:	cb840000 	.word	0xcb840000
 8002f3c:	80000001 	.word	0x80000001

08002f40 <HAL_ADC_GetState>:
  *           " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) "
  * @param hadc ADC handle
  * @retval ADC handle state (bitfield on 32 bits)
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Return ADC handle state */
  return hadc->State;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b084      	sub	sp, #16
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7ff f8b5 	bl	80020d8 <LL_ADC_IsEnabled>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d169      	bne.n	8003048 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	689a      	ldr	r2, [r3, #8]
 8002f7a:	4b36      	ldr	r3, [pc, #216]	; (8003054 <ADC_Enable+0xfc>)
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00d      	beq.n	8002f9e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f86:	f043 0210 	orr.w	r2, r3, #16
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f92:	f043 0201 	orr.w	r2, r3, #1
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e055      	b.n	800304a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff f884 	bl	80020b0 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002fa8:	482b      	ldr	r0, [pc, #172]	; (8003058 <ADC_Enable+0x100>)
 8002faa:	f7fe ff25 	bl	8001df8 <LL_ADC_GetCommonPathInternalCh>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d013      	beq.n	8002fe0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fb8:	4b28      	ldr	r3, [pc, #160]	; (800305c <ADC_Enable+0x104>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	099b      	lsrs	r3, r3, #6
 8002fbe:	4a28      	ldr	r2, [pc, #160]	; (8003060 <ADC_Enable+0x108>)
 8002fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc4:	099b      	lsrs	r3, r3, #6
 8002fc6:	1c5a      	adds	r2, r3, #1
 8002fc8:	4613      	mov	r3, r2
 8002fca:	005b      	lsls	r3, r3, #1
 8002fcc:	4413      	add	r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002fd2:	e002      	b.n	8002fda <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d1f9      	bne.n	8002fd4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002fe0:	f7fe feb4 	bl	8001d4c <HAL_GetTick>
 8002fe4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002fe6:	e028      	b.n	800303a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff f873 	bl	80020d8 <LL_ADC_IsEnabled>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d104      	bne.n	8003002 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7ff f857 	bl	80020b0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003002:	f7fe fea3 	bl	8001d4c <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	2b02      	cmp	r3, #2
 800300e:	d914      	bls.n	800303a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b01      	cmp	r3, #1
 800301c:	d00d      	beq.n	800303a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003022:	f043 0210 	orr.w	r2, r3, #16
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302e:	f043 0201 	orr.w	r2, r3, #1
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e007      	b.n	800304a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	2b01      	cmp	r3, #1
 8003046:	d1cf      	bne.n	8002fe8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	8000003f 	.word	0x8000003f
 8003058:	50040300 	.word	0x50040300
 800305c:	20000000 	.word	0x20000000
 8003060:	053e2d63 	.word	0x053e2d63

08003064 <LL_ADC_IsEnabled>:
{
 8003064:	b480      	push	{r7}
 8003066:	b083      	sub	sp, #12
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f003 0301 	and.w	r3, r3, #1
 8003074:	2b01      	cmp	r3, #1
 8003076:	d101      	bne.n	800307c <LL_ADC_IsEnabled+0x18>
 8003078:	2301      	movs	r3, #1
 800307a:	e000      	b.n	800307e <LL_ADC_IsEnabled+0x1a>
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	370c      	adds	r7, #12
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr

0800308a <LL_ADC_REG_IsConversionOngoing>:
{
 800308a:	b480      	push	{r7}
 800308c:	b083      	sub	sp, #12
 800308e:	af00      	add	r7, sp, #0
 8003090:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f003 0304 	and.w	r3, r3, #4
 800309a:	2b04      	cmp	r3, #4
 800309c:	d101      	bne.n	80030a2 <LL_ADC_REG_IsConversionOngoing+0x18>
 800309e:	2301      	movs	r3, #1
 80030a0:	e000      	b.n	80030a4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80030a2:	2300      	movs	r3, #0
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80030b0:	b590      	push	{r4, r7, lr}
 80030b2:	b09f      	sub	sp, #124	; 0x7c
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030ba:	2300      	movs	r3, #0
 80030bc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d101      	bne.n	80030ce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80030ca:	2302      	movs	r3, #2
 80030cc:	e093      	b.n	80031f6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80030d6:	2300      	movs	r3, #0
 80030d8:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80030da:	2300      	movs	r3, #0
 80030dc:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a47      	ldr	r2, [pc, #284]	; (8003200 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d102      	bne.n	80030ee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80030e8:	4b46      	ldr	r3, [pc, #280]	; (8003204 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80030ea:	60bb      	str	r3, [r7, #8]
 80030ec:	e001      	b.n	80030f2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80030ee:	2300      	movs	r3, #0
 80030f0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d10b      	bne.n	8003110 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030fc:	f043 0220 	orr.w	r2, r3, #32
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e072      	b.n	80031f6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	4618      	mov	r0, r3
 8003114:	f7ff ffb9 	bl	800308a <LL_ADC_REG_IsConversionOngoing>
 8003118:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f7ff ffb3 	bl	800308a <LL_ADC_REG_IsConversionOngoing>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d154      	bne.n	80031d4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800312a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800312c:	2b00      	cmp	r3, #0
 800312e:	d151      	bne.n	80031d4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003130:	4b35      	ldr	r3, [pc, #212]	; (8003208 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003132:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d02c      	beq.n	8003196 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800313c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	6859      	ldr	r1, [r3, #4]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800314e:	035b      	lsls	r3, r3, #13
 8003150:	430b      	orrs	r3, r1
 8003152:	431a      	orrs	r2, r3
 8003154:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003156:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003158:	4829      	ldr	r0, [pc, #164]	; (8003200 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800315a:	f7ff ff83 	bl	8003064 <LL_ADC_IsEnabled>
 800315e:	4604      	mov	r4, r0
 8003160:	4828      	ldr	r0, [pc, #160]	; (8003204 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003162:	f7ff ff7f 	bl	8003064 <LL_ADC_IsEnabled>
 8003166:	4603      	mov	r3, r0
 8003168:	431c      	orrs	r4, r3
 800316a:	4828      	ldr	r0, [pc, #160]	; (800320c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800316c:	f7ff ff7a 	bl	8003064 <LL_ADC_IsEnabled>
 8003170:	4603      	mov	r3, r0
 8003172:	4323      	orrs	r3, r4
 8003174:	2b00      	cmp	r3, #0
 8003176:	d137      	bne.n	80031e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003178:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003180:	f023 030f 	bic.w	r3, r3, #15
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	6811      	ldr	r1, [r2, #0]
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	6892      	ldr	r2, [r2, #8]
 800318c:	430a      	orrs	r2, r1
 800318e:	431a      	orrs	r2, r3
 8003190:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003192:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003194:	e028      	b.n	80031e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003196:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800319e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031a0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80031a2:	4817      	ldr	r0, [pc, #92]	; (8003200 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80031a4:	f7ff ff5e 	bl	8003064 <LL_ADC_IsEnabled>
 80031a8:	4604      	mov	r4, r0
 80031aa:	4816      	ldr	r0, [pc, #88]	; (8003204 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80031ac:	f7ff ff5a 	bl	8003064 <LL_ADC_IsEnabled>
 80031b0:	4603      	mov	r3, r0
 80031b2:	431c      	orrs	r4, r3
 80031b4:	4815      	ldr	r0, [pc, #84]	; (800320c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80031b6:	f7ff ff55 	bl	8003064 <LL_ADC_IsEnabled>
 80031ba:	4603      	mov	r3, r0
 80031bc:	4323      	orrs	r3, r4
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d112      	bne.n	80031e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80031c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80031ca:	f023 030f 	bic.w	r3, r3, #15
 80031ce:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80031d0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80031d2:	e009      	b.n	80031e8 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d8:	f043 0220 	orr.w	r2, r3, #32
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80031e6:	e000      	b.n	80031ea <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80031e8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80031f2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	377c      	adds	r7, #124	; 0x7c
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd90      	pop	{r4, r7, pc}
 80031fe:	bf00      	nop
 8003200:	50040000 	.word	0x50040000
 8003204:	50040100 	.word	0x50040100
 8003208:	50040300 	.word	0x50040300
 800320c:	50040200 	.word	0x50040200

08003210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f003 0307 	and.w	r3, r3, #7
 800321e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003220:	4b0c      	ldr	r3, [pc, #48]	; (8003254 <__NVIC_SetPriorityGrouping+0x44>)
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003226:	68ba      	ldr	r2, [r7, #8]
 8003228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800322c:	4013      	ands	r3, r2
 800322e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800323c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003242:	4a04      	ldr	r2, [pc, #16]	; (8003254 <__NVIC_SetPriorityGrouping+0x44>)
 8003244:	68bb      	ldr	r3, [r7, #8]
 8003246:	60d3      	str	r3, [r2, #12]
}
 8003248:	bf00      	nop
 800324a:	3714      	adds	r7, #20
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr
 8003254:	e000ed00 	.word	0xe000ed00

08003258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800325c:	4b04      	ldr	r3, [pc, #16]	; (8003270 <__NVIC_GetPriorityGrouping+0x18>)
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	0a1b      	lsrs	r3, r3, #8
 8003262:	f003 0307 	and.w	r3, r3, #7
}
 8003266:	4618      	mov	r0, r3
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr
 8003270:	e000ed00 	.word	0xe000ed00

08003274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800327e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003282:	2b00      	cmp	r3, #0
 8003284:	db0b      	blt.n	800329e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003286:	79fb      	ldrb	r3, [r7, #7]
 8003288:	f003 021f 	and.w	r2, r3, #31
 800328c:	4907      	ldr	r1, [pc, #28]	; (80032ac <__NVIC_EnableIRQ+0x38>)
 800328e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003292:	095b      	lsrs	r3, r3, #5
 8003294:	2001      	movs	r0, #1
 8003296:	fa00 f202 	lsl.w	r2, r0, r2
 800329a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop
 80032ac:	e000e100 	.word	0xe000e100

080032b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b083      	sub	sp, #12
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	6039      	str	r1, [r7, #0]
 80032ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	db0a      	blt.n	80032da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	b2da      	uxtb	r2, r3
 80032c8:	490c      	ldr	r1, [pc, #48]	; (80032fc <__NVIC_SetPriority+0x4c>)
 80032ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ce:	0112      	lsls	r2, r2, #4
 80032d0:	b2d2      	uxtb	r2, r2
 80032d2:	440b      	add	r3, r1
 80032d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032d8:	e00a      	b.n	80032f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	b2da      	uxtb	r2, r3
 80032de:	4908      	ldr	r1, [pc, #32]	; (8003300 <__NVIC_SetPriority+0x50>)
 80032e0:	79fb      	ldrb	r3, [r7, #7]
 80032e2:	f003 030f 	and.w	r3, r3, #15
 80032e6:	3b04      	subs	r3, #4
 80032e8:	0112      	lsls	r2, r2, #4
 80032ea:	b2d2      	uxtb	r2, r2
 80032ec:	440b      	add	r3, r1
 80032ee:	761a      	strb	r2, [r3, #24]
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	e000e100 	.word	0xe000e100
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003304:	b480      	push	{r7}
 8003306:	b089      	sub	sp, #36	; 0x24
 8003308:	af00      	add	r7, sp, #0
 800330a:	60f8      	str	r0, [r7, #12]
 800330c:	60b9      	str	r1, [r7, #8]
 800330e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	f003 0307 	and.w	r3, r3, #7
 8003316:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	f1c3 0307 	rsb	r3, r3, #7
 800331e:	2b04      	cmp	r3, #4
 8003320:	bf28      	it	cs
 8003322:	2304      	movcs	r3, #4
 8003324:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	3304      	adds	r3, #4
 800332a:	2b06      	cmp	r3, #6
 800332c:	d902      	bls.n	8003334 <NVIC_EncodePriority+0x30>
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	3b03      	subs	r3, #3
 8003332:	e000      	b.n	8003336 <NVIC_EncodePriority+0x32>
 8003334:	2300      	movs	r3, #0
 8003336:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003338:	f04f 32ff 	mov.w	r2, #4294967295
 800333c:	69bb      	ldr	r3, [r7, #24]
 800333e:	fa02 f303 	lsl.w	r3, r2, r3
 8003342:	43da      	mvns	r2, r3
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	401a      	ands	r2, r3
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800334c:	f04f 31ff 	mov.w	r1, #4294967295
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	fa01 f303 	lsl.w	r3, r1, r3
 8003356:	43d9      	mvns	r1, r3
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800335c:	4313      	orrs	r3, r2
         );
}
 800335e:	4618      	mov	r0, r3
 8003360:	3724      	adds	r7, #36	; 0x24
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr
	...

0800336c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3b01      	subs	r3, #1
 8003378:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800337c:	d301      	bcc.n	8003382 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800337e:	2301      	movs	r3, #1
 8003380:	e00f      	b.n	80033a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003382:	4a0a      	ldr	r2, [pc, #40]	; (80033ac <SysTick_Config+0x40>)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	3b01      	subs	r3, #1
 8003388:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800338a:	210f      	movs	r1, #15
 800338c:	f04f 30ff 	mov.w	r0, #4294967295
 8003390:	f7ff ff8e 	bl	80032b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003394:	4b05      	ldr	r3, [pc, #20]	; (80033ac <SysTick_Config+0x40>)
 8003396:	2200      	movs	r2, #0
 8003398:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800339a:	4b04      	ldr	r3, [pc, #16]	; (80033ac <SysTick_Config+0x40>)
 800339c:	2207      	movs	r2, #7
 800339e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3708      	adds	r7, #8
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	e000e010 	.word	0xe000e010

080033b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b082      	sub	sp, #8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7ff ff29 	bl	8003210 <__NVIC_SetPriorityGrouping>
}
 80033be:	bf00      	nop
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b086      	sub	sp, #24
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	4603      	mov	r3, r0
 80033ce:	60b9      	str	r1, [r7, #8]
 80033d0:	607a      	str	r2, [r7, #4]
 80033d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033d4:	2300      	movs	r3, #0
 80033d6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80033d8:	f7ff ff3e 	bl	8003258 <__NVIC_GetPriorityGrouping>
 80033dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	68b9      	ldr	r1, [r7, #8]
 80033e2:	6978      	ldr	r0, [r7, #20]
 80033e4:	f7ff ff8e 	bl	8003304 <NVIC_EncodePriority>
 80033e8:	4602      	mov	r2, r0
 80033ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033ee:	4611      	mov	r1, r2
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff ff5d 	bl	80032b0 <__NVIC_SetPriority>
}
 80033f6:	bf00      	nop
 80033f8:	3718      	adds	r7, #24
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}

080033fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033fe:	b580      	push	{r7, lr}
 8003400:	b082      	sub	sp, #8
 8003402:	af00      	add	r7, sp, #0
 8003404:	4603      	mov	r3, r0
 8003406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340c:	4618      	mov	r0, r3
 800340e:	f7ff ff31 	bl	8003274 <__NVIC_EnableIRQ>
}
 8003412:	bf00      	nop
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}

0800341a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800341a:	b580      	push	{r7, lr}
 800341c:	b082      	sub	sp, #8
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f7ff ffa2 	bl	800336c <SysTick_Config>
 8003428:	4603      	mov	r3, r0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
	...

08003434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003434:	b480      	push	{r7}
 8003436:	b087      	sub	sp, #28
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800343e:	2300      	movs	r3, #0
 8003440:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003442:	e17f      	b.n	8003744 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	2101      	movs	r1, #1
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	fa01 f303 	lsl.w	r3, r1, r3
 8003450:	4013      	ands	r3, r2
 8003452:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2b00      	cmp	r3, #0
 8003458:	f000 8171 	beq.w	800373e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f003 0303 	and.w	r3, r3, #3
 8003464:	2b01      	cmp	r3, #1
 8003466:	d005      	beq.n	8003474 <HAL_GPIO_Init+0x40>
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f003 0303 	and.w	r3, r3, #3
 8003470:	2b02      	cmp	r3, #2
 8003472:	d130      	bne.n	80034d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	2203      	movs	r2, #3
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	4013      	ands	r3, r2
 800348a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	68da      	ldr	r2, [r3, #12]
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	005b      	lsls	r3, r3, #1
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	693a      	ldr	r2, [r7, #16]
 800349a:	4313      	orrs	r3, r2
 800349c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	693a      	ldr	r2, [r7, #16]
 80034a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034aa:	2201      	movs	r2, #1
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	fa02 f303 	lsl.w	r3, r2, r3
 80034b2:	43db      	mvns	r3, r3
 80034b4:	693a      	ldr	r2, [r7, #16]
 80034b6:	4013      	ands	r3, r2
 80034b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	091b      	lsrs	r3, r3, #4
 80034c0:	f003 0201 	and.w	r2, r3, #1
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	693a      	ldr	r2, [r7, #16]
 80034d4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	2b03      	cmp	r3, #3
 80034e0:	d118      	bne.n	8003514 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80034e8:	2201      	movs	r2, #1
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	43db      	mvns	r3, r3
 80034f2:	693a      	ldr	r2, [r7, #16]
 80034f4:	4013      	ands	r3, r2
 80034f6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	08db      	lsrs	r3, r3, #3
 80034fe:	f003 0201 	and.w	r2, r3, #1
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	fa02 f303 	lsl.w	r3, r2, r3
 8003508:	693a      	ldr	r2, [r7, #16]
 800350a:	4313      	orrs	r3, r2
 800350c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	693a      	ldr	r2, [r7, #16]
 8003512:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f003 0303 	and.w	r3, r3, #3
 800351c:	2b03      	cmp	r3, #3
 800351e:	d017      	beq.n	8003550 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	005b      	lsls	r3, r3, #1
 800352a:	2203      	movs	r2, #3
 800352c:	fa02 f303 	lsl.w	r3, r2, r3
 8003530:	43db      	mvns	r3, r3
 8003532:	693a      	ldr	r2, [r7, #16]
 8003534:	4013      	ands	r3, r2
 8003536:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	689a      	ldr	r2, [r3, #8]
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	693a      	ldr	r2, [r7, #16]
 8003546:	4313      	orrs	r3, r2
 8003548:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f003 0303 	and.w	r3, r3, #3
 8003558:	2b02      	cmp	r3, #2
 800355a:	d123      	bne.n	80035a4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	08da      	lsrs	r2, r3, #3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	3208      	adds	r2, #8
 8003564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003568:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	f003 0307 	and.w	r3, r3, #7
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	220f      	movs	r2, #15
 8003574:	fa02 f303 	lsl.w	r3, r2, r3
 8003578:	43db      	mvns	r3, r3
 800357a:	693a      	ldr	r2, [r7, #16]
 800357c:	4013      	ands	r3, r2
 800357e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	691a      	ldr	r2, [r3, #16]
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	4313      	orrs	r3, r2
 8003594:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	08da      	lsrs	r2, r3, #3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	3208      	adds	r2, #8
 800359e:	6939      	ldr	r1, [r7, #16]
 80035a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80035aa:	697b      	ldr	r3, [r7, #20]
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	2203      	movs	r2, #3
 80035b0:	fa02 f303 	lsl.w	r3, r2, r3
 80035b4:	43db      	mvns	r3, r3
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	4013      	ands	r3, r2
 80035ba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f003 0203 	and.w	r2, r3, #3
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	005b      	lsls	r3, r3, #1
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f000 80ac 	beq.w	800373e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035e6:	4b5f      	ldr	r3, [pc, #380]	; (8003764 <HAL_GPIO_Init+0x330>)
 80035e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035ea:	4a5e      	ldr	r2, [pc, #376]	; (8003764 <HAL_GPIO_Init+0x330>)
 80035ec:	f043 0301 	orr.w	r3, r3, #1
 80035f0:	6613      	str	r3, [r2, #96]	; 0x60
 80035f2:	4b5c      	ldr	r3, [pc, #368]	; (8003764 <HAL_GPIO_Init+0x330>)
 80035f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035f6:	f003 0301 	and.w	r3, r3, #1
 80035fa:	60bb      	str	r3, [r7, #8]
 80035fc:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035fe:	4a5a      	ldr	r2, [pc, #360]	; (8003768 <HAL_GPIO_Init+0x334>)
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	089b      	lsrs	r3, r3, #2
 8003604:	3302      	adds	r3, #2
 8003606:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800360a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	f003 0303 	and.w	r3, r3, #3
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	220f      	movs	r2, #15
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43db      	mvns	r3, r3
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	4013      	ands	r3, r2
 8003620:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003628:	d025      	beq.n	8003676 <HAL_GPIO_Init+0x242>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a4f      	ldr	r2, [pc, #316]	; (800376c <HAL_GPIO_Init+0x338>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d01f      	beq.n	8003672 <HAL_GPIO_Init+0x23e>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a4e      	ldr	r2, [pc, #312]	; (8003770 <HAL_GPIO_Init+0x33c>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d019      	beq.n	800366e <HAL_GPIO_Init+0x23a>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a4d      	ldr	r2, [pc, #308]	; (8003774 <HAL_GPIO_Init+0x340>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d013      	beq.n	800366a <HAL_GPIO_Init+0x236>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a4c      	ldr	r2, [pc, #304]	; (8003778 <HAL_GPIO_Init+0x344>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d00d      	beq.n	8003666 <HAL_GPIO_Init+0x232>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a4b      	ldr	r2, [pc, #300]	; (800377c <HAL_GPIO_Init+0x348>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d007      	beq.n	8003662 <HAL_GPIO_Init+0x22e>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a4a      	ldr	r2, [pc, #296]	; (8003780 <HAL_GPIO_Init+0x34c>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d101      	bne.n	800365e <HAL_GPIO_Init+0x22a>
 800365a:	2306      	movs	r3, #6
 800365c:	e00c      	b.n	8003678 <HAL_GPIO_Init+0x244>
 800365e:	2307      	movs	r3, #7
 8003660:	e00a      	b.n	8003678 <HAL_GPIO_Init+0x244>
 8003662:	2305      	movs	r3, #5
 8003664:	e008      	b.n	8003678 <HAL_GPIO_Init+0x244>
 8003666:	2304      	movs	r3, #4
 8003668:	e006      	b.n	8003678 <HAL_GPIO_Init+0x244>
 800366a:	2303      	movs	r3, #3
 800366c:	e004      	b.n	8003678 <HAL_GPIO_Init+0x244>
 800366e:	2302      	movs	r3, #2
 8003670:	e002      	b.n	8003678 <HAL_GPIO_Init+0x244>
 8003672:	2301      	movs	r3, #1
 8003674:	e000      	b.n	8003678 <HAL_GPIO_Init+0x244>
 8003676:	2300      	movs	r3, #0
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	f002 0203 	and.w	r2, r2, #3
 800367e:	0092      	lsls	r2, r2, #2
 8003680:	4093      	lsls	r3, r2
 8003682:	693a      	ldr	r2, [r7, #16]
 8003684:	4313      	orrs	r3, r2
 8003686:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003688:	4937      	ldr	r1, [pc, #220]	; (8003768 <HAL_GPIO_Init+0x334>)
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	089b      	lsrs	r3, r3, #2
 800368e:	3302      	adds	r3, #2
 8003690:	693a      	ldr	r2, [r7, #16]
 8003692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003696:	4b3b      	ldr	r3, [pc, #236]	; (8003784 <HAL_GPIO_Init+0x350>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	43db      	mvns	r3, r3
 80036a0:	693a      	ldr	r2, [r7, #16]
 80036a2:	4013      	ands	r3, r2
 80036a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d003      	beq.n	80036ba <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036ba:	4a32      	ldr	r2, [pc, #200]	; (8003784 <HAL_GPIO_Init+0x350>)
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80036c0:	4b30      	ldr	r3, [pc, #192]	; (8003784 <HAL_GPIO_Init+0x350>)
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	43db      	mvns	r3, r3
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	4013      	ands	r3, r2
 80036ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80036dc:	693a      	ldr	r2, [r7, #16]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80036e4:	4a27      	ldr	r2, [pc, #156]	; (8003784 <HAL_GPIO_Init+0x350>)
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80036ea:	4b26      	ldr	r3, [pc, #152]	; (8003784 <HAL_GPIO_Init+0x350>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	43db      	mvns	r3, r3
 80036f4:	693a      	ldr	r2, [r7, #16]
 80036f6:	4013      	ands	r3, r2
 80036f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d003      	beq.n	800370e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003706:	693a      	ldr	r2, [r7, #16]
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800370e:	4a1d      	ldr	r2, [pc, #116]	; (8003784 <HAL_GPIO_Init+0x350>)
 8003710:	693b      	ldr	r3, [r7, #16]
 8003712:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003714:	4b1b      	ldr	r3, [pc, #108]	; (8003784 <HAL_GPIO_Init+0x350>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	43db      	mvns	r3, r3
 800371e:	693a      	ldr	r2, [r7, #16]
 8003720:	4013      	ands	r3, r2
 8003722:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d003      	beq.n	8003738 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	4313      	orrs	r3, r2
 8003736:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003738:	4a12      	ldr	r2, [pc, #72]	; (8003784 <HAL_GPIO_Init+0x350>)
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	3301      	adds	r3, #1
 8003742:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	fa22 f303 	lsr.w	r3, r2, r3
 800374e:	2b00      	cmp	r3, #0
 8003750:	f47f ae78 	bne.w	8003444 <HAL_GPIO_Init+0x10>
  }
}
 8003754:	bf00      	nop
 8003756:	bf00      	nop
 8003758:	371c      	adds	r7, #28
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	40021000 	.word	0x40021000
 8003768:	40010000 	.word	0x40010000
 800376c:	48000400 	.word	0x48000400
 8003770:	48000800 	.word	0x48000800
 8003774:	48000c00 	.word	0x48000c00
 8003778:	48001000 	.word	0x48001000
 800377c:	48001400 	.word	0x48001400
 8003780:	48001800 	.word	0x48001800
 8003784:	40010400 	.word	0x40010400

08003788 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	460b      	mov	r3, r1
 8003792:	807b      	strh	r3, [r7, #2]
 8003794:	4613      	mov	r3, r2
 8003796:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003798:	787b      	ldrb	r3, [r7, #1]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d003      	beq.n	80037a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800379e:	887a      	ldrh	r2, [r7, #2]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037a4:	e002      	b.n	80037ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037a6:	887a      	ldrh	r2, [r7, #2]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80037bc:	4b04      	ldr	r3, [pc, #16]	; (80037d0 <HAL_PWREx_GetVoltageRange+0x18>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	40007000 	.word	0x40007000

080037d4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80037d4:	b480      	push	{r7}
 80037d6:	b085      	sub	sp, #20
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037e2:	d130      	bne.n	8003846 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80037e4:	4b23      	ldr	r3, [pc, #140]	; (8003874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80037ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037f0:	d038      	beq.n	8003864 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037f2:	4b20      	ldr	r3, [pc, #128]	; (8003874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80037fa:	4a1e      	ldr	r2, [pc, #120]	; (8003874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80037fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003800:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003802:	4b1d      	ldr	r3, [pc, #116]	; (8003878 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	2232      	movs	r2, #50	; 0x32
 8003808:	fb02 f303 	mul.w	r3, r2, r3
 800380c:	4a1b      	ldr	r2, [pc, #108]	; (800387c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800380e:	fba2 2303 	umull	r2, r3, r2, r3
 8003812:	0c9b      	lsrs	r3, r3, #18
 8003814:	3301      	adds	r3, #1
 8003816:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003818:	e002      	b.n	8003820 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	3b01      	subs	r3, #1
 800381e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003820:	4b14      	ldr	r3, [pc, #80]	; (8003874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003822:	695b      	ldr	r3, [r3, #20]
 8003824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003828:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800382c:	d102      	bne.n	8003834 <HAL_PWREx_ControlVoltageScaling+0x60>
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1f2      	bne.n	800381a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003834:	4b0f      	ldr	r3, [pc, #60]	; (8003874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003836:	695b      	ldr	r3, [r3, #20]
 8003838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800383c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003840:	d110      	bne.n	8003864 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e00f      	b.n	8003866 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003846:	4b0b      	ldr	r3, [pc, #44]	; (8003874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800384e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003852:	d007      	beq.n	8003864 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003854:	4b07      	ldr	r3, [pc, #28]	; (8003874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800385c:	4a05      	ldr	r2, [pc, #20]	; (8003874 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800385e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003862:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3714      	adds	r7, #20
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	40007000 	.word	0x40007000
 8003878:	20000000 	.word	0x20000000
 800387c:	431bde83 	.word	0x431bde83

08003880 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b088      	sub	sp, #32
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e3ca      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003892:	4b97      	ldr	r3, [pc, #604]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f003 030c 	and.w	r3, r3, #12
 800389a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800389c:	4b94      	ldr	r3, [pc, #592]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	f003 0303 	and.w	r3, r3, #3
 80038a4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0310 	and.w	r3, r3, #16
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f000 80e4 	beq.w	8003a7c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d007      	beq.n	80038ca <HAL_RCC_OscConfig+0x4a>
 80038ba:	69bb      	ldr	r3, [r7, #24]
 80038bc:	2b0c      	cmp	r3, #12
 80038be:	f040 808b 	bne.w	80039d8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80038c2:	697b      	ldr	r3, [r7, #20]
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	f040 8087 	bne.w	80039d8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038ca:	4b89      	ldr	r3, [pc, #548]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d005      	beq.n	80038e2 <HAL_RCC_OscConfig+0x62>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e3a2      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6a1a      	ldr	r2, [r3, #32]
 80038e6:	4b82      	ldr	r3, [pc, #520]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0308 	and.w	r3, r3, #8
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d004      	beq.n	80038fc <HAL_RCC_OscConfig+0x7c>
 80038f2:	4b7f      	ldr	r3, [pc, #508]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038fa:	e005      	b.n	8003908 <HAL_RCC_OscConfig+0x88>
 80038fc:	4b7c      	ldr	r3, [pc, #496]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 80038fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003902:	091b      	lsrs	r3, r3, #4
 8003904:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003908:	4293      	cmp	r3, r2
 800390a:	d223      	bcs.n	8003954 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	4618      	mov	r0, r3
 8003912:	f000 fd55 	bl	80043c0 <RCC_SetFlashLatencyFromMSIRange>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d001      	beq.n	8003920 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	e383      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003920:	4b73      	ldr	r3, [pc, #460]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a72      	ldr	r2, [pc, #456]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003926:	f043 0308 	orr.w	r3, r3, #8
 800392a:	6013      	str	r3, [r2, #0]
 800392c:	4b70      	ldr	r3, [pc, #448]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a1b      	ldr	r3, [r3, #32]
 8003938:	496d      	ldr	r1, [pc, #436]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 800393a:	4313      	orrs	r3, r2
 800393c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800393e:	4b6c      	ldr	r3, [pc, #432]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	69db      	ldr	r3, [r3, #28]
 800394a:	021b      	lsls	r3, r3, #8
 800394c:	4968      	ldr	r1, [pc, #416]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 800394e:	4313      	orrs	r3, r2
 8003950:	604b      	str	r3, [r1, #4]
 8003952:	e025      	b.n	80039a0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003954:	4b66      	ldr	r3, [pc, #408]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a65      	ldr	r2, [pc, #404]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 800395a:	f043 0308 	orr.w	r3, r3, #8
 800395e:	6013      	str	r3, [r2, #0]
 8003960:	4b63      	ldr	r3, [pc, #396]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	4960      	ldr	r1, [pc, #384]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 800396e:	4313      	orrs	r3, r2
 8003970:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003972:	4b5f      	ldr	r3, [pc, #380]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	69db      	ldr	r3, [r3, #28]
 800397e:	021b      	lsls	r3, r3, #8
 8003980:	495b      	ldr	r1, [pc, #364]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003982:	4313      	orrs	r3, r2
 8003984:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d109      	bne.n	80039a0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6a1b      	ldr	r3, [r3, #32]
 8003990:	4618      	mov	r0, r3
 8003992:	f000 fd15 	bl	80043c0 <RCC_SetFlashLatencyFromMSIRange>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e343      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039a0:	f000 fc4a 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 80039a4:	4602      	mov	r2, r0
 80039a6:	4b52      	ldr	r3, [pc, #328]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	091b      	lsrs	r3, r3, #4
 80039ac:	f003 030f 	and.w	r3, r3, #15
 80039b0:	4950      	ldr	r1, [pc, #320]	; (8003af4 <HAL_RCC_OscConfig+0x274>)
 80039b2:	5ccb      	ldrb	r3, [r1, r3]
 80039b4:	f003 031f 	and.w	r3, r3, #31
 80039b8:	fa22 f303 	lsr.w	r3, r2, r3
 80039bc:	4a4e      	ldr	r2, [pc, #312]	; (8003af8 <HAL_RCC_OscConfig+0x278>)
 80039be:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80039c0:	4b4e      	ldr	r3, [pc, #312]	; (8003afc <HAL_RCC_OscConfig+0x27c>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7fe f971 	bl	8001cac <HAL_InitTick>
 80039ca:	4603      	mov	r3, r0
 80039cc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80039ce:	7bfb      	ldrb	r3, [r7, #15]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d052      	beq.n	8003a7a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
 80039d6:	e327      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d032      	beq.n	8003a46 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80039e0:	4b43      	ldr	r3, [pc, #268]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a42      	ldr	r2, [pc, #264]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 80039e6:	f043 0301 	orr.w	r3, r3, #1
 80039ea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039ec:	f7fe f9ae 	bl	8001d4c <HAL_GetTick>
 80039f0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039f2:	e008      	b.n	8003a06 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039f4:	f7fe f9aa 	bl	8001d4c <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d901      	bls.n	8003a06 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e310      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a06:	4b3a      	ldr	r3, [pc, #232]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0302 	and.w	r3, r3, #2
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d0f0      	beq.n	80039f4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a12:	4b37      	ldr	r3, [pc, #220]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a36      	ldr	r2, [pc, #216]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a18:	f043 0308 	orr.w	r3, r3, #8
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	4b34      	ldr	r3, [pc, #208]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6a1b      	ldr	r3, [r3, #32]
 8003a2a:	4931      	ldr	r1, [pc, #196]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a30:	4b2f      	ldr	r3, [pc, #188]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	69db      	ldr	r3, [r3, #28]
 8003a3c:	021b      	lsls	r3, r3, #8
 8003a3e:	492c      	ldr	r1, [pc, #176]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	604b      	str	r3, [r1, #4]
 8003a44:	e01a      	b.n	8003a7c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a46:	4b2a      	ldr	r3, [pc, #168]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a29      	ldr	r2, [pc, #164]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a4c:	f023 0301 	bic.w	r3, r3, #1
 8003a50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a52:	f7fe f97b 	bl	8001d4c <HAL_GetTick>
 8003a56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a58:	e008      	b.n	8003a6c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a5a:	f7fe f977 	bl	8001d4c <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d901      	bls.n	8003a6c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e2dd      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a6c:	4b20      	ldr	r3, [pc, #128]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1f0      	bne.n	8003a5a <HAL_RCC_OscConfig+0x1da>
 8003a78:	e000      	b.n	8003a7c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a7a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0301 	and.w	r3, r3, #1
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d074      	beq.n	8003b72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	2b08      	cmp	r3, #8
 8003a8c:	d005      	beq.n	8003a9a <HAL_RCC_OscConfig+0x21a>
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	2b0c      	cmp	r3, #12
 8003a92:	d10e      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	2b03      	cmp	r3, #3
 8003a98:	d10b      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a9a:	4b15      	ldr	r3, [pc, #84]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d064      	beq.n	8003b70 <HAL_RCC_OscConfig+0x2f0>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d160      	bne.n	8003b70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e2ba      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003aba:	d106      	bne.n	8003aca <HAL_RCC_OscConfig+0x24a>
 8003abc:	4b0c      	ldr	r3, [pc, #48]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a0b      	ldr	r2, [pc, #44]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003ac2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	e026      	b.n	8003b18 <HAL_RCC_OscConfig+0x298>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ad2:	d115      	bne.n	8003b00 <HAL_RCC_OscConfig+0x280>
 8003ad4:	4b06      	ldr	r3, [pc, #24]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a05      	ldr	r2, [pc, #20]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003ada:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ade:	6013      	str	r3, [r2, #0]
 8003ae0:	4b03      	ldr	r3, [pc, #12]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a02      	ldr	r2, [pc, #8]	; (8003af0 <HAL_RCC_OscConfig+0x270>)
 8003ae6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aea:	6013      	str	r3, [r2, #0]
 8003aec:	e014      	b.n	8003b18 <HAL_RCC_OscConfig+0x298>
 8003aee:	bf00      	nop
 8003af0:	40021000 	.word	0x40021000
 8003af4:	0800bf60 	.word	0x0800bf60
 8003af8:	20000000 	.word	0x20000000
 8003afc:	20000004 	.word	0x20000004
 8003b00:	4ba0      	ldr	r3, [pc, #640]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a9f      	ldr	r2, [pc, #636]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b0a:	6013      	str	r3, [r2, #0]
 8003b0c:	4b9d      	ldr	r3, [pc, #628]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a9c      	ldr	r2, [pc, #624]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003b12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d013      	beq.n	8003b48 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b20:	f7fe f914 	bl	8001d4c <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b28:	f7fe f910 	bl	8001d4c <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b64      	cmp	r3, #100	; 0x64
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e276      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b3a:	4b92      	ldr	r3, [pc, #584]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0f0      	beq.n	8003b28 <HAL_RCC_OscConfig+0x2a8>
 8003b46:	e014      	b.n	8003b72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b48:	f7fe f900 	bl	8001d4c <HAL_GetTick>
 8003b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b4e:	e008      	b.n	8003b62 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b50:	f7fe f8fc 	bl	8001d4c <HAL_GetTick>
 8003b54:	4602      	mov	r2, r0
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	2b64      	cmp	r3, #100	; 0x64
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e262      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b62:	4b88      	ldr	r3, [pc, #544]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f0      	bne.n	8003b50 <HAL_RCC_OscConfig+0x2d0>
 8003b6e:	e000      	b.n	8003b72 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d060      	beq.n	8003c40 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	2b04      	cmp	r3, #4
 8003b82:	d005      	beq.n	8003b90 <HAL_RCC_OscConfig+0x310>
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	2b0c      	cmp	r3, #12
 8003b88:	d119      	bne.n	8003bbe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d116      	bne.n	8003bbe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b90:	4b7c      	ldr	r3, [pc, #496]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d005      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x328>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d101      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e23f      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba8:	4b76      	ldr	r3, [pc, #472]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	061b      	lsls	r3, r3, #24
 8003bb6:	4973      	ldr	r1, [pc, #460]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bbc:	e040      	b.n	8003c40 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d023      	beq.n	8003c0e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bc6:	4b6f      	ldr	r3, [pc, #444]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a6e      	ldr	r2, [pc, #440]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003bcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd2:	f7fe f8bb 	bl	8001d4c <HAL_GetTick>
 8003bd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bd8:	e008      	b.n	8003bec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bda:	f7fe f8b7 	bl	8001d4c <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d901      	bls.n	8003bec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e21d      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bec:	4b65      	ldr	r3, [pc, #404]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d0f0      	beq.n	8003bda <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bf8:	4b62      	ldr	r3, [pc, #392]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	061b      	lsls	r3, r3, #24
 8003c06:	495f      	ldr	r1, [pc, #380]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	604b      	str	r3, [r1, #4]
 8003c0c:	e018      	b.n	8003c40 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c0e:	4b5d      	ldr	r3, [pc, #372]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a5c      	ldr	r2, [pc, #368]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003c14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c1a:	f7fe f897 	bl	8001d4c <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c22:	f7fe f893 	bl	8001d4c <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e1f9      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c34:	4b53      	ldr	r3, [pc, #332]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1f0      	bne.n	8003c22 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0308 	and.w	r3, r3, #8
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d03c      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	695b      	ldr	r3, [r3, #20]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01c      	beq.n	8003c8e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c54:	4b4b      	ldr	r3, [pc, #300]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003c56:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c5a:	4a4a      	ldr	r2, [pc, #296]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003c5c:	f043 0301 	orr.w	r3, r3, #1
 8003c60:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c64:	f7fe f872 	bl	8001d4c <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c6c:	f7fe f86e 	bl	8001d4c <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e1d4      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c7e:	4b41      	ldr	r3, [pc, #260]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d0ef      	beq.n	8003c6c <HAL_RCC_OscConfig+0x3ec>
 8003c8c:	e01b      	b.n	8003cc6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c8e:	4b3d      	ldr	r3, [pc, #244]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c94:	4a3b      	ldr	r2, [pc, #236]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003c96:	f023 0301 	bic.w	r3, r3, #1
 8003c9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c9e:	f7fe f855 	bl	8001d4c <HAL_GetTick>
 8003ca2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ca4:	e008      	b.n	8003cb8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ca6:	f7fe f851 	bl	8001d4c <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b02      	cmp	r3, #2
 8003cb2:	d901      	bls.n	8003cb8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003cb4:	2303      	movs	r3, #3
 8003cb6:	e1b7      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cb8:	4b32      	ldr	r3, [pc, #200]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003cba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003cbe:	f003 0302 	and.w	r3, r3, #2
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1ef      	bne.n	8003ca6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0304 	and.w	r3, r3, #4
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	f000 80a6 	beq.w	8003e20 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003cd8:	4b2a      	ldr	r3, [pc, #168]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10d      	bne.n	8003d00 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ce4:	4b27      	ldr	r3, [pc, #156]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce8:	4a26      	ldr	r2, [pc, #152]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003cea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cee:	6593      	str	r3, [r2, #88]	; 0x58
 8003cf0:	4b24      	ldr	r3, [pc, #144]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003cf2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cf4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cf8:	60bb      	str	r3, [r7, #8]
 8003cfa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d00:	4b21      	ldr	r3, [pc, #132]	; (8003d88 <HAL_RCC_OscConfig+0x508>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d118      	bne.n	8003d3e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d0c:	4b1e      	ldr	r3, [pc, #120]	; (8003d88 <HAL_RCC_OscConfig+0x508>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a1d      	ldr	r2, [pc, #116]	; (8003d88 <HAL_RCC_OscConfig+0x508>)
 8003d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d16:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d18:	f7fe f818 	bl	8001d4c <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d1e:	e008      	b.n	8003d32 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d20:	f7fe f814 	bl	8001d4c <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e17a      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d32:	4b15      	ldr	r3, [pc, #84]	; (8003d88 <HAL_RCC_OscConfig+0x508>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d0f0      	beq.n	8003d20 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	2b01      	cmp	r3, #1
 8003d44:	d108      	bne.n	8003d58 <HAL_RCC_OscConfig+0x4d8>
 8003d46:	4b0f      	ldr	r3, [pc, #60]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003d48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d4c:	4a0d      	ldr	r2, [pc, #52]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003d4e:	f043 0301 	orr.w	r3, r3, #1
 8003d52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d56:	e029      	b.n	8003dac <HAL_RCC_OscConfig+0x52c>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	2b05      	cmp	r3, #5
 8003d5e:	d115      	bne.n	8003d8c <HAL_RCC_OscConfig+0x50c>
 8003d60:	4b08      	ldr	r3, [pc, #32]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d66:	4a07      	ldr	r2, [pc, #28]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003d68:	f043 0304 	orr.w	r3, r3, #4
 8003d6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d70:	4b04      	ldr	r3, [pc, #16]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d76:	4a03      	ldr	r2, [pc, #12]	; (8003d84 <HAL_RCC_OscConfig+0x504>)
 8003d78:	f043 0301 	orr.w	r3, r3, #1
 8003d7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d80:	e014      	b.n	8003dac <HAL_RCC_OscConfig+0x52c>
 8003d82:	bf00      	nop
 8003d84:	40021000 	.word	0x40021000
 8003d88:	40007000 	.word	0x40007000
 8003d8c:	4b9c      	ldr	r3, [pc, #624]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d92:	4a9b      	ldr	r2, [pc, #620]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003d94:	f023 0301 	bic.w	r3, r3, #1
 8003d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003d9c:	4b98      	ldr	r3, [pc, #608]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003da2:	4a97      	ldr	r2, [pc, #604]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003da4:	f023 0304 	bic.w	r3, r3, #4
 8003da8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d016      	beq.n	8003de2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003db4:	f7fd ffca 	bl	8001d4c <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dba:	e00a      	b.n	8003dd2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dbc:	f7fd ffc6 	bl	8001d4c <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d901      	bls.n	8003dd2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003dce:	2303      	movs	r3, #3
 8003dd0:	e12a      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dd2:	4b8b      	ldr	r3, [pc, #556]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0ed      	beq.n	8003dbc <HAL_RCC_OscConfig+0x53c>
 8003de0:	e015      	b.n	8003e0e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de2:	f7fd ffb3 	bl	8001d4c <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003de8:	e00a      	b.n	8003e00 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dea:	f7fd ffaf 	bl	8001d4c <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d901      	bls.n	8003e00 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e113      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e00:	4b7f      	ldr	r3, [pc, #508]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1ed      	bne.n	8003dea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e0e:	7ffb      	ldrb	r3, [r7, #31]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d105      	bne.n	8003e20 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e14:	4b7a      	ldr	r3, [pc, #488]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e18:	4a79      	ldr	r2, [pc, #484]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003e1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e1e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	f000 80fe 	beq.w	8004026 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	f040 80d0 	bne.w	8003fd4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003e34:	4b72      	ldr	r3, [pc, #456]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	f003 0203 	and.w	r2, r3, #3
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d130      	bne.n	8003eaa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e52:	3b01      	subs	r3, #1
 8003e54:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d127      	bne.n	8003eaa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e64:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d11f      	bne.n	8003eaa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e74:	2a07      	cmp	r2, #7
 8003e76:	bf14      	ite	ne
 8003e78:	2201      	movne	r2, #1
 8003e7a:	2200      	moveq	r2, #0
 8003e7c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d113      	bne.n	8003eaa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e8c:	085b      	lsrs	r3, r3, #1
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d109      	bne.n	8003eaa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea0:	085b      	lsrs	r3, r3, #1
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d06e      	beq.n	8003f88 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	2b0c      	cmp	r3, #12
 8003eae:	d069      	beq.n	8003f84 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003eb0:	4b53      	ldr	r3, [pc, #332]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d105      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003ebc:	4b50      	ldr	r3, [pc, #320]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d001      	beq.n	8003ecc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e0ad      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003ecc:	4b4c      	ldr	r3, [pc, #304]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a4b      	ldr	r2, [pc, #300]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003ed2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ed6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ed8:	f7fd ff38 	bl	8001d4c <HAL_GetTick>
 8003edc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ede:	e008      	b.n	8003ef2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ee0:	f7fd ff34 	bl	8001d4c <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e09a      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ef2:	4b43      	ldr	r3, [pc, #268]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d1f0      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003efe:	4b40      	ldr	r3, [pc, #256]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003f00:	68da      	ldr	r2, [r3, #12]
 8003f02:	4b40      	ldr	r3, [pc, #256]	; (8004004 <HAL_RCC_OscConfig+0x784>)
 8003f04:	4013      	ands	r3, r2
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003f0a:	687a      	ldr	r2, [r7, #4]
 8003f0c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003f0e:	3a01      	subs	r2, #1
 8003f10:	0112      	lsls	r2, r2, #4
 8003f12:	4311      	orrs	r1, r2
 8003f14:	687a      	ldr	r2, [r7, #4]
 8003f16:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f18:	0212      	lsls	r2, r2, #8
 8003f1a:	4311      	orrs	r1, r2
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003f20:	0852      	lsrs	r2, r2, #1
 8003f22:	3a01      	subs	r2, #1
 8003f24:	0552      	lsls	r2, r2, #21
 8003f26:	4311      	orrs	r1, r2
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003f2c:	0852      	lsrs	r2, r2, #1
 8003f2e:	3a01      	subs	r2, #1
 8003f30:	0652      	lsls	r2, r2, #25
 8003f32:	4311      	orrs	r1, r2
 8003f34:	687a      	ldr	r2, [r7, #4]
 8003f36:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003f38:	0912      	lsrs	r2, r2, #4
 8003f3a:	0452      	lsls	r2, r2, #17
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	4930      	ldr	r1, [pc, #192]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003f44:	4b2e      	ldr	r3, [pc, #184]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a2d      	ldr	r2, [pc, #180]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003f4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f4e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f50:	4b2b      	ldr	r3, [pc, #172]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	4a2a      	ldr	r2, [pc, #168]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003f56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f5a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f5c:	f7fd fef6 	bl	8001d4c <HAL_GetTick>
 8003f60:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f62:	e008      	b.n	8003f76 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f64:	f7fd fef2 	bl	8001d4c <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	2b02      	cmp	r3, #2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e058      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f76:	4b22      	ldr	r3, [pc, #136]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d0f0      	beq.n	8003f64 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f82:	e050      	b.n	8004026 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e04f      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f88:	4b1d      	ldr	r3, [pc, #116]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d148      	bne.n	8004026 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f94:	4b1a      	ldr	r3, [pc, #104]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a19      	ldr	r2, [pc, #100]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003f9a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f9e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003fa0:	4b17      	ldr	r3, [pc, #92]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	4a16      	ldr	r2, [pc, #88]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003fa6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003faa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003fac:	f7fd fece 	bl	8001d4c <HAL_GetTick>
 8003fb0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fb2:	e008      	b.n	8003fc6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fb4:	f7fd feca 	bl	8001d4c <HAL_GetTick>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d901      	bls.n	8003fc6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003fc2:	2303      	movs	r3, #3
 8003fc4:	e030      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003fc6:	4b0e      	ldr	r3, [pc, #56]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d0f0      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x734>
 8003fd2:	e028      	b.n	8004026 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	2b0c      	cmp	r3, #12
 8003fd8:	d023      	beq.n	8004022 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fda:	4b09      	ldr	r3, [pc, #36]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a08      	ldr	r2, [pc, #32]	; (8004000 <HAL_RCC_OscConfig+0x780>)
 8003fe0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003fe4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fe6:	f7fd feb1 	bl	8001d4c <HAL_GetTick>
 8003fea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003fec:	e00c      	b.n	8004008 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fee:	f7fd fead 	bl	8001d4c <HAL_GetTick>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	1ad3      	subs	r3, r2, r3
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d905      	bls.n	8004008 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e013      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
 8004000:	40021000 	.word	0x40021000
 8004004:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004008:	4b09      	ldr	r3, [pc, #36]	; (8004030 <HAL_RCC_OscConfig+0x7b0>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d1ec      	bne.n	8003fee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004014:	4b06      	ldr	r3, [pc, #24]	; (8004030 <HAL_RCC_OscConfig+0x7b0>)
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	4905      	ldr	r1, [pc, #20]	; (8004030 <HAL_RCC_OscConfig+0x7b0>)
 800401a:	4b06      	ldr	r3, [pc, #24]	; (8004034 <HAL_RCC_OscConfig+0x7b4>)
 800401c:	4013      	ands	r3, r2
 800401e:	60cb      	str	r3, [r1, #12]
 8004020:	e001      	b.n	8004026 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e000      	b.n	8004028 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3720      	adds	r7, #32
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40021000 	.word	0x40021000
 8004034:	feeefffc 	.word	0xfeeefffc

08004038 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d101      	bne.n	800404c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e0e7      	b.n	800421c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800404c:	4b75      	ldr	r3, [pc, #468]	; (8004224 <HAL_RCC_ClockConfig+0x1ec>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0307 	and.w	r3, r3, #7
 8004054:	683a      	ldr	r2, [r7, #0]
 8004056:	429a      	cmp	r2, r3
 8004058:	d910      	bls.n	800407c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800405a:	4b72      	ldr	r3, [pc, #456]	; (8004224 <HAL_RCC_ClockConfig+0x1ec>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f023 0207 	bic.w	r2, r3, #7
 8004062:	4970      	ldr	r1, [pc, #448]	; (8004224 <HAL_RCC_ClockConfig+0x1ec>)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	4313      	orrs	r3, r2
 8004068:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800406a:	4b6e      	ldr	r3, [pc, #440]	; (8004224 <HAL_RCC_ClockConfig+0x1ec>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d001      	beq.n	800407c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e0cf      	b.n	800421c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0302 	and.w	r3, r3, #2
 8004084:	2b00      	cmp	r3, #0
 8004086:	d010      	beq.n	80040aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689a      	ldr	r2, [r3, #8]
 800408c:	4b66      	ldr	r3, [pc, #408]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004094:	429a      	cmp	r2, r3
 8004096:	d908      	bls.n	80040aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004098:	4b63      	ldr	r3, [pc, #396]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	4960      	ldr	r1, [pc, #384]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0301 	and.w	r3, r3, #1
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d04c      	beq.n	8004150 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	2b03      	cmp	r3, #3
 80040bc:	d107      	bne.n	80040ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040be:	4b5a      	ldr	r3, [pc, #360]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d121      	bne.n	800410e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	e0a6      	b.n	800421c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d107      	bne.n	80040e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80040d6:	4b54      	ldr	r3, [pc, #336]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d115      	bne.n	800410e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e09a      	b.n	800421c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d107      	bne.n	80040fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80040ee:	4b4e      	ldr	r3, [pc, #312]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d109      	bne.n	800410e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e08e      	b.n	800421c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040fe:	4b4a      	ldr	r3, [pc, #296]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004106:	2b00      	cmp	r3, #0
 8004108:	d101      	bne.n	800410e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e086      	b.n	800421c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800410e:	4b46      	ldr	r3, [pc, #280]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f023 0203 	bic.w	r2, r3, #3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	4943      	ldr	r1, [pc, #268]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 800411c:	4313      	orrs	r3, r2
 800411e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004120:	f7fd fe14 	bl	8001d4c <HAL_GetTick>
 8004124:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004126:	e00a      	b.n	800413e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004128:	f7fd fe10 	bl	8001d4c <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	f241 3288 	movw	r2, #5000	; 0x1388
 8004136:	4293      	cmp	r3, r2
 8004138:	d901      	bls.n	800413e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e06e      	b.n	800421c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800413e:	4b3a      	ldr	r3, [pc, #232]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 020c 	and.w	r2, r3, #12
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	429a      	cmp	r2, r3
 800414e:	d1eb      	bne.n	8004128 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d010      	beq.n	800417e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	689a      	ldr	r2, [r3, #8]
 8004160:	4b31      	ldr	r3, [pc, #196]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004168:	429a      	cmp	r2, r3
 800416a:	d208      	bcs.n	800417e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800416c:	4b2e      	ldr	r3, [pc, #184]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	492b      	ldr	r1, [pc, #172]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 800417a:	4313      	orrs	r3, r2
 800417c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800417e:	4b29      	ldr	r3, [pc, #164]	; (8004224 <HAL_RCC_ClockConfig+0x1ec>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f003 0307 	and.w	r3, r3, #7
 8004186:	683a      	ldr	r2, [r7, #0]
 8004188:	429a      	cmp	r2, r3
 800418a:	d210      	bcs.n	80041ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800418c:	4b25      	ldr	r3, [pc, #148]	; (8004224 <HAL_RCC_ClockConfig+0x1ec>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f023 0207 	bic.w	r2, r3, #7
 8004194:	4923      	ldr	r1, [pc, #140]	; (8004224 <HAL_RCC_ClockConfig+0x1ec>)
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	4313      	orrs	r3, r2
 800419a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800419c:	4b21      	ldr	r3, [pc, #132]	; (8004224 <HAL_RCC_ClockConfig+0x1ec>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0307 	and.w	r3, r3, #7
 80041a4:	683a      	ldr	r2, [r7, #0]
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d001      	beq.n	80041ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e036      	b.n	800421c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0304 	and.w	r3, r3, #4
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d008      	beq.n	80041cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041ba:	4b1b      	ldr	r3, [pc, #108]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	4918      	ldr	r1, [pc, #96]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 80041c8:	4313      	orrs	r3, r2
 80041ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0308 	and.w	r3, r3, #8
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d009      	beq.n	80041ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041d8:	4b13      	ldr	r3, [pc, #76]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	691b      	ldr	r3, [r3, #16]
 80041e4:	00db      	lsls	r3, r3, #3
 80041e6:	4910      	ldr	r1, [pc, #64]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80041ec:	f000 f824 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 80041f0:	4602      	mov	r2, r0
 80041f2:	4b0d      	ldr	r3, [pc, #52]	; (8004228 <HAL_RCC_ClockConfig+0x1f0>)
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	091b      	lsrs	r3, r3, #4
 80041f8:	f003 030f 	and.w	r3, r3, #15
 80041fc:	490b      	ldr	r1, [pc, #44]	; (800422c <HAL_RCC_ClockConfig+0x1f4>)
 80041fe:	5ccb      	ldrb	r3, [r1, r3]
 8004200:	f003 031f 	and.w	r3, r3, #31
 8004204:	fa22 f303 	lsr.w	r3, r2, r3
 8004208:	4a09      	ldr	r2, [pc, #36]	; (8004230 <HAL_RCC_ClockConfig+0x1f8>)
 800420a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800420c:	4b09      	ldr	r3, [pc, #36]	; (8004234 <HAL_RCC_ClockConfig+0x1fc>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4618      	mov	r0, r3
 8004212:	f7fd fd4b 	bl	8001cac <HAL_InitTick>
 8004216:	4603      	mov	r3, r0
 8004218:	72fb      	strb	r3, [r7, #11]

  return status;
 800421a:	7afb      	ldrb	r3, [r7, #11]
}
 800421c:	4618      	mov	r0, r3
 800421e:	3710      	adds	r7, #16
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}
 8004224:	40022000 	.word	0x40022000
 8004228:	40021000 	.word	0x40021000
 800422c:	0800bf60 	.word	0x0800bf60
 8004230:	20000000 	.word	0x20000000
 8004234:	20000004 	.word	0x20000004

08004238 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004238:	b480      	push	{r7}
 800423a:	b089      	sub	sp, #36	; 0x24
 800423c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	61fb      	str	r3, [r7, #28]
 8004242:	2300      	movs	r3, #0
 8004244:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004246:	4b3e      	ldr	r3, [pc, #248]	; (8004340 <HAL_RCC_GetSysClockFreq+0x108>)
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f003 030c 	and.w	r3, r3, #12
 800424e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004250:	4b3b      	ldr	r3, [pc, #236]	; (8004340 <HAL_RCC_GetSysClockFreq+0x108>)
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	f003 0303 	and.w	r3, r3, #3
 8004258:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d005      	beq.n	800426c <HAL_RCC_GetSysClockFreq+0x34>
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	2b0c      	cmp	r3, #12
 8004264:	d121      	bne.n	80042aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d11e      	bne.n	80042aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800426c:	4b34      	ldr	r3, [pc, #208]	; (8004340 <HAL_RCC_GetSysClockFreq+0x108>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0308 	and.w	r3, r3, #8
 8004274:	2b00      	cmp	r3, #0
 8004276:	d107      	bne.n	8004288 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004278:	4b31      	ldr	r3, [pc, #196]	; (8004340 <HAL_RCC_GetSysClockFreq+0x108>)
 800427a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800427e:	0a1b      	lsrs	r3, r3, #8
 8004280:	f003 030f 	and.w	r3, r3, #15
 8004284:	61fb      	str	r3, [r7, #28]
 8004286:	e005      	b.n	8004294 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004288:	4b2d      	ldr	r3, [pc, #180]	; (8004340 <HAL_RCC_GetSysClockFreq+0x108>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	091b      	lsrs	r3, r3, #4
 800428e:	f003 030f 	and.w	r3, r3, #15
 8004292:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004294:	4a2b      	ldr	r2, [pc, #172]	; (8004344 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800429c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d10d      	bne.n	80042c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80042a8:	e00a      	b.n	80042c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	2b04      	cmp	r3, #4
 80042ae:	d102      	bne.n	80042b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80042b0:	4b25      	ldr	r3, [pc, #148]	; (8004348 <HAL_RCC_GetSysClockFreq+0x110>)
 80042b2:	61bb      	str	r3, [r7, #24]
 80042b4:	e004      	b.n	80042c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	2b08      	cmp	r3, #8
 80042ba:	d101      	bne.n	80042c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80042bc:	4b23      	ldr	r3, [pc, #140]	; (800434c <HAL_RCC_GetSysClockFreq+0x114>)
 80042be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	2b0c      	cmp	r3, #12
 80042c4:	d134      	bne.n	8004330 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80042c6:	4b1e      	ldr	r3, [pc, #120]	; (8004340 <HAL_RCC_GetSysClockFreq+0x108>)
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	f003 0303 	and.w	r3, r3, #3
 80042ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d003      	beq.n	80042de <HAL_RCC_GetSysClockFreq+0xa6>
 80042d6:	68bb      	ldr	r3, [r7, #8]
 80042d8:	2b03      	cmp	r3, #3
 80042da:	d003      	beq.n	80042e4 <HAL_RCC_GetSysClockFreq+0xac>
 80042dc:	e005      	b.n	80042ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80042de:	4b1a      	ldr	r3, [pc, #104]	; (8004348 <HAL_RCC_GetSysClockFreq+0x110>)
 80042e0:	617b      	str	r3, [r7, #20]
      break;
 80042e2:	e005      	b.n	80042f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80042e4:	4b19      	ldr	r3, [pc, #100]	; (800434c <HAL_RCC_GetSysClockFreq+0x114>)
 80042e6:	617b      	str	r3, [r7, #20]
      break;
 80042e8:	e002      	b.n	80042f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80042ea:	69fb      	ldr	r3, [r7, #28]
 80042ec:	617b      	str	r3, [r7, #20]
      break;
 80042ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80042f0:	4b13      	ldr	r3, [pc, #76]	; (8004340 <HAL_RCC_GetSysClockFreq+0x108>)
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	091b      	lsrs	r3, r3, #4
 80042f6:	f003 0307 	and.w	r3, r3, #7
 80042fa:	3301      	adds	r3, #1
 80042fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80042fe:	4b10      	ldr	r3, [pc, #64]	; (8004340 <HAL_RCC_GetSysClockFreq+0x108>)
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	0a1b      	lsrs	r3, r3, #8
 8004304:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	fb03 f202 	mul.w	r2, r3, r2
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	fbb2 f3f3 	udiv	r3, r2, r3
 8004314:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004316:	4b0a      	ldr	r3, [pc, #40]	; (8004340 <HAL_RCC_GetSysClockFreq+0x108>)
 8004318:	68db      	ldr	r3, [r3, #12]
 800431a:	0e5b      	lsrs	r3, r3, #25
 800431c:	f003 0303 	and.w	r3, r3, #3
 8004320:	3301      	adds	r3, #1
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004326:	697a      	ldr	r2, [r7, #20]
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	fbb2 f3f3 	udiv	r3, r2, r3
 800432e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004330:	69bb      	ldr	r3, [r7, #24]
}
 8004332:	4618      	mov	r0, r3
 8004334:	3724      	adds	r7, #36	; 0x24
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
 800433e:	bf00      	nop
 8004340:	40021000 	.word	0x40021000
 8004344:	0800bf78 	.word	0x0800bf78
 8004348:	00f42400 	.word	0x00f42400
 800434c:	007a1200 	.word	0x007a1200

08004350 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004350:	b480      	push	{r7}
 8004352:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004354:	4b03      	ldr	r3, [pc, #12]	; (8004364 <HAL_RCC_GetHCLKFreq+0x14>)
 8004356:	681b      	ldr	r3, [r3, #0]
}
 8004358:	4618      	mov	r0, r3
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	20000000 	.word	0x20000000

08004368 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800436c:	f7ff fff0 	bl	8004350 <HAL_RCC_GetHCLKFreq>
 8004370:	4602      	mov	r2, r0
 8004372:	4b06      	ldr	r3, [pc, #24]	; (800438c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	0a1b      	lsrs	r3, r3, #8
 8004378:	f003 0307 	and.w	r3, r3, #7
 800437c:	4904      	ldr	r1, [pc, #16]	; (8004390 <HAL_RCC_GetPCLK1Freq+0x28>)
 800437e:	5ccb      	ldrb	r3, [r1, r3]
 8004380:	f003 031f 	and.w	r3, r3, #31
 8004384:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004388:	4618      	mov	r0, r3
 800438a:	bd80      	pop	{r7, pc}
 800438c:	40021000 	.word	0x40021000
 8004390:	0800bf70 	.word	0x0800bf70

08004394 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004398:	f7ff ffda 	bl	8004350 <HAL_RCC_GetHCLKFreq>
 800439c:	4602      	mov	r2, r0
 800439e:	4b06      	ldr	r3, [pc, #24]	; (80043b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	0adb      	lsrs	r3, r3, #11
 80043a4:	f003 0307 	and.w	r3, r3, #7
 80043a8:	4904      	ldr	r1, [pc, #16]	; (80043bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80043aa:	5ccb      	ldrb	r3, [r1, r3]
 80043ac:	f003 031f 	and.w	r3, r3, #31
 80043b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	40021000 	.word	0x40021000
 80043bc:	0800bf70 	.word	0x0800bf70

080043c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b086      	sub	sp, #24
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80043c8:	2300      	movs	r3, #0
 80043ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80043cc:	4b2a      	ldr	r3, [pc, #168]	; (8004478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d003      	beq.n	80043e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80043d8:	f7ff f9ee 	bl	80037b8 <HAL_PWREx_GetVoltageRange>
 80043dc:	6178      	str	r0, [r7, #20]
 80043de:	e014      	b.n	800440a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80043e0:	4b25      	ldr	r3, [pc, #148]	; (8004478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043e4:	4a24      	ldr	r2, [pc, #144]	; (8004478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043ea:	6593      	str	r3, [r2, #88]	; 0x58
 80043ec:	4b22      	ldr	r3, [pc, #136]	; (8004478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f4:	60fb      	str	r3, [r7, #12]
 80043f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80043f8:	f7ff f9de 	bl	80037b8 <HAL_PWREx_GetVoltageRange>
 80043fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80043fe:	4b1e      	ldr	r3, [pc, #120]	; (8004478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004402:	4a1d      	ldr	r2, [pc, #116]	; (8004478 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004404:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004408:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004410:	d10b      	bne.n	800442a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b80      	cmp	r3, #128	; 0x80
 8004416:	d919      	bls.n	800444c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2ba0      	cmp	r3, #160	; 0xa0
 800441c:	d902      	bls.n	8004424 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800441e:	2302      	movs	r3, #2
 8004420:	613b      	str	r3, [r7, #16]
 8004422:	e013      	b.n	800444c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004424:	2301      	movs	r3, #1
 8004426:	613b      	str	r3, [r7, #16]
 8004428:	e010      	b.n	800444c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b80      	cmp	r3, #128	; 0x80
 800442e:	d902      	bls.n	8004436 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004430:	2303      	movs	r3, #3
 8004432:	613b      	str	r3, [r7, #16]
 8004434:	e00a      	b.n	800444c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2b80      	cmp	r3, #128	; 0x80
 800443a:	d102      	bne.n	8004442 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800443c:	2302      	movs	r3, #2
 800443e:	613b      	str	r3, [r7, #16]
 8004440:	e004      	b.n	800444c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2b70      	cmp	r3, #112	; 0x70
 8004446:	d101      	bne.n	800444c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004448:	2301      	movs	r3, #1
 800444a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800444c:	4b0b      	ldr	r3, [pc, #44]	; (800447c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f023 0207 	bic.w	r2, r3, #7
 8004454:	4909      	ldr	r1, [pc, #36]	; (800447c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	4313      	orrs	r3, r2
 800445a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800445c:	4b07      	ldr	r3, [pc, #28]	; (800447c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0307 	and.w	r3, r3, #7
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	429a      	cmp	r2, r3
 8004468:	d001      	beq.n	800446e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e000      	b.n	8004470 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	40021000 	.word	0x40021000
 800447c:	40022000 	.word	0x40022000

08004480 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b086      	sub	sp, #24
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004488:	2300      	movs	r3, #0
 800448a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800448c:	2300      	movs	r3, #0
 800448e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004498:	2b00      	cmp	r3, #0
 800449a:	d041      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80044a0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80044a4:	d02a      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80044a6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80044aa:	d824      	bhi.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80044ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80044b0:	d008      	beq.n	80044c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80044b2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80044b6:	d81e      	bhi.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00a      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80044bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80044c0:	d010      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80044c2:	e018      	b.n	80044f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80044c4:	4b86      	ldr	r3, [pc, #536]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	4a85      	ldr	r2, [pc, #532]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044d0:	e015      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	3304      	adds	r3, #4
 80044d6:	2100      	movs	r1, #0
 80044d8:	4618      	mov	r0, r3
 80044da:	f000 fabb 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 80044de:	4603      	mov	r3, r0
 80044e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044e2:	e00c      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	3320      	adds	r3, #32
 80044e8:	2100      	movs	r1, #0
 80044ea:	4618      	mov	r0, r3
 80044ec:	f000 fba6 	bl	8004c3c <RCCEx_PLLSAI2_Config>
 80044f0:	4603      	mov	r3, r0
 80044f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044f4:	e003      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044f6:	2301      	movs	r3, #1
 80044f8:	74fb      	strb	r3, [r7, #19]
      break;
 80044fa:	e000      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80044fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044fe:	7cfb      	ldrb	r3, [r7, #19]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d10b      	bne.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004504:	4b76      	ldr	r3, [pc, #472]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800450a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004512:	4973      	ldr	r1, [pc, #460]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004514:	4313      	orrs	r3, r2
 8004516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800451a:	e001      	b.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800451c:	7cfb      	ldrb	r3, [r7, #19]
 800451e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004528:	2b00      	cmp	r3, #0
 800452a:	d041      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004530:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004534:	d02a      	beq.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004536:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800453a:	d824      	bhi.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800453c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004540:	d008      	beq.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004542:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004546:	d81e      	bhi.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004548:	2b00      	cmp	r3, #0
 800454a:	d00a      	beq.n	8004562 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800454c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004550:	d010      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004552:	e018      	b.n	8004586 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004554:	4b62      	ldr	r3, [pc, #392]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	4a61      	ldr	r2, [pc, #388]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800455a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800455e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004560:	e015      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	3304      	adds	r3, #4
 8004566:	2100      	movs	r1, #0
 8004568:	4618      	mov	r0, r3
 800456a:	f000 fa73 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 800456e:	4603      	mov	r3, r0
 8004570:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004572:	e00c      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	3320      	adds	r3, #32
 8004578:	2100      	movs	r1, #0
 800457a:	4618      	mov	r0, r3
 800457c:	f000 fb5e 	bl	8004c3c <RCCEx_PLLSAI2_Config>
 8004580:	4603      	mov	r3, r0
 8004582:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004584:	e003      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	74fb      	strb	r3, [r7, #19]
      break;
 800458a:	e000      	b.n	800458e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800458c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800458e:	7cfb      	ldrb	r3, [r7, #19]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d10b      	bne.n	80045ac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004594:	4b52      	ldr	r3, [pc, #328]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800459a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80045a2:	494f      	ldr	r1, [pc, #316]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80045aa:	e001      	b.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045ac:	7cfb      	ldrb	r3, [r7, #19]
 80045ae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	f000 80a0 	beq.w	80046fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045be:	2300      	movs	r3, #0
 80045c0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80045c2:	4b47      	ldr	r3, [pc, #284]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d101      	bne.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80045ce:	2301      	movs	r3, #1
 80045d0:	e000      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80045d2:	2300      	movs	r3, #0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d00d      	beq.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045d8:	4b41      	ldr	r3, [pc, #260]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045dc:	4a40      	ldr	r2, [pc, #256]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045e2:	6593      	str	r3, [r2, #88]	; 0x58
 80045e4:	4b3e      	ldr	r3, [pc, #248]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80045e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ec:	60bb      	str	r3, [r7, #8]
 80045ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045f0:	2301      	movs	r3, #1
 80045f2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80045f4:	4b3b      	ldr	r3, [pc, #236]	; (80046e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a3a      	ldr	r2, [pc, #232]	; (80046e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80045fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045fe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004600:	f7fd fba4 	bl	8001d4c <HAL_GetTick>
 8004604:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004606:	e009      	b.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004608:	f7fd fba0 	bl	8001d4c <HAL_GetTick>
 800460c:	4602      	mov	r2, r0
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	1ad3      	subs	r3, r2, r3
 8004612:	2b02      	cmp	r3, #2
 8004614:	d902      	bls.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	74fb      	strb	r3, [r7, #19]
        break;
 800461a:	e005      	b.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800461c:	4b31      	ldr	r3, [pc, #196]	; (80046e4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004624:	2b00      	cmp	r3, #0
 8004626:	d0ef      	beq.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004628:	7cfb      	ldrb	r3, [r7, #19]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d15c      	bne.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800462e:	4b2c      	ldr	r3, [pc, #176]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004630:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004634:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004638:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d01f      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	429a      	cmp	r2, r3
 800464a:	d019      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800464c:	4b24      	ldr	r3, [pc, #144]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800464e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004652:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004656:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004658:	4b21      	ldr	r3, [pc, #132]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800465a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800465e:	4a20      	ldr	r2, [pc, #128]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004664:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004668:	4b1d      	ldr	r3, [pc, #116]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800466a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800466e:	4a1c      	ldr	r2, [pc, #112]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004670:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004674:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004678:	4a19      	ldr	r2, [pc, #100]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800467a:	697b      	ldr	r3, [r7, #20]
 800467c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b00      	cmp	r3, #0
 8004688:	d016      	beq.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800468a:	f7fd fb5f 	bl	8001d4c <HAL_GetTick>
 800468e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004690:	e00b      	b.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004692:	f7fd fb5b 	bl	8001d4c <HAL_GetTick>
 8004696:	4602      	mov	r2, r0
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	1ad3      	subs	r3, r2, r3
 800469c:	f241 3288 	movw	r2, #5000	; 0x1388
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d902      	bls.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	74fb      	strb	r3, [r7, #19]
            break;
 80046a8:	e006      	b.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80046aa:	4b0d      	ldr	r3, [pc, #52]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046b0:	f003 0302 	and.w	r3, r3, #2
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d0ec      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80046b8:	7cfb      	ldrb	r3, [r7, #19]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d10c      	bne.n	80046d8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80046be:	4b08      	ldr	r3, [pc, #32]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80046c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046ce:	4904      	ldr	r1, [pc, #16]	; (80046e0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80046d0:	4313      	orrs	r3, r2
 80046d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80046d6:	e009      	b.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80046d8:	7cfb      	ldrb	r3, [r7, #19]
 80046da:	74bb      	strb	r3, [r7, #18]
 80046dc:	e006      	b.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80046de:	bf00      	nop
 80046e0:	40021000 	.word	0x40021000
 80046e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046e8:	7cfb      	ldrb	r3, [r7, #19]
 80046ea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80046ec:	7c7b      	ldrb	r3, [r7, #17]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d105      	bne.n	80046fe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046f2:	4b9e      	ldr	r3, [pc, #632]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046f6:	4a9d      	ldr	r2, [pc, #628]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046fc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0301 	and.w	r3, r3, #1
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800470a:	4b98      	ldr	r3, [pc, #608]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800470c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004710:	f023 0203 	bic.w	r2, r3, #3
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004718:	4994      	ldr	r1, [pc, #592]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800471a:	4313      	orrs	r3, r2
 800471c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800472c:	4b8f      	ldr	r3, [pc, #572]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800472e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004732:	f023 020c 	bic.w	r2, r3, #12
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800473a:	498c      	ldr	r1, [pc, #560]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800473c:	4313      	orrs	r3, r2
 800473e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0304 	and.w	r3, r3, #4
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800474e:	4b87      	ldr	r3, [pc, #540]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004754:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475c:	4983      	ldr	r1, [pc, #524]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800475e:	4313      	orrs	r3, r2
 8004760:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0308 	and.w	r3, r3, #8
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00a      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004770:	4b7e      	ldr	r3, [pc, #504]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004776:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477e:	497b      	ldr	r1, [pc, #492]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004780:	4313      	orrs	r3, r2
 8004782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f003 0310 	and.w	r3, r3, #16
 800478e:	2b00      	cmp	r3, #0
 8004790:	d00a      	beq.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004792:	4b76      	ldr	r3, [pc, #472]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004794:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004798:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047a0:	4972      	ldr	r1, [pc, #456]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a2:	4313      	orrs	r3, r2
 80047a4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0320 	and.w	r3, r3, #32
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00a      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80047b4:	4b6d      	ldr	r3, [pc, #436]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047ba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047c2:	496a      	ldr	r1, [pc, #424]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047c4:	4313      	orrs	r3, r2
 80047c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00a      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80047d6:	4b65      	ldr	r3, [pc, #404]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047dc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047e4:	4961      	ldr	r1, [pc, #388]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00a      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80047f8:	4b5c      	ldr	r3, [pc, #368]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004806:	4959      	ldr	r1, [pc, #356]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004808:	4313      	orrs	r3, r2
 800480a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004816:	2b00      	cmp	r3, #0
 8004818:	d00a      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800481a:	4b54      	ldr	r3, [pc, #336]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800481c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004820:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004828:	4950      	ldr	r1, [pc, #320]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800482a:	4313      	orrs	r3, r2
 800482c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00a      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800483c:	4b4b      	ldr	r3, [pc, #300]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800483e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004842:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484a:	4948      	ldr	r1, [pc, #288]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800484c:	4313      	orrs	r3, r2
 800484e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00a      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800485e:	4b43      	ldr	r3, [pc, #268]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004864:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800486c:	493f      	ldr	r1, [pc, #252]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800486e:	4313      	orrs	r3, r2
 8004870:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d028      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004880:	4b3a      	ldr	r3, [pc, #232]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004882:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004886:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800488e:	4937      	ldr	r1, [pc, #220]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004890:	4313      	orrs	r3, r2
 8004892:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800489a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800489e:	d106      	bne.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048a0:	4b32      	ldr	r3, [pc, #200]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	4a31      	ldr	r2, [pc, #196]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80048aa:	60d3      	str	r3, [r2, #12]
 80048ac:	e011      	b.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048b2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80048b6:	d10c      	bne.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	3304      	adds	r3, #4
 80048bc:	2101      	movs	r1, #1
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 f8c8 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 80048c4:	4603      	mov	r3, r0
 80048c6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80048c8:	7cfb      	ldrb	r3, [r7, #19]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d001      	beq.n	80048d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80048ce:	7cfb      	ldrb	r3, [r7, #19]
 80048d0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d028      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80048de:	4b23      	ldr	r3, [pc, #140]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048e4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ec:	491f      	ldr	r1, [pc, #124]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80048ee:	4313      	orrs	r3, r2
 80048f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048f8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80048fc:	d106      	bne.n	800490c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80048fe:	4b1b      	ldr	r3, [pc, #108]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	4a1a      	ldr	r2, [pc, #104]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004904:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004908:	60d3      	str	r3, [r2, #12]
 800490a:	e011      	b.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004910:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004914:	d10c      	bne.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	3304      	adds	r3, #4
 800491a:	2101      	movs	r1, #1
 800491c:	4618      	mov	r0, r3
 800491e:	f000 f899 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 8004922:	4603      	mov	r3, r0
 8004924:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004926:	7cfb      	ldrb	r3, [r7, #19]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d001      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800492c:	7cfb      	ldrb	r3, [r7, #19]
 800492e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d02b      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800493c:	4b0b      	ldr	r3, [pc, #44]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800493e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004942:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800494a:	4908      	ldr	r1, [pc, #32]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800494c:	4313      	orrs	r3, r2
 800494e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004956:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800495a:	d109      	bne.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800495c:	4b03      	ldr	r3, [pc, #12]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	4a02      	ldr	r2, [pc, #8]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004962:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004966:	60d3      	str	r3, [r2, #12]
 8004968:	e014      	b.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800496a:	bf00      	nop
 800496c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004974:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004978:	d10c      	bne.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	3304      	adds	r3, #4
 800497e:	2101      	movs	r1, #1
 8004980:	4618      	mov	r0, r3
 8004982:	f000 f867 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 8004986:	4603      	mov	r3, r0
 8004988:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800498a:	7cfb      	ldrb	r3, [r7, #19]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d001      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004990:	7cfb      	ldrb	r3, [r7, #19]
 8004992:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d02f      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80049a0:	4b2b      	ldr	r3, [pc, #172]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049ae:	4928      	ldr	r1, [pc, #160]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80049be:	d10d      	bne.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	3304      	adds	r3, #4
 80049c4:	2102      	movs	r1, #2
 80049c6:	4618      	mov	r0, r3
 80049c8:	f000 f844 	bl	8004a54 <RCCEx_PLLSAI1_Config>
 80049cc:	4603      	mov	r3, r0
 80049ce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049d0:	7cfb      	ldrb	r3, [r7, #19]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d014      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049d6:	7cfb      	ldrb	r3, [r7, #19]
 80049d8:	74bb      	strb	r3, [r7, #18]
 80049da:	e011      	b.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80049e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80049e4:	d10c      	bne.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	3320      	adds	r3, #32
 80049ea:	2102      	movs	r1, #2
 80049ec:	4618      	mov	r0, r3
 80049ee:	f000 f925 	bl	8004c3c <RCCEx_PLLSAI2_Config>
 80049f2:	4603      	mov	r3, r0
 80049f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80049f6:	7cfb      	ldrb	r3, [r7, #19]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d001      	beq.n	8004a00 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80049fc:	7cfb      	ldrb	r3, [r7, #19]
 80049fe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d00a      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004a0c:	4b10      	ldr	r3, [pc, #64]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a12:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a1a:	490d      	ldr	r1, [pc, #52]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d00b      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004a2e:	4b08      	ldr	r3, [pc, #32]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a34:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a3e:	4904      	ldr	r1, [pc, #16]	; (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004a46:	7cbb      	ldrb	r3, [r7, #18]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3718      	adds	r7, #24
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}
 8004a50:	40021000 	.word	0x40021000

08004a54 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004a62:	4b75      	ldr	r3, [pc, #468]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	f003 0303 	and.w	r3, r3, #3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d018      	beq.n	8004aa0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004a6e:	4b72      	ldr	r3, [pc, #456]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	f003 0203 	and.w	r2, r3, #3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d10d      	bne.n	8004a9a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
       ||
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d009      	beq.n	8004a9a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004a86:	4b6c      	ldr	r3, [pc, #432]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	091b      	lsrs	r3, r3, #4
 8004a8c:	f003 0307 	and.w	r3, r3, #7
 8004a90:	1c5a      	adds	r2, r3, #1
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
       ||
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d047      	beq.n	8004b2a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	73fb      	strb	r3, [r7, #15]
 8004a9e:	e044      	b.n	8004b2a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d018      	beq.n	8004ada <RCCEx_PLLSAI1_Config+0x86>
 8004aa8:	2b03      	cmp	r3, #3
 8004aaa:	d825      	bhi.n	8004af8 <RCCEx_PLLSAI1_Config+0xa4>
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d002      	beq.n	8004ab6 <RCCEx_PLLSAI1_Config+0x62>
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d009      	beq.n	8004ac8 <RCCEx_PLLSAI1_Config+0x74>
 8004ab4:	e020      	b.n	8004af8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ab6:	4b60      	ldr	r3, [pc, #384]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d11d      	bne.n	8004afe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ac6:	e01a      	b.n	8004afe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004ac8:	4b5b      	ldr	r3, [pc, #364]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d116      	bne.n	8004b02 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ad8:	e013      	b.n	8004b02 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ada:	4b57      	ldr	r3, [pc, #348]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10f      	bne.n	8004b06 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004ae6:	4b54      	ldr	r3, [pc, #336]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d109      	bne.n	8004b06 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004af6:	e006      	b.n	8004b06 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	73fb      	strb	r3, [r7, #15]
      break;
 8004afc:	e004      	b.n	8004b08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004afe:	bf00      	nop
 8004b00:	e002      	b.n	8004b08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b02:	bf00      	nop
 8004b04:	e000      	b.n	8004b08 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004b06:	bf00      	nop
    }

    if(status == HAL_OK)
 8004b08:	7bfb      	ldrb	r3, [r7, #15]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d10d      	bne.n	8004b2a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004b0e:	4b4a      	ldr	r3, [pc, #296]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6819      	ldr	r1, [r3, #0]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	3b01      	subs	r3, #1
 8004b20:	011b      	lsls	r3, r3, #4
 8004b22:	430b      	orrs	r3, r1
 8004b24:	4944      	ldr	r1, [pc, #272]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004b2a:	7bfb      	ldrb	r3, [r7, #15]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d17d      	bne.n	8004c2c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004b30:	4b41      	ldr	r3, [pc, #260]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a40      	ldr	r2, [pc, #256]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b36:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004b3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b3c:	f7fd f906 	bl	8001d4c <HAL_GetTick>
 8004b40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b42:	e009      	b.n	8004b58 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004b44:	f7fd f902 	bl	8001d4c <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d902      	bls.n	8004b58 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	73fb      	strb	r3, [r7, #15]
        break;
 8004b56:	e005      	b.n	8004b64 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004b58:	4b37      	ldr	r3, [pc, #220]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d1ef      	bne.n	8004b44 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004b64:	7bfb      	ldrb	r3, [r7, #15]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d160      	bne.n	8004c2c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d111      	bne.n	8004b94 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b70:	4b31      	ldr	r3, [pc, #196]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b72:	691b      	ldr	r3, [r3, #16]
 8004b74:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004b78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	6892      	ldr	r2, [r2, #8]
 8004b80:	0211      	lsls	r1, r2, #8
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	68d2      	ldr	r2, [r2, #12]
 8004b86:	0912      	lsrs	r2, r2, #4
 8004b88:	0452      	lsls	r2, r2, #17
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	492a      	ldr	r1, [pc, #168]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	610b      	str	r3, [r1, #16]
 8004b92:	e027      	b.n	8004be4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	2b01      	cmp	r3, #1
 8004b98:	d112      	bne.n	8004bc0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004b9a:	4b27      	ldr	r3, [pc, #156]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004b9c:	691b      	ldr	r3, [r3, #16]
 8004b9e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004ba2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	6892      	ldr	r2, [r2, #8]
 8004baa:	0211      	lsls	r1, r2, #8
 8004bac:	687a      	ldr	r2, [r7, #4]
 8004bae:	6912      	ldr	r2, [r2, #16]
 8004bb0:	0852      	lsrs	r2, r2, #1
 8004bb2:	3a01      	subs	r2, #1
 8004bb4:	0552      	lsls	r2, r2, #21
 8004bb6:	430a      	orrs	r2, r1
 8004bb8:	491f      	ldr	r1, [pc, #124]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	610b      	str	r3, [r1, #16]
 8004bbe:	e011      	b.n	8004be4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004bc0:	4b1d      	ldr	r3, [pc, #116]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bc2:	691b      	ldr	r3, [r3, #16]
 8004bc4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004bc8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	6892      	ldr	r2, [r2, #8]
 8004bd0:	0211      	lsls	r1, r2, #8
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	6952      	ldr	r2, [r2, #20]
 8004bd6:	0852      	lsrs	r2, r2, #1
 8004bd8:	3a01      	subs	r2, #1
 8004bda:	0652      	lsls	r2, r2, #25
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	4916      	ldr	r1, [pc, #88]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004be4:	4b14      	ldr	r3, [pc, #80]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a13      	ldr	r2, [pc, #76]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004bea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004bee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bf0:	f7fd f8ac 	bl	8001d4c <HAL_GetTick>
 8004bf4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004bf6:	e009      	b.n	8004c0c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004bf8:	f7fd f8a8 	bl	8001d4c <HAL_GetTick>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d902      	bls.n	8004c0c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	73fb      	strb	r3, [r7, #15]
          break;
 8004c0a:	e005      	b.n	8004c18 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004c0c:	4b0a      	ldr	r3, [pc, #40]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d0ef      	beq.n	8004bf8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004c18:	7bfb      	ldrb	r3, [r7, #15]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d106      	bne.n	8004c2c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004c1e:	4b06      	ldr	r3, [pc, #24]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c20:	691a      	ldr	r2, [r3, #16]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	4904      	ldr	r1, [pc, #16]	; (8004c38 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	40021000 	.word	0x40021000

08004c3c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c46:	2300      	movs	r3, #0
 8004c48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004c4a:	4b6a      	ldr	r3, [pc, #424]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f003 0303 	and.w	r3, r3, #3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d018      	beq.n	8004c88 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004c56:	4b67      	ldr	r3, [pc, #412]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	f003 0203 	and.w	r2, r3, #3
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	d10d      	bne.n	8004c82 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
       ||
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d009      	beq.n	8004c82 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004c6e:	4b61      	ldr	r3, [pc, #388]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004c70:	68db      	ldr	r3, [r3, #12]
 8004c72:	091b      	lsrs	r3, r3, #4
 8004c74:	f003 0307 	and.w	r3, r3, #7
 8004c78:	1c5a      	adds	r2, r3, #1
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
       ||
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d047      	beq.n	8004d12 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	73fb      	strb	r3, [r7, #15]
 8004c86:	e044      	b.n	8004d12 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	2b03      	cmp	r3, #3
 8004c8e:	d018      	beq.n	8004cc2 <RCCEx_PLLSAI2_Config+0x86>
 8004c90:	2b03      	cmp	r3, #3
 8004c92:	d825      	bhi.n	8004ce0 <RCCEx_PLLSAI2_Config+0xa4>
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d002      	beq.n	8004c9e <RCCEx_PLLSAI2_Config+0x62>
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d009      	beq.n	8004cb0 <RCCEx_PLLSAI2_Config+0x74>
 8004c9c:	e020      	b.n	8004ce0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004c9e:	4b55      	ldr	r3, [pc, #340]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0302 	and.w	r3, r3, #2
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d11d      	bne.n	8004ce6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cae:	e01a      	b.n	8004ce6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004cb0:	4b50      	ldr	r3, [pc, #320]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d116      	bne.n	8004cea <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004cc0:	e013      	b.n	8004cea <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004cc2:	4b4c      	ldr	r3, [pc, #304]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d10f      	bne.n	8004cee <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004cce:	4b49      	ldr	r3, [pc, #292]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d109      	bne.n	8004cee <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004cde:	e006      	b.n	8004cee <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ce4:	e004      	b.n	8004cf0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004ce6:	bf00      	nop
 8004ce8:	e002      	b.n	8004cf0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cea:	bf00      	nop
 8004cec:	e000      	b.n	8004cf0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004cee:	bf00      	nop
    }

    if(status == HAL_OK)
 8004cf0:	7bfb      	ldrb	r3, [r7, #15]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d10d      	bne.n	8004d12 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004cf6:	4b3f      	ldr	r3, [pc, #252]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6819      	ldr	r1, [r3, #0]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	3b01      	subs	r3, #1
 8004d08:	011b      	lsls	r3, r3, #4
 8004d0a:	430b      	orrs	r3, r1
 8004d0c:	4939      	ldr	r1, [pc, #228]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004d12:	7bfb      	ldrb	r3, [r7, #15]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d167      	bne.n	8004de8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004d18:	4b36      	ldr	r3, [pc, #216]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a35      	ldr	r2, [pc, #212]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d24:	f7fd f812 	bl	8001d4c <HAL_GetTick>
 8004d28:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d2a:	e009      	b.n	8004d40 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004d2c:	f7fd f80e 	bl	8001d4c <HAL_GetTick>
 8004d30:	4602      	mov	r2, r0
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	1ad3      	subs	r3, r2, r3
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d902      	bls.n	8004d40 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	73fb      	strb	r3, [r7, #15]
        break;
 8004d3e:	e005      	b.n	8004d4c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004d40:	4b2c      	ldr	r3, [pc, #176]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1ef      	bne.n	8004d2c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004d4c:	7bfb      	ldrb	r3, [r7, #15]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d14a      	bne.n	8004de8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d111      	bne.n	8004d7c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d58:	4b26      	ldr	r3, [pc, #152]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d5a:	695b      	ldr	r3, [r3, #20]
 8004d5c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004d60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	6892      	ldr	r2, [r2, #8]
 8004d68:	0211      	lsls	r1, r2, #8
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	68d2      	ldr	r2, [r2, #12]
 8004d6e:	0912      	lsrs	r2, r2, #4
 8004d70:	0452      	lsls	r2, r2, #17
 8004d72:	430a      	orrs	r2, r1
 8004d74:	491f      	ldr	r1, [pc, #124]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d76:	4313      	orrs	r3, r2
 8004d78:	614b      	str	r3, [r1, #20]
 8004d7a:	e011      	b.n	8004da0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004d7c:	4b1d      	ldr	r3, [pc, #116]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004d84:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	6892      	ldr	r2, [r2, #8]
 8004d8c:	0211      	lsls	r1, r2, #8
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6912      	ldr	r2, [r2, #16]
 8004d92:	0852      	lsrs	r2, r2, #1
 8004d94:	3a01      	subs	r2, #1
 8004d96:	0652      	lsls	r2, r2, #25
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	4916      	ldr	r1, [pc, #88]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004da0:	4b14      	ldr	r3, [pc, #80]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a13      	ldr	r2, [pc, #76]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004da6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004daa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dac:	f7fc ffce 	bl	8001d4c <HAL_GetTick>
 8004db0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004db2:	e009      	b.n	8004dc8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004db4:	f7fc ffca 	bl	8001d4c <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d902      	bls.n	8004dc8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	73fb      	strb	r3, [r7, #15]
          break;
 8004dc6:	e005      	b.n	8004dd4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004dc8:	4b0a      	ldr	r3, [pc, #40]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d0ef      	beq.n	8004db4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004dd4:	7bfb      	ldrb	r3, [r7, #15]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d106      	bne.n	8004de8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004dda:	4b06      	ldr	r3, [pc, #24]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ddc:	695a      	ldr	r2, [r3, #20]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	695b      	ldr	r3, [r3, #20]
 8004de2:	4904      	ldr	r1, [pc, #16]	; (8004df4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004de4:	4313      	orrs	r3, r2
 8004de6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3710      	adds	r7, #16
 8004dee:	46bd      	mov	sp, r7
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	40021000 	.word	0x40021000

08004df8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d06c      	beq.n	8004ee4 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d106      	bne.n	8004e24 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f7fc fc9a 	bl	8001758 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2202      	movs	r2, #2
 8004e28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	22ca      	movs	r2, #202	; 0xca
 8004e32:	625a      	str	r2, [r3, #36]	; 0x24
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2253      	movs	r2, #83	; 0x53
 8004e3a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 f87c 	bl	8004f3a <RTC_EnterInitMode>
 8004e42:	4603      	mov	r3, r0
 8004e44:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004e46:	7bfb      	ldrb	r3, [r7, #15]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d14b      	bne.n	8004ee4 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	6812      	ldr	r2, [r2, #0]
 8004e56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004e5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e5e:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	6899      	ldr	r1, [r3, #8]
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	431a      	orrs	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	431a      	orrs	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	430a      	orrs	r2, r1
 8004e7c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	687a      	ldr	r2, [r7, #4]
 8004e84:	68d2      	ldr	r2, [r2, #12]
 8004e86:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6919      	ldr	r1, [r3, #16]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	041a      	lsls	r2, r3, #16
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f000 f87f 	bl	8004fa0 <RTC_ExitInitMode>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004ea6:	7bfb      	ldrb	r3, [r7, #15]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d11b      	bne.n	8004ee4 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f022 0203 	bic.w	r2, r2, #3
 8004eba:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	69da      	ldr	r2, [r3, #28]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	431a      	orrs	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	430a      	orrs	r2, r1
 8004ed2:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	22ff      	movs	r2, #255	; 0xff
 8004eda:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3710      	adds	r7, #16
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b084      	sub	sp, #16
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	68da      	ldr	r2, [r3, #12]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004f04:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004f06:	f7fc ff21 	bl	8001d4c <HAL_GetTick>
 8004f0a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f0c:	e009      	b.n	8004f22 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004f0e:	f7fc ff1d 	bl	8001d4c <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f1c:	d901      	bls.n	8004f22 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e007      	b.n	8004f32 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68db      	ldr	r3, [r3, #12]
 8004f28:	f003 0320 	and.w	r3, r3, #32
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d0ee      	beq.n	8004f0e <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004f3a:	b580      	push	{r7, lr}
 8004f3c:	b084      	sub	sp, #16
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f42:	2300      	movs	r3, #0
 8004f44:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d120      	bne.n	8004f96 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f04f 32ff 	mov.w	r2, #4294967295
 8004f5c:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004f5e:	f7fc fef5 	bl	8001d4c <HAL_GetTick>
 8004f62:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004f64:	e00d      	b.n	8004f82 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004f66:	f7fc fef1 	bl	8001d4c <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004f74:	d905      	bls.n	8004f82 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2203      	movs	r2, #3
 8004f7e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d102      	bne.n	8004f96 <RTC_EnterInitMode+0x5c>
 8004f90:	7bfb      	ldrb	r3, [r7, #15]
 8004f92:	2b03      	cmp	r3, #3
 8004f94:	d1e7      	bne.n	8004f66 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3710      	adds	r7, #16
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}

08004fa0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b084      	sub	sp, #16
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fa8:	2300      	movs	r3, #0
 8004faa:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004fac:	4b1a      	ldr	r3, [pc, #104]	; (8005018 <RTC_ExitInitMode+0x78>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	4a19      	ldr	r2, [pc, #100]	; (8005018 <RTC_ExitInitMode+0x78>)
 8004fb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fb6:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004fb8:	4b17      	ldr	r3, [pc, #92]	; (8005018 <RTC_ExitInitMode+0x78>)
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f003 0320 	and.w	r3, r3, #32
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d10c      	bne.n	8004fde <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f7ff ff92 	bl	8004eee <HAL_RTC_WaitForSynchro>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d01e      	beq.n	800500e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2203      	movs	r2, #3
 8004fd4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	73fb      	strb	r3, [r7, #15]
 8004fdc:	e017      	b.n	800500e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004fde:	4b0e      	ldr	r3, [pc, #56]	; (8005018 <RTC_ExitInitMode+0x78>)
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	4a0d      	ldr	r2, [pc, #52]	; (8005018 <RTC_ExitInitMode+0x78>)
 8004fe4:	f023 0320 	bic.w	r3, r3, #32
 8004fe8:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f7ff ff7f 	bl	8004eee <HAL_RTC_WaitForSynchro>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d005      	beq.n	8005002 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2203      	movs	r2, #3
 8004ffa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005002:	4b05      	ldr	r3, [pc, #20]	; (8005018 <RTC_ExitInitMode+0x78>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	4a04      	ldr	r2, [pc, #16]	; (8005018 <RTC_ExitInitMode+0x78>)
 8005008:	f043 0320 	orr.w	r3, r3, #32
 800500c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800500e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005010:	4618      	mov	r0, r3
 8005012:	3710      	adds	r7, #16
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}
 8005018:	40002800 	.word	0x40002800

0800501c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b082      	sub	sp, #8
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d101      	bne.n	800502e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e049      	b.n	80050c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005034:	b2db      	uxtb	r3, r3
 8005036:	2b00      	cmp	r3, #0
 8005038:	d106      	bne.n	8005048 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005042:	6878      	ldr	r0, [r7, #4]
 8005044:	f7fc fd38 	bl	8001ab8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2202      	movs	r2, #2
 800504c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	3304      	adds	r3, #4
 8005058:	4619      	mov	r1, r3
 800505a:	4610      	mov	r0, r2
 800505c:	f000 fa46 	bl	80054ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2201      	movs	r2, #1
 800506c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2201      	movs	r2, #1
 8005074:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2201      	movs	r2, #1
 800509c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2201      	movs	r2, #1
 80050a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	3708      	adds	r7, #8
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bd80      	pop	{r7, pc}

080050ca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80050ca:	b580      	push	{r7, lr}
 80050cc:	b082      	sub	sp, #8
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	691b      	ldr	r3, [r3, #16]
 80050d8:	f003 0302 	and.w	r3, r3, #2
 80050dc:	2b02      	cmp	r3, #2
 80050de:	d122      	bne.n	8005126 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	f003 0302 	and.w	r3, r3, #2
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d11b      	bne.n	8005126 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f06f 0202 	mvn.w	r2, #2
 80050f6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2201      	movs	r2, #1
 80050fc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	699b      	ldr	r3, [r3, #24]
 8005104:	f003 0303 	and.w	r3, r3, #3
 8005108:	2b00      	cmp	r3, #0
 800510a:	d003      	beq.n	8005114 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f000 f9ce 	bl	80054ae <HAL_TIM_IC_CaptureCallback>
 8005112:	e005      	b.n	8005120 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f000 f9c0 	bl	800549a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f9d1 	bl	80054c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	691b      	ldr	r3, [r3, #16]
 800512c:	f003 0304 	and.w	r3, r3, #4
 8005130:	2b04      	cmp	r3, #4
 8005132:	d122      	bne.n	800517a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	f003 0304 	and.w	r3, r3, #4
 800513e:	2b04      	cmp	r3, #4
 8005140:	d11b      	bne.n	800517a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f06f 0204 	mvn.w	r2, #4
 800514a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2202      	movs	r2, #2
 8005150:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800515c:	2b00      	cmp	r3, #0
 800515e:	d003      	beq.n	8005168 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 f9a4 	bl	80054ae <HAL_TIM_IC_CaptureCallback>
 8005166:	e005      	b.n	8005174 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005168:	6878      	ldr	r0, [r7, #4]
 800516a:	f000 f996 	bl	800549a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 f9a7 	bl	80054c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2200      	movs	r2, #0
 8005178:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	f003 0308 	and.w	r3, r3, #8
 8005184:	2b08      	cmp	r3, #8
 8005186:	d122      	bne.n	80051ce <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	68db      	ldr	r3, [r3, #12]
 800518e:	f003 0308 	and.w	r3, r3, #8
 8005192:	2b08      	cmp	r3, #8
 8005194:	d11b      	bne.n	80051ce <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f06f 0208 	mvn.w	r2, #8
 800519e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2204      	movs	r2, #4
 80051a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	69db      	ldr	r3, [r3, #28]
 80051ac:	f003 0303 	and.w	r3, r3, #3
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d003      	beq.n	80051bc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 f97a 	bl	80054ae <HAL_TIM_IC_CaptureCallback>
 80051ba:	e005      	b.n	80051c8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 f96c 	bl	800549a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f000 f97d 	bl	80054c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	691b      	ldr	r3, [r3, #16]
 80051d4:	f003 0310 	and.w	r3, r3, #16
 80051d8:	2b10      	cmp	r3, #16
 80051da:	d122      	bne.n	8005222 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	f003 0310 	and.w	r3, r3, #16
 80051e6:	2b10      	cmp	r3, #16
 80051e8:	d11b      	bne.n	8005222 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f06f 0210 	mvn.w	r2, #16
 80051f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2208      	movs	r2, #8
 80051f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	69db      	ldr	r3, [r3, #28]
 8005200:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005204:	2b00      	cmp	r3, #0
 8005206:	d003      	beq.n	8005210 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	f000 f950 	bl	80054ae <HAL_TIM_IC_CaptureCallback>
 800520e:	e005      	b.n	800521c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f000 f942 	bl	800549a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f953 	bl	80054c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	691b      	ldr	r3, [r3, #16]
 8005228:	f003 0301 	and.w	r3, r3, #1
 800522c:	2b01      	cmp	r3, #1
 800522e:	d10e      	bne.n	800524e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	f003 0301 	and.w	r3, r3, #1
 800523a:	2b01      	cmp	r3, #1
 800523c:	d107      	bne.n	800524e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f06f 0201 	mvn.w	r2, #1
 8005246:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005248:	6878      	ldr	r0, [r7, #4]
 800524a:	f7fc fa2f 	bl	80016ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	691b      	ldr	r3, [r3, #16]
 8005254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005258:	2b80      	cmp	r3, #128	; 0x80
 800525a:	d10e      	bne.n	800527a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005266:	2b80      	cmp	r3, #128	; 0x80
 8005268:	d107      	bne.n	800527a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005272:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005274:	6878      	ldr	r0, [r7, #4]
 8005276:	f000 faff 	bl	8005878 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	691b      	ldr	r3, [r3, #16]
 8005280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005284:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005288:	d10e      	bne.n	80052a8 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005294:	2b80      	cmp	r3, #128	; 0x80
 8005296:	d107      	bne.n	80052a8 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80052a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 faf2 	bl	800588c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	691b      	ldr	r3, [r3, #16]
 80052ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052b2:	2b40      	cmp	r3, #64	; 0x40
 80052b4:	d10e      	bne.n	80052d4 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052c0:	2b40      	cmp	r3, #64	; 0x40
 80052c2:	d107      	bne.n	80052d4 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80052cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f901 	bl	80054d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	691b      	ldr	r3, [r3, #16]
 80052da:	f003 0320 	and.w	r3, r3, #32
 80052de:	2b20      	cmp	r3, #32
 80052e0:	d10e      	bne.n	8005300 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	f003 0320 	and.w	r3, r3, #32
 80052ec:	2b20      	cmp	r3, #32
 80052ee:	d107      	bne.n	8005300 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f06f 0220 	mvn.w	r2, #32
 80052f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 fab2 	bl	8005864 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005300:	bf00      	nop
 8005302:	3708      	adds	r7, #8
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005312:	2300      	movs	r3, #0
 8005314:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800531c:	2b01      	cmp	r3, #1
 800531e:	d101      	bne.n	8005324 <HAL_TIM_ConfigClockSource+0x1c>
 8005320:	2302      	movs	r3, #2
 8005322:	e0b6      	b.n	8005492 <HAL_TIM_ConfigClockSource+0x18a>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2202      	movs	r2, #2
 8005330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	689b      	ldr	r3, [r3, #8]
 800533a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005342:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005346:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005348:	68bb      	ldr	r3, [r7, #8]
 800534a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800534e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68ba      	ldr	r2, [r7, #8]
 8005356:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005360:	d03e      	beq.n	80053e0 <HAL_TIM_ConfigClockSource+0xd8>
 8005362:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005366:	f200 8087 	bhi.w	8005478 <HAL_TIM_ConfigClockSource+0x170>
 800536a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800536e:	f000 8086 	beq.w	800547e <HAL_TIM_ConfigClockSource+0x176>
 8005372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005376:	d87f      	bhi.n	8005478 <HAL_TIM_ConfigClockSource+0x170>
 8005378:	2b70      	cmp	r3, #112	; 0x70
 800537a:	d01a      	beq.n	80053b2 <HAL_TIM_ConfigClockSource+0xaa>
 800537c:	2b70      	cmp	r3, #112	; 0x70
 800537e:	d87b      	bhi.n	8005478 <HAL_TIM_ConfigClockSource+0x170>
 8005380:	2b60      	cmp	r3, #96	; 0x60
 8005382:	d050      	beq.n	8005426 <HAL_TIM_ConfigClockSource+0x11e>
 8005384:	2b60      	cmp	r3, #96	; 0x60
 8005386:	d877      	bhi.n	8005478 <HAL_TIM_ConfigClockSource+0x170>
 8005388:	2b50      	cmp	r3, #80	; 0x50
 800538a:	d03c      	beq.n	8005406 <HAL_TIM_ConfigClockSource+0xfe>
 800538c:	2b50      	cmp	r3, #80	; 0x50
 800538e:	d873      	bhi.n	8005478 <HAL_TIM_ConfigClockSource+0x170>
 8005390:	2b40      	cmp	r3, #64	; 0x40
 8005392:	d058      	beq.n	8005446 <HAL_TIM_ConfigClockSource+0x13e>
 8005394:	2b40      	cmp	r3, #64	; 0x40
 8005396:	d86f      	bhi.n	8005478 <HAL_TIM_ConfigClockSource+0x170>
 8005398:	2b30      	cmp	r3, #48	; 0x30
 800539a:	d064      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x15e>
 800539c:	2b30      	cmp	r3, #48	; 0x30
 800539e:	d86b      	bhi.n	8005478 <HAL_TIM_ConfigClockSource+0x170>
 80053a0:	2b20      	cmp	r3, #32
 80053a2:	d060      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x15e>
 80053a4:	2b20      	cmp	r3, #32
 80053a6:	d867      	bhi.n	8005478 <HAL_TIM_ConfigClockSource+0x170>
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d05c      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x15e>
 80053ac:	2b10      	cmp	r3, #16
 80053ae:	d05a      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x15e>
 80053b0:	e062      	b.n	8005478 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6818      	ldr	r0, [r3, #0]
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	6899      	ldr	r1, [r3, #8]
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	685a      	ldr	r2, [r3, #4]
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	f000 f9a7 	bl	8005714 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80053d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	68ba      	ldr	r2, [r7, #8]
 80053dc:	609a      	str	r2, [r3, #8]
      break;
 80053de:	e04f      	b.n	8005480 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6818      	ldr	r0, [r3, #0]
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	6899      	ldr	r1, [r3, #8]
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	685a      	ldr	r2, [r3, #4]
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f000 f990 	bl	8005714 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	689a      	ldr	r2, [r3, #8]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005402:	609a      	str	r2, [r3, #8]
      break;
 8005404:	e03c      	b.n	8005480 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6818      	ldr	r0, [r3, #0]
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	6859      	ldr	r1, [r3, #4]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	461a      	mov	r2, r3
 8005414:	f000 f904 	bl	8005620 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	2150      	movs	r1, #80	; 0x50
 800541e:	4618      	mov	r0, r3
 8005420:	f000 f95d 	bl	80056de <TIM_ITRx_SetConfig>
      break;
 8005424:	e02c      	b.n	8005480 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6818      	ldr	r0, [r3, #0]
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	6859      	ldr	r1, [r3, #4]
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	461a      	mov	r2, r3
 8005434:	f000 f923 	bl	800567e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	2160      	movs	r1, #96	; 0x60
 800543e:	4618      	mov	r0, r3
 8005440:	f000 f94d 	bl	80056de <TIM_ITRx_SetConfig>
      break;
 8005444:	e01c      	b.n	8005480 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6818      	ldr	r0, [r3, #0]
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	6859      	ldr	r1, [r3, #4]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	68db      	ldr	r3, [r3, #12]
 8005452:	461a      	mov	r2, r3
 8005454:	f000 f8e4 	bl	8005620 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2140      	movs	r1, #64	; 0x40
 800545e:	4618      	mov	r0, r3
 8005460:	f000 f93d 	bl	80056de <TIM_ITRx_SetConfig>
      break;
 8005464:	e00c      	b.n	8005480 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681a      	ldr	r2, [r3, #0]
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4619      	mov	r1, r3
 8005470:	4610      	mov	r0, r2
 8005472:	f000 f934 	bl	80056de <TIM_ITRx_SetConfig>
      break;
 8005476:	e003      	b.n	8005480 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	73fb      	strb	r3, [r7, #15]
      break;
 800547c:	e000      	b.n	8005480 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800547e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005490:	7bfb      	ldrb	r3, [r7, #15]
}
 8005492:	4618      	mov	r0, r3
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800549a:	b480      	push	{r7}
 800549c:	b083      	sub	sp, #12
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054a2:	bf00      	nop
 80054a4:	370c      	adds	r7, #12
 80054a6:	46bd      	mov	sp, r7
 80054a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ac:	4770      	bx	lr

080054ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054ae:	b480      	push	{r7}
 80054b0:	b083      	sub	sp, #12
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054b6:	bf00      	nop
 80054b8:	370c      	adds	r7, #12
 80054ba:	46bd      	mov	sp, r7
 80054bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c0:	4770      	bx	lr

080054c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054c2:	b480      	push	{r7}
 80054c4:	b083      	sub	sp, #12
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054ca:	bf00      	nop
 80054cc:	370c      	adds	r7, #12
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr

080054d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80054d6:	b480      	push	{r7}
 80054d8:	b083      	sub	sp, #12
 80054da:	af00      	add	r7, sp, #0
 80054dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054de:	bf00      	nop
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr
	...

080054ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b085      	sub	sp, #20
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a40      	ldr	r2, [pc, #256]	; (8005600 <TIM_Base_SetConfig+0x114>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d013      	beq.n	800552c <TIM_Base_SetConfig+0x40>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800550a:	d00f      	beq.n	800552c <TIM_Base_SetConfig+0x40>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	4a3d      	ldr	r2, [pc, #244]	; (8005604 <TIM_Base_SetConfig+0x118>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d00b      	beq.n	800552c <TIM_Base_SetConfig+0x40>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a3c      	ldr	r2, [pc, #240]	; (8005608 <TIM_Base_SetConfig+0x11c>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d007      	beq.n	800552c <TIM_Base_SetConfig+0x40>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a3b      	ldr	r2, [pc, #236]	; (800560c <TIM_Base_SetConfig+0x120>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d003      	beq.n	800552c <TIM_Base_SetConfig+0x40>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	4a3a      	ldr	r2, [pc, #232]	; (8005610 <TIM_Base_SetConfig+0x124>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d108      	bne.n	800553e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	4313      	orrs	r3, r2
 800553c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	4a2f      	ldr	r2, [pc, #188]	; (8005600 <TIM_Base_SetConfig+0x114>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d01f      	beq.n	8005586 <TIM_Base_SetConfig+0x9a>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800554c:	d01b      	beq.n	8005586 <TIM_Base_SetConfig+0x9a>
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	4a2c      	ldr	r2, [pc, #176]	; (8005604 <TIM_Base_SetConfig+0x118>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d017      	beq.n	8005586 <TIM_Base_SetConfig+0x9a>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	4a2b      	ldr	r2, [pc, #172]	; (8005608 <TIM_Base_SetConfig+0x11c>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d013      	beq.n	8005586 <TIM_Base_SetConfig+0x9a>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a2a      	ldr	r2, [pc, #168]	; (800560c <TIM_Base_SetConfig+0x120>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d00f      	beq.n	8005586 <TIM_Base_SetConfig+0x9a>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a29      	ldr	r2, [pc, #164]	; (8005610 <TIM_Base_SetConfig+0x124>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d00b      	beq.n	8005586 <TIM_Base_SetConfig+0x9a>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a28      	ldr	r2, [pc, #160]	; (8005614 <TIM_Base_SetConfig+0x128>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d007      	beq.n	8005586 <TIM_Base_SetConfig+0x9a>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a27      	ldr	r2, [pc, #156]	; (8005618 <TIM_Base_SetConfig+0x12c>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d003      	beq.n	8005586 <TIM_Base_SetConfig+0x9a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a26      	ldr	r2, [pc, #152]	; (800561c <TIM_Base_SetConfig+0x130>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d108      	bne.n	8005598 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800558c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	68db      	ldr	r3, [r3, #12]
 8005592:	68fa      	ldr	r2, [r7, #12]
 8005594:	4313      	orrs	r3, r2
 8005596:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	689a      	ldr	r2, [r3, #8]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	4a10      	ldr	r2, [pc, #64]	; (8005600 <TIM_Base_SetConfig+0x114>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d00f      	beq.n	80055e4 <TIM_Base_SetConfig+0xf8>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	4a12      	ldr	r2, [pc, #72]	; (8005610 <TIM_Base_SetConfig+0x124>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d00b      	beq.n	80055e4 <TIM_Base_SetConfig+0xf8>
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	4a11      	ldr	r2, [pc, #68]	; (8005614 <TIM_Base_SetConfig+0x128>)
 80055d0:	4293      	cmp	r3, r2
 80055d2:	d007      	beq.n	80055e4 <TIM_Base_SetConfig+0xf8>
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a10      	ldr	r2, [pc, #64]	; (8005618 <TIM_Base_SetConfig+0x12c>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d003      	beq.n	80055e4 <TIM_Base_SetConfig+0xf8>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a0f      	ldr	r2, [pc, #60]	; (800561c <TIM_Base_SetConfig+0x130>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d103      	bne.n	80055ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	691a      	ldr	r2, [r3, #16]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	615a      	str	r2, [r3, #20]
}
 80055f2:	bf00      	nop
 80055f4:	3714      	adds	r7, #20
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr
 80055fe:	bf00      	nop
 8005600:	40012c00 	.word	0x40012c00
 8005604:	40000400 	.word	0x40000400
 8005608:	40000800 	.word	0x40000800
 800560c:	40000c00 	.word	0x40000c00
 8005610:	40013400 	.word	0x40013400
 8005614:	40014000 	.word	0x40014000
 8005618:	40014400 	.word	0x40014400
 800561c:	40014800 	.word	0x40014800

08005620 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6a1b      	ldr	r3, [r3, #32]
 8005630:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	f023 0201 	bic.w	r2, r3, #1
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800564a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	011b      	lsls	r3, r3, #4
 8005650:	693a      	ldr	r2, [r7, #16]
 8005652:	4313      	orrs	r3, r2
 8005654:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f023 030a 	bic.w	r3, r3, #10
 800565c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	4313      	orrs	r3, r2
 8005664:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	693a      	ldr	r2, [r7, #16]
 800566a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	697a      	ldr	r2, [r7, #20]
 8005670:	621a      	str	r2, [r3, #32]
}
 8005672:	bf00      	nop
 8005674:	371c      	adds	r7, #28
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800567e:	b480      	push	{r7}
 8005680:	b087      	sub	sp, #28
 8005682:	af00      	add	r7, sp, #0
 8005684:	60f8      	str	r0, [r7, #12]
 8005686:	60b9      	str	r1, [r7, #8]
 8005688:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6a1b      	ldr	r3, [r3, #32]
 800568e:	f023 0210 	bic.w	r2, r3, #16
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6a1b      	ldr	r3, [r3, #32]
 80056a0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	031b      	lsls	r3, r3, #12
 80056ae:	697a      	ldr	r2, [r7, #20]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056ba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056bc:	68bb      	ldr	r3, [r7, #8]
 80056be:	011b      	lsls	r3, r3, #4
 80056c0:	693a      	ldr	r2, [r7, #16]
 80056c2:	4313      	orrs	r3, r2
 80056c4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	697a      	ldr	r2, [r7, #20]
 80056ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	693a      	ldr	r2, [r7, #16]
 80056d0:	621a      	str	r2, [r3, #32]
}
 80056d2:	bf00      	nop
 80056d4:	371c      	adds	r7, #28
 80056d6:	46bd      	mov	sp, r7
 80056d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056dc:	4770      	bx	lr

080056de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056de:	b480      	push	{r7}
 80056e0:	b085      	sub	sp, #20
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
 80056e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80056f6:	683a      	ldr	r2, [r7, #0]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	f043 0307 	orr.w	r3, r3, #7
 8005700:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	609a      	str	r2, [r3, #8]
}
 8005708:	bf00      	nop
 800570a:	3714      	adds	r7, #20
 800570c:	46bd      	mov	sp, r7
 800570e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005712:	4770      	bx	lr

08005714 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005714:	b480      	push	{r7}
 8005716:	b087      	sub	sp, #28
 8005718:	af00      	add	r7, sp, #0
 800571a:	60f8      	str	r0, [r7, #12]
 800571c:	60b9      	str	r1, [r7, #8]
 800571e:	607a      	str	r2, [r7, #4]
 8005720:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800572e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	021a      	lsls	r2, r3, #8
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	431a      	orrs	r2, r3
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	4313      	orrs	r3, r2
 800573c:	697a      	ldr	r2, [r7, #20]
 800573e:	4313      	orrs	r3, r2
 8005740:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	609a      	str	r2, [r3, #8]
}
 8005748:	bf00      	nop
 800574a:	371c      	adds	r7, #28
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005754:	b480      	push	{r7}
 8005756:	b085      	sub	sp, #20
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005764:	2b01      	cmp	r3, #1
 8005766:	d101      	bne.n	800576c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005768:	2302      	movs	r3, #2
 800576a:	e068      	b.n	800583e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2202      	movs	r2, #2
 8005778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a2e      	ldr	r2, [pc, #184]	; (800584c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d004      	beq.n	80057a0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a2d      	ldr	r2, [pc, #180]	; (8005850 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d108      	bne.n	80057b2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80057a6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685b      	ldr	r3, [r3, #4]
 80057ac:	68fa      	ldr	r2, [r7, #12]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057b8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68fa      	ldr	r2, [r7, #12]
 80057c0:	4313      	orrs	r3, r2
 80057c2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a1e      	ldr	r2, [pc, #120]	; (800584c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d01d      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057de:	d018      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a1b      	ldr	r2, [pc, #108]	; (8005854 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d013      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a1a      	ldr	r2, [pc, #104]	; (8005858 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d00e      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a18      	ldr	r2, [pc, #96]	; (800585c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d009      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a13      	ldr	r2, [pc, #76]	; (8005850 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d004      	beq.n	8005812 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a14      	ldr	r2, [pc, #80]	; (8005860 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d10c      	bne.n	800582c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005818:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	689b      	ldr	r3, [r3, #8]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	4313      	orrs	r3, r2
 8005822:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68ba      	ldr	r2, [r7, #8]
 800582a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3714      	adds	r7, #20
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	40012c00 	.word	0x40012c00
 8005850:	40013400 	.word	0x40013400
 8005854:	40000400 	.word	0x40000400
 8005858:	40000800 	.word	0x40000800
 800585c:	40000c00 	.word	0x40000c00
 8005860:	40014000 	.word	0x40014000

08005864 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005880:	bf00      	nop
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800588c:	b480      	push	{r7}
 800588e:	b083      	sub	sp, #12
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005894:	bf00      	nop
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e040      	b.n	8005934 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d106      	bne.n	80058c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f7fc f94c 	bl	8001b60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2224      	movs	r2, #36	; 0x24
 80058cc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	681a      	ldr	r2, [r3, #0]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f022 0201 	bic.w	r2, r2, #1
 80058dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 f8c0 	bl	8005a64 <UART_SetConfig>
 80058e4:	4603      	mov	r3, r0
 80058e6:	2b01      	cmp	r3, #1
 80058e8:	d101      	bne.n	80058ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80058ea:	2301      	movs	r3, #1
 80058ec:	e022      	b.n	8005934 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d002      	beq.n	80058fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 fb6c 	bl	8005fd4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	685a      	ldr	r2, [r3, #4]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800590a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	689a      	ldr	r2, [r3, #8]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800591a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f042 0201 	orr.w	r2, r2, #1
 800592a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f000 fbf3 	bl	8006118 <UART_CheckIdleState>
 8005932:	4603      	mov	r3, r0
}
 8005934:	4618      	mov	r0, r3
 8005936:	3708      	adds	r7, #8
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b08a      	sub	sp, #40	; 0x28
 8005940:	af02      	add	r7, sp, #8
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	603b      	str	r3, [r7, #0]
 8005948:	4613      	mov	r3, r2
 800594a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005950:	2b20      	cmp	r3, #32
 8005952:	f040 8082 	bne.w	8005a5a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d002      	beq.n	8005962 <HAL_UART_Transmit+0x26>
 800595c:	88fb      	ldrh	r3, [r7, #6]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d101      	bne.n	8005966 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e07a      	b.n	8005a5c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800596c:	2b01      	cmp	r3, #1
 800596e:	d101      	bne.n	8005974 <HAL_UART_Transmit+0x38>
 8005970:	2302      	movs	r3, #2
 8005972:	e073      	b.n	8005a5c <HAL_UART_Transmit+0x120>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	2200      	movs	r2, #0
 8005980:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2221      	movs	r2, #33	; 0x21
 8005988:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800598a:	f7fc f9df 	bl	8001d4c <HAL_GetTick>
 800598e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	88fa      	ldrh	r2, [r7, #6]
 8005994:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	88fa      	ldrh	r2, [r7, #6]
 800599c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059a8:	d108      	bne.n	80059bc <HAL_UART_Transmit+0x80>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d104      	bne.n	80059bc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80059b2:	2300      	movs	r3, #0
 80059b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	61bb      	str	r3, [r7, #24]
 80059ba:	e003      	b.n	80059c4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059c0:	2300      	movs	r3, #0
 80059c2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80059cc:	e02d      	b.n	8005a2a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	9300      	str	r3, [sp, #0]
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	2200      	movs	r2, #0
 80059d6:	2180      	movs	r1, #128	; 0x80
 80059d8:	68f8      	ldr	r0, [r7, #12]
 80059da:	f000 fbe6 	bl	80061aa <UART_WaitOnFlagUntilTimeout>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d001      	beq.n	80059e8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e039      	b.n	8005a5c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10b      	bne.n	8005a06 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	881a      	ldrh	r2, [r3, #0]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059fa:	b292      	uxth	r2, r2
 80059fc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	3302      	adds	r3, #2
 8005a02:	61bb      	str	r3, [r7, #24]
 8005a04:	e008      	b.n	8005a18 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	781a      	ldrb	r2, [r3, #0]
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	b292      	uxth	r2, r2
 8005a10:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	3301      	adds	r3, #1
 8005a16:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	3b01      	subs	r3, #1
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1cb      	bne.n	80059ce <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	2140      	movs	r1, #64	; 0x40
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	f000 fbb2 	bl	80061aa <UART_WaitOnFlagUntilTimeout>
 8005a46:	4603      	mov	r3, r0
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d001      	beq.n	8005a50 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e005      	b.n	8005a5c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2220      	movs	r2, #32
 8005a54:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005a56:	2300      	movs	r3, #0
 8005a58:	e000      	b.n	8005a5c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005a5a:	2302      	movs	r3, #2
  }
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3720      	adds	r7, #32
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}

08005a64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a68:	b08a      	sub	sp, #40	; 0x28
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	689a      	ldr	r2, [r3, #8]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	691b      	ldr	r3, [r3, #16]
 8005a7c:	431a      	orrs	r2, r3
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	431a      	orrs	r2, r3
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	69db      	ldr	r3, [r3, #28]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	4ba4      	ldr	r3, [pc, #656]	; (8005d24 <UART_SetConfig+0x2c0>)
 8005a94:	4013      	ands	r3, r2
 8005a96:	68fa      	ldr	r2, [r7, #12]
 8005a98:	6812      	ldr	r2, [r2, #0]
 8005a9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a9c:	430b      	orrs	r3, r1
 8005a9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	68da      	ldr	r2, [r3, #12]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a99      	ldr	r2, [pc, #612]	; (8005d28 <UART_SetConfig+0x2c4>)
 8005ac2:	4293      	cmp	r3, r2
 8005ac4:	d004      	beq.n	8005ad0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
 8005aca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005acc:	4313      	orrs	r3, r2
 8005ace:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ae0:	430a      	orrs	r2, r1
 8005ae2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a90      	ldr	r2, [pc, #576]	; (8005d2c <UART_SetConfig+0x2c8>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d126      	bne.n	8005b3c <UART_SetConfig+0xd8>
 8005aee:	4b90      	ldr	r3, [pc, #576]	; (8005d30 <UART_SetConfig+0x2cc>)
 8005af0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005af4:	f003 0303 	and.w	r3, r3, #3
 8005af8:	2b03      	cmp	r3, #3
 8005afa:	d81b      	bhi.n	8005b34 <UART_SetConfig+0xd0>
 8005afc:	a201      	add	r2, pc, #4	; (adr r2, 8005b04 <UART_SetConfig+0xa0>)
 8005afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b02:	bf00      	nop
 8005b04:	08005b15 	.word	0x08005b15
 8005b08:	08005b25 	.word	0x08005b25
 8005b0c:	08005b1d 	.word	0x08005b1d
 8005b10:	08005b2d 	.word	0x08005b2d
 8005b14:	2301      	movs	r3, #1
 8005b16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b1a:	e116      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b22:	e112      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005b24:	2304      	movs	r3, #4
 8005b26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b2a:	e10e      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005b2c:	2308      	movs	r3, #8
 8005b2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b32:	e10a      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005b34:	2310      	movs	r3, #16
 8005b36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b3a:	e106      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a7c      	ldr	r2, [pc, #496]	; (8005d34 <UART_SetConfig+0x2d0>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d138      	bne.n	8005bb8 <UART_SetConfig+0x154>
 8005b46:	4b7a      	ldr	r3, [pc, #488]	; (8005d30 <UART_SetConfig+0x2cc>)
 8005b48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b4c:	f003 030c 	and.w	r3, r3, #12
 8005b50:	2b0c      	cmp	r3, #12
 8005b52:	d82d      	bhi.n	8005bb0 <UART_SetConfig+0x14c>
 8005b54:	a201      	add	r2, pc, #4	; (adr r2, 8005b5c <UART_SetConfig+0xf8>)
 8005b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b5a:	bf00      	nop
 8005b5c:	08005b91 	.word	0x08005b91
 8005b60:	08005bb1 	.word	0x08005bb1
 8005b64:	08005bb1 	.word	0x08005bb1
 8005b68:	08005bb1 	.word	0x08005bb1
 8005b6c:	08005ba1 	.word	0x08005ba1
 8005b70:	08005bb1 	.word	0x08005bb1
 8005b74:	08005bb1 	.word	0x08005bb1
 8005b78:	08005bb1 	.word	0x08005bb1
 8005b7c:	08005b99 	.word	0x08005b99
 8005b80:	08005bb1 	.word	0x08005bb1
 8005b84:	08005bb1 	.word	0x08005bb1
 8005b88:	08005bb1 	.word	0x08005bb1
 8005b8c:	08005ba9 	.word	0x08005ba9
 8005b90:	2300      	movs	r3, #0
 8005b92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b96:	e0d8      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005b98:	2302      	movs	r3, #2
 8005b9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b9e:	e0d4      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005ba0:	2304      	movs	r3, #4
 8005ba2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ba6:	e0d0      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005ba8:	2308      	movs	r3, #8
 8005baa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bae:	e0cc      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005bb0:	2310      	movs	r3, #16
 8005bb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bb6:	e0c8      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a5e      	ldr	r2, [pc, #376]	; (8005d38 <UART_SetConfig+0x2d4>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d125      	bne.n	8005c0e <UART_SetConfig+0x1aa>
 8005bc2:	4b5b      	ldr	r3, [pc, #364]	; (8005d30 <UART_SetConfig+0x2cc>)
 8005bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005bcc:	2b30      	cmp	r3, #48	; 0x30
 8005bce:	d016      	beq.n	8005bfe <UART_SetConfig+0x19a>
 8005bd0:	2b30      	cmp	r3, #48	; 0x30
 8005bd2:	d818      	bhi.n	8005c06 <UART_SetConfig+0x1a2>
 8005bd4:	2b20      	cmp	r3, #32
 8005bd6:	d00a      	beq.n	8005bee <UART_SetConfig+0x18a>
 8005bd8:	2b20      	cmp	r3, #32
 8005bda:	d814      	bhi.n	8005c06 <UART_SetConfig+0x1a2>
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d002      	beq.n	8005be6 <UART_SetConfig+0x182>
 8005be0:	2b10      	cmp	r3, #16
 8005be2:	d008      	beq.n	8005bf6 <UART_SetConfig+0x192>
 8005be4:	e00f      	b.n	8005c06 <UART_SetConfig+0x1a2>
 8005be6:	2300      	movs	r3, #0
 8005be8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bec:	e0ad      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005bee:	2302      	movs	r3, #2
 8005bf0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bf4:	e0a9      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005bf6:	2304      	movs	r3, #4
 8005bf8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bfc:	e0a5      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005bfe:	2308      	movs	r3, #8
 8005c00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c04:	e0a1      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005c06:	2310      	movs	r3, #16
 8005c08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c0c:	e09d      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a4a      	ldr	r2, [pc, #296]	; (8005d3c <UART_SetConfig+0x2d8>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d125      	bne.n	8005c64 <UART_SetConfig+0x200>
 8005c18:	4b45      	ldr	r3, [pc, #276]	; (8005d30 <UART_SetConfig+0x2cc>)
 8005c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c1e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005c22:	2bc0      	cmp	r3, #192	; 0xc0
 8005c24:	d016      	beq.n	8005c54 <UART_SetConfig+0x1f0>
 8005c26:	2bc0      	cmp	r3, #192	; 0xc0
 8005c28:	d818      	bhi.n	8005c5c <UART_SetConfig+0x1f8>
 8005c2a:	2b80      	cmp	r3, #128	; 0x80
 8005c2c:	d00a      	beq.n	8005c44 <UART_SetConfig+0x1e0>
 8005c2e:	2b80      	cmp	r3, #128	; 0x80
 8005c30:	d814      	bhi.n	8005c5c <UART_SetConfig+0x1f8>
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d002      	beq.n	8005c3c <UART_SetConfig+0x1d8>
 8005c36:	2b40      	cmp	r3, #64	; 0x40
 8005c38:	d008      	beq.n	8005c4c <UART_SetConfig+0x1e8>
 8005c3a:	e00f      	b.n	8005c5c <UART_SetConfig+0x1f8>
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c42:	e082      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005c44:	2302      	movs	r3, #2
 8005c46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c4a:	e07e      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005c4c:	2304      	movs	r3, #4
 8005c4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c52:	e07a      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005c54:	2308      	movs	r3, #8
 8005c56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c5a:	e076      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005c5c:	2310      	movs	r3, #16
 8005c5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005c62:	e072      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a35      	ldr	r2, [pc, #212]	; (8005d40 <UART_SetConfig+0x2dc>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d12a      	bne.n	8005cc4 <UART_SetConfig+0x260>
 8005c6e:	4b30      	ldr	r3, [pc, #192]	; (8005d30 <UART_SetConfig+0x2cc>)
 8005c70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c7c:	d01a      	beq.n	8005cb4 <UART_SetConfig+0x250>
 8005c7e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c82:	d81b      	bhi.n	8005cbc <UART_SetConfig+0x258>
 8005c84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c88:	d00c      	beq.n	8005ca4 <UART_SetConfig+0x240>
 8005c8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c8e:	d815      	bhi.n	8005cbc <UART_SetConfig+0x258>
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d003      	beq.n	8005c9c <UART_SetConfig+0x238>
 8005c94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c98:	d008      	beq.n	8005cac <UART_SetConfig+0x248>
 8005c9a:	e00f      	b.n	8005cbc <UART_SetConfig+0x258>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005ca2:	e052      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005ca4:	2302      	movs	r3, #2
 8005ca6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005caa:	e04e      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005cac:	2304      	movs	r3, #4
 8005cae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cb2:	e04a      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005cb4:	2308      	movs	r3, #8
 8005cb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cba:	e046      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005cbc:	2310      	movs	r3, #16
 8005cbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005cc2:	e042      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a17      	ldr	r2, [pc, #92]	; (8005d28 <UART_SetConfig+0x2c4>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d13a      	bne.n	8005d44 <UART_SetConfig+0x2e0>
 8005cce:	4b18      	ldr	r3, [pc, #96]	; (8005d30 <UART_SetConfig+0x2cc>)
 8005cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cd4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005cd8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005cdc:	d01a      	beq.n	8005d14 <UART_SetConfig+0x2b0>
 8005cde:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ce2:	d81b      	bhi.n	8005d1c <UART_SetConfig+0x2b8>
 8005ce4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ce8:	d00c      	beq.n	8005d04 <UART_SetConfig+0x2a0>
 8005cea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cee:	d815      	bhi.n	8005d1c <UART_SetConfig+0x2b8>
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <UART_SetConfig+0x298>
 8005cf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cf8:	d008      	beq.n	8005d0c <UART_SetConfig+0x2a8>
 8005cfa:	e00f      	b.n	8005d1c <UART_SetConfig+0x2b8>
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d02:	e022      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005d04:	2302      	movs	r3, #2
 8005d06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d0a:	e01e      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005d0c:	2304      	movs	r3, #4
 8005d0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d12:	e01a      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005d14:	2308      	movs	r3, #8
 8005d16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d1a:	e016      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005d1c:	2310      	movs	r3, #16
 8005d1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005d22:	e012      	b.n	8005d4a <UART_SetConfig+0x2e6>
 8005d24:	efff69f3 	.word	0xefff69f3
 8005d28:	40008000 	.word	0x40008000
 8005d2c:	40013800 	.word	0x40013800
 8005d30:	40021000 	.word	0x40021000
 8005d34:	40004400 	.word	0x40004400
 8005d38:	40004800 	.word	0x40004800
 8005d3c:	40004c00 	.word	0x40004c00
 8005d40:	40005000 	.word	0x40005000
 8005d44:	2310      	movs	r3, #16
 8005d46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a9f      	ldr	r2, [pc, #636]	; (8005fcc <UART_SetConfig+0x568>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d17a      	bne.n	8005e4a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005d54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005d58:	2b08      	cmp	r3, #8
 8005d5a:	d824      	bhi.n	8005da6 <UART_SetConfig+0x342>
 8005d5c:	a201      	add	r2, pc, #4	; (adr r2, 8005d64 <UART_SetConfig+0x300>)
 8005d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d62:	bf00      	nop
 8005d64:	08005d89 	.word	0x08005d89
 8005d68:	08005da7 	.word	0x08005da7
 8005d6c:	08005d91 	.word	0x08005d91
 8005d70:	08005da7 	.word	0x08005da7
 8005d74:	08005d97 	.word	0x08005d97
 8005d78:	08005da7 	.word	0x08005da7
 8005d7c:	08005da7 	.word	0x08005da7
 8005d80:	08005da7 	.word	0x08005da7
 8005d84:	08005d9f 	.word	0x08005d9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d88:	f7fe faee 	bl	8004368 <HAL_RCC_GetPCLK1Freq>
 8005d8c:	61f8      	str	r0, [r7, #28]
        break;
 8005d8e:	e010      	b.n	8005db2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d90:	4b8f      	ldr	r3, [pc, #572]	; (8005fd0 <UART_SetConfig+0x56c>)
 8005d92:	61fb      	str	r3, [r7, #28]
        break;
 8005d94:	e00d      	b.n	8005db2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d96:	f7fe fa4f 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 8005d9a:	61f8      	str	r0, [r7, #28]
        break;
 8005d9c:	e009      	b.n	8005db2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005da2:	61fb      	str	r3, [r7, #28]
        break;
 8005da4:	e005      	b.n	8005db2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005da6:	2300      	movs	r3, #0
 8005da8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005db0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	f000 80fb 	beq.w	8005fb0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	685a      	ldr	r2, [r3, #4]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	005b      	lsls	r3, r3, #1
 8005dc2:	4413      	add	r3, r2
 8005dc4:	69fa      	ldr	r2, [r7, #28]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d305      	bcc.n	8005dd6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	685b      	ldr	r3, [r3, #4]
 8005dce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005dd0:	69fa      	ldr	r2, [r7, #28]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d903      	bls.n	8005dde <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005ddc:	e0e8      	b.n	8005fb0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005dde:	69fb      	ldr	r3, [r7, #28]
 8005de0:	2200      	movs	r2, #0
 8005de2:	461c      	mov	r4, r3
 8005de4:	4615      	mov	r5, r2
 8005de6:	f04f 0200 	mov.w	r2, #0
 8005dea:	f04f 0300 	mov.w	r3, #0
 8005dee:	022b      	lsls	r3, r5, #8
 8005df0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005df4:	0222      	lsls	r2, r4, #8
 8005df6:	68f9      	ldr	r1, [r7, #12]
 8005df8:	6849      	ldr	r1, [r1, #4]
 8005dfa:	0849      	lsrs	r1, r1, #1
 8005dfc:	2000      	movs	r0, #0
 8005dfe:	4688      	mov	r8, r1
 8005e00:	4681      	mov	r9, r0
 8005e02:	eb12 0a08 	adds.w	sl, r2, r8
 8005e06:	eb43 0b09 	adc.w	fp, r3, r9
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	603b      	str	r3, [r7, #0]
 8005e12:	607a      	str	r2, [r7, #4]
 8005e14:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e18:	4650      	mov	r0, sl
 8005e1a:	4659      	mov	r1, fp
 8005e1c:	f7fa ff34 	bl	8000c88 <__aeabi_uldivmod>
 8005e20:	4602      	mov	r2, r0
 8005e22:	460b      	mov	r3, r1
 8005e24:	4613      	mov	r3, r2
 8005e26:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005e28:	69bb      	ldr	r3, [r7, #24]
 8005e2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e2e:	d308      	bcc.n	8005e42 <UART_SetConfig+0x3de>
 8005e30:	69bb      	ldr	r3, [r7, #24]
 8005e32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e36:	d204      	bcs.n	8005e42 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	60da      	str	r2, [r3, #12]
 8005e40:	e0b6      	b.n	8005fb0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005e48:	e0b2      	b.n	8005fb0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	69db      	ldr	r3, [r3, #28]
 8005e4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e52:	d15e      	bne.n	8005f12 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005e54:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d828      	bhi.n	8005eae <UART_SetConfig+0x44a>
 8005e5c:	a201      	add	r2, pc, #4	; (adr r2, 8005e64 <UART_SetConfig+0x400>)
 8005e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e62:	bf00      	nop
 8005e64:	08005e89 	.word	0x08005e89
 8005e68:	08005e91 	.word	0x08005e91
 8005e6c:	08005e99 	.word	0x08005e99
 8005e70:	08005eaf 	.word	0x08005eaf
 8005e74:	08005e9f 	.word	0x08005e9f
 8005e78:	08005eaf 	.word	0x08005eaf
 8005e7c:	08005eaf 	.word	0x08005eaf
 8005e80:	08005eaf 	.word	0x08005eaf
 8005e84:	08005ea7 	.word	0x08005ea7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e88:	f7fe fa6e 	bl	8004368 <HAL_RCC_GetPCLK1Freq>
 8005e8c:	61f8      	str	r0, [r7, #28]
        break;
 8005e8e:	e014      	b.n	8005eba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e90:	f7fe fa80 	bl	8004394 <HAL_RCC_GetPCLK2Freq>
 8005e94:	61f8      	str	r0, [r7, #28]
        break;
 8005e96:	e010      	b.n	8005eba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e98:	4b4d      	ldr	r3, [pc, #308]	; (8005fd0 <UART_SetConfig+0x56c>)
 8005e9a:	61fb      	str	r3, [r7, #28]
        break;
 8005e9c:	e00d      	b.n	8005eba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e9e:	f7fe f9cb 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 8005ea2:	61f8      	str	r0, [r7, #28]
        break;
 8005ea4:	e009      	b.n	8005eba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005eaa:	61fb      	str	r3, [r7, #28]
        break;
 8005eac:	e005      	b.n	8005eba <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005eb2:	2301      	movs	r3, #1
 8005eb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005eb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d077      	beq.n	8005fb0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	005a      	lsls	r2, r3, #1
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	085b      	lsrs	r3, r3, #1
 8005eca:	441a      	add	r2, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ed4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ed6:	69bb      	ldr	r3, [r7, #24]
 8005ed8:	2b0f      	cmp	r3, #15
 8005eda:	d916      	bls.n	8005f0a <UART_SetConfig+0x4a6>
 8005edc:	69bb      	ldr	r3, [r7, #24]
 8005ede:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ee2:	d212      	bcs.n	8005f0a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	f023 030f 	bic.w	r3, r3, #15
 8005eec:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005eee:	69bb      	ldr	r3, [r7, #24]
 8005ef0:	085b      	lsrs	r3, r3, #1
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	f003 0307 	and.w	r3, r3, #7
 8005ef8:	b29a      	uxth	r2, r3
 8005efa:	8afb      	ldrh	r3, [r7, #22]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	8afa      	ldrh	r2, [r7, #22]
 8005f06:	60da      	str	r2, [r3, #12]
 8005f08:	e052      	b.n	8005fb0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005f10:	e04e      	b.n	8005fb0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005f16:	2b08      	cmp	r3, #8
 8005f18:	d827      	bhi.n	8005f6a <UART_SetConfig+0x506>
 8005f1a:	a201      	add	r2, pc, #4	; (adr r2, 8005f20 <UART_SetConfig+0x4bc>)
 8005f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f20:	08005f45 	.word	0x08005f45
 8005f24:	08005f4d 	.word	0x08005f4d
 8005f28:	08005f55 	.word	0x08005f55
 8005f2c:	08005f6b 	.word	0x08005f6b
 8005f30:	08005f5b 	.word	0x08005f5b
 8005f34:	08005f6b 	.word	0x08005f6b
 8005f38:	08005f6b 	.word	0x08005f6b
 8005f3c:	08005f6b 	.word	0x08005f6b
 8005f40:	08005f63 	.word	0x08005f63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f44:	f7fe fa10 	bl	8004368 <HAL_RCC_GetPCLK1Freq>
 8005f48:	61f8      	str	r0, [r7, #28]
        break;
 8005f4a:	e014      	b.n	8005f76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f4c:	f7fe fa22 	bl	8004394 <HAL_RCC_GetPCLK2Freq>
 8005f50:	61f8      	str	r0, [r7, #28]
        break;
 8005f52:	e010      	b.n	8005f76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f54:	4b1e      	ldr	r3, [pc, #120]	; (8005fd0 <UART_SetConfig+0x56c>)
 8005f56:	61fb      	str	r3, [r7, #28]
        break;
 8005f58:	e00d      	b.n	8005f76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f5a:	f7fe f96d 	bl	8004238 <HAL_RCC_GetSysClockFreq>
 8005f5e:	61f8      	str	r0, [r7, #28]
        break;
 8005f60:	e009      	b.n	8005f76 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f62:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005f66:	61fb      	str	r3, [r7, #28]
        break;
 8005f68:	e005      	b.n	8005f76 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005f74:	bf00      	nop
    }

    if (pclk != 0U)
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d019      	beq.n	8005fb0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	085a      	lsrs	r2, r3, #1
 8005f82:	69fb      	ldr	r3, [r7, #28]
 8005f84:	441a      	add	r2, r3
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	685b      	ldr	r3, [r3, #4]
 8005f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f8e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	2b0f      	cmp	r3, #15
 8005f94:	d909      	bls.n	8005faa <UART_SetConfig+0x546>
 8005f96:	69bb      	ldr	r3, [r7, #24]
 8005f98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f9c:	d205      	bcs.n	8005faa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	b29a      	uxth	r2, r3
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	60da      	str	r2, [r3, #12]
 8005fa8:	e002      	b.n	8005fb0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005faa:	2301      	movs	r3, #1
 8005fac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005fbc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3728      	adds	r7, #40	; 0x28
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fca:	bf00      	nop
 8005fcc:	40008000 	.word	0x40008000
 8005fd0:	00f42400 	.word	0x00f42400

08005fd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe0:	f003 0301 	and.w	r3, r3, #1
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d00a      	beq.n	8005ffe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	430a      	orrs	r2, r1
 8005ffc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006002:	f003 0302 	and.w	r3, r3, #2
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00a      	beq.n	8006020 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	430a      	orrs	r2, r1
 800601e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006024:	f003 0304 	and.w	r3, r3, #4
 8006028:	2b00      	cmp	r3, #0
 800602a:	d00a      	beq.n	8006042 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	430a      	orrs	r2, r1
 8006040:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006046:	f003 0308 	and.w	r3, r3, #8
 800604a:	2b00      	cmp	r3, #0
 800604c:	d00a      	beq.n	8006064 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	430a      	orrs	r2, r1
 8006062:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006068:	f003 0310 	and.w	r3, r3, #16
 800606c:	2b00      	cmp	r3, #0
 800606e:	d00a      	beq.n	8006086 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	430a      	orrs	r2, r1
 8006084:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800608a:	f003 0320 	and.w	r3, r3, #32
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00a      	beq.n	80060a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	430a      	orrs	r2, r1
 80060a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d01a      	beq.n	80060ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	430a      	orrs	r2, r1
 80060c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060d2:	d10a      	bne.n	80060ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	430a      	orrs	r2, r1
 80060e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00a      	beq.n	800610c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	430a      	orrs	r2, r1
 800610a:	605a      	str	r2, [r3, #4]
  }
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b086      	sub	sp, #24
 800611c:	af02      	add	r7, sp, #8
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006128:	f7fb fe10 	bl	8001d4c <HAL_GetTick>
 800612c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f003 0308 	and.w	r3, r3, #8
 8006138:	2b08      	cmp	r3, #8
 800613a:	d10e      	bne.n	800615a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800613c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f82d 	bl	80061aa <UART_WaitOnFlagUntilTimeout>
 8006150:	4603      	mov	r3, r0
 8006152:	2b00      	cmp	r3, #0
 8006154:	d001      	beq.n	800615a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006156:	2303      	movs	r3, #3
 8006158:	e023      	b.n	80061a2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 0304 	and.w	r3, r3, #4
 8006164:	2b04      	cmp	r3, #4
 8006166:	d10e      	bne.n	8006186 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006168:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800616c:	9300      	str	r3, [sp, #0]
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 f817 	bl	80061aa <UART_WaitOnFlagUntilTimeout>
 800617c:	4603      	mov	r3, r0
 800617e:	2b00      	cmp	r3, #0
 8006180:	d001      	beq.n	8006186 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006182:	2303      	movs	r3, #3
 8006184:	e00d      	b.n	80061a2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	2220      	movs	r2, #32
 800618a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2220      	movs	r2, #32
 8006190:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2200      	movs	r2, #0
 8006196:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80061a0:	2300      	movs	r3, #0
}
 80061a2:	4618      	mov	r0, r3
 80061a4:	3710      	adds	r7, #16
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}

080061aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061aa:	b580      	push	{r7, lr}
 80061ac:	b09c      	sub	sp, #112	; 0x70
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	60f8      	str	r0, [r7, #12]
 80061b2:	60b9      	str	r1, [r7, #8]
 80061b4:	603b      	str	r3, [r7, #0]
 80061b6:	4613      	mov	r3, r2
 80061b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061ba:	e0a5      	b.n	8006308 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c2:	f000 80a1 	beq.w	8006308 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061c6:	f7fb fdc1 	bl	8001d4c <HAL_GetTick>
 80061ca:	4602      	mov	r2, r0
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d302      	bcc.n	80061dc <UART_WaitOnFlagUntilTimeout+0x32>
 80061d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d13e      	bne.n	800625a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061e4:	e853 3f00 	ldrex	r3, [r3]
 80061e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80061ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80061f0:	667b      	str	r3, [r7, #100]	; 0x64
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	461a      	mov	r2, r3
 80061f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80061fc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006200:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006202:	e841 2300 	strex	r3, r2, [r1]
 8006206:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006208:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800620a:	2b00      	cmp	r3, #0
 800620c:	d1e6      	bne.n	80061dc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	3308      	adds	r3, #8
 8006214:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006216:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006218:	e853 3f00 	ldrex	r3, [r3]
 800621c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800621e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006220:	f023 0301 	bic.w	r3, r3, #1
 8006224:	663b      	str	r3, [r7, #96]	; 0x60
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	3308      	adds	r3, #8
 800622c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800622e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006230:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006232:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006234:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006236:	e841 2300 	strex	r3, r2, [r1]
 800623a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800623c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1e5      	bne.n	800620e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	2220      	movs	r2, #32
 8006246:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2220      	movs	r2, #32
 800624c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	2200      	movs	r2, #0
 8006252:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e067      	b.n	800632a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 0304 	and.w	r3, r3, #4
 8006264:	2b00      	cmp	r3, #0
 8006266:	d04f      	beq.n	8006308 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006272:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006276:	d147      	bne.n	8006308 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006280:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628a:	e853 3f00 	ldrex	r3, [r3]
 800628e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006292:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006296:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	461a      	mov	r2, r3
 800629e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062a0:	637b      	str	r3, [r7, #52]	; 0x34
 80062a2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80062a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80062a8:	e841 2300 	strex	r3, r2, [r1]
 80062ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80062ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d1e6      	bne.n	8006282 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	3308      	adds	r3, #8
 80062ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	e853 3f00 	ldrex	r3, [r3]
 80062c2:	613b      	str	r3, [r7, #16]
   return(result);
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	f023 0301 	bic.w	r3, r3, #1
 80062ca:	66bb      	str	r3, [r7, #104]	; 0x68
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	3308      	adds	r3, #8
 80062d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80062d4:	623a      	str	r2, [r7, #32]
 80062d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d8:	69f9      	ldr	r1, [r7, #28]
 80062da:	6a3a      	ldr	r2, [r7, #32]
 80062dc:	e841 2300 	strex	r3, r2, [r1]
 80062e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d1e5      	bne.n	80062b4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2220      	movs	r2, #32
 80062ec:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2220      	movs	r2, #32
 80062f2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2220      	movs	r2, #32
 80062f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2200      	movs	r2, #0
 8006300:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006304:	2303      	movs	r3, #3
 8006306:	e010      	b.n	800632a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	69da      	ldr	r2, [r3, #28]
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	4013      	ands	r3, r2
 8006312:	68ba      	ldr	r2, [r7, #8]
 8006314:	429a      	cmp	r2, r3
 8006316:	bf0c      	ite	eq
 8006318:	2301      	moveq	r3, #1
 800631a:	2300      	movne	r3, #0
 800631c:	b2db      	uxtb	r3, r3
 800631e:	461a      	mov	r2, r3
 8006320:	79fb      	ldrb	r3, [r7, #7]
 8006322:	429a      	cmp	r2, r3
 8006324:	f43f af4a 	beq.w	80061bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006328:	2300      	movs	r3, #0
}
 800632a:	4618      	mov	r0, r3
 800632c:	3770      	adds	r7, #112	; 0x70
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}

08006332 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8006332:	b5b0      	push	{r4, r5, r7, lr}
 8006334:	b08a      	sub	sp, #40	; 0x28
 8006336:	af00      	add	r7, sp, #0
 8006338:	60f8      	str	r0, [r7, #12]
 800633a:	60b9      	str	r1, [r7, #8]
 800633c:	607a      	str	r2, [r7, #4]
 800633e:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 8006340:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8006344:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	lcd.en_pin = en_pin;
 8006348:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800634c:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 800634e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006350:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8006352:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8006354:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 800635e:	68bb      	ldr	r3, [r7, #8]
 8006360:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8006362:	f107 0310 	add.w	r3, r7, #16
 8006366:	4618      	mov	r0, r3
 8006368:	f000 f80e 	bl	8006388 <Lcd_init>

	return lcd;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	461d      	mov	r5, r3
 8006370:	f107 0410 	add.w	r4, r7, #16
 8006374:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006376:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006378:	e894 0003 	ldmia.w	r4, {r0, r1}
 800637c:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8006380:	68f8      	ldr	r0, [r7, #12]
 8006382:	3728      	adds	r7, #40	; 0x28
 8006384:	46bd      	mov	sp, r7
 8006386:	bdb0      	pop	{r4, r5, r7, pc}

08006388 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	7d9b      	ldrb	r3, [r3, #22]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d10c      	bne.n	80063b2 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8006398:	2133      	movs	r1, #51	; 0x33
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 f87c 	bl	8006498 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 80063a0:	2132      	movs	r1, #50	; 0x32
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f000 f878 	bl	8006498 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 80063a8:	2128      	movs	r1, #40	; 0x28
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 f874 	bl	8006498 <lcd_write_command>
 80063b0:	e003      	b.n	80063ba <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 80063b2:	2138      	movs	r1, #56	; 0x38
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f000 f86f 	bl	8006498 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 80063ba:	2101      	movs	r1, #1
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 f86b 	bl	8006498 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 80063c2:	210c      	movs	r1, #12
 80063c4:	6878      	ldr	r0, [r7, #4]
 80063c6:	f000 f867 	bl	8006498 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 80063ca:	2106      	movs	r1, #6
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 f863 	bl	8006498 <lcd_write_command>
}
 80063d2:	bf00      	nop
 80063d4:	3708      	adds	r7, #8
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
	...

080063dc <Lcd_int>:

/**
 * Write a number on the current position
 */
void Lcd_int(Lcd_HandleTypeDef * lcd, int number)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b086      	sub	sp, #24
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
	char buffer[11];
	sprintf(buffer, "%d", number);
 80063e6:	f107 030c 	add.w	r3, r7, #12
 80063ea:	683a      	ldr	r2, [r7, #0]
 80063ec:	4906      	ldr	r1, [pc, #24]	; (8006408 <Lcd_int+0x2c>)
 80063ee:	4618      	mov	r0, r3
 80063f0:	f001 ff78 	bl	80082e4 <siprintf>

	Lcd_string(lcd, buffer);
 80063f4:	f107 030c 	add.w	r3, r7, #12
 80063f8:	4619      	mov	r1, r3
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f000 f806 	bl	800640c <Lcd_string>
}
 8006400:	bf00      	nop
 8006402:	3718      	adds	r7, #24
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}
 8006408:	0800bf5c 	.word	0x0800bf5c

0800640c <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 800640c:	b590      	push	{r4, r7, lr}
 800640e:	b085      	sub	sp, #20
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 8006416:	2300      	movs	r3, #0
 8006418:	73fb      	strb	r3, [r7, #15]
 800641a:	e00a      	b.n	8006432 <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 800641c:	7bfb      	ldrb	r3, [r7, #15]
 800641e:	683a      	ldr	r2, [r7, #0]
 8006420:	4413      	add	r3, r2
 8006422:	781b      	ldrb	r3, [r3, #0]
 8006424:	4619      	mov	r1, r3
 8006426:	6878      	ldr	r0, [r7, #4]
 8006428:	f000 f864 	bl	80064f4 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 800642c:	7bfb      	ldrb	r3, [r7, #15]
 800642e:	3301      	adds	r3, #1
 8006430:	73fb      	strb	r3, [r7, #15]
 8006432:	7bfc      	ldrb	r4, [r7, #15]
 8006434:	6838      	ldr	r0, [r7, #0]
 8006436:	f7f9 fecb 	bl	80001d0 <strlen>
 800643a:	4603      	mov	r3, r0
 800643c:	429c      	cmp	r4, r3
 800643e:	d3ed      	bcc.n	800641c <Lcd_string+0x10>
	}
}
 8006440:	bf00      	nop
 8006442:	bf00      	nop
 8006444:	3714      	adds	r7, #20
 8006446:	46bd      	mov	sp, r7
 8006448:	bd90      	pop	{r4, r7, pc}
	...

0800644c <Lcd_cursor>:

/**
 * Set the cursor position
 */
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b082      	sub	sp, #8
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	460b      	mov	r3, r1
 8006456:	70fb      	strb	r3, [r7, #3]
 8006458:	4613      	mov	r3, r2
 800645a:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
 800645c:	78fb      	ldrb	r3, [r7, #3]
 800645e:	4a07      	ldr	r2, [pc, #28]	; (800647c <Lcd_cursor+0x30>)
 8006460:	5cd2      	ldrb	r2, [r2, r3]
 8006462:	78bb      	ldrb	r3, [r7, #2]
 8006464:	4413      	add	r3, r2
 8006466:	b2db      	uxtb	r3, r3
 8006468:	3b80      	subs	r3, #128	; 0x80
 800646a:	b2db      	uxtb	r3, r3
 800646c:	4619      	mov	r1, r3
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f000 f812 	bl	8006498 <lcd_write_command>
	#endif
}
 8006474:	bf00      	nop
 8006476:	3708      	adds	r7, #8
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}
 800647c:	0800bfa8 	.word	0x0800bfa8

08006480 <Lcd_clear>:

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 8006480:	b580      	push	{r7, lr}
 8006482:	b082      	sub	sp, #8
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 8006488:	2101      	movs	r1, #1
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f804 	bl	8006498 <lcd_write_command>
}
 8006490:	bf00      	nop
 8006492:	3708      	adds	r7, #8
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}

08006498 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	460b      	mov	r3, r1
 80064a2:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6898      	ldr	r0, [r3, #8]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	899b      	ldrh	r3, [r3, #12]
 80064ac:	2200      	movs	r2, #0
 80064ae:	4619      	mov	r1, r3
 80064b0:	f7fd f96a 	bl	8003788 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	7d9b      	ldrb	r3, [r3, #22]
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d111      	bne.n	80064e0 <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 80064bc:	78fb      	ldrb	r3, [r7, #3]
 80064be:	091b      	lsrs	r3, r3, #4
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	2204      	movs	r2, #4
 80064c4:	4619      	mov	r1, r3
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 f842 	bl	8006550 <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 80064cc:	78fb      	ldrb	r3, [r7, #3]
 80064ce:	f003 030f 	and.w	r3, r3, #15
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	2204      	movs	r2, #4
 80064d6:	4619      	mov	r1, r3
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f000 f839 	bl	8006550 <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 80064de:	e005      	b.n	80064ec <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 80064e0:	78fb      	ldrb	r3, [r7, #3]
 80064e2:	2208      	movs	r2, #8
 80064e4:	4619      	mov	r1, r3
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 f832 	bl	8006550 <lcd_write>
}
 80064ec:	bf00      	nop
 80064ee:	3708      	adds	r7, #8
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b082      	sub	sp, #8
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
 80064fc:	460b      	mov	r3, r1
 80064fe:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6898      	ldr	r0, [r3, #8]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	899b      	ldrh	r3, [r3, #12]
 8006508:	2201      	movs	r2, #1
 800650a:	4619      	mov	r1, r3
 800650c:	f7fd f93c 	bl	8003788 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	7d9b      	ldrb	r3, [r3, #22]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d111      	bne.n	800653c <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8006518:	78fb      	ldrb	r3, [r7, #3]
 800651a:	091b      	lsrs	r3, r3, #4
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2204      	movs	r2, #4
 8006520:	4619      	mov	r1, r3
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 f814 	bl	8006550 <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8006528:	78fb      	ldrb	r3, [r7, #3]
 800652a:	f003 030f 	and.w	r3, r3, #15
 800652e:	b2db      	uxtb	r3, r3
 8006530:	2204      	movs	r2, #4
 8006532:	4619      	mov	r1, r3
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	f000 f80b 	bl	8006550 <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 800653a:	e005      	b.n	8006548 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 800653c:	78fb      	ldrb	r3, [r7, #3]
 800653e:	2208      	movs	r2, #8
 8006540:	4619      	mov	r1, r3
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 f804 	bl	8006550 <lcd_write>
}
 8006548:	bf00      	nop
 800654a:	3708      	adds	r7, #8
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}

08006550 <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	460b      	mov	r3, r1
 800655a:	70fb      	strb	r3, [r7, #3]
 800655c:	4613      	mov	r3, r2
 800655e:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 8006560:	2300      	movs	r3, #0
 8006562:	73fb      	strb	r3, [r7, #15]
 8006564:	e019      	b.n	800659a <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681a      	ldr	r2, [r3, #0]
 800656a:	7bfb      	ldrb	r3, [r7, #15]
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	4413      	add	r3, r2
 8006570:	6818      	ldr	r0, [r3, #0]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	7bfb      	ldrb	r3, [r7, #15]
 8006578:	005b      	lsls	r3, r3, #1
 800657a:	4413      	add	r3, r2
 800657c:	8819      	ldrh	r1, [r3, #0]
 800657e:	78fa      	ldrb	r2, [r7, #3]
 8006580:	7bfb      	ldrb	r3, [r7, #15]
 8006582:	fa42 f303 	asr.w	r3, r2, r3
 8006586:	b2db      	uxtb	r3, r3
 8006588:	f003 0301 	and.w	r3, r3, #1
 800658c:	b2db      	uxtb	r3, r3
 800658e:	461a      	mov	r2, r3
 8006590:	f7fd f8fa 	bl	8003788 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8006594:	7bfb      	ldrb	r3, [r7, #15]
 8006596:	3301      	adds	r3, #1
 8006598:	73fb      	strb	r3, [r7, #15]
 800659a:	7bfa      	ldrb	r2, [r7, #15]
 800659c:	78bb      	ldrb	r3, [r7, #2]
 800659e:	429a      	cmp	r2, r3
 80065a0:	d3e1      	bcc.n	8006566 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6918      	ldr	r0, [r3, #16]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	8a9b      	ldrh	r3, [r3, #20]
 80065aa:	2201      	movs	r2, #1
 80065ac:	4619      	mov	r1, r3
 80065ae:	f7fd f8eb 	bl	8003788 <HAL_GPIO_WritePin>
	DELAY(1);
 80065b2:	2001      	movs	r0, #1
 80065b4:	f7fb fbd6 	bl	8001d64 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6918      	ldr	r0, [r3, #16]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	8a9b      	ldrh	r3, [r3, #20]
 80065c0:	2200      	movs	r2, #0
 80065c2:	4619      	mov	r1, r3
 80065c4:	f7fd f8e0 	bl	8003788 <HAL_GPIO_WritePin>
}
 80065c8:	bf00      	nop
 80065ca:	3710      	adds	r7, #16
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <Get_Adc>:

#include "adc.h"


uint16_t Get_Adc(){
 80065d0:	b580      	push	{r7, lr}
 80065d2:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc1);
 80065d4:	480c      	ldr	r0, [pc, #48]	; (8006608 <Get_Adc+0x38>)
 80065d6:	f7fb ff23 	bl	8002420 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1,100);
 80065da:	2164      	movs	r1, #100	; 0x64
 80065dc:	480a      	ldr	r0, [pc, #40]	; (8006608 <Get_Adc+0x38>)
 80065de:	f7fb ffd9 	bl	8002594 <HAL_ADC_PollForConversion>
  if(HAL_IS_BIT_SET(HAL_ADC_GetState(&hadc1),HAL_ADC_STATE_REG_EOC)){
 80065e2:	4809      	ldr	r0, [pc, #36]	; (8006608 <Get_Adc+0x38>)
 80065e4:	f7fc fcac 	bl	8002f40 <HAL_ADC_GetState>
 80065e8:	4603      	mov	r3, r0
 80065ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065f2:	d105      	bne.n	8006600 <Get_Adc+0x30>
       return HAL_ADC_GetValue(&hadc1);
 80065f4:	4804      	ldr	r0, [pc, #16]	; (8006608 <Get_Adc+0x38>)
 80065f6:	f7fc f8a5 	bl	8002744 <HAL_ADC_GetValue>
 80065fa:	4603      	mov	r3, r0
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	e000      	b.n	8006602 <Get_Adc+0x32>
    }
    return 0;
 8006600:	2300      	movs	r3, #0
}
 8006602:	4618      	mov	r0, r3
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	200001fc 	.word	0x200001fc

0800660c <arm_cfft_radix8by2_f32>:
 800660c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006610:	ed2d 8b08 	vpush	{d8-d11}
 8006614:	4607      	mov	r7, r0
 8006616:	4608      	mov	r0, r1
 8006618:	f8b7 c000 	ldrh.w	ip, [r7]
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8006622:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8006626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800662a:	f000 80b0 	beq.w	800678e <arm_cfft_radix8by2_f32+0x182>
 800662e:	008c      	lsls	r4, r1, #2
 8006630:	3410      	adds	r4, #16
 8006632:	f100 0310 	add.w	r3, r0, #16
 8006636:	1906      	adds	r6, r0, r4
 8006638:	3210      	adds	r2, #16
 800663a:	4444      	add	r4, r8
 800663c:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8006640:	f108 0510 	add.w	r5, r8, #16
 8006644:	ed15 2a04 	vldr	s4, [r5, #-16]
 8006648:	ed55 2a03 	vldr	s5, [r5, #-12]
 800664c:	ed54 4a04 	vldr	s9, [r4, #-16]
 8006650:	ed14 4a03 	vldr	s8, [r4, #-12]
 8006654:	ed14 6a02 	vldr	s12, [r4, #-8]
 8006658:	ed54 5a01 	vldr	s11, [r4, #-4]
 800665c:	ed53 3a04 	vldr	s7, [r3, #-16]
 8006660:	ed15 0a02 	vldr	s0, [r5, #-8]
 8006664:	ed55 0a01 	vldr	s1, [r5, #-4]
 8006668:	ed56 6a04 	vldr	s13, [r6, #-16]
 800666c:	ed16 3a03 	vldr	s6, [r6, #-12]
 8006670:	ed13 7a03 	vldr	s14, [r3, #-12]
 8006674:	ed13 5a02 	vldr	s10, [r3, #-8]
 8006678:	ed53 7a01 	vldr	s15, [r3, #-4]
 800667c:	ed16 1a02 	vldr	s2, [r6, #-8]
 8006680:	ed56 1a01 	vldr	s3, [r6, #-4]
 8006684:	ee73 ba82 	vadd.f32	s23, s7, s4
 8006688:	ee37 ba22 	vadd.f32	s22, s14, s5
 800668c:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8006690:	ee33 9a04 	vadd.f32	s18, s6, s8
 8006694:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8006698:	ee75 aa00 	vadd.f32	s21, s10, s0
 800669c:	ee37 aaa0 	vadd.f32	s20, s15, s1
 80066a0:	ee71 8a06 	vadd.f32	s17, s2, s12
 80066a4:	ed43 ba04 	vstr	s23, [r3, #-16]
 80066a8:	ed03 ba03 	vstr	s22, [r3, #-12]
 80066ac:	ed43 aa02 	vstr	s21, [r3, #-8]
 80066b0:	ed03 aa01 	vstr	s20, [r3, #-4]
 80066b4:	ed06 8a01 	vstr	s16, [r6, #-4]
 80066b8:	ed46 9a04 	vstr	s19, [r6, #-16]
 80066bc:	ed06 9a03 	vstr	s18, [r6, #-12]
 80066c0:	ed46 8a02 	vstr	s17, [r6, #-8]
 80066c4:	ee37 7a62 	vsub.f32	s14, s14, s5
 80066c8:	ee74 4ae6 	vsub.f32	s9, s9, s13
 80066cc:	ee34 4a43 	vsub.f32	s8, s8, s6
 80066d0:	ed52 6a03 	vldr	s13, [r2, #-12]
 80066d4:	ed12 3a04 	vldr	s6, [r2, #-16]
 80066d8:	ee73 3ac2 	vsub.f32	s7, s7, s4
 80066dc:	ee27 8a26 	vmul.f32	s16, s14, s13
 80066e0:	ee64 2aa6 	vmul.f32	s5, s9, s13
 80066e4:	ee23 2a83 	vmul.f32	s4, s7, s6
 80066e8:	ee64 4a83 	vmul.f32	s9, s9, s6
 80066ec:	ee63 3aa6 	vmul.f32	s7, s7, s13
 80066f0:	ee27 7a03 	vmul.f32	s14, s14, s6
 80066f4:	ee64 6a26 	vmul.f32	s13, s8, s13
 80066f8:	ee24 4a03 	vmul.f32	s8, s8, s6
 80066fc:	ee37 7a63 	vsub.f32	s14, s14, s7
 8006700:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8006704:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8006708:	ee32 3a08 	vadd.f32	s6, s4, s16
 800670c:	ed05 7a03 	vstr	s14, [r5, #-12]
 8006710:	ed05 3a04 	vstr	s6, [r5, #-16]
 8006714:	ed04 4a04 	vstr	s8, [r4, #-16]
 8006718:	ed44 6a03 	vstr	s13, [r4, #-12]
 800671c:	ed12 7a01 	vldr	s14, [r2, #-4]
 8006720:	ee76 6a41 	vsub.f32	s13, s12, s2
 8006724:	ee35 5a40 	vsub.f32	s10, s10, s0
 8006728:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800672c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8006730:	ed52 5a02 	vldr	s11, [r2, #-8]
 8006734:	ee67 3a87 	vmul.f32	s7, s15, s14
 8006738:	ee66 4a87 	vmul.f32	s9, s13, s14
 800673c:	ee25 4a25 	vmul.f32	s8, s10, s11
 8006740:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006744:	ee25 5a07 	vmul.f32	s10, s10, s14
 8006748:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800674c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8006750:	ee26 6a25 	vmul.f32	s12, s12, s11
 8006754:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8006758:	ee74 5a23 	vadd.f32	s11, s8, s7
 800675c:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8006760:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006764:	3310      	adds	r3, #16
 8006766:	4563      	cmp	r3, ip
 8006768:	ed45 5a02 	vstr	s11, [r5, #-8]
 800676c:	f106 0610 	add.w	r6, r6, #16
 8006770:	ed45 7a01 	vstr	s15, [r5, #-4]
 8006774:	f102 0210 	add.w	r2, r2, #16
 8006778:	ed04 6a02 	vstr	s12, [r4, #-8]
 800677c:	ed04 7a01 	vstr	s14, [r4, #-4]
 8006780:	f105 0510 	add.w	r5, r5, #16
 8006784:	f104 0410 	add.w	r4, r4, #16
 8006788:	f47f af5c 	bne.w	8006644 <arm_cfft_radix8by2_f32+0x38>
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	b28c      	uxth	r4, r1
 8006790:	4621      	mov	r1, r4
 8006792:	2302      	movs	r3, #2
 8006794:	f000 fc1c 	bl	8006fd0 <arm_radix8_butterfly_f32>
 8006798:	ecbd 8b08 	vpop	{d8-d11}
 800679c:	4621      	mov	r1, r4
 800679e:	687a      	ldr	r2, [r7, #4]
 80067a0:	4640      	mov	r0, r8
 80067a2:	2302      	movs	r3, #2
 80067a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80067a8:	f000 bc12 	b.w	8006fd0 <arm_radix8_butterfly_f32>

080067ac <arm_cfft_radix8by4_f32>:
 80067ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067b0:	ed2d 8b0a 	vpush	{d8-d12}
 80067b4:	b08d      	sub	sp, #52	; 0x34
 80067b6:	460d      	mov	r5, r1
 80067b8:	910b      	str	r1, [sp, #44]	; 0x2c
 80067ba:	8801      	ldrh	r1, [r0, #0]
 80067bc:	6842      	ldr	r2, [r0, #4]
 80067be:	900a      	str	r0, [sp, #40]	; 0x28
 80067c0:	0849      	lsrs	r1, r1, #1
 80067c2:	008b      	lsls	r3, r1, #2
 80067c4:	18ee      	adds	r6, r5, r3
 80067c6:	18f0      	adds	r0, r6, r3
 80067c8:	edd0 5a00 	vldr	s11, [r0]
 80067cc:	edd5 7a00 	vldr	s15, [r5]
 80067d0:	ed96 7a00 	vldr	s14, [r6]
 80067d4:	edd0 3a01 	vldr	s7, [r0, #4]
 80067d8:	ed96 4a01 	vldr	s8, [r6, #4]
 80067dc:	ed95 5a01 	vldr	s10, [r5, #4]
 80067e0:	9008      	str	r0, [sp, #32]
 80067e2:	ee37 6aa5 	vadd.f32	s12, s15, s11
 80067e6:	18c7      	adds	r7, r0, r3
 80067e8:	edd7 4a00 	vldr	s9, [r7]
 80067ec:	ed97 3a01 	vldr	s6, [r7, #4]
 80067f0:	9701      	str	r7, [sp, #4]
 80067f2:	ee77 6a06 	vadd.f32	s13, s14, s12
 80067f6:	462c      	mov	r4, r5
 80067f8:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80067fc:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006800:	ee16 ca90 	vmov	ip, s13
 8006804:	f844 cb08 	str.w	ip, [r4], #8
 8006808:	ee75 6a23 	vadd.f32	s13, s10, s7
 800680c:	edd6 5a01 	vldr	s11, [r6, #4]
 8006810:	edd7 2a01 	vldr	s5, [r7, #4]
 8006814:	9404      	str	r4, [sp, #16]
 8006816:	ee35 5a63 	vsub.f32	s10, s10, s7
 800681a:	ee74 3a27 	vadd.f32	s7, s8, s15
 800681e:	ee36 6a47 	vsub.f32	s12, s12, s14
 8006822:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8006826:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800682a:	0849      	lsrs	r1, r1, #1
 800682c:	f102 0e08 	add.w	lr, r2, #8
 8006830:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8006834:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8006838:	9109      	str	r1, [sp, #36]	; 0x24
 800683a:	ee35 4a47 	vsub.f32	s8, s10, s14
 800683e:	f1a1 0902 	sub.w	r9, r1, #2
 8006842:	f8cd e00c 	str.w	lr, [sp, #12]
 8006846:	4631      	mov	r1, r6
 8006848:	ee13 ea90 	vmov	lr, s7
 800684c:	ee36 6a64 	vsub.f32	s12, s12, s9
 8006850:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8006854:	4604      	mov	r4, r0
 8006856:	edc5 5a01 	vstr	s11, [r5, #4]
 800685a:	ee37 7a05 	vadd.f32	s14, s14, s10
 800685e:	f841 eb08 	str.w	lr, [r1], #8
 8006862:	ee34 5a24 	vadd.f32	s10, s8, s9
 8006866:	ee16 ea10 	vmov	lr, s12
 800686a:	ed86 5a01 	vstr	s10, [r6, #4]
 800686e:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006872:	f844 eb08 	str.w	lr, [r4], #8
 8006876:	ee77 7a83 	vadd.f32	s15, s15, s6
 800687a:	edc0 6a01 	vstr	s13, [r0, #4]
 800687e:	9405      	str	r4, [sp, #20]
 8006880:	4604      	mov	r4, r0
 8006882:	ee17 0a90 	vmov	r0, s15
 8006886:	9106      	str	r1, [sp, #24]
 8006888:	ee37 7a64 	vsub.f32	s14, s14, s9
 800688c:	f102 0110 	add.w	r1, r2, #16
 8006890:	46bc      	mov	ip, r7
 8006892:	9100      	str	r1, [sp, #0]
 8006894:	f847 0b08 	str.w	r0, [r7], #8
 8006898:	f102 0118 	add.w	r1, r2, #24
 800689c:	ea5f 0059 	movs.w	r0, r9, lsr #1
 80068a0:	9102      	str	r1, [sp, #8]
 80068a2:	ed8c 7a01 	vstr	s14, [ip, #4]
 80068a6:	9007      	str	r0, [sp, #28]
 80068a8:	f000 8134 	beq.w	8006b14 <arm_cfft_radix8by4_f32+0x368>
 80068ac:	f102 0920 	add.w	r9, r2, #32
 80068b0:	f102 0830 	add.w	r8, r2, #48	; 0x30
 80068b4:	9a01      	ldr	r2, [sp, #4]
 80068b6:	f8dd a000 	ldr.w	sl, [sp]
 80068ba:	3b0c      	subs	r3, #12
 80068bc:	4683      	mov	fp, r0
 80068be:	4463      	add	r3, ip
 80068c0:	f105 0e10 	add.w	lr, r5, #16
 80068c4:	f1a4 010c 	sub.w	r1, r4, #12
 80068c8:	f104 0510 	add.w	r5, r4, #16
 80068cc:	f1a6 0c0c 	sub.w	ip, r6, #12
 80068d0:	f1a2 040c 	sub.w	r4, r2, #12
 80068d4:	f106 0010 	add.w	r0, r6, #16
 80068d8:	3210      	adds	r2, #16
 80068da:	ed1e 5a02 	vldr	s10, [lr, #-8]
 80068de:	ed55 5a02 	vldr	s11, [r5, #-8]
 80068e2:	ed50 7a02 	vldr	s15, [r0, #-8]
 80068e6:	ed52 1a02 	vldr	s3, [r2, #-8]
 80068ea:	ed55 6a01 	vldr	s13, [r5, #-4]
 80068ee:	ed1e 0a01 	vldr	s0, [lr, #-4]
 80068f2:	ed12 1a01 	vldr	s2, [r2, #-4]
 80068f6:	ed10 8a01 	vldr	s16, [r0, #-4]
 80068fa:	ee35 4a25 	vadd.f32	s8, s10, s11
 80068fe:	ee30 6a26 	vadd.f32	s12, s0, s13
 8006902:	ee37 7a84 	vadd.f32	s14, s15, s8
 8006906:	ee30 0a66 	vsub.f32	s0, s0, s13
 800690a:	ee37 7a21 	vadd.f32	s14, s14, s3
 800690e:	ee75 5a65 	vsub.f32	s11, s10, s11
 8006912:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8006916:	ed10 7a01 	vldr	s14, [r0, #-4]
 800691a:	ed52 6a01 	vldr	s13, [r2, #-4]
 800691e:	ee36 7a07 	vadd.f32	s14, s12, s14
 8006922:	ee78 aa25 	vadd.f32	s21, s16, s11
 8006926:	ee37 7a26 	vadd.f32	s14, s14, s13
 800692a:	ee70 3a67 	vsub.f32	s7, s0, s15
 800692e:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8006932:	ed94 7a02 	vldr	s14, [r4, #8]
 8006936:	ed9c 2a02 	vldr	s4, [ip, #8]
 800693a:	ed91 ba02 	vldr	s22, [r1, #8]
 800693e:	edd3 9a02 	vldr	s19, [r3, #8]
 8006942:	edd4 2a01 	vldr	s5, [r4, #4]
 8006946:	ed9c 9a01 	vldr	s18, [ip, #4]
 800694a:	ed93 5a01 	vldr	s10, [r3, #4]
 800694e:	edd1 0a01 	vldr	s1, [r1, #4]
 8006952:	ee72 6a07 	vadd.f32	s13, s4, s14
 8006956:	ee32 2a47 	vsub.f32	s4, s4, s14
 800695a:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800695e:	ee79 4a22 	vadd.f32	s9, s18, s5
 8006962:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8006966:	ee79 2a62 	vsub.f32	s5, s18, s5
 800696a:	ed8c 7a02 	vstr	s14, [ip, #8]
 800696e:	ed91 7a01 	vldr	s14, [r1, #4]
 8006972:	edd3 8a01 	vldr	s17, [r3, #4]
 8006976:	ee34 7a87 	vadd.f32	s14, s9, s14
 800697a:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800697e:	ee37 7a28 	vadd.f32	s14, s14, s17
 8006982:	ee32 9a60 	vsub.f32	s18, s4, s1
 8006986:	ed8c 7a01 	vstr	s14, [ip, #4]
 800698a:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800698e:	ed1a aa02 	vldr	s20, [sl, #-8]
 8006992:	ee73 8a22 	vadd.f32	s17, s6, s5
 8006996:	ee39 9a05 	vadd.f32	s18, s18, s10
 800699a:	ee7a aac1 	vsub.f32	s21, s21, s2
 800699e:	ee73 3aa1 	vadd.f32	s7, s7, s3
 80069a2:	ee2a ca8a 	vmul.f32	s24, s21, s20
 80069a6:	ee69 ba07 	vmul.f32	s23, s18, s14
 80069aa:	ee6a aa87 	vmul.f32	s21, s21, s14
 80069ae:	ee29 9a0a 	vmul.f32	s18, s18, s20
 80069b2:	ee63 ca87 	vmul.f32	s25, s7, s14
 80069b6:	ee63 3a8a 	vmul.f32	s7, s7, s20
 80069ba:	ee28 aa8a 	vmul.f32	s20, s17, s20
 80069be:	ee68 8a87 	vmul.f32	s17, s17, s14
 80069c2:	ee73 3aea 	vsub.f32	s7, s7, s21
 80069c6:	ee78 8a89 	vadd.f32	s17, s17, s18
 80069ca:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 80069ce:	ee3b aaca 	vsub.f32	s20, s23, s20
 80069d2:	ee34 4a67 	vsub.f32	s8, s8, s15
 80069d6:	ee76 6acb 	vsub.f32	s13, s13, s22
 80069da:	ee36 6a48 	vsub.f32	s12, s12, s16
 80069de:	ee74 4ae0 	vsub.f32	s9, s9, s1
 80069e2:	ed00 7a02 	vstr	s14, [r0, #-8]
 80069e6:	ed40 3a01 	vstr	s7, [r0, #-4]
 80069ea:	edc1 8a01 	vstr	s17, [r1, #4]
 80069ee:	ed81 aa02 	vstr	s20, [r1, #8]
 80069f2:	ed59 3a04 	vldr	s7, [r9, #-16]
 80069f6:	ee36 7ae9 	vsub.f32	s14, s13, s19
 80069fa:	ee74 4ac5 	vsub.f32	s9, s9, s10
 80069fe:	ed59 6a03 	vldr	s13, [r9, #-12]
 8006a02:	ee34 4a61 	vsub.f32	s8, s8, s3
 8006a06:	ee36 6a41 	vsub.f32	s12, s12, s2
 8006a0a:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8006a0e:	ee66 9a26 	vmul.f32	s19, s12, s13
 8006a12:	ee24 9a23 	vmul.f32	s18, s8, s7
 8006a16:	ee26 6a23 	vmul.f32	s12, s12, s7
 8006a1a:	ee24 4a26 	vmul.f32	s8, s8, s13
 8006a1e:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006a22:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8006a26:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8006a2a:	ee36 6a44 	vsub.f32	s12, s12, s8
 8006a2e:	ee37 7a64 	vsub.f32	s14, s14, s9
 8006a32:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8006a36:	ee79 3a29 	vadd.f32	s7, s18, s19
 8006a3a:	ee75 6a60 	vsub.f32	s13, s10, s1
 8006a3e:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8006a42:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006a46:	ed45 3a02 	vstr	s7, [r5, #-8]
 8006a4a:	ed05 6a01 	vstr	s12, [r5, #-4]
 8006a4e:	ed84 7a01 	vstr	s14, [r4, #4]
 8006a52:	ed84 4a02 	vstr	s8, [r4, #8]
 8006a56:	ee35 6a81 	vadd.f32	s12, s11, s2
 8006a5a:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8006a5e:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 8006a62:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 8006a66:	ee33 3a62 	vsub.f32	s6, s6, s5
 8006a6a:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8006a6e:	ee67 2a26 	vmul.f32	s5, s14, s13
 8006a72:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8006a76:	ee26 5a25 	vmul.f32	s10, s12, s11
 8006a7a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006a7e:	ee26 6a26 	vmul.f32	s12, s12, s13
 8006a82:	ee27 7a25 	vmul.f32	s14, s14, s11
 8006a86:	ee63 6a26 	vmul.f32	s13, s6, s13
 8006a8a:	ee23 3a25 	vmul.f32	s6, s6, s11
 8006a8e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006a92:	ee75 5a24 	vadd.f32	s11, s10, s9
 8006a96:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8006a9a:	ee36 7a87 	vadd.f32	s14, s13, s14
 8006a9e:	f1bb 0b01 	subs.w	fp, fp, #1
 8006aa2:	ed42 5a02 	vstr	s11, [r2, #-8]
 8006aa6:	ed42 7a01 	vstr	s15, [r2, #-4]
 8006aaa:	f10e 0e08 	add.w	lr, lr, #8
 8006aae:	ed83 3a02 	vstr	s6, [r3, #8]
 8006ab2:	ed83 7a01 	vstr	s14, [r3, #4]
 8006ab6:	f1ac 0c08 	sub.w	ip, ip, #8
 8006aba:	f10a 0a08 	add.w	sl, sl, #8
 8006abe:	f100 0008 	add.w	r0, r0, #8
 8006ac2:	f1a1 0108 	sub.w	r1, r1, #8
 8006ac6:	f109 0910 	add.w	r9, r9, #16
 8006aca:	f105 0508 	add.w	r5, r5, #8
 8006ace:	f1a4 0408 	sub.w	r4, r4, #8
 8006ad2:	f108 0818 	add.w	r8, r8, #24
 8006ad6:	f102 0208 	add.w	r2, r2, #8
 8006ada:	f1a3 0308 	sub.w	r3, r3, #8
 8006ade:	f47f aefc 	bne.w	80068da <arm_cfft_radix8by4_f32+0x12e>
 8006ae2:	9907      	ldr	r1, [sp, #28]
 8006ae4:	9800      	ldr	r0, [sp, #0]
 8006ae6:	00cb      	lsls	r3, r1, #3
 8006ae8:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8006aec:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8006af0:	9100      	str	r1, [sp, #0]
 8006af2:	9904      	ldr	r1, [sp, #16]
 8006af4:	4419      	add	r1, r3
 8006af6:	9104      	str	r1, [sp, #16]
 8006af8:	9903      	ldr	r1, [sp, #12]
 8006afa:	4419      	add	r1, r3
 8006afc:	9103      	str	r1, [sp, #12]
 8006afe:	9906      	ldr	r1, [sp, #24]
 8006b00:	4419      	add	r1, r3
 8006b02:	9106      	str	r1, [sp, #24]
 8006b04:	9905      	ldr	r1, [sp, #20]
 8006b06:	441f      	add	r7, r3
 8006b08:	4419      	add	r1, r3
 8006b0a:	9b02      	ldr	r3, [sp, #8]
 8006b0c:	9105      	str	r1, [sp, #20]
 8006b0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b12:	9302      	str	r3, [sp, #8]
 8006b14:	9904      	ldr	r1, [sp, #16]
 8006b16:	9805      	ldr	r0, [sp, #20]
 8006b18:	ed91 4a00 	vldr	s8, [r1]
 8006b1c:	edd0 6a00 	vldr	s13, [r0]
 8006b20:	9b06      	ldr	r3, [sp, #24]
 8006b22:	ed97 3a00 	vldr	s6, [r7]
 8006b26:	edd3 7a00 	vldr	s15, [r3]
 8006b2a:	edd0 4a01 	vldr	s9, [r0, #4]
 8006b2e:	edd1 3a01 	vldr	s7, [r1, #4]
 8006b32:	ed97 2a01 	vldr	s4, [r7, #4]
 8006b36:	ed93 7a01 	vldr	s14, [r3, #4]
 8006b3a:	9a03      	ldr	r2, [sp, #12]
 8006b3c:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 8006b40:	ee34 6a26 	vadd.f32	s12, s8, s13
 8006b44:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8006b48:	ee37 5a86 	vadd.f32	s10, s15, s12
 8006b4c:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8006b50:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006b54:	ee74 6a66 	vsub.f32	s13, s8, s13
 8006b58:	ed81 5a00 	vstr	s10, [r1]
 8006b5c:	ed93 5a01 	vldr	s10, [r3, #4]
 8006b60:	edd7 4a01 	vldr	s9, [r7, #4]
 8006b64:	ee35 5a85 	vadd.f32	s10, s11, s10
 8006b68:	ee37 4a26 	vadd.f32	s8, s14, s13
 8006b6c:	ee35 5a24 	vadd.f32	s10, s10, s9
 8006b70:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8006b74:	ed81 5a01 	vstr	s10, [r1, #4]
 8006b78:	edd2 1a00 	vldr	s3, [r2]
 8006b7c:	edd2 2a01 	vldr	s5, [r2, #4]
 8006b80:	ee34 5a83 	vadd.f32	s10, s9, s6
 8006b84:	ee34 4a42 	vsub.f32	s8, s8, s4
 8006b88:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006b8c:	ee64 4a21 	vmul.f32	s9, s8, s3
 8006b90:	ee24 4a22 	vmul.f32	s8, s8, s5
 8006b94:	ee65 2a22 	vmul.f32	s5, s10, s5
 8006b98:	ee25 5a21 	vmul.f32	s10, s10, s3
 8006b9c:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8006ba0:	ee35 5a44 	vsub.f32	s10, s10, s8
 8006ba4:	edc3 2a00 	vstr	s5, [r3]
 8006ba8:	ed83 5a01 	vstr	s10, [r3, #4]
 8006bac:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8006bb0:	9b00      	ldr	r3, [sp, #0]
 8006bb2:	ee36 6a43 	vsub.f32	s12, s12, s6
 8006bb6:	ed93 4a01 	vldr	s8, [r3, #4]
 8006bba:	ed93 5a00 	vldr	s10, [r3]
 8006bbe:	9b02      	ldr	r3, [sp, #8]
 8006bc0:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8006bc4:	ee66 4a05 	vmul.f32	s9, s12, s10
 8006bc8:	ee25 5a85 	vmul.f32	s10, s11, s10
 8006bcc:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006bd0:	ee65 5a84 	vmul.f32	s11, s11, s8
 8006bd4:	ee35 6a46 	vsub.f32	s12, s10, s12
 8006bd8:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8006bdc:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8006be0:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006be4:	ed80 6a01 	vstr	s12, [r0, #4]
 8006be8:	edc0 5a00 	vstr	s11, [r0]
 8006bec:	edd3 5a01 	vldr	s11, [r3, #4]
 8006bf0:	edd3 6a00 	vldr	s13, [r3]
 8006bf4:	ee37 7a02 	vadd.f32	s14, s14, s4
 8006bf8:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8006bfc:	ee27 6a26 	vmul.f32	s12, s14, s13
 8006c00:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006c04:	ee27 7a25 	vmul.f32	s14, s14, s11
 8006c08:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006c0c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8006c10:	ee76 7a27 	vadd.f32	s15, s12, s15
 8006c14:	ed87 7a01 	vstr	s14, [r7, #4]
 8006c18:	edc7 7a00 	vstr	s15, [r7]
 8006c1c:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 8006c20:	4621      	mov	r1, r4
 8006c22:	686a      	ldr	r2, [r5, #4]
 8006c24:	2304      	movs	r3, #4
 8006c26:	f000 f9d3 	bl	8006fd0 <arm_radix8_butterfly_f32>
 8006c2a:	4630      	mov	r0, r6
 8006c2c:	4621      	mov	r1, r4
 8006c2e:	686a      	ldr	r2, [r5, #4]
 8006c30:	2304      	movs	r3, #4
 8006c32:	f000 f9cd 	bl	8006fd0 <arm_radix8_butterfly_f32>
 8006c36:	9808      	ldr	r0, [sp, #32]
 8006c38:	686a      	ldr	r2, [r5, #4]
 8006c3a:	4621      	mov	r1, r4
 8006c3c:	2304      	movs	r3, #4
 8006c3e:	f000 f9c7 	bl	8006fd0 <arm_radix8_butterfly_f32>
 8006c42:	686a      	ldr	r2, [r5, #4]
 8006c44:	9801      	ldr	r0, [sp, #4]
 8006c46:	4621      	mov	r1, r4
 8006c48:	2304      	movs	r3, #4
 8006c4a:	b00d      	add	sp, #52	; 0x34
 8006c4c:	ecbd 8b0a 	vpop	{d8-d12}
 8006c50:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c54:	f000 b9bc 	b.w	8006fd0 <arm_radix8_butterfly_f32>

08006c58 <arm_cfft_f32>:
 8006c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c5c:	2a01      	cmp	r2, #1
 8006c5e:	4606      	mov	r6, r0
 8006c60:	4617      	mov	r7, r2
 8006c62:	460c      	mov	r4, r1
 8006c64:	4698      	mov	r8, r3
 8006c66:	8805      	ldrh	r5, [r0, #0]
 8006c68:	d056      	beq.n	8006d18 <arm_cfft_f32+0xc0>
 8006c6a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8006c6e:	d063      	beq.n	8006d38 <arm_cfft_f32+0xe0>
 8006c70:	d916      	bls.n	8006ca0 <arm_cfft_f32+0x48>
 8006c72:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8006c76:	d01a      	beq.n	8006cae <arm_cfft_f32+0x56>
 8006c78:	d947      	bls.n	8006d0a <arm_cfft_f32+0xb2>
 8006c7a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8006c7e:	d05b      	beq.n	8006d38 <arm_cfft_f32+0xe0>
 8006c80:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8006c84:	d105      	bne.n	8006c92 <arm_cfft_f32+0x3a>
 8006c86:	2301      	movs	r3, #1
 8006c88:	6872      	ldr	r2, [r6, #4]
 8006c8a:	4629      	mov	r1, r5
 8006c8c:	4620      	mov	r0, r4
 8006c8e:	f000 f99f 	bl	8006fd0 <arm_radix8_butterfly_f32>
 8006c92:	f1b8 0f00 	cmp.w	r8, #0
 8006c96:	d111      	bne.n	8006cbc <arm_cfft_f32+0x64>
 8006c98:	2f01      	cmp	r7, #1
 8006c9a:	d016      	beq.n	8006cca <arm_cfft_f32+0x72>
 8006c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ca0:	2d20      	cmp	r5, #32
 8006ca2:	d049      	beq.n	8006d38 <arm_cfft_f32+0xe0>
 8006ca4:	d935      	bls.n	8006d12 <arm_cfft_f32+0xba>
 8006ca6:	2d40      	cmp	r5, #64	; 0x40
 8006ca8:	d0ed      	beq.n	8006c86 <arm_cfft_f32+0x2e>
 8006caa:	2d80      	cmp	r5, #128	; 0x80
 8006cac:	d1f1      	bne.n	8006c92 <arm_cfft_f32+0x3a>
 8006cae:	4621      	mov	r1, r4
 8006cb0:	4630      	mov	r0, r6
 8006cb2:	f7ff fcab 	bl	800660c <arm_cfft_radix8by2_f32>
 8006cb6:	f1b8 0f00 	cmp.w	r8, #0
 8006cba:	d0ed      	beq.n	8006c98 <arm_cfft_f32+0x40>
 8006cbc:	68b2      	ldr	r2, [r6, #8]
 8006cbe:	89b1      	ldrh	r1, [r6, #12]
 8006cc0:	4620      	mov	r0, r4
 8006cc2:	f000 f841 	bl	8006d48 <arm_bitreversal_32>
 8006cc6:	2f01      	cmp	r7, #1
 8006cc8:	d1e8      	bne.n	8006c9c <arm_cfft_f32+0x44>
 8006cca:	ee07 5a90 	vmov	s15, r5
 8006cce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cd2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006cd6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006cda:	2d00      	cmp	r5, #0
 8006cdc:	d0de      	beq.n	8006c9c <arm_cfft_f32+0x44>
 8006cde:	f104 0108 	add.w	r1, r4, #8
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	3301      	adds	r3, #1
 8006ce6:	429d      	cmp	r5, r3
 8006ce8:	f101 0108 	add.w	r1, r1, #8
 8006cec:	ed11 7a04 	vldr	s14, [r1, #-16]
 8006cf0:	ed51 7a03 	vldr	s15, [r1, #-12]
 8006cf4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8006cf8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8006cfc:	ed01 7a04 	vstr	s14, [r1, #-16]
 8006d00:	ed41 7a03 	vstr	s15, [r1, #-12]
 8006d04:	d1ee      	bne.n	8006ce4 <arm_cfft_f32+0x8c>
 8006d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d0a:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8006d0e:	d0ba      	beq.n	8006c86 <arm_cfft_f32+0x2e>
 8006d10:	e7bf      	b.n	8006c92 <arm_cfft_f32+0x3a>
 8006d12:	2d10      	cmp	r5, #16
 8006d14:	d0cb      	beq.n	8006cae <arm_cfft_f32+0x56>
 8006d16:	e7bc      	b.n	8006c92 <arm_cfft_f32+0x3a>
 8006d18:	b19d      	cbz	r5, 8006d42 <arm_cfft_f32+0xea>
 8006d1a:	f101 030c 	add.w	r3, r1, #12
 8006d1e:	2200      	movs	r2, #0
 8006d20:	ed53 7a02 	vldr	s15, [r3, #-8]
 8006d24:	3201      	adds	r2, #1
 8006d26:	eef1 7a67 	vneg.f32	s15, s15
 8006d2a:	4295      	cmp	r5, r2
 8006d2c:	ed43 7a02 	vstr	s15, [r3, #-8]
 8006d30:	f103 0308 	add.w	r3, r3, #8
 8006d34:	d1f4      	bne.n	8006d20 <arm_cfft_f32+0xc8>
 8006d36:	e798      	b.n	8006c6a <arm_cfft_f32+0x12>
 8006d38:	4621      	mov	r1, r4
 8006d3a:	4630      	mov	r0, r6
 8006d3c:	f7ff fd36 	bl	80067ac <arm_cfft_radix8by4_f32>
 8006d40:	e7a7      	b.n	8006c92 <arm_cfft_f32+0x3a>
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d0aa      	beq.n	8006c9c <arm_cfft_f32+0x44>
 8006d46:	e7b9      	b.n	8006cbc <arm_cfft_f32+0x64>

08006d48 <arm_bitreversal_32>:
 8006d48:	b1e9      	cbz	r1, 8006d86 <arm_bitreversal_32+0x3e>
 8006d4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d4c:	2500      	movs	r5, #0
 8006d4e:	f102 0e02 	add.w	lr, r2, #2
 8006d52:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8006d56:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8006d5a:	08a4      	lsrs	r4, r4, #2
 8006d5c:	089b      	lsrs	r3, r3, #2
 8006d5e:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8006d62:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8006d66:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8006d6a:	00a6      	lsls	r6, r4, #2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8006d72:	3304      	adds	r3, #4
 8006d74:	1d34      	adds	r4, r6, #4
 8006d76:	3502      	adds	r5, #2
 8006d78:	58c6      	ldr	r6, [r0, r3]
 8006d7a:	5907      	ldr	r7, [r0, r4]
 8006d7c:	50c7      	str	r7, [r0, r3]
 8006d7e:	428d      	cmp	r5, r1
 8006d80:	5106      	str	r6, [r0, r4]
 8006d82:	d3e6      	bcc.n	8006d52 <arm_bitreversal_32+0xa>
 8006d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d86:	4770      	bx	lr

08006d88 <arm_cmplx_mag_f32>:
 8006d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d8c:	ed2d 8b02 	vpush	{d8}
 8006d90:	0897      	lsrs	r7, r2, #2
 8006d92:	b084      	sub	sp, #16
 8006d94:	d077      	beq.n	8006e86 <arm_cmplx_mag_f32+0xfe>
 8006d96:	f04f 0800 	mov.w	r8, #0
 8006d9a:	f100 0420 	add.w	r4, r0, #32
 8006d9e:	f101 0510 	add.w	r5, r1, #16
 8006da2:	463e      	mov	r6, r7
 8006da4:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 8006da8:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 8006dac:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006db0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006db4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006db8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dc0:	f2c0 80c5 	blt.w	8006f4e <arm_cmplx_mag_f32+0x1c6>
 8006dc4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dcc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006dd0:	f100 80cb 	bmi.w	8006f6a <arm_cmplx_mag_f32+0x1e2>
 8006dd4:	ed05 8a04 	vstr	s16, [r5, #-16]
 8006dd8:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 8006ddc:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 8006de0:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006de4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006de8:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006dec:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006df4:	f2c0 80a8 	blt.w	8006f48 <arm_cmplx_mag_f32+0x1c0>
 8006df8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e00:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006e04:	f100 80a8 	bmi.w	8006f58 <arm_cmplx_mag_f32+0x1d0>
 8006e08:	ed05 8a03 	vstr	s16, [r5, #-12]
 8006e0c:	ed14 0a04 	vldr	s0, [r4, #-16]
 8006e10:	ed54 7a03 	vldr	s15, [r4, #-12]
 8006e14:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006e18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006e1c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006e20:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006e24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e28:	f2c0 808b 	blt.w	8006f42 <arm_cmplx_mag_f32+0x1ba>
 8006e2c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e34:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006e38:	f100 80a9 	bmi.w	8006f8e <arm_cmplx_mag_f32+0x206>
 8006e3c:	ed05 8a02 	vstr	s16, [r5, #-8]
 8006e40:	ed14 0a02 	vldr	s0, [r4, #-8]
 8006e44:	ed54 7a01 	vldr	s15, [r4, #-4]
 8006e48:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006e4c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006e50:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006e54:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006e58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e5c:	db6e      	blt.n	8006f3c <arm_cmplx_mag_f32+0x1b4>
 8006e5e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e66:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006e6a:	f100 8087 	bmi.w	8006f7c <arm_cmplx_mag_f32+0x1f4>
 8006e6e:	ed05 8a01 	vstr	s16, [r5, #-4]
 8006e72:	3e01      	subs	r6, #1
 8006e74:	f104 0420 	add.w	r4, r4, #32
 8006e78:	f105 0510 	add.w	r5, r5, #16
 8006e7c:	d192      	bne.n	8006da4 <arm_cmplx_mag_f32+0x1c>
 8006e7e:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8006e82:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8006e86:	f012 0203 	ands.w	r2, r2, #3
 8006e8a:	d052      	beq.n	8006f32 <arm_cmplx_mag_f32+0x1aa>
 8006e8c:	ed90 0a00 	vldr	s0, [r0]
 8006e90:	edd0 7a01 	vldr	s15, [r0, #4]
 8006e94:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006e98:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006ea2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eaa:	bfb8      	it	lt
 8006eac:	600b      	strlt	r3, [r1, #0]
 8006eae:	db08      	blt.n	8006ec2 <arm_cmplx_mag_f32+0x13a>
 8006eb0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006eb8:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006ebc:	d479      	bmi.n	8006fb2 <arm_cmplx_mag_f32+0x22a>
 8006ebe:	ed81 8a00 	vstr	s16, [r1]
 8006ec2:	3a01      	subs	r2, #1
 8006ec4:	d035      	beq.n	8006f32 <arm_cmplx_mag_f32+0x1aa>
 8006ec6:	ed90 0a02 	vldr	s0, [r0, #8]
 8006eca:	edd0 7a03 	vldr	s15, [r0, #12]
 8006ece:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006ed2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006edc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006ee0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ee4:	bfb8      	it	lt
 8006ee6:	604b      	strlt	r3, [r1, #4]
 8006ee8:	db08      	blt.n	8006efc <arm_cmplx_mag_f32+0x174>
 8006eea:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ef2:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006ef6:	d453      	bmi.n	8006fa0 <arm_cmplx_mag_f32+0x218>
 8006ef8:	ed81 8a01 	vstr	s16, [r1, #4]
 8006efc:	2a01      	cmp	r2, #1
 8006efe:	d018      	beq.n	8006f32 <arm_cmplx_mag_f32+0x1aa>
 8006f00:	ed90 0a04 	vldr	s0, [r0, #16]
 8006f04:	edd0 7a05 	vldr	s15, [r0, #20]
 8006f08:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006f0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006f10:	2300      	movs	r3, #0
 8006f12:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006f16:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006f1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f1e:	db19      	blt.n	8006f54 <arm_cmplx_mag_f32+0x1cc>
 8006f20:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006f24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f28:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006f2c:	d44a      	bmi.n	8006fc4 <arm_cmplx_mag_f32+0x23c>
 8006f2e:	ed81 8a02 	vstr	s16, [r1, #8]
 8006f32:	b004      	add	sp, #16
 8006f34:	ecbd 8b02 	vpop	{d8}
 8006f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f3c:	f845 8c04 	str.w	r8, [r5, #-4]
 8006f40:	e797      	b.n	8006e72 <arm_cmplx_mag_f32+0xea>
 8006f42:	f845 8c08 	str.w	r8, [r5, #-8]
 8006f46:	e77b      	b.n	8006e40 <arm_cmplx_mag_f32+0xb8>
 8006f48:	f845 8c0c 	str.w	r8, [r5, #-12]
 8006f4c:	e75e      	b.n	8006e0c <arm_cmplx_mag_f32+0x84>
 8006f4e:	f845 8c10 	str.w	r8, [r5, #-16]
 8006f52:	e741      	b.n	8006dd8 <arm_cmplx_mag_f32+0x50>
 8006f54:	608b      	str	r3, [r1, #8]
 8006f56:	e7ec      	b.n	8006f32 <arm_cmplx_mag_f32+0x1aa>
 8006f58:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006f5c:	9001      	str	r0, [sp, #4]
 8006f5e:	f004 ffb3 	bl	800bec8 <sqrtf>
 8006f62:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006f66:	9801      	ldr	r0, [sp, #4]
 8006f68:	e74e      	b.n	8006e08 <arm_cmplx_mag_f32+0x80>
 8006f6a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006f6e:	9001      	str	r0, [sp, #4]
 8006f70:	f004 ffaa 	bl	800bec8 <sqrtf>
 8006f74:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006f78:	9801      	ldr	r0, [sp, #4]
 8006f7a:	e72b      	b.n	8006dd4 <arm_cmplx_mag_f32+0x4c>
 8006f7c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006f80:	9001      	str	r0, [sp, #4]
 8006f82:	f004 ffa1 	bl	800bec8 <sqrtf>
 8006f86:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006f8a:	9801      	ldr	r0, [sp, #4]
 8006f8c:	e76f      	b.n	8006e6e <arm_cmplx_mag_f32+0xe6>
 8006f8e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006f92:	9001      	str	r0, [sp, #4]
 8006f94:	f004 ff98 	bl	800bec8 <sqrtf>
 8006f98:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006f9c:	9801      	ldr	r0, [sp, #4]
 8006f9e:	e74d      	b.n	8006e3c <arm_cmplx_mag_f32+0xb4>
 8006fa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fa4:	9201      	str	r2, [sp, #4]
 8006fa6:	f004 ff8f 	bl	800bec8 <sqrtf>
 8006faa:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8006fae:	9903      	ldr	r1, [sp, #12]
 8006fb0:	e7a2      	b.n	8006ef8 <arm_cmplx_mag_f32+0x170>
 8006fb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fb6:	9201      	str	r2, [sp, #4]
 8006fb8:	f004 ff86 	bl	800bec8 <sqrtf>
 8006fbc:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 8006fc0:	9903      	ldr	r1, [sp, #12]
 8006fc2:	e77c      	b.n	8006ebe <arm_cmplx_mag_f32+0x136>
 8006fc4:	9101      	str	r1, [sp, #4]
 8006fc6:	f004 ff7f 	bl	800bec8 <sqrtf>
 8006fca:	9901      	ldr	r1, [sp, #4]
 8006fcc:	e7af      	b.n	8006f2e <arm_cmplx_mag_f32+0x1a6>
 8006fce:	bf00      	nop

08006fd0 <arm_radix8_butterfly_f32>:
 8006fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fd4:	ed2d 8b10 	vpush	{d8-d15}
 8006fd8:	b095      	sub	sp, #84	; 0x54
 8006fda:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 8006fde:	4603      	mov	r3, r0
 8006fe0:	3304      	adds	r3, #4
 8006fe2:	ed9f bab9 	vldr	s22, [pc, #740]	; 80072c8 <arm_radix8_butterfly_f32+0x2f8>
 8006fe6:	9012      	str	r0, [sp, #72]	; 0x48
 8006fe8:	468b      	mov	fp, r1
 8006fea:	9313      	str	r3, [sp, #76]	; 0x4c
 8006fec:	4689      	mov	r9, r1
 8006fee:	ea4f 06db 	mov.w	r6, fp, lsr #3
 8006ff2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ff4:	960f      	str	r6, [sp, #60]	; 0x3c
 8006ff6:	ea4f 1846 	mov.w	r8, r6, lsl #5
 8006ffa:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 8006ffe:	eb03 0508 	add.w	r5, r3, r8
 8007002:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 8007006:	eb05 040e 	add.w	r4, r5, lr
 800700a:	0137      	lsls	r7, r6, #4
 800700c:	eba6 030a 	sub.w	r3, r6, sl
 8007010:	eb04 000e 	add.w	r0, r4, lr
 8007014:	44b2      	add	sl, r6
 8007016:	1d3a      	adds	r2, r7, #4
 8007018:	9702      	str	r7, [sp, #8]
 800701a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800701e:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 8007022:	ebae 0c06 	sub.w	ip, lr, r6
 8007026:	9703      	str	r7, [sp, #12]
 8007028:	eb03 0708 	add.w	r7, r3, r8
 800702c:	9701      	str	r7, [sp, #4]
 800702e:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 8007032:	9706      	str	r7, [sp, #24]
 8007034:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8007036:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800703a:	f10e 0104 	add.w	r1, lr, #4
 800703e:	4439      	add	r1, r7
 8007040:	443a      	add	r2, r7
 8007042:	0137      	lsls	r7, r6, #4
 8007044:	00f6      	lsls	r6, r6, #3
 8007046:	9704      	str	r7, [sp, #16]
 8007048:	9605      	str	r6, [sp, #20]
 800704a:	9f01      	ldr	r7, [sp, #4]
 800704c:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800704e:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8007052:	f04f 0c00 	mov.w	ip, #0
 8007056:	edd4 6a00 	vldr	s13, [r4]
 800705a:	edd7 1a00 	vldr	s3, [r7]
 800705e:	ed16 aa01 	vldr	s20, [r6, #-4]
 8007062:	edd5 5a00 	vldr	s11, [r5]
 8007066:	ed52 9a01 	vldr	s19, [r2, #-4]
 800706a:	ed90 6a00 	vldr	s12, [r0]
 800706e:	ed51 7a01 	vldr	s15, [r1, #-4]
 8007072:	ed93 3a00 	vldr	s6, [r3]
 8007076:	ee39 0a86 	vadd.f32	s0, s19, s12
 800707a:	ee33 2a21 	vadd.f32	s4, s6, s3
 800707e:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8007082:	ee7a 4a25 	vadd.f32	s9, s20, s11
 8007086:	ee35 7a02 	vadd.f32	s14, s10, s4
 800708a:	ee34 4a80 	vadd.f32	s8, s9, s0
 800708e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007092:	ee74 6a07 	vadd.f32	s13, s8, s14
 8007096:	ee34 4a47 	vsub.f32	s8, s8, s14
 800709a:	ed46 6a01 	vstr	s13, [r6, #-4]
 800709e:	ed85 4a00 	vstr	s8, [r5]
 80070a2:	edd1 6a00 	vldr	s13, [r1]
 80070a6:	ed94 9a01 	vldr	s18, [r4, #4]
 80070aa:	edd3 2a01 	vldr	s5, [r3, #4]
 80070ae:	edd7 8a01 	vldr	s17, [r7, #4]
 80070b2:	edd6 0a00 	vldr	s1, [r6]
 80070b6:	edd5 3a01 	vldr	s7, [r5, #4]
 80070ba:	ed90 8a01 	vldr	s16, [r0, #4]
 80070be:	ed92 7a00 	vldr	s14, [r2]
 80070c2:	ee33 3a61 	vsub.f32	s6, s6, s3
 80070c6:	ee36 4ac9 	vsub.f32	s8, s13, s18
 80070ca:	ee72 aae8 	vsub.f32	s21, s5, s17
 80070ce:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80070d2:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80070d6:	ee77 7a83 	vadd.f32	s15, s15, s6
 80070da:	ee34 4a6a 	vsub.f32	s8, s8, s21
 80070de:	ee30 3aa3 	vadd.f32	s6, s1, s7
 80070e2:	ee39 6ac6 	vsub.f32	s12, s19, s12
 80070e6:	ee70 3ae3 	vsub.f32	s7, s1, s7
 80070ea:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80070ee:	ee77 0a08 	vadd.f32	s1, s14, s16
 80070f2:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80070f6:	ee37 7a48 	vsub.f32	s14, s14, s16
 80070fa:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80070fe:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8007102:	ee76 6a89 	vadd.f32	s13, s13, s18
 8007106:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800710a:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800710e:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8007112:	ee35 5a42 	vsub.f32	s10, s10, s4
 8007116:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800711a:	ee33 2a20 	vadd.f32	s4, s6, s1
 800711e:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8007122:	ee33 3a60 	vsub.f32	s6, s6, s1
 8007126:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800712a:	ee77 0a01 	vadd.f32	s1, s14, s2
 800712e:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8007132:	ee37 7a41 	vsub.f32	s14, s14, s2
 8007136:	ee73 1a84 	vadd.f32	s3, s7, s8
 800713a:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800713e:	ee76 3a27 	vadd.f32	s7, s12, s15
 8007142:	ee76 7a67 	vsub.f32	s15, s12, s15
 8007146:	ee32 8a00 	vadd.f32	s16, s4, s0
 800714a:	ee33 1a45 	vsub.f32	s2, s6, s10
 800714e:	ee32 2a40 	vsub.f32	s4, s4, s0
 8007152:	ee35 5a03 	vadd.f32	s10, s10, s6
 8007156:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800715a:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800715e:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8007162:	ee34 6a67 	vsub.f32	s12, s8, s15
 8007166:	ee75 4a87 	vadd.f32	s9, s11, s14
 800716a:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800716e:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8007172:	ee77 7a84 	vadd.f32	s15, s15, s8
 8007176:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800717a:	44dc      	add	ip, fp
 800717c:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8007180:	45e1      	cmp	r9, ip
 8007182:	ed86 8a00 	vstr	s16, [r6]
 8007186:	ed85 2a01 	vstr	s4, [r5, #4]
 800718a:	4456      	add	r6, sl
 800718c:	ed02 0a01 	vstr	s0, [r2, #-4]
 8007190:	4455      	add	r5, sl
 8007192:	edc0 6a00 	vstr	s13, [r0]
 8007196:	ed82 1a00 	vstr	s2, [r2]
 800719a:	ed80 5a01 	vstr	s10, [r0, #4]
 800719e:	4452      	add	r2, sl
 80071a0:	ed01 3a01 	vstr	s6, [r1, #-4]
 80071a4:	4450      	add	r0, sl
 80071a6:	edc7 2a00 	vstr	s5, [r7]
 80071aa:	edc4 4a00 	vstr	s9, [r4]
 80071ae:	ed83 7a00 	vstr	s14, [r3]
 80071b2:	edc1 5a00 	vstr	s11, [r1]
 80071b6:	edc7 3a01 	vstr	s7, [r7, #4]
 80071ba:	4451      	add	r1, sl
 80071bc:	ed84 6a01 	vstr	s12, [r4, #4]
 80071c0:	4457      	add	r7, sl
 80071c2:	edc3 7a01 	vstr	s15, [r3, #4]
 80071c6:	4454      	add	r4, sl
 80071c8:	4453      	add	r3, sl
 80071ca:	f63f af44 	bhi.w	8007056 <arm_radix8_butterfly_f32+0x86>
 80071ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071d0:	2b07      	cmp	r3, #7
 80071d2:	f240 81b7 	bls.w	8007544 <arm_radix8_butterfly_f32+0x574>
 80071d6:	9b06      	ldr	r3, [sp, #24]
 80071d8:	9903      	ldr	r1, [sp, #12]
 80071da:	9812      	ldr	r0, [sp, #72]	; 0x48
 80071dc:	9e05      	ldr	r6, [sp, #20]
 80071de:	9a04      	ldr	r2, [sp, #16]
 80071e0:	f103 0c08 	add.w	ip, r3, #8
 80071e4:	9b02      	ldr	r3, [sp, #8]
 80071e6:	3108      	adds	r1, #8
 80071e8:	f108 0808 	add.w	r8, r8, #8
 80071ec:	1841      	adds	r1, r0, r1
 80071ee:	3608      	adds	r6, #8
 80071f0:	330c      	adds	r3, #12
 80071f2:	4604      	mov	r4, r0
 80071f4:	4444      	add	r4, r8
 80071f6:	18c3      	adds	r3, r0, r3
 80071f8:	9109      	str	r1, [sp, #36]	; 0x24
 80071fa:	1981      	adds	r1, r0, r6
 80071fc:	f10e 0e08 	add.w	lr, lr, #8
 8007200:	3208      	adds	r2, #8
 8007202:	940b      	str	r4, [sp, #44]	; 0x2c
 8007204:	9107      	str	r1, [sp, #28]
 8007206:	4604      	mov	r4, r0
 8007208:	4601      	mov	r1, r0
 800720a:	9304      	str	r3, [sp, #16]
 800720c:	f100 030c 	add.w	r3, r0, #12
 8007210:	4474      	add	r4, lr
 8007212:	f04f 0801 	mov.w	r8, #1
 8007216:	1882      	adds	r2, r0, r2
 8007218:	4461      	add	r1, ip
 800721a:	9305      	str	r3, [sp, #20]
 800721c:	464b      	mov	r3, r9
 800721e:	940a      	str	r4, [sp, #40]	; 0x28
 8007220:	46c1      	mov	r9, r8
 8007222:	9208      	str	r2, [sp, #32]
 8007224:	46d8      	mov	r8, fp
 8007226:	9106      	str	r1, [sp, #24]
 8007228:	f04f 0e00 	mov.w	lr, #0
 800722c:	469b      	mov	fp, r3
 800722e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007230:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007232:	449e      	add	lr, r3
 8007234:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 8007238:	441a      	add	r2, r3
 800723a:	920e      	str	r2, [sp, #56]	; 0x38
 800723c:	441a      	add	r2, r3
 800723e:	18d4      	adds	r4, r2, r3
 8007240:	18e5      	adds	r5, r4, r3
 8007242:	18ee      	adds	r6, r5, r3
 8007244:	18f7      	adds	r7, r6, r3
 8007246:	eb07 0c03 	add.w	ip, r7, r3
 800724a:	920d      	str	r2, [sp, #52]	; 0x34
 800724c:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8007250:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8007254:	910c      	str	r1, [sp, #48]	; 0x30
 8007256:	4419      	add	r1, r3
 8007258:	9103      	str	r1, [sp, #12]
 800725a:	4419      	add	r1, r3
 800725c:	18ca      	adds	r2, r1, r3
 800725e:	9202      	str	r2, [sp, #8]
 8007260:	441a      	add	r2, r3
 8007262:	18d0      	adds	r0, r2, r3
 8007264:	ed92 ea01 	vldr	s28, [r2, #4]
 8007268:	9a02      	ldr	r2, [sp, #8]
 800726a:	edd4 7a00 	vldr	s15, [r4]
 800726e:	edd2 da01 	vldr	s27, [r2, #4]
 8007272:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007274:	ed91 da01 	vldr	s26, [r1, #4]
 8007278:	ed92 ca01 	vldr	s24, [r2, #4]
 800727c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800727e:	9903      	ldr	r1, [sp, #12]
 8007280:	edcd 7a03 	vstr	s15, [sp, #12]
 8007284:	edd2 7a00 	vldr	s15, [r2]
 8007288:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800728a:	edcd 7a02 	vstr	s15, [sp, #8]
 800728e:	edd2 7a00 	vldr	s15, [r2]
 8007292:	edd0 ea01 	vldr	s29, [r0, #4]
 8007296:	edd1 ca01 	vldr	s25, [r1, #4]
 800729a:	eddc ba00 	vldr	s23, [ip]
 800729e:	edd7 aa00 	vldr	s21, [r7]
 80072a2:	ed96 aa00 	vldr	s20, [r6]
 80072a6:	edd5 9a00 	vldr	s19, [r5]
 80072aa:	edcd 7a01 	vstr	s15, [sp, #4]
 80072ae:	4403      	add	r3, r0
 80072b0:	ed93 fa01 	vldr	s30, [r3, #4]
 80072b4:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 80072b8:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 80072bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80072c0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80072c4:	46cc      	mov	ip, r9
 80072c6:	e001      	b.n	80072cc <arm_radix8_butterfly_f32+0x2fc>
 80072c8:	3f3504f3 	.word	0x3f3504f3
 80072cc:	ed91 6a00 	vldr	s12, [r1]
 80072d0:	ed93 5a00 	vldr	s10, [r3]
 80072d4:	edd0 fa00 	vldr	s31, [r0]
 80072d8:	edd4 7a00 	vldr	s15, [r4]
 80072dc:	ed95 7a00 	vldr	s14, [r5]
 80072e0:	ed56 3a01 	vldr	s7, [r6, #-4]
 80072e4:	ed17 3a01 	vldr	s6, [r7, #-4]
 80072e8:	ed92 2a00 	vldr	s4, [r2]
 80072ec:	ed96 0a00 	vldr	s0, [r6]
 80072f0:	ee33 8a85 	vadd.f32	s16, s7, s10
 80072f4:	ee32 1a06 	vadd.f32	s2, s4, s12
 80072f8:	ee33 4a2f 	vadd.f32	s8, s6, s31
 80072fc:	ee77 4a87 	vadd.f32	s9, s15, s14
 8007300:	ee78 1a04 	vadd.f32	s3, s16, s8
 8007304:	ee71 6a24 	vadd.f32	s13, s2, s9
 8007308:	ee32 2a46 	vsub.f32	s4, s4, s12
 800730c:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8007310:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007314:	ed06 6a01 	vstr	s12, [r6, #-4]
 8007318:	edd4 8a01 	vldr	s17, [r4, #4]
 800731c:	ed92 9a01 	vldr	s18, [r2, #4]
 8007320:	edd7 0a00 	vldr	s1, [r7]
 8007324:	edd1 2a01 	vldr	s5, [r1, #4]
 8007328:	ed95 7a01 	vldr	s14, [r5, #4]
 800732c:	ed93 6a01 	vldr	s12, [r3, #4]
 8007330:	edd0 5a01 	vldr	s11, [r0, #4]
 8007334:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8007338:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800733c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8007340:	ee78 fac7 	vsub.f32	s31, s17, s14
 8007344:	ee38 4a44 	vsub.f32	s8, s16, s8
 8007348:	ee38 7a87 	vadd.f32	s14, s17, s14
 800734c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8007350:	ee79 2a22 	vadd.f32	s5, s18, s5
 8007354:	ee32 9a27 	vadd.f32	s18, s4, s15
 8007358:	ee72 7a67 	vsub.f32	s15, s4, s15
 800735c:	ee30 2a06 	vadd.f32	s4, s0, s12
 8007360:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8007364:	ee71 4a64 	vsub.f32	s9, s2, s9
 8007368:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800736c:	ee32 1a08 	vadd.f32	s2, s4, s16
 8007370:	ee72 fa87 	vadd.f32	s31, s5, s14
 8007374:	ee32 2a48 	vsub.f32	s4, s4, s16
 8007378:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800737c:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8007380:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8007384:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8007388:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800738c:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8007390:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8007394:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8007398:	ee30 6a46 	vsub.f32	s12, s0, s12
 800739c:	ee74 0a22 	vadd.f32	s1, s8, s5
 80073a0:	ee36 0a28 	vadd.f32	s0, s12, s17
 80073a4:	ee74 2a62 	vsub.f32	s5, s8, s5
 80073a8:	ee36 6a68 	vsub.f32	s12, s12, s17
 80073ac:	ee32 4a64 	vsub.f32	s8, s4, s9
 80073b0:	ee73 8a09 	vadd.f32	s17, s6, s18
 80073b4:	ee74 4a82 	vadd.f32	s9, s9, s4
 80073b8:	ee33 9a49 	vsub.f32	s18, s6, s18
 80073bc:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 80073c0:	ee35 3a85 	vadd.f32	s6, s11, s10
 80073c4:	ee75 5ac5 	vsub.f32	s11, s11, s10
 80073c8:	ee33 5aa7 	vadd.f32	s10, s7, s15
 80073cc:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80073d0:	ee69 3aa6 	vmul.f32	s7, s19, s13
 80073d4:	ee30 7a68 	vsub.f32	s14, s0, s17
 80073d8:	ee35 8a03 	vadd.f32	s16, s10, s6
 80073dc:	ee38 0a80 	vadd.f32	s0, s17, s0
 80073e0:	ee73 3a82 	vadd.f32	s7, s7, s4
 80073e4:	ee69 8aa1 	vmul.f32	s17, s19, s3
 80073e8:	ed9d 2a01 	vldr	s4, [sp, #4]
 80073ec:	eddd 1a02 	vldr	s3, [sp, #8]
 80073f0:	ee35 5a43 	vsub.f32	s10, s10, s6
 80073f4:	ee71 fa2f 	vadd.f32	s31, s2, s31
 80073f8:	ee37 3aa5 	vadd.f32	s6, s15, s11
 80073fc:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8007400:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8007404:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8007408:	ee76 5a49 	vsub.f32	s11, s12, s18
 800740c:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8007410:	ee39 6a06 	vadd.f32	s12, s18, s12
 8007414:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8007418:	ee21 4a84 	vmul.f32	s8, s3, s8
 800741c:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8007420:	ee22 7a07 	vmul.f32	s14, s4, s14
 8007424:	ee22 2a08 	vmul.f32	s4, s4, s16
 8007428:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800742c:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8007430:	ee31 1a09 	vadd.f32	s2, s2, s18
 8007434:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8007438:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800743c:	ee74 0a60 	vsub.f32	s1, s8, s1
 8007440:	ee37 7a48 	vsub.f32	s14, s14, s16
 8007444:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8007448:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800744c:	ee72 1a21 	vadd.f32	s3, s4, s3
 8007450:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8007454:	ee38 2a89 	vadd.f32	s4, s17, s18
 8007458:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800745c:	ee38 8a04 	vadd.f32	s16, s16, s8
 8007460:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8007464:	ee2a 4a25 	vmul.f32	s8, s20, s11
 8007468:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800746c:	eddd 5a03 	vldr	s11, [sp, #12]
 8007470:	edc6 fa00 	vstr	s31, [r6]
 8007474:	ee2b 0a80 	vmul.f32	s0, s23, s0
 8007478:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800747c:	ee30 0a45 	vsub.f32	s0, s0, s10
 8007480:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8007484:	ee65 8aa7 	vmul.f32	s17, s11, s15
 8007488:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800748c:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8007490:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8007494:	ee25 6a86 	vmul.f32	s12, s11, s12
 8007498:	ee74 4a89 	vadd.f32	s9, s9, s18
 800749c:	ee34 3a43 	vsub.f32	s6, s8, s6
 80074a0:	ee78 8a85 	vadd.f32	s17, s17, s10
 80074a4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80074a8:	44c4      	add	ip, r8
 80074aa:	45e3      	cmp	fp, ip
 80074ac:	edc3 3a00 	vstr	s7, [r3]
 80074b0:	edc3 6a01 	vstr	s13, [r3, #4]
 80074b4:	4456      	add	r6, sl
 80074b6:	ed07 1a01 	vstr	s2, [r7, #-4]
 80074ba:	edc7 0a00 	vstr	s1, [r7]
 80074be:	4453      	add	r3, sl
 80074c0:	ed80 2a00 	vstr	s4, [r0]
 80074c4:	edc0 2a01 	vstr	s5, [r0, #4]
 80074c8:	4457      	add	r7, sl
 80074ca:	edc2 1a00 	vstr	s3, [r2]
 80074ce:	ed82 7a01 	vstr	s14, [r2, #4]
 80074d2:	4450      	add	r0, sl
 80074d4:	ed85 8a00 	vstr	s16, [r5]
 80074d8:	ed85 0a01 	vstr	s0, [r5, #4]
 80074dc:	4452      	add	r2, sl
 80074de:	edc1 4a00 	vstr	s9, [r1]
 80074e2:	4455      	add	r5, sl
 80074e4:	ed81 3a01 	vstr	s6, [r1, #4]
 80074e8:	edc4 8a00 	vstr	s17, [r4]
 80074ec:	ed84 6a01 	vstr	s12, [r4, #4]
 80074f0:	4451      	add	r1, sl
 80074f2:	4454      	add	r4, sl
 80074f4:	f63f aeea 	bhi.w	80072cc <arm_radix8_butterfly_f32+0x2fc>
 80074f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074fa:	3308      	adds	r3, #8
 80074fc:	930b      	str	r3, [sp, #44]	; 0x2c
 80074fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007500:	3308      	adds	r3, #8
 8007502:	930a      	str	r3, [sp, #40]	; 0x28
 8007504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007506:	3308      	adds	r3, #8
 8007508:	9309      	str	r3, [sp, #36]	; 0x24
 800750a:	9b08      	ldr	r3, [sp, #32]
 800750c:	3308      	adds	r3, #8
 800750e:	9308      	str	r3, [sp, #32]
 8007510:	9b07      	ldr	r3, [sp, #28]
 8007512:	3308      	adds	r3, #8
 8007514:	9307      	str	r3, [sp, #28]
 8007516:	9b06      	ldr	r3, [sp, #24]
 8007518:	3308      	adds	r3, #8
 800751a:	9306      	str	r3, [sp, #24]
 800751c:	9b05      	ldr	r3, [sp, #20]
 800751e:	3308      	adds	r3, #8
 8007520:	9305      	str	r3, [sp, #20]
 8007522:	9b04      	ldr	r3, [sp, #16]
 8007524:	3308      	adds	r3, #8
 8007526:	9304      	str	r3, [sp, #16]
 8007528:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800752a:	f109 0901 	add.w	r9, r9, #1
 800752e:	454b      	cmp	r3, r9
 8007530:	f47f ae7d 	bne.w	800722e <arm_radix8_butterfly_f32+0x25e>
 8007534:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007536:	00db      	lsls	r3, r3, #3
 8007538:	b29b      	uxth	r3, r3
 800753a:	46d9      	mov	r9, fp
 800753c:	9310      	str	r3, [sp, #64]	; 0x40
 800753e:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 8007542:	e554      	b.n	8006fee <arm_radix8_butterfly_f32+0x1e>
 8007544:	b015      	add	sp, #84	; 0x54
 8007546:	ecbd 8b10 	vpop	{d8-d15}
 800754a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800754e:	bf00      	nop

08007550 <__errno>:
 8007550:	4b01      	ldr	r3, [pc, #4]	; (8007558 <__errno+0x8>)
 8007552:	6818      	ldr	r0, [r3, #0]
 8007554:	4770      	bx	lr
 8007556:	bf00      	nop
 8007558:	2000000c 	.word	0x2000000c

0800755c <__libc_init_array>:
 800755c:	b570      	push	{r4, r5, r6, lr}
 800755e:	4d0d      	ldr	r5, [pc, #52]	; (8007594 <__libc_init_array+0x38>)
 8007560:	4c0d      	ldr	r4, [pc, #52]	; (8007598 <__libc_init_array+0x3c>)
 8007562:	1b64      	subs	r4, r4, r5
 8007564:	10a4      	asrs	r4, r4, #2
 8007566:	2600      	movs	r6, #0
 8007568:	42a6      	cmp	r6, r4
 800756a:	d109      	bne.n	8007580 <__libc_init_array+0x24>
 800756c:	4d0b      	ldr	r5, [pc, #44]	; (800759c <__libc_init_array+0x40>)
 800756e:	4c0c      	ldr	r4, [pc, #48]	; (80075a0 <__libc_init_array+0x44>)
 8007570:	f004 fccc 	bl	800bf0c <_init>
 8007574:	1b64      	subs	r4, r4, r5
 8007576:	10a4      	asrs	r4, r4, #2
 8007578:	2600      	movs	r6, #0
 800757a:	42a6      	cmp	r6, r4
 800757c:	d105      	bne.n	800758a <__libc_init_array+0x2e>
 800757e:	bd70      	pop	{r4, r5, r6, pc}
 8007580:	f855 3b04 	ldr.w	r3, [r5], #4
 8007584:	4798      	blx	r3
 8007586:	3601      	adds	r6, #1
 8007588:	e7ee      	b.n	8007568 <__libc_init_array+0xc>
 800758a:	f855 3b04 	ldr.w	r3, [r5], #4
 800758e:	4798      	blx	r3
 8007590:	3601      	adds	r6, #1
 8007592:	e7f2      	b.n	800757a <__libc_init_array+0x1e>
 8007594:	0800f284 	.word	0x0800f284
 8007598:	0800f284 	.word	0x0800f284
 800759c:	0800f284 	.word	0x0800f284
 80075a0:	0800f288 	.word	0x0800f288

080075a4 <memset>:
 80075a4:	4402      	add	r2, r0
 80075a6:	4603      	mov	r3, r0
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d100      	bne.n	80075ae <memset+0xa>
 80075ac:	4770      	bx	lr
 80075ae:	f803 1b01 	strb.w	r1, [r3], #1
 80075b2:	e7f9      	b.n	80075a8 <memset+0x4>

080075b4 <__cvt>:
 80075b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075b8:	ec55 4b10 	vmov	r4, r5, d0
 80075bc:	2d00      	cmp	r5, #0
 80075be:	460e      	mov	r6, r1
 80075c0:	4619      	mov	r1, r3
 80075c2:	462b      	mov	r3, r5
 80075c4:	bfbb      	ittet	lt
 80075c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80075ca:	461d      	movlt	r5, r3
 80075cc:	2300      	movge	r3, #0
 80075ce:	232d      	movlt	r3, #45	; 0x2d
 80075d0:	700b      	strb	r3, [r1, #0]
 80075d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80075d8:	4691      	mov	r9, r2
 80075da:	f023 0820 	bic.w	r8, r3, #32
 80075de:	bfbc      	itt	lt
 80075e0:	4622      	movlt	r2, r4
 80075e2:	4614      	movlt	r4, r2
 80075e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80075e8:	d005      	beq.n	80075f6 <__cvt+0x42>
 80075ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80075ee:	d100      	bne.n	80075f2 <__cvt+0x3e>
 80075f0:	3601      	adds	r6, #1
 80075f2:	2102      	movs	r1, #2
 80075f4:	e000      	b.n	80075f8 <__cvt+0x44>
 80075f6:	2103      	movs	r1, #3
 80075f8:	ab03      	add	r3, sp, #12
 80075fa:	9301      	str	r3, [sp, #4]
 80075fc:	ab02      	add	r3, sp, #8
 80075fe:	9300      	str	r3, [sp, #0]
 8007600:	ec45 4b10 	vmov	d0, r4, r5
 8007604:	4653      	mov	r3, sl
 8007606:	4632      	mov	r2, r6
 8007608:	f001 fdc6 	bl	8009198 <_dtoa_r>
 800760c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007610:	4607      	mov	r7, r0
 8007612:	d102      	bne.n	800761a <__cvt+0x66>
 8007614:	f019 0f01 	tst.w	r9, #1
 8007618:	d022      	beq.n	8007660 <__cvt+0xac>
 800761a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800761e:	eb07 0906 	add.w	r9, r7, r6
 8007622:	d110      	bne.n	8007646 <__cvt+0x92>
 8007624:	783b      	ldrb	r3, [r7, #0]
 8007626:	2b30      	cmp	r3, #48	; 0x30
 8007628:	d10a      	bne.n	8007640 <__cvt+0x8c>
 800762a:	2200      	movs	r2, #0
 800762c:	2300      	movs	r3, #0
 800762e:	4620      	mov	r0, r4
 8007630:	4629      	mov	r1, r5
 8007632:	f7f9 fa49 	bl	8000ac8 <__aeabi_dcmpeq>
 8007636:	b918      	cbnz	r0, 8007640 <__cvt+0x8c>
 8007638:	f1c6 0601 	rsb	r6, r6, #1
 800763c:	f8ca 6000 	str.w	r6, [sl]
 8007640:	f8da 3000 	ldr.w	r3, [sl]
 8007644:	4499      	add	r9, r3
 8007646:	2200      	movs	r2, #0
 8007648:	2300      	movs	r3, #0
 800764a:	4620      	mov	r0, r4
 800764c:	4629      	mov	r1, r5
 800764e:	f7f9 fa3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007652:	b108      	cbz	r0, 8007658 <__cvt+0xa4>
 8007654:	f8cd 900c 	str.w	r9, [sp, #12]
 8007658:	2230      	movs	r2, #48	; 0x30
 800765a:	9b03      	ldr	r3, [sp, #12]
 800765c:	454b      	cmp	r3, r9
 800765e:	d307      	bcc.n	8007670 <__cvt+0xbc>
 8007660:	9b03      	ldr	r3, [sp, #12]
 8007662:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007664:	1bdb      	subs	r3, r3, r7
 8007666:	4638      	mov	r0, r7
 8007668:	6013      	str	r3, [r2, #0]
 800766a:	b004      	add	sp, #16
 800766c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007670:	1c59      	adds	r1, r3, #1
 8007672:	9103      	str	r1, [sp, #12]
 8007674:	701a      	strb	r2, [r3, #0]
 8007676:	e7f0      	b.n	800765a <__cvt+0xa6>

08007678 <__exponent>:
 8007678:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800767a:	4603      	mov	r3, r0
 800767c:	2900      	cmp	r1, #0
 800767e:	bfb8      	it	lt
 8007680:	4249      	neglt	r1, r1
 8007682:	f803 2b02 	strb.w	r2, [r3], #2
 8007686:	bfb4      	ite	lt
 8007688:	222d      	movlt	r2, #45	; 0x2d
 800768a:	222b      	movge	r2, #43	; 0x2b
 800768c:	2909      	cmp	r1, #9
 800768e:	7042      	strb	r2, [r0, #1]
 8007690:	dd2a      	ble.n	80076e8 <__exponent+0x70>
 8007692:	f10d 0407 	add.w	r4, sp, #7
 8007696:	46a4      	mov	ip, r4
 8007698:	270a      	movs	r7, #10
 800769a:	46a6      	mov	lr, r4
 800769c:	460a      	mov	r2, r1
 800769e:	fb91 f6f7 	sdiv	r6, r1, r7
 80076a2:	fb07 1516 	mls	r5, r7, r6, r1
 80076a6:	3530      	adds	r5, #48	; 0x30
 80076a8:	2a63      	cmp	r2, #99	; 0x63
 80076aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80076ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80076b2:	4631      	mov	r1, r6
 80076b4:	dcf1      	bgt.n	800769a <__exponent+0x22>
 80076b6:	3130      	adds	r1, #48	; 0x30
 80076b8:	f1ae 0502 	sub.w	r5, lr, #2
 80076bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80076c0:	1c44      	adds	r4, r0, #1
 80076c2:	4629      	mov	r1, r5
 80076c4:	4561      	cmp	r1, ip
 80076c6:	d30a      	bcc.n	80076de <__exponent+0x66>
 80076c8:	f10d 0209 	add.w	r2, sp, #9
 80076cc:	eba2 020e 	sub.w	r2, r2, lr
 80076d0:	4565      	cmp	r5, ip
 80076d2:	bf88      	it	hi
 80076d4:	2200      	movhi	r2, #0
 80076d6:	4413      	add	r3, r2
 80076d8:	1a18      	subs	r0, r3, r0
 80076da:	b003      	add	sp, #12
 80076dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80076e6:	e7ed      	b.n	80076c4 <__exponent+0x4c>
 80076e8:	2330      	movs	r3, #48	; 0x30
 80076ea:	3130      	adds	r1, #48	; 0x30
 80076ec:	7083      	strb	r3, [r0, #2]
 80076ee:	70c1      	strb	r1, [r0, #3]
 80076f0:	1d03      	adds	r3, r0, #4
 80076f2:	e7f1      	b.n	80076d8 <__exponent+0x60>

080076f4 <_printf_float>:
 80076f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f8:	ed2d 8b02 	vpush	{d8}
 80076fc:	b08d      	sub	sp, #52	; 0x34
 80076fe:	460c      	mov	r4, r1
 8007700:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007704:	4616      	mov	r6, r2
 8007706:	461f      	mov	r7, r3
 8007708:	4605      	mov	r5, r0
 800770a:	f002 ff97 	bl	800a63c <_localeconv_r>
 800770e:	f8d0 a000 	ldr.w	sl, [r0]
 8007712:	4650      	mov	r0, sl
 8007714:	f7f8 fd5c 	bl	80001d0 <strlen>
 8007718:	2300      	movs	r3, #0
 800771a:	930a      	str	r3, [sp, #40]	; 0x28
 800771c:	6823      	ldr	r3, [r4, #0]
 800771e:	9305      	str	r3, [sp, #20]
 8007720:	f8d8 3000 	ldr.w	r3, [r8]
 8007724:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007728:	3307      	adds	r3, #7
 800772a:	f023 0307 	bic.w	r3, r3, #7
 800772e:	f103 0208 	add.w	r2, r3, #8
 8007732:	f8c8 2000 	str.w	r2, [r8]
 8007736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800773e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007742:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007746:	9307      	str	r3, [sp, #28]
 8007748:	f8cd 8018 	str.w	r8, [sp, #24]
 800774c:	ee08 0a10 	vmov	s16, r0
 8007750:	4b9f      	ldr	r3, [pc, #636]	; (80079d0 <_printf_float+0x2dc>)
 8007752:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007756:	f04f 32ff 	mov.w	r2, #4294967295
 800775a:	f7f9 f9e7 	bl	8000b2c <__aeabi_dcmpun>
 800775e:	bb88      	cbnz	r0, 80077c4 <_printf_float+0xd0>
 8007760:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007764:	4b9a      	ldr	r3, [pc, #616]	; (80079d0 <_printf_float+0x2dc>)
 8007766:	f04f 32ff 	mov.w	r2, #4294967295
 800776a:	f7f9 f9c1 	bl	8000af0 <__aeabi_dcmple>
 800776e:	bb48      	cbnz	r0, 80077c4 <_printf_float+0xd0>
 8007770:	2200      	movs	r2, #0
 8007772:	2300      	movs	r3, #0
 8007774:	4640      	mov	r0, r8
 8007776:	4649      	mov	r1, r9
 8007778:	f7f9 f9b0 	bl	8000adc <__aeabi_dcmplt>
 800777c:	b110      	cbz	r0, 8007784 <_printf_float+0x90>
 800777e:	232d      	movs	r3, #45	; 0x2d
 8007780:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007784:	4b93      	ldr	r3, [pc, #588]	; (80079d4 <_printf_float+0x2e0>)
 8007786:	4894      	ldr	r0, [pc, #592]	; (80079d8 <_printf_float+0x2e4>)
 8007788:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800778c:	bf94      	ite	ls
 800778e:	4698      	movls	r8, r3
 8007790:	4680      	movhi	r8, r0
 8007792:	2303      	movs	r3, #3
 8007794:	6123      	str	r3, [r4, #16]
 8007796:	9b05      	ldr	r3, [sp, #20]
 8007798:	f023 0204 	bic.w	r2, r3, #4
 800779c:	6022      	str	r2, [r4, #0]
 800779e:	f04f 0900 	mov.w	r9, #0
 80077a2:	9700      	str	r7, [sp, #0]
 80077a4:	4633      	mov	r3, r6
 80077a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80077a8:	4621      	mov	r1, r4
 80077aa:	4628      	mov	r0, r5
 80077ac:	f000 f9d8 	bl	8007b60 <_printf_common>
 80077b0:	3001      	adds	r0, #1
 80077b2:	f040 8090 	bne.w	80078d6 <_printf_float+0x1e2>
 80077b6:	f04f 30ff 	mov.w	r0, #4294967295
 80077ba:	b00d      	add	sp, #52	; 0x34
 80077bc:	ecbd 8b02 	vpop	{d8}
 80077c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077c4:	4642      	mov	r2, r8
 80077c6:	464b      	mov	r3, r9
 80077c8:	4640      	mov	r0, r8
 80077ca:	4649      	mov	r1, r9
 80077cc:	f7f9 f9ae 	bl	8000b2c <__aeabi_dcmpun>
 80077d0:	b140      	cbz	r0, 80077e4 <_printf_float+0xf0>
 80077d2:	464b      	mov	r3, r9
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	bfbc      	itt	lt
 80077d8:	232d      	movlt	r3, #45	; 0x2d
 80077da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80077de:	487f      	ldr	r0, [pc, #508]	; (80079dc <_printf_float+0x2e8>)
 80077e0:	4b7f      	ldr	r3, [pc, #508]	; (80079e0 <_printf_float+0x2ec>)
 80077e2:	e7d1      	b.n	8007788 <_printf_float+0x94>
 80077e4:	6863      	ldr	r3, [r4, #4]
 80077e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80077ea:	9206      	str	r2, [sp, #24]
 80077ec:	1c5a      	adds	r2, r3, #1
 80077ee:	d13f      	bne.n	8007870 <_printf_float+0x17c>
 80077f0:	2306      	movs	r3, #6
 80077f2:	6063      	str	r3, [r4, #4]
 80077f4:	9b05      	ldr	r3, [sp, #20]
 80077f6:	6861      	ldr	r1, [r4, #4]
 80077f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80077fc:	2300      	movs	r3, #0
 80077fe:	9303      	str	r3, [sp, #12]
 8007800:	ab0a      	add	r3, sp, #40	; 0x28
 8007802:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007806:	ab09      	add	r3, sp, #36	; 0x24
 8007808:	ec49 8b10 	vmov	d0, r8, r9
 800780c:	9300      	str	r3, [sp, #0]
 800780e:	6022      	str	r2, [r4, #0]
 8007810:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007814:	4628      	mov	r0, r5
 8007816:	f7ff fecd 	bl	80075b4 <__cvt>
 800781a:	9b06      	ldr	r3, [sp, #24]
 800781c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800781e:	2b47      	cmp	r3, #71	; 0x47
 8007820:	4680      	mov	r8, r0
 8007822:	d108      	bne.n	8007836 <_printf_float+0x142>
 8007824:	1cc8      	adds	r0, r1, #3
 8007826:	db02      	blt.n	800782e <_printf_float+0x13a>
 8007828:	6863      	ldr	r3, [r4, #4]
 800782a:	4299      	cmp	r1, r3
 800782c:	dd41      	ble.n	80078b2 <_printf_float+0x1be>
 800782e:	f1ab 0b02 	sub.w	fp, fp, #2
 8007832:	fa5f fb8b 	uxtb.w	fp, fp
 8007836:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800783a:	d820      	bhi.n	800787e <_printf_float+0x18a>
 800783c:	3901      	subs	r1, #1
 800783e:	465a      	mov	r2, fp
 8007840:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007844:	9109      	str	r1, [sp, #36]	; 0x24
 8007846:	f7ff ff17 	bl	8007678 <__exponent>
 800784a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800784c:	1813      	adds	r3, r2, r0
 800784e:	2a01      	cmp	r2, #1
 8007850:	4681      	mov	r9, r0
 8007852:	6123      	str	r3, [r4, #16]
 8007854:	dc02      	bgt.n	800785c <_printf_float+0x168>
 8007856:	6822      	ldr	r2, [r4, #0]
 8007858:	07d2      	lsls	r2, r2, #31
 800785a:	d501      	bpl.n	8007860 <_printf_float+0x16c>
 800785c:	3301      	adds	r3, #1
 800785e:	6123      	str	r3, [r4, #16]
 8007860:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007864:	2b00      	cmp	r3, #0
 8007866:	d09c      	beq.n	80077a2 <_printf_float+0xae>
 8007868:	232d      	movs	r3, #45	; 0x2d
 800786a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800786e:	e798      	b.n	80077a2 <_printf_float+0xae>
 8007870:	9a06      	ldr	r2, [sp, #24]
 8007872:	2a47      	cmp	r2, #71	; 0x47
 8007874:	d1be      	bne.n	80077f4 <_printf_float+0x100>
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1bc      	bne.n	80077f4 <_printf_float+0x100>
 800787a:	2301      	movs	r3, #1
 800787c:	e7b9      	b.n	80077f2 <_printf_float+0xfe>
 800787e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007882:	d118      	bne.n	80078b6 <_printf_float+0x1c2>
 8007884:	2900      	cmp	r1, #0
 8007886:	6863      	ldr	r3, [r4, #4]
 8007888:	dd0b      	ble.n	80078a2 <_printf_float+0x1ae>
 800788a:	6121      	str	r1, [r4, #16]
 800788c:	b913      	cbnz	r3, 8007894 <_printf_float+0x1a0>
 800788e:	6822      	ldr	r2, [r4, #0]
 8007890:	07d0      	lsls	r0, r2, #31
 8007892:	d502      	bpl.n	800789a <_printf_float+0x1a6>
 8007894:	3301      	adds	r3, #1
 8007896:	440b      	add	r3, r1
 8007898:	6123      	str	r3, [r4, #16]
 800789a:	65a1      	str	r1, [r4, #88]	; 0x58
 800789c:	f04f 0900 	mov.w	r9, #0
 80078a0:	e7de      	b.n	8007860 <_printf_float+0x16c>
 80078a2:	b913      	cbnz	r3, 80078aa <_printf_float+0x1b6>
 80078a4:	6822      	ldr	r2, [r4, #0]
 80078a6:	07d2      	lsls	r2, r2, #31
 80078a8:	d501      	bpl.n	80078ae <_printf_float+0x1ba>
 80078aa:	3302      	adds	r3, #2
 80078ac:	e7f4      	b.n	8007898 <_printf_float+0x1a4>
 80078ae:	2301      	movs	r3, #1
 80078b0:	e7f2      	b.n	8007898 <_printf_float+0x1a4>
 80078b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80078b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078b8:	4299      	cmp	r1, r3
 80078ba:	db05      	blt.n	80078c8 <_printf_float+0x1d4>
 80078bc:	6823      	ldr	r3, [r4, #0]
 80078be:	6121      	str	r1, [r4, #16]
 80078c0:	07d8      	lsls	r0, r3, #31
 80078c2:	d5ea      	bpl.n	800789a <_printf_float+0x1a6>
 80078c4:	1c4b      	adds	r3, r1, #1
 80078c6:	e7e7      	b.n	8007898 <_printf_float+0x1a4>
 80078c8:	2900      	cmp	r1, #0
 80078ca:	bfd4      	ite	le
 80078cc:	f1c1 0202 	rsble	r2, r1, #2
 80078d0:	2201      	movgt	r2, #1
 80078d2:	4413      	add	r3, r2
 80078d4:	e7e0      	b.n	8007898 <_printf_float+0x1a4>
 80078d6:	6823      	ldr	r3, [r4, #0]
 80078d8:	055a      	lsls	r2, r3, #21
 80078da:	d407      	bmi.n	80078ec <_printf_float+0x1f8>
 80078dc:	6923      	ldr	r3, [r4, #16]
 80078de:	4642      	mov	r2, r8
 80078e0:	4631      	mov	r1, r6
 80078e2:	4628      	mov	r0, r5
 80078e4:	47b8      	blx	r7
 80078e6:	3001      	adds	r0, #1
 80078e8:	d12c      	bne.n	8007944 <_printf_float+0x250>
 80078ea:	e764      	b.n	80077b6 <_printf_float+0xc2>
 80078ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80078f0:	f240 80e0 	bls.w	8007ab4 <_printf_float+0x3c0>
 80078f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80078f8:	2200      	movs	r2, #0
 80078fa:	2300      	movs	r3, #0
 80078fc:	f7f9 f8e4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007900:	2800      	cmp	r0, #0
 8007902:	d034      	beq.n	800796e <_printf_float+0x27a>
 8007904:	4a37      	ldr	r2, [pc, #220]	; (80079e4 <_printf_float+0x2f0>)
 8007906:	2301      	movs	r3, #1
 8007908:	4631      	mov	r1, r6
 800790a:	4628      	mov	r0, r5
 800790c:	47b8      	blx	r7
 800790e:	3001      	adds	r0, #1
 8007910:	f43f af51 	beq.w	80077b6 <_printf_float+0xc2>
 8007914:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007918:	429a      	cmp	r2, r3
 800791a:	db02      	blt.n	8007922 <_printf_float+0x22e>
 800791c:	6823      	ldr	r3, [r4, #0]
 800791e:	07d8      	lsls	r0, r3, #31
 8007920:	d510      	bpl.n	8007944 <_printf_float+0x250>
 8007922:	ee18 3a10 	vmov	r3, s16
 8007926:	4652      	mov	r2, sl
 8007928:	4631      	mov	r1, r6
 800792a:	4628      	mov	r0, r5
 800792c:	47b8      	blx	r7
 800792e:	3001      	adds	r0, #1
 8007930:	f43f af41 	beq.w	80077b6 <_printf_float+0xc2>
 8007934:	f04f 0800 	mov.w	r8, #0
 8007938:	f104 091a 	add.w	r9, r4, #26
 800793c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800793e:	3b01      	subs	r3, #1
 8007940:	4543      	cmp	r3, r8
 8007942:	dc09      	bgt.n	8007958 <_printf_float+0x264>
 8007944:	6823      	ldr	r3, [r4, #0]
 8007946:	079b      	lsls	r3, r3, #30
 8007948:	f100 8105 	bmi.w	8007b56 <_printf_float+0x462>
 800794c:	68e0      	ldr	r0, [r4, #12]
 800794e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007950:	4298      	cmp	r0, r3
 8007952:	bfb8      	it	lt
 8007954:	4618      	movlt	r0, r3
 8007956:	e730      	b.n	80077ba <_printf_float+0xc6>
 8007958:	2301      	movs	r3, #1
 800795a:	464a      	mov	r2, r9
 800795c:	4631      	mov	r1, r6
 800795e:	4628      	mov	r0, r5
 8007960:	47b8      	blx	r7
 8007962:	3001      	adds	r0, #1
 8007964:	f43f af27 	beq.w	80077b6 <_printf_float+0xc2>
 8007968:	f108 0801 	add.w	r8, r8, #1
 800796c:	e7e6      	b.n	800793c <_printf_float+0x248>
 800796e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007970:	2b00      	cmp	r3, #0
 8007972:	dc39      	bgt.n	80079e8 <_printf_float+0x2f4>
 8007974:	4a1b      	ldr	r2, [pc, #108]	; (80079e4 <_printf_float+0x2f0>)
 8007976:	2301      	movs	r3, #1
 8007978:	4631      	mov	r1, r6
 800797a:	4628      	mov	r0, r5
 800797c:	47b8      	blx	r7
 800797e:	3001      	adds	r0, #1
 8007980:	f43f af19 	beq.w	80077b6 <_printf_float+0xc2>
 8007984:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007988:	4313      	orrs	r3, r2
 800798a:	d102      	bne.n	8007992 <_printf_float+0x29e>
 800798c:	6823      	ldr	r3, [r4, #0]
 800798e:	07d9      	lsls	r1, r3, #31
 8007990:	d5d8      	bpl.n	8007944 <_printf_float+0x250>
 8007992:	ee18 3a10 	vmov	r3, s16
 8007996:	4652      	mov	r2, sl
 8007998:	4631      	mov	r1, r6
 800799a:	4628      	mov	r0, r5
 800799c:	47b8      	blx	r7
 800799e:	3001      	adds	r0, #1
 80079a0:	f43f af09 	beq.w	80077b6 <_printf_float+0xc2>
 80079a4:	f04f 0900 	mov.w	r9, #0
 80079a8:	f104 0a1a 	add.w	sl, r4, #26
 80079ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ae:	425b      	negs	r3, r3
 80079b0:	454b      	cmp	r3, r9
 80079b2:	dc01      	bgt.n	80079b8 <_printf_float+0x2c4>
 80079b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079b6:	e792      	b.n	80078de <_printf_float+0x1ea>
 80079b8:	2301      	movs	r3, #1
 80079ba:	4652      	mov	r2, sl
 80079bc:	4631      	mov	r1, r6
 80079be:	4628      	mov	r0, r5
 80079c0:	47b8      	blx	r7
 80079c2:	3001      	adds	r0, #1
 80079c4:	f43f aef7 	beq.w	80077b6 <_printf_float+0xc2>
 80079c8:	f109 0901 	add.w	r9, r9, #1
 80079cc:	e7ee      	b.n	80079ac <_printf_float+0x2b8>
 80079ce:	bf00      	nop
 80079d0:	7fefffff 	.word	0x7fefffff
 80079d4:	0800edd0 	.word	0x0800edd0
 80079d8:	0800edd4 	.word	0x0800edd4
 80079dc:	0800eddc 	.word	0x0800eddc
 80079e0:	0800edd8 	.word	0x0800edd8
 80079e4:	0800ede0 	.word	0x0800ede0
 80079e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80079ec:	429a      	cmp	r2, r3
 80079ee:	bfa8      	it	ge
 80079f0:	461a      	movge	r2, r3
 80079f2:	2a00      	cmp	r2, #0
 80079f4:	4691      	mov	r9, r2
 80079f6:	dc37      	bgt.n	8007a68 <_printf_float+0x374>
 80079f8:	f04f 0b00 	mov.w	fp, #0
 80079fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a00:	f104 021a 	add.w	r2, r4, #26
 8007a04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a06:	9305      	str	r3, [sp, #20]
 8007a08:	eba3 0309 	sub.w	r3, r3, r9
 8007a0c:	455b      	cmp	r3, fp
 8007a0e:	dc33      	bgt.n	8007a78 <_printf_float+0x384>
 8007a10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a14:	429a      	cmp	r2, r3
 8007a16:	db3b      	blt.n	8007a90 <_printf_float+0x39c>
 8007a18:	6823      	ldr	r3, [r4, #0]
 8007a1a:	07da      	lsls	r2, r3, #31
 8007a1c:	d438      	bmi.n	8007a90 <_printf_float+0x39c>
 8007a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a20:	9a05      	ldr	r2, [sp, #20]
 8007a22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a24:	1a9a      	subs	r2, r3, r2
 8007a26:	eba3 0901 	sub.w	r9, r3, r1
 8007a2a:	4591      	cmp	r9, r2
 8007a2c:	bfa8      	it	ge
 8007a2e:	4691      	movge	r9, r2
 8007a30:	f1b9 0f00 	cmp.w	r9, #0
 8007a34:	dc35      	bgt.n	8007aa2 <_printf_float+0x3ae>
 8007a36:	f04f 0800 	mov.w	r8, #0
 8007a3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a3e:	f104 0a1a 	add.w	sl, r4, #26
 8007a42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a46:	1a9b      	subs	r3, r3, r2
 8007a48:	eba3 0309 	sub.w	r3, r3, r9
 8007a4c:	4543      	cmp	r3, r8
 8007a4e:	f77f af79 	ble.w	8007944 <_printf_float+0x250>
 8007a52:	2301      	movs	r3, #1
 8007a54:	4652      	mov	r2, sl
 8007a56:	4631      	mov	r1, r6
 8007a58:	4628      	mov	r0, r5
 8007a5a:	47b8      	blx	r7
 8007a5c:	3001      	adds	r0, #1
 8007a5e:	f43f aeaa 	beq.w	80077b6 <_printf_float+0xc2>
 8007a62:	f108 0801 	add.w	r8, r8, #1
 8007a66:	e7ec      	b.n	8007a42 <_printf_float+0x34e>
 8007a68:	4613      	mov	r3, r2
 8007a6a:	4631      	mov	r1, r6
 8007a6c:	4642      	mov	r2, r8
 8007a6e:	4628      	mov	r0, r5
 8007a70:	47b8      	blx	r7
 8007a72:	3001      	adds	r0, #1
 8007a74:	d1c0      	bne.n	80079f8 <_printf_float+0x304>
 8007a76:	e69e      	b.n	80077b6 <_printf_float+0xc2>
 8007a78:	2301      	movs	r3, #1
 8007a7a:	4631      	mov	r1, r6
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	9205      	str	r2, [sp, #20]
 8007a80:	47b8      	blx	r7
 8007a82:	3001      	adds	r0, #1
 8007a84:	f43f ae97 	beq.w	80077b6 <_printf_float+0xc2>
 8007a88:	9a05      	ldr	r2, [sp, #20]
 8007a8a:	f10b 0b01 	add.w	fp, fp, #1
 8007a8e:	e7b9      	b.n	8007a04 <_printf_float+0x310>
 8007a90:	ee18 3a10 	vmov	r3, s16
 8007a94:	4652      	mov	r2, sl
 8007a96:	4631      	mov	r1, r6
 8007a98:	4628      	mov	r0, r5
 8007a9a:	47b8      	blx	r7
 8007a9c:	3001      	adds	r0, #1
 8007a9e:	d1be      	bne.n	8007a1e <_printf_float+0x32a>
 8007aa0:	e689      	b.n	80077b6 <_printf_float+0xc2>
 8007aa2:	9a05      	ldr	r2, [sp, #20]
 8007aa4:	464b      	mov	r3, r9
 8007aa6:	4442      	add	r2, r8
 8007aa8:	4631      	mov	r1, r6
 8007aaa:	4628      	mov	r0, r5
 8007aac:	47b8      	blx	r7
 8007aae:	3001      	adds	r0, #1
 8007ab0:	d1c1      	bne.n	8007a36 <_printf_float+0x342>
 8007ab2:	e680      	b.n	80077b6 <_printf_float+0xc2>
 8007ab4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ab6:	2a01      	cmp	r2, #1
 8007ab8:	dc01      	bgt.n	8007abe <_printf_float+0x3ca>
 8007aba:	07db      	lsls	r3, r3, #31
 8007abc:	d538      	bpl.n	8007b30 <_printf_float+0x43c>
 8007abe:	2301      	movs	r3, #1
 8007ac0:	4642      	mov	r2, r8
 8007ac2:	4631      	mov	r1, r6
 8007ac4:	4628      	mov	r0, r5
 8007ac6:	47b8      	blx	r7
 8007ac8:	3001      	adds	r0, #1
 8007aca:	f43f ae74 	beq.w	80077b6 <_printf_float+0xc2>
 8007ace:	ee18 3a10 	vmov	r3, s16
 8007ad2:	4652      	mov	r2, sl
 8007ad4:	4631      	mov	r1, r6
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	47b8      	blx	r7
 8007ada:	3001      	adds	r0, #1
 8007adc:	f43f ae6b 	beq.w	80077b6 <_printf_float+0xc2>
 8007ae0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ae4:	2200      	movs	r2, #0
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	f7f8 ffee 	bl	8000ac8 <__aeabi_dcmpeq>
 8007aec:	b9d8      	cbnz	r0, 8007b26 <_printf_float+0x432>
 8007aee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007af0:	f108 0201 	add.w	r2, r8, #1
 8007af4:	3b01      	subs	r3, #1
 8007af6:	4631      	mov	r1, r6
 8007af8:	4628      	mov	r0, r5
 8007afa:	47b8      	blx	r7
 8007afc:	3001      	adds	r0, #1
 8007afe:	d10e      	bne.n	8007b1e <_printf_float+0x42a>
 8007b00:	e659      	b.n	80077b6 <_printf_float+0xc2>
 8007b02:	2301      	movs	r3, #1
 8007b04:	4652      	mov	r2, sl
 8007b06:	4631      	mov	r1, r6
 8007b08:	4628      	mov	r0, r5
 8007b0a:	47b8      	blx	r7
 8007b0c:	3001      	adds	r0, #1
 8007b0e:	f43f ae52 	beq.w	80077b6 <_printf_float+0xc2>
 8007b12:	f108 0801 	add.w	r8, r8, #1
 8007b16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	4543      	cmp	r3, r8
 8007b1c:	dcf1      	bgt.n	8007b02 <_printf_float+0x40e>
 8007b1e:	464b      	mov	r3, r9
 8007b20:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007b24:	e6dc      	b.n	80078e0 <_printf_float+0x1ec>
 8007b26:	f04f 0800 	mov.w	r8, #0
 8007b2a:	f104 0a1a 	add.w	sl, r4, #26
 8007b2e:	e7f2      	b.n	8007b16 <_printf_float+0x422>
 8007b30:	2301      	movs	r3, #1
 8007b32:	4642      	mov	r2, r8
 8007b34:	e7df      	b.n	8007af6 <_printf_float+0x402>
 8007b36:	2301      	movs	r3, #1
 8007b38:	464a      	mov	r2, r9
 8007b3a:	4631      	mov	r1, r6
 8007b3c:	4628      	mov	r0, r5
 8007b3e:	47b8      	blx	r7
 8007b40:	3001      	adds	r0, #1
 8007b42:	f43f ae38 	beq.w	80077b6 <_printf_float+0xc2>
 8007b46:	f108 0801 	add.w	r8, r8, #1
 8007b4a:	68e3      	ldr	r3, [r4, #12]
 8007b4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b4e:	1a5b      	subs	r3, r3, r1
 8007b50:	4543      	cmp	r3, r8
 8007b52:	dcf0      	bgt.n	8007b36 <_printf_float+0x442>
 8007b54:	e6fa      	b.n	800794c <_printf_float+0x258>
 8007b56:	f04f 0800 	mov.w	r8, #0
 8007b5a:	f104 0919 	add.w	r9, r4, #25
 8007b5e:	e7f4      	b.n	8007b4a <_printf_float+0x456>

08007b60 <_printf_common>:
 8007b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b64:	4616      	mov	r6, r2
 8007b66:	4699      	mov	r9, r3
 8007b68:	688a      	ldr	r2, [r1, #8]
 8007b6a:	690b      	ldr	r3, [r1, #16]
 8007b6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b70:	4293      	cmp	r3, r2
 8007b72:	bfb8      	it	lt
 8007b74:	4613      	movlt	r3, r2
 8007b76:	6033      	str	r3, [r6, #0]
 8007b78:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b7c:	4607      	mov	r7, r0
 8007b7e:	460c      	mov	r4, r1
 8007b80:	b10a      	cbz	r2, 8007b86 <_printf_common+0x26>
 8007b82:	3301      	adds	r3, #1
 8007b84:	6033      	str	r3, [r6, #0]
 8007b86:	6823      	ldr	r3, [r4, #0]
 8007b88:	0699      	lsls	r1, r3, #26
 8007b8a:	bf42      	ittt	mi
 8007b8c:	6833      	ldrmi	r3, [r6, #0]
 8007b8e:	3302      	addmi	r3, #2
 8007b90:	6033      	strmi	r3, [r6, #0]
 8007b92:	6825      	ldr	r5, [r4, #0]
 8007b94:	f015 0506 	ands.w	r5, r5, #6
 8007b98:	d106      	bne.n	8007ba8 <_printf_common+0x48>
 8007b9a:	f104 0a19 	add.w	sl, r4, #25
 8007b9e:	68e3      	ldr	r3, [r4, #12]
 8007ba0:	6832      	ldr	r2, [r6, #0]
 8007ba2:	1a9b      	subs	r3, r3, r2
 8007ba4:	42ab      	cmp	r3, r5
 8007ba6:	dc26      	bgt.n	8007bf6 <_printf_common+0x96>
 8007ba8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007bac:	1e13      	subs	r3, r2, #0
 8007bae:	6822      	ldr	r2, [r4, #0]
 8007bb0:	bf18      	it	ne
 8007bb2:	2301      	movne	r3, #1
 8007bb4:	0692      	lsls	r2, r2, #26
 8007bb6:	d42b      	bmi.n	8007c10 <_printf_common+0xb0>
 8007bb8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007bbc:	4649      	mov	r1, r9
 8007bbe:	4638      	mov	r0, r7
 8007bc0:	47c0      	blx	r8
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	d01e      	beq.n	8007c04 <_printf_common+0xa4>
 8007bc6:	6823      	ldr	r3, [r4, #0]
 8007bc8:	68e5      	ldr	r5, [r4, #12]
 8007bca:	6832      	ldr	r2, [r6, #0]
 8007bcc:	f003 0306 	and.w	r3, r3, #6
 8007bd0:	2b04      	cmp	r3, #4
 8007bd2:	bf08      	it	eq
 8007bd4:	1aad      	subeq	r5, r5, r2
 8007bd6:	68a3      	ldr	r3, [r4, #8]
 8007bd8:	6922      	ldr	r2, [r4, #16]
 8007bda:	bf0c      	ite	eq
 8007bdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007be0:	2500      	movne	r5, #0
 8007be2:	4293      	cmp	r3, r2
 8007be4:	bfc4      	itt	gt
 8007be6:	1a9b      	subgt	r3, r3, r2
 8007be8:	18ed      	addgt	r5, r5, r3
 8007bea:	2600      	movs	r6, #0
 8007bec:	341a      	adds	r4, #26
 8007bee:	42b5      	cmp	r5, r6
 8007bf0:	d11a      	bne.n	8007c28 <_printf_common+0xc8>
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	e008      	b.n	8007c08 <_printf_common+0xa8>
 8007bf6:	2301      	movs	r3, #1
 8007bf8:	4652      	mov	r2, sl
 8007bfa:	4649      	mov	r1, r9
 8007bfc:	4638      	mov	r0, r7
 8007bfe:	47c0      	blx	r8
 8007c00:	3001      	adds	r0, #1
 8007c02:	d103      	bne.n	8007c0c <_printf_common+0xac>
 8007c04:	f04f 30ff 	mov.w	r0, #4294967295
 8007c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c0c:	3501      	adds	r5, #1
 8007c0e:	e7c6      	b.n	8007b9e <_printf_common+0x3e>
 8007c10:	18e1      	adds	r1, r4, r3
 8007c12:	1c5a      	adds	r2, r3, #1
 8007c14:	2030      	movs	r0, #48	; 0x30
 8007c16:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c1a:	4422      	add	r2, r4
 8007c1c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c20:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c24:	3302      	adds	r3, #2
 8007c26:	e7c7      	b.n	8007bb8 <_printf_common+0x58>
 8007c28:	2301      	movs	r3, #1
 8007c2a:	4622      	mov	r2, r4
 8007c2c:	4649      	mov	r1, r9
 8007c2e:	4638      	mov	r0, r7
 8007c30:	47c0      	blx	r8
 8007c32:	3001      	adds	r0, #1
 8007c34:	d0e6      	beq.n	8007c04 <_printf_common+0xa4>
 8007c36:	3601      	adds	r6, #1
 8007c38:	e7d9      	b.n	8007bee <_printf_common+0x8e>
	...

08007c3c <_printf_i>:
 8007c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c40:	7e0f      	ldrb	r7, [r1, #24]
 8007c42:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c44:	2f78      	cmp	r7, #120	; 0x78
 8007c46:	4691      	mov	r9, r2
 8007c48:	4680      	mov	r8, r0
 8007c4a:	460c      	mov	r4, r1
 8007c4c:	469a      	mov	sl, r3
 8007c4e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007c52:	d807      	bhi.n	8007c64 <_printf_i+0x28>
 8007c54:	2f62      	cmp	r7, #98	; 0x62
 8007c56:	d80a      	bhi.n	8007c6e <_printf_i+0x32>
 8007c58:	2f00      	cmp	r7, #0
 8007c5a:	f000 80d8 	beq.w	8007e0e <_printf_i+0x1d2>
 8007c5e:	2f58      	cmp	r7, #88	; 0x58
 8007c60:	f000 80a3 	beq.w	8007daa <_printf_i+0x16e>
 8007c64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c68:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c6c:	e03a      	b.n	8007ce4 <_printf_i+0xa8>
 8007c6e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c72:	2b15      	cmp	r3, #21
 8007c74:	d8f6      	bhi.n	8007c64 <_printf_i+0x28>
 8007c76:	a101      	add	r1, pc, #4	; (adr r1, 8007c7c <_printf_i+0x40>)
 8007c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c7c:	08007cd5 	.word	0x08007cd5
 8007c80:	08007ce9 	.word	0x08007ce9
 8007c84:	08007c65 	.word	0x08007c65
 8007c88:	08007c65 	.word	0x08007c65
 8007c8c:	08007c65 	.word	0x08007c65
 8007c90:	08007c65 	.word	0x08007c65
 8007c94:	08007ce9 	.word	0x08007ce9
 8007c98:	08007c65 	.word	0x08007c65
 8007c9c:	08007c65 	.word	0x08007c65
 8007ca0:	08007c65 	.word	0x08007c65
 8007ca4:	08007c65 	.word	0x08007c65
 8007ca8:	08007df5 	.word	0x08007df5
 8007cac:	08007d19 	.word	0x08007d19
 8007cb0:	08007dd7 	.word	0x08007dd7
 8007cb4:	08007c65 	.word	0x08007c65
 8007cb8:	08007c65 	.word	0x08007c65
 8007cbc:	08007e17 	.word	0x08007e17
 8007cc0:	08007c65 	.word	0x08007c65
 8007cc4:	08007d19 	.word	0x08007d19
 8007cc8:	08007c65 	.word	0x08007c65
 8007ccc:	08007c65 	.word	0x08007c65
 8007cd0:	08007ddf 	.word	0x08007ddf
 8007cd4:	682b      	ldr	r3, [r5, #0]
 8007cd6:	1d1a      	adds	r2, r3, #4
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	602a      	str	r2, [r5, #0]
 8007cdc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007ce0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e0a3      	b.n	8007e30 <_printf_i+0x1f4>
 8007ce8:	6820      	ldr	r0, [r4, #0]
 8007cea:	6829      	ldr	r1, [r5, #0]
 8007cec:	0606      	lsls	r6, r0, #24
 8007cee:	f101 0304 	add.w	r3, r1, #4
 8007cf2:	d50a      	bpl.n	8007d0a <_printf_i+0xce>
 8007cf4:	680e      	ldr	r6, [r1, #0]
 8007cf6:	602b      	str	r3, [r5, #0]
 8007cf8:	2e00      	cmp	r6, #0
 8007cfa:	da03      	bge.n	8007d04 <_printf_i+0xc8>
 8007cfc:	232d      	movs	r3, #45	; 0x2d
 8007cfe:	4276      	negs	r6, r6
 8007d00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d04:	485e      	ldr	r0, [pc, #376]	; (8007e80 <_printf_i+0x244>)
 8007d06:	230a      	movs	r3, #10
 8007d08:	e019      	b.n	8007d3e <_printf_i+0x102>
 8007d0a:	680e      	ldr	r6, [r1, #0]
 8007d0c:	602b      	str	r3, [r5, #0]
 8007d0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d12:	bf18      	it	ne
 8007d14:	b236      	sxthne	r6, r6
 8007d16:	e7ef      	b.n	8007cf8 <_printf_i+0xbc>
 8007d18:	682b      	ldr	r3, [r5, #0]
 8007d1a:	6820      	ldr	r0, [r4, #0]
 8007d1c:	1d19      	adds	r1, r3, #4
 8007d1e:	6029      	str	r1, [r5, #0]
 8007d20:	0601      	lsls	r1, r0, #24
 8007d22:	d501      	bpl.n	8007d28 <_printf_i+0xec>
 8007d24:	681e      	ldr	r6, [r3, #0]
 8007d26:	e002      	b.n	8007d2e <_printf_i+0xf2>
 8007d28:	0646      	lsls	r6, r0, #25
 8007d2a:	d5fb      	bpl.n	8007d24 <_printf_i+0xe8>
 8007d2c:	881e      	ldrh	r6, [r3, #0]
 8007d2e:	4854      	ldr	r0, [pc, #336]	; (8007e80 <_printf_i+0x244>)
 8007d30:	2f6f      	cmp	r7, #111	; 0x6f
 8007d32:	bf0c      	ite	eq
 8007d34:	2308      	moveq	r3, #8
 8007d36:	230a      	movne	r3, #10
 8007d38:	2100      	movs	r1, #0
 8007d3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d3e:	6865      	ldr	r5, [r4, #4]
 8007d40:	60a5      	str	r5, [r4, #8]
 8007d42:	2d00      	cmp	r5, #0
 8007d44:	bfa2      	ittt	ge
 8007d46:	6821      	ldrge	r1, [r4, #0]
 8007d48:	f021 0104 	bicge.w	r1, r1, #4
 8007d4c:	6021      	strge	r1, [r4, #0]
 8007d4e:	b90e      	cbnz	r6, 8007d54 <_printf_i+0x118>
 8007d50:	2d00      	cmp	r5, #0
 8007d52:	d04d      	beq.n	8007df0 <_printf_i+0x1b4>
 8007d54:	4615      	mov	r5, r2
 8007d56:	fbb6 f1f3 	udiv	r1, r6, r3
 8007d5a:	fb03 6711 	mls	r7, r3, r1, r6
 8007d5e:	5dc7      	ldrb	r7, [r0, r7]
 8007d60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007d64:	4637      	mov	r7, r6
 8007d66:	42bb      	cmp	r3, r7
 8007d68:	460e      	mov	r6, r1
 8007d6a:	d9f4      	bls.n	8007d56 <_printf_i+0x11a>
 8007d6c:	2b08      	cmp	r3, #8
 8007d6e:	d10b      	bne.n	8007d88 <_printf_i+0x14c>
 8007d70:	6823      	ldr	r3, [r4, #0]
 8007d72:	07de      	lsls	r6, r3, #31
 8007d74:	d508      	bpl.n	8007d88 <_printf_i+0x14c>
 8007d76:	6923      	ldr	r3, [r4, #16]
 8007d78:	6861      	ldr	r1, [r4, #4]
 8007d7a:	4299      	cmp	r1, r3
 8007d7c:	bfde      	ittt	le
 8007d7e:	2330      	movle	r3, #48	; 0x30
 8007d80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d84:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d88:	1b52      	subs	r2, r2, r5
 8007d8a:	6122      	str	r2, [r4, #16]
 8007d8c:	f8cd a000 	str.w	sl, [sp]
 8007d90:	464b      	mov	r3, r9
 8007d92:	aa03      	add	r2, sp, #12
 8007d94:	4621      	mov	r1, r4
 8007d96:	4640      	mov	r0, r8
 8007d98:	f7ff fee2 	bl	8007b60 <_printf_common>
 8007d9c:	3001      	adds	r0, #1
 8007d9e:	d14c      	bne.n	8007e3a <_printf_i+0x1fe>
 8007da0:	f04f 30ff 	mov.w	r0, #4294967295
 8007da4:	b004      	add	sp, #16
 8007da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007daa:	4835      	ldr	r0, [pc, #212]	; (8007e80 <_printf_i+0x244>)
 8007dac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007db0:	6829      	ldr	r1, [r5, #0]
 8007db2:	6823      	ldr	r3, [r4, #0]
 8007db4:	f851 6b04 	ldr.w	r6, [r1], #4
 8007db8:	6029      	str	r1, [r5, #0]
 8007dba:	061d      	lsls	r5, r3, #24
 8007dbc:	d514      	bpl.n	8007de8 <_printf_i+0x1ac>
 8007dbe:	07df      	lsls	r7, r3, #31
 8007dc0:	bf44      	itt	mi
 8007dc2:	f043 0320 	orrmi.w	r3, r3, #32
 8007dc6:	6023      	strmi	r3, [r4, #0]
 8007dc8:	b91e      	cbnz	r6, 8007dd2 <_printf_i+0x196>
 8007dca:	6823      	ldr	r3, [r4, #0]
 8007dcc:	f023 0320 	bic.w	r3, r3, #32
 8007dd0:	6023      	str	r3, [r4, #0]
 8007dd2:	2310      	movs	r3, #16
 8007dd4:	e7b0      	b.n	8007d38 <_printf_i+0xfc>
 8007dd6:	6823      	ldr	r3, [r4, #0]
 8007dd8:	f043 0320 	orr.w	r3, r3, #32
 8007ddc:	6023      	str	r3, [r4, #0]
 8007dde:	2378      	movs	r3, #120	; 0x78
 8007de0:	4828      	ldr	r0, [pc, #160]	; (8007e84 <_printf_i+0x248>)
 8007de2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007de6:	e7e3      	b.n	8007db0 <_printf_i+0x174>
 8007de8:	0659      	lsls	r1, r3, #25
 8007dea:	bf48      	it	mi
 8007dec:	b2b6      	uxthmi	r6, r6
 8007dee:	e7e6      	b.n	8007dbe <_printf_i+0x182>
 8007df0:	4615      	mov	r5, r2
 8007df2:	e7bb      	b.n	8007d6c <_printf_i+0x130>
 8007df4:	682b      	ldr	r3, [r5, #0]
 8007df6:	6826      	ldr	r6, [r4, #0]
 8007df8:	6961      	ldr	r1, [r4, #20]
 8007dfa:	1d18      	adds	r0, r3, #4
 8007dfc:	6028      	str	r0, [r5, #0]
 8007dfe:	0635      	lsls	r5, r6, #24
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	d501      	bpl.n	8007e08 <_printf_i+0x1cc>
 8007e04:	6019      	str	r1, [r3, #0]
 8007e06:	e002      	b.n	8007e0e <_printf_i+0x1d2>
 8007e08:	0670      	lsls	r0, r6, #25
 8007e0a:	d5fb      	bpl.n	8007e04 <_printf_i+0x1c8>
 8007e0c:	8019      	strh	r1, [r3, #0]
 8007e0e:	2300      	movs	r3, #0
 8007e10:	6123      	str	r3, [r4, #16]
 8007e12:	4615      	mov	r5, r2
 8007e14:	e7ba      	b.n	8007d8c <_printf_i+0x150>
 8007e16:	682b      	ldr	r3, [r5, #0]
 8007e18:	1d1a      	adds	r2, r3, #4
 8007e1a:	602a      	str	r2, [r5, #0]
 8007e1c:	681d      	ldr	r5, [r3, #0]
 8007e1e:	6862      	ldr	r2, [r4, #4]
 8007e20:	2100      	movs	r1, #0
 8007e22:	4628      	mov	r0, r5
 8007e24:	f7f8 f9dc 	bl	80001e0 <memchr>
 8007e28:	b108      	cbz	r0, 8007e2e <_printf_i+0x1f2>
 8007e2a:	1b40      	subs	r0, r0, r5
 8007e2c:	6060      	str	r0, [r4, #4]
 8007e2e:	6863      	ldr	r3, [r4, #4]
 8007e30:	6123      	str	r3, [r4, #16]
 8007e32:	2300      	movs	r3, #0
 8007e34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e38:	e7a8      	b.n	8007d8c <_printf_i+0x150>
 8007e3a:	6923      	ldr	r3, [r4, #16]
 8007e3c:	462a      	mov	r2, r5
 8007e3e:	4649      	mov	r1, r9
 8007e40:	4640      	mov	r0, r8
 8007e42:	47d0      	blx	sl
 8007e44:	3001      	adds	r0, #1
 8007e46:	d0ab      	beq.n	8007da0 <_printf_i+0x164>
 8007e48:	6823      	ldr	r3, [r4, #0]
 8007e4a:	079b      	lsls	r3, r3, #30
 8007e4c:	d413      	bmi.n	8007e76 <_printf_i+0x23a>
 8007e4e:	68e0      	ldr	r0, [r4, #12]
 8007e50:	9b03      	ldr	r3, [sp, #12]
 8007e52:	4298      	cmp	r0, r3
 8007e54:	bfb8      	it	lt
 8007e56:	4618      	movlt	r0, r3
 8007e58:	e7a4      	b.n	8007da4 <_printf_i+0x168>
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	4632      	mov	r2, r6
 8007e5e:	4649      	mov	r1, r9
 8007e60:	4640      	mov	r0, r8
 8007e62:	47d0      	blx	sl
 8007e64:	3001      	adds	r0, #1
 8007e66:	d09b      	beq.n	8007da0 <_printf_i+0x164>
 8007e68:	3501      	adds	r5, #1
 8007e6a:	68e3      	ldr	r3, [r4, #12]
 8007e6c:	9903      	ldr	r1, [sp, #12]
 8007e6e:	1a5b      	subs	r3, r3, r1
 8007e70:	42ab      	cmp	r3, r5
 8007e72:	dcf2      	bgt.n	8007e5a <_printf_i+0x21e>
 8007e74:	e7eb      	b.n	8007e4e <_printf_i+0x212>
 8007e76:	2500      	movs	r5, #0
 8007e78:	f104 0619 	add.w	r6, r4, #25
 8007e7c:	e7f5      	b.n	8007e6a <_printf_i+0x22e>
 8007e7e:	bf00      	nop
 8007e80:	0800ede2 	.word	0x0800ede2
 8007e84:	0800edf3 	.word	0x0800edf3

08007e88 <_scanf_float>:
 8007e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e8c:	b087      	sub	sp, #28
 8007e8e:	4617      	mov	r7, r2
 8007e90:	9303      	str	r3, [sp, #12]
 8007e92:	688b      	ldr	r3, [r1, #8]
 8007e94:	1e5a      	subs	r2, r3, #1
 8007e96:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007e9a:	bf83      	ittte	hi
 8007e9c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007ea0:	195b      	addhi	r3, r3, r5
 8007ea2:	9302      	strhi	r3, [sp, #8]
 8007ea4:	2300      	movls	r3, #0
 8007ea6:	bf86      	itte	hi
 8007ea8:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007eac:	608b      	strhi	r3, [r1, #8]
 8007eae:	9302      	strls	r3, [sp, #8]
 8007eb0:	680b      	ldr	r3, [r1, #0]
 8007eb2:	468b      	mov	fp, r1
 8007eb4:	2500      	movs	r5, #0
 8007eb6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007eba:	f84b 3b1c 	str.w	r3, [fp], #28
 8007ebe:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007ec2:	4680      	mov	r8, r0
 8007ec4:	460c      	mov	r4, r1
 8007ec6:	465e      	mov	r6, fp
 8007ec8:	46aa      	mov	sl, r5
 8007eca:	46a9      	mov	r9, r5
 8007ecc:	9501      	str	r5, [sp, #4]
 8007ece:	68a2      	ldr	r2, [r4, #8]
 8007ed0:	b152      	cbz	r2, 8007ee8 <_scanf_float+0x60>
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	781b      	ldrb	r3, [r3, #0]
 8007ed6:	2b4e      	cmp	r3, #78	; 0x4e
 8007ed8:	d864      	bhi.n	8007fa4 <_scanf_float+0x11c>
 8007eda:	2b40      	cmp	r3, #64	; 0x40
 8007edc:	d83c      	bhi.n	8007f58 <_scanf_float+0xd0>
 8007ede:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8007ee2:	b2c8      	uxtb	r0, r1
 8007ee4:	280e      	cmp	r0, #14
 8007ee6:	d93a      	bls.n	8007f5e <_scanf_float+0xd6>
 8007ee8:	f1b9 0f00 	cmp.w	r9, #0
 8007eec:	d003      	beq.n	8007ef6 <_scanf_float+0x6e>
 8007eee:	6823      	ldr	r3, [r4, #0]
 8007ef0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007ef4:	6023      	str	r3, [r4, #0]
 8007ef6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007efa:	f1ba 0f01 	cmp.w	sl, #1
 8007efe:	f200 8113 	bhi.w	8008128 <_scanf_float+0x2a0>
 8007f02:	455e      	cmp	r6, fp
 8007f04:	f200 8105 	bhi.w	8008112 <_scanf_float+0x28a>
 8007f08:	2501      	movs	r5, #1
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	b007      	add	sp, #28
 8007f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f12:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007f16:	2a0d      	cmp	r2, #13
 8007f18:	d8e6      	bhi.n	8007ee8 <_scanf_float+0x60>
 8007f1a:	a101      	add	r1, pc, #4	; (adr r1, 8007f20 <_scanf_float+0x98>)
 8007f1c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007f20:	0800805f 	.word	0x0800805f
 8007f24:	08007ee9 	.word	0x08007ee9
 8007f28:	08007ee9 	.word	0x08007ee9
 8007f2c:	08007ee9 	.word	0x08007ee9
 8007f30:	080080bf 	.word	0x080080bf
 8007f34:	08008097 	.word	0x08008097
 8007f38:	08007ee9 	.word	0x08007ee9
 8007f3c:	08007ee9 	.word	0x08007ee9
 8007f40:	0800806d 	.word	0x0800806d
 8007f44:	08007ee9 	.word	0x08007ee9
 8007f48:	08007ee9 	.word	0x08007ee9
 8007f4c:	08007ee9 	.word	0x08007ee9
 8007f50:	08007ee9 	.word	0x08007ee9
 8007f54:	08008025 	.word	0x08008025
 8007f58:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007f5c:	e7db      	b.n	8007f16 <_scanf_float+0x8e>
 8007f5e:	290e      	cmp	r1, #14
 8007f60:	d8c2      	bhi.n	8007ee8 <_scanf_float+0x60>
 8007f62:	a001      	add	r0, pc, #4	; (adr r0, 8007f68 <_scanf_float+0xe0>)
 8007f64:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007f68:	08008017 	.word	0x08008017
 8007f6c:	08007ee9 	.word	0x08007ee9
 8007f70:	08008017 	.word	0x08008017
 8007f74:	080080ab 	.word	0x080080ab
 8007f78:	08007ee9 	.word	0x08007ee9
 8007f7c:	08007fc5 	.word	0x08007fc5
 8007f80:	08008001 	.word	0x08008001
 8007f84:	08008001 	.word	0x08008001
 8007f88:	08008001 	.word	0x08008001
 8007f8c:	08008001 	.word	0x08008001
 8007f90:	08008001 	.word	0x08008001
 8007f94:	08008001 	.word	0x08008001
 8007f98:	08008001 	.word	0x08008001
 8007f9c:	08008001 	.word	0x08008001
 8007fa0:	08008001 	.word	0x08008001
 8007fa4:	2b6e      	cmp	r3, #110	; 0x6e
 8007fa6:	d809      	bhi.n	8007fbc <_scanf_float+0x134>
 8007fa8:	2b60      	cmp	r3, #96	; 0x60
 8007faa:	d8b2      	bhi.n	8007f12 <_scanf_float+0x8a>
 8007fac:	2b54      	cmp	r3, #84	; 0x54
 8007fae:	d077      	beq.n	80080a0 <_scanf_float+0x218>
 8007fb0:	2b59      	cmp	r3, #89	; 0x59
 8007fb2:	d199      	bne.n	8007ee8 <_scanf_float+0x60>
 8007fb4:	2d07      	cmp	r5, #7
 8007fb6:	d197      	bne.n	8007ee8 <_scanf_float+0x60>
 8007fb8:	2508      	movs	r5, #8
 8007fba:	e029      	b.n	8008010 <_scanf_float+0x188>
 8007fbc:	2b74      	cmp	r3, #116	; 0x74
 8007fbe:	d06f      	beq.n	80080a0 <_scanf_float+0x218>
 8007fc0:	2b79      	cmp	r3, #121	; 0x79
 8007fc2:	e7f6      	b.n	8007fb2 <_scanf_float+0x12a>
 8007fc4:	6821      	ldr	r1, [r4, #0]
 8007fc6:	05c8      	lsls	r0, r1, #23
 8007fc8:	d51a      	bpl.n	8008000 <_scanf_float+0x178>
 8007fca:	9b02      	ldr	r3, [sp, #8]
 8007fcc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007fd0:	6021      	str	r1, [r4, #0]
 8007fd2:	f109 0901 	add.w	r9, r9, #1
 8007fd6:	b11b      	cbz	r3, 8007fe0 <_scanf_float+0x158>
 8007fd8:	3b01      	subs	r3, #1
 8007fda:	3201      	adds	r2, #1
 8007fdc:	9302      	str	r3, [sp, #8]
 8007fde:	60a2      	str	r2, [r4, #8]
 8007fe0:	68a3      	ldr	r3, [r4, #8]
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	60a3      	str	r3, [r4, #8]
 8007fe6:	6923      	ldr	r3, [r4, #16]
 8007fe8:	3301      	adds	r3, #1
 8007fea:	6123      	str	r3, [r4, #16]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	3b01      	subs	r3, #1
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	607b      	str	r3, [r7, #4]
 8007ff4:	f340 8084 	ble.w	8008100 <_scanf_float+0x278>
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	3301      	adds	r3, #1
 8007ffc:	603b      	str	r3, [r7, #0]
 8007ffe:	e766      	b.n	8007ece <_scanf_float+0x46>
 8008000:	eb1a 0f05 	cmn.w	sl, r5
 8008004:	f47f af70 	bne.w	8007ee8 <_scanf_float+0x60>
 8008008:	6822      	ldr	r2, [r4, #0]
 800800a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800800e:	6022      	str	r2, [r4, #0]
 8008010:	f806 3b01 	strb.w	r3, [r6], #1
 8008014:	e7e4      	b.n	8007fe0 <_scanf_float+0x158>
 8008016:	6822      	ldr	r2, [r4, #0]
 8008018:	0610      	lsls	r0, r2, #24
 800801a:	f57f af65 	bpl.w	8007ee8 <_scanf_float+0x60>
 800801e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008022:	e7f4      	b.n	800800e <_scanf_float+0x186>
 8008024:	f1ba 0f00 	cmp.w	sl, #0
 8008028:	d10e      	bne.n	8008048 <_scanf_float+0x1c0>
 800802a:	f1b9 0f00 	cmp.w	r9, #0
 800802e:	d10e      	bne.n	800804e <_scanf_float+0x1c6>
 8008030:	6822      	ldr	r2, [r4, #0]
 8008032:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008036:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800803a:	d108      	bne.n	800804e <_scanf_float+0x1c6>
 800803c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008040:	6022      	str	r2, [r4, #0]
 8008042:	f04f 0a01 	mov.w	sl, #1
 8008046:	e7e3      	b.n	8008010 <_scanf_float+0x188>
 8008048:	f1ba 0f02 	cmp.w	sl, #2
 800804c:	d055      	beq.n	80080fa <_scanf_float+0x272>
 800804e:	2d01      	cmp	r5, #1
 8008050:	d002      	beq.n	8008058 <_scanf_float+0x1d0>
 8008052:	2d04      	cmp	r5, #4
 8008054:	f47f af48 	bne.w	8007ee8 <_scanf_float+0x60>
 8008058:	3501      	adds	r5, #1
 800805a:	b2ed      	uxtb	r5, r5
 800805c:	e7d8      	b.n	8008010 <_scanf_float+0x188>
 800805e:	f1ba 0f01 	cmp.w	sl, #1
 8008062:	f47f af41 	bne.w	8007ee8 <_scanf_float+0x60>
 8008066:	f04f 0a02 	mov.w	sl, #2
 800806a:	e7d1      	b.n	8008010 <_scanf_float+0x188>
 800806c:	b97d      	cbnz	r5, 800808e <_scanf_float+0x206>
 800806e:	f1b9 0f00 	cmp.w	r9, #0
 8008072:	f47f af3c 	bne.w	8007eee <_scanf_float+0x66>
 8008076:	6822      	ldr	r2, [r4, #0]
 8008078:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800807c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008080:	f47f af39 	bne.w	8007ef6 <_scanf_float+0x6e>
 8008084:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008088:	6022      	str	r2, [r4, #0]
 800808a:	2501      	movs	r5, #1
 800808c:	e7c0      	b.n	8008010 <_scanf_float+0x188>
 800808e:	2d03      	cmp	r5, #3
 8008090:	d0e2      	beq.n	8008058 <_scanf_float+0x1d0>
 8008092:	2d05      	cmp	r5, #5
 8008094:	e7de      	b.n	8008054 <_scanf_float+0x1cc>
 8008096:	2d02      	cmp	r5, #2
 8008098:	f47f af26 	bne.w	8007ee8 <_scanf_float+0x60>
 800809c:	2503      	movs	r5, #3
 800809e:	e7b7      	b.n	8008010 <_scanf_float+0x188>
 80080a0:	2d06      	cmp	r5, #6
 80080a2:	f47f af21 	bne.w	8007ee8 <_scanf_float+0x60>
 80080a6:	2507      	movs	r5, #7
 80080a8:	e7b2      	b.n	8008010 <_scanf_float+0x188>
 80080aa:	6822      	ldr	r2, [r4, #0]
 80080ac:	0591      	lsls	r1, r2, #22
 80080ae:	f57f af1b 	bpl.w	8007ee8 <_scanf_float+0x60>
 80080b2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80080b6:	6022      	str	r2, [r4, #0]
 80080b8:	f8cd 9004 	str.w	r9, [sp, #4]
 80080bc:	e7a8      	b.n	8008010 <_scanf_float+0x188>
 80080be:	6822      	ldr	r2, [r4, #0]
 80080c0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80080c4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80080c8:	d006      	beq.n	80080d8 <_scanf_float+0x250>
 80080ca:	0550      	lsls	r0, r2, #21
 80080cc:	f57f af0c 	bpl.w	8007ee8 <_scanf_float+0x60>
 80080d0:	f1b9 0f00 	cmp.w	r9, #0
 80080d4:	f43f af0f 	beq.w	8007ef6 <_scanf_float+0x6e>
 80080d8:	0591      	lsls	r1, r2, #22
 80080da:	bf58      	it	pl
 80080dc:	9901      	ldrpl	r1, [sp, #4]
 80080de:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80080e2:	bf58      	it	pl
 80080e4:	eba9 0101 	subpl.w	r1, r9, r1
 80080e8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80080ec:	bf58      	it	pl
 80080ee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80080f2:	6022      	str	r2, [r4, #0]
 80080f4:	f04f 0900 	mov.w	r9, #0
 80080f8:	e78a      	b.n	8008010 <_scanf_float+0x188>
 80080fa:	f04f 0a03 	mov.w	sl, #3
 80080fe:	e787      	b.n	8008010 <_scanf_float+0x188>
 8008100:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008104:	4639      	mov	r1, r7
 8008106:	4640      	mov	r0, r8
 8008108:	4798      	blx	r3
 800810a:	2800      	cmp	r0, #0
 800810c:	f43f aedf 	beq.w	8007ece <_scanf_float+0x46>
 8008110:	e6ea      	b.n	8007ee8 <_scanf_float+0x60>
 8008112:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008116:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800811a:	463a      	mov	r2, r7
 800811c:	4640      	mov	r0, r8
 800811e:	4798      	blx	r3
 8008120:	6923      	ldr	r3, [r4, #16]
 8008122:	3b01      	subs	r3, #1
 8008124:	6123      	str	r3, [r4, #16]
 8008126:	e6ec      	b.n	8007f02 <_scanf_float+0x7a>
 8008128:	1e6b      	subs	r3, r5, #1
 800812a:	2b06      	cmp	r3, #6
 800812c:	d825      	bhi.n	800817a <_scanf_float+0x2f2>
 800812e:	2d02      	cmp	r5, #2
 8008130:	d836      	bhi.n	80081a0 <_scanf_float+0x318>
 8008132:	455e      	cmp	r6, fp
 8008134:	f67f aee8 	bls.w	8007f08 <_scanf_float+0x80>
 8008138:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800813c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008140:	463a      	mov	r2, r7
 8008142:	4640      	mov	r0, r8
 8008144:	4798      	blx	r3
 8008146:	6923      	ldr	r3, [r4, #16]
 8008148:	3b01      	subs	r3, #1
 800814a:	6123      	str	r3, [r4, #16]
 800814c:	e7f1      	b.n	8008132 <_scanf_float+0x2aa>
 800814e:	9802      	ldr	r0, [sp, #8]
 8008150:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008154:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008158:	9002      	str	r0, [sp, #8]
 800815a:	463a      	mov	r2, r7
 800815c:	4640      	mov	r0, r8
 800815e:	4798      	blx	r3
 8008160:	6923      	ldr	r3, [r4, #16]
 8008162:	3b01      	subs	r3, #1
 8008164:	6123      	str	r3, [r4, #16]
 8008166:	f10a 3aff 	add.w	sl, sl, #4294967295
 800816a:	fa5f fa8a 	uxtb.w	sl, sl
 800816e:	f1ba 0f02 	cmp.w	sl, #2
 8008172:	d1ec      	bne.n	800814e <_scanf_float+0x2c6>
 8008174:	3d03      	subs	r5, #3
 8008176:	b2ed      	uxtb	r5, r5
 8008178:	1b76      	subs	r6, r6, r5
 800817a:	6823      	ldr	r3, [r4, #0]
 800817c:	05da      	lsls	r2, r3, #23
 800817e:	d52f      	bpl.n	80081e0 <_scanf_float+0x358>
 8008180:	055b      	lsls	r3, r3, #21
 8008182:	d510      	bpl.n	80081a6 <_scanf_float+0x31e>
 8008184:	455e      	cmp	r6, fp
 8008186:	f67f aebf 	bls.w	8007f08 <_scanf_float+0x80>
 800818a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800818e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008192:	463a      	mov	r2, r7
 8008194:	4640      	mov	r0, r8
 8008196:	4798      	blx	r3
 8008198:	6923      	ldr	r3, [r4, #16]
 800819a:	3b01      	subs	r3, #1
 800819c:	6123      	str	r3, [r4, #16]
 800819e:	e7f1      	b.n	8008184 <_scanf_float+0x2fc>
 80081a0:	46aa      	mov	sl, r5
 80081a2:	9602      	str	r6, [sp, #8]
 80081a4:	e7df      	b.n	8008166 <_scanf_float+0x2de>
 80081a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80081aa:	6923      	ldr	r3, [r4, #16]
 80081ac:	2965      	cmp	r1, #101	; 0x65
 80081ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80081b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80081b6:	6123      	str	r3, [r4, #16]
 80081b8:	d00c      	beq.n	80081d4 <_scanf_float+0x34c>
 80081ba:	2945      	cmp	r1, #69	; 0x45
 80081bc:	d00a      	beq.n	80081d4 <_scanf_float+0x34c>
 80081be:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80081c2:	463a      	mov	r2, r7
 80081c4:	4640      	mov	r0, r8
 80081c6:	4798      	blx	r3
 80081c8:	6923      	ldr	r3, [r4, #16]
 80081ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80081ce:	3b01      	subs	r3, #1
 80081d0:	1eb5      	subs	r5, r6, #2
 80081d2:	6123      	str	r3, [r4, #16]
 80081d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80081d8:	463a      	mov	r2, r7
 80081da:	4640      	mov	r0, r8
 80081dc:	4798      	blx	r3
 80081de:	462e      	mov	r6, r5
 80081e0:	6825      	ldr	r5, [r4, #0]
 80081e2:	f015 0510 	ands.w	r5, r5, #16
 80081e6:	d159      	bne.n	800829c <_scanf_float+0x414>
 80081e8:	7035      	strb	r5, [r6, #0]
 80081ea:	6823      	ldr	r3, [r4, #0]
 80081ec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80081f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80081f4:	d11b      	bne.n	800822e <_scanf_float+0x3a6>
 80081f6:	9b01      	ldr	r3, [sp, #4]
 80081f8:	454b      	cmp	r3, r9
 80081fa:	eba3 0209 	sub.w	r2, r3, r9
 80081fe:	d123      	bne.n	8008248 <_scanf_float+0x3c0>
 8008200:	2200      	movs	r2, #0
 8008202:	4659      	mov	r1, fp
 8008204:	4640      	mov	r0, r8
 8008206:	f000 feb1 	bl	8008f6c <_strtod_r>
 800820a:	6822      	ldr	r2, [r4, #0]
 800820c:	9b03      	ldr	r3, [sp, #12]
 800820e:	f012 0f02 	tst.w	r2, #2
 8008212:	ec57 6b10 	vmov	r6, r7, d0
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	d021      	beq.n	800825e <_scanf_float+0x3d6>
 800821a:	9903      	ldr	r1, [sp, #12]
 800821c:	1d1a      	adds	r2, r3, #4
 800821e:	600a      	str	r2, [r1, #0]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	e9c3 6700 	strd	r6, r7, [r3]
 8008226:	68e3      	ldr	r3, [r4, #12]
 8008228:	3301      	adds	r3, #1
 800822a:	60e3      	str	r3, [r4, #12]
 800822c:	e66d      	b.n	8007f0a <_scanf_float+0x82>
 800822e:	9b04      	ldr	r3, [sp, #16]
 8008230:	2b00      	cmp	r3, #0
 8008232:	d0e5      	beq.n	8008200 <_scanf_float+0x378>
 8008234:	9905      	ldr	r1, [sp, #20]
 8008236:	230a      	movs	r3, #10
 8008238:	462a      	mov	r2, r5
 800823a:	3101      	adds	r1, #1
 800823c:	4640      	mov	r0, r8
 800823e:	f000 ff1d 	bl	800907c <_strtol_r>
 8008242:	9b04      	ldr	r3, [sp, #16]
 8008244:	9e05      	ldr	r6, [sp, #20]
 8008246:	1ac2      	subs	r2, r0, r3
 8008248:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800824c:	429e      	cmp	r6, r3
 800824e:	bf28      	it	cs
 8008250:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008254:	4912      	ldr	r1, [pc, #72]	; (80082a0 <_scanf_float+0x418>)
 8008256:	4630      	mov	r0, r6
 8008258:	f000 f844 	bl	80082e4 <siprintf>
 800825c:	e7d0      	b.n	8008200 <_scanf_float+0x378>
 800825e:	9903      	ldr	r1, [sp, #12]
 8008260:	f012 0f04 	tst.w	r2, #4
 8008264:	f103 0204 	add.w	r2, r3, #4
 8008268:	600a      	str	r2, [r1, #0]
 800826a:	d1d9      	bne.n	8008220 <_scanf_float+0x398>
 800826c:	f8d3 8000 	ldr.w	r8, [r3]
 8008270:	ee10 2a10 	vmov	r2, s0
 8008274:	ee10 0a10 	vmov	r0, s0
 8008278:	463b      	mov	r3, r7
 800827a:	4639      	mov	r1, r7
 800827c:	f7f8 fc56 	bl	8000b2c <__aeabi_dcmpun>
 8008280:	b128      	cbz	r0, 800828e <_scanf_float+0x406>
 8008282:	4808      	ldr	r0, [pc, #32]	; (80082a4 <_scanf_float+0x41c>)
 8008284:	f000 f828 	bl	80082d8 <nanf>
 8008288:	ed88 0a00 	vstr	s0, [r8]
 800828c:	e7cb      	b.n	8008226 <_scanf_float+0x39e>
 800828e:	4630      	mov	r0, r6
 8008290:	4639      	mov	r1, r7
 8008292:	f7f8 fca9 	bl	8000be8 <__aeabi_d2f>
 8008296:	f8c8 0000 	str.w	r0, [r8]
 800829a:	e7c4      	b.n	8008226 <_scanf_float+0x39e>
 800829c:	2500      	movs	r5, #0
 800829e:	e634      	b.n	8007f0a <_scanf_float+0x82>
 80082a0:	0800ee04 	.word	0x0800ee04
 80082a4:	0800f278 	.word	0x0800f278

080082a8 <iprintf>:
 80082a8:	b40f      	push	{r0, r1, r2, r3}
 80082aa:	4b0a      	ldr	r3, [pc, #40]	; (80082d4 <iprintf+0x2c>)
 80082ac:	b513      	push	{r0, r1, r4, lr}
 80082ae:	681c      	ldr	r4, [r3, #0]
 80082b0:	b124      	cbz	r4, 80082bc <iprintf+0x14>
 80082b2:	69a3      	ldr	r3, [r4, #24]
 80082b4:	b913      	cbnz	r3, 80082bc <iprintf+0x14>
 80082b6:	4620      	mov	r0, r4
 80082b8:	f001 fdb4 	bl	8009e24 <__sinit>
 80082bc:	ab05      	add	r3, sp, #20
 80082be:	9a04      	ldr	r2, [sp, #16]
 80082c0:	68a1      	ldr	r1, [r4, #8]
 80082c2:	9301      	str	r3, [sp, #4]
 80082c4:	4620      	mov	r0, r4
 80082c6:	f003 f927 	bl	800b518 <_vfiprintf_r>
 80082ca:	b002      	add	sp, #8
 80082cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80082d0:	b004      	add	sp, #16
 80082d2:	4770      	bx	lr
 80082d4:	2000000c 	.word	0x2000000c

080082d8 <nanf>:
 80082d8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80082e0 <nanf+0x8>
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	7fc00000 	.word	0x7fc00000

080082e4 <siprintf>:
 80082e4:	b40e      	push	{r1, r2, r3}
 80082e6:	b500      	push	{lr}
 80082e8:	b09c      	sub	sp, #112	; 0x70
 80082ea:	ab1d      	add	r3, sp, #116	; 0x74
 80082ec:	9002      	str	r0, [sp, #8]
 80082ee:	9006      	str	r0, [sp, #24]
 80082f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80082f4:	4809      	ldr	r0, [pc, #36]	; (800831c <siprintf+0x38>)
 80082f6:	9107      	str	r1, [sp, #28]
 80082f8:	9104      	str	r1, [sp, #16]
 80082fa:	4909      	ldr	r1, [pc, #36]	; (8008320 <siprintf+0x3c>)
 80082fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008300:	9105      	str	r1, [sp, #20]
 8008302:	6800      	ldr	r0, [r0, #0]
 8008304:	9301      	str	r3, [sp, #4]
 8008306:	a902      	add	r1, sp, #8
 8008308:	f002 ffdc 	bl	800b2c4 <_svfiprintf_r>
 800830c:	9b02      	ldr	r3, [sp, #8]
 800830e:	2200      	movs	r2, #0
 8008310:	701a      	strb	r2, [r3, #0]
 8008312:	b01c      	add	sp, #112	; 0x70
 8008314:	f85d eb04 	ldr.w	lr, [sp], #4
 8008318:	b003      	add	sp, #12
 800831a:	4770      	bx	lr
 800831c:	2000000c 	.word	0x2000000c
 8008320:	ffff0208 	.word	0xffff0208

08008324 <sulp>:
 8008324:	b570      	push	{r4, r5, r6, lr}
 8008326:	4604      	mov	r4, r0
 8008328:	460d      	mov	r5, r1
 800832a:	ec45 4b10 	vmov	d0, r4, r5
 800832e:	4616      	mov	r6, r2
 8008330:	f002 fd26 	bl	800ad80 <__ulp>
 8008334:	ec51 0b10 	vmov	r0, r1, d0
 8008338:	b17e      	cbz	r6, 800835a <sulp+0x36>
 800833a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800833e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008342:	2b00      	cmp	r3, #0
 8008344:	dd09      	ble.n	800835a <sulp+0x36>
 8008346:	051b      	lsls	r3, r3, #20
 8008348:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800834c:	2400      	movs	r4, #0
 800834e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008352:	4622      	mov	r2, r4
 8008354:	462b      	mov	r3, r5
 8008356:	f7f8 f94f 	bl	80005f8 <__aeabi_dmul>
 800835a:	bd70      	pop	{r4, r5, r6, pc}
 800835c:	0000      	movs	r0, r0
	...

08008360 <_strtod_l>:
 8008360:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008364:	ed2d 8b02 	vpush	{d8}
 8008368:	b09d      	sub	sp, #116	; 0x74
 800836a:	461f      	mov	r7, r3
 800836c:	2300      	movs	r3, #0
 800836e:	9318      	str	r3, [sp, #96]	; 0x60
 8008370:	4ba2      	ldr	r3, [pc, #648]	; (80085fc <_strtod_l+0x29c>)
 8008372:	9213      	str	r2, [sp, #76]	; 0x4c
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	9305      	str	r3, [sp, #20]
 8008378:	4604      	mov	r4, r0
 800837a:	4618      	mov	r0, r3
 800837c:	4688      	mov	r8, r1
 800837e:	f7f7 ff27 	bl	80001d0 <strlen>
 8008382:	f04f 0a00 	mov.w	sl, #0
 8008386:	4605      	mov	r5, r0
 8008388:	f04f 0b00 	mov.w	fp, #0
 800838c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008390:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008392:	781a      	ldrb	r2, [r3, #0]
 8008394:	2a2b      	cmp	r2, #43	; 0x2b
 8008396:	d04e      	beq.n	8008436 <_strtod_l+0xd6>
 8008398:	d83b      	bhi.n	8008412 <_strtod_l+0xb2>
 800839a:	2a0d      	cmp	r2, #13
 800839c:	d834      	bhi.n	8008408 <_strtod_l+0xa8>
 800839e:	2a08      	cmp	r2, #8
 80083a0:	d834      	bhi.n	800840c <_strtod_l+0xac>
 80083a2:	2a00      	cmp	r2, #0
 80083a4:	d03e      	beq.n	8008424 <_strtod_l+0xc4>
 80083a6:	2300      	movs	r3, #0
 80083a8:	930a      	str	r3, [sp, #40]	; 0x28
 80083aa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80083ac:	7833      	ldrb	r3, [r6, #0]
 80083ae:	2b30      	cmp	r3, #48	; 0x30
 80083b0:	f040 80b0 	bne.w	8008514 <_strtod_l+0x1b4>
 80083b4:	7873      	ldrb	r3, [r6, #1]
 80083b6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80083ba:	2b58      	cmp	r3, #88	; 0x58
 80083bc:	d168      	bne.n	8008490 <_strtod_l+0x130>
 80083be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083c0:	9301      	str	r3, [sp, #4]
 80083c2:	ab18      	add	r3, sp, #96	; 0x60
 80083c4:	9702      	str	r7, [sp, #8]
 80083c6:	9300      	str	r3, [sp, #0]
 80083c8:	4a8d      	ldr	r2, [pc, #564]	; (8008600 <_strtod_l+0x2a0>)
 80083ca:	ab19      	add	r3, sp, #100	; 0x64
 80083cc:	a917      	add	r1, sp, #92	; 0x5c
 80083ce:	4620      	mov	r0, r4
 80083d0:	f001 fe2c 	bl	800a02c <__gethex>
 80083d4:	f010 0707 	ands.w	r7, r0, #7
 80083d8:	4605      	mov	r5, r0
 80083da:	d005      	beq.n	80083e8 <_strtod_l+0x88>
 80083dc:	2f06      	cmp	r7, #6
 80083de:	d12c      	bne.n	800843a <_strtod_l+0xda>
 80083e0:	3601      	adds	r6, #1
 80083e2:	2300      	movs	r3, #0
 80083e4:	9617      	str	r6, [sp, #92]	; 0x5c
 80083e6:	930a      	str	r3, [sp, #40]	; 0x28
 80083e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	f040 8590 	bne.w	8008f10 <_strtod_l+0xbb0>
 80083f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083f2:	b1eb      	cbz	r3, 8008430 <_strtod_l+0xd0>
 80083f4:	4652      	mov	r2, sl
 80083f6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80083fa:	ec43 2b10 	vmov	d0, r2, r3
 80083fe:	b01d      	add	sp, #116	; 0x74
 8008400:	ecbd 8b02 	vpop	{d8}
 8008404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008408:	2a20      	cmp	r2, #32
 800840a:	d1cc      	bne.n	80083a6 <_strtod_l+0x46>
 800840c:	3301      	adds	r3, #1
 800840e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008410:	e7be      	b.n	8008390 <_strtod_l+0x30>
 8008412:	2a2d      	cmp	r2, #45	; 0x2d
 8008414:	d1c7      	bne.n	80083a6 <_strtod_l+0x46>
 8008416:	2201      	movs	r2, #1
 8008418:	920a      	str	r2, [sp, #40]	; 0x28
 800841a:	1c5a      	adds	r2, r3, #1
 800841c:	9217      	str	r2, [sp, #92]	; 0x5c
 800841e:	785b      	ldrb	r3, [r3, #1]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d1c2      	bne.n	80083aa <_strtod_l+0x4a>
 8008424:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008426:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800842a:	2b00      	cmp	r3, #0
 800842c:	f040 856e 	bne.w	8008f0c <_strtod_l+0xbac>
 8008430:	4652      	mov	r2, sl
 8008432:	465b      	mov	r3, fp
 8008434:	e7e1      	b.n	80083fa <_strtod_l+0x9a>
 8008436:	2200      	movs	r2, #0
 8008438:	e7ee      	b.n	8008418 <_strtod_l+0xb8>
 800843a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800843c:	b13a      	cbz	r2, 800844e <_strtod_l+0xee>
 800843e:	2135      	movs	r1, #53	; 0x35
 8008440:	a81a      	add	r0, sp, #104	; 0x68
 8008442:	f002 fda8 	bl	800af96 <__copybits>
 8008446:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008448:	4620      	mov	r0, r4
 800844a:	f002 f967 	bl	800a71c <_Bfree>
 800844e:	3f01      	subs	r7, #1
 8008450:	2f04      	cmp	r7, #4
 8008452:	d806      	bhi.n	8008462 <_strtod_l+0x102>
 8008454:	e8df f007 	tbb	[pc, r7]
 8008458:	1714030a 	.word	0x1714030a
 800845c:	0a          	.byte	0x0a
 800845d:	00          	.byte	0x00
 800845e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8008462:	0728      	lsls	r0, r5, #28
 8008464:	d5c0      	bpl.n	80083e8 <_strtod_l+0x88>
 8008466:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800846a:	e7bd      	b.n	80083e8 <_strtod_l+0x88>
 800846c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008470:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008472:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008476:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800847a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800847e:	e7f0      	b.n	8008462 <_strtod_l+0x102>
 8008480:	f8df b180 	ldr.w	fp, [pc, #384]	; 8008604 <_strtod_l+0x2a4>
 8008484:	e7ed      	b.n	8008462 <_strtod_l+0x102>
 8008486:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800848a:	f04f 3aff 	mov.w	sl, #4294967295
 800848e:	e7e8      	b.n	8008462 <_strtod_l+0x102>
 8008490:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008492:	1c5a      	adds	r2, r3, #1
 8008494:	9217      	str	r2, [sp, #92]	; 0x5c
 8008496:	785b      	ldrb	r3, [r3, #1]
 8008498:	2b30      	cmp	r3, #48	; 0x30
 800849a:	d0f9      	beq.n	8008490 <_strtod_l+0x130>
 800849c:	2b00      	cmp	r3, #0
 800849e:	d0a3      	beq.n	80083e8 <_strtod_l+0x88>
 80084a0:	2301      	movs	r3, #1
 80084a2:	f04f 0900 	mov.w	r9, #0
 80084a6:	9304      	str	r3, [sp, #16]
 80084a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80084aa:	9308      	str	r3, [sp, #32]
 80084ac:	f8cd 901c 	str.w	r9, [sp, #28]
 80084b0:	464f      	mov	r7, r9
 80084b2:	220a      	movs	r2, #10
 80084b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80084b6:	7806      	ldrb	r6, [r0, #0]
 80084b8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80084bc:	b2d9      	uxtb	r1, r3
 80084be:	2909      	cmp	r1, #9
 80084c0:	d92a      	bls.n	8008518 <_strtod_l+0x1b8>
 80084c2:	9905      	ldr	r1, [sp, #20]
 80084c4:	462a      	mov	r2, r5
 80084c6:	f003 f9b2 	bl	800b82e <strncmp>
 80084ca:	b398      	cbz	r0, 8008534 <_strtod_l+0x1d4>
 80084cc:	2000      	movs	r0, #0
 80084ce:	4632      	mov	r2, r6
 80084d0:	463d      	mov	r5, r7
 80084d2:	9005      	str	r0, [sp, #20]
 80084d4:	4603      	mov	r3, r0
 80084d6:	2a65      	cmp	r2, #101	; 0x65
 80084d8:	d001      	beq.n	80084de <_strtod_l+0x17e>
 80084da:	2a45      	cmp	r2, #69	; 0x45
 80084dc:	d118      	bne.n	8008510 <_strtod_l+0x1b0>
 80084de:	b91d      	cbnz	r5, 80084e8 <_strtod_l+0x188>
 80084e0:	9a04      	ldr	r2, [sp, #16]
 80084e2:	4302      	orrs	r2, r0
 80084e4:	d09e      	beq.n	8008424 <_strtod_l+0xc4>
 80084e6:	2500      	movs	r5, #0
 80084e8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80084ec:	f108 0201 	add.w	r2, r8, #1
 80084f0:	9217      	str	r2, [sp, #92]	; 0x5c
 80084f2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80084f6:	2a2b      	cmp	r2, #43	; 0x2b
 80084f8:	d075      	beq.n	80085e6 <_strtod_l+0x286>
 80084fa:	2a2d      	cmp	r2, #45	; 0x2d
 80084fc:	d07b      	beq.n	80085f6 <_strtod_l+0x296>
 80084fe:	f04f 0c00 	mov.w	ip, #0
 8008502:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008506:	2909      	cmp	r1, #9
 8008508:	f240 8082 	bls.w	8008610 <_strtod_l+0x2b0>
 800850c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008510:	2600      	movs	r6, #0
 8008512:	e09d      	b.n	8008650 <_strtod_l+0x2f0>
 8008514:	2300      	movs	r3, #0
 8008516:	e7c4      	b.n	80084a2 <_strtod_l+0x142>
 8008518:	2f08      	cmp	r7, #8
 800851a:	bfd8      	it	le
 800851c:	9907      	ldrle	r1, [sp, #28]
 800851e:	f100 0001 	add.w	r0, r0, #1
 8008522:	bfda      	itte	le
 8008524:	fb02 3301 	mlale	r3, r2, r1, r3
 8008528:	9307      	strle	r3, [sp, #28]
 800852a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800852e:	3701      	adds	r7, #1
 8008530:	9017      	str	r0, [sp, #92]	; 0x5c
 8008532:	e7bf      	b.n	80084b4 <_strtod_l+0x154>
 8008534:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008536:	195a      	adds	r2, r3, r5
 8008538:	9217      	str	r2, [sp, #92]	; 0x5c
 800853a:	5d5a      	ldrb	r2, [r3, r5]
 800853c:	2f00      	cmp	r7, #0
 800853e:	d037      	beq.n	80085b0 <_strtod_l+0x250>
 8008540:	9005      	str	r0, [sp, #20]
 8008542:	463d      	mov	r5, r7
 8008544:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008548:	2b09      	cmp	r3, #9
 800854a:	d912      	bls.n	8008572 <_strtod_l+0x212>
 800854c:	2301      	movs	r3, #1
 800854e:	e7c2      	b.n	80084d6 <_strtod_l+0x176>
 8008550:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008552:	1c5a      	adds	r2, r3, #1
 8008554:	9217      	str	r2, [sp, #92]	; 0x5c
 8008556:	785a      	ldrb	r2, [r3, #1]
 8008558:	3001      	adds	r0, #1
 800855a:	2a30      	cmp	r2, #48	; 0x30
 800855c:	d0f8      	beq.n	8008550 <_strtod_l+0x1f0>
 800855e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008562:	2b08      	cmp	r3, #8
 8008564:	f200 84d9 	bhi.w	8008f1a <_strtod_l+0xbba>
 8008568:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800856a:	9005      	str	r0, [sp, #20]
 800856c:	2000      	movs	r0, #0
 800856e:	9308      	str	r3, [sp, #32]
 8008570:	4605      	mov	r5, r0
 8008572:	3a30      	subs	r2, #48	; 0x30
 8008574:	f100 0301 	add.w	r3, r0, #1
 8008578:	d014      	beq.n	80085a4 <_strtod_l+0x244>
 800857a:	9905      	ldr	r1, [sp, #20]
 800857c:	4419      	add	r1, r3
 800857e:	9105      	str	r1, [sp, #20]
 8008580:	462b      	mov	r3, r5
 8008582:	eb00 0e05 	add.w	lr, r0, r5
 8008586:	210a      	movs	r1, #10
 8008588:	4573      	cmp	r3, lr
 800858a:	d113      	bne.n	80085b4 <_strtod_l+0x254>
 800858c:	182b      	adds	r3, r5, r0
 800858e:	2b08      	cmp	r3, #8
 8008590:	f105 0501 	add.w	r5, r5, #1
 8008594:	4405      	add	r5, r0
 8008596:	dc1c      	bgt.n	80085d2 <_strtod_l+0x272>
 8008598:	9907      	ldr	r1, [sp, #28]
 800859a:	230a      	movs	r3, #10
 800859c:	fb03 2301 	mla	r3, r3, r1, r2
 80085a0:	9307      	str	r3, [sp, #28]
 80085a2:	2300      	movs	r3, #0
 80085a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80085a6:	1c51      	adds	r1, r2, #1
 80085a8:	9117      	str	r1, [sp, #92]	; 0x5c
 80085aa:	7852      	ldrb	r2, [r2, #1]
 80085ac:	4618      	mov	r0, r3
 80085ae:	e7c9      	b.n	8008544 <_strtod_l+0x1e4>
 80085b0:	4638      	mov	r0, r7
 80085b2:	e7d2      	b.n	800855a <_strtod_l+0x1fa>
 80085b4:	2b08      	cmp	r3, #8
 80085b6:	dc04      	bgt.n	80085c2 <_strtod_l+0x262>
 80085b8:	9e07      	ldr	r6, [sp, #28]
 80085ba:	434e      	muls	r6, r1
 80085bc:	9607      	str	r6, [sp, #28]
 80085be:	3301      	adds	r3, #1
 80085c0:	e7e2      	b.n	8008588 <_strtod_l+0x228>
 80085c2:	f103 0c01 	add.w	ip, r3, #1
 80085c6:	f1bc 0f10 	cmp.w	ip, #16
 80085ca:	bfd8      	it	le
 80085cc:	fb01 f909 	mulle.w	r9, r1, r9
 80085d0:	e7f5      	b.n	80085be <_strtod_l+0x25e>
 80085d2:	2d10      	cmp	r5, #16
 80085d4:	bfdc      	itt	le
 80085d6:	230a      	movle	r3, #10
 80085d8:	fb03 2909 	mlale	r9, r3, r9, r2
 80085dc:	e7e1      	b.n	80085a2 <_strtod_l+0x242>
 80085de:	2300      	movs	r3, #0
 80085e0:	9305      	str	r3, [sp, #20]
 80085e2:	2301      	movs	r3, #1
 80085e4:	e77c      	b.n	80084e0 <_strtod_l+0x180>
 80085e6:	f04f 0c00 	mov.w	ip, #0
 80085ea:	f108 0202 	add.w	r2, r8, #2
 80085ee:	9217      	str	r2, [sp, #92]	; 0x5c
 80085f0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80085f4:	e785      	b.n	8008502 <_strtod_l+0x1a2>
 80085f6:	f04f 0c01 	mov.w	ip, #1
 80085fa:	e7f6      	b.n	80085ea <_strtod_l+0x28a>
 80085fc:	0800f0bc 	.word	0x0800f0bc
 8008600:	0800ee0c 	.word	0x0800ee0c
 8008604:	7ff00000 	.word	0x7ff00000
 8008608:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800860a:	1c51      	adds	r1, r2, #1
 800860c:	9117      	str	r1, [sp, #92]	; 0x5c
 800860e:	7852      	ldrb	r2, [r2, #1]
 8008610:	2a30      	cmp	r2, #48	; 0x30
 8008612:	d0f9      	beq.n	8008608 <_strtod_l+0x2a8>
 8008614:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008618:	2908      	cmp	r1, #8
 800861a:	f63f af79 	bhi.w	8008510 <_strtod_l+0x1b0>
 800861e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008622:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008624:	9206      	str	r2, [sp, #24]
 8008626:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008628:	1c51      	adds	r1, r2, #1
 800862a:	9117      	str	r1, [sp, #92]	; 0x5c
 800862c:	7852      	ldrb	r2, [r2, #1]
 800862e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008632:	2e09      	cmp	r6, #9
 8008634:	d937      	bls.n	80086a6 <_strtod_l+0x346>
 8008636:	9e06      	ldr	r6, [sp, #24]
 8008638:	1b89      	subs	r1, r1, r6
 800863a:	2908      	cmp	r1, #8
 800863c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008640:	dc02      	bgt.n	8008648 <_strtod_l+0x2e8>
 8008642:	4576      	cmp	r6, lr
 8008644:	bfa8      	it	ge
 8008646:	4676      	movge	r6, lr
 8008648:	f1bc 0f00 	cmp.w	ip, #0
 800864c:	d000      	beq.n	8008650 <_strtod_l+0x2f0>
 800864e:	4276      	negs	r6, r6
 8008650:	2d00      	cmp	r5, #0
 8008652:	d14d      	bne.n	80086f0 <_strtod_l+0x390>
 8008654:	9904      	ldr	r1, [sp, #16]
 8008656:	4301      	orrs	r1, r0
 8008658:	f47f aec6 	bne.w	80083e8 <_strtod_l+0x88>
 800865c:	2b00      	cmp	r3, #0
 800865e:	f47f aee1 	bne.w	8008424 <_strtod_l+0xc4>
 8008662:	2a69      	cmp	r2, #105	; 0x69
 8008664:	d027      	beq.n	80086b6 <_strtod_l+0x356>
 8008666:	dc24      	bgt.n	80086b2 <_strtod_l+0x352>
 8008668:	2a49      	cmp	r2, #73	; 0x49
 800866a:	d024      	beq.n	80086b6 <_strtod_l+0x356>
 800866c:	2a4e      	cmp	r2, #78	; 0x4e
 800866e:	f47f aed9 	bne.w	8008424 <_strtod_l+0xc4>
 8008672:	499f      	ldr	r1, [pc, #636]	; (80088f0 <_strtod_l+0x590>)
 8008674:	a817      	add	r0, sp, #92	; 0x5c
 8008676:	f001 ff31 	bl	800a4dc <__match>
 800867a:	2800      	cmp	r0, #0
 800867c:	f43f aed2 	beq.w	8008424 <_strtod_l+0xc4>
 8008680:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008682:	781b      	ldrb	r3, [r3, #0]
 8008684:	2b28      	cmp	r3, #40	; 0x28
 8008686:	d12d      	bne.n	80086e4 <_strtod_l+0x384>
 8008688:	499a      	ldr	r1, [pc, #616]	; (80088f4 <_strtod_l+0x594>)
 800868a:	aa1a      	add	r2, sp, #104	; 0x68
 800868c:	a817      	add	r0, sp, #92	; 0x5c
 800868e:	f001 ff39 	bl	800a504 <__hexnan>
 8008692:	2805      	cmp	r0, #5
 8008694:	d126      	bne.n	80086e4 <_strtod_l+0x384>
 8008696:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008698:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800869c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80086a0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80086a4:	e6a0      	b.n	80083e8 <_strtod_l+0x88>
 80086a6:	210a      	movs	r1, #10
 80086a8:	fb01 2e0e 	mla	lr, r1, lr, r2
 80086ac:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80086b0:	e7b9      	b.n	8008626 <_strtod_l+0x2c6>
 80086b2:	2a6e      	cmp	r2, #110	; 0x6e
 80086b4:	e7db      	b.n	800866e <_strtod_l+0x30e>
 80086b6:	4990      	ldr	r1, [pc, #576]	; (80088f8 <_strtod_l+0x598>)
 80086b8:	a817      	add	r0, sp, #92	; 0x5c
 80086ba:	f001 ff0f 	bl	800a4dc <__match>
 80086be:	2800      	cmp	r0, #0
 80086c0:	f43f aeb0 	beq.w	8008424 <_strtod_l+0xc4>
 80086c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086c6:	498d      	ldr	r1, [pc, #564]	; (80088fc <_strtod_l+0x59c>)
 80086c8:	3b01      	subs	r3, #1
 80086ca:	a817      	add	r0, sp, #92	; 0x5c
 80086cc:	9317      	str	r3, [sp, #92]	; 0x5c
 80086ce:	f001 ff05 	bl	800a4dc <__match>
 80086d2:	b910      	cbnz	r0, 80086da <_strtod_l+0x37a>
 80086d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80086d6:	3301      	adds	r3, #1
 80086d8:	9317      	str	r3, [sp, #92]	; 0x5c
 80086da:	f8df b230 	ldr.w	fp, [pc, #560]	; 800890c <_strtod_l+0x5ac>
 80086de:	f04f 0a00 	mov.w	sl, #0
 80086e2:	e681      	b.n	80083e8 <_strtod_l+0x88>
 80086e4:	4886      	ldr	r0, [pc, #536]	; (8008900 <_strtod_l+0x5a0>)
 80086e6:	f003 f847 	bl	800b778 <nan>
 80086ea:	ec5b ab10 	vmov	sl, fp, d0
 80086ee:	e67b      	b.n	80083e8 <_strtod_l+0x88>
 80086f0:	9b05      	ldr	r3, [sp, #20]
 80086f2:	9807      	ldr	r0, [sp, #28]
 80086f4:	1af3      	subs	r3, r6, r3
 80086f6:	2f00      	cmp	r7, #0
 80086f8:	bf08      	it	eq
 80086fa:	462f      	moveq	r7, r5
 80086fc:	2d10      	cmp	r5, #16
 80086fe:	9306      	str	r3, [sp, #24]
 8008700:	46a8      	mov	r8, r5
 8008702:	bfa8      	it	ge
 8008704:	f04f 0810 	movge.w	r8, #16
 8008708:	f7f7 fefc 	bl	8000504 <__aeabi_ui2d>
 800870c:	2d09      	cmp	r5, #9
 800870e:	4682      	mov	sl, r0
 8008710:	468b      	mov	fp, r1
 8008712:	dd13      	ble.n	800873c <_strtod_l+0x3dc>
 8008714:	4b7b      	ldr	r3, [pc, #492]	; (8008904 <_strtod_l+0x5a4>)
 8008716:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800871a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800871e:	f7f7 ff6b 	bl	80005f8 <__aeabi_dmul>
 8008722:	4682      	mov	sl, r0
 8008724:	4648      	mov	r0, r9
 8008726:	468b      	mov	fp, r1
 8008728:	f7f7 feec 	bl	8000504 <__aeabi_ui2d>
 800872c:	4602      	mov	r2, r0
 800872e:	460b      	mov	r3, r1
 8008730:	4650      	mov	r0, sl
 8008732:	4659      	mov	r1, fp
 8008734:	f7f7 fdaa 	bl	800028c <__adddf3>
 8008738:	4682      	mov	sl, r0
 800873a:	468b      	mov	fp, r1
 800873c:	2d0f      	cmp	r5, #15
 800873e:	dc38      	bgt.n	80087b2 <_strtod_l+0x452>
 8008740:	9b06      	ldr	r3, [sp, #24]
 8008742:	2b00      	cmp	r3, #0
 8008744:	f43f ae50 	beq.w	80083e8 <_strtod_l+0x88>
 8008748:	dd24      	ble.n	8008794 <_strtod_l+0x434>
 800874a:	2b16      	cmp	r3, #22
 800874c:	dc0b      	bgt.n	8008766 <_strtod_l+0x406>
 800874e:	496d      	ldr	r1, [pc, #436]	; (8008904 <_strtod_l+0x5a4>)
 8008750:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008754:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008758:	4652      	mov	r2, sl
 800875a:	465b      	mov	r3, fp
 800875c:	f7f7 ff4c 	bl	80005f8 <__aeabi_dmul>
 8008760:	4682      	mov	sl, r0
 8008762:	468b      	mov	fp, r1
 8008764:	e640      	b.n	80083e8 <_strtod_l+0x88>
 8008766:	9a06      	ldr	r2, [sp, #24]
 8008768:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800876c:	4293      	cmp	r3, r2
 800876e:	db20      	blt.n	80087b2 <_strtod_l+0x452>
 8008770:	4c64      	ldr	r4, [pc, #400]	; (8008904 <_strtod_l+0x5a4>)
 8008772:	f1c5 050f 	rsb	r5, r5, #15
 8008776:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800877a:	4652      	mov	r2, sl
 800877c:	465b      	mov	r3, fp
 800877e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008782:	f7f7 ff39 	bl	80005f8 <__aeabi_dmul>
 8008786:	9b06      	ldr	r3, [sp, #24]
 8008788:	1b5d      	subs	r5, r3, r5
 800878a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800878e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008792:	e7e3      	b.n	800875c <_strtod_l+0x3fc>
 8008794:	9b06      	ldr	r3, [sp, #24]
 8008796:	3316      	adds	r3, #22
 8008798:	db0b      	blt.n	80087b2 <_strtod_l+0x452>
 800879a:	9b05      	ldr	r3, [sp, #20]
 800879c:	1b9e      	subs	r6, r3, r6
 800879e:	4b59      	ldr	r3, [pc, #356]	; (8008904 <_strtod_l+0x5a4>)
 80087a0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80087a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80087a8:	4650      	mov	r0, sl
 80087aa:	4659      	mov	r1, fp
 80087ac:	f7f8 f84e 	bl	800084c <__aeabi_ddiv>
 80087b0:	e7d6      	b.n	8008760 <_strtod_l+0x400>
 80087b2:	9b06      	ldr	r3, [sp, #24]
 80087b4:	eba5 0808 	sub.w	r8, r5, r8
 80087b8:	4498      	add	r8, r3
 80087ba:	f1b8 0f00 	cmp.w	r8, #0
 80087be:	dd74      	ble.n	80088aa <_strtod_l+0x54a>
 80087c0:	f018 030f 	ands.w	r3, r8, #15
 80087c4:	d00a      	beq.n	80087dc <_strtod_l+0x47c>
 80087c6:	494f      	ldr	r1, [pc, #316]	; (8008904 <_strtod_l+0x5a4>)
 80087c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80087cc:	4652      	mov	r2, sl
 80087ce:	465b      	mov	r3, fp
 80087d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80087d4:	f7f7 ff10 	bl	80005f8 <__aeabi_dmul>
 80087d8:	4682      	mov	sl, r0
 80087da:	468b      	mov	fp, r1
 80087dc:	f038 080f 	bics.w	r8, r8, #15
 80087e0:	d04f      	beq.n	8008882 <_strtod_l+0x522>
 80087e2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80087e6:	dd22      	ble.n	800882e <_strtod_l+0x4ce>
 80087e8:	2500      	movs	r5, #0
 80087ea:	462e      	mov	r6, r5
 80087ec:	9507      	str	r5, [sp, #28]
 80087ee:	9505      	str	r5, [sp, #20]
 80087f0:	2322      	movs	r3, #34	; 0x22
 80087f2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800890c <_strtod_l+0x5ac>
 80087f6:	6023      	str	r3, [r4, #0]
 80087f8:	f04f 0a00 	mov.w	sl, #0
 80087fc:	9b07      	ldr	r3, [sp, #28]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	f43f adf2 	beq.w	80083e8 <_strtod_l+0x88>
 8008804:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008806:	4620      	mov	r0, r4
 8008808:	f001 ff88 	bl	800a71c <_Bfree>
 800880c:	9905      	ldr	r1, [sp, #20]
 800880e:	4620      	mov	r0, r4
 8008810:	f001 ff84 	bl	800a71c <_Bfree>
 8008814:	4631      	mov	r1, r6
 8008816:	4620      	mov	r0, r4
 8008818:	f001 ff80 	bl	800a71c <_Bfree>
 800881c:	9907      	ldr	r1, [sp, #28]
 800881e:	4620      	mov	r0, r4
 8008820:	f001 ff7c 	bl	800a71c <_Bfree>
 8008824:	4629      	mov	r1, r5
 8008826:	4620      	mov	r0, r4
 8008828:	f001 ff78 	bl	800a71c <_Bfree>
 800882c:	e5dc      	b.n	80083e8 <_strtod_l+0x88>
 800882e:	4b36      	ldr	r3, [pc, #216]	; (8008908 <_strtod_l+0x5a8>)
 8008830:	9304      	str	r3, [sp, #16]
 8008832:	2300      	movs	r3, #0
 8008834:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008838:	4650      	mov	r0, sl
 800883a:	4659      	mov	r1, fp
 800883c:	4699      	mov	r9, r3
 800883e:	f1b8 0f01 	cmp.w	r8, #1
 8008842:	dc21      	bgt.n	8008888 <_strtod_l+0x528>
 8008844:	b10b      	cbz	r3, 800884a <_strtod_l+0x4ea>
 8008846:	4682      	mov	sl, r0
 8008848:	468b      	mov	fp, r1
 800884a:	4b2f      	ldr	r3, [pc, #188]	; (8008908 <_strtod_l+0x5a8>)
 800884c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008850:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008854:	4652      	mov	r2, sl
 8008856:	465b      	mov	r3, fp
 8008858:	e9d9 0100 	ldrd	r0, r1, [r9]
 800885c:	f7f7 fecc 	bl	80005f8 <__aeabi_dmul>
 8008860:	4b2a      	ldr	r3, [pc, #168]	; (800890c <_strtod_l+0x5ac>)
 8008862:	460a      	mov	r2, r1
 8008864:	400b      	ands	r3, r1
 8008866:	492a      	ldr	r1, [pc, #168]	; (8008910 <_strtod_l+0x5b0>)
 8008868:	428b      	cmp	r3, r1
 800886a:	4682      	mov	sl, r0
 800886c:	d8bc      	bhi.n	80087e8 <_strtod_l+0x488>
 800886e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008872:	428b      	cmp	r3, r1
 8008874:	bf86      	itte	hi
 8008876:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008914 <_strtod_l+0x5b4>
 800887a:	f04f 3aff 	movhi.w	sl, #4294967295
 800887e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008882:	2300      	movs	r3, #0
 8008884:	9304      	str	r3, [sp, #16]
 8008886:	e084      	b.n	8008992 <_strtod_l+0x632>
 8008888:	f018 0f01 	tst.w	r8, #1
 800888c:	d005      	beq.n	800889a <_strtod_l+0x53a>
 800888e:	9b04      	ldr	r3, [sp, #16]
 8008890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008894:	f7f7 feb0 	bl	80005f8 <__aeabi_dmul>
 8008898:	2301      	movs	r3, #1
 800889a:	9a04      	ldr	r2, [sp, #16]
 800889c:	3208      	adds	r2, #8
 800889e:	f109 0901 	add.w	r9, r9, #1
 80088a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80088a6:	9204      	str	r2, [sp, #16]
 80088a8:	e7c9      	b.n	800883e <_strtod_l+0x4de>
 80088aa:	d0ea      	beq.n	8008882 <_strtod_l+0x522>
 80088ac:	f1c8 0800 	rsb	r8, r8, #0
 80088b0:	f018 020f 	ands.w	r2, r8, #15
 80088b4:	d00a      	beq.n	80088cc <_strtod_l+0x56c>
 80088b6:	4b13      	ldr	r3, [pc, #76]	; (8008904 <_strtod_l+0x5a4>)
 80088b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80088bc:	4650      	mov	r0, sl
 80088be:	4659      	mov	r1, fp
 80088c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c4:	f7f7 ffc2 	bl	800084c <__aeabi_ddiv>
 80088c8:	4682      	mov	sl, r0
 80088ca:	468b      	mov	fp, r1
 80088cc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80088d0:	d0d7      	beq.n	8008882 <_strtod_l+0x522>
 80088d2:	f1b8 0f1f 	cmp.w	r8, #31
 80088d6:	dd1f      	ble.n	8008918 <_strtod_l+0x5b8>
 80088d8:	2500      	movs	r5, #0
 80088da:	462e      	mov	r6, r5
 80088dc:	9507      	str	r5, [sp, #28]
 80088de:	9505      	str	r5, [sp, #20]
 80088e0:	2322      	movs	r3, #34	; 0x22
 80088e2:	f04f 0a00 	mov.w	sl, #0
 80088e6:	f04f 0b00 	mov.w	fp, #0
 80088ea:	6023      	str	r3, [r4, #0]
 80088ec:	e786      	b.n	80087fc <_strtod_l+0x49c>
 80088ee:	bf00      	nop
 80088f0:	0800eddd 	.word	0x0800eddd
 80088f4:	0800ee20 	.word	0x0800ee20
 80088f8:	0800edd5 	.word	0x0800edd5
 80088fc:	0800ef64 	.word	0x0800ef64
 8008900:	0800f278 	.word	0x0800f278
 8008904:	0800f158 	.word	0x0800f158
 8008908:	0800f130 	.word	0x0800f130
 800890c:	7ff00000 	.word	0x7ff00000
 8008910:	7ca00000 	.word	0x7ca00000
 8008914:	7fefffff 	.word	0x7fefffff
 8008918:	f018 0310 	ands.w	r3, r8, #16
 800891c:	bf18      	it	ne
 800891e:	236a      	movne	r3, #106	; 0x6a
 8008920:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008cd0 <_strtod_l+0x970>
 8008924:	9304      	str	r3, [sp, #16]
 8008926:	4650      	mov	r0, sl
 8008928:	4659      	mov	r1, fp
 800892a:	2300      	movs	r3, #0
 800892c:	f018 0f01 	tst.w	r8, #1
 8008930:	d004      	beq.n	800893c <_strtod_l+0x5dc>
 8008932:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008936:	f7f7 fe5f 	bl	80005f8 <__aeabi_dmul>
 800893a:	2301      	movs	r3, #1
 800893c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008940:	f109 0908 	add.w	r9, r9, #8
 8008944:	d1f2      	bne.n	800892c <_strtod_l+0x5cc>
 8008946:	b10b      	cbz	r3, 800894c <_strtod_l+0x5ec>
 8008948:	4682      	mov	sl, r0
 800894a:	468b      	mov	fp, r1
 800894c:	9b04      	ldr	r3, [sp, #16]
 800894e:	b1c3      	cbz	r3, 8008982 <_strtod_l+0x622>
 8008950:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008954:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008958:	2b00      	cmp	r3, #0
 800895a:	4659      	mov	r1, fp
 800895c:	dd11      	ble.n	8008982 <_strtod_l+0x622>
 800895e:	2b1f      	cmp	r3, #31
 8008960:	f340 8124 	ble.w	8008bac <_strtod_l+0x84c>
 8008964:	2b34      	cmp	r3, #52	; 0x34
 8008966:	bfde      	ittt	le
 8008968:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800896c:	f04f 33ff 	movle.w	r3, #4294967295
 8008970:	fa03 f202 	lslle.w	r2, r3, r2
 8008974:	f04f 0a00 	mov.w	sl, #0
 8008978:	bfcc      	ite	gt
 800897a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800897e:	ea02 0b01 	andle.w	fp, r2, r1
 8008982:	2200      	movs	r2, #0
 8008984:	2300      	movs	r3, #0
 8008986:	4650      	mov	r0, sl
 8008988:	4659      	mov	r1, fp
 800898a:	f7f8 f89d 	bl	8000ac8 <__aeabi_dcmpeq>
 800898e:	2800      	cmp	r0, #0
 8008990:	d1a2      	bne.n	80088d8 <_strtod_l+0x578>
 8008992:	9b07      	ldr	r3, [sp, #28]
 8008994:	9300      	str	r3, [sp, #0]
 8008996:	9908      	ldr	r1, [sp, #32]
 8008998:	462b      	mov	r3, r5
 800899a:	463a      	mov	r2, r7
 800899c:	4620      	mov	r0, r4
 800899e:	f001 ff25 	bl	800a7ec <__s2b>
 80089a2:	9007      	str	r0, [sp, #28]
 80089a4:	2800      	cmp	r0, #0
 80089a6:	f43f af1f 	beq.w	80087e8 <_strtod_l+0x488>
 80089aa:	9b05      	ldr	r3, [sp, #20]
 80089ac:	1b9e      	subs	r6, r3, r6
 80089ae:	9b06      	ldr	r3, [sp, #24]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	bfb4      	ite	lt
 80089b4:	4633      	movlt	r3, r6
 80089b6:	2300      	movge	r3, #0
 80089b8:	930c      	str	r3, [sp, #48]	; 0x30
 80089ba:	9b06      	ldr	r3, [sp, #24]
 80089bc:	2500      	movs	r5, #0
 80089be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80089c2:	9312      	str	r3, [sp, #72]	; 0x48
 80089c4:	462e      	mov	r6, r5
 80089c6:	9b07      	ldr	r3, [sp, #28]
 80089c8:	4620      	mov	r0, r4
 80089ca:	6859      	ldr	r1, [r3, #4]
 80089cc:	f001 fe66 	bl	800a69c <_Balloc>
 80089d0:	9005      	str	r0, [sp, #20]
 80089d2:	2800      	cmp	r0, #0
 80089d4:	f43f af0c 	beq.w	80087f0 <_strtod_l+0x490>
 80089d8:	9b07      	ldr	r3, [sp, #28]
 80089da:	691a      	ldr	r2, [r3, #16]
 80089dc:	3202      	adds	r2, #2
 80089de:	f103 010c 	add.w	r1, r3, #12
 80089e2:	0092      	lsls	r2, r2, #2
 80089e4:	300c      	adds	r0, #12
 80089e6:	f001 fe4b 	bl	800a680 <memcpy>
 80089ea:	ec4b ab10 	vmov	d0, sl, fp
 80089ee:	aa1a      	add	r2, sp, #104	; 0x68
 80089f0:	a919      	add	r1, sp, #100	; 0x64
 80089f2:	4620      	mov	r0, r4
 80089f4:	f002 fa40 	bl	800ae78 <__d2b>
 80089f8:	ec4b ab18 	vmov	d8, sl, fp
 80089fc:	9018      	str	r0, [sp, #96]	; 0x60
 80089fe:	2800      	cmp	r0, #0
 8008a00:	f43f aef6 	beq.w	80087f0 <_strtod_l+0x490>
 8008a04:	2101      	movs	r1, #1
 8008a06:	4620      	mov	r0, r4
 8008a08:	f001 ff8a 	bl	800a920 <__i2b>
 8008a0c:	4606      	mov	r6, r0
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	f43f aeee 	beq.w	80087f0 <_strtod_l+0x490>
 8008a14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008a16:	9904      	ldr	r1, [sp, #16]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	bfab      	itete	ge
 8008a1c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008a1e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008a20:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008a22:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008a26:	bfac      	ite	ge
 8008a28:	eb03 0902 	addge.w	r9, r3, r2
 8008a2c:	1ad7      	sublt	r7, r2, r3
 8008a2e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008a30:	eba3 0801 	sub.w	r8, r3, r1
 8008a34:	4490      	add	r8, r2
 8008a36:	4ba1      	ldr	r3, [pc, #644]	; (8008cbc <_strtod_l+0x95c>)
 8008a38:	f108 38ff 	add.w	r8, r8, #4294967295
 8008a3c:	4598      	cmp	r8, r3
 8008a3e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008a42:	f280 80c7 	bge.w	8008bd4 <_strtod_l+0x874>
 8008a46:	eba3 0308 	sub.w	r3, r3, r8
 8008a4a:	2b1f      	cmp	r3, #31
 8008a4c:	eba2 0203 	sub.w	r2, r2, r3
 8008a50:	f04f 0101 	mov.w	r1, #1
 8008a54:	f300 80b1 	bgt.w	8008bba <_strtod_l+0x85a>
 8008a58:	fa01 f303 	lsl.w	r3, r1, r3
 8008a5c:	930d      	str	r3, [sp, #52]	; 0x34
 8008a5e:	2300      	movs	r3, #0
 8008a60:	9308      	str	r3, [sp, #32]
 8008a62:	eb09 0802 	add.w	r8, r9, r2
 8008a66:	9b04      	ldr	r3, [sp, #16]
 8008a68:	45c1      	cmp	r9, r8
 8008a6a:	4417      	add	r7, r2
 8008a6c:	441f      	add	r7, r3
 8008a6e:	464b      	mov	r3, r9
 8008a70:	bfa8      	it	ge
 8008a72:	4643      	movge	r3, r8
 8008a74:	42bb      	cmp	r3, r7
 8008a76:	bfa8      	it	ge
 8008a78:	463b      	movge	r3, r7
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	bfc2      	ittt	gt
 8008a7e:	eba8 0803 	subgt.w	r8, r8, r3
 8008a82:	1aff      	subgt	r7, r7, r3
 8008a84:	eba9 0903 	subgt.w	r9, r9, r3
 8008a88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	dd17      	ble.n	8008abe <_strtod_l+0x75e>
 8008a8e:	4631      	mov	r1, r6
 8008a90:	461a      	mov	r2, r3
 8008a92:	4620      	mov	r0, r4
 8008a94:	f002 f804 	bl	800aaa0 <__pow5mult>
 8008a98:	4606      	mov	r6, r0
 8008a9a:	2800      	cmp	r0, #0
 8008a9c:	f43f aea8 	beq.w	80087f0 <_strtod_l+0x490>
 8008aa0:	4601      	mov	r1, r0
 8008aa2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008aa4:	4620      	mov	r0, r4
 8008aa6:	f001 ff51 	bl	800a94c <__multiply>
 8008aaa:	900b      	str	r0, [sp, #44]	; 0x2c
 8008aac:	2800      	cmp	r0, #0
 8008aae:	f43f ae9f 	beq.w	80087f0 <_strtod_l+0x490>
 8008ab2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	f001 fe31 	bl	800a71c <_Bfree>
 8008aba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008abc:	9318      	str	r3, [sp, #96]	; 0x60
 8008abe:	f1b8 0f00 	cmp.w	r8, #0
 8008ac2:	f300 808c 	bgt.w	8008bde <_strtod_l+0x87e>
 8008ac6:	9b06      	ldr	r3, [sp, #24]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	dd08      	ble.n	8008ade <_strtod_l+0x77e>
 8008acc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008ace:	9905      	ldr	r1, [sp, #20]
 8008ad0:	4620      	mov	r0, r4
 8008ad2:	f001 ffe5 	bl	800aaa0 <__pow5mult>
 8008ad6:	9005      	str	r0, [sp, #20]
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	f43f ae89 	beq.w	80087f0 <_strtod_l+0x490>
 8008ade:	2f00      	cmp	r7, #0
 8008ae0:	dd08      	ble.n	8008af4 <_strtod_l+0x794>
 8008ae2:	9905      	ldr	r1, [sp, #20]
 8008ae4:	463a      	mov	r2, r7
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	f002 f834 	bl	800ab54 <__lshift>
 8008aec:	9005      	str	r0, [sp, #20]
 8008aee:	2800      	cmp	r0, #0
 8008af0:	f43f ae7e 	beq.w	80087f0 <_strtod_l+0x490>
 8008af4:	f1b9 0f00 	cmp.w	r9, #0
 8008af8:	dd08      	ble.n	8008b0c <_strtod_l+0x7ac>
 8008afa:	4631      	mov	r1, r6
 8008afc:	464a      	mov	r2, r9
 8008afe:	4620      	mov	r0, r4
 8008b00:	f002 f828 	bl	800ab54 <__lshift>
 8008b04:	4606      	mov	r6, r0
 8008b06:	2800      	cmp	r0, #0
 8008b08:	f43f ae72 	beq.w	80087f0 <_strtod_l+0x490>
 8008b0c:	9a05      	ldr	r2, [sp, #20]
 8008b0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008b10:	4620      	mov	r0, r4
 8008b12:	f002 f8ab 	bl	800ac6c <__mdiff>
 8008b16:	4605      	mov	r5, r0
 8008b18:	2800      	cmp	r0, #0
 8008b1a:	f43f ae69 	beq.w	80087f0 <_strtod_l+0x490>
 8008b1e:	68c3      	ldr	r3, [r0, #12]
 8008b20:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b22:	2300      	movs	r3, #0
 8008b24:	60c3      	str	r3, [r0, #12]
 8008b26:	4631      	mov	r1, r6
 8008b28:	f002 f884 	bl	800ac34 <__mcmp>
 8008b2c:	2800      	cmp	r0, #0
 8008b2e:	da60      	bge.n	8008bf2 <_strtod_l+0x892>
 8008b30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b32:	ea53 030a 	orrs.w	r3, r3, sl
 8008b36:	f040 8082 	bne.w	8008c3e <_strtod_l+0x8de>
 8008b3a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d17d      	bne.n	8008c3e <_strtod_l+0x8de>
 8008b42:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008b46:	0d1b      	lsrs	r3, r3, #20
 8008b48:	051b      	lsls	r3, r3, #20
 8008b4a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008b4e:	d976      	bls.n	8008c3e <_strtod_l+0x8de>
 8008b50:	696b      	ldr	r3, [r5, #20]
 8008b52:	b913      	cbnz	r3, 8008b5a <_strtod_l+0x7fa>
 8008b54:	692b      	ldr	r3, [r5, #16]
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	dd71      	ble.n	8008c3e <_strtod_l+0x8de>
 8008b5a:	4629      	mov	r1, r5
 8008b5c:	2201      	movs	r2, #1
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f001 fff8 	bl	800ab54 <__lshift>
 8008b64:	4631      	mov	r1, r6
 8008b66:	4605      	mov	r5, r0
 8008b68:	f002 f864 	bl	800ac34 <__mcmp>
 8008b6c:	2800      	cmp	r0, #0
 8008b6e:	dd66      	ble.n	8008c3e <_strtod_l+0x8de>
 8008b70:	9904      	ldr	r1, [sp, #16]
 8008b72:	4a53      	ldr	r2, [pc, #332]	; (8008cc0 <_strtod_l+0x960>)
 8008b74:	465b      	mov	r3, fp
 8008b76:	2900      	cmp	r1, #0
 8008b78:	f000 8081 	beq.w	8008c7e <_strtod_l+0x91e>
 8008b7c:	ea02 010b 	and.w	r1, r2, fp
 8008b80:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008b84:	dc7b      	bgt.n	8008c7e <_strtod_l+0x91e>
 8008b86:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008b8a:	f77f aea9 	ble.w	80088e0 <_strtod_l+0x580>
 8008b8e:	4b4d      	ldr	r3, [pc, #308]	; (8008cc4 <_strtod_l+0x964>)
 8008b90:	4650      	mov	r0, sl
 8008b92:	4659      	mov	r1, fp
 8008b94:	2200      	movs	r2, #0
 8008b96:	f7f7 fd2f 	bl	80005f8 <__aeabi_dmul>
 8008b9a:	460b      	mov	r3, r1
 8008b9c:	4303      	orrs	r3, r0
 8008b9e:	bf08      	it	eq
 8008ba0:	2322      	moveq	r3, #34	; 0x22
 8008ba2:	4682      	mov	sl, r0
 8008ba4:	468b      	mov	fp, r1
 8008ba6:	bf08      	it	eq
 8008ba8:	6023      	streq	r3, [r4, #0]
 8008baa:	e62b      	b.n	8008804 <_strtod_l+0x4a4>
 8008bac:	f04f 32ff 	mov.w	r2, #4294967295
 8008bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8008bb4:	ea03 0a0a 	and.w	sl, r3, sl
 8008bb8:	e6e3      	b.n	8008982 <_strtod_l+0x622>
 8008bba:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8008bbe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008bc2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008bc6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008bca:	fa01 f308 	lsl.w	r3, r1, r8
 8008bce:	9308      	str	r3, [sp, #32]
 8008bd0:	910d      	str	r1, [sp, #52]	; 0x34
 8008bd2:	e746      	b.n	8008a62 <_strtod_l+0x702>
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	9308      	str	r3, [sp, #32]
 8008bd8:	2301      	movs	r3, #1
 8008bda:	930d      	str	r3, [sp, #52]	; 0x34
 8008bdc:	e741      	b.n	8008a62 <_strtod_l+0x702>
 8008bde:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008be0:	4642      	mov	r2, r8
 8008be2:	4620      	mov	r0, r4
 8008be4:	f001 ffb6 	bl	800ab54 <__lshift>
 8008be8:	9018      	str	r0, [sp, #96]	; 0x60
 8008bea:	2800      	cmp	r0, #0
 8008bec:	f47f af6b 	bne.w	8008ac6 <_strtod_l+0x766>
 8008bf0:	e5fe      	b.n	80087f0 <_strtod_l+0x490>
 8008bf2:	465f      	mov	r7, fp
 8008bf4:	d16e      	bne.n	8008cd4 <_strtod_l+0x974>
 8008bf6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008bf8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008bfc:	b342      	cbz	r2, 8008c50 <_strtod_l+0x8f0>
 8008bfe:	4a32      	ldr	r2, [pc, #200]	; (8008cc8 <_strtod_l+0x968>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d128      	bne.n	8008c56 <_strtod_l+0x8f6>
 8008c04:	9b04      	ldr	r3, [sp, #16]
 8008c06:	4651      	mov	r1, sl
 8008c08:	b1eb      	cbz	r3, 8008c46 <_strtod_l+0x8e6>
 8008c0a:	4b2d      	ldr	r3, [pc, #180]	; (8008cc0 <_strtod_l+0x960>)
 8008c0c:	403b      	ands	r3, r7
 8008c0e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008c12:	f04f 32ff 	mov.w	r2, #4294967295
 8008c16:	d819      	bhi.n	8008c4c <_strtod_l+0x8ec>
 8008c18:	0d1b      	lsrs	r3, r3, #20
 8008c1a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c22:	4299      	cmp	r1, r3
 8008c24:	d117      	bne.n	8008c56 <_strtod_l+0x8f6>
 8008c26:	4b29      	ldr	r3, [pc, #164]	; (8008ccc <_strtod_l+0x96c>)
 8008c28:	429f      	cmp	r7, r3
 8008c2a:	d102      	bne.n	8008c32 <_strtod_l+0x8d2>
 8008c2c:	3101      	adds	r1, #1
 8008c2e:	f43f addf 	beq.w	80087f0 <_strtod_l+0x490>
 8008c32:	4b23      	ldr	r3, [pc, #140]	; (8008cc0 <_strtod_l+0x960>)
 8008c34:	403b      	ands	r3, r7
 8008c36:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008c3a:	f04f 0a00 	mov.w	sl, #0
 8008c3e:	9b04      	ldr	r3, [sp, #16]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d1a4      	bne.n	8008b8e <_strtod_l+0x82e>
 8008c44:	e5de      	b.n	8008804 <_strtod_l+0x4a4>
 8008c46:	f04f 33ff 	mov.w	r3, #4294967295
 8008c4a:	e7ea      	b.n	8008c22 <_strtod_l+0x8c2>
 8008c4c:	4613      	mov	r3, r2
 8008c4e:	e7e8      	b.n	8008c22 <_strtod_l+0x8c2>
 8008c50:	ea53 030a 	orrs.w	r3, r3, sl
 8008c54:	d08c      	beq.n	8008b70 <_strtod_l+0x810>
 8008c56:	9b08      	ldr	r3, [sp, #32]
 8008c58:	b1db      	cbz	r3, 8008c92 <_strtod_l+0x932>
 8008c5a:	423b      	tst	r3, r7
 8008c5c:	d0ef      	beq.n	8008c3e <_strtod_l+0x8de>
 8008c5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c60:	9a04      	ldr	r2, [sp, #16]
 8008c62:	4650      	mov	r0, sl
 8008c64:	4659      	mov	r1, fp
 8008c66:	b1c3      	cbz	r3, 8008c9a <_strtod_l+0x93a>
 8008c68:	f7ff fb5c 	bl	8008324 <sulp>
 8008c6c:	4602      	mov	r2, r0
 8008c6e:	460b      	mov	r3, r1
 8008c70:	ec51 0b18 	vmov	r0, r1, d8
 8008c74:	f7f7 fb0a 	bl	800028c <__adddf3>
 8008c78:	4682      	mov	sl, r0
 8008c7a:	468b      	mov	fp, r1
 8008c7c:	e7df      	b.n	8008c3e <_strtod_l+0x8de>
 8008c7e:	4013      	ands	r3, r2
 8008c80:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008c84:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008c88:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008c8c:	f04f 3aff 	mov.w	sl, #4294967295
 8008c90:	e7d5      	b.n	8008c3e <_strtod_l+0x8de>
 8008c92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008c94:	ea13 0f0a 	tst.w	r3, sl
 8008c98:	e7e0      	b.n	8008c5c <_strtod_l+0x8fc>
 8008c9a:	f7ff fb43 	bl	8008324 <sulp>
 8008c9e:	4602      	mov	r2, r0
 8008ca0:	460b      	mov	r3, r1
 8008ca2:	ec51 0b18 	vmov	r0, r1, d8
 8008ca6:	f7f7 faef 	bl	8000288 <__aeabi_dsub>
 8008caa:	2200      	movs	r2, #0
 8008cac:	2300      	movs	r3, #0
 8008cae:	4682      	mov	sl, r0
 8008cb0:	468b      	mov	fp, r1
 8008cb2:	f7f7 ff09 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	d0c1      	beq.n	8008c3e <_strtod_l+0x8de>
 8008cba:	e611      	b.n	80088e0 <_strtod_l+0x580>
 8008cbc:	fffffc02 	.word	0xfffffc02
 8008cc0:	7ff00000 	.word	0x7ff00000
 8008cc4:	39500000 	.word	0x39500000
 8008cc8:	000fffff 	.word	0x000fffff
 8008ccc:	7fefffff 	.word	0x7fefffff
 8008cd0:	0800ee38 	.word	0x0800ee38
 8008cd4:	4631      	mov	r1, r6
 8008cd6:	4628      	mov	r0, r5
 8008cd8:	f002 f92a 	bl	800af30 <__ratio>
 8008cdc:	ec59 8b10 	vmov	r8, r9, d0
 8008ce0:	ee10 0a10 	vmov	r0, s0
 8008ce4:	2200      	movs	r2, #0
 8008ce6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008cea:	4649      	mov	r1, r9
 8008cec:	f7f7 ff00 	bl	8000af0 <__aeabi_dcmple>
 8008cf0:	2800      	cmp	r0, #0
 8008cf2:	d07a      	beq.n	8008dea <_strtod_l+0xa8a>
 8008cf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d04a      	beq.n	8008d90 <_strtod_l+0xa30>
 8008cfa:	4b95      	ldr	r3, [pc, #596]	; (8008f50 <_strtod_l+0xbf0>)
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008d02:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008f50 <_strtod_l+0xbf0>
 8008d06:	f04f 0800 	mov.w	r8, #0
 8008d0a:	4b92      	ldr	r3, [pc, #584]	; (8008f54 <_strtod_l+0xbf4>)
 8008d0c:	403b      	ands	r3, r7
 8008d0e:	930d      	str	r3, [sp, #52]	; 0x34
 8008d10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008d12:	4b91      	ldr	r3, [pc, #580]	; (8008f58 <_strtod_l+0xbf8>)
 8008d14:	429a      	cmp	r2, r3
 8008d16:	f040 80b0 	bne.w	8008e7a <_strtod_l+0xb1a>
 8008d1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008d1e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008d22:	ec4b ab10 	vmov	d0, sl, fp
 8008d26:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008d2a:	f002 f829 	bl	800ad80 <__ulp>
 8008d2e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008d32:	ec53 2b10 	vmov	r2, r3, d0
 8008d36:	f7f7 fc5f 	bl	80005f8 <__aeabi_dmul>
 8008d3a:	4652      	mov	r2, sl
 8008d3c:	465b      	mov	r3, fp
 8008d3e:	f7f7 faa5 	bl	800028c <__adddf3>
 8008d42:	460b      	mov	r3, r1
 8008d44:	4983      	ldr	r1, [pc, #524]	; (8008f54 <_strtod_l+0xbf4>)
 8008d46:	4a85      	ldr	r2, [pc, #532]	; (8008f5c <_strtod_l+0xbfc>)
 8008d48:	4019      	ands	r1, r3
 8008d4a:	4291      	cmp	r1, r2
 8008d4c:	4682      	mov	sl, r0
 8008d4e:	d960      	bls.n	8008e12 <_strtod_l+0xab2>
 8008d50:	ee18 3a90 	vmov	r3, s17
 8008d54:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d104      	bne.n	8008d66 <_strtod_l+0xa06>
 8008d5c:	ee18 3a10 	vmov	r3, s16
 8008d60:	3301      	adds	r3, #1
 8008d62:	f43f ad45 	beq.w	80087f0 <_strtod_l+0x490>
 8008d66:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008f68 <_strtod_l+0xc08>
 8008d6a:	f04f 3aff 	mov.w	sl, #4294967295
 8008d6e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008d70:	4620      	mov	r0, r4
 8008d72:	f001 fcd3 	bl	800a71c <_Bfree>
 8008d76:	9905      	ldr	r1, [sp, #20]
 8008d78:	4620      	mov	r0, r4
 8008d7a:	f001 fccf 	bl	800a71c <_Bfree>
 8008d7e:	4631      	mov	r1, r6
 8008d80:	4620      	mov	r0, r4
 8008d82:	f001 fccb 	bl	800a71c <_Bfree>
 8008d86:	4629      	mov	r1, r5
 8008d88:	4620      	mov	r0, r4
 8008d8a:	f001 fcc7 	bl	800a71c <_Bfree>
 8008d8e:	e61a      	b.n	80089c6 <_strtod_l+0x666>
 8008d90:	f1ba 0f00 	cmp.w	sl, #0
 8008d94:	d11b      	bne.n	8008dce <_strtod_l+0xa6e>
 8008d96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008d9a:	b9f3      	cbnz	r3, 8008dda <_strtod_l+0xa7a>
 8008d9c:	4b6c      	ldr	r3, [pc, #432]	; (8008f50 <_strtod_l+0xbf0>)
 8008d9e:	2200      	movs	r2, #0
 8008da0:	4640      	mov	r0, r8
 8008da2:	4649      	mov	r1, r9
 8008da4:	f7f7 fe9a 	bl	8000adc <__aeabi_dcmplt>
 8008da8:	b9d0      	cbnz	r0, 8008de0 <_strtod_l+0xa80>
 8008daa:	4640      	mov	r0, r8
 8008dac:	4649      	mov	r1, r9
 8008dae:	4b6c      	ldr	r3, [pc, #432]	; (8008f60 <_strtod_l+0xc00>)
 8008db0:	2200      	movs	r2, #0
 8008db2:	f7f7 fc21 	bl	80005f8 <__aeabi_dmul>
 8008db6:	4680      	mov	r8, r0
 8008db8:	4689      	mov	r9, r1
 8008dba:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008dbe:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008dc2:	9315      	str	r3, [sp, #84]	; 0x54
 8008dc4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008dc8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008dcc:	e79d      	b.n	8008d0a <_strtod_l+0x9aa>
 8008dce:	f1ba 0f01 	cmp.w	sl, #1
 8008dd2:	d102      	bne.n	8008dda <_strtod_l+0xa7a>
 8008dd4:	2f00      	cmp	r7, #0
 8008dd6:	f43f ad83 	beq.w	80088e0 <_strtod_l+0x580>
 8008dda:	4b62      	ldr	r3, [pc, #392]	; (8008f64 <_strtod_l+0xc04>)
 8008ddc:	2200      	movs	r2, #0
 8008dde:	e78e      	b.n	8008cfe <_strtod_l+0x99e>
 8008de0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008f60 <_strtod_l+0xc00>
 8008de4:	f04f 0800 	mov.w	r8, #0
 8008de8:	e7e7      	b.n	8008dba <_strtod_l+0xa5a>
 8008dea:	4b5d      	ldr	r3, [pc, #372]	; (8008f60 <_strtod_l+0xc00>)
 8008dec:	4640      	mov	r0, r8
 8008dee:	4649      	mov	r1, r9
 8008df0:	2200      	movs	r2, #0
 8008df2:	f7f7 fc01 	bl	80005f8 <__aeabi_dmul>
 8008df6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008df8:	4680      	mov	r8, r0
 8008dfa:	4689      	mov	r9, r1
 8008dfc:	b933      	cbnz	r3, 8008e0c <_strtod_l+0xaac>
 8008dfe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008e02:	900e      	str	r0, [sp, #56]	; 0x38
 8008e04:	930f      	str	r3, [sp, #60]	; 0x3c
 8008e06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008e0a:	e7dd      	b.n	8008dc8 <_strtod_l+0xa68>
 8008e0c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008e10:	e7f9      	b.n	8008e06 <_strtod_l+0xaa6>
 8008e12:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008e16:	9b04      	ldr	r3, [sp, #16]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d1a8      	bne.n	8008d6e <_strtod_l+0xa0e>
 8008e1c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008e20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008e22:	0d1b      	lsrs	r3, r3, #20
 8008e24:	051b      	lsls	r3, r3, #20
 8008e26:	429a      	cmp	r2, r3
 8008e28:	d1a1      	bne.n	8008d6e <_strtod_l+0xa0e>
 8008e2a:	4640      	mov	r0, r8
 8008e2c:	4649      	mov	r1, r9
 8008e2e:	f7f7 ff43 	bl	8000cb8 <__aeabi_d2lz>
 8008e32:	f7f7 fbb3 	bl	800059c <__aeabi_l2d>
 8008e36:	4602      	mov	r2, r0
 8008e38:	460b      	mov	r3, r1
 8008e3a:	4640      	mov	r0, r8
 8008e3c:	4649      	mov	r1, r9
 8008e3e:	f7f7 fa23 	bl	8000288 <__aeabi_dsub>
 8008e42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008e44:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008e48:	ea43 030a 	orr.w	r3, r3, sl
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	4680      	mov	r8, r0
 8008e50:	4689      	mov	r9, r1
 8008e52:	d055      	beq.n	8008f00 <_strtod_l+0xba0>
 8008e54:	a336      	add	r3, pc, #216	; (adr r3, 8008f30 <_strtod_l+0xbd0>)
 8008e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e5a:	f7f7 fe3f 	bl	8000adc <__aeabi_dcmplt>
 8008e5e:	2800      	cmp	r0, #0
 8008e60:	f47f acd0 	bne.w	8008804 <_strtod_l+0x4a4>
 8008e64:	a334      	add	r3, pc, #208	; (adr r3, 8008f38 <_strtod_l+0xbd8>)
 8008e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6a:	4640      	mov	r0, r8
 8008e6c:	4649      	mov	r1, r9
 8008e6e:	f7f7 fe53 	bl	8000b18 <__aeabi_dcmpgt>
 8008e72:	2800      	cmp	r0, #0
 8008e74:	f43f af7b 	beq.w	8008d6e <_strtod_l+0xa0e>
 8008e78:	e4c4      	b.n	8008804 <_strtod_l+0x4a4>
 8008e7a:	9b04      	ldr	r3, [sp, #16]
 8008e7c:	b333      	cbz	r3, 8008ecc <_strtod_l+0xb6c>
 8008e7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e80:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008e84:	d822      	bhi.n	8008ecc <_strtod_l+0xb6c>
 8008e86:	a32e      	add	r3, pc, #184	; (adr r3, 8008f40 <_strtod_l+0xbe0>)
 8008e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e8c:	4640      	mov	r0, r8
 8008e8e:	4649      	mov	r1, r9
 8008e90:	f7f7 fe2e 	bl	8000af0 <__aeabi_dcmple>
 8008e94:	b1a0      	cbz	r0, 8008ec0 <_strtod_l+0xb60>
 8008e96:	4649      	mov	r1, r9
 8008e98:	4640      	mov	r0, r8
 8008e9a:	f7f7 fe85 	bl	8000ba8 <__aeabi_d2uiz>
 8008e9e:	2801      	cmp	r0, #1
 8008ea0:	bf38      	it	cc
 8008ea2:	2001      	movcc	r0, #1
 8008ea4:	f7f7 fb2e 	bl	8000504 <__aeabi_ui2d>
 8008ea8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008eaa:	4680      	mov	r8, r0
 8008eac:	4689      	mov	r9, r1
 8008eae:	bb23      	cbnz	r3, 8008efa <_strtod_l+0xb9a>
 8008eb0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008eb4:	9010      	str	r0, [sp, #64]	; 0x40
 8008eb6:	9311      	str	r3, [sp, #68]	; 0x44
 8008eb8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ebc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008ec0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ec2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008ec4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008ec8:	1a9b      	subs	r3, r3, r2
 8008eca:	9309      	str	r3, [sp, #36]	; 0x24
 8008ecc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ed0:	eeb0 0a48 	vmov.f32	s0, s16
 8008ed4:	eef0 0a68 	vmov.f32	s1, s17
 8008ed8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008edc:	f001 ff50 	bl	800ad80 <__ulp>
 8008ee0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008ee4:	ec53 2b10 	vmov	r2, r3, d0
 8008ee8:	f7f7 fb86 	bl	80005f8 <__aeabi_dmul>
 8008eec:	ec53 2b18 	vmov	r2, r3, d8
 8008ef0:	f7f7 f9cc 	bl	800028c <__adddf3>
 8008ef4:	4682      	mov	sl, r0
 8008ef6:	468b      	mov	fp, r1
 8008ef8:	e78d      	b.n	8008e16 <_strtod_l+0xab6>
 8008efa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8008efe:	e7db      	b.n	8008eb8 <_strtod_l+0xb58>
 8008f00:	a311      	add	r3, pc, #68	; (adr r3, 8008f48 <_strtod_l+0xbe8>)
 8008f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f06:	f7f7 fde9 	bl	8000adc <__aeabi_dcmplt>
 8008f0a:	e7b2      	b.n	8008e72 <_strtod_l+0xb12>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	930a      	str	r3, [sp, #40]	; 0x28
 8008f10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008f12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f14:	6013      	str	r3, [r2, #0]
 8008f16:	f7ff ba6b 	b.w	80083f0 <_strtod_l+0x90>
 8008f1a:	2a65      	cmp	r2, #101	; 0x65
 8008f1c:	f43f ab5f 	beq.w	80085de <_strtod_l+0x27e>
 8008f20:	2a45      	cmp	r2, #69	; 0x45
 8008f22:	f43f ab5c 	beq.w	80085de <_strtod_l+0x27e>
 8008f26:	2301      	movs	r3, #1
 8008f28:	f7ff bb94 	b.w	8008654 <_strtod_l+0x2f4>
 8008f2c:	f3af 8000 	nop.w
 8008f30:	94a03595 	.word	0x94a03595
 8008f34:	3fdfffff 	.word	0x3fdfffff
 8008f38:	35afe535 	.word	0x35afe535
 8008f3c:	3fe00000 	.word	0x3fe00000
 8008f40:	ffc00000 	.word	0xffc00000
 8008f44:	41dfffff 	.word	0x41dfffff
 8008f48:	94a03595 	.word	0x94a03595
 8008f4c:	3fcfffff 	.word	0x3fcfffff
 8008f50:	3ff00000 	.word	0x3ff00000
 8008f54:	7ff00000 	.word	0x7ff00000
 8008f58:	7fe00000 	.word	0x7fe00000
 8008f5c:	7c9fffff 	.word	0x7c9fffff
 8008f60:	3fe00000 	.word	0x3fe00000
 8008f64:	bff00000 	.word	0xbff00000
 8008f68:	7fefffff 	.word	0x7fefffff

08008f6c <_strtod_r>:
 8008f6c:	4b01      	ldr	r3, [pc, #4]	; (8008f74 <_strtod_r+0x8>)
 8008f6e:	f7ff b9f7 	b.w	8008360 <_strtod_l>
 8008f72:	bf00      	nop
 8008f74:	20000074 	.word	0x20000074

08008f78 <_strtol_l.constprop.0>:
 8008f78:	2b01      	cmp	r3, #1
 8008f7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f7e:	d001      	beq.n	8008f84 <_strtol_l.constprop.0+0xc>
 8008f80:	2b24      	cmp	r3, #36	; 0x24
 8008f82:	d906      	bls.n	8008f92 <_strtol_l.constprop.0+0x1a>
 8008f84:	f7fe fae4 	bl	8007550 <__errno>
 8008f88:	2316      	movs	r3, #22
 8008f8a:	6003      	str	r3, [r0, #0]
 8008f8c:	2000      	movs	r0, #0
 8008f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f92:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009078 <_strtol_l.constprop.0+0x100>
 8008f96:	460d      	mov	r5, r1
 8008f98:	462e      	mov	r6, r5
 8008f9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008f9e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008fa2:	f017 0708 	ands.w	r7, r7, #8
 8008fa6:	d1f7      	bne.n	8008f98 <_strtol_l.constprop.0+0x20>
 8008fa8:	2c2d      	cmp	r4, #45	; 0x2d
 8008faa:	d132      	bne.n	8009012 <_strtol_l.constprop.0+0x9a>
 8008fac:	782c      	ldrb	r4, [r5, #0]
 8008fae:	2701      	movs	r7, #1
 8008fb0:	1cb5      	adds	r5, r6, #2
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d05b      	beq.n	800906e <_strtol_l.constprop.0+0xf6>
 8008fb6:	2b10      	cmp	r3, #16
 8008fb8:	d109      	bne.n	8008fce <_strtol_l.constprop.0+0x56>
 8008fba:	2c30      	cmp	r4, #48	; 0x30
 8008fbc:	d107      	bne.n	8008fce <_strtol_l.constprop.0+0x56>
 8008fbe:	782c      	ldrb	r4, [r5, #0]
 8008fc0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008fc4:	2c58      	cmp	r4, #88	; 0x58
 8008fc6:	d14d      	bne.n	8009064 <_strtol_l.constprop.0+0xec>
 8008fc8:	786c      	ldrb	r4, [r5, #1]
 8008fca:	2310      	movs	r3, #16
 8008fcc:	3502      	adds	r5, #2
 8008fce:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008fd2:	f108 38ff 	add.w	r8, r8, #4294967295
 8008fd6:	f04f 0c00 	mov.w	ip, #0
 8008fda:	fbb8 f9f3 	udiv	r9, r8, r3
 8008fde:	4666      	mov	r6, ip
 8008fe0:	fb03 8a19 	mls	sl, r3, r9, r8
 8008fe4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008fe8:	f1be 0f09 	cmp.w	lr, #9
 8008fec:	d816      	bhi.n	800901c <_strtol_l.constprop.0+0xa4>
 8008fee:	4674      	mov	r4, lr
 8008ff0:	42a3      	cmp	r3, r4
 8008ff2:	dd24      	ble.n	800903e <_strtol_l.constprop.0+0xc6>
 8008ff4:	f1bc 0f00 	cmp.w	ip, #0
 8008ff8:	db1e      	blt.n	8009038 <_strtol_l.constprop.0+0xc0>
 8008ffa:	45b1      	cmp	r9, r6
 8008ffc:	d31c      	bcc.n	8009038 <_strtol_l.constprop.0+0xc0>
 8008ffe:	d101      	bne.n	8009004 <_strtol_l.constprop.0+0x8c>
 8009000:	45a2      	cmp	sl, r4
 8009002:	db19      	blt.n	8009038 <_strtol_l.constprop.0+0xc0>
 8009004:	fb06 4603 	mla	r6, r6, r3, r4
 8009008:	f04f 0c01 	mov.w	ip, #1
 800900c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009010:	e7e8      	b.n	8008fe4 <_strtol_l.constprop.0+0x6c>
 8009012:	2c2b      	cmp	r4, #43	; 0x2b
 8009014:	bf04      	itt	eq
 8009016:	782c      	ldrbeq	r4, [r5, #0]
 8009018:	1cb5      	addeq	r5, r6, #2
 800901a:	e7ca      	b.n	8008fb2 <_strtol_l.constprop.0+0x3a>
 800901c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009020:	f1be 0f19 	cmp.w	lr, #25
 8009024:	d801      	bhi.n	800902a <_strtol_l.constprop.0+0xb2>
 8009026:	3c37      	subs	r4, #55	; 0x37
 8009028:	e7e2      	b.n	8008ff0 <_strtol_l.constprop.0+0x78>
 800902a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800902e:	f1be 0f19 	cmp.w	lr, #25
 8009032:	d804      	bhi.n	800903e <_strtol_l.constprop.0+0xc6>
 8009034:	3c57      	subs	r4, #87	; 0x57
 8009036:	e7db      	b.n	8008ff0 <_strtol_l.constprop.0+0x78>
 8009038:	f04f 3cff 	mov.w	ip, #4294967295
 800903c:	e7e6      	b.n	800900c <_strtol_l.constprop.0+0x94>
 800903e:	f1bc 0f00 	cmp.w	ip, #0
 8009042:	da05      	bge.n	8009050 <_strtol_l.constprop.0+0xd8>
 8009044:	2322      	movs	r3, #34	; 0x22
 8009046:	6003      	str	r3, [r0, #0]
 8009048:	4646      	mov	r6, r8
 800904a:	b942      	cbnz	r2, 800905e <_strtol_l.constprop.0+0xe6>
 800904c:	4630      	mov	r0, r6
 800904e:	e79e      	b.n	8008f8e <_strtol_l.constprop.0+0x16>
 8009050:	b107      	cbz	r7, 8009054 <_strtol_l.constprop.0+0xdc>
 8009052:	4276      	negs	r6, r6
 8009054:	2a00      	cmp	r2, #0
 8009056:	d0f9      	beq.n	800904c <_strtol_l.constprop.0+0xd4>
 8009058:	f1bc 0f00 	cmp.w	ip, #0
 800905c:	d000      	beq.n	8009060 <_strtol_l.constprop.0+0xe8>
 800905e:	1e69      	subs	r1, r5, #1
 8009060:	6011      	str	r1, [r2, #0]
 8009062:	e7f3      	b.n	800904c <_strtol_l.constprop.0+0xd4>
 8009064:	2430      	movs	r4, #48	; 0x30
 8009066:	2b00      	cmp	r3, #0
 8009068:	d1b1      	bne.n	8008fce <_strtol_l.constprop.0+0x56>
 800906a:	2308      	movs	r3, #8
 800906c:	e7af      	b.n	8008fce <_strtol_l.constprop.0+0x56>
 800906e:	2c30      	cmp	r4, #48	; 0x30
 8009070:	d0a5      	beq.n	8008fbe <_strtol_l.constprop.0+0x46>
 8009072:	230a      	movs	r3, #10
 8009074:	e7ab      	b.n	8008fce <_strtol_l.constprop.0+0x56>
 8009076:	bf00      	nop
 8009078:	0800ee61 	.word	0x0800ee61

0800907c <_strtol_r>:
 800907c:	f7ff bf7c 	b.w	8008f78 <_strtol_l.constprop.0>

08009080 <quorem>:
 8009080:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009084:	6903      	ldr	r3, [r0, #16]
 8009086:	690c      	ldr	r4, [r1, #16]
 8009088:	42a3      	cmp	r3, r4
 800908a:	4607      	mov	r7, r0
 800908c:	f2c0 8081 	blt.w	8009192 <quorem+0x112>
 8009090:	3c01      	subs	r4, #1
 8009092:	f101 0814 	add.w	r8, r1, #20
 8009096:	f100 0514 	add.w	r5, r0, #20
 800909a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800909e:	9301      	str	r3, [sp, #4]
 80090a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80090a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80090a8:	3301      	adds	r3, #1
 80090aa:	429a      	cmp	r2, r3
 80090ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80090b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80090b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80090b8:	d331      	bcc.n	800911e <quorem+0x9e>
 80090ba:	f04f 0e00 	mov.w	lr, #0
 80090be:	4640      	mov	r0, r8
 80090c0:	46ac      	mov	ip, r5
 80090c2:	46f2      	mov	sl, lr
 80090c4:	f850 2b04 	ldr.w	r2, [r0], #4
 80090c8:	b293      	uxth	r3, r2
 80090ca:	fb06 e303 	mla	r3, r6, r3, lr
 80090ce:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	ebaa 0303 	sub.w	r3, sl, r3
 80090d8:	f8dc a000 	ldr.w	sl, [ip]
 80090dc:	0c12      	lsrs	r2, r2, #16
 80090de:	fa13 f38a 	uxtah	r3, r3, sl
 80090e2:	fb06 e202 	mla	r2, r6, r2, lr
 80090e6:	9300      	str	r3, [sp, #0]
 80090e8:	9b00      	ldr	r3, [sp, #0]
 80090ea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80090ee:	b292      	uxth	r2, r2
 80090f0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80090f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80090f8:	f8bd 3000 	ldrh.w	r3, [sp]
 80090fc:	4581      	cmp	r9, r0
 80090fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009102:	f84c 3b04 	str.w	r3, [ip], #4
 8009106:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800910a:	d2db      	bcs.n	80090c4 <quorem+0x44>
 800910c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009110:	b92b      	cbnz	r3, 800911e <quorem+0x9e>
 8009112:	9b01      	ldr	r3, [sp, #4]
 8009114:	3b04      	subs	r3, #4
 8009116:	429d      	cmp	r5, r3
 8009118:	461a      	mov	r2, r3
 800911a:	d32e      	bcc.n	800917a <quorem+0xfa>
 800911c:	613c      	str	r4, [r7, #16]
 800911e:	4638      	mov	r0, r7
 8009120:	f001 fd88 	bl	800ac34 <__mcmp>
 8009124:	2800      	cmp	r0, #0
 8009126:	db24      	blt.n	8009172 <quorem+0xf2>
 8009128:	3601      	adds	r6, #1
 800912a:	4628      	mov	r0, r5
 800912c:	f04f 0c00 	mov.w	ip, #0
 8009130:	f858 2b04 	ldr.w	r2, [r8], #4
 8009134:	f8d0 e000 	ldr.w	lr, [r0]
 8009138:	b293      	uxth	r3, r2
 800913a:	ebac 0303 	sub.w	r3, ip, r3
 800913e:	0c12      	lsrs	r2, r2, #16
 8009140:	fa13 f38e 	uxtah	r3, r3, lr
 8009144:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009148:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800914c:	b29b      	uxth	r3, r3
 800914e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009152:	45c1      	cmp	r9, r8
 8009154:	f840 3b04 	str.w	r3, [r0], #4
 8009158:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800915c:	d2e8      	bcs.n	8009130 <quorem+0xb0>
 800915e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009162:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009166:	b922      	cbnz	r2, 8009172 <quorem+0xf2>
 8009168:	3b04      	subs	r3, #4
 800916a:	429d      	cmp	r5, r3
 800916c:	461a      	mov	r2, r3
 800916e:	d30a      	bcc.n	8009186 <quorem+0x106>
 8009170:	613c      	str	r4, [r7, #16]
 8009172:	4630      	mov	r0, r6
 8009174:	b003      	add	sp, #12
 8009176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800917a:	6812      	ldr	r2, [r2, #0]
 800917c:	3b04      	subs	r3, #4
 800917e:	2a00      	cmp	r2, #0
 8009180:	d1cc      	bne.n	800911c <quorem+0x9c>
 8009182:	3c01      	subs	r4, #1
 8009184:	e7c7      	b.n	8009116 <quorem+0x96>
 8009186:	6812      	ldr	r2, [r2, #0]
 8009188:	3b04      	subs	r3, #4
 800918a:	2a00      	cmp	r2, #0
 800918c:	d1f0      	bne.n	8009170 <quorem+0xf0>
 800918e:	3c01      	subs	r4, #1
 8009190:	e7eb      	b.n	800916a <quorem+0xea>
 8009192:	2000      	movs	r0, #0
 8009194:	e7ee      	b.n	8009174 <quorem+0xf4>
	...

08009198 <_dtoa_r>:
 8009198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800919c:	ed2d 8b04 	vpush	{d8-d9}
 80091a0:	ec57 6b10 	vmov	r6, r7, d0
 80091a4:	b093      	sub	sp, #76	; 0x4c
 80091a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80091a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80091ac:	9106      	str	r1, [sp, #24]
 80091ae:	ee10 aa10 	vmov	sl, s0
 80091b2:	4604      	mov	r4, r0
 80091b4:	9209      	str	r2, [sp, #36]	; 0x24
 80091b6:	930c      	str	r3, [sp, #48]	; 0x30
 80091b8:	46bb      	mov	fp, r7
 80091ba:	b975      	cbnz	r5, 80091da <_dtoa_r+0x42>
 80091bc:	2010      	movs	r0, #16
 80091be:	f001 fa45 	bl	800a64c <malloc>
 80091c2:	4602      	mov	r2, r0
 80091c4:	6260      	str	r0, [r4, #36]	; 0x24
 80091c6:	b920      	cbnz	r0, 80091d2 <_dtoa_r+0x3a>
 80091c8:	4ba7      	ldr	r3, [pc, #668]	; (8009468 <_dtoa_r+0x2d0>)
 80091ca:	21ea      	movs	r1, #234	; 0xea
 80091cc:	48a7      	ldr	r0, [pc, #668]	; (800946c <_dtoa_r+0x2d4>)
 80091ce:	f002 fc23 	bl	800ba18 <__assert_func>
 80091d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80091d6:	6005      	str	r5, [r0, #0]
 80091d8:	60c5      	str	r5, [r0, #12]
 80091da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091dc:	6819      	ldr	r1, [r3, #0]
 80091de:	b151      	cbz	r1, 80091f6 <_dtoa_r+0x5e>
 80091e0:	685a      	ldr	r2, [r3, #4]
 80091e2:	604a      	str	r2, [r1, #4]
 80091e4:	2301      	movs	r3, #1
 80091e6:	4093      	lsls	r3, r2
 80091e8:	608b      	str	r3, [r1, #8]
 80091ea:	4620      	mov	r0, r4
 80091ec:	f001 fa96 	bl	800a71c <_Bfree>
 80091f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091f2:	2200      	movs	r2, #0
 80091f4:	601a      	str	r2, [r3, #0]
 80091f6:	1e3b      	subs	r3, r7, #0
 80091f8:	bfaa      	itet	ge
 80091fa:	2300      	movge	r3, #0
 80091fc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009200:	f8c8 3000 	strge.w	r3, [r8]
 8009204:	4b9a      	ldr	r3, [pc, #616]	; (8009470 <_dtoa_r+0x2d8>)
 8009206:	bfbc      	itt	lt
 8009208:	2201      	movlt	r2, #1
 800920a:	f8c8 2000 	strlt.w	r2, [r8]
 800920e:	ea33 030b 	bics.w	r3, r3, fp
 8009212:	d11b      	bne.n	800924c <_dtoa_r+0xb4>
 8009214:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009216:	f242 730f 	movw	r3, #9999	; 0x270f
 800921a:	6013      	str	r3, [r2, #0]
 800921c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009220:	4333      	orrs	r3, r6
 8009222:	f000 8592 	beq.w	8009d4a <_dtoa_r+0xbb2>
 8009226:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009228:	b963      	cbnz	r3, 8009244 <_dtoa_r+0xac>
 800922a:	4b92      	ldr	r3, [pc, #584]	; (8009474 <_dtoa_r+0x2dc>)
 800922c:	e022      	b.n	8009274 <_dtoa_r+0xdc>
 800922e:	4b92      	ldr	r3, [pc, #584]	; (8009478 <_dtoa_r+0x2e0>)
 8009230:	9301      	str	r3, [sp, #4]
 8009232:	3308      	adds	r3, #8
 8009234:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009236:	6013      	str	r3, [r2, #0]
 8009238:	9801      	ldr	r0, [sp, #4]
 800923a:	b013      	add	sp, #76	; 0x4c
 800923c:	ecbd 8b04 	vpop	{d8-d9}
 8009240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009244:	4b8b      	ldr	r3, [pc, #556]	; (8009474 <_dtoa_r+0x2dc>)
 8009246:	9301      	str	r3, [sp, #4]
 8009248:	3303      	adds	r3, #3
 800924a:	e7f3      	b.n	8009234 <_dtoa_r+0x9c>
 800924c:	2200      	movs	r2, #0
 800924e:	2300      	movs	r3, #0
 8009250:	4650      	mov	r0, sl
 8009252:	4659      	mov	r1, fp
 8009254:	f7f7 fc38 	bl	8000ac8 <__aeabi_dcmpeq>
 8009258:	ec4b ab19 	vmov	d9, sl, fp
 800925c:	4680      	mov	r8, r0
 800925e:	b158      	cbz	r0, 8009278 <_dtoa_r+0xe0>
 8009260:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009262:	2301      	movs	r3, #1
 8009264:	6013      	str	r3, [r2, #0]
 8009266:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009268:	2b00      	cmp	r3, #0
 800926a:	f000 856b 	beq.w	8009d44 <_dtoa_r+0xbac>
 800926e:	4883      	ldr	r0, [pc, #524]	; (800947c <_dtoa_r+0x2e4>)
 8009270:	6018      	str	r0, [r3, #0]
 8009272:	1e43      	subs	r3, r0, #1
 8009274:	9301      	str	r3, [sp, #4]
 8009276:	e7df      	b.n	8009238 <_dtoa_r+0xa0>
 8009278:	ec4b ab10 	vmov	d0, sl, fp
 800927c:	aa10      	add	r2, sp, #64	; 0x40
 800927e:	a911      	add	r1, sp, #68	; 0x44
 8009280:	4620      	mov	r0, r4
 8009282:	f001 fdf9 	bl	800ae78 <__d2b>
 8009286:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800928a:	ee08 0a10 	vmov	s16, r0
 800928e:	2d00      	cmp	r5, #0
 8009290:	f000 8084 	beq.w	800939c <_dtoa_r+0x204>
 8009294:	ee19 3a90 	vmov	r3, s19
 8009298:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800929c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80092a0:	4656      	mov	r6, sl
 80092a2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80092a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80092aa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80092ae:	4b74      	ldr	r3, [pc, #464]	; (8009480 <_dtoa_r+0x2e8>)
 80092b0:	2200      	movs	r2, #0
 80092b2:	4630      	mov	r0, r6
 80092b4:	4639      	mov	r1, r7
 80092b6:	f7f6 ffe7 	bl	8000288 <__aeabi_dsub>
 80092ba:	a365      	add	r3, pc, #404	; (adr r3, 8009450 <_dtoa_r+0x2b8>)
 80092bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c0:	f7f7 f99a 	bl	80005f8 <__aeabi_dmul>
 80092c4:	a364      	add	r3, pc, #400	; (adr r3, 8009458 <_dtoa_r+0x2c0>)
 80092c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ca:	f7f6 ffdf 	bl	800028c <__adddf3>
 80092ce:	4606      	mov	r6, r0
 80092d0:	4628      	mov	r0, r5
 80092d2:	460f      	mov	r7, r1
 80092d4:	f7f7 f926 	bl	8000524 <__aeabi_i2d>
 80092d8:	a361      	add	r3, pc, #388	; (adr r3, 8009460 <_dtoa_r+0x2c8>)
 80092da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092de:	f7f7 f98b 	bl	80005f8 <__aeabi_dmul>
 80092e2:	4602      	mov	r2, r0
 80092e4:	460b      	mov	r3, r1
 80092e6:	4630      	mov	r0, r6
 80092e8:	4639      	mov	r1, r7
 80092ea:	f7f6 ffcf 	bl	800028c <__adddf3>
 80092ee:	4606      	mov	r6, r0
 80092f0:	460f      	mov	r7, r1
 80092f2:	f7f7 fc31 	bl	8000b58 <__aeabi_d2iz>
 80092f6:	2200      	movs	r2, #0
 80092f8:	9000      	str	r0, [sp, #0]
 80092fa:	2300      	movs	r3, #0
 80092fc:	4630      	mov	r0, r6
 80092fe:	4639      	mov	r1, r7
 8009300:	f7f7 fbec 	bl	8000adc <__aeabi_dcmplt>
 8009304:	b150      	cbz	r0, 800931c <_dtoa_r+0x184>
 8009306:	9800      	ldr	r0, [sp, #0]
 8009308:	f7f7 f90c 	bl	8000524 <__aeabi_i2d>
 800930c:	4632      	mov	r2, r6
 800930e:	463b      	mov	r3, r7
 8009310:	f7f7 fbda 	bl	8000ac8 <__aeabi_dcmpeq>
 8009314:	b910      	cbnz	r0, 800931c <_dtoa_r+0x184>
 8009316:	9b00      	ldr	r3, [sp, #0]
 8009318:	3b01      	subs	r3, #1
 800931a:	9300      	str	r3, [sp, #0]
 800931c:	9b00      	ldr	r3, [sp, #0]
 800931e:	2b16      	cmp	r3, #22
 8009320:	d85a      	bhi.n	80093d8 <_dtoa_r+0x240>
 8009322:	9a00      	ldr	r2, [sp, #0]
 8009324:	4b57      	ldr	r3, [pc, #348]	; (8009484 <_dtoa_r+0x2ec>)
 8009326:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800932a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800932e:	ec51 0b19 	vmov	r0, r1, d9
 8009332:	f7f7 fbd3 	bl	8000adc <__aeabi_dcmplt>
 8009336:	2800      	cmp	r0, #0
 8009338:	d050      	beq.n	80093dc <_dtoa_r+0x244>
 800933a:	9b00      	ldr	r3, [sp, #0]
 800933c:	3b01      	subs	r3, #1
 800933e:	9300      	str	r3, [sp, #0]
 8009340:	2300      	movs	r3, #0
 8009342:	930b      	str	r3, [sp, #44]	; 0x2c
 8009344:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009346:	1b5d      	subs	r5, r3, r5
 8009348:	1e6b      	subs	r3, r5, #1
 800934a:	9305      	str	r3, [sp, #20]
 800934c:	bf45      	ittet	mi
 800934e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009352:	9304      	strmi	r3, [sp, #16]
 8009354:	2300      	movpl	r3, #0
 8009356:	2300      	movmi	r3, #0
 8009358:	bf4c      	ite	mi
 800935a:	9305      	strmi	r3, [sp, #20]
 800935c:	9304      	strpl	r3, [sp, #16]
 800935e:	9b00      	ldr	r3, [sp, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	db3d      	blt.n	80093e0 <_dtoa_r+0x248>
 8009364:	9b05      	ldr	r3, [sp, #20]
 8009366:	9a00      	ldr	r2, [sp, #0]
 8009368:	920a      	str	r2, [sp, #40]	; 0x28
 800936a:	4413      	add	r3, r2
 800936c:	9305      	str	r3, [sp, #20]
 800936e:	2300      	movs	r3, #0
 8009370:	9307      	str	r3, [sp, #28]
 8009372:	9b06      	ldr	r3, [sp, #24]
 8009374:	2b09      	cmp	r3, #9
 8009376:	f200 8089 	bhi.w	800948c <_dtoa_r+0x2f4>
 800937a:	2b05      	cmp	r3, #5
 800937c:	bfc4      	itt	gt
 800937e:	3b04      	subgt	r3, #4
 8009380:	9306      	strgt	r3, [sp, #24]
 8009382:	9b06      	ldr	r3, [sp, #24]
 8009384:	f1a3 0302 	sub.w	r3, r3, #2
 8009388:	bfcc      	ite	gt
 800938a:	2500      	movgt	r5, #0
 800938c:	2501      	movle	r5, #1
 800938e:	2b03      	cmp	r3, #3
 8009390:	f200 8087 	bhi.w	80094a2 <_dtoa_r+0x30a>
 8009394:	e8df f003 	tbb	[pc, r3]
 8009398:	59383a2d 	.word	0x59383a2d
 800939c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80093a0:	441d      	add	r5, r3
 80093a2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80093a6:	2b20      	cmp	r3, #32
 80093a8:	bfc1      	itttt	gt
 80093aa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80093ae:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80093b2:	fa0b f303 	lslgt.w	r3, fp, r3
 80093b6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80093ba:	bfda      	itte	le
 80093bc:	f1c3 0320 	rsble	r3, r3, #32
 80093c0:	fa06 f003 	lslle.w	r0, r6, r3
 80093c4:	4318      	orrgt	r0, r3
 80093c6:	f7f7 f89d 	bl	8000504 <__aeabi_ui2d>
 80093ca:	2301      	movs	r3, #1
 80093cc:	4606      	mov	r6, r0
 80093ce:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80093d2:	3d01      	subs	r5, #1
 80093d4:	930e      	str	r3, [sp, #56]	; 0x38
 80093d6:	e76a      	b.n	80092ae <_dtoa_r+0x116>
 80093d8:	2301      	movs	r3, #1
 80093da:	e7b2      	b.n	8009342 <_dtoa_r+0x1aa>
 80093dc:	900b      	str	r0, [sp, #44]	; 0x2c
 80093de:	e7b1      	b.n	8009344 <_dtoa_r+0x1ac>
 80093e0:	9b04      	ldr	r3, [sp, #16]
 80093e2:	9a00      	ldr	r2, [sp, #0]
 80093e4:	1a9b      	subs	r3, r3, r2
 80093e6:	9304      	str	r3, [sp, #16]
 80093e8:	4253      	negs	r3, r2
 80093ea:	9307      	str	r3, [sp, #28]
 80093ec:	2300      	movs	r3, #0
 80093ee:	930a      	str	r3, [sp, #40]	; 0x28
 80093f0:	e7bf      	b.n	8009372 <_dtoa_r+0x1da>
 80093f2:	2300      	movs	r3, #0
 80093f4:	9308      	str	r3, [sp, #32]
 80093f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	dc55      	bgt.n	80094a8 <_dtoa_r+0x310>
 80093fc:	2301      	movs	r3, #1
 80093fe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009402:	461a      	mov	r2, r3
 8009404:	9209      	str	r2, [sp, #36]	; 0x24
 8009406:	e00c      	b.n	8009422 <_dtoa_r+0x28a>
 8009408:	2301      	movs	r3, #1
 800940a:	e7f3      	b.n	80093f4 <_dtoa_r+0x25c>
 800940c:	2300      	movs	r3, #0
 800940e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009410:	9308      	str	r3, [sp, #32]
 8009412:	9b00      	ldr	r3, [sp, #0]
 8009414:	4413      	add	r3, r2
 8009416:	9302      	str	r3, [sp, #8]
 8009418:	3301      	adds	r3, #1
 800941a:	2b01      	cmp	r3, #1
 800941c:	9303      	str	r3, [sp, #12]
 800941e:	bfb8      	it	lt
 8009420:	2301      	movlt	r3, #1
 8009422:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009424:	2200      	movs	r2, #0
 8009426:	6042      	str	r2, [r0, #4]
 8009428:	2204      	movs	r2, #4
 800942a:	f102 0614 	add.w	r6, r2, #20
 800942e:	429e      	cmp	r6, r3
 8009430:	6841      	ldr	r1, [r0, #4]
 8009432:	d93d      	bls.n	80094b0 <_dtoa_r+0x318>
 8009434:	4620      	mov	r0, r4
 8009436:	f001 f931 	bl	800a69c <_Balloc>
 800943a:	9001      	str	r0, [sp, #4]
 800943c:	2800      	cmp	r0, #0
 800943e:	d13b      	bne.n	80094b8 <_dtoa_r+0x320>
 8009440:	4b11      	ldr	r3, [pc, #68]	; (8009488 <_dtoa_r+0x2f0>)
 8009442:	4602      	mov	r2, r0
 8009444:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009448:	e6c0      	b.n	80091cc <_dtoa_r+0x34>
 800944a:	2301      	movs	r3, #1
 800944c:	e7df      	b.n	800940e <_dtoa_r+0x276>
 800944e:	bf00      	nop
 8009450:	636f4361 	.word	0x636f4361
 8009454:	3fd287a7 	.word	0x3fd287a7
 8009458:	8b60c8b3 	.word	0x8b60c8b3
 800945c:	3fc68a28 	.word	0x3fc68a28
 8009460:	509f79fb 	.word	0x509f79fb
 8009464:	3fd34413 	.word	0x3fd34413
 8009468:	0800ef6e 	.word	0x0800ef6e
 800946c:	0800ef85 	.word	0x0800ef85
 8009470:	7ff00000 	.word	0x7ff00000
 8009474:	0800ef6a 	.word	0x0800ef6a
 8009478:	0800ef61 	.word	0x0800ef61
 800947c:	0800ede1 	.word	0x0800ede1
 8009480:	3ff80000 	.word	0x3ff80000
 8009484:	0800f158 	.word	0x0800f158
 8009488:	0800efe0 	.word	0x0800efe0
 800948c:	2501      	movs	r5, #1
 800948e:	2300      	movs	r3, #0
 8009490:	9306      	str	r3, [sp, #24]
 8009492:	9508      	str	r5, [sp, #32]
 8009494:	f04f 33ff 	mov.w	r3, #4294967295
 8009498:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800949c:	2200      	movs	r2, #0
 800949e:	2312      	movs	r3, #18
 80094a0:	e7b0      	b.n	8009404 <_dtoa_r+0x26c>
 80094a2:	2301      	movs	r3, #1
 80094a4:	9308      	str	r3, [sp, #32]
 80094a6:	e7f5      	b.n	8009494 <_dtoa_r+0x2fc>
 80094a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094aa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80094ae:	e7b8      	b.n	8009422 <_dtoa_r+0x28a>
 80094b0:	3101      	adds	r1, #1
 80094b2:	6041      	str	r1, [r0, #4]
 80094b4:	0052      	lsls	r2, r2, #1
 80094b6:	e7b8      	b.n	800942a <_dtoa_r+0x292>
 80094b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80094ba:	9a01      	ldr	r2, [sp, #4]
 80094bc:	601a      	str	r2, [r3, #0]
 80094be:	9b03      	ldr	r3, [sp, #12]
 80094c0:	2b0e      	cmp	r3, #14
 80094c2:	f200 809d 	bhi.w	8009600 <_dtoa_r+0x468>
 80094c6:	2d00      	cmp	r5, #0
 80094c8:	f000 809a 	beq.w	8009600 <_dtoa_r+0x468>
 80094cc:	9b00      	ldr	r3, [sp, #0]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	dd32      	ble.n	8009538 <_dtoa_r+0x3a0>
 80094d2:	4ab7      	ldr	r2, [pc, #732]	; (80097b0 <_dtoa_r+0x618>)
 80094d4:	f003 030f 	and.w	r3, r3, #15
 80094d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80094dc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80094e0:	9b00      	ldr	r3, [sp, #0]
 80094e2:	05d8      	lsls	r0, r3, #23
 80094e4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80094e8:	d516      	bpl.n	8009518 <_dtoa_r+0x380>
 80094ea:	4bb2      	ldr	r3, [pc, #712]	; (80097b4 <_dtoa_r+0x61c>)
 80094ec:	ec51 0b19 	vmov	r0, r1, d9
 80094f0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80094f4:	f7f7 f9aa 	bl	800084c <__aeabi_ddiv>
 80094f8:	f007 070f 	and.w	r7, r7, #15
 80094fc:	4682      	mov	sl, r0
 80094fe:	468b      	mov	fp, r1
 8009500:	2503      	movs	r5, #3
 8009502:	4eac      	ldr	r6, [pc, #688]	; (80097b4 <_dtoa_r+0x61c>)
 8009504:	b957      	cbnz	r7, 800951c <_dtoa_r+0x384>
 8009506:	4642      	mov	r2, r8
 8009508:	464b      	mov	r3, r9
 800950a:	4650      	mov	r0, sl
 800950c:	4659      	mov	r1, fp
 800950e:	f7f7 f99d 	bl	800084c <__aeabi_ddiv>
 8009512:	4682      	mov	sl, r0
 8009514:	468b      	mov	fp, r1
 8009516:	e028      	b.n	800956a <_dtoa_r+0x3d2>
 8009518:	2502      	movs	r5, #2
 800951a:	e7f2      	b.n	8009502 <_dtoa_r+0x36a>
 800951c:	07f9      	lsls	r1, r7, #31
 800951e:	d508      	bpl.n	8009532 <_dtoa_r+0x39a>
 8009520:	4640      	mov	r0, r8
 8009522:	4649      	mov	r1, r9
 8009524:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009528:	f7f7 f866 	bl	80005f8 <__aeabi_dmul>
 800952c:	3501      	adds	r5, #1
 800952e:	4680      	mov	r8, r0
 8009530:	4689      	mov	r9, r1
 8009532:	107f      	asrs	r7, r7, #1
 8009534:	3608      	adds	r6, #8
 8009536:	e7e5      	b.n	8009504 <_dtoa_r+0x36c>
 8009538:	f000 809b 	beq.w	8009672 <_dtoa_r+0x4da>
 800953c:	9b00      	ldr	r3, [sp, #0]
 800953e:	4f9d      	ldr	r7, [pc, #628]	; (80097b4 <_dtoa_r+0x61c>)
 8009540:	425e      	negs	r6, r3
 8009542:	4b9b      	ldr	r3, [pc, #620]	; (80097b0 <_dtoa_r+0x618>)
 8009544:	f006 020f 	and.w	r2, r6, #15
 8009548:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800954c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009550:	ec51 0b19 	vmov	r0, r1, d9
 8009554:	f7f7 f850 	bl	80005f8 <__aeabi_dmul>
 8009558:	1136      	asrs	r6, r6, #4
 800955a:	4682      	mov	sl, r0
 800955c:	468b      	mov	fp, r1
 800955e:	2300      	movs	r3, #0
 8009560:	2502      	movs	r5, #2
 8009562:	2e00      	cmp	r6, #0
 8009564:	d17a      	bne.n	800965c <_dtoa_r+0x4c4>
 8009566:	2b00      	cmp	r3, #0
 8009568:	d1d3      	bne.n	8009512 <_dtoa_r+0x37a>
 800956a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800956c:	2b00      	cmp	r3, #0
 800956e:	f000 8082 	beq.w	8009676 <_dtoa_r+0x4de>
 8009572:	4b91      	ldr	r3, [pc, #580]	; (80097b8 <_dtoa_r+0x620>)
 8009574:	2200      	movs	r2, #0
 8009576:	4650      	mov	r0, sl
 8009578:	4659      	mov	r1, fp
 800957a:	f7f7 faaf 	bl	8000adc <__aeabi_dcmplt>
 800957e:	2800      	cmp	r0, #0
 8009580:	d079      	beq.n	8009676 <_dtoa_r+0x4de>
 8009582:	9b03      	ldr	r3, [sp, #12]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d076      	beq.n	8009676 <_dtoa_r+0x4de>
 8009588:	9b02      	ldr	r3, [sp, #8]
 800958a:	2b00      	cmp	r3, #0
 800958c:	dd36      	ble.n	80095fc <_dtoa_r+0x464>
 800958e:	9b00      	ldr	r3, [sp, #0]
 8009590:	4650      	mov	r0, sl
 8009592:	4659      	mov	r1, fp
 8009594:	1e5f      	subs	r7, r3, #1
 8009596:	2200      	movs	r2, #0
 8009598:	4b88      	ldr	r3, [pc, #544]	; (80097bc <_dtoa_r+0x624>)
 800959a:	f7f7 f82d 	bl	80005f8 <__aeabi_dmul>
 800959e:	9e02      	ldr	r6, [sp, #8]
 80095a0:	4682      	mov	sl, r0
 80095a2:	468b      	mov	fp, r1
 80095a4:	3501      	adds	r5, #1
 80095a6:	4628      	mov	r0, r5
 80095a8:	f7f6 ffbc 	bl	8000524 <__aeabi_i2d>
 80095ac:	4652      	mov	r2, sl
 80095ae:	465b      	mov	r3, fp
 80095b0:	f7f7 f822 	bl	80005f8 <__aeabi_dmul>
 80095b4:	4b82      	ldr	r3, [pc, #520]	; (80097c0 <_dtoa_r+0x628>)
 80095b6:	2200      	movs	r2, #0
 80095b8:	f7f6 fe68 	bl	800028c <__adddf3>
 80095bc:	46d0      	mov	r8, sl
 80095be:	46d9      	mov	r9, fp
 80095c0:	4682      	mov	sl, r0
 80095c2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80095c6:	2e00      	cmp	r6, #0
 80095c8:	d158      	bne.n	800967c <_dtoa_r+0x4e4>
 80095ca:	4b7e      	ldr	r3, [pc, #504]	; (80097c4 <_dtoa_r+0x62c>)
 80095cc:	2200      	movs	r2, #0
 80095ce:	4640      	mov	r0, r8
 80095d0:	4649      	mov	r1, r9
 80095d2:	f7f6 fe59 	bl	8000288 <__aeabi_dsub>
 80095d6:	4652      	mov	r2, sl
 80095d8:	465b      	mov	r3, fp
 80095da:	4680      	mov	r8, r0
 80095dc:	4689      	mov	r9, r1
 80095de:	f7f7 fa9b 	bl	8000b18 <__aeabi_dcmpgt>
 80095e2:	2800      	cmp	r0, #0
 80095e4:	f040 8295 	bne.w	8009b12 <_dtoa_r+0x97a>
 80095e8:	4652      	mov	r2, sl
 80095ea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80095ee:	4640      	mov	r0, r8
 80095f0:	4649      	mov	r1, r9
 80095f2:	f7f7 fa73 	bl	8000adc <__aeabi_dcmplt>
 80095f6:	2800      	cmp	r0, #0
 80095f8:	f040 8289 	bne.w	8009b0e <_dtoa_r+0x976>
 80095fc:	ec5b ab19 	vmov	sl, fp, d9
 8009600:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009602:	2b00      	cmp	r3, #0
 8009604:	f2c0 8148 	blt.w	8009898 <_dtoa_r+0x700>
 8009608:	9a00      	ldr	r2, [sp, #0]
 800960a:	2a0e      	cmp	r2, #14
 800960c:	f300 8144 	bgt.w	8009898 <_dtoa_r+0x700>
 8009610:	4b67      	ldr	r3, [pc, #412]	; (80097b0 <_dtoa_r+0x618>)
 8009612:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009616:	e9d3 8900 	ldrd	r8, r9, [r3]
 800961a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800961c:	2b00      	cmp	r3, #0
 800961e:	f280 80d5 	bge.w	80097cc <_dtoa_r+0x634>
 8009622:	9b03      	ldr	r3, [sp, #12]
 8009624:	2b00      	cmp	r3, #0
 8009626:	f300 80d1 	bgt.w	80097cc <_dtoa_r+0x634>
 800962a:	f040 826f 	bne.w	8009b0c <_dtoa_r+0x974>
 800962e:	4b65      	ldr	r3, [pc, #404]	; (80097c4 <_dtoa_r+0x62c>)
 8009630:	2200      	movs	r2, #0
 8009632:	4640      	mov	r0, r8
 8009634:	4649      	mov	r1, r9
 8009636:	f7f6 ffdf 	bl	80005f8 <__aeabi_dmul>
 800963a:	4652      	mov	r2, sl
 800963c:	465b      	mov	r3, fp
 800963e:	f7f7 fa61 	bl	8000b04 <__aeabi_dcmpge>
 8009642:	9e03      	ldr	r6, [sp, #12]
 8009644:	4637      	mov	r7, r6
 8009646:	2800      	cmp	r0, #0
 8009648:	f040 8245 	bne.w	8009ad6 <_dtoa_r+0x93e>
 800964c:	9d01      	ldr	r5, [sp, #4]
 800964e:	2331      	movs	r3, #49	; 0x31
 8009650:	f805 3b01 	strb.w	r3, [r5], #1
 8009654:	9b00      	ldr	r3, [sp, #0]
 8009656:	3301      	adds	r3, #1
 8009658:	9300      	str	r3, [sp, #0]
 800965a:	e240      	b.n	8009ade <_dtoa_r+0x946>
 800965c:	07f2      	lsls	r2, r6, #31
 800965e:	d505      	bpl.n	800966c <_dtoa_r+0x4d4>
 8009660:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009664:	f7f6 ffc8 	bl	80005f8 <__aeabi_dmul>
 8009668:	3501      	adds	r5, #1
 800966a:	2301      	movs	r3, #1
 800966c:	1076      	asrs	r6, r6, #1
 800966e:	3708      	adds	r7, #8
 8009670:	e777      	b.n	8009562 <_dtoa_r+0x3ca>
 8009672:	2502      	movs	r5, #2
 8009674:	e779      	b.n	800956a <_dtoa_r+0x3d2>
 8009676:	9f00      	ldr	r7, [sp, #0]
 8009678:	9e03      	ldr	r6, [sp, #12]
 800967a:	e794      	b.n	80095a6 <_dtoa_r+0x40e>
 800967c:	9901      	ldr	r1, [sp, #4]
 800967e:	4b4c      	ldr	r3, [pc, #304]	; (80097b0 <_dtoa_r+0x618>)
 8009680:	4431      	add	r1, r6
 8009682:	910d      	str	r1, [sp, #52]	; 0x34
 8009684:	9908      	ldr	r1, [sp, #32]
 8009686:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800968a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800968e:	2900      	cmp	r1, #0
 8009690:	d043      	beq.n	800971a <_dtoa_r+0x582>
 8009692:	494d      	ldr	r1, [pc, #308]	; (80097c8 <_dtoa_r+0x630>)
 8009694:	2000      	movs	r0, #0
 8009696:	f7f7 f8d9 	bl	800084c <__aeabi_ddiv>
 800969a:	4652      	mov	r2, sl
 800969c:	465b      	mov	r3, fp
 800969e:	f7f6 fdf3 	bl	8000288 <__aeabi_dsub>
 80096a2:	9d01      	ldr	r5, [sp, #4]
 80096a4:	4682      	mov	sl, r0
 80096a6:	468b      	mov	fp, r1
 80096a8:	4649      	mov	r1, r9
 80096aa:	4640      	mov	r0, r8
 80096ac:	f7f7 fa54 	bl	8000b58 <__aeabi_d2iz>
 80096b0:	4606      	mov	r6, r0
 80096b2:	f7f6 ff37 	bl	8000524 <__aeabi_i2d>
 80096b6:	4602      	mov	r2, r0
 80096b8:	460b      	mov	r3, r1
 80096ba:	4640      	mov	r0, r8
 80096bc:	4649      	mov	r1, r9
 80096be:	f7f6 fde3 	bl	8000288 <__aeabi_dsub>
 80096c2:	3630      	adds	r6, #48	; 0x30
 80096c4:	f805 6b01 	strb.w	r6, [r5], #1
 80096c8:	4652      	mov	r2, sl
 80096ca:	465b      	mov	r3, fp
 80096cc:	4680      	mov	r8, r0
 80096ce:	4689      	mov	r9, r1
 80096d0:	f7f7 fa04 	bl	8000adc <__aeabi_dcmplt>
 80096d4:	2800      	cmp	r0, #0
 80096d6:	d163      	bne.n	80097a0 <_dtoa_r+0x608>
 80096d8:	4642      	mov	r2, r8
 80096da:	464b      	mov	r3, r9
 80096dc:	4936      	ldr	r1, [pc, #216]	; (80097b8 <_dtoa_r+0x620>)
 80096de:	2000      	movs	r0, #0
 80096e0:	f7f6 fdd2 	bl	8000288 <__aeabi_dsub>
 80096e4:	4652      	mov	r2, sl
 80096e6:	465b      	mov	r3, fp
 80096e8:	f7f7 f9f8 	bl	8000adc <__aeabi_dcmplt>
 80096ec:	2800      	cmp	r0, #0
 80096ee:	f040 80b5 	bne.w	800985c <_dtoa_r+0x6c4>
 80096f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80096f4:	429d      	cmp	r5, r3
 80096f6:	d081      	beq.n	80095fc <_dtoa_r+0x464>
 80096f8:	4b30      	ldr	r3, [pc, #192]	; (80097bc <_dtoa_r+0x624>)
 80096fa:	2200      	movs	r2, #0
 80096fc:	4650      	mov	r0, sl
 80096fe:	4659      	mov	r1, fp
 8009700:	f7f6 ff7a 	bl	80005f8 <__aeabi_dmul>
 8009704:	4b2d      	ldr	r3, [pc, #180]	; (80097bc <_dtoa_r+0x624>)
 8009706:	4682      	mov	sl, r0
 8009708:	468b      	mov	fp, r1
 800970a:	4640      	mov	r0, r8
 800970c:	4649      	mov	r1, r9
 800970e:	2200      	movs	r2, #0
 8009710:	f7f6 ff72 	bl	80005f8 <__aeabi_dmul>
 8009714:	4680      	mov	r8, r0
 8009716:	4689      	mov	r9, r1
 8009718:	e7c6      	b.n	80096a8 <_dtoa_r+0x510>
 800971a:	4650      	mov	r0, sl
 800971c:	4659      	mov	r1, fp
 800971e:	f7f6 ff6b 	bl	80005f8 <__aeabi_dmul>
 8009722:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009724:	9d01      	ldr	r5, [sp, #4]
 8009726:	930f      	str	r3, [sp, #60]	; 0x3c
 8009728:	4682      	mov	sl, r0
 800972a:	468b      	mov	fp, r1
 800972c:	4649      	mov	r1, r9
 800972e:	4640      	mov	r0, r8
 8009730:	f7f7 fa12 	bl	8000b58 <__aeabi_d2iz>
 8009734:	4606      	mov	r6, r0
 8009736:	f7f6 fef5 	bl	8000524 <__aeabi_i2d>
 800973a:	3630      	adds	r6, #48	; 0x30
 800973c:	4602      	mov	r2, r0
 800973e:	460b      	mov	r3, r1
 8009740:	4640      	mov	r0, r8
 8009742:	4649      	mov	r1, r9
 8009744:	f7f6 fda0 	bl	8000288 <__aeabi_dsub>
 8009748:	f805 6b01 	strb.w	r6, [r5], #1
 800974c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800974e:	429d      	cmp	r5, r3
 8009750:	4680      	mov	r8, r0
 8009752:	4689      	mov	r9, r1
 8009754:	f04f 0200 	mov.w	r2, #0
 8009758:	d124      	bne.n	80097a4 <_dtoa_r+0x60c>
 800975a:	4b1b      	ldr	r3, [pc, #108]	; (80097c8 <_dtoa_r+0x630>)
 800975c:	4650      	mov	r0, sl
 800975e:	4659      	mov	r1, fp
 8009760:	f7f6 fd94 	bl	800028c <__adddf3>
 8009764:	4602      	mov	r2, r0
 8009766:	460b      	mov	r3, r1
 8009768:	4640      	mov	r0, r8
 800976a:	4649      	mov	r1, r9
 800976c:	f7f7 f9d4 	bl	8000b18 <__aeabi_dcmpgt>
 8009770:	2800      	cmp	r0, #0
 8009772:	d173      	bne.n	800985c <_dtoa_r+0x6c4>
 8009774:	4652      	mov	r2, sl
 8009776:	465b      	mov	r3, fp
 8009778:	4913      	ldr	r1, [pc, #76]	; (80097c8 <_dtoa_r+0x630>)
 800977a:	2000      	movs	r0, #0
 800977c:	f7f6 fd84 	bl	8000288 <__aeabi_dsub>
 8009780:	4602      	mov	r2, r0
 8009782:	460b      	mov	r3, r1
 8009784:	4640      	mov	r0, r8
 8009786:	4649      	mov	r1, r9
 8009788:	f7f7 f9a8 	bl	8000adc <__aeabi_dcmplt>
 800978c:	2800      	cmp	r0, #0
 800978e:	f43f af35 	beq.w	80095fc <_dtoa_r+0x464>
 8009792:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009794:	1e6b      	subs	r3, r5, #1
 8009796:	930f      	str	r3, [sp, #60]	; 0x3c
 8009798:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800979c:	2b30      	cmp	r3, #48	; 0x30
 800979e:	d0f8      	beq.n	8009792 <_dtoa_r+0x5fa>
 80097a0:	9700      	str	r7, [sp, #0]
 80097a2:	e049      	b.n	8009838 <_dtoa_r+0x6a0>
 80097a4:	4b05      	ldr	r3, [pc, #20]	; (80097bc <_dtoa_r+0x624>)
 80097a6:	f7f6 ff27 	bl	80005f8 <__aeabi_dmul>
 80097aa:	4680      	mov	r8, r0
 80097ac:	4689      	mov	r9, r1
 80097ae:	e7bd      	b.n	800972c <_dtoa_r+0x594>
 80097b0:	0800f158 	.word	0x0800f158
 80097b4:	0800f130 	.word	0x0800f130
 80097b8:	3ff00000 	.word	0x3ff00000
 80097bc:	40240000 	.word	0x40240000
 80097c0:	401c0000 	.word	0x401c0000
 80097c4:	40140000 	.word	0x40140000
 80097c8:	3fe00000 	.word	0x3fe00000
 80097cc:	9d01      	ldr	r5, [sp, #4]
 80097ce:	4656      	mov	r6, sl
 80097d0:	465f      	mov	r7, fp
 80097d2:	4642      	mov	r2, r8
 80097d4:	464b      	mov	r3, r9
 80097d6:	4630      	mov	r0, r6
 80097d8:	4639      	mov	r1, r7
 80097da:	f7f7 f837 	bl	800084c <__aeabi_ddiv>
 80097de:	f7f7 f9bb 	bl	8000b58 <__aeabi_d2iz>
 80097e2:	4682      	mov	sl, r0
 80097e4:	f7f6 fe9e 	bl	8000524 <__aeabi_i2d>
 80097e8:	4642      	mov	r2, r8
 80097ea:	464b      	mov	r3, r9
 80097ec:	f7f6 ff04 	bl	80005f8 <__aeabi_dmul>
 80097f0:	4602      	mov	r2, r0
 80097f2:	460b      	mov	r3, r1
 80097f4:	4630      	mov	r0, r6
 80097f6:	4639      	mov	r1, r7
 80097f8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80097fc:	f7f6 fd44 	bl	8000288 <__aeabi_dsub>
 8009800:	f805 6b01 	strb.w	r6, [r5], #1
 8009804:	9e01      	ldr	r6, [sp, #4]
 8009806:	9f03      	ldr	r7, [sp, #12]
 8009808:	1bae      	subs	r6, r5, r6
 800980a:	42b7      	cmp	r7, r6
 800980c:	4602      	mov	r2, r0
 800980e:	460b      	mov	r3, r1
 8009810:	d135      	bne.n	800987e <_dtoa_r+0x6e6>
 8009812:	f7f6 fd3b 	bl	800028c <__adddf3>
 8009816:	4642      	mov	r2, r8
 8009818:	464b      	mov	r3, r9
 800981a:	4606      	mov	r6, r0
 800981c:	460f      	mov	r7, r1
 800981e:	f7f7 f97b 	bl	8000b18 <__aeabi_dcmpgt>
 8009822:	b9d0      	cbnz	r0, 800985a <_dtoa_r+0x6c2>
 8009824:	4642      	mov	r2, r8
 8009826:	464b      	mov	r3, r9
 8009828:	4630      	mov	r0, r6
 800982a:	4639      	mov	r1, r7
 800982c:	f7f7 f94c 	bl	8000ac8 <__aeabi_dcmpeq>
 8009830:	b110      	cbz	r0, 8009838 <_dtoa_r+0x6a0>
 8009832:	f01a 0f01 	tst.w	sl, #1
 8009836:	d110      	bne.n	800985a <_dtoa_r+0x6c2>
 8009838:	4620      	mov	r0, r4
 800983a:	ee18 1a10 	vmov	r1, s16
 800983e:	f000 ff6d 	bl	800a71c <_Bfree>
 8009842:	2300      	movs	r3, #0
 8009844:	9800      	ldr	r0, [sp, #0]
 8009846:	702b      	strb	r3, [r5, #0]
 8009848:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800984a:	3001      	adds	r0, #1
 800984c:	6018      	str	r0, [r3, #0]
 800984e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009850:	2b00      	cmp	r3, #0
 8009852:	f43f acf1 	beq.w	8009238 <_dtoa_r+0xa0>
 8009856:	601d      	str	r5, [r3, #0]
 8009858:	e4ee      	b.n	8009238 <_dtoa_r+0xa0>
 800985a:	9f00      	ldr	r7, [sp, #0]
 800985c:	462b      	mov	r3, r5
 800985e:	461d      	mov	r5, r3
 8009860:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009864:	2a39      	cmp	r2, #57	; 0x39
 8009866:	d106      	bne.n	8009876 <_dtoa_r+0x6de>
 8009868:	9a01      	ldr	r2, [sp, #4]
 800986a:	429a      	cmp	r2, r3
 800986c:	d1f7      	bne.n	800985e <_dtoa_r+0x6c6>
 800986e:	9901      	ldr	r1, [sp, #4]
 8009870:	2230      	movs	r2, #48	; 0x30
 8009872:	3701      	adds	r7, #1
 8009874:	700a      	strb	r2, [r1, #0]
 8009876:	781a      	ldrb	r2, [r3, #0]
 8009878:	3201      	adds	r2, #1
 800987a:	701a      	strb	r2, [r3, #0]
 800987c:	e790      	b.n	80097a0 <_dtoa_r+0x608>
 800987e:	4ba6      	ldr	r3, [pc, #664]	; (8009b18 <_dtoa_r+0x980>)
 8009880:	2200      	movs	r2, #0
 8009882:	f7f6 feb9 	bl	80005f8 <__aeabi_dmul>
 8009886:	2200      	movs	r2, #0
 8009888:	2300      	movs	r3, #0
 800988a:	4606      	mov	r6, r0
 800988c:	460f      	mov	r7, r1
 800988e:	f7f7 f91b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009892:	2800      	cmp	r0, #0
 8009894:	d09d      	beq.n	80097d2 <_dtoa_r+0x63a>
 8009896:	e7cf      	b.n	8009838 <_dtoa_r+0x6a0>
 8009898:	9a08      	ldr	r2, [sp, #32]
 800989a:	2a00      	cmp	r2, #0
 800989c:	f000 80d7 	beq.w	8009a4e <_dtoa_r+0x8b6>
 80098a0:	9a06      	ldr	r2, [sp, #24]
 80098a2:	2a01      	cmp	r2, #1
 80098a4:	f300 80ba 	bgt.w	8009a1c <_dtoa_r+0x884>
 80098a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80098aa:	2a00      	cmp	r2, #0
 80098ac:	f000 80b2 	beq.w	8009a14 <_dtoa_r+0x87c>
 80098b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80098b4:	9e07      	ldr	r6, [sp, #28]
 80098b6:	9d04      	ldr	r5, [sp, #16]
 80098b8:	9a04      	ldr	r2, [sp, #16]
 80098ba:	441a      	add	r2, r3
 80098bc:	9204      	str	r2, [sp, #16]
 80098be:	9a05      	ldr	r2, [sp, #20]
 80098c0:	2101      	movs	r1, #1
 80098c2:	441a      	add	r2, r3
 80098c4:	4620      	mov	r0, r4
 80098c6:	9205      	str	r2, [sp, #20]
 80098c8:	f001 f82a 	bl	800a920 <__i2b>
 80098cc:	4607      	mov	r7, r0
 80098ce:	2d00      	cmp	r5, #0
 80098d0:	dd0c      	ble.n	80098ec <_dtoa_r+0x754>
 80098d2:	9b05      	ldr	r3, [sp, #20]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	dd09      	ble.n	80098ec <_dtoa_r+0x754>
 80098d8:	42ab      	cmp	r3, r5
 80098da:	9a04      	ldr	r2, [sp, #16]
 80098dc:	bfa8      	it	ge
 80098de:	462b      	movge	r3, r5
 80098e0:	1ad2      	subs	r2, r2, r3
 80098e2:	9204      	str	r2, [sp, #16]
 80098e4:	9a05      	ldr	r2, [sp, #20]
 80098e6:	1aed      	subs	r5, r5, r3
 80098e8:	1ad3      	subs	r3, r2, r3
 80098ea:	9305      	str	r3, [sp, #20]
 80098ec:	9b07      	ldr	r3, [sp, #28]
 80098ee:	b31b      	cbz	r3, 8009938 <_dtoa_r+0x7a0>
 80098f0:	9b08      	ldr	r3, [sp, #32]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	f000 80af 	beq.w	8009a56 <_dtoa_r+0x8be>
 80098f8:	2e00      	cmp	r6, #0
 80098fa:	dd13      	ble.n	8009924 <_dtoa_r+0x78c>
 80098fc:	4639      	mov	r1, r7
 80098fe:	4632      	mov	r2, r6
 8009900:	4620      	mov	r0, r4
 8009902:	f001 f8cd 	bl	800aaa0 <__pow5mult>
 8009906:	ee18 2a10 	vmov	r2, s16
 800990a:	4601      	mov	r1, r0
 800990c:	4607      	mov	r7, r0
 800990e:	4620      	mov	r0, r4
 8009910:	f001 f81c 	bl	800a94c <__multiply>
 8009914:	ee18 1a10 	vmov	r1, s16
 8009918:	4680      	mov	r8, r0
 800991a:	4620      	mov	r0, r4
 800991c:	f000 fefe 	bl	800a71c <_Bfree>
 8009920:	ee08 8a10 	vmov	s16, r8
 8009924:	9b07      	ldr	r3, [sp, #28]
 8009926:	1b9a      	subs	r2, r3, r6
 8009928:	d006      	beq.n	8009938 <_dtoa_r+0x7a0>
 800992a:	ee18 1a10 	vmov	r1, s16
 800992e:	4620      	mov	r0, r4
 8009930:	f001 f8b6 	bl	800aaa0 <__pow5mult>
 8009934:	ee08 0a10 	vmov	s16, r0
 8009938:	2101      	movs	r1, #1
 800993a:	4620      	mov	r0, r4
 800993c:	f000 fff0 	bl	800a920 <__i2b>
 8009940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009942:	2b00      	cmp	r3, #0
 8009944:	4606      	mov	r6, r0
 8009946:	f340 8088 	ble.w	8009a5a <_dtoa_r+0x8c2>
 800994a:	461a      	mov	r2, r3
 800994c:	4601      	mov	r1, r0
 800994e:	4620      	mov	r0, r4
 8009950:	f001 f8a6 	bl	800aaa0 <__pow5mult>
 8009954:	9b06      	ldr	r3, [sp, #24]
 8009956:	2b01      	cmp	r3, #1
 8009958:	4606      	mov	r6, r0
 800995a:	f340 8081 	ble.w	8009a60 <_dtoa_r+0x8c8>
 800995e:	f04f 0800 	mov.w	r8, #0
 8009962:	6933      	ldr	r3, [r6, #16]
 8009964:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009968:	6918      	ldr	r0, [r3, #16]
 800996a:	f000 ff89 	bl	800a880 <__hi0bits>
 800996e:	f1c0 0020 	rsb	r0, r0, #32
 8009972:	9b05      	ldr	r3, [sp, #20]
 8009974:	4418      	add	r0, r3
 8009976:	f010 001f 	ands.w	r0, r0, #31
 800997a:	f000 8092 	beq.w	8009aa2 <_dtoa_r+0x90a>
 800997e:	f1c0 0320 	rsb	r3, r0, #32
 8009982:	2b04      	cmp	r3, #4
 8009984:	f340 808a 	ble.w	8009a9c <_dtoa_r+0x904>
 8009988:	f1c0 001c 	rsb	r0, r0, #28
 800998c:	9b04      	ldr	r3, [sp, #16]
 800998e:	4403      	add	r3, r0
 8009990:	9304      	str	r3, [sp, #16]
 8009992:	9b05      	ldr	r3, [sp, #20]
 8009994:	4403      	add	r3, r0
 8009996:	4405      	add	r5, r0
 8009998:	9305      	str	r3, [sp, #20]
 800999a:	9b04      	ldr	r3, [sp, #16]
 800999c:	2b00      	cmp	r3, #0
 800999e:	dd07      	ble.n	80099b0 <_dtoa_r+0x818>
 80099a0:	ee18 1a10 	vmov	r1, s16
 80099a4:	461a      	mov	r2, r3
 80099a6:	4620      	mov	r0, r4
 80099a8:	f001 f8d4 	bl	800ab54 <__lshift>
 80099ac:	ee08 0a10 	vmov	s16, r0
 80099b0:	9b05      	ldr	r3, [sp, #20]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	dd05      	ble.n	80099c2 <_dtoa_r+0x82a>
 80099b6:	4631      	mov	r1, r6
 80099b8:	461a      	mov	r2, r3
 80099ba:	4620      	mov	r0, r4
 80099bc:	f001 f8ca 	bl	800ab54 <__lshift>
 80099c0:	4606      	mov	r6, r0
 80099c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d06e      	beq.n	8009aa6 <_dtoa_r+0x90e>
 80099c8:	ee18 0a10 	vmov	r0, s16
 80099cc:	4631      	mov	r1, r6
 80099ce:	f001 f931 	bl	800ac34 <__mcmp>
 80099d2:	2800      	cmp	r0, #0
 80099d4:	da67      	bge.n	8009aa6 <_dtoa_r+0x90e>
 80099d6:	9b00      	ldr	r3, [sp, #0]
 80099d8:	3b01      	subs	r3, #1
 80099da:	ee18 1a10 	vmov	r1, s16
 80099de:	9300      	str	r3, [sp, #0]
 80099e0:	220a      	movs	r2, #10
 80099e2:	2300      	movs	r3, #0
 80099e4:	4620      	mov	r0, r4
 80099e6:	f000 febb 	bl	800a760 <__multadd>
 80099ea:	9b08      	ldr	r3, [sp, #32]
 80099ec:	ee08 0a10 	vmov	s16, r0
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	f000 81b1 	beq.w	8009d58 <_dtoa_r+0xbc0>
 80099f6:	2300      	movs	r3, #0
 80099f8:	4639      	mov	r1, r7
 80099fa:	220a      	movs	r2, #10
 80099fc:	4620      	mov	r0, r4
 80099fe:	f000 feaf 	bl	800a760 <__multadd>
 8009a02:	9b02      	ldr	r3, [sp, #8]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	4607      	mov	r7, r0
 8009a08:	f300 808e 	bgt.w	8009b28 <_dtoa_r+0x990>
 8009a0c:	9b06      	ldr	r3, [sp, #24]
 8009a0e:	2b02      	cmp	r3, #2
 8009a10:	dc51      	bgt.n	8009ab6 <_dtoa_r+0x91e>
 8009a12:	e089      	b.n	8009b28 <_dtoa_r+0x990>
 8009a14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009a16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009a1a:	e74b      	b.n	80098b4 <_dtoa_r+0x71c>
 8009a1c:	9b03      	ldr	r3, [sp, #12]
 8009a1e:	1e5e      	subs	r6, r3, #1
 8009a20:	9b07      	ldr	r3, [sp, #28]
 8009a22:	42b3      	cmp	r3, r6
 8009a24:	bfbf      	itttt	lt
 8009a26:	9b07      	ldrlt	r3, [sp, #28]
 8009a28:	9607      	strlt	r6, [sp, #28]
 8009a2a:	1af2      	sublt	r2, r6, r3
 8009a2c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009a2e:	bfb6      	itet	lt
 8009a30:	189b      	addlt	r3, r3, r2
 8009a32:	1b9e      	subge	r6, r3, r6
 8009a34:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009a36:	9b03      	ldr	r3, [sp, #12]
 8009a38:	bfb8      	it	lt
 8009a3a:	2600      	movlt	r6, #0
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	bfb7      	itett	lt
 8009a40:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009a44:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009a48:	1a9d      	sublt	r5, r3, r2
 8009a4a:	2300      	movlt	r3, #0
 8009a4c:	e734      	b.n	80098b8 <_dtoa_r+0x720>
 8009a4e:	9e07      	ldr	r6, [sp, #28]
 8009a50:	9d04      	ldr	r5, [sp, #16]
 8009a52:	9f08      	ldr	r7, [sp, #32]
 8009a54:	e73b      	b.n	80098ce <_dtoa_r+0x736>
 8009a56:	9a07      	ldr	r2, [sp, #28]
 8009a58:	e767      	b.n	800992a <_dtoa_r+0x792>
 8009a5a:	9b06      	ldr	r3, [sp, #24]
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	dc18      	bgt.n	8009a92 <_dtoa_r+0x8fa>
 8009a60:	f1ba 0f00 	cmp.w	sl, #0
 8009a64:	d115      	bne.n	8009a92 <_dtoa_r+0x8fa>
 8009a66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009a6a:	b993      	cbnz	r3, 8009a92 <_dtoa_r+0x8fa>
 8009a6c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009a70:	0d1b      	lsrs	r3, r3, #20
 8009a72:	051b      	lsls	r3, r3, #20
 8009a74:	b183      	cbz	r3, 8009a98 <_dtoa_r+0x900>
 8009a76:	9b04      	ldr	r3, [sp, #16]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	9304      	str	r3, [sp, #16]
 8009a7c:	9b05      	ldr	r3, [sp, #20]
 8009a7e:	3301      	adds	r3, #1
 8009a80:	9305      	str	r3, [sp, #20]
 8009a82:	f04f 0801 	mov.w	r8, #1
 8009a86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	f47f af6a 	bne.w	8009962 <_dtoa_r+0x7ca>
 8009a8e:	2001      	movs	r0, #1
 8009a90:	e76f      	b.n	8009972 <_dtoa_r+0x7da>
 8009a92:	f04f 0800 	mov.w	r8, #0
 8009a96:	e7f6      	b.n	8009a86 <_dtoa_r+0x8ee>
 8009a98:	4698      	mov	r8, r3
 8009a9a:	e7f4      	b.n	8009a86 <_dtoa_r+0x8ee>
 8009a9c:	f43f af7d 	beq.w	800999a <_dtoa_r+0x802>
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	301c      	adds	r0, #28
 8009aa4:	e772      	b.n	800998c <_dtoa_r+0x7f4>
 8009aa6:	9b03      	ldr	r3, [sp, #12]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	dc37      	bgt.n	8009b1c <_dtoa_r+0x984>
 8009aac:	9b06      	ldr	r3, [sp, #24]
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	dd34      	ble.n	8009b1c <_dtoa_r+0x984>
 8009ab2:	9b03      	ldr	r3, [sp, #12]
 8009ab4:	9302      	str	r3, [sp, #8]
 8009ab6:	9b02      	ldr	r3, [sp, #8]
 8009ab8:	b96b      	cbnz	r3, 8009ad6 <_dtoa_r+0x93e>
 8009aba:	4631      	mov	r1, r6
 8009abc:	2205      	movs	r2, #5
 8009abe:	4620      	mov	r0, r4
 8009ac0:	f000 fe4e 	bl	800a760 <__multadd>
 8009ac4:	4601      	mov	r1, r0
 8009ac6:	4606      	mov	r6, r0
 8009ac8:	ee18 0a10 	vmov	r0, s16
 8009acc:	f001 f8b2 	bl	800ac34 <__mcmp>
 8009ad0:	2800      	cmp	r0, #0
 8009ad2:	f73f adbb 	bgt.w	800964c <_dtoa_r+0x4b4>
 8009ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ad8:	9d01      	ldr	r5, [sp, #4]
 8009ada:	43db      	mvns	r3, r3
 8009adc:	9300      	str	r3, [sp, #0]
 8009ade:	f04f 0800 	mov.w	r8, #0
 8009ae2:	4631      	mov	r1, r6
 8009ae4:	4620      	mov	r0, r4
 8009ae6:	f000 fe19 	bl	800a71c <_Bfree>
 8009aea:	2f00      	cmp	r7, #0
 8009aec:	f43f aea4 	beq.w	8009838 <_dtoa_r+0x6a0>
 8009af0:	f1b8 0f00 	cmp.w	r8, #0
 8009af4:	d005      	beq.n	8009b02 <_dtoa_r+0x96a>
 8009af6:	45b8      	cmp	r8, r7
 8009af8:	d003      	beq.n	8009b02 <_dtoa_r+0x96a>
 8009afa:	4641      	mov	r1, r8
 8009afc:	4620      	mov	r0, r4
 8009afe:	f000 fe0d 	bl	800a71c <_Bfree>
 8009b02:	4639      	mov	r1, r7
 8009b04:	4620      	mov	r0, r4
 8009b06:	f000 fe09 	bl	800a71c <_Bfree>
 8009b0a:	e695      	b.n	8009838 <_dtoa_r+0x6a0>
 8009b0c:	2600      	movs	r6, #0
 8009b0e:	4637      	mov	r7, r6
 8009b10:	e7e1      	b.n	8009ad6 <_dtoa_r+0x93e>
 8009b12:	9700      	str	r7, [sp, #0]
 8009b14:	4637      	mov	r7, r6
 8009b16:	e599      	b.n	800964c <_dtoa_r+0x4b4>
 8009b18:	40240000 	.word	0x40240000
 8009b1c:	9b08      	ldr	r3, [sp, #32]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	f000 80ca 	beq.w	8009cb8 <_dtoa_r+0xb20>
 8009b24:	9b03      	ldr	r3, [sp, #12]
 8009b26:	9302      	str	r3, [sp, #8]
 8009b28:	2d00      	cmp	r5, #0
 8009b2a:	dd05      	ble.n	8009b38 <_dtoa_r+0x9a0>
 8009b2c:	4639      	mov	r1, r7
 8009b2e:	462a      	mov	r2, r5
 8009b30:	4620      	mov	r0, r4
 8009b32:	f001 f80f 	bl	800ab54 <__lshift>
 8009b36:	4607      	mov	r7, r0
 8009b38:	f1b8 0f00 	cmp.w	r8, #0
 8009b3c:	d05b      	beq.n	8009bf6 <_dtoa_r+0xa5e>
 8009b3e:	6879      	ldr	r1, [r7, #4]
 8009b40:	4620      	mov	r0, r4
 8009b42:	f000 fdab 	bl	800a69c <_Balloc>
 8009b46:	4605      	mov	r5, r0
 8009b48:	b928      	cbnz	r0, 8009b56 <_dtoa_r+0x9be>
 8009b4a:	4b87      	ldr	r3, [pc, #540]	; (8009d68 <_dtoa_r+0xbd0>)
 8009b4c:	4602      	mov	r2, r0
 8009b4e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009b52:	f7ff bb3b 	b.w	80091cc <_dtoa_r+0x34>
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	3202      	adds	r2, #2
 8009b5a:	0092      	lsls	r2, r2, #2
 8009b5c:	f107 010c 	add.w	r1, r7, #12
 8009b60:	300c      	adds	r0, #12
 8009b62:	f000 fd8d 	bl	800a680 <memcpy>
 8009b66:	2201      	movs	r2, #1
 8009b68:	4629      	mov	r1, r5
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f000 fff2 	bl	800ab54 <__lshift>
 8009b70:	9b01      	ldr	r3, [sp, #4]
 8009b72:	f103 0901 	add.w	r9, r3, #1
 8009b76:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009b7a:	4413      	add	r3, r2
 8009b7c:	9305      	str	r3, [sp, #20]
 8009b7e:	f00a 0301 	and.w	r3, sl, #1
 8009b82:	46b8      	mov	r8, r7
 8009b84:	9304      	str	r3, [sp, #16]
 8009b86:	4607      	mov	r7, r0
 8009b88:	4631      	mov	r1, r6
 8009b8a:	ee18 0a10 	vmov	r0, s16
 8009b8e:	f7ff fa77 	bl	8009080 <quorem>
 8009b92:	4641      	mov	r1, r8
 8009b94:	9002      	str	r0, [sp, #8]
 8009b96:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009b9a:	ee18 0a10 	vmov	r0, s16
 8009b9e:	f001 f849 	bl	800ac34 <__mcmp>
 8009ba2:	463a      	mov	r2, r7
 8009ba4:	9003      	str	r0, [sp, #12]
 8009ba6:	4631      	mov	r1, r6
 8009ba8:	4620      	mov	r0, r4
 8009baa:	f001 f85f 	bl	800ac6c <__mdiff>
 8009bae:	68c2      	ldr	r2, [r0, #12]
 8009bb0:	f109 3bff 	add.w	fp, r9, #4294967295
 8009bb4:	4605      	mov	r5, r0
 8009bb6:	bb02      	cbnz	r2, 8009bfa <_dtoa_r+0xa62>
 8009bb8:	4601      	mov	r1, r0
 8009bba:	ee18 0a10 	vmov	r0, s16
 8009bbe:	f001 f839 	bl	800ac34 <__mcmp>
 8009bc2:	4602      	mov	r2, r0
 8009bc4:	4629      	mov	r1, r5
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	9207      	str	r2, [sp, #28]
 8009bca:	f000 fda7 	bl	800a71c <_Bfree>
 8009bce:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009bd2:	ea43 0102 	orr.w	r1, r3, r2
 8009bd6:	9b04      	ldr	r3, [sp, #16]
 8009bd8:	430b      	orrs	r3, r1
 8009bda:	464d      	mov	r5, r9
 8009bdc:	d10f      	bne.n	8009bfe <_dtoa_r+0xa66>
 8009bde:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009be2:	d02a      	beq.n	8009c3a <_dtoa_r+0xaa2>
 8009be4:	9b03      	ldr	r3, [sp, #12]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	dd02      	ble.n	8009bf0 <_dtoa_r+0xa58>
 8009bea:	9b02      	ldr	r3, [sp, #8]
 8009bec:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009bf0:	f88b a000 	strb.w	sl, [fp]
 8009bf4:	e775      	b.n	8009ae2 <_dtoa_r+0x94a>
 8009bf6:	4638      	mov	r0, r7
 8009bf8:	e7ba      	b.n	8009b70 <_dtoa_r+0x9d8>
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	e7e2      	b.n	8009bc4 <_dtoa_r+0xa2c>
 8009bfe:	9b03      	ldr	r3, [sp, #12]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	db04      	blt.n	8009c0e <_dtoa_r+0xa76>
 8009c04:	9906      	ldr	r1, [sp, #24]
 8009c06:	430b      	orrs	r3, r1
 8009c08:	9904      	ldr	r1, [sp, #16]
 8009c0a:	430b      	orrs	r3, r1
 8009c0c:	d122      	bne.n	8009c54 <_dtoa_r+0xabc>
 8009c0e:	2a00      	cmp	r2, #0
 8009c10:	ddee      	ble.n	8009bf0 <_dtoa_r+0xa58>
 8009c12:	ee18 1a10 	vmov	r1, s16
 8009c16:	2201      	movs	r2, #1
 8009c18:	4620      	mov	r0, r4
 8009c1a:	f000 ff9b 	bl	800ab54 <__lshift>
 8009c1e:	4631      	mov	r1, r6
 8009c20:	ee08 0a10 	vmov	s16, r0
 8009c24:	f001 f806 	bl	800ac34 <__mcmp>
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	dc03      	bgt.n	8009c34 <_dtoa_r+0xa9c>
 8009c2c:	d1e0      	bne.n	8009bf0 <_dtoa_r+0xa58>
 8009c2e:	f01a 0f01 	tst.w	sl, #1
 8009c32:	d0dd      	beq.n	8009bf0 <_dtoa_r+0xa58>
 8009c34:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009c38:	d1d7      	bne.n	8009bea <_dtoa_r+0xa52>
 8009c3a:	2339      	movs	r3, #57	; 0x39
 8009c3c:	f88b 3000 	strb.w	r3, [fp]
 8009c40:	462b      	mov	r3, r5
 8009c42:	461d      	mov	r5, r3
 8009c44:	3b01      	subs	r3, #1
 8009c46:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009c4a:	2a39      	cmp	r2, #57	; 0x39
 8009c4c:	d071      	beq.n	8009d32 <_dtoa_r+0xb9a>
 8009c4e:	3201      	adds	r2, #1
 8009c50:	701a      	strb	r2, [r3, #0]
 8009c52:	e746      	b.n	8009ae2 <_dtoa_r+0x94a>
 8009c54:	2a00      	cmp	r2, #0
 8009c56:	dd07      	ble.n	8009c68 <_dtoa_r+0xad0>
 8009c58:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009c5c:	d0ed      	beq.n	8009c3a <_dtoa_r+0xaa2>
 8009c5e:	f10a 0301 	add.w	r3, sl, #1
 8009c62:	f88b 3000 	strb.w	r3, [fp]
 8009c66:	e73c      	b.n	8009ae2 <_dtoa_r+0x94a>
 8009c68:	9b05      	ldr	r3, [sp, #20]
 8009c6a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009c6e:	4599      	cmp	r9, r3
 8009c70:	d047      	beq.n	8009d02 <_dtoa_r+0xb6a>
 8009c72:	ee18 1a10 	vmov	r1, s16
 8009c76:	2300      	movs	r3, #0
 8009c78:	220a      	movs	r2, #10
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	f000 fd70 	bl	800a760 <__multadd>
 8009c80:	45b8      	cmp	r8, r7
 8009c82:	ee08 0a10 	vmov	s16, r0
 8009c86:	f04f 0300 	mov.w	r3, #0
 8009c8a:	f04f 020a 	mov.w	r2, #10
 8009c8e:	4641      	mov	r1, r8
 8009c90:	4620      	mov	r0, r4
 8009c92:	d106      	bne.n	8009ca2 <_dtoa_r+0xb0a>
 8009c94:	f000 fd64 	bl	800a760 <__multadd>
 8009c98:	4680      	mov	r8, r0
 8009c9a:	4607      	mov	r7, r0
 8009c9c:	f109 0901 	add.w	r9, r9, #1
 8009ca0:	e772      	b.n	8009b88 <_dtoa_r+0x9f0>
 8009ca2:	f000 fd5d 	bl	800a760 <__multadd>
 8009ca6:	4639      	mov	r1, r7
 8009ca8:	4680      	mov	r8, r0
 8009caa:	2300      	movs	r3, #0
 8009cac:	220a      	movs	r2, #10
 8009cae:	4620      	mov	r0, r4
 8009cb0:	f000 fd56 	bl	800a760 <__multadd>
 8009cb4:	4607      	mov	r7, r0
 8009cb6:	e7f1      	b.n	8009c9c <_dtoa_r+0xb04>
 8009cb8:	9b03      	ldr	r3, [sp, #12]
 8009cba:	9302      	str	r3, [sp, #8]
 8009cbc:	9d01      	ldr	r5, [sp, #4]
 8009cbe:	ee18 0a10 	vmov	r0, s16
 8009cc2:	4631      	mov	r1, r6
 8009cc4:	f7ff f9dc 	bl	8009080 <quorem>
 8009cc8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009ccc:	9b01      	ldr	r3, [sp, #4]
 8009cce:	f805 ab01 	strb.w	sl, [r5], #1
 8009cd2:	1aea      	subs	r2, r5, r3
 8009cd4:	9b02      	ldr	r3, [sp, #8]
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	dd09      	ble.n	8009cee <_dtoa_r+0xb56>
 8009cda:	ee18 1a10 	vmov	r1, s16
 8009cde:	2300      	movs	r3, #0
 8009ce0:	220a      	movs	r2, #10
 8009ce2:	4620      	mov	r0, r4
 8009ce4:	f000 fd3c 	bl	800a760 <__multadd>
 8009ce8:	ee08 0a10 	vmov	s16, r0
 8009cec:	e7e7      	b.n	8009cbe <_dtoa_r+0xb26>
 8009cee:	9b02      	ldr	r3, [sp, #8]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	bfc8      	it	gt
 8009cf4:	461d      	movgt	r5, r3
 8009cf6:	9b01      	ldr	r3, [sp, #4]
 8009cf8:	bfd8      	it	le
 8009cfa:	2501      	movle	r5, #1
 8009cfc:	441d      	add	r5, r3
 8009cfe:	f04f 0800 	mov.w	r8, #0
 8009d02:	ee18 1a10 	vmov	r1, s16
 8009d06:	2201      	movs	r2, #1
 8009d08:	4620      	mov	r0, r4
 8009d0a:	f000 ff23 	bl	800ab54 <__lshift>
 8009d0e:	4631      	mov	r1, r6
 8009d10:	ee08 0a10 	vmov	s16, r0
 8009d14:	f000 ff8e 	bl	800ac34 <__mcmp>
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	dc91      	bgt.n	8009c40 <_dtoa_r+0xaa8>
 8009d1c:	d102      	bne.n	8009d24 <_dtoa_r+0xb8c>
 8009d1e:	f01a 0f01 	tst.w	sl, #1
 8009d22:	d18d      	bne.n	8009c40 <_dtoa_r+0xaa8>
 8009d24:	462b      	mov	r3, r5
 8009d26:	461d      	mov	r5, r3
 8009d28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009d2c:	2a30      	cmp	r2, #48	; 0x30
 8009d2e:	d0fa      	beq.n	8009d26 <_dtoa_r+0xb8e>
 8009d30:	e6d7      	b.n	8009ae2 <_dtoa_r+0x94a>
 8009d32:	9a01      	ldr	r2, [sp, #4]
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d184      	bne.n	8009c42 <_dtoa_r+0xaaa>
 8009d38:	9b00      	ldr	r3, [sp, #0]
 8009d3a:	3301      	adds	r3, #1
 8009d3c:	9300      	str	r3, [sp, #0]
 8009d3e:	2331      	movs	r3, #49	; 0x31
 8009d40:	7013      	strb	r3, [r2, #0]
 8009d42:	e6ce      	b.n	8009ae2 <_dtoa_r+0x94a>
 8009d44:	4b09      	ldr	r3, [pc, #36]	; (8009d6c <_dtoa_r+0xbd4>)
 8009d46:	f7ff ba95 	b.w	8009274 <_dtoa_r+0xdc>
 8009d4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	f47f aa6e 	bne.w	800922e <_dtoa_r+0x96>
 8009d52:	4b07      	ldr	r3, [pc, #28]	; (8009d70 <_dtoa_r+0xbd8>)
 8009d54:	f7ff ba8e 	b.w	8009274 <_dtoa_r+0xdc>
 8009d58:	9b02      	ldr	r3, [sp, #8]
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	dcae      	bgt.n	8009cbc <_dtoa_r+0xb24>
 8009d5e:	9b06      	ldr	r3, [sp, #24]
 8009d60:	2b02      	cmp	r3, #2
 8009d62:	f73f aea8 	bgt.w	8009ab6 <_dtoa_r+0x91e>
 8009d66:	e7a9      	b.n	8009cbc <_dtoa_r+0xb24>
 8009d68:	0800efe0 	.word	0x0800efe0
 8009d6c:	0800ede0 	.word	0x0800ede0
 8009d70:	0800ef61 	.word	0x0800ef61

08009d74 <std>:
 8009d74:	2300      	movs	r3, #0
 8009d76:	b510      	push	{r4, lr}
 8009d78:	4604      	mov	r4, r0
 8009d7a:	e9c0 3300 	strd	r3, r3, [r0]
 8009d7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d82:	6083      	str	r3, [r0, #8]
 8009d84:	8181      	strh	r1, [r0, #12]
 8009d86:	6643      	str	r3, [r0, #100]	; 0x64
 8009d88:	81c2      	strh	r2, [r0, #14]
 8009d8a:	6183      	str	r3, [r0, #24]
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	2208      	movs	r2, #8
 8009d90:	305c      	adds	r0, #92	; 0x5c
 8009d92:	f7fd fc07 	bl	80075a4 <memset>
 8009d96:	4b05      	ldr	r3, [pc, #20]	; (8009dac <std+0x38>)
 8009d98:	6263      	str	r3, [r4, #36]	; 0x24
 8009d9a:	4b05      	ldr	r3, [pc, #20]	; (8009db0 <std+0x3c>)
 8009d9c:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d9e:	4b05      	ldr	r3, [pc, #20]	; (8009db4 <std+0x40>)
 8009da0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009da2:	4b05      	ldr	r3, [pc, #20]	; (8009db8 <std+0x44>)
 8009da4:	6224      	str	r4, [r4, #32]
 8009da6:	6323      	str	r3, [r4, #48]	; 0x30
 8009da8:	bd10      	pop	{r4, pc}
 8009daa:	bf00      	nop
 8009dac:	0800b7a9 	.word	0x0800b7a9
 8009db0:	0800b7cb 	.word	0x0800b7cb
 8009db4:	0800b803 	.word	0x0800b803
 8009db8:	0800b827 	.word	0x0800b827

08009dbc <_cleanup_r>:
 8009dbc:	4901      	ldr	r1, [pc, #4]	; (8009dc4 <_cleanup_r+0x8>)
 8009dbe:	f000 b8af 	b.w	8009f20 <_fwalk_reent>
 8009dc2:	bf00      	nop
 8009dc4:	0800bb81 	.word	0x0800bb81

08009dc8 <__sfmoreglue>:
 8009dc8:	b570      	push	{r4, r5, r6, lr}
 8009dca:	2268      	movs	r2, #104	; 0x68
 8009dcc:	1e4d      	subs	r5, r1, #1
 8009dce:	4355      	muls	r5, r2
 8009dd0:	460e      	mov	r6, r1
 8009dd2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009dd6:	f001 f9a5 	bl	800b124 <_malloc_r>
 8009dda:	4604      	mov	r4, r0
 8009ddc:	b140      	cbz	r0, 8009df0 <__sfmoreglue+0x28>
 8009dde:	2100      	movs	r1, #0
 8009de0:	e9c0 1600 	strd	r1, r6, [r0]
 8009de4:	300c      	adds	r0, #12
 8009de6:	60a0      	str	r0, [r4, #8]
 8009de8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009dec:	f7fd fbda 	bl	80075a4 <memset>
 8009df0:	4620      	mov	r0, r4
 8009df2:	bd70      	pop	{r4, r5, r6, pc}

08009df4 <__sfp_lock_acquire>:
 8009df4:	4801      	ldr	r0, [pc, #4]	; (8009dfc <__sfp_lock_acquire+0x8>)
 8009df6:	f000 bc26 	b.w	800a646 <__retarget_lock_acquire_recursive>
 8009dfa:	bf00      	nop
 8009dfc:	20004371 	.word	0x20004371

08009e00 <__sfp_lock_release>:
 8009e00:	4801      	ldr	r0, [pc, #4]	; (8009e08 <__sfp_lock_release+0x8>)
 8009e02:	f000 bc21 	b.w	800a648 <__retarget_lock_release_recursive>
 8009e06:	bf00      	nop
 8009e08:	20004371 	.word	0x20004371

08009e0c <__sinit_lock_acquire>:
 8009e0c:	4801      	ldr	r0, [pc, #4]	; (8009e14 <__sinit_lock_acquire+0x8>)
 8009e0e:	f000 bc1a 	b.w	800a646 <__retarget_lock_acquire_recursive>
 8009e12:	bf00      	nop
 8009e14:	20004372 	.word	0x20004372

08009e18 <__sinit_lock_release>:
 8009e18:	4801      	ldr	r0, [pc, #4]	; (8009e20 <__sinit_lock_release+0x8>)
 8009e1a:	f000 bc15 	b.w	800a648 <__retarget_lock_release_recursive>
 8009e1e:	bf00      	nop
 8009e20:	20004372 	.word	0x20004372

08009e24 <__sinit>:
 8009e24:	b510      	push	{r4, lr}
 8009e26:	4604      	mov	r4, r0
 8009e28:	f7ff fff0 	bl	8009e0c <__sinit_lock_acquire>
 8009e2c:	69a3      	ldr	r3, [r4, #24]
 8009e2e:	b11b      	cbz	r3, 8009e38 <__sinit+0x14>
 8009e30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e34:	f7ff bff0 	b.w	8009e18 <__sinit_lock_release>
 8009e38:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009e3c:	6523      	str	r3, [r4, #80]	; 0x50
 8009e3e:	4b13      	ldr	r3, [pc, #76]	; (8009e8c <__sinit+0x68>)
 8009e40:	4a13      	ldr	r2, [pc, #76]	; (8009e90 <__sinit+0x6c>)
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	62a2      	str	r2, [r4, #40]	; 0x28
 8009e46:	42a3      	cmp	r3, r4
 8009e48:	bf04      	itt	eq
 8009e4a:	2301      	moveq	r3, #1
 8009e4c:	61a3      	streq	r3, [r4, #24]
 8009e4e:	4620      	mov	r0, r4
 8009e50:	f000 f820 	bl	8009e94 <__sfp>
 8009e54:	6060      	str	r0, [r4, #4]
 8009e56:	4620      	mov	r0, r4
 8009e58:	f000 f81c 	bl	8009e94 <__sfp>
 8009e5c:	60a0      	str	r0, [r4, #8]
 8009e5e:	4620      	mov	r0, r4
 8009e60:	f000 f818 	bl	8009e94 <__sfp>
 8009e64:	2200      	movs	r2, #0
 8009e66:	60e0      	str	r0, [r4, #12]
 8009e68:	2104      	movs	r1, #4
 8009e6a:	6860      	ldr	r0, [r4, #4]
 8009e6c:	f7ff ff82 	bl	8009d74 <std>
 8009e70:	68a0      	ldr	r0, [r4, #8]
 8009e72:	2201      	movs	r2, #1
 8009e74:	2109      	movs	r1, #9
 8009e76:	f7ff ff7d 	bl	8009d74 <std>
 8009e7a:	68e0      	ldr	r0, [r4, #12]
 8009e7c:	2202      	movs	r2, #2
 8009e7e:	2112      	movs	r1, #18
 8009e80:	f7ff ff78 	bl	8009d74 <std>
 8009e84:	2301      	movs	r3, #1
 8009e86:	61a3      	str	r3, [r4, #24]
 8009e88:	e7d2      	b.n	8009e30 <__sinit+0xc>
 8009e8a:	bf00      	nop
 8009e8c:	0800edcc 	.word	0x0800edcc
 8009e90:	08009dbd 	.word	0x08009dbd

08009e94 <__sfp>:
 8009e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e96:	4607      	mov	r7, r0
 8009e98:	f7ff ffac 	bl	8009df4 <__sfp_lock_acquire>
 8009e9c:	4b1e      	ldr	r3, [pc, #120]	; (8009f18 <__sfp+0x84>)
 8009e9e:	681e      	ldr	r6, [r3, #0]
 8009ea0:	69b3      	ldr	r3, [r6, #24]
 8009ea2:	b913      	cbnz	r3, 8009eaa <__sfp+0x16>
 8009ea4:	4630      	mov	r0, r6
 8009ea6:	f7ff ffbd 	bl	8009e24 <__sinit>
 8009eaa:	3648      	adds	r6, #72	; 0x48
 8009eac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009eb0:	3b01      	subs	r3, #1
 8009eb2:	d503      	bpl.n	8009ebc <__sfp+0x28>
 8009eb4:	6833      	ldr	r3, [r6, #0]
 8009eb6:	b30b      	cbz	r3, 8009efc <__sfp+0x68>
 8009eb8:	6836      	ldr	r6, [r6, #0]
 8009eba:	e7f7      	b.n	8009eac <__sfp+0x18>
 8009ebc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009ec0:	b9d5      	cbnz	r5, 8009ef8 <__sfp+0x64>
 8009ec2:	4b16      	ldr	r3, [pc, #88]	; (8009f1c <__sfp+0x88>)
 8009ec4:	60e3      	str	r3, [r4, #12]
 8009ec6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009eca:	6665      	str	r5, [r4, #100]	; 0x64
 8009ecc:	f000 fbba 	bl	800a644 <__retarget_lock_init_recursive>
 8009ed0:	f7ff ff96 	bl	8009e00 <__sfp_lock_release>
 8009ed4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009ed8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009edc:	6025      	str	r5, [r4, #0]
 8009ede:	61a5      	str	r5, [r4, #24]
 8009ee0:	2208      	movs	r2, #8
 8009ee2:	4629      	mov	r1, r5
 8009ee4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009ee8:	f7fd fb5c 	bl	80075a4 <memset>
 8009eec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009ef0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009ef4:	4620      	mov	r0, r4
 8009ef6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ef8:	3468      	adds	r4, #104	; 0x68
 8009efa:	e7d9      	b.n	8009eb0 <__sfp+0x1c>
 8009efc:	2104      	movs	r1, #4
 8009efe:	4638      	mov	r0, r7
 8009f00:	f7ff ff62 	bl	8009dc8 <__sfmoreglue>
 8009f04:	4604      	mov	r4, r0
 8009f06:	6030      	str	r0, [r6, #0]
 8009f08:	2800      	cmp	r0, #0
 8009f0a:	d1d5      	bne.n	8009eb8 <__sfp+0x24>
 8009f0c:	f7ff ff78 	bl	8009e00 <__sfp_lock_release>
 8009f10:	230c      	movs	r3, #12
 8009f12:	603b      	str	r3, [r7, #0]
 8009f14:	e7ee      	b.n	8009ef4 <__sfp+0x60>
 8009f16:	bf00      	nop
 8009f18:	0800edcc 	.word	0x0800edcc
 8009f1c:	ffff0001 	.word	0xffff0001

08009f20 <_fwalk_reent>:
 8009f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f24:	4606      	mov	r6, r0
 8009f26:	4688      	mov	r8, r1
 8009f28:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009f2c:	2700      	movs	r7, #0
 8009f2e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009f32:	f1b9 0901 	subs.w	r9, r9, #1
 8009f36:	d505      	bpl.n	8009f44 <_fwalk_reent+0x24>
 8009f38:	6824      	ldr	r4, [r4, #0]
 8009f3a:	2c00      	cmp	r4, #0
 8009f3c:	d1f7      	bne.n	8009f2e <_fwalk_reent+0xe>
 8009f3e:	4638      	mov	r0, r7
 8009f40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f44:	89ab      	ldrh	r3, [r5, #12]
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d907      	bls.n	8009f5a <_fwalk_reent+0x3a>
 8009f4a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009f4e:	3301      	adds	r3, #1
 8009f50:	d003      	beq.n	8009f5a <_fwalk_reent+0x3a>
 8009f52:	4629      	mov	r1, r5
 8009f54:	4630      	mov	r0, r6
 8009f56:	47c0      	blx	r8
 8009f58:	4307      	orrs	r7, r0
 8009f5a:	3568      	adds	r5, #104	; 0x68
 8009f5c:	e7e9      	b.n	8009f32 <_fwalk_reent+0x12>

08009f5e <rshift>:
 8009f5e:	6903      	ldr	r3, [r0, #16]
 8009f60:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009f64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009f68:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009f6c:	f100 0414 	add.w	r4, r0, #20
 8009f70:	dd45      	ble.n	8009ffe <rshift+0xa0>
 8009f72:	f011 011f 	ands.w	r1, r1, #31
 8009f76:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009f7a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009f7e:	d10c      	bne.n	8009f9a <rshift+0x3c>
 8009f80:	f100 0710 	add.w	r7, r0, #16
 8009f84:	4629      	mov	r1, r5
 8009f86:	42b1      	cmp	r1, r6
 8009f88:	d334      	bcc.n	8009ff4 <rshift+0x96>
 8009f8a:	1a9b      	subs	r3, r3, r2
 8009f8c:	009b      	lsls	r3, r3, #2
 8009f8e:	1eea      	subs	r2, r5, #3
 8009f90:	4296      	cmp	r6, r2
 8009f92:	bf38      	it	cc
 8009f94:	2300      	movcc	r3, #0
 8009f96:	4423      	add	r3, r4
 8009f98:	e015      	b.n	8009fc6 <rshift+0x68>
 8009f9a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009f9e:	f1c1 0820 	rsb	r8, r1, #32
 8009fa2:	40cf      	lsrs	r7, r1
 8009fa4:	f105 0e04 	add.w	lr, r5, #4
 8009fa8:	46a1      	mov	r9, r4
 8009faa:	4576      	cmp	r6, lr
 8009fac:	46f4      	mov	ip, lr
 8009fae:	d815      	bhi.n	8009fdc <rshift+0x7e>
 8009fb0:	1a9a      	subs	r2, r3, r2
 8009fb2:	0092      	lsls	r2, r2, #2
 8009fb4:	3a04      	subs	r2, #4
 8009fb6:	3501      	adds	r5, #1
 8009fb8:	42ae      	cmp	r6, r5
 8009fba:	bf38      	it	cc
 8009fbc:	2200      	movcc	r2, #0
 8009fbe:	18a3      	adds	r3, r4, r2
 8009fc0:	50a7      	str	r7, [r4, r2]
 8009fc2:	b107      	cbz	r7, 8009fc6 <rshift+0x68>
 8009fc4:	3304      	adds	r3, #4
 8009fc6:	1b1a      	subs	r2, r3, r4
 8009fc8:	42a3      	cmp	r3, r4
 8009fca:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009fce:	bf08      	it	eq
 8009fd0:	2300      	moveq	r3, #0
 8009fd2:	6102      	str	r2, [r0, #16]
 8009fd4:	bf08      	it	eq
 8009fd6:	6143      	streq	r3, [r0, #20]
 8009fd8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fdc:	f8dc c000 	ldr.w	ip, [ip]
 8009fe0:	fa0c fc08 	lsl.w	ip, ip, r8
 8009fe4:	ea4c 0707 	orr.w	r7, ip, r7
 8009fe8:	f849 7b04 	str.w	r7, [r9], #4
 8009fec:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009ff0:	40cf      	lsrs	r7, r1
 8009ff2:	e7da      	b.n	8009faa <rshift+0x4c>
 8009ff4:	f851 cb04 	ldr.w	ip, [r1], #4
 8009ff8:	f847 cf04 	str.w	ip, [r7, #4]!
 8009ffc:	e7c3      	b.n	8009f86 <rshift+0x28>
 8009ffe:	4623      	mov	r3, r4
 800a000:	e7e1      	b.n	8009fc6 <rshift+0x68>

0800a002 <__hexdig_fun>:
 800a002:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a006:	2b09      	cmp	r3, #9
 800a008:	d802      	bhi.n	800a010 <__hexdig_fun+0xe>
 800a00a:	3820      	subs	r0, #32
 800a00c:	b2c0      	uxtb	r0, r0
 800a00e:	4770      	bx	lr
 800a010:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a014:	2b05      	cmp	r3, #5
 800a016:	d801      	bhi.n	800a01c <__hexdig_fun+0x1a>
 800a018:	3847      	subs	r0, #71	; 0x47
 800a01a:	e7f7      	b.n	800a00c <__hexdig_fun+0xa>
 800a01c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a020:	2b05      	cmp	r3, #5
 800a022:	d801      	bhi.n	800a028 <__hexdig_fun+0x26>
 800a024:	3827      	subs	r0, #39	; 0x27
 800a026:	e7f1      	b.n	800a00c <__hexdig_fun+0xa>
 800a028:	2000      	movs	r0, #0
 800a02a:	4770      	bx	lr

0800a02c <__gethex>:
 800a02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a030:	ed2d 8b02 	vpush	{d8}
 800a034:	b089      	sub	sp, #36	; 0x24
 800a036:	ee08 0a10 	vmov	s16, r0
 800a03a:	9304      	str	r3, [sp, #16]
 800a03c:	4bb4      	ldr	r3, [pc, #720]	; (800a310 <__gethex+0x2e4>)
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	9301      	str	r3, [sp, #4]
 800a042:	4618      	mov	r0, r3
 800a044:	468b      	mov	fp, r1
 800a046:	4690      	mov	r8, r2
 800a048:	f7f6 f8c2 	bl	80001d0 <strlen>
 800a04c:	9b01      	ldr	r3, [sp, #4]
 800a04e:	f8db 2000 	ldr.w	r2, [fp]
 800a052:	4403      	add	r3, r0
 800a054:	4682      	mov	sl, r0
 800a056:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800a05a:	9305      	str	r3, [sp, #20]
 800a05c:	1c93      	adds	r3, r2, #2
 800a05e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a062:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a066:	32fe      	adds	r2, #254	; 0xfe
 800a068:	18d1      	adds	r1, r2, r3
 800a06a:	461f      	mov	r7, r3
 800a06c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a070:	9100      	str	r1, [sp, #0]
 800a072:	2830      	cmp	r0, #48	; 0x30
 800a074:	d0f8      	beq.n	800a068 <__gethex+0x3c>
 800a076:	f7ff ffc4 	bl	800a002 <__hexdig_fun>
 800a07a:	4604      	mov	r4, r0
 800a07c:	2800      	cmp	r0, #0
 800a07e:	d13a      	bne.n	800a0f6 <__gethex+0xca>
 800a080:	9901      	ldr	r1, [sp, #4]
 800a082:	4652      	mov	r2, sl
 800a084:	4638      	mov	r0, r7
 800a086:	f001 fbd2 	bl	800b82e <strncmp>
 800a08a:	4605      	mov	r5, r0
 800a08c:	2800      	cmp	r0, #0
 800a08e:	d168      	bne.n	800a162 <__gethex+0x136>
 800a090:	f817 000a 	ldrb.w	r0, [r7, sl]
 800a094:	eb07 060a 	add.w	r6, r7, sl
 800a098:	f7ff ffb3 	bl	800a002 <__hexdig_fun>
 800a09c:	2800      	cmp	r0, #0
 800a09e:	d062      	beq.n	800a166 <__gethex+0x13a>
 800a0a0:	4633      	mov	r3, r6
 800a0a2:	7818      	ldrb	r0, [r3, #0]
 800a0a4:	2830      	cmp	r0, #48	; 0x30
 800a0a6:	461f      	mov	r7, r3
 800a0a8:	f103 0301 	add.w	r3, r3, #1
 800a0ac:	d0f9      	beq.n	800a0a2 <__gethex+0x76>
 800a0ae:	f7ff ffa8 	bl	800a002 <__hexdig_fun>
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	fab0 f480 	clz	r4, r0
 800a0b8:	0964      	lsrs	r4, r4, #5
 800a0ba:	4635      	mov	r5, r6
 800a0bc:	9300      	str	r3, [sp, #0]
 800a0be:	463a      	mov	r2, r7
 800a0c0:	4616      	mov	r6, r2
 800a0c2:	3201      	adds	r2, #1
 800a0c4:	7830      	ldrb	r0, [r6, #0]
 800a0c6:	f7ff ff9c 	bl	800a002 <__hexdig_fun>
 800a0ca:	2800      	cmp	r0, #0
 800a0cc:	d1f8      	bne.n	800a0c0 <__gethex+0x94>
 800a0ce:	9901      	ldr	r1, [sp, #4]
 800a0d0:	4652      	mov	r2, sl
 800a0d2:	4630      	mov	r0, r6
 800a0d4:	f001 fbab 	bl	800b82e <strncmp>
 800a0d8:	b980      	cbnz	r0, 800a0fc <__gethex+0xd0>
 800a0da:	b94d      	cbnz	r5, 800a0f0 <__gethex+0xc4>
 800a0dc:	eb06 050a 	add.w	r5, r6, sl
 800a0e0:	462a      	mov	r2, r5
 800a0e2:	4616      	mov	r6, r2
 800a0e4:	3201      	adds	r2, #1
 800a0e6:	7830      	ldrb	r0, [r6, #0]
 800a0e8:	f7ff ff8b 	bl	800a002 <__hexdig_fun>
 800a0ec:	2800      	cmp	r0, #0
 800a0ee:	d1f8      	bne.n	800a0e2 <__gethex+0xb6>
 800a0f0:	1bad      	subs	r5, r5, r6
 800a0f2:	00ad      	lsls	r5, r5, #2
 800a0f4:	e004      	b.n	800a100 <__gethex+0xd4>
 800a0f6:	2400      	movs	r4, #0
 800a0f8:	4625      	mov	r5, r4
 800a0fa:	e7e0      	b.n	800a0be <__gethex+0x92>
 800a0fc:	2d00      	cmp	r5, #0
 800a0fe:	d1f7      	bne.n	800a0f0 <__gethex+0xc4>
 800a100:	7833      	ldrb	r3, [r6, #0]
 800a102:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a106:	2b50      	cmp	r3, #80	; 0x50
 800a108:	d13b      	bne.n	800a182 <__gethex+0x156>
 800a10a:	7873      	ldrb	r3, [r6, #1]
 800a10c:	2b2b      	cmp	r3, #43	; 0x2b
 800a10e:	d02c      	beq.n	800a16a <__gethex+0x13e>
 800a110:	2b2d      	cmp	r3, #45	; 0x2d
 800a112:	d02e      	beq.n	800a172 <__gethex+0x146>
 800a114:	1c71      	adds	r1, r6, #1
 800a116:	f04f 0900 	mov.w	r9, #0
 800a11a:	7808      	ldrb	r0, [r1, #0]
 800a11c:	f7ff ff71 	bl	800a002 <__hexdig_fun>
 800a120:	1e43      	subs	r3, r0, #1
 800a122:	b2db      	uxtb	r3, r3
 800a124:	2b18      	cmp	r3, #24
 800a126:	d82c      	bhi.n	800a182 <__gethex+0x156>
 800a128:	f1a0 0210 	sub.w	r2, r0, #16
 800a12c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a130:	f7ff ff67 	bl	800a002 <__hexdig_fun>
 800a134:	1e43      	subs	r3, r0, #1
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2b18      	cmp	r3, #24
 800a13a:	d91d      	bls.n	800a178 <__gethex+0x14c>
 800a13c:	f1b9 0f00 	cmp.w	r9, #0
 800a140:	d000      	beq.n	800a144 <__gethex+0x118>
 800a142:	4252      	negs	r2, r2
 800a144:	4415      	add	r5, r2
 800a146:	f8cb 1000 	str.w	r1, [fp]
 800a14a:	b1e4      	cbz	r4, 800a186 <__gethex+0x15a>
 800a14c:	9b00      	ldr	r3, [sp, #0]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	bf14      	ite	ne
 800a152:	2700      	movne	r7, #0
 800a154:	2706      	moveq	r7, #6
 800a156:	4638      	mov	r0, r7
 800a158:	b009      	add	sp, #36	; 0x24
 800a15a:	ecbd 8b02 	vpop	{d8}
 800a15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a162:	463e      	mov	r6, r7
 800a164:	4625      	mov	r5, r4
 800a166:	2401      	movs	r4, #1
 800a168:	e7ca      	b.n	800a100 <__gethex+0xd4>
 800a16a:	f04f 0900 	mov.w	r9, #0
 800a16e:	1cb1      	adds	r1, r6, #2
 800a170:	e7d3      	b.n	800a11a <__gethex+0xee>
 800a172:	f04f 0901 	mov.w	r9, #1
 800a176:	e7fa      	b.n	800a16e <__gethex+0x142>
 800a178:	230a      	movs	r3, #10
 800a17a:	fb03 0202 	mla	r2, r3, r2, r0
 800a17e:	3a10      	subs	r2, #16
 800a180:	e7d4      	b.n	800a12c <__gethex+0x100>
 800a182:	4631      	mov	r1, r6
 800a184:	e7df      	b.n	800a146 <__gethex+0x11a>
 800a186:	1bf3      	subs	r3, r6, r7
 800a188:	3b01      	subs	r3, #1
 800a18a:	4621      	mov	r1, r4
 800a18c:	2b07      	cmp	r3, #7
 800a18e:	dc0b      	bgt.n	800a1a8 <__gethex+0x17c>
 800a190:	ee18 0a10 	vmov	r0, s16
 800a194:	f000 fa82 	bl	800a69c <_Balloc>
 800a198:	4604      	mov	r4, r0
 800a19a:	b940      	cbnz	r0, 800a1ae <__gethex+0x182>
 800a19c:	4b5d      	ldr	r3, [pc, #372]	; (800a314 <__gethex+0x2e8>)
 800a19e:	4602      	mov	r2, r0
 800a1a0:	21de      	movs	r1, #222	; 0xde
 800a1a2:	485d      	ldr	r0, [pc, #372]	; (800a318 <__gethex+0x2ec>)
 800a1a4:	f001 fc38 	bl	800ba18 <__assert_func>
 800a1a8:	3101      	adds	r1, #1
 800a1aa:	105b      	asrs	r3, r3, #1
 800a1ac:	e7ee      	b.n	800a18c <__gethex+0x160>
 800a1ae:	f100 0914 	add.w	r9, r0, #20
 800a1b2:	f04f 0b00 	mov.w	fp, #0
 800a1b6:	f1ca 0301 	rsb	r3, sl, #1
 800a1ba:	f8cd 9008 	str.w	r9, [sp, #8]
 800a1be:	f8cd b000 	str.w	fp, [sp]
 800a1c2:	9306      	str	r3, [sp, #24]
 800a1c4:	42b7      	cmp	r7, r6
 800a1c6:	d340      	bcc.n	800a24a <__gethex+0x21e>
 800a1c8:	9802      	ldr	r0, [sp, #8]
 800a1ca:	9b00      	ldr	r3, [sp, #0]
 800a1cc:	f840 3b04 	str.w	r3, [r0], #4
 800a1d0:	eba0 0009 	sub.w	r0, r0, r9
 800a1d4:	1080      	asrs	r0, r0, #2
 800a1d6:	0146      	lsls	r6, r0, #5
 800a1d8:	6120      	str	r0, [r4, #16]
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f000 fb50 	bl	800a880 <__hi0bits>
 800a1e0:	1a30      	subs	r0, r6, r0
 800a1e2:	f8d8 6000 	ldr.w	r6, [r8]
 800a1e6:	42b0      	cmp	r0, r6
 800a1e8:	dd63      	ble.n	800a2b2 <__gethex+0x286>
 800a1ea:	1b87      	subs	r7, r0, r6
 800a1ec:	4639      	mov	r1, r7
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	f000 fef4 	bl	800afdc <__any_on>
 800a1f4:	4682      	mov	sl, r0
 800a1f6:	b1a8      	cbz	r0, 800a224 <__gethex+0x1f8>
 800a1f8:	1e7b      	subs	r3, r7, #1
 800a1fa:	1159      	asrs	r1, r3, #5
 800a1fc:	f003 021f 	and.w	r2, r3, #31
 800a200:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a204:	f04f 0a01 	mov.w	sl, #1
 800a208:	fa0a f202 	lsl.w	r2, sl, r2
 800a20c:	420a      	tst	r2, r1
 800a20e:	d009      	beq.n	800a224 <__gethex+0x1f8>
 800a210:	4553      	cmp	r3, sl
 800a212:	dd05      	ble.n	800a220 <__gethex+0x1f4>
 800a214:	1eb9      	subs	r1, r7, #2
 800a216:	4620      	mov	r0, r4
 800a218:	f000 fee0 	bl	800afdc <__any_on>
 800a21c:	2800      	cmp	r0, #0
 800a21e:	d145      	bne.n	800a2ac <__gethex+0x280>
 800a220:	f04f 0a02 	mov.w	sl, #2
 800a224:	4639      	mov	r1, r7
 800a226:	4620      	mov	r0, r4
 800a228:	f7ff fe99 	bl	8009f5e <rshift>
 800a22c:	443d      	add	r5, r7
 800a22e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a232:	42ab      	cmp	r3, r5
 800a234:	da4c      	bge.n	800a2d0 <__gethex+0x2a4>
 800a236:	ee18 0a10 	vmov	r0, s16
 800a23a:	4621      	mov	r1, r4
 800a23c:	f000 fa6e 	bl	800a71c <_Bfree>
 800a240:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a242:	2300      	movs	r3, #0
 800a244:	6013      	str	r3, [r2, #0]
 800a246:	27a3      	movs	r7, #163	; 0xa3
 800a248:	e785      	b.n	800a156 <__gethex+0x12a>
 800a24a:	1e73      	subs	r3, r6, #1
 800a24c:	9a05      	ldr	r2, [sp, #20]
 800a24e:	9303      	str	r3, [sp, #12]
 800a250:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a254:	4293      	cmp	r3, r2
 800a256:	d019      	beq.n	800a28c <__gethex+0x260>
 800a258:	f1bb 0f20 	cmp.w	fp, #32
 800a25c:	d107      	bne.n	800a26e <__gethex+0x242>
 800a25e:	9b02      	ldr	r3, [sp, #8]
 800a260:	9a00      	ldr	r2, [sp, #0]
 800a262:	f843 2b04 	str.w	r2, [r3], #4
 800a266:	9302      	str	r3, [sp, #8]
 800a268:	2300      	movs	r3, #0
 800a26a:	9300      	str	r3, [sp, #0]
 800a26c:	469b      	mov	fp, r3
 800a26e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800a272:	f7ff fec6 	bl	800a002 <__hexdig_fun>
 800a276:	9b00      	ldr	r3, [sp, #0]
 800a278:	f000 000f 	and.w	r0, r0, #15
 800a27c:	fa00 f00b 	lsl.w	r0, r0, fp
 800a280:	4303      	orrs	r3, r0
 800a282:	9300      	str	r3, [sp, #0]
 800a284:	f10b 0b04 	add.w	fp, fp, #4
 800a288:	9b03      	ldr	r3, [sp, #12]
 800a28a:	e00d      	b.n	800a2a8 <__gethex+0x27c>
 800a28c:	9b03      	ldr	r3, [sp, #12]
 800a28e:	9a06      	ldr	r2, [sp, #24]
 800a290:	4413      	add	r3, r2
 800a292:	42bb      	cmp	r3, r7
 800a294:	d3e0      	bcc.n	800a258 <__gethex+0x22c>
 800a296:	4618      	mov	r0, r3
 800a298:	9901      	ldr	r1, [sp, #4]
 800a29a:	9307      	str	r3, [sp, #28]
 800a29c:	4652      	mov	r2, sl
 800a29e:	f001 fac6 	bl	800b82e <strncmp>
 800a2a2:	9b07      	ldr	r3, [sp, #28]
 800a2a4:	2800      	cmp	r0, #0
 800a2a6:	d1d7      	bne.n	800a258 <__gethex+0x22c>
 800a2a8:	461e      	mov	r6, r3
 800a2aa:	e78b      	b.n	800a1c4 <__gethex+0x198>
 800a2ac:	f04f 0a03 	mov.w	sl, #3
 800a2b0:	e7b8      	b.n	800a224 <__gethex+0x1f8>
 800a2b2:	da0a      	bge.n	800a2ca <__gethex+0x29e>
 800a2b4:	1a37      	subs	r7, r6, r0
 800a2b6:	4621      	mov	r1, r4
 800a2b8:	ee18 0a10 	vmov	r0, s16
 800a2bc:	463a      	mov	r2, r7
 800a2be:	f000 fc49 	bl	800ab54 <__lshift>
 800a2c2:	1bed      	subs	r5, r5, r7
 800a2c4:	4604      	mov	r4, r0
 800a2c6:	f100 0914 	add.w	r9, r0, #20
 800a2ca:	f04f 0a00 	mov.w	sl, #0
 800a2ce:	e7ae      	b.n	800a22e <__gethex+0x202>
 800a2d0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800a2d4:	42a8      	cmp	r0, r5
 800a2d6:	dd72      	ble.n	800a3be <__gethex+0x392>
 800a2d8:	1b45      	subs	r5, r0, r5
 800a2da:	42ae      	cmp	r6, r5
 800a2dc:	dc36      	bgt.n	800a34c <__gethex+0x320>
 800a2de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a2e2:	2b02      	cmp	r3, #2
 800a2e4:	d02a      	beq.n	800a33c <__gethex+0x310>
 800a2e6:	2b03      	cmp	r3, #3
 800a2e8:	d02c      	beq.n	800a344 <__gethex+0x318>
 800a2ea:	2b01      	cmp	r3, #1
 800a2ec:	d11c      	bne.n	800a328 <__gethex+0x2fc>
 800a2ee:	42ae      	cmp	r6, r5
 800a2f0:	d11a      	bne.n	800a328 <__gethex+0x2fc>
 800a2f2:	2e01      	cmp	r6, #1
 800a2f4:	d112      	bne.n	800a31c <__gethex+0x2f0>
 800a2f6:	9a04      	ldr	r2, [sp, #16]
 800a2f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a2fc:	6013      	str	r3, [r2, #0]
 800a2fe:	2301      	movs	r3, #1
 800a300:	6123      	str	r3, [r4, #16]
 800a302:	f8c9 3000 	str.w	r3, [r9]
 800a306:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a308:	2762      	movs	r7, #98	; 0x62
 800a30a:	601c      	str	r4, [r3, #0]
 800a30c:	e723      	b.n	800a156 <__gethex+0x12a>
 800a30e:	bf00      	nop
 800a310:	0800f0bc 	.word	0x0800f0bc
 800a314:	0800efe0 	.word	0x0800efe0
 800a318:	0800f054 	.word	0x0800f054
 800a31c:	1e71      	subs	r1, r6, #1
 800a31e:	4620      	mov	r0, r4
 800a320:	f000 fe5c 	bl	800afdc <__any_on>
 800a324:	2800      	cmp	r0, #0
 800a326:	d1e6      	bne.n	800a2f6 <__gethex+0x2ca>
 800a328:	ee18 0a10 	vmov	r0, s16
 800a32c:	4621      	mov	r1, r4
 800a32e:	f000 f9f5 	bl	800a71c <_Bfree>
 800a332:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a334:	2300      	movs	r3, #0
 800a336:	6013      	str	r3, [r2, #0]
 800a338:	2750      	movs	r7, #80	; 0x50
 800a33a:	e70c      	b.n	800a156 <__gethex+0x12a>
 800a33c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d1f2      	bne.n	800a328 <__gethex+0x2fc>
 800a342:	e7d8      	b.n	800a2f6 <__gethex+0x2ca>
 800a344:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a346:	2b00      	cmp	r3, #0
 800a348:	d1d5      	bne.n	800a2f6 <__gethex+0x2ca>
 800a34a:	e7ed      	b.n	800a328 <__gethex+0x2fc>
 800a34c:	1e6f      	subs	r7, r5, #1
 800a34e:	f1ba 0f00 	cmp.w	sl, #0
 800a352:	d131      	bne.n	800a3b8 <__gethex+0x38c>
 800a354:	b127      	cbz	r7, 800a360 <__gethex+0x334>
 800a356:	4639      	mov	r1, r7
 800a358:	4620      	mov	r0, r4
 800a35a:	f000 fe3f 	bl	800afdc <__any_on>
 800a35e:	4682      	mov	sl, r0
 800a360:	117b      	asrs	r3, r7, #5
 800a362:	2101      	movs	r1, #1
 800a364:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a368:	f007 071f 	and.w	r7, r7, #31
 800a36c:	fa01 f707 	lsl.w	r7, r1, r7
 800a370:	421f      	tst	r7, r3
 800a372:	4629      	mov	r1, r5
 800a374:	4620      	mov	r0, r4
 800a376:	bf18      	it	ne
 800a378:	f04a 0a02 	orrne.w	sl, sl, #2
 800a37c:	1b76      	subs	r6, r6, r5
 800a37e:	f7ff fdee 	bl	8009f5e <rshift>
 800a382:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a386:	2702      	movs	r7, #2
 800a388:	f1ba 0f00 	cmp.w	sl, #0
 800a38c:	d048      	beq.n	800a420 <__gethex+0x3f4>
 800a38e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a392:	2b02      	cmp	r3, #2
 800a394:	d015      	beq.n	800a3c2 <__gethex+0x396>
 800a396:	2b03      	cmp	r3, #3
 800a398:	d017      	beq.n	800a3ca <__gethex+0x39e>
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d109      	bne.n	800a3b2 <__gethex+0x386>
 800a39e:	f01a 0f02 	tst.w	sl, #2
 800a3a2:	d006      	beq.n	800a3b2 <__gethex+0x386>
 800a3a4:	f8d9 0000 	ldr.w	r0, [r9]
 800a3a8:	ea4a 0a00 	orr.w	sl, sl, r0
 800a3ac:	f01a 0f01 	tst.w	sl, #1
 800a3b0:	d10e      	bne.n	800a3d0 <__gethex+0x3a4>
 800a3b2:	f047 0710 	orr.w	r7, r7, #16
 800a3b6:	e033      	b.n	800a420 <__gethex+0x3f4>
 800a3b8:	f04f 0a01 	mov.w	sl, #1
 800a3bc:	e7d0      	b.n	800a360 <__gethex+0x334>
 800a3be:	2701      	movs	r7, #1
 800a3c0:	e7e2      	b.n	800a388 <__gethex+0x35c>
 800a3c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3c4:	f1c3 0301 	rsb	r3, r3, #1
 800a3c8:	9315      	str	r3, [sp, #84]	; 0x54
 800a3ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d0f0      	beq.n	800a3b2 <__gethex+0x386>
 800a3d0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a3d4:	f104 0314 	add.w	r3, r4, #20
 800a3d8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a3dc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a3e0:	f04f 0c00 	mov.w	ip, #0
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3ea:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a3ee:	d01c      	beq.n	800a42a <__gethex+0x3fe>
 800a3f0:	3201      	adds	r2, #1
 800a3f2:	6002      	str	r2, [r0, #0]
 800a3f4:	2f02      	cmp	r7, #2
 800a3f6:	f104 0314 	add.w	r3, r4, #20
 800a3fa:	d13f      	bne.n	800a47c <__gethex+0x450>
 800a3fc:	f8d8 2000 	ldr.w	r2, [r8]
 800a400:	3a01      	subs	r2, #1
 800a402:	42b2      	cmp	r2, r6
 800a404:	d10a      	bne.n	800a41c <__gethex+0x3f0>
 800a406:	1171      	asrs	r1, r6, #5
 800a408:	2201      	movs	r2, #1
 800a40a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a40e:	f006 061f 	and.w	r6, r6, #31
 800a412:	fa02 f606 	lsl.w	r6, r2, r6
 800a416:	421e      	tst	r6, r3
 800a418:	bf18      	it	ne
 800a41a:	4617      	movne	r7, r2
 800a41c:	f047 0720 	orr.w	r7, r7, #32
 800a420:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a422:	601c      	str	r4, [r3, #0]
 800a424:	9b04      	ldr	r3, [sp, #16]
 800a426:	601d      	str	r5, [r3, #0]
 800a428:	e695      	b.n	800a156 <__gethex+0x12a>
 800a42a:	4299      	cmp	r1, r3
 800a42c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a430:	d8d8      	bhi.n	800a3e4 <__gethex+0x3b8>
 800a432:	68a3      	ldr	r3, [r4, #8]
 800a434:	459b      	cmp	fp, r3
 800a436:	db19      	blt.n	800a46c <__gethex+0x440>
 800a438:	6861      	ldr	r1, [r4, #4]
 800a43a:	ee18 0a10 	vmov	r0, s16
 800a43e:	3101      	adds	r1, #1
 800a440:	f000 f92c 	bl	800a69c <_Balloc>
 800a444:	4681      	mov	r9, r0
 800a446:	b918      	cbnz	r0, 800a450 <__gethex+0x424>
 800a448:	4b1a      	ldr	r3, [pc, #104]	; (800a4b4 <__gethex+0x488>)
 800a44a:	4602      	mov	r2, r0
 800a44c:	2184      	movs	r1, #132	; 0x84
 800a44e:	e6a8      	b.n	800a1a2 <__gethex+0x176>
 800a450:	6922      	ldr	r2, [r4, #16]
 800a452:	3202      	adds	r2, #2
 800a454:	f104 010c 	add.w	r1, r4, #12
 800a458:	0092      	lsls	r2, r2, #2
 800a45a:	300c      	adds	r0, #12
 800a45c:	f000 f910 	bl	800a680 <memcpy>
 800a460:	4621      	mov	r1, r4
 800a462:	ee18 0a10 	vmov	r0, s16
 800a466:	f000 f959 	bl	800a71c <_Bfree>
 800a46a:	464c      	mov	r4, r9
 800a46c:	6923      	ldr	r3, [r4, #16]
 800a46e:	1c5a      	adds	r2, r3, #1
 800a470:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a474:	6122      	str	r2, [r4, #16]
 800a476:	2201      	movs	r2, #1
 800a478:	615a      	str	r2, [r3, #20]
 800a47a:	e7bb      	b.n	800a3f4 <__gethex+0x3c8>
 800a47c:	6922      	ldr	r2, [r4, #16]
 800a47e:	455a      	cmp	r2, fp
 800a480:	dd0b      	ble.n	800a49a <__gethex+0x46e>
 800a482:	2101      	movs	r1, #1
 800a484:	4620      	mov	r0, r4
 800a486:	f7ff fd6a 	bl	8009f5e <rshift>
 800a48a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a48e:	3501      	adds	r5, #1
 800a490:	42ab      	cmp	r3, r5
 800a492:	f6ff aed0 	blt.w	800a236 <__gethex+0x20a>
 800a496:	2701      	movs	r7, #1
 800a498:	e7c0      	b.n	800a41c <__gethex+0x3f0>
 800a49a:	f016 061f 	ands.w	r6, r6, #31
 800a49e:	d0fa      	beq.n	800a496 <__gethex+0x46a>
 800a4a0:	4453      	add	r3, sl
 800a4a2:	f1c6 0620 	rsb	r6, r6, #32
 800a4a6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a4aa:	f000 f9e9 	bl	800a880 <__hi0bits>
 800a4ae:	42b0      	cmp	r0, r6
 800a4b0:	dbe7      	blt.n	800a482 <__gethex+0x456>
 800a4b2:	e7f0      	b.n	800a496 <__gethex+0x46a>
 800a4b4:	0800efe0 	.word	0x0800efe0

0800a4b8 <L_shift>:
 800a4b8:	f1c2 0208 	rsb	r2, r2, #8
 800a4bc:	0092      	lsls	r2, r2, #2
 800a4be:	b570      	push	{r4, r5, r6, lr}
 800a4c0:	f1c2 0620 	rsb	r6, r2, #32
 800a4c4:	6843      	ldr	r3, [r0, #4]
 800a4c6:	6804      	ldr	r4, [r0, #0]
 800a4c8:	fa03 f506 	lsl.w	r5, r3, r6
 800a4cc:	432c      	orrs	r4, r5
 800a4ce:	40d3      	lsrs	r3, r2
 800a4d0:	6004      	str	r4, [r0, #0]
 800a4d2:	f840 3f04 	str.w	r3, [r0, #4]!
 800a4d6:	4288      	cmp	r0, r1
 800a4d8:	d3f4      	bcc.n	800a4c4 <L_shift+0xc>
 800a4da:	bd70      	pop	{r4, r5, r6, pc}

0800a4dc <__match>:
 800a4dc:	b530      	push	{r4, r5, lr}
 800a4de:	6803      	ldr	r3, [r0, #0]
 800a4e0:	3301      	adds	r3, #1
 800a4e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4e6:	b914      	cbnz	r4, 800a4ee <__match+0x12>
 800a4e8:	6003      	str	r3, [r0, #0]
 800a4ea:	2001      	movs	r0, #1
 800a4ec:	bd30      	pop	{r4, r5, pc}
 800a4ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a4f2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a4f6:	2d19      	cmp	r5, #25
 800a4f8:	bf98      	it	ls
 800a4fa:	3220      	addls	r2, #32
 800a4fc:	42a2      	cmp	r2, r4
 800a4fe:	d0f0      	beq.n	800a4e2 <__match+0x6>
 800a500:	2000      	movs	r0, #0
 800a502:	e7f3      	b.n	800a4ec <__match+0x10>

0800a504 <__hexnan>:
 800a504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a508:	680b      	ldr	r3, [r1, #0]
 800a50a:	115e      	asrs	r6, r3, #5
 800a50c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a510:	f013 031f 	ands.w	r3, r3, #31
 800a514:	b087      	sub	sp, #28
 800a516:	bf18      	it	ne
 800a518:	3604      	addne	r6, #4
 800a51a:	2500      	movs	r5, #0
 800a51c:	1f37      	subs	r7, r6, #4
 800a51e:	4690      	mov	r8, r2
 800a520:	6802      	ldr	r2, [r0, #0]
 800a522:	9301      	str	r3, [sp, #4]
 800a524:	4682      	mov	sl, r0
 800a526:	f846 5c04 	str.w	r5, [r6, #-4]
 800a52a:	46b9      	mov	r9, r7
 800a52c:	463c      	mov	r4, r7
 800a52e:	9502      	str	r5, [sp, #8]
 800a530:	46ab      	mov	fp, r5
 800a532:	7851      	ldrb	r1, [r2, #1]
 800a534:	1c53      	adds	r3, r2, #1
 800a536:	9303      	str	r3, [sp, #12]
 800a538:	b341      	cbz	r1, 800a58c <__hexnan+0x88>
 800a53a:	4608      	mov	r0, r1
 800a53c:	9205      	str	r2, [sp, #20]
 800a53e:	9104      	str	r1, [sp, #16]
 800a540:	f7ff fd5f 	bl	800a002 <__hexdig_fun>
 800a544:	2800      	cmp	r0, #0
 800a546:	d14f      	bne.n	800a5e8 <__hexnan+0xe4>
 800a548:	9904      	ldr	r1, [sp, #16]
 800a54a:	9a05      	ldr	r2, [sp, #20]
 800a54c:	2920      	cmp	r1, #32
 800a54e:	d818      	bhi.n	800a582 <__hexnan+0x7e>
 800a550:	9b02      	ldr	r3, [sp, #8]
 800a552:	459b      	cmp	fp, r3
 800a554:	dd13      	ble.n	800a57e <__hexnan+0x7a>
 800a556:	454c      	cmp	r4, r9
 800a558:	d206      	bcs.n	800a568 <__hexnan+0x64>
 800a55a:	2d07      	cmp	r5, #7
 800a55c:	dc04      	bgt.n	800a568 <__hexnan+0x64>
 800a55e:	462a      	mov	r2, r5
 800a560:	4649      	mov	r1, r9
 800a562:	4620      	mov	r0, r4
 800a564:	f7ff ffa8 	bl	800a4b8 <L_shift>
 800a568:	4544      	cmp	r4, r8
 800a56a:	d950      	bls.n	800a60e <__hexnan+0x10a>
 800a56c:	2300      	movs	r3, #0
 800a56e:	f1a4 0904 	sub.w	r9, r4, #4
 800a572:	f844 3c04 	str.w	r3, [r4, #-4]
 800a576:	f8cd b008 	str.w	fp, [sp, #8]
 800a57a:	464c      	mov	r4, r9
 800a57c:	461d      	mov	r5, r3
 800a57e:	9a03      	ldr	r2, [sp, #12]
 800a580:	e7d7      	b.n	800a532 <__hexnan+0x2e>
 800a582:	2929      	cmp	r1, #41	; 0x29
 800a584:	d156      	bne.n	800a634 <__hexnan+0x130>
 800a586:	3202      	adds	r2, #2
 800a588:	f8ca 2000 	str.w	r2, [sl]
 800a58c:	f1bb 0f00 	cmp.w	fp, #0
 800a590:	d050      	beq.n	800a634 <__hexnan+0x130>
 800a592:	454c      	cmp	r4, r9
 800a594:	d206      	bcs.n	800a5a4 <__hexnan+0xa0>
 800a596:	2d07      	cmp	r5, #7
 800a598:	dc04      	bgt.n	800a5a4 <__hexnan+0xa0>
 800a59a:	462a      	mov	r2, r5
 800a59c:	4649      	mov	r1, r9
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f7ff ff8a 	bl	800a4b8 <L_shift>
 800a5a4:	4544      	cmp	r4, r8
 800a5a6:	d934      	bls.n	800a612 <__hexnan+0x10e>
 800a5a8:	f1a8 0204 	sub.w	r2, r8, #4
 800a5ac:	4623      	mov	r3, r4
 800a5ae:	f853 1b04 	ldr.w	r1, [r3], #4
 800a5b2:	f842 1f04 	str.w	r1, [r2, #4]!
 800a5b6:	429f      	cmp	r7, r3
 800a5b8:	d2f9      	bcs.n	800a5ae <__hexnan+0xaa>
 800a5ba:	1b3b      	subs	r3, r7, r4
 800a5bc:	f023 0303 	bic.w	r3, r3, #3
 800a5c0:	3304      	adds	r3, #4
 800a5c2:	3401      	adds	r4, #1
 800a5c4:	3e03      	subs	r6, #3
 800a5c6:	42b4      	cmp	r4, r6
 800a5c8:	bf88      	it	hi
 800a5ca:	2304      	movhi	r3, #4
 800a5cc:	4443      	add	r3, r8
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	f843 2b04 	str.w	r2, [r3], #4
 800a5d4:	429f      	cmp	r7, r3
 800a5d6:	d2fb      	bcs.n	800a5d0 <__hexnan+0xcc>
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	b91b      	cbnz	r3, 800a5e4 <__hexnan+0xe0>
 800a5dc:	4547      	cmp	r7, r8
 800a5de:	d127      	bne.n	800a630 <__hexnan+0x12c>
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	603b      	str	r3, [r7, #0]
 800a5e4:	2005      	movs	r0, #5
 800a5e6:	e026      	b.n	800a636 <__hexnan+0x132>
 800a5e8:	3501      	adds	r5, #1
 800a5ea:	2d08      	cmp	r5, #8
 800a5ec:	f10b 0b01 	add.w	fp, fp, #1
 800a5f0:	dd06      	ble.n	800a600 <__hexnan+0xfc>
 800a5f2:	4544      	cmp	r4, r8
 800a5f4:	d9c3      	bls.n	800a57e <__hexnan+0x7a>
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	f844 3c04 	str.w	r3, [r4, #-4]
 800a5fc:	2501      	movs	r5, #1
 800a5fe:	3c04      	subs	r4, #4
 800a600:	6822      	ldr	r2, [r4, #0]
 800a602:	f000 000f 	and.w	r0, r0, #15
 800a606:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a60a:	6022      	str	r2, [r4, #0]
 800a60c:	e7b7      	b.n	800a57e <__hexnan+0x7a>
 800a60e:	2508      	movs	r5, #8
 800a610:	e7b5      	b.n	800a57e <__hexnan+0x7a>
 800a612:	9b01      	ldr	r3, [sp, #4]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d0df      	beq.n	800a5d8 <__hexnan+0xd4>
 800a618:	f04f 32ff 	mov.w	r2, #4294967295
 800a61c:	f1c3 0320 	rsb	r3, r3, #32
 800a620:	fa22 f303 	lsr.w	r3, r2, r3
 800a624:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a628:	401a      	ands	r2, r3
 800a62a:	f846 2c04 	str.w	r2, [r6, #-4]
 800a62e:	e7d3      	b.n	800a5d8 <__hexnan+0xd4>
 800a630:	3f04      	subs	r7, #4
 800a632:	e7d1      	b.n	800a5d8 <__hexnan+0xd4>
 800a634:	2004      	movs	r0, #4
 800a636:	b007      	add	sp, #28
 800a638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a63c <_localeconv_r>:
 800a63c:	4800      	ldr	r0, [pc, #0]	; (800a640 <_localeconv_r+0x4>)
 800a63e:	4770      	bx	lr
 800a640:	20000164 	.word	0x20000164

0800a644 <__retarget_lock_init_recursive>:
 800a644:	4770      	bx	lr

0800a646 <__retarget_lock_acquire_recursive>:
 800a646:	4770      	bx	lr

0800a648 <__retarget_lock_release_recursive>:
 800a648:	4770      	bx	lr
	...

0800a64c <malloc>:
 800a64c:	4b02      	ldr	r3, [pc, #8]	; (800a658 <malloc+0xc>)
 800a64e:	4601      	mov	r1, r0
 800a650:	6818      	ldr	r0, [r3, #0]
 800a652:	f000 bd67 	b.w	800b124 <_malloc_r>
 800a656:	bf00      	nop
 800a658:	2000000c 	.word	0x2000000c

0800a65c <__ascii_mbtowc>:
 800a65c:	b082      	sub	sp, #8
 800a65e:	b901      	cbnz	r1, 800a662 <__ascii_mbtowc+0x6>
 800a660:	a901      	add	r1, sp, #4
 800a662:	b142      	cbz	r2, 800a676 <__ascii_mbtowc+0x1a>
 800a664:	b14b      	cbz	r3, 800a67a <__ascii_mbtowc+0x1e>
 800a666:	7813      	ldrb	r3, [r2, #0]
 800a668:	600b      	str	r3, [r1, #0]
 800a66a:	7812      	ldrb	r2, [r2, #0]
 800a66c:	1e10      	subs	r0, r2, #0
 800a66e:	bf18      	it	ne
 800a670:	2001      	movne	r0, #1
 800a672:	b002      	add	sp, #8
 800a674:	4770      	bx	lr
 800a676:	4610      	mov	r0, r2
 800a678:	e7fb      	b.n	800a672 <__ascii_mbtowc+0x16>
 800a67a:	f06f 0001 	mvn.w	r0, #1
 800a67e:	e7f8      	b.n	800a672 <__ascii_mbtowc+0x16>

0800a680 <memcpy>:
 800a680:	440a      	add	r2, r1
 800a682:	4291      	cmp	r1, r2
 800a684:	f100 33ff 	add.w	r3, r0, #4294967295
 800a688:	d100      	bne.n	800a68c <memcpy+0xc>
 800a68a:	4770      	bx	lr
 800a68c:	b510      	push	{r4, lr}
 800a68e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a692:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a696:	4291      	cmp	r1, r2
 800a698:	d1f9      	bne.n	800a68e <memcpy+0xe>
 800a69a:	bd10      	pop	{r4, pc}

0800a69c <_Balloc>:
 800a69c:	b570      	push	{r4, r5, r6, lr}
 800a69e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a6a0:	4604      	mov	r4, r0
 800a6a2:	460d      	mov	r5, r1
 800a6a4:	b976      	cbnz	r6, 800a6c4 <_Balloc+0x28>
 800a6a6:	2010      	movs	r0, #16
 800a6a8:	f7ff ffd0 	bl	800a64c <malloc>
 800a6ac:	4602      	mov	r2, r0
 800a6ae:	6260      	str	r0, [r4, #36]	; 0x24
 800a6b0:	b920      	cbnz	r0, 800a6bc <_Balloc+0x20>
 800a6b2:	4b18      	ldr	r3, [pc, #96]	; (800a714 <_Balloc+0x78>)
 800a6b4:	4818      	ldr	r0, [pc, #96]	; (800a718 <_Balloc+0x7c>)
 800a6b6:	2166      	movs	r1, #102	; 0x66
 800a6b8:	f001 f9ae 	bl	800ba18 <__assert_func>
 800a6bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6c0:	6006      	str	r6, [r0, #0]
 800a6c2:	60c6      	str	r6, [r0, #12]
 800a6c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a6c6:	68f3      	ldr	r3, [r6, #12]
 800a6c8:	b183      	cbz	r3, 800a6ec <_Balloc+0x50>
 800a6ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6cc:	68db      	ldr	r3, [r3, #12]
 800a6ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6d2:	b9b8      	cbnz	r0, 800a704 <_Balloc+0x68>
 800a6d4:	2101      	movs	r1, #1
 800a6d6:	fa01 f605 	lsl.w	r6, r1, r5
 800a6da:	1d72      	adds	r2, r6, #5
 800a6dc:	0092      	lsls	r2, r2, #2
 800a6de:	4620      	mov	r0, r4
 800a6e0:	f000 fc9d 	bl	800b01e <_calloc_r>
 800a6e4:	b160      	cbz	r0, 800a700 <_Balloc+0x64>
 800a6e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6ea:	e00e      	b.n	800a70a <_Balloc+0x6e>
 800a6ec:	2221      	movs	r2, #33	; 0x21
 800a6ee:	2104      	movs	r1, #4
 800a6f0:	4620      	mov	r0, r4
 800a6f2:	f000 fc94 	bl	800b01e <_calloc_r>
 800a6f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a6f8:	60f0      	str	r0, [r6, #12]
 800a6fa:	68db      	ldr	r3, [r3, #12]
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d1e4      	bne.n	800a6ca <_Balloc+0x2e>
 800a700:	2000      	movs	r0, #0
 800a702:	bd70      	pop	{r4, r5, r6, pc}
 800a704:	6802      	ldr	r2, [r0, #0]
 800a706:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a70a:	2300      	movs	r3, #0
 800a70c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a710:	e7f7      	b.n	800a702 <_Balloc+0x66>
 800a712:	bf00      	nop
 800a714:	0800ef6e 	.word	0x0800ef6e
 800a718:	0800f0d0 	.word	0x0800f0d0

0800a71c <_Bfree>:
 800a71c:	b570      	push	{r4, r5, r6, lr}
 800a71e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a720:	4605      	mov	r5, r0
 800a722:	460c      	mov	r4, r1
 800a724:	b976      	cbnz	r6, 800a744 <_Bfree+0x28>
 800a726:	2010      	movs	r0, #16
 800a728:	f7ff ff90 	bl	800a64c <malloc>
 800a72c:	4602      	mov	r2, r0
 800a72e:	6268      	str	r0, [r5, #36]	; 0x24
 800a730:	b920      	cbnz	r0, 800a73c <_Bfree+0x20>
 800a732:	4b09      	ldr	r3, [pc, #36]	; (800a758 <_Bfree+0x3c>)
 800a734:	4809      	ldr	r0, [pc, #36]	; (800a75c <_Bfree+0x40>)
 800a736:	218a      	movs	r1, #138	; 0x8a
 800a738:	f001 f96e 	bl	800ba18 <__assert_func>
 800a73c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a740:	6006      	str	r6, [r0, #0]
 800a742:	60c6      	str	r6, [r0, #12]
 800a744:	b13c      	cbz	r4, 800a756 <_Bfree+0x3a>
 800a746:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a748:	6862      	ldr	r2, [r4, #4]
 800a74a:	68db      	ldr	r3, [r3, #12]
 800a74c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a750:	6021      	str	r1, [r4, #0]
 800a752:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a756:	bd70      	pop	{r4, r5, r6, pc}
 800a758:	0800ef6e 	.word	0x0800ef6e
 800a75c:	0800f0d0 	.word	0x0800f0d0

0800a760 <__multadd>:
 800a760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a764:	690d      	ldr	r5, [r1, #16]
 800a766:	4607      	mov	r7, r0
 800a768:	460c      	mov	r4, r1
 800a76a:	461e      	mov	r6, r3
 800a76c:	f101 0c14 	add.w	ip, r1, #20
 800a770:	2000      	movs	r0, #0
 800a772:	f8dc 3000 	ldr.w	r3, [ip]
 800a776:	b299      	uxth	r1, r3
 800a778:	fb02 6101 	mla	r1, r2, r1, r6
 800a77c:	0c1e      	lsrs	r6, r3, #16
 800a77e:	0c0b      	lsrs	r3, r1, #16
 800a780:	fb02 3306 	mla	r3, r2, r6, r3
 800a784:	b289      	uxth	r1, r1
 800a786:	3001      	adds	r0, #1
 800a788:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a78c:	4285      	cmp	r5, r0
 800a78e:	f84c 1b04 	str.w	r1, [ip], #4
 800a792:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a796:	dcec      	bgt.n	800a772 <__multadd+0x12>
 800a798:	b30e      	cbz	r6, 800a7de <__multadd+0x7e>
 800a79a:	68a3      	ldr	r3, [r4, #8]
 800a79c:	42ab      	cmp	r3, r5
 800a79e:	dc19      	bgt.n	800a7d4 <__multadd+0x74>
 800a7a0:	6861      	ldr	r1, [r4, #4]
 800a7a2:	4638      	mov	r0, r7
 800a7a4:	3101      	adds	r1, #1
 800a7a6:	f7ff ff79 	bl	800a69c <_Balloc>
 800a7aa:	4680      	mov	r8, r0
 800a7ac:	b928      	cbnz	r0, 800a7ba <__multadd+0x5a>
 800a7ae:	4602      	mov	r2, r0
 800a7b0:	4b0c      	ldr	r3, [pc, #48]	; (800a7e4 <__multadd+0x84>)
 800a7b2:	480d      	ldr	r0, [pc, #52]	; (800a7e8 <__multadd+0x88>)
 800a7b4:	21b5      	movs	r1, #181	; 0xb5
 800a7b6:	f001 f92f 	bl	800ba18 <__assert_func>
 800a7ba:	6922      	ldr	r2, [r4, #16]
 800a7bc:	3202      	adds	r2, #2
 800a7be:	f104 010c 	add.w	r1, r4, #12
 800a7c2:	0092      	lsls	r2, r2, #2
 800a7c4:	300c      	adds	r0, #12
 800a7c6:	f7ff ff5b 	bl	800a680 <memcpy>
 800a7ca:	4621      	mov	r1, r4
 800a7cc:	4638      	mov	r0, r7
 800a7ce:	f7ff ffa5 	bl	800a71c <_Bfree>
 800a7d2:	4644      	mov	r4, r8
 800a7d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7d8:	3501      	adds	r5, #1
 800a7da:	615e      	str	r6, [r3, #20]
 800a7dc:	6125      	str	r5, [r4, #16]
 800a7de:	4620      	mov	r0, r4
 800a7e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7e4:	0800efe0 	.word	0x0800efe0
 800a7e8:	0800f0d0 	.word	0x0800f0d0

0800a7ec <__s2b>:
 800a7ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7f0:	460c      	mov	r4, r1
 800a7f2:	4615      	mov	r5, r2
 800a7f4:	461f      	mov	r7, r3
 800a7f6:	2209      	movs	r2, #9
 800a7f8:	3308      	adds	r3, #8
 800a7fa:	4606      	mov	r6, r0
 800a7fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a800:	2100      	movs	r1, #0
 800a802:	2201      	movs	r2, #1
 800a804:	429a      	cmp	r2, r3
 800a806:	db09      	blt.n	800a81c <__s2b+0x30>
 800a808:	4630      	mov	r0, r6
 800a80a:	f7ff ff47 	bl	800a69c <_Balloc>
 800a80e:	b940      	cbnz	r0, 800a822 <__s2b+0x36>
 800a810:	4602      	mov	r2, r0
 800a812:	4b19      	ldr	r3, [pc, #100]	; (800a878 <__s2b+0x8c>)
 800a814:	4819      	ldr	r0, [pc, #100]	; (800a87c <__s2b+0x90>)
 800a816:	21ce      	movs	r1, #206	; 0xce
 800a818:	f001 f8fe 	bl	800ba18 <__assert_func>
 800a81c:	0052      	lsls	r2, r2, #1
 800a81e:	3101      	adds	r1, #1
 800a820:	e7f0      	b.n	800a804 <__s2b+0x18>
 800a822:	9b08      	ldr	r3, [sp, #32]
 800a824:	6143      	str	r3, [r0, #20]
 800a826:	2d09      	cmp	r5, #9
 800a828:	f04f 0301 	mov.w	r3, #1
 800a82c:	6103      	str	r3, [r0, #16]
 800a82e:	dd16      	ble.n	800a85e <__s2b+0x72>
 800a830:	f104 0909 	add.w	r9, r4, #9
 800a834:	46c8      	mov	r8, r9
 800a836:	442c      	add	r4, r5
 800a838:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a83c:	4601      	mov	r1, r0
 800a83e:	3b30      	subs	r3, #48	; 0x30
 800a840:	220a      	movs	r2, #10
 800a842:	4630      	mov	r0, r6
 800a844:	f7ff ff8c 	bl	800a760 <__multadd>
 800a848:	45a0      	cmp	r8, r4
 800a84a:	d1f5      	bne.n	800a838 <__s2b+0x4c>
 800a84c:	f1a5 0408 	sub.w	r4, r5, #8
 800a850:	444c      	add	r4, r9
 800a852:	1b2d      	subs	r5, r5, r4
 800a854:	1963      	adds	r3, r4, r5
 800a856:	42bb      	cmp	r3, r7
 800a858:	db04      	blt.n	800a864 <__s2b+0x78>
 800a85a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a85e:	340a      	adds	r4, #10
 800a860:	2509      	movs	r5, #9
 800a862:	e7f6      	b.n	800a852 <__s2b+0x66>
 800a864:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a868:	4601      	mov	r1, r0
 800a86a:	3b30      	subs	r3, #48	; 0x30
 800a86c:	220a      	movs	r2, #10
 800a86e:	4630      	mov	r0, r6
 800a870:	f7ff ff76 	bl	800a760 <__multadd>
 800a874:	e7ee      	b.n	800a854 <__s2b+0x68>
 800a876:	bf00      	nop
 800a878:	0800efe0 	.word	0x0800efe0
 800a87c:	0800f0d0 	.word	0x0800f0d0

0800a880 <__hi0bits>:
 800a880:	0c03      	lsrs	r3, r0, #16
 800a882:	041b      	lsls	r3, r3, #16
 800a884:	b9d3      	cbnz	r3, 800a8bc <__hi0bits+0x3c>
 800a886:	0400      	lsls	r0, r0, #16
 800a888:	2310      	movs	r3, #16
 800a88a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a88e:	bf04      	itt	eq
 800a890:	0200      	lsleq	r0, r0, #8
 800a892:	3308      	addeq	r3, #8
 800a894:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a898:	bf04      	itt	eq
 800a89a:	0100      	lsleq	r0, r0, #4
 800a89c:	3304      	addeq	r3, #4
 800a89e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a8a2:	bf04      	itt	eq
 800a8a4:	0080      	lsleq	r0, r0, #2
 800a8a6:	3302      	addeq	r3, #2
 800a8a8:	2800      	cmp	r0, #0
 800a8aa:	db05      	blt.n	800a8b8 <__hi0bits+0x38>
 800a8ac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a8b0:	f103 0301 	add.w	r3, r3, #1
 800a8b4:	bf08      	it	eq
 800a8b6:	2320      	moveq	r3, #32
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	4770      	bx	lr
 800a8bc:	2300      	movs	r3, #0
 800a8be:	e7e4      	b.n	800a88a <__hi0bits+0xa>

0800a8c0 <__lo0bits>:
 800a8c0:	6803      	ldr	r3, [r0, #0]
 800a8c2:	f013 0207 	ands.w	r2, r3, #7
 800a8c6:	4601      	mov	r1, r0
 800a8c8:	d00b      	beq.n	800a8e2 <__lo0bits+0x22>
 800a8ca:	07da      	lsls	r2, r3, #31
 800a8cc:	d423      	bmi.n	800a916 <__lo0bits+0x56>
 800a8ce:	0798      	lsls	r0, r3, #30
 800a8d0:	bf49      	itett	mi
 800a8d2:	085b      	lsrmi	r3, r3, #1
 800a8d4:	089b      	lsrpl	r3, r3, #2
 800a8d6:	2001      	movmi	r0, #1
 800a8d8:	600b      	strmi	r3, [r1, #0]
 800a8da:	bf5c      	itt	pl
 800a8dc:	600b      	strpl	r3, [r1, #0]
 800a8de:	2002      	movpl	r0, #2
 800a8e0:	4770      	bx	lr
 800a8e2:	b298      	uxth	r0, r3
 800a8e4:	b9a8      	cbnz	r0, 800a912 <__lo0bits+0x52>
 800a8e6:	0c1b      	lsrs	r3, r3, #16
 800a8e8:	2010      	movs	r0, #16
 800a8ea:	b2da      	uxtb	r2, r3
 800a8ec:	b90a      	cbnz	r2, 800a8f2 <__lo0bits+0x32>
 800a8ee:	3008      	adds	r0, #8
 800a8f0:	0a1b      	lsrs	r3, r3, #8
 800a8f2:	071a      	lsls	r2, r3, #28
 800a8f4:	bf04      	itt	eq
 800a8f6:	091b      	lsreq	r3, r3, #4
 800a8f8:	3004      	addeq	r0, #4
 800a8fa:	079a      	lsls	r2, r3, #30
 800a8fc:	bf04      	itt	eq
 800a8fe:	089b      	lsreq	r3, r3, #2
 800a900:	3002      	addeq	r0, #2
 800a902:	07da      	lsls	r2, r3, #31
 800a904:	d403      	bmi.n	800a90e <__lo0bits+0x4e>
 800a906:	085b      	lsrs	r3, r3, #1
 800a908:	f100 0001 	add.w	r0, r0, #1
 800a90c:	d005      	beq.n	800a91a <__lo0bits+0x5a>
 800a90e:	600b      	str	r3, [r1, #0]
 800a910:	4770      	bx	lr
 800a912:	4610      	mov	r0, r2
 800a914:	e7e9      	b.n	800a8ea <__lo0bits+0x2a>
 800a916:	2000      	movs	r0, #0
 800a918:	4770      	bx	lr
 800a91a:	2020      	movs	r0, #32
 800a91c:	4770      	bx	lr
	...

0800a920 <__i2b>:
 800a920:	b510      	push	{r4, lr}
 800a922:	460c      	mov	r4, r1
 800a924:	2101      	movs	r1, #1
 800a926:	f7ff feb9 	bl	800a69c <_Balloc>
 800a92a:	4602      	mov	r2, r0
 800a92c:	b928      	cbnz	r0, 800a93a <__i2b+0x1a>
 800a92e:	4b05      	ldr	r3, [pc, #20]	; (800a944 <__i2b+0x24>)
 800a930:	4805      	ldr	r0, [pc, #20]	; (800a948 <__i2b+0x28>)
 800a932:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a936:	f001 f86f 	bl	800ba18 <__assert_func>
 800a93a:	2301      	movs	r3, #1
 800a93c:	6144      	str	r4, [r0, #20]
 800a93e:	6103      	str	r3, [r0, #16]
 800a940:	bd10      	pop	{r4, pc}
 800a942:	bf00      	nop
 800a944:	0800efe0 	.word	0x0800efe0
 800a948:	0800f0d0 	.word	0x0800f0d0

0800a94c <__multiply>:
 800a94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a950:	4691      	mov	r9, r2
 800a952:	690a      	ldr	r2, [r1, #16]
 800a954:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a958:	429a      	cmp	r2, r3
 800a95a:	bfb8      	it	lt
 800a95c:	460b      	movlt	r3, r1
 800a95e:	460c      	mov	r4, r1
 800a960:	bfbc      	itt	lt
 800a962:	464c      	movlt	r4, r9
 800a964:	4699      	movlt	r9, r3
 800a966:	6927      	ldr	r7, [r4, #16]
 800a968:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a96c:	68a3      	ldr	r3, [r4, #8]
 800a96e:	6861      	ldr	r1, [r4, #4]
 800a970:	eb07 060a 	add.w	r6, r7, sl
 800a974:	42b3      	cmp	r3, r6
 800a976:	b085      	sub	sp, #20
 800a978:	bfb8      	it	lt
 800a97a:	3101      	addlt	r1, #1
 800a97c:	f7ff fe8e 	bl	800a69c <_Balloc>
 800a980:	b930      	cbnz	r0, 800a990 <__multiply+0x44>
 800a982:	4602      	mov	r2, r0
 800a984:	4b44      	ldr	r3, [pc, #272]	; (800aa98 <__multiply+0x14c>)
 800a986:	4845      	ldr	r0, [pc, #276]	; (800aa9c <__multiply+0x150>)
 800a988:	f240 115d 	movw	r1, #349	; 0x15d
 800a98c:	f001 f844 	bl	800ba18 <__assert_func>
 800a990:	f100 0514 	add.w	r5, r0, #20
 800a994:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a998:	462b      	mov	r3, r5
 800a99a:	2200      	movs	r2, #0
 800a99c:	4543      	cmp	r3, r8
 800a99e:	d321      	bcc.n	800a9e4 <__multiply+0x98>
 800a9a0:	f104 0314 	add.w	r3, r4, #20
 800a9a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a9a8:	f109 0314 	add.w	r3, r9, #20
 800a9ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a9b0:	9202      	str	r2, [sp, #8]
 800a9b2:	1b3a      	subs	r2, r7, r4
 800a9b4:	3a15      	subs	r2, #21
 800a9b6:	f022 0203 	bic.w	r2, r2, #3
 800a9ba:	3204      	adds	r2, #4
 800a9bc:	f104 0115 	add.w	r1, r4, #21
 800a9c0:	428f      	cmp	r7, r1
 800a9c2:	bf38      	it	cc
 800a9c4:	2204      	movcc	r2, #4
 800a9c6:	9201      	str	r2, [sp, #4]
 800a9c8:	9a02      	ldr	r2, [sp, #8]
 800a9ca:	9303      	str	r3, [sp, #12]
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	d80c      	bhi.n	800a9ea <__multiply+0x9e>
 800a9d0:	2e00      	cmp	r6, #0
 800a9d2:	dd03      	ble.n	800a9dc <__multiply+0x90>
 800a9d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d05a      	beq.n	800aa92 <__multiply+0x146>
 800a9dc:	6106      	str	r6, [r0, #16]
 800a9de:	b005      	add	sp, #20
 800a9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9e4:	f843 2b04 	str.w	r2, [r3], #4
 800a9e8:	e7d8      	b.n	800a99c <__multiply+0x50>
 800a9ea:	f8b3 a000 	ldrh.w	sl, [r3]
 800a9ee:	f1ba 0f00 	cmp.w	sl, #0
 800a9f2:	d024      	beq.n	800aa3e <__multiply+0xf2>
 800a9f4:	f104 0e14 	add.w	lr, r4, #20
 800a9f8:	46a9      	mov	r9, r5
 800a9fa:	f04f 0c00 	mov.w	ip, #0
 800a9fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 800aa02:	f8d9 1000 	ldr.w	r1, [r9]
 800aa06:	fa1f fb82 	uxth.w	fp, r2
 800aa0a:	b289      	uxth	r1, r1
 800aa0c:	fb0a 110b 	mla	r1, sl, fp, r1
 800aa10:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800aa14:	f8d9 2000 	ldr.w	r2, [r9]
 800aa18:	4461      	add	r1, ip
 800aa1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa1e:	fb0a c20b 	mla	r2, sl, fp, ip
 800aa22:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800aa26:	b289      	uxth	r1, r1
 800aa28:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800aa2c:	4577      	cmp	r7, lr
 800aa2e:	f849 1b04 	str.w	r1, [r9], #4
 800aa32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800aa36:	d8e2      	bhi.n	800a9fe <__multiply+0xb2>
 800aa38:	9a01      	ldr	r2, [sp, #4]
 800aa3a:	f845 c002 	str.w	ip, [r5, r2]
 800aa3e:	9a03      	ldr	r2, [sp, #12]
 800aa40:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800aa44:	3304      	adds	r3, #4
 800aa46:	f1b9 0f00 	cmp.w	r9, #0
 800aa4a:	d020      	beq.n	800aa8e <__multiply+0x142>
 800aa4c:	6829      	ldr	r1, [r5, #0]
 800aa4e:	f104 0c14 	add.w	ip, r4, #20
 800aa52:	46ae      	mov	lr, r5
 800aa54:	f04f 0a00 	mov.w	sl, #0
 800aa58:	f8bc b000 	ldrh.w	fp, [ip]
 800aa5c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800aa60:	fb09 220b 	mla	r2, r9, fp, r2
 800aa64:	4492      	add	sl, r2
 800aa66:	b289      	uxth	r1, r1
 800aa68:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800aa6c:	f84e 1b04 	str.w	r1, [lr], #4
 800aa70:	f85c 2b04 	ldr.w	r2, [ip], #4
 800aa74:	f8be 1000 	ldrh.w	r1, [lr]
 800aa78:	0c12      	lsrs	r2, r2, #16
 800aa7a:	fb09 1102 	mla	r1, r9, r2, r1
 800aa7e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800aa82:	4567      	cmp	r7, ip
 800aa84:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800aa88:	d8e6      	bhi.n	800aa58 <__multiply+0x10c>
 800aa8a:	9a01      	ldr	r2, [sp, #4]
 800aa8c:	50a9      	str	r1, [r5, r2]
 800aa8e:	3504      	adds	r5, #4
 800aa90:	e79a      	b.n	800a9c8 <__multiply+0x7c>
 800aa92:	3e01      	subs	r6, #1
 800aa94:	e79c      	b.n	800a9d0 <__multiply+0x84>
 800aa96:	bf00      	nop
 800aa98:	0800efe0 	.word	0x0800efe0
 800aa9c:	0800f0d0 	.word	0x0800f0d0

0800aaa0 <__pow5mult>:
 800aaa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aaa4:	4615      	mov	r5, r2
 800aaa6:	f012 0203 	ands.w	r2, r2, #3
 800aaaa:	4606      	mov	r6, r0
 800aaac:	460f      	mov	r7, r1
 800aaae:	d007      	beq.n	800aac0 <__pow5mult+0x20>
 800aab0:	4c25      	ldr	r4, [pc, #148]	; (800ab48 <__pow5mult+0xa8>)
 800aab2:	3a01      	subs	r2, #1
 800aab4:	2300      	movs	r3, #0
 800aab6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aaba:	f7ff fe51 	bl	800a760 <__multadd>
 800aabe:	4607      	mov	r7, r0
 800aac0:	10ad      	asrs	r5, r5, #2
 800aac2:	d03d      	beq.n	800ab40 <__pow5mult+0xa0>
 800aac4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800aac6:	b97c      	cbnz	r4, 800aae8 <__pow5mult+0x48>
 800aac8:	2010      	movs	r0, #16
 800aaca:	f7ff fdbf 	bl	800a64c <malloc>
 800aace:	4602      	mov	r2, r0
 800aad0:	6270      	str	r0, [r6, #36]	; 0x24
 800aad2:	b928      	cbnz	r0, 800aae0 <__pow5mult+0x40>
 800aad4:	4b1d      	ldr	r3, [pc, #116]	; (800ab4c <__pow5mult+0xac>)
 800aad6:	481e      	ldr	r0, [pc, #120]	; (800ab50 <__pow5mult+0xb0>)
 800aad8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800aadc:	f000 ff9c 	bl	800ba18 <__assert_func>
 800aae0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aae4:	6004      	str	r4, [r0, #0]
 800aae6:	60c4      	str	r4, [r0, #12]
 800aae8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800aaec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aaf0:	b94c      	cbnz	r4, 800ab06 <__pow5mult+0x66>
 800aaf2:	f240 2171 	movw	r1, #625	; 0x271
 800aaf6:	4630      	mov	r0, r6
 800aaf8:	f7ff ff12 	bl	800a920 <__i2b>
 800aafc:	2300      	movs	r3, #0
 800aafe:	f8c8 0008 	str.w	r0, [r8, #8]
 800ab02:	4604      	mov	r4, r0
 800ab04:	6003      	str	r3, [r0, #0]
 800ab06:	f04f 0900 	mov.w	r9, #0
 800ab0a:	07eb      	lsls	r3, r5, #31
 800ab0c:	d50a      	bpl.n	800ab24 <__pow5mult+0x84>
 800ab0e:	4639      	mov	r1, r7
 800ab10:	4622      	mov	r2, r4
 800ab12:	4630      	mov	r0, r6
 800ab14:	f7ff ff1a 	bl	800a94c <__multiply>
 800ab18:	4639      	mov	r1, r7
 800ab1a:	4680      	mov	r8, r0
 800ab1c:	4630      	mov	r0, r6
 800ab1e:	f7ff fdfd 	bl	800a71c <_Bfree>
 800ab22:	4647      	mov	r7, r8
 800ab24:	106d      	asrs	r5, r5, #1
 800ab26:	d00b      	beq.n	800ab40 <__pow5mult+0xa0>
 800ab28:	6820      	ldr	r0, [r4, #0]
 800ab2a:	b938      	cbnz	r0, 800ab3c <__pow5mult+0x9c>
 800ab2c:	4622      	mov	r2, r4
 800ab2e:	4621      	mov	r1, r4
 800ab30:	4630      	mov	r0, r6
 800ab32:	f7ff ff0b 	bl	800a94c <__multiply>
 800ab36:	6020      	str	r0, [r4, #0]
 800ab38:	f8c0 9000 	str.w	r9, [r0]
 800ab3c:	4604      	mov	r4, r0
 800ab3e:	e7e4      	b.n	800ab0a <__pow5mult+0x6a>
 800ab40:	4638      	mov	r0, r7
 800ab42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab46:	bf00      	nop
 800ab48:	0800f220 	.word	0x0800f220
 800ab4c:	0800ef6e 	.word	0x0800ef6e
 800ab50:	0800f0d0 	.word	0x0800f0d0

0800ab54 <__lshift>:
 800ab54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab58:	460c      	mov	r4, r1
 800ab5a:	6849      	ldr	r1, [r1, #4]
 800ab5c:	6923      	ldr	r3, [r4, #16]
 800ab5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ab62:	68a3      	ldr	r3, [r4, #8]
 800ab64:	4607      	mov	r7, r0
 800ab66:	4691      	mov	r9, r2
 800ab68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ab6c:	f108 0601 	add.w	r6, r8, #1
 800ab70:	42b3      	cmp	r3, r6
 800ab72:	db0b      	blt.n	800ab8c <__lshift+0x38>
 800ab74:	4638      	mov	r0, r7
 800ab76:	f7ff fd91 	bl	800a69c <_Balloc>
 800ab7a:	4605      	mov	r5, r0
 800ab7c:	b948      	cbnz	r0, 800ab92 <__lshift+0x3e>
 800ab7e:	4602      	mov	r2, r0
 800ab80:	4b2a      	ldr	r3, [pc, #168]	; (800ac2c <__lshift+0xd8>)
 800ab82:	482b      	ldr	r0, [pc, #172]	; (800ac30 <__lshift+0xdc>)
 800ab84:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ab88:	f000 ff46 	bl	800ba18 <__assert_func>
 800ab8c:	3101      	adds	r1, #1
 800ab8e:	005b      	lsls	r3, r3, #1
 800ab90:	e7ee      	b.n	800ab70 <__lshift+0x1c>
 800ab92:	2300      	movs	r3, #0
 800ab94:	f100 0114 	add.w	r1, r0, #20
 800ab98:	f100 0210 	add.w	r2, r0, #16
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	4553      	cmp	r3, sl
 800aba0:	db37      	blt.n	800ac12 <__lshift+0xbe>
 800aba2:	6920      	ldr	r0, [r4, #16]
 800aba4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aba8:	f104 0314 	add.w	r3, r4, #20
 800abac:	f019 091f 	ands.w	r9, r9, #31
 800abb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800abb4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800abb8:	d02f      	beq.n	800ac1a <__lshift+0xc6>
 800abba:	f1c9 0e20 	rsb	lr, r9, #32
 800abbe:	468a      	mov	sl, r1
 800abc0:	f04f 0c00 	mov.w	ip, #0
 800abc4:	681a      	ldr	r2, [r3, #0]
 800abc6:	fa02 f209 	lsl.w	r2, r2, r9
 800abca:	ea42 020c 	orr.w	r2, r2, ip
 800abce:	f84a 2b04 	str.w	r2, [sl], #4
 800abd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800abd6:	4298      	cmp	r0, r3
 800abd8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800abdc:	d8f2      	bhi.n	800abc4 <__lshift+0x70>
 800abde:	1b03      	subs	r3, r0, r4
 800abe0:	3b15      	subs	r3, #21
 800abe2:	f023 0303 	bic.w	r3, r3, #3
 800abe6:	3304      	adds	r3, #4
 800abe8:	f104 0215 	add.w	r2, r4, #21
 800abec:	4290      	cmp	r0, r2
 800abee:	bf38      	it	cc
 800abf0:	2304      	movcc	r3, #4
 800abf2:	f841 c003 	str.w	ip, [r1, r3]
 800abf6:	f1bc 0f00 	cmp.w	ip, #0
 800abfa:	d001      	beq.n	800ac00 <__lshift+0xac>
 800abfc:	f108 0602 	add.w	r6, r8, #2
 800ac00:	3e01      	subs	r6, #1
 800ac02:	4638      	mov	r0, r7
 800ac04:	612e      	str	r6, [r5, #16]
 800ac06:	4621      	mov	r1, r4
 800ac08:	f7ff fd88 	bl	800a71c <_Bfree>
 800ac0c:	4628      	mov	r0, r5
 800ac0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac12:	f842 0f04 	str.w	r0, [r2, #4]!
 800ac16:	3301      	adds	r3, #1
 800ac18:	e7c1      	b.n	800ab9e <__lshift+0x4a>
 800ac1a:	3904      	subs	r1, #4
 800ac1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac20:	f841 2f04 	str.w	r2, [r1, #4]!
 800ac24:	4298      	cmp	r0, r3
 800ac26:	d8f9      	bhi.n	800ac1c <__lshift+0xc8>
 800ac28:	e7ea      	b.n	800ac00 <__lshift+0xac>
 800ac2a:	bf00      	nop
 800ac2c:	0800efe0 	.word	0x0800efe0
 800ac30:	0800f0d0 	.word	0x0800f0d0

0800ac34 <__mcmp>:
 800ac34:	b530      	push	{r4, r5, lr}
 800ac36:	6902      	ldr	r2, [r0, #16]
 800ac38:	690c      	ldr	r4, [r1, #16]
 800ac3a:	1b12      	subs	r2, r2, r4
 800ac3c:	d10e      	bne.n	800ac5c <__mcmp+0x28>
 800ac3e:	f100 0314 	add.w	r3, r0, #20
 800ac42:	3114      	adds	r1, #20
 800ac44:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ac48:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ac4c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ac50:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ac54:	42a5      	cmp	r5, r4
 800ac56:	d003      	beq.n	800ac60 <__mcmp+0x2c>
 800ac58:	d305      	bcc.n	800ac66 <__mcmp+0x32>
 800ac5a:	2201      	movs	r2, #1
 800ac5c:	4610      	mov	r0, r2
 800ac5e:	bd30      	pop	{r4, r5, pc}
 800ac60:	4283      	cmp	r3, r0
 800ac62:	d3f3      	bcc.n	800ac4c <__mcmp+0x18>
 800ac64:	e7fa      	b.n	800ac5c <__mcmp+0x28>
 800ac66:	f04f 32ff 	mov.w	r2, #4294967295
 800ac6a:	e7f7      	b.n	800ac5c <__mcmp+0x28>

0800ac6c <__mdiff>:
 800ac6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac70:	460c      	mov	r4, r1
 800ac72:	4606      	mov	r6, r0
 800ac74:	4611      	mov	r1, r2
 800ac76:	4620      	mov	r0, r4
 800ac78:	4690      	mov	r8, r2
 800ac7a:	f7ff ffdb 	bl	800ac34 <__mcmp>
 800ac7e:	1e05      	subs	r5, r0, #0
 800ac80:	d110      	bne.n	800aca4 <__mdiff+0x38>
 800ac82:	4629      	mov	r1, r5
 800ac84:	4630      	mov	r0, r6
 800ac86:	f7ff fd09 	bl	800a69c <_Balloc>
 800ac8a:	b930      	cbnz	r0, 800ac9a <__mdiff+0x2e>
 800ac8c:	4b3a      	ldr	r3, [pc, #232]	; (800ad78 <__mdiff+0x10c>)
 800ac8e:	4602      	mov	r2, r0
 800ac90:	f240 2132 	movw	r1, #562	; 0x232
 800ac94:	4839      	ldr	r0, [pc, #228]	; (800ad7c <__mdiff+0x110>)
 800ac96:	f000 febf 	bl	800ba18 <__assert_func>
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aca0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aca4:	bfa4      	itt	ge
 800aca6:	4643      	movge	r3, r8
 800aca8:	46a0      	movge	r8, r4
 800acaa:	4630      	mov	r0, r6
 800acac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800acb0:	bfa6      	itte	ge
 800acb2:	461c      	movge	r4, r3
 800acb4:	2500      	movge	r5, #0
 800acb6:	2501      	movlt	r5, #1
 800acb8:	f7ff fcf0 	bl	800a69c <_Balloc>
 800acbc:	b920      	cbnz	r0, 800acc8 <__mdiff+0x5c>
 800acbe:	4b2e      	ldr	r3, [pc, #184]	; (800ad78 <__mdiff+0x10c>)
 800acc0:	4602      	mov	r2, r0
 800acc2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800acc6:	e7e5      	b.n	800ac94 <__mdiff+0x28>
 800acc8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800accc:	6926      	ldr	r6, [r4, #16]
 800acce:	60c5      	str	r5, [r0, #12]
 800acd0:	f104 0914 	add.w	r9, r4, #20
 800acd4:	f108 0514 	add.w	r5, r8, #20
 800acd8:	f100 0e14 	add.w	lr, r0, #20
 800acdc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800ace0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800ace4:	f108 0210 	add.w	r2, r8, #16
 800ace8:	46f2      	mov	sl, lr
 800acea:	2100      	movs	r1, #0
 800acec:	f859 3b04 	ldr.w	r3, [r9], #4
 800acf0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800acf4:	fa1f f883 	uxth.w	r8, r3
 800acf8:	fa11 f18b 	uxtah	r1, r1, fp
 800acfc:	0c1b      	lsrs	r3, r3, #16
 800acfe:	eba1 0808 	sub.w	r8, r1, r8
 800ad02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ad06:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ad0a:	fa1f f888 	uxth.w	r8, r8
 800ad0e:	1419      	asrs	r1, r3, #16
 800ad10:	454e      	cmp	r6, r9
 800ad12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ad16:	f84a 3b04 	str.w	r3, [sl], #4
 800ad1a:	d8e7      	bhi.n	800acec <__mdiff+0x80>
 800ad1c:	1b33      	subs	r3, r6, r4
 800ad1e:	3b15      	subs	r3, #21
 800ad20:	f023 0303 	bic.w	r3, r3, #3
 800ad24:	3304      	adds	r3, #4
 800ad26:	3415      	adds	r4, #21
 800ad28:	42a6      	cmp	r6, r4
 800ad2a:	bf38      	it	cc
 800ad2c:	2304      	movcc	r3, #4
 800ad2e:	441d      	add	r5, r3
 800ad30:	4473      	add	r3, lr
 800ad32:	469e      	mov	lr, r3
 800ad34:	462e      	mov	r6, r5
 800ad36:	4566      	cmp	r6, ip
 800ad38:	d30e      	bcc.n	800ad58 <__mdiff+0xec>
 800ad3a:	f10c 0203 	add.w	r2, ip, #3
 800ad3e:	1b52      	subs	r2, r2, r5
 800ad40:	f022 0203 	bic.w	r2, r2, #3
 800ad44:	3d03      	subs	r5, #3
 800ad46:	45ac      	cmp	ip, r5
 800ad48:	bf38      	it	cc
 800ad4a:	2200      	movcc	r2, #0
 800ad4c:	441a      	add	r2, r3
 800ad4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800ad52:	b17b      	cbz	r3, 800ad74 <__mdiff+0x108>
 800ad54:	6107      	str	r7, [r0, #16]
 800ad56:	e7a3      	b.n	800aca0 <__mdiff+0x34>
 800ad58:	f856 8b04 	ldr.w	r8, [r6], #4
 800ad5c:	fa11 f288 	uxtah	r2, r1, r8
 800ad60:	1414      	asrs	r4, r2, #16
 800ad62:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800ad66:	b292      	uxth	r2, r2
 800ad68:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800ad6c:	f84e 2b04 	str.w	r2, [lr], #4
 800ad70:	1421      	asrs	r1, r4, #16
 800ad72:	e7e0      	b.n	800ad36 <__mdiff+0xca>
 800ad74:	3f01      	subs	r7, #1
 800ad76:	e7ea      	b.n	800ad4e <__mdiff+0xe2>
 800ad78:	0800efe0 	.word	0x0800efe0
 800ad7c:	0800f0d0 	.word	0x0800f0d0

0800ad80 <__ulp>:
 800ad80:	b082      	sub	sp, #8
 800ad82:	ed8d 0b00 	vstr	d0, [sp]
 800ad86:	9b01      	ldr	r3, [sp, #4]
 800ad88:	4912      	ldr	r1, [pc, #72]	; (800add4 <__ulp+0x54>)
 800ad8a:	4019      	ands	r1, r3
 800ad8c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800ad90:	2900      	cmp	r1, #0
 800ad92:	dd05      	ble.n	800ada0 <__ulp+0x20>
 800ad94:	2200      	movs	r2, #0
 800ad96:	460b      	mov	r3, r1
 800ad98:	ec43 2b10 	vmov	d0, r2, r3
 800ad9c:	b002      	add	sp, #8
 800ad9e:	4770      	bx	lr
 800ada0:	4249      	negs	r1, r1
 800ada2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800ada6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800adaa:	f04f 0200 	mov.w	r2, #0
 800adae:	f04f 0300 	mov.w	r3, #0
 800adb2:	da04      	bge.n	800adbe <__ulp+0x3e>
 800adb4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800adb8:	fa41 f300 	asr.w	r3, r1, r0
 800adbc:	e7ec      	b.n	800ad98 <__ulp+0x18>
 800adbe:	f1a0 0114 	sub.w	r1, r0, #20
 800adc2:	291e      	cmp	r1, #30
 800adc4:	bfda      	itte	le
 800adc6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800adca:	fa20 f101 	lsrle.w	r1, r0, r1
 800adce:	2101      	movgt	r1, #1
 800add0:	460a      	mov	r2, r1
 800add2:	e7e1      	b.n	800ad98 <__ulp+0x18>
 800add4:	7ff00000 	.word	0x7ff00000

0800add8 <__b2d>:
 800add8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adda:	6905      	ldr	r5, [r0, #16]
 800addc:	f100 0714 	add.w	r7, r0, #20
 800ade0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ade4:	1f2e      	subs	r6, r5, #4
 800ade6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800adea:	4620      	mov	r0, r4
 800adec:	f7ff fd48 	bl	800a880 <__hi0bits>
 800adf0:	f1c0 0320 	rsb	r3, r0, #32
 800adf4:	280a      	cmp	r0, #10
 800adf6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ae74 <__b2d+0x9c>
 800adfa:	600b      	str	r3, [r1, #0]
 800adfc:	dc14      	bgt.n	800ae28 <__b2d+0x50>
 800adfe:	f1c0 0e0b 	rsb	lr, r0, #11
 800ae02:	fa24 f10e 	lsr.w	r1, r4, lr
 800ae06:	42b7      	cmp	r7, r6
 800ae08:	ea41 030c 	orr.w	r3, r1, ip
 800ae0c:	bf34      	ite	cc
 800ae0e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ae12:	2100      	movcs	r1, #0
 800ae14:	3015      	adds	r0, #21
 800ae16:	fa04 f000 	lsl.w	r0, r4, r0
 800ae1a:	fa21 f10e 	lsr.w	r1, r1, lr
 800ae1e:	ea40 0201 	orr.w	r2, r0, r1
 800ae22:	ec43 2b10 	vmov	d0, r2, r3
 800ae26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae28:	42b7      	cmp	r7, r6
 800ae2a:	bf3a      	itte	cc
 800ae2c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ae30:	f1a5 0608 	subcc.w	r6, r5, #8
 800ae34:	2100      	movcs	r1, #0
 800ae36:	380b      	subs	r0, #11
 800ae38:	d017      	beq.n	800ae6a <__b2d+0x92>
 800ae3a:	f1c0 0c20 	rsb	ip, r0, #32
 800ae3e:	fa04 f500 	lsl.w	r5, r4, r0
 800ae42:	42be      	cmp	r6, r7
 800ae44:	fa21 f40c 	lsr.w	r4, r1, ip
 800ae48:	ea45 0504 	orr.w	r5, r5, r4
 800ae4c:	bf8c      	ite	hi
 800ae4e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ae52:	2400      	movls	r4, #0
 800ae54:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ae58:	fa01 f000 	lsl.w	r0, r1, r0
 800ae5c:	fa24 f40c 	lsr.w	r4, r4, ip
 800ae60:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ae64:	ea40 0204 	orr.w	r2, r0, r4
 800ae68:	e7db      	b.n	800ae22 <__b2d+0x4a>
 800ae6a:	ea44 030c 	orr.w	r3, r4, ip
 800ae6e:	460a      	mov	r2, r1
 800ae70:	e7d7      	b.n	800ae22 <__b2d+0x4a>
 800ae72:	bf00      	nop
 800ae74:	3ff00000 	.word	0x3ff00000

0800ae78 <__d2b>:
 800ae78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ae7c:	4689      	mov	r9, r1
 800ae7e:	2101      	movs	r1, #1
 800ae80:	ec57 6b10 	vmov	r6, r7, d0
 800ae84:	4690      	mov	r8, r2
 800ae86:	f7ff fc09 	bl	800a69c <_Balloc>
 800ae8a:	4604      	mov	r4, r0
 800ae8c:	b930      	cbnz	r0, 800ae9c <__d2b+0x24>
 800ae8e:	4602      	mov	r2, r0
 800ae90:	4b25      	ldr	r3, [pc, #148]	; (800af28 <__d2b+0xb0>)
 800ae92:	4826      	ldr	r0, [pc, #152]	; (800af2c <__d2b+0xb4>)
 800ae94:	f240 310a 	movw	r1, #778	; 0x30a
 800ae98:	f000 fdbe 	bl	800ba18 <__assert_func>
 800ae9c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800aea0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aea4:	bb35      	cbnz	r5, 800aef4 <__d2b+0x7c>
 800aea6:	2e00      	cmp	r6, #0
 800aea8:	9301      	str	r3, [sp, #4]
 800aeaa:	d028      	beq.n	800aefe <__d2b+0x86>
 800aeac:	4668      	mov	r0, sp
 800aeae:	9600      	str	r6, [sp, #0]
 800aeb0:	f7ff fd06 	bl	800a8c0 <__lo0bits>
 800aeb4:	9900      	ldr	r1, [sp, #0]
 800aeb6:	b300      	cbz	r0, 800aefa <__d2b+0x82>
 800aeb8:	9a01      	ldr	r2, [sp, #4]
 800aeba:	f1c0 0320 	rsb	r3, r0, #32
 800aebe:	fa02 f303 	lsl.w	r3, r2, r3
 800aec2:	430b      	orrs	r3, r1
 800aec4:	40c2      	lsrs	r2, r0
 800aec6:	6163      	str	r3, [r4, #20]
 800aec8:	9201      	str	r2, [sp, #4]
 800aeca:	9b01      	ldr	r3, [sp, #4]
 800aecc:	61a3      	str	r3, [r4, #24]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	bf14      	ite	ne
 800aed2:	2202      	movne	r2, #2
 800aed4:	2201      	moveq	r2, #1
 800aed6:	6122      	str	r2, [r4, #16]
 800aed8:	b1d5      	cbz	r5, 800af10 <__d2b+0x98>
 800aeda:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800aede:	4405      	add	r5, r0
 800aee0:	f8c9 5000 	str.w	r5, [r9]
 800aee4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aee8:	f8c8 0000 	str.w	r0, [r8]
 800aeec:	4620      	mov	r0, r4
 800aeee:	b003      	add	sp, #12
 800aef0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aef4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aef8:	e7d5      	b.n	800aea6 <__d2b+0x2e>
 800aefa:	6161      	str	r1, [r4, #20]
 800aefc:	e7e5      	b.n	800aeca <__d2b+0x52>
 800aefe:	a801      	add	r0, sp, #4
 800af00:	f7ff fcde 	bl	800a8c0 <__lo0bits>
 800af04:	9b01      	ldr	r3, [sp, #4]
 800af06:	6163      	str	r3, [r4, #20]
 800af08:	2201      	movs	r2, #1
 800af0a:	6122      	str	r2, [r4, #16]
 800af0c:	3020      	adds	r0, #32
 800af0e:	e7e3      	b.n	800aed8 <__d2b+0x60>
 800af10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800af18:	f8c9 0000 	str.w	r0, [r9]
 800af1c:	6918      	ldr	r0, [r3, #16]
 800af1e:	f7ff fcaf 	bl	800a880 <__hi0bits>
 800af22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800af26:	e7df      	b.n	800aee8 <__d2b+0x70>
 800af28:	0800efe0 	.word	0x0800efe0
 800af2c:	0800f0d0 	.word	0x0800f0d0

0800af30 <__ratio>:
 800af30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af34:	4688      	mov	r8, r1
 800af36:	4669      	mov	r1, sp
 800af38:	4681      	mov	r9, r0
 800af3a:	f7ff ff4d 	bl	800add8 <__b2d>
 800af3e:	a901      	add	r1, sp, #4
 800af40:	4640      	mov	r0, r8
 800af42:	ec55 4b10 	vmov	r4, r5, d0
 800af46:	f7ff ff47 	bl	800add8 <__b2d>
 800af4a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800af4e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800af52:	eba3 0c02 	sub.w	ip, r3, r2
 800af56:	e9dd 3200 	ldrd	r3, r2, [sp]
 800af5a:	1a9b      	subs	r3, r3, r2
 800af5c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800af60:	ec51 0b10 	vmov	r0, r1, d0
 800af64:	2b00      	cmp	r3, #0
 800af66:	bfd6      	itet	le
 800af68:	460a      	movle	r2, r1
 800af6a:	462a      	movgt	r2, r5
 800af6c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800af70:	468b      	mov	fp, r1
 800af72:	462f      	mov	r7, r5
 800af74:	bfd4      	ite	le
 800af76:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800af7a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800af7e:	4620      	mov	r0, r4
 800af80:	ee10 2a10 	vmov	r2, s0
 800af84:	465b      	mov	r3, fp
 800af86:	4639      	mov	r1, r7
 800af88:	f7f5 fc60 	bl	800084c <__aeabi_ddiv>
 800af8c:	ec41 0b10 	vmov	d0, r0, r1
 800af90:	b003      	add	sp, #12
 800af92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800af96 <__copybits>:
 800af96:	3901      	subs	r1, #1
 800af98:	b570      	push	{r4, r5, r6, lr}
 800af9a:	1149      	asrs	r1, r1, #5
 800af9c:	6914      	ldr	r4, [r2, #16]
 800af9e:	3101      	adds	r1, #1
 800afa0:	f102 0314 	add.w	r3, r2, #20
 800afa4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800afa8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800afac:	1f05      	subs	r5, r0, #4
 800afae:	42a3      	cmp	r3, r4
 800afb0:	d30c      	bcc.n	800afcc <__copybits+0x36>
 800afb2:	1aa3      	subs	r3, r4, r2
 800afb4:	3b11      	subs	r3, #17
 800afb6:	f023 0303 	bic.w	r3, r3, #3
 800afba:	3211      	adds	r2, #17
 800afbc:	42a2      	cmp	r2, r4
 800afbe:	bf88      	it	hi
 800afc0:	2300      	movhi	r3, #0
 800afc2:	4418      	add	r0, r3
 800afc4:	2300      	movs	r3, #0
 800afc6:	4288      	cmp	r0, r1
 800afc8:	d305      	bcc.n	800afd6 <__copybits+0x40>
 800afca:	bd70      	pop	{r4, r5, r6, pc}
 800afcc:	f853 6b04 	ldr.w	r6, [r3], #4
 800afd0:	f845 6f04 	str.w	r6, [r5, #4]!
 800afd4:	e7eb      	b.n	800afae <__copybits+0x18>
 800afd6:	f840 3b04 	str.w	r3, [r0], #4
 800afda:	e7f4      	b.n	800afc6 <__copybits+0x30>

0800afdc <__any_on>:
 800afdc:	f100 0214 	add.w	r2, r0, #20
 800afe0:	6900      	ldr	r0, [r0, #16]
 800afe2:	114b      	asrs	r3, r1, #5
 800afe4:	4298      	cmp	r0, r3
 800afe6:	b510      	push	{r4, lr}
 800afe8:	db11      	blt.n	800b00e <__any_on+0x32>
 800afea:	dd0a      	ble.n	800b002 <__any_on+0x26>
 800afec:	f011 011f 	ands.w	r1, r1, #31
 800aff0:	d007      	beq.n	800b002 <__any_on+0x26>
 800aff2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aff6:	fa24 f001 	lsr.w	r0, r4, r1
 800affa:	fa00 f101 	lsl.w	r1, r0, r1
 800affe:	428c      	cmp	r4, r1
 800b000:	d10b      	bne.n	800b01a <__any_on+0x3e>
 800b002:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b006:	4293      	cmp	r3, r2
 800b008:	d803      	bhi.n	800b012 <__any_on+0x36>
 800b00a:	2000      	movs	r0, #0
 800b00c:	bd10      	pop	{r4, pc}
 800b00e:	4603      	mov	r3, r0
 800b010:	e7f7      	b.n	800b002 <__any_on+0x26>
 800b012:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b016:	2900      	cmp	r1, #0
 800b018:	d0f5      	beq.n	800b006 <__any_on+0x2a>
 800b01a:	2001      	movs	r0, #1
 800b01c:	e7f6      	b.n	800b00c <__any_on+0x30>

0800b01e <_calloc_r>:
 800b01e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b020:	fba1 2402 	umull	r2, r4, r1, r2
 800b024:	b94c      	cbnz	r4, 800b03a <_calloc_r+0x1c>
 800b026:	4611      	mov	r1, r2
 800b028:	9201      	str	r2, [sp, #4]
 800b02a:	f000 f87b 	bl	800b124 <_malloc_r>
 800b02e:	9a01      	ldr	r2, [sp, #4]
 800b030:	4605      	mov	r5, r0
 800b032:	b930      	cbnz	r0, 800b042 <_calloc_r+0x24>
 800b034:	4628      	mov	r0, r5
 800b036:	b003      	add	sp, #12
 800b038:	bd30      	pop	{r4, r5, pc}
 800b03a:	220c      	movs	r2, #12
 800b03c:	6002      	str	r2, [r0, #0]
 800b03e:	2500      	movs	r5, #0
 800b040:	e7f8      	b.n	800b034 <_calloc_r+0x16>
 800b042:	4621      	mov	r1, r4
 800b044:	f7fc faae 	bl	80075a4 <memset>
 800b048:	e7f4      	b.n	800b034 <_calloc_r+0x16>
	...

0800b04c <_free_r>:
 800b04c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b04e:	2900      	cmp	r1, #0
 800b050:	d044      	beq.n	800b0dc <_free_r+0x90>
 800b052:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b056:	9001      	str	r0, [sp, #4]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f1a1 0404 	sub.w	r4, r1, #4
 800b05e:	bfb8      	it	lt
 800b060:	18e4      	addlt	r4, r4, r3
 800b062:	f000 fe6d 	bl	800bd40 <__malloc_lock>
 800b066:	4a1e      	ldr	r2, [pc, #120]	; (800b0e0 <_free_r+0x94>)
 800b068:	9801      	ldr	r0, [sp, #4]
 800b06a:	6813      	ldr	r3, [r2, #0]
 800b06c:	b933      	cbnz	r3, 800b07c <_free_r+0x30>
 800b06e:	6063      	str	r3, [r4, #4]
 800b070:	6014      	str	r4, [r2, #0]
 800b072:	b003      	add	sp, #12
 800b074:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b078:	f000 be68 	b.w	800bd4c <__malloc_unlock>
 800b07c:	42a3      	cmp	r3, r4
 800b07e:	d908      	bls.n	800b092 <_free_r+0x46>
 800b080:	6825      	ldr	r5, [r4, #0]
 800b082:	1961      	adds	r1, r4, r5
 800b084:	428b      	cmp	r3, r1
 800b086:	bf01      	itttt	eq
 800b088:	6819      	ldreq	r1, [r3, #0]
 800b08a:	685b      	ldreq	r3, [r3, #4]
 800b08c:	1949      	addeq	r1, r1, r5
 800b08e:	6021      	streq	r1, [r4, #0]
 800b090:	e7ed      	b.n	800b06e <_free_r+0x22>
 800b092:	461a      	mov	r2, r3
 800b094:	685b      	ldr	r3, [r3, #4]
 800b096:	b10b      	cbz	r3, 800b09c <_free_r+0x50>
 800b098:	42a3      	cmp	r3, r4
 800b09a:	d9fa      	bls.n	800b092 <_free_r+0x46>
 800b09c:	6811      	ldr	r1, [r2, #0]
 800b09e:	1855      	adds	r5, r2, r1
 800b0a0:	42a5      	cmp	r5, r4
 800b0a2:	d10b      	bne.n	800b0bc <_free_r+0x70>
 800b0a4:	6824      	ldr	r4, [r4, #0]
 800b0a6:	4421      	add	r1, r4
 800b0a8:	1854      	adds	r4, r2, r1
 800b0aa:	42a3      	cmp	r3, r4
 800b0ac:	6011      	str	r1, [r2, #0]
 800b0ae:	d1e0      	bne.n	800b072 <_free_r+0x26>
 800b0b0:	681c      	ldr	r4, [r3, #0]
 800b0b2:	685b      	ldr	r3, [r3, #4]
 800b0b4:	6053      	str	r3, [r2, #4]
 800b0b6:	4421      	add	r1, r4
 800b0b8:	6011      	str	r1, [r2, #0]
 800b0ba:	e7da      	b.n	800b072 <_free_r+0x26>
 800b0bc:	d902      	bls.n	800b0c4 <_free_r+0x78>
 800b0be:	230c      	movs	r3, #12
 800b0c0:	6003      	str	r3, [r0, #0]
 800b0c2:	e7d6      	b.n	800b072 <_free_r+0x26>
 800b0c4:	6825      	ldr	r5, [r4, #0]
 800b0c6:	1961      	adds	r1, r4, r5
 800b0c8:	428b      	cmp	r3, r1
 800b0ca:	bf04      	itt	eq
 800b0cc:	6819      	ldreq	r1, [r3, #0]
 800b0ce:	685b      	ldreq	r3, [r3, #4]
 800b0d0:	6063      	str	r3, [r4, #4]
 800b0d2:	bf04      	itt	eq
 800b0d4:	1949      	addeq	r1, r1, r5
 800b0d6:	6021      	streq	r1, [r4, #0]
 800b0d8:	6054      	str	r4, [r2, #4]
 800b0da:	e7ca      	b.n	800b072 <_free_r+0x26>
 800b0dc:	b003      	add	sp, #12
 800b0de:	bd30      	pop	{r4, r5, pc}
 800b0e0:	20004374 	.word	0x20004374

0800b0e4 <sbrk_aligned>:
 800b0e4:	b570      	push	{r4, r5, r6, lr}
 800b0e6:	4e0e      	ldr	r6, [pc, #56]	; (800b120 <sbrk_aligned+0x3c>)
 800b0e8:	460c      	mov	r4, r1
 800b0ea:	6831      	ldr	r1, [r6, #0]
 800b0ec:	4605      	mov	r5, r0
 800b0ee:	b911      	cbnz	r1, 800b0f6 <sbrk_aligned+0x12>
 800b0f0:	f000 fb4a 	bl	800b788 <_sbrk_r>
 800b0f4:	6030      	str	r0, [r6, #0]
 800b0f6:	4621      	mov	r1, r4
 800b0f8:	4628      	mov	r0, r5
 800b0fa:	f000 fb45 	bl	800b788 <_sbrk_r>
 800b0fe:	1c43      	adds	r3, r0, #1
 800b100:	d00a      	beq.n	800b118 <sbrk_aligned+0x34>
 800b102:	1cc4      	adds	r4, r0, #3
 800b104:	f024 0403 	bic.w	r4, r4, #3
 800b108:	42a0      	cmp	r0, r4
 800b10a:	d007      	beq.n	800b11c <sbrk_aligned+0x38>
 800b10c:	1a21      	subs	r1, r4, r0
 800b10e:	4628      	mov	r0, r5
 800b110:	f000 fb3a 	bl	800b788 <_sbrk_r>
 800b114:	3001      	adds	r0, #1
 800b116:	d101      	bne.n	800b11c <sbrk_aligned+0x38>
 800b118:	f04f 34ff 	mov.w	r4, #4294967295
 800b11c:	4620      	mov	r0, r4
 800b11e:	bd70      	pop	{r4, r5, r6, pc}
 800b120:	20004378 	.word	0x20004378

0800b124 <_malloc_r>:
 800b124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b128:	1ccd      	adds	r5, r1, #3
 800b12a:	f025 0503 	bic.w	r5, r5, #3
 800b12e:	3508      	adds	r5, #8
 800b130:	2d0c      	cmp	r5, #12
 800b132:	bf38      	it	cc
 800b134:	250c      	movcc	r5, #12
 800b136:	2d00      	cmp	r5, #0
 800b138:	4607      	mov	r7, r0
 800b13a:	db01      	blt.n	800b140 <_malloc_r+0x1c>
 800b13c:	42a9      	cmp	r1, r5
 800b13e:	d905      	bls.n	800b14c <_malloc_r+0x28>
 800b140:	230c      	movs	r3, #12
 800b142:	603b      	str	r3, [r7, #0]
 800b144:	2600      	movs	r6, #0
 800b146:	4630      	mov	r0, r6
 800b148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b14c:	4e2e      	ldr	r6, [pc, #184]	; (800b208 <_malloc_r+0xe4>)
 800b14e:	f000 fdf7 	bl	800bd40 <__malloc_lock>
 800b152:	6833      	ldr	r3, [r6, #0]
 800b154:	461c      	mov	r4, r3
 800b156:	bb34      	cbnz	r4, 800b1a6 <_malloc_r+0x82>
 800b158:	4629      	mov	r1, r5
 800b15a:	4638      	mov	r0, r7
 800b15c:	f7ff ffc2 	bl	800b0e4 <sbrk_aligned>
 800b160:	1c43      	adds	r3, r0, #1
 800b162:	4604      	mov	r4, r0
 800b164:	d14d      	bne.n	800b202 <_malloc_r+0xde>
 800b166:	6834      	ldr	r4, [r6, #0]
 800b168:	4626      	mov	r6, r4
 800b16a:	2e00      	cmp	r6, #0
 800b16c:	d140      	bne.n	800b1f0 <_malloc_r+0xcc>
 800b16e:	6823      	ldr	r3, [r4, #0]
 800b170:	4631      	mov	r1, r6
 800b172:	4638      	mov	r0, r7
 800b174:	eb04 0803 	add.w	r8, r4, r3
 800b178:	f000 fb06 	bl	800b788 <_sbrk_r>
 800b17c:	4580      	cmp	r8, r0
 800b17e:	d13a      	bne.n	800b1f6 <_malloc_r+0xd2>
 800b180:	6821      	ldr	r1, [r4, #0]
 800b182:	3503      	adds	r5, #3
 800b184:	1a6d      	subs	r5, r5, r1
 800b186:	f025 0503 	bic.w	r5, r5, #3
 800b18a:	3508      	adds	r5, #8
 800b18c:	2d0c      	cmp	r5, #12
 800b18e:	bf38      	it	cc
 800b190:	250c      	movcc	r5, #12
 800b192:	4629      	mov	r1, r5
 800b194:	4638      	mov	r0, r7
 800b196:	f7ff ffa5 	bl	800b0e4 <sbrk_aligned>
 800b19a:	3001      	adds	r0, #1
 800b19c:	d02b      	beq.n	800b1f6 <_malloc_r+0xd2>
 800b19e:	6823      	ldr	r3, [r4, #0]
 800b1a0:	442b      	add	r3, r5
 800b1a2:	6023      	str	r3, [r4, #0]
 800b1a4:	e00e      	b.n	800b1c4 <_malloc_r+0xa0>
 800b1a6:	6822      	ldr	r2, [r4, #0]
 800b1a8:	1b52      	subs	r2, r2, r5
 800b1aa:	d41e      	bmi.n	800b1ea <_malloc_r+0xc6>
 800b1ac:	2a0b      	cmp	r2, #11
 800b1ae:	d916      	bls.n	800b1de <_malloc_r+0xba>
 800b1b0:	1961      	adds	r1, r4, r5
 800b1b2:	42a3      	cmp	r3, r4
 800b1b4:	6025      	str	r5, [r4, #0]
 800b1b6:	bf18      	it	ne
 800b1b8:	6059      	strne	r1, [r3, #4]
 800b1ba:	6863      	ldr	r3, [r4, #4]
 800b1bc:	bf08      	it	eq
 800b1be:	6031      	streq	r1, [r6, #0]
 800b1c0:	5162      	str	r2, [r4, r5]
 800b1c2:	604b      	str	r3, [r1, #4]
 800b1c4:	4638      	mov	r0, r7
 800b1c6:	f104 060b 	add.w	r6, r4, #11
 800b1ca:	f000 fdbf 	bl	800bd4c <__malloc_unlock>
 800b1ce:	f026 0607 	bic.w	r6, r6, #7
 800b1d2:	1d23      	adds	r3, r4, #4
 800b1d4:	1af2      	subs	r2, r6, r3
 800b1d6:	d0b6      	beq.n	800b146 <_malloc_r+0x22>
 800b1d8:	1b9b      	subs	r3, r3, r6
 800b1da:	50a3      	str	r3, [r4, r2]
 800b1dc:	e7b3      	b.n	800b146 <_malloc_r+0x22>
 800b1de:	6862      	ldr	r2, [r4, #4]
 800b1e0:	42a3      	cmp	r3, r4
 800b1e2:	bf0c      	ite	eq
 800b1e4:	6032      	streq	r2, [r6, #0]
 800b1e6:	605a      	strne	r2, [r3, #4]
 800b1e8:	e7ec      	b.n	800b1c4 <_malloc_r+0xa0>
 800b1ea:	4623      	mov	r3, r4
 800b1ec:	6864      	ldr	r4, [r4, #4]
 800b1ee:	e7b2      	b.n	800b156 <_malloc_r+0x32>
 800b1f0:	4634      	mov	r4, r6
 800b1f2:	6876      	ldr	r6, [r6, #4]
 800b1f4:	e7b9      	b.n	800b16a <_malloc_r+0x46>
 800b1f6:	230c      	movs	r3, #12
 800b1f8:	603b      	str	r3, [r7, #0]
 800b1fa:	4638      	mov	r0, r7
 800b1fc:	f000 fda6 	bl	800bd4c <__malloc_unlock>
 800b200:	e7a1      	b.n	800b146 <_malloc_r+0x22>
 800b202:	6025      	str	r5, [r4, #0]
 800b204:	e7de      	b.n	800b1c4 <_malloc_r+0xa0>
 800b206:	bf00      	nop
 800b208:	20004374 	.word	0x20004374

0800b20c <__ssputs_r>:
 800b20c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b210:	688e      	ldr	r6, [r1, #8]
 800b212:	429e      	cmp	r6, r3
 800b214:	4682      	mov	sl, r0
 800b216:	460c      	mov	r4, r1
 800b218:	4690      	mov	r8, r2
 800b21a:	461f      	mov	r7, r3
 800b21c:	d838      	bhi.n	800b290 <__ssputs_r+0x84>
 800b21e:	898a      	ldrh	r2, [r1, #12]
 800b220:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b224:	d032      	beq.n	800b28c <__ssputs_r+0x80>
 800b226:	6825      	ldr	r5, [r4, #0]
 800b228:	6909      	ldr	r1, [r1, #16]
 800b22a:	eba5 0901 	sub.w	r9, r5, r1
 800b22e:	6965      	ldr	r5, [r4, #20]
 800b230:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b234:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b238:	3301      	adds	r3, #1
 800b23a:	444b      	add	r3, r9
 800b23c:	106d      	asrs	r5, r5, #1
 800b23e:	429d      	cmp	r5, r3
 800b240:	bf38      	it	cc
 800b242:	461d      	movcc	r5, r3
 800b244:	0553      	lsls	r3, r2, #21
 800b246:	d531      	bpl.n	800b2ac <__ssputs_r+0xa0>
 800b248:	4629      	mov	r1, r5
 800b24a:	f7ff ff6b 	bl	800b124 <_malloc_r>
 800b24e:	4606      	mov	r6, r0
 800b250:	b950      	cbnz	r0, 800b268 <__ssputs_r+0x5c>
 800b252:	230c      	movs	r3, #12
 800b254:	f8ca 3000 	str.w	r3, [sl]
 800b258:	89a3      	ldrh	r3, [r4, #12]
 800b25a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b25e:	81a3      	strh	r3, [r4, #12]
 800b260:	f04f 30ff 	mov.w	r0, #4294967295
 800b264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b268:	6921      	ldr	r1, [r4, #16]
 800b26a:	464a      	mov	r2, r9
 800b26c:	f7ff fa08 	bl	800a680 <memcpy>
 800b270:	89a3      	ldrh	r3, [r4, #12]
 800b272:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b276:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b27a:	81a3      	strh	r3, [r4, #12]
 800b27c:	6126      	str	r6, [r4, #16]
 800b27e:	6165      	str	r5, [r4, #20]
 800b280:	444e      	add	r6, r9
 800b282:	eba5 0509 	sub.w	r5, r5, r9
 800b286:	6026      	str	r6, [r4, #0]
 800b288:	60a5      	str	r5, [r4, #8]
 800b28a:	463e      	mov	r6, r7
 800b28c:	42be      	cmp	r6, r7
 800b28e:	d900      	bls.n	800b292 <__ssputs_r+0x86>
 800b290:	463e      	mov	r6, r7
 800b292:	6820      	ldr	r0, [r4, #0]
 800b294:	4632      	mov	r2, r6
 800b296:	4641      	mov	r1, r8
 800b298:	f000 fd38 	bl	800bd0c <memmove>
 800b29c:	68a3      	ldr	r3, [r4, #8]
 800b29e:	1b9b      	subs	r3, r3, r6
 800b2a0:	60a3      	str	r3, [r4, #8]
 800b2a2:	6823      	ldr	r3, [r4, #0]
 800b2a4:	4433      	add	r3, r6
 800b2a6:	6023      	str	r3, [r4, #0]
 800b2a8:	2000      	movs	r0, #0
 800b2aa:	e7db      	b.n	800b264 <__ssputs_r+0x58>
 800b2ac:	462a      	mov	r2, r5
 800b2ae:	f000 fd53 	bl	800bd58 <_realloc_r>
 800b2b2:	4606      	mov	r6, r0
 800b2b4:	2800      	cmp	r0, #0
 800b2b6:	d1e1      	bne.n	800b27c <__ssputs_r+0x70>
 800b2b8:	6921      	ldr	r1, [r4, #16]
 800b2ba:	4650      	mov	r0, sl
 800b2bc:	f7ff fec6 	bl	800b04c <_free_r>
 800b2c0:	e7c7      	b.n	800b252 <__ssputs_r+0x46>
	...

0800b2c4 <_svfiprintf_r>:
 800b2c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2c8:	4698      	mov	r8, r3
 800b2ca:	898b      	ldrh	r3, [r1, #12]
 800b2cc:	061b      	lsls	r3, r3, #24
 800b2ce:	b09d      	sub	sp, #116	; 0x74
 800b2d0:	4607      	mov	r7, r0
 800b2d2:	460d      	mov	r5, r1
 800b2d4:	4614      	mov	r4, r2
 800b2d6:	d50e      	bpl.n	800b2f6 <_svfiprintf_r+0x32>
 800b2d8:	690b      	ldr	r3, [r1, #16]
 800b2da:	b963      	cbnz	r3, 800b2f6 <_svfiprintf_r+0x32>
 800b2dc:	2140      	movs	r1, #64	; 0x40
 800b2de:	f7ff ff21 	bl	800b124 <_malloc_r>
 800b2e2:	6028      	str	r0, [r5, #0]
 800b2e4:	6128      	str	r0, [r5, #16]
 800b2e6:	b920      	cbnz	r0, 800b2f2 <_svfiprintf_r+0x2e>
 800b2e8:	230c      	movs	r3, #12
 800b2ea:	603b      	str	r3, [r7, #0]
 800b2ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b2f0:	e0d1      	b.n	800b496 <_svfiprintf_r+0x1d2>
 800b2f2:	2340      	movs	r3, #64	; 0x40
 800b2f4:	616b      	str	r3, [r5, #20]
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	9309      	str	r3, [sp, #36]	; 0x24
 800b2fa:	2320      	movs	r3, #32
 800b2fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b300:	f8cd 800c 	str.w	r8, [sp, #12]
 800b304:	2330      	movs	r3, #48	; 0x30
 800b306:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b4b0 <_svfiprintf_r+0x1ec>
 800b30a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b30e:	f04f 0901 	mov.w	r9, #1
 800b312:	4623      	mov	r3, r4
 800b314:	469a      	mov	sl, r3
 800b316:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b31a:	b10a      	cbz	r2, 800b320 <_svfiprintf_r+0x5c>
 800b31c:	2a25      	cmp	r2, #37	; 0x25
 800b31e:	d1f9      	bne.n	800b314 <_svfiprintf_r+0x50>
 800b320:	ebba 0b04 	subs.w	fp, sl, r4
 800b324:	d00b      	beq.n	800b33e <_svfiprintf_r+0x7a>
 800b326:	465b      	mov	r3, fp
 800b328:	4622      	mov	r2, r4
 800b32a:	4629      	mov	r1, r5
 800b32c:	4638      	mov	r0, r7
 800b32e:	f7ff ff6d 	bl	800b20c <__ssputs_r>
 800b332:	3001      	adds	r0, #1
 800b334:	f000 80aa 	beq.w	800b48c <_svfiprintf_r+0x1c8>
 800b338:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b33a:	445a      	add	r2, fp
 800b33c:	9209      	str	r2, [sp, #36]	; 0x24
 800b33e:	f89a 3000 	ldrb.w	r3, [sl]
 800b342:	2b00      	cmp	r3, #0
 800b344:	f000 80a2 	beq.w	800b48c <_svfiprintf_r+0x1c8>
 800b348:	2300      	movs	r3, #0
 800b34a:	f04f 32ff 	mov.w	r2, #4294967295
 800b34e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b352:	f10a 0a01 	add.w	sl, sl, #1
 800b356:	9304      	str	r3, [sp, #16]
 800b358:	9307      	str	r3, [sp, #28]
 800b35a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b35e:	931a      	str	r3, [sp, #104]	; 0x68
 800b360:	4654      	mov	r4, sl
 800b362:	2205      	movs	r2, #5
 800b364:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b368:	4851      	ldr	r0, [pc, #324]	; (800b4b0 <_svfiprintf_r+0x1ec>)
 800b36a:	f7f4 ff39 	bl	80001e0 <memchr>
 800b36e:	9a04      	ldr	r2, [sp, #16]
 800b370:	b9d8      	cbnz	r0, 800b3aa <_svfiprintf_r+0xe6>
 800b372:	06d0      	lsls	r0, r2, #27
 800b374:	bf44      	itt	mi
 800b376:	2320      	movmi	r3, #32
 800b378:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b37c:	0711      	lsls	r1, r2, #28
 800b37e:	bf44      	itt	mi
 800b380:	232b      	movmi	r3, #43	; 0x2b
 800b382:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b386:	f89a 3000 	ldrb.w	r3, [sl]
 800b38a:	2b2a      	cmp	r3, #42	; 0x2a
 800b38c:	d015      	beq.n	800b3ba <_svfiprintf_r+0xf6>
 800b38e:	9a07      	ldr	r2, [sp, #28]
 800b390:	4654      	mov	r4, sl
 800b392:	2000      	movs	r0, #0
 800b394:	f04f 0c0a 	mov.w	ip, #10
 800b398:	4621      	mov	r1, r4
 800b39a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b39e:	3b30      	subs	r3, #48	; 0x30
 800b3a0:	2b09      	cmp	r3, #9
 800b3a2:	d94e      	bls.n	800b442 <_svfiprintf_r+0x17e>
 800b3a4:	b1b0      	cbz	r0, 800b3d4 <_svfiprintf_r+0x110>
 800b3a6:	9207      	str	r2, [sp, #28]
 800b3a8:	e014      	b.n	800b3d4 <_svfiprintf_r+0x110>
 800b3aa:	eba0 0308 	sub.w	r3, r0, r8
 800b3ae:	fa09 f303 	lsl.w	r3, r9, r3
 800b3b2:	4313      	orrs	r3, r2
 800b3b4:	9304      	str	r3, [sp, #16]
 800b3b6:	46a2      	mov	sl, r4
 800b3b8:	e7d2      	b.n	800b360 <_svfiprintf_r+0x9c>
 800b3ba:	9b03      	ldr	r3, [sp, #12]
 800b3bc:	1d19      	adds	r1, r3, #4
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	9103      	str	r1, [sp, #12]
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	bfbb      	ittet	lt
 800b3c6:	425b      	neglt	r3, r3
 800b3c8:	f042 0202 	orrlt.w	r2, r2, #2
 800b3cc:	9307      	strge	r3, [sp, #28]
 800b3ce:	9307      	strlt	r3, [sp, #28]
 800b3d0:	bfb8      	it	lt
 800b3d2:	9204      	strlt	r2, [sp, #16]
 800b3d4:	7823      	ldrb	r3, [r4, #0]
 800b3d6:	2b2e      	cmp	r3, #46	; 0x2e
 800b3d8:	d10c      	bne.n	800b3f4 <_svfiprintf_r+0x130>
 800b3da:	7863      	ldrb	r3, [r4, #1]
 800b3dc:	2b2a      	cmp	r3, #42	; 0x2a
 800b3de:	d135      	bne.n	800b44c <_svfiprintf_r+0x188>
 800b3e0:	9b03      	ldr	r3, [sp, #12]
 800b3e2:	1d1a      	adds	r2, r3, #4
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	9203      	str	r2, [sp, #12]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	bfb8      	it	lt
 800b3ec:	f04f 33ff 	movlt.w	r3, #4294967295
 800b3f0:	3402      	adds	r4, #2
 800b3f2:	9305      	str	r3, [sp, #20]
 800b3f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b4c0 <_svfiprintf_r+0x1fc>
 800b3f8:	7821      	ldrb	r1, [r4, #0]
 800b3fa:	2203      	movs	r2, #3
 800b3fc:	4650      	mov	r0, sl
 800b3fe:	f7f4 feef 	bl	80001e0 <memchr>
 800b402:	b140      	cbz	r0, 800b416 <_svfiprintf_r+0x152>
 800b404:	2340      	movs	r3, #64	; 0x40
 800b406:	eba0 000a 	sub.w	r0, r0, sl
 800b40a:	fa03 f000 	lsl.w	r0, r3, r0
 800b40e:	9b04      	ldr	r3, [sp, #16]
 800b410:	4303      	orrs	r3, r0
 800b412:	3401      	adds	r4, #1
 800b414:	9304      	str	r3, [sp, #16]
 800b416:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b41a:	4826      	ldr	r0, [pc, #152]	; (800b4b4 <_svfiprintf_r+0x1f0>)
 800b41c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b420:	2206      	movs	r2, #6
 800b422:	f7f4 fedd 	bl	80001e0 <memchr>
 800b426:	2800      	cmp	r0, #0
 800b428:	d038      	beq.n	800b49c <_svfiprintf_r+0x1d8>
 800b42a:	4b23      	ldr	r3, [pc, #140]	; (800b4b8 <_svfiprintf_r+0x1f4>)
 800b42c:	bb1b      	cbnz	r3, 800b476 <_svfiprintf_r+0x1b2>
 800b42e:	9b03      	ldr	r3, [sp, #12]
 800b430:	3307      	adds	r3, #7
 800b432:	f023 0307 	bic.w	r3, r3, #7
 800b436:	3308      	adds	r3, #8
 800b438:	9303      	str	r3, [sp, #12]
 800b43a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b43c:	4433      	add	r3, r6
 800b43e:	9309      	str	r3, [sp, #36]	; 0x24
 800b440:	e767      	b.n	800b312 <_svfiprintf_r+0x4e>
 800b442:	fb0c 3202 	mla	r2, ip, r2, r3
 800b446:	460c      	mov	r4, r1
 800b448:	2001      	movs	r0, #1
 800b44a:	e7a5      	b.n	800b398 <_svfiprintf_r+0xd4>
 800b44c:	2300      	movs	r3, #0
 800b44e:	3401      	adds	r4, #1
 800b450:	9305      	str	r3, [sp, #20]
 800b452:	4619      	mov	r1, r3
 800b454:	f04f 0c0a 	mov.w	ip, #10
 800b458:	4620      	mov	r0, r4
 800b45a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b45e:	3a30      	subs	r2, #48	; 0x30
 800b460:	2a09      	cmp	r2, #9
 800b462:	d903      	bls.n	800b46c <_svfiprintf_r+0x1a8>
 800b464:	2b00      	cmp	r3, #0
 800b466:	d0c5      	beq.n	800b3f4 <_svfiprintf_r+0x130>
 800b468:	9105      	str	r1, [sp, #20]
 800b46a:	e7c3      	b.n	800b3f4 <_svfiprintf_r+0x130>
 800b46c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b470:	4604      	mov	r4, r0
 800b472:	2301      	movs	r3, #1
 800b474:	e7f0      	b.n	800b458 <_svfiprintf_r+0x194>
 800b476:	ab03      	add	r3, sp, #12
 800b478:	9300      	str	r3, [sp, #0]
 800b47a:	462a      	mov	r2, r5
 800b47c:	4b0f      	ldr	r3, [pc, #60]	; (800b4bc <_svfiprintf_r+0x1f8>)
 800b47e:	a904      	add	r1, sp, #16
 800b480:	4638      	mov	r0, r7
 800b482:	f7fc f937 	bl	80076f4 <_printf_float>
 800b486:	1c42      	adds	r2, r0, #1
 800b488:	4606      	mov	r6, r0
 800b48a:	d1d6      	bne.n	800b43a <_svfiprintf_r+0x176>
 800b48c:	89ab      	ldrh	r3, [r5, #12]
 800b48e:	065b      	lsls	r3, r3, #25
 800b490:	f53f af2c 	bmi.w	800b2ec <_svfiprintf_r+0x28>
 800b494:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b496:	b01d      	add	sp, #116	; 0x74
 800b498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b49c:	ab03      	add	r3, sp, #12
 800b49e:	9300      	str	r3, [sp, #0]
 800b4a0:	462a      	mov	r2, r5
 800b4a2:	4b06      	ldr	r3, [pc, #24]	; (800b4bc <_svfiprintf_r+0x1f8>)
 800b4a4:	a904      	add	r1, sp, #16
 800b4a6:	4638      	mov	r0, r7
 800b4a8:	f7fc fbc8 	bl	8007c3c <_printf_i>
 800b4ac:	e7eb      	b.n	800b486 <_svfiprintf_r+0x1c2>
 800b4ae:	bf00      	nop
 800b4b0:	0800f22c 	.word	0x0800f22c
 800b4b4:	0800f236 	.word	0x0800f236
 800b4b8:	080076f5 	.word	0x080076f5
 800b4bc:	0800b20d 	.word	0x0800b20d
 800b4c0:	0800f232 	.word	0x0800f232

0800b4c4 <__sfputc_r>:
 800b4c4:	6893      	ldr	r3, [r2, #8]
 800b4c6:	3b01      	subs	r3, #1
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	b410      	push	{r4}
 800b4cc:	6093      	str	r3, [r2, #8]
 800b4ce:	da08      	bge.n	800b4e2 <__sfputc_r+0x1e>
 800b4d0:	6994      	ldr	r4, [r2, #24]
 800b4d2:	42a3      	cmp	r3, r4
 800b4d4:	db01      	blt.n	800b4da <__sfputc_r+0x16>
 800b4d6:	290a      	cmp	r1, #10
 800b4d8:	d103      	bne.n	800b4e2 <__sfputc_r+0x1e>
 800b4da:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4de:	f000 b9bb 	b.w	800b858 <__swbuf_r>
 800b4e2:	6813      	ldr	r3, [r2, #0]
 800b4e4:	1c58      	adds	r0, r3, #1
 800b4e6:	6010      	str	r0, [r2, #0]
 800b4e8:	7019      	strb	r1, [r3, #0]
 800b4ea:	4608      	mov	r0, r1
 800b4ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b4f0:	4770      	bx	lr

0800b4f2 <__sfputs_r>:
 800b4f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4f4:	4606      	mov	r6, r0
 800b4f6:	460f      	mov	r7, r1
 800b4f8:	4614      	mov	r4, r2
 800b4fa:	18d5      	adds	r5, r2, r3
 800b4fc:	42ac      	cmp	r4, r5
 800b4fe:	d101      	bne.n	800b504 <__sfputs_r+0x12>
 800b500:	2000      	movs	r0, #0
 800b502:	e007      	b.n	800b514 <__sfputs_r+0x22>
 800b504:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b508:	463a      	mov	r2, r7
 800b50a:	4630      	mov	r0, r6
 800b50c:	f7ff ffda 	bl	800b4c4 <__sfputc_r>
 800b510:	1c43      	adds	r3, r0, #1
 800b512:	d1f3      	bne.n	800b4fc <__sfputs_r+0xa>
 800b514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b518 <_vfiprintf_r>:
 800b518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b51c:	460d      	mov	r5, r1
 800b51e:	b09d      	sub	sp, #116	; 0x74
 800b520:	4614      	mov	r4, r2
 800b522:	4698      	mov	r8, r3
 800b524:	4606      	mov	r6, r0
 800b526:	b118      	cbz	r0, 800b530 <_vfiprintf_r+0x18>
 800b528:	6983      	ldr	r3, [r0, #24]
 800b52a:	b90b      	cbnz	r3, 800b530 <_vfiprintf_r+0x18>
 800b52c:	f7fe fc7a 	bl	8009e24 <__sinit>
 800b530:	4b89      	ldr	r3, [pc, #548]	; (800b758 <_vfiprintf_r+0x240>)
 800b532:	429d      	cmp	r5, r3
 800b534:	d11b      	bne.n	800b56e <_vfiprintf_r+0x56>
 800b536:	6875      	ldr	r5, [r6, #4]
 800b538:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b53a:	07d9      	lsls	r1, r3, #31
 800b53c:	d405      	bmi.n	800b54a <_vfiprintf_r+0x32>
 800b53e:	89ab      	ldrh	r3, [r5, #12]
 800b540:	059a      	lsls	r2, r3, #22
 800b542:	d402      	bmi.n	800b54a <_vfiprintf_r+0x32>
 800b544:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b546:	f7ff f87e 	bl	800a646 <__retarget_lock_acquire_recursive>
 800b54a:	89ab      	ldrh	r3, [r5, #12]
 800b54c:	071b      	lsls	r3, r3, #28
 800b54e:	d501      	bpl.n	800b554 <_vfiprintf_r+0x3c>
 800b550:	692b      	ldr	r3, [r5, #16]
 800b552:	b9eb      	cbnz	r3, 800b590 <_vfiprintf_r+0x78>
 800b554:	4629      	mov	r1, r5
 800b556:	4630      	mov	r0, r6
 800b558:	f000 f9f0 	bl	800b93c <__swsetup_r>
 800b55c:	b1c0      	cbz	r0, 800b590 <_vfiprintf_r+0x78>
 800b55e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b560:	07dc      	lsls	r4, r3, #31
 800b562:	d50e      	bpl.n	800b582 <_vfiprintf_r+0x6a>
 800b564:	f04f 30ff 	mov.w	r0, #4294967295
 800b568:	b01d      	add	sp, #116	; 0x74
 800b56a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b56e:	4b7b      	ldr	r3, [pc, #492]	; (800b75c <_vfiprintf_r+0x244>)
 800b570:	429d      	cmp	r5, r3
 800b572:	d101      	bne.n	800b578 <_vfiprintf_r+0x60>
 800b574:	68b5      	ldr	r5, [r6, #8]
 800b576:	e7df      	b.n	800b538 <_vfiprintf_r+0x20>
 800b578:	4b79      	ldr	r3, [pc, #484]	; (800b760 <_vfiprintf_r+0x248>)
 800b57a:	429d      	cmp	r5, r3
 800b57c:	bf08      	it	eq
 800b57e:	68f5      	ldreq	r5, [r6, #12]
 800b580:	e7da      	b.n	800b538 <_vfiprintf_r+0x20>
 800b582:	89ab      	ldrh	r3, [r5, #12]
 800b584:	0598      	lsls	r0, r3, #22
 800b586:	d4ed      	bmi.n	800b564 <_vfiprintf_r+0x4c>
 800b588:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b58a:	f7ff f85d 	bl	800a648 <__retarget_lock_release_recursive>
 800b58e:	e7e9      	b.n	800b564 <_vfiprintf_r+0x4c>
 800b590:	2300      	movs	r3, #0
 800b592:	9309      	str	r3, [sp, #36]	; 0x24
 800b594:	2320      	movs	r3, #32
 800b596:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b59a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b59e:	2330      	movs	r3, #48	; 0x30
 800b5a0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b764 <_vfiprintf_r+0x24c>
 800b5a4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b5a8:	f04f 0901 	mov.w	r9, #1
 800b5ac:	4623      	mov	r3, r4
 800b5ae:	469a      	mov	sl, r3
 800b5b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b5b4:	b10a      	cbz	r2, 800b5ba <_vfiprintf_r+0xa2>
 800b5b6:	2a25      	cmp	r2, #37	; 0x25
 800b5b8:	d1f9      	bne.n	800b5ae <_vfiprintf_r+0x96>
 800b5ba:	ebba 0b04 	subs.w	fp, sl, r4
 800b5be:	d00b      	beq.n	800b5d8 <_vfiprintf_r+0xc0>
 800b5c0:	465b      	mov	r3, fp
 800b5c2:	4622      	mov	r2, r4
 800b5c4:	4629      	mov	r1, r5
 800b5c6:	4630      	mov	r0, r6
 800b5c8:	f7ff ff93 	bl	800b4f2 <__sfputs_r>
 800b5cc:	3001      	adds	r0, #1
 800b5ce:	f000 80aa 	beq.w	800b726 <_vfiprintf_r+0x20e>
 800b5d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b5d4:	445a      	add	r2, fp
 800b5d6:	9209      	str	r2, [sp, #36]	; 0x24
 800b5d8:	f89a 3000 	ldrb.w	r3, [sl]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	f000 80a2 	beq.w	800b726 <_vfiprintf_r+0x20e>
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	f04f 32ff 	mov.w	r2, #4294967295
 800b5e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5ec:	f10a 0a01 	add.w	sl, sl, #1
 800b5f0:	9304      	str	r3, [sp, #16]
 800b5f2:	9307      	str	r3, [sp, #28]
 800b5f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b5f8:	931a      	str	r3, [sp, #104]	; 0x68
 800b5fa:	4654      	mov	r4, sl
 800b5fc:	2205      	movs	r2, #5
 800b5fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b602:	4858      	ldr	r0, [pc, #352]	; (800b764 <_vfiprintf_r+0x24c>)
 800b604:	f7f4 fdec 	bl	80001e0 <memchr>
 800b608:	9a04      	ldr	r2, [sp, #16]
 800b60a:	b9d8      	cbnz	r0, 800b644 <_vfiprintf_r+0x12c>
 800b60c:	06d1      	lsls	r1, r2, #27
 800b60e:	bf44      	itt	mi
 800b610:	2320      	movmi	r3, #32
 800b612:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b616:	0713      	lsls	r3, r2, #28
 800b618:	bf44      	itt	mi
 800b61a:	232b      	movmi	r3, #43	; 0x2b
 800b61c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b620:	f89a 3000 	ldrb.w	r3, [sl]
 800b624:	2b2a      	cmp	r3, #42	; 0x2a
 800b626:	d015      	beq.n	800b654 <_vfiprintf_r+0x13c>
 800b628:	9a07      	ldr	r2, [sp, #28]
 800b62a:	4654      	mov	r4, sl
 800b62c:	2000      	movs	r0, #0
 800b62e:	f04f 0c0a 	mov.w	ip, #10
 800b632:	4621      	mov	r1, r4
 800b634:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b638:	3b30      	subs	r3, #48	; 0x30
 800b63a:	2b09      	cmp	r3, #9
 800b63c:	d94e      	bls.n	800b6dc <_vfiprintf_r+0x1c4>
 800b63e:	b1b0      	cbz	r0, 800b66e <_vfiprintf_r+0x156>
 800b640:	9207      	str	r2, [sp, #28]
 800b642:	e014      	b.n	800b66e <_vfiprintf_r+0x156>
 800b644:	eba0 0308 	sub.w	r3, r0, r8
 800b648:	fa09 f303 	lsl.w	r3, r9, r3
 800b64c:	4313      	orrs	r3, r2
 800b64e:	9304      	str	r3, [sp, #16]
 800b650:	46a2      	mov	sl, r4
 800b652:	e7d2      	b.n	800b5fa <_vfiprintf_r+0xe2>
 800b654:	9b03      	ldr	r3, [sp, #12]
 800b656:	1d19      	adds	r1, r3, #4
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	9103      	str	r1, [sp, #12]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	bfbb      	ittet	lt
 800b660:	425b      	neglt	r3, r3
 800b662:	f042 0202 	orrlt.w	r2, r2, #2
 800b666:	9307      	strge	r3, [sp, #28]
 800b668:	9307      	strlt	r3, [sp, #28]
 800b66a:	bfb8      	it	lt
 800b66c:	9204      	strlt	r2, [sp, #16]
 800b66e:	7823      	ldrb	r3, [r4, #0]
 800b670:	2b2e      	cmp	r3, #46	; 0x2e
 800b672:	d10c      	bne.n	800b68e <_vfiprintf_r+0x176>
 800b674:	7863      	ldrb	r3, [r4, #1]
 800b676:	2b2a      	cmp	r3, #42	; 0x2a
 800b678:	d135      	bne.n	800b6e6 <_vfiprintf_r+0x1ce>
 800b67a:	9b03      	ldr	r3, [sp, #12]
 800b67c:	1d1a      	adds	r2, r3, #4
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	9203      	str	r2, [sp, #12]
 800b682:	2b00      	cmp	r3, #0
 800b684:	bfb8      	it	lt
 800b686:	f04f 33ff 	movlt.w	r3, #4294967295
 800b68a:	3402      	adds	r4, #2
 800b68c:	9305      	str	r3, [sp, #20]
 800b68e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b774 <_vfiprintf_r+0x25c>
 800b692:	7821      	ldrb	r1, [r4, #0]
 800b694:	2203      	movs	r2, #3
 800b696:	4650      	mov	r0, sl
 800b698:	f7f4 fda2 	bl	80001e0 <memchr>
 800b69c:	b140      	cbz	r0, 800b6b0 <_vfiprintf_r+0x198>
 800b69e:	2340      	movs	r3, #64	; 0x40
 800b6a0:	eba0 000a 	sub.w	r0, r0, sl
 800b6a4:	fa03 f000 	lsl.w	r0, r3, r0
 800b6a8:	9b04      	ldr	r3, [sp, #16]
 800b6aa:	4303      	orrs	r3, r0
 800b6ac:	3401      	adds	r4, #1
 800b6ae:	9304      	str	r3, [sp, #16]
 800b6b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6b4:	482c      	ldr	r0, [pc, #176]	; (800b768 <_vfiprintf_r+0x250>)
 800b6b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b6ba:	2206      	movs	r2, #6
 800b6bc:	f7f4 fd90 	bl	80001e0 <memchr>
 800b6c0:	2800      	cmp	r0, #0
 800b6c2:	d03f      	beq.n	800b744 <_vfiprintf_r+0x22c>
 800b6c4:	4b29      	ldr	r3, [pc, #164]	; (800b76c <_vfiprintf_r+0x254>)
 800b6c6:	bb1b      	cbnz	r3, 800b710 <_vfiprintf_r+0x1f8>
 800b6c8:	9b03      	ldr	r3, [sp, #12]
 800b6ca:	3307      	adds	r3, #7
 800b6cc:	f023 0307 	bic.w	r3, r3, #7
 800b6d0:	3308      	adds	r3, #8
 800b6d2:	9303      	str	r3, [sp, #12]
 800b6d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6d6:	443b      	add	r3, r7
 800b6d8:	9309      	str	r3, [sp, #36]	; 0x24
 800b6da:	e767      	b.n	800b5ac <_vfiprintf_r+0x94>
 800b6dc:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6e0:	460c      	mov	r4, r1
 800b6e2:	2001      	movs	r0, #1
 800b6e4:	e7a5      	b.n	800b632 <_vfiprintf_r+0x11a>
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	3401      	adds	r4, #1
 800b6ea:	9305      	str	r3, [sp, #20]
 800b6ec:	4619      	mov	r1, r3
 800b6ee:	f04f 0c0a 	mov.w	ip, #10
 800b6f2:	4620      	mov	r0, r4
 800b6f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6f8:	3a30      	subs	r2, #48	; 0x30
 800b6fa:	2a09      	cmp	r2, #9
 800b6fc:	d903      	bls.n	800b706 <_vfiprintf_r+0x1ee>
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d0c5      	beq.n	800b68e <_vfiprintf_r+0x176>
 800b702:	9105      	str	r1, [sp, #20]
 800b704:	e7c3      	b.n	800b68e <_vfiprintf_r+0x176>
 800b706:	fb0c 2101 	mla	r1, ip, r1, r2
 800b70a:	4604      	mov	r4, r0
 800b70c:	2301      	movs	r3, #1
 800b70e:	e7f0      	b.n	800b6f2 <_vfiprintf_r+0x1da>
 800b710:	ab03      	add	r3, sp, #12
 800b712:	9300      	str	r3, [sp, #0]
 800b714:	462a      	mov	r2, r5
 800b716:	4b16      	ldr	r3, [pc, #88]	; (800b770 <_vfiprintf_r+0x258>)
 800b718:	a904      	add	r1, sp, #16
 800b71a:	4630      	mov	r0, r6
 800b71c:	f7fb ffea 	bl	80076f4 <_printf_float>
 800b720:	4607      	mov	r7, r0
 800b722:	1c78      	adds	r0, r7, #1
 800b724:	d1d6      	bne.n	800b6d4 <_vfiprintf_r+0x1bc>
 800b726:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b728:	07d9      	lsls	r1, r3, #31
 800b72a:	d405      	bmi.n	800b738 <_vfiprintf_r+0x220>
 800b72c:	89ab      	ldrh	r3, [r5, #12]
 800b72e:	059a      	lsls	r2, r3, #22
 800b730:	d402      	bmi.n	800b738 <_vfiprintf_r+0x220>
 800b732:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b734:	f7fe ff88 	bl	800a648 <__retarget_lock_release_recursive>
 800b738:	89ab      	ldrh	r3, [r5, #12]
 800b73a:	065b      	lsls	r3, r3, #25
 800b73c:	f53f af12 	bmi.w	800b564 <_vfiprintf_r+0x4c>
 800b740:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b742:	e711      	b.n	800b568 <_vfiprintf_r+0x50>
 800b744:	ab03      	add	r3, sp, #12
 800b746:	9300      	str	r3, [sp, #0]
 800b748:	462a      	mov	r2, r5
 800b74a:	4b09      	ldr	r3, [pc, #36]	; (800b770 <_vfiprintf_r+0x258>)
 800b74c:	a904      	add	r1, sp, #16
 800b74e:	4630      	mov	r0, r6
 800b750:	f7fc fa74 	bl	8007c3c <_printf_i>
 800b754:	e7e4      	b.n	800b720 <_vfiprintf_r+0x208>
 800b756:	bf00      	nop
 800b758:	0800f014 	.word	0x0800f014
 800b75c:	0800f034 	.word	0x0800f034
 800b760:	0800eff4 	.word	0x0800eff4
 800b764:	0800f22c 	.word	0x0800f22c
 800b768:	0800f236 	.word	0x0800f236
 800b76c:	080076f5 	.word	0x080076f5
 800b770:	0800b4f3 	.word	0x0800b4f3
 800b774:	0800f232 	.word	0x0800f232

0800b778 <nan>:
 800b778:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b780 <nan+0x8>
 800b77c:	4770      	bx	lr
 800b77e:	bf00      	nop
 800b780:	00000000 	.word	0x00000000
 800b784:	7ff80000 	.word	0x7ff80000

0800b788 <_sbrk_r>:
 800b788:	b538      	push	{r3, r4, r5, lr}
 800b78a:	4d06      	ldr	r5, [pc, #24]	; (800b7a4 <_sbrk_r+0x1c>)
 800b78c:	2300      	movs	r3, #0
 800b78e:	4604      	mov	r4, r0
 800b790:	4608      	mov	r0, r1
 800b792:	602b      	str	r3, [r5, #0]
 800b794:	f7f6 f8fa 	bl	800198c <_sbrk>
 800b798:	1c43      	adds	r3, r0, #1
 800b79a:	d102      	bne.n	800b7a2 <_sbrk_r+0x1a>
 800b79c:	682b      	ldr	r3, [r5, #0]
 800b79e:	b103      	cbz	r3, 800b7a2 <_sbrk_r+0x1a>
 800b7a0:	6023      	str	r3, [r4, #0]
 800b7a2:	bd38      	pop	{r3, r4, r5, pc}
 800b7a4:	2000437c 	.word	0x2000437c

0800b7a8 <__sread>:
 800b7a8:	b510      	push	{r4, lr}
 800b7aa:	460c      	mov	r4, r1
 800b7ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7b0:	f000 fb02 	bl	800bdb8 <_read_r>
 800b7b4:	2800      	cmp	r0, #0
 800b7b6:	bfab      	itete	ge
 800b7b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b7ba:	89a3      	ldrhlt	r3, [r4, #12]
 800b7bc:	181b      	addge	r3, r3, r0
 800b7be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b7c2:	bfac      	ite	ge
 800b7c4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b7c6:	81a3      	strhlt	r3, [r4, #12]
 800b7c8:	bd10      	pop	{r4, pc}

0800b7ca <__swrite>:
 800b7ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7ce:	461f      	mov	r7, r3
 800b7d0:	898b      	ldrh	r3, [r1, #12]
 800b7d2:	05db      	lsls	r3, r3, #23
 800b7d4:	4605      	mov	r5, r0
 800b7d6:	460c      	mov	r4, r1
 800b7d8:	4616      	mov	r6, r2
 800b7da:	d505      	bpl.n	800b7e8 <__swrite+0x1e>
 800b7dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7e0:	2302      	movs	r3, #2
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	f000 fa1a 	bl	800bc1c <_lseek_r>
 800b7e8:	89a3      	ldrh	r3, [r4, #12]
 800b7ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b7f2:	81a3      	strh	r3, [r4, #12]
 800b7f4:	4632      	mov	r2, r6
 800b7f6:	463b      	mov	r3, r7
 800b7f8:	4628      	mov	r0, r5
 800b7fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7fe:	f000 b88b 	b.w	800b918 <_write_r>

0800b802 <__sseek>:
 800b802:	b510      	push	{r4, lr}
 800b804:	460c      	mov	r4, r1
 800b806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b80a:	f000 fa07 	bl	800bc1c <_lseek_r>
 800b80e:	1c43      	adds	r3, r0, #1
 800b810:	89a3      	ldrh	r3, [r4, #12]
 800b812:	bf15      	itete	ne
 800b814:	6560      	strne	r0, [r4, #84]	; 0x54
 800b816:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b81a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b81e:	81a3      	strheq	r3, [r4, #12]
 800b820:	bf18      	it	ne
 800b822:	81a3      	strhne	r3, [r4, #12]
 800b824:	bd10      	pop	{r4, pc}

0800b826 <__sclose>:
 800b826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b82a:	f000 b913 	b.w	800ba54 <_close_r>

0800b82e <strncmp>:
 800b82e:	b510      	push	{r4, lr}
 800b830:	b17a      	cbz	r2, 800b852 <strncmp+0x24>
 800b832:	4603      	mov	r3, r0
 800b834:	3901      	subs	r1, #1
 800b836:	1884      	adds	r4, r0, r2
 800b838:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b83c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b840:	4290      	cmp	r0, r2
 800b842:	d101      	bne.n	800b848 <strncmp+0x1a>
 800b844:	42a3      	cmp	r3, r4
 800b846:	d101      	bne.n	800b84c <strncmp+0x1e>
 800b848:	1a80      	subs	r0, r0, r2
 800b84a:	bd10      	pop	{r4, pc}
 800b84c:	2800      	cmp	r0, #0
 800b84e:	d1f3      	bne.n	800b838 <strncmp+0xa>
 800b850:	e7fa      	b.n	800b848 <strncmp+0x1a>
 800b852:	4610      	mov	r0, r2
 800b854:	e7f9      	b.n	800b84a <strncmp+0x1c>
	...

0800b858 <__swbuf_r>:
 800b858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b85a:	460e      	mov	r6, r1
 800b85c:	4614      	mov	r4, r2
 800b85e:	4605      	mov	r5, r0
 800b860:	b118      	cbz	r0, 800b86a <__swbuf_r+0x12>
 800b862:	6983      	ldr	r3, [r0, #24]
 800b864:	b90b      	cbnz	r3, 800b86a <__swbuf_r+0x12>
 800b866:	f7fe fadd 	bl	8009e24 <__sinit>
 800b86a:	4b21      	ldr	r3, [pc, #132]	; (800b8f0 <__swbuf_r+0x98>)
 800b86c:	429c      	cmp	r4, r3
 800b86e:	d12b      	bne.n	800b8c8 <__swbuf_r+0x70>
 800b870:	686c      	ldr	r4, [r5, #4]
 800b872:	69a3      	ldr	r3, [r4, #24]
 800b874:	60a3      	str	r3, [r4, #8]
 800b876:	89a3      	ldrh	r3, [r4, #12]
 800b878:	071a      	lsls	r2, r3, #28
 800b87a:	d52f      	bpl.n	800b8dc <__swbuf_r+0x84>
 800b87c:	6923      	ldr	r3, [r4, #16]
 800b87e:	b36b      	cbz	r3, 800b8dc <__swbuf_r+0x84>
 800b880:	6923      	ldr	r3, [r4, #16]
 800b882:	6820      	ldr	r0, [r4, #0]
 800b884:	1ac0      	subs	r0, r0, r3
 800b886:	6963      	ldr	r3, [r4, #20]
 800b888:	b2f6      	uxtb	r6, r6
 800b88a:	4283      	cmp	r3, r0
 800b88c:	4637      	mov	r7, r6
 800b88e:	dc04      	bgt.n	800b89a <__swbuf_r+0x42>
 800b890:	4621      	mov	r1, r4
 800b892:	4628      	mov	r0, r5
 800b894:	f000 f974 	bl	800bb80 <_fflush_r>
 800b898:	bb30      	cbnz	r0, 800b8e8 <__swbuf_r+0x90>
 800b89a:	68a3      	ldr	r3, [r4, #8]
 800b89c:	3b01      	subs	r3, #1
 800b89e:	60a3      	str	r3, [r4, #8]
 800b8a0:	6823      	ldr	r3, [r4, #0]
 800b8a2:	1c5a      	adds	r2, r3, #1
 800b8a4:	6022      	str	r2, [r4, #0]
 800b8a6:	701e      	strb	r6, [r3, #0]
 800b8a8:	6963      	ldr	r3, [r4, #20]
 800b8aa:	3001      	adds	r0, #1
 800b8ac:	4283      	cmp	r3, r0
 800b8ae:	d004      	beq.n	800b8ba <__swbuf_r+0x62>
 800b8b0:	89a3      	ldrh	r3, [r4, #12]
 800b8b2:	07db      	lsls	r3, r3, #31
 800b8b4:	d506      	bpl.n	800b8c4 <__swbuf_r+0x6c>
 800b8b6:	2e0a      	cmp	r6, #10
 800b8b8:	d104      	bne.n	800b8c4 <__swbuf_r+0x6c>
 800b8ba:	4621      	mov	r1, r4
 800b8bc:	4628      	mov	r0, r5
 800b8be:	f000 f95f 	bl	800bb80 <_fflush_r>
 800b8c2:	b988      	cbnz	r0, 800b8e8 <__swbuf_r+0x90>
 800b8c4:	4638      	mov	r0, r7
 800b8c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8c8:	4b0a      	ldr	r3, [pc, #40]	; (800b8f4 <__swbuf_r+0x9c>)
 800b8ca:	429c      	cmp	r4, r3
 800b8cc:	d101      	bne.n	800b8d2 <__swbuf_r+0x7a>
 800b8ce:	68ac      	ldr	r4, [r5, #8]
 800b8d0:	e7cf      	b.n	800b872 <__swbuf_r+0x1a>
 800b8d2:	4b09      	ldr	r3, [pc, #36]	; (800b8f8 <__swbuf_r+0xa0>)
 800b8d4:	429c      	cmp	r4, r3
 800b8d6:	bf08      	it	eq
 800b8d8:	68ec      	ldreq	r4, [r5, #12]
 800b8da:	e7ca      	b.n	800b872 <__swbuf_r+0x1a>
 800b8dc:	4621      	mov	r1, r4
 800b8de:	4628      	mov	r0, r5
 800b8e0:	f000 f82c 	bl	800b93c <__swsetup_r>
 800b8e4:	2800      	cmp	r0, #0
 800b8e6:	d0cb      	beq.n	800b880 <__swbuf_r+0x28>
 800b8e8:	f04f 37ff 	mov.w	r7, #4294967295
 800b8ec:	e7ea      	b.n	800b8c4 <__swbuf_r+0x6c>
 800b8ee:	bf00      	nop
 800b8f0:	0800f014 	.word	0x0800f014
 800b8f4:	0800f034 	.word	0x0800f034
 800b8f8:	0800eff4 	.word	0x0800eff4

0800b8fc <__ascii_wctomb>:
 800b8fc:	b149      	cbz	r1, 800b912 <__ascii_wctomb+0x16>
 800b8fe:	2aff      	cmp	r2, #255	; 0xff
 800b900:	bf85      	ittet	hi
 800b902:	238a      	movhi	r3, #138	; 0x8a
 800b904:	6003      	strhi	r3, [r0, #0]
 800b906:	700a      	strbls	r2, [r1, #0]
 800b908:	f04f 30ff 	movhi.w	r0, #4294967295
 800b90c:	bf98      	it	ls
 800b90e:	2001      	movls	r0, #1
 800b910:	4770      	bx	lr
 800b912:	4608      	mov	r0, r1
 800b914:	4770      	bx	lr
	...

0800b918 <_write_r>:
 800b918:	b538      	push	{r3, r4, r5, lr}
 800b91a:	4d07      	ldr	r5, [pc, #28]	; (800b938 <_write_r+0x20>)
 800b91c:	4604      	mov	r4, r0
 800b91e:	4608      	mov	r0, r1
 800b920:	4611      	mov	r1, r2
 800b922:	2200      	movs	r2, #0
 800b924:	602a      	str	r2, [r5, #0]
 800b926:	461a      	mov	r2, r3
 800b928:	f7f5 ffdf 	bl	80018ea <_write>
 800b92c:	1c43      	adds	r3, r0, #1
 800b92e:	d102      	bne.n	800b936 <_write_r+0x1e>
 800b930:	682b      	ldr	r3, [r5, #0]
 800b932:	b103      	cbz	r3, 800b936 <_write_r+0x1e>
 800b934:	6023      	str	r3, [r4, #0]
 800b936:	bd38      	pop	{r3, r4, r5, pc}
 800b938:	2000437c 	.word	0x2000437c

0800b93c <__swsetup_r>:
 800b93c:	4b32      	ldr	r3, [pc, #200]	; (800ba08 <__swsetup_r+0xcc>)
 800b93e:	b570      	push	{r4, r5, r6, lr}
 800b940:	681d      	ldr	r5, [r3, #0]
 800b942:	4606      	mov	r6, r0
 800b944:	460c      	mov	r4, r1
 800b946:	b125      	cbz	r5, 800b952 <__swsetup_r+0x16>
 800b948:	69ab      	ldr	r3, [r5, #24]
 800b94a:	b913      	cbnz	r3, 800b952 <__swsetup_r+0x16>
 800b94c:	4628      	mov	r0, r5
 800b94e:	f7fe fa69 	bl	8009e24 <__sinit>
 800b952:	4b2e      	ldr	r3, [pc, #184]	; (800ba0c <__swsetup_r+0xd0>)
 800b954:	429c      	cmp	r4, r3
 800b956:	d10f      	bne.n	800b978 <__swsetup_r+0x3c>
 800b958:	686c      	ldr	r4, [r5, #4]
 800b95a:	89a3      	ldrh	r3, [r4, #12]
 800b95c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b960:	0719      	lsls	r1, r3, #28
 800b962:	d42c      	bmi.n	800b9be <__swsetup_r+0x82>
 800b964:	06dd      	lsls	r5, r3, #27
 800b966:	d411      	bmi.n	800b98c <__swsetup_r+0x50>
 800b968:	2309      	movs	r3, #9
 800b96a:	6033      	str	r3, [r6, #0]
 800b96c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b970:	81a3      	strh	r3, [r4, #12]
 800b972:	f04f 30ff 	mov.w	r0, #4294967295
 800b976:	e03e      	b.n	800b9f6 <__swsetup_r+0xba>
 800b978:	4b25      	ldr	r3, [pc, #148]	; (800ba10 <__swsetup_r+0xd4>)
 800b97a:	429c      	cmp	r4, r3
 800b97c:	d101      	bne.n	800b982 <__swsetup_r+0x46>
 800b97e:	68ac      	ldr	r4, [r5, #8]
 800b980:	e7eb      	b.n	800b95a <__swsetup_r+0x1e>
 800b982:	4b24      	ldr	r3, [pc, #144]	; (800ba14 <__swsetup_r+0xd8>)
 800b984:	429c      	cmp	r4, r3
 800b986:	bf08      	it	eq
 800b988:	68ec      	ldreq	r4, [r5, #12]
 800b98a:	e7e6      	b.n	800b95a <__swsetup_r+0x1e>
 800b98c:	0758      	lsls	r0, r3, #29
 800b98e:	d512      	bpl.n	800b9b6 <__swsetup_r+0x7a>
 800b990:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b992:	b141      	cbz	r1, 800b9a6 <__swsetup_r+0x6a>
 800b994:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b998:	4299      	cmp	r1, r3
 800b99a:	d002      	beq.n	800b9a2 <__swsetup_r+0x66>
 800b99c:	4630      	mov	r0, r6
 800b99e:	f7ff fb55 	bl	800b04c <_free_r>
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	6363      	str	r3, [r4, #52]	; 0x34
 800b9a6:	89a3      	ldrh	r3, [r4, #12]
 800b9a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b9ac:	81a3      	strh	r3, [r4, #12]
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	6063      	str	r3, [r4, #4]
 800b9b2:	6923      	ldr	r3, [r4, #16]
 800b9b4:	6023      	str	r3, [r4, #0]
 800b9b6:	89a3      	ldrh	r3, [r4, #12]
 800b9b8:	f043 0308 	orr.w	r3, r3, #8
 800b9bc:	81a3      	strh	r3, [r4, #12]
 800b9be:	6923      	ldr	r3, [r4, #16]
 800b9c0:	b94b      	cbnz	r3, 800b9d6 <__swsetup_r+0x9a>
 800b9c2:	89a3      	ldrh	r3, [r4, #12]
 800b9c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b9c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b9cc:	d003      	beq.n	800b9d6 <__swsetup_r+0x9a>
 800b9ce:	4621      	mov	r1, r4
 800b9d0:	4630      	mov	r0, r6
 800b9d2:	f000 f95b 	bl	800bc8c <__smakebuf_r>
 800b9d6:	89a0      	ldrh	r0, [r4, #12]
 800b9d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b9dc:	f010 0301 	ands.w	r3, r0, #1
 800b9e0:	d00a      	beq.n	800b9f8 <__swsetup_r+0xbc>
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	60a3      	str	r3, [r4, #8]
 800b9e6:	6963      	ldr	r3, [r4, #20]
 800b9e8:	425b      	negs	r3, r3
 800b9ea:	61a3      	str	r3, [r4, #24]
 800b9ec:	6923      	ldr	r3, [r4, #16]
 800b9ee:	b943      	cbnz	r3, 800ba02 <__swsetup_r+0xc6>
 800b9f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b9f4:	d1ba      	bne.n	800b96c <__swsetup_r+0x30>
 800b9f6:	bd70      	pop	{r4, r5, r6, pc}
 800b9f8:	0781      	lsls	r1, r0, #30
 800b9fa:	bf58      	it	pl
 800b9fc:	6963      	ldrpl	r3, [r4, #20]
 800b9fe:	60a3      	str	r3, [r4, #8]
 800ba00:	e7f4      	b.n	800b9ec <__swsetup_r+0xb0>
 800ba02:	2000      	movs	r0, #0
 800ba04:	e7f7      	b.n	800b9f6 <__swsetup_r+0xba>
 800ba06:	bf00      	nop
 800ba08:	2000000c 	.word	0x2000000c
 800ba0c:	0800f014 	.word	0x0800f014
 800ba10:	0800f034 	.word	0x0800f034
 800ba14:	0800eff4 	.word	0x0800eff4

0800ba18 <__assert_func>:
 800ba18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba1a:	4614      	mov	r4, r2
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	4b09      	ldr	r3, [pc, #36]	; (800ba44 <__assert_func+0x2c>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	4605      	mov	r5, r0
 800ba24:	68d8      	ldr	r0, [r3, #12]
 800ba26:	b14c      	cbz	r4, 800ba3c <__assert_func+0x24>
 800ba28:	4b07      	ldr	r3, [pc, #28]	; (800ba48 <__assert_func+0x30>)
 800ba2a:	9100      	str	r1, [sp, #0]
 800ba2c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba30:	4906      	ldr	r1, [pc, #24]	; (800ba4c <__assert_func+0x34>)
 800ba32:	462b      	mov	r3, r5
 800ba34:	f000 f8e0 	bl	800bbf8 <fiprintf>
 800ba38:	f000 f9d0 	bl	800bddc <abort>
 800ba3c:	4b04      	ldr	r3, [pc, #16]	; (800ba50 <__assert_func+0x38>)
 800ba3e:	461c      	mov	r4, r3
 800ba40:	e7f3      	b.n	800ba2a <__assert_func+0x12>
 800ba42:	bf00      	nop
 800ba44:	2000000c 	.word	0x2000000c
 800ba48:	0800f23d 	.word	0x0800f23d
 800ba4c:	0800f24a 	.word	0x0800f24a
 800ba50:	0800f278 	.word	0x0800f278

0800ba54 <_close_r>:
 800ba54:	b538      	push	{r3, r4, r5, lr}
 800ba56:	4d06      	ldr	r5, [pc, #24]	; (800ba70 <_close_r+0x1c>)
 800ba58:	2300      	movs	r3, #0
 800ba5a:	4604      	mov	r4, r0
 800ba5c:	4608      	mov	r0, r1
 800ba5e:	602b      	str	r3, [r5, #0]
 800ba60:	f7f5 ff5f 	bl	8001922 <_close>
 800ba64:	1c43      	adds	r3, r0, #1
 800ba66:	d102      	bne.n	800ba6e <_close_r+0x1a>
 800ba68:	682b      	ldr	r3, [r5, #0]
 800ba6a:	b103      	cbz	r3, 800ba6e <_close_r+0x1a>
 800ba6c:	6023      	str	r3, [r4, #0]
 800ba6e:	bd38      	pop	{r3, r4, r5, pc}
 800ba70:	2000437c 	.word	0x2000437c

0800ba74 <__sflush_r>:
 800ba74:	898a      	ldrh	r2, [r1, #12]
 800ba76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba7a:	4605      	mov	r5, r0
 800ba7c:	0710      	lsls	r0, r2, #28
 800ba7e:	460c      	mov	r4, r1
 800ba80:	d458      	bmi.n	800bb34 <__sflush_r+0xc0>
 800ba82:	684b      	ldr	r3, [r1, #4]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	dc05      	bgt.n	800ba94 <__sflush_r+0x20>
 800ba88:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	dc02      	bgt.n	800ba94 <__sflush_r+0x20>
 800ba8e:	2000      	movs	r0, #0
 800ba90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba94:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ba96:	2e00      	cmp	r6, #0
 800ba98:	d0f9      	beq.n	800ba8e <__sflush_r+0x1a>
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800baa0:	682f      	ldr	r7, [r5, #0]
 800baa2:	602b      	str	r3, [r5, #0]
 800baa4:	d032      	beq.n	800bb0c <__sflush_r+0x98>
 800baa6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800baa8:	89a3      	ldrh	r3, [r4, #12]
 800baaa:	075a      	lsls	r2, r3, #29
 800baac:	d505      	bpl.n	800baba <__sflush_r+0x46>
 800baae:	6863      	ldr	r3, [r4, #4]
 800bab0:	1ac0      	subs	r0, r0, r3
 800bab2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bab4:	b10b      	cbz	r3, 800baba <__sflush_r+0x46>
 800bab6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bab8:	1ac0      	subs	r0, r0, r3
 800baba:	2300      	movs	r3, #0
 800babc:	4602      	mov	r2, r0
 800babe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bac0:	6a21      	ldr	r1, [r4, #32]
 800bac2:	4628      	mov	r0, r5
 800bac4:	47b0      	blx	r6
 800bac6:	1c43      	adds	r3, r0, #1
 800bac8:	89a3      	ldrh	r3, [r4, #12]
 800baca:	d106      	bne.n	800bada <__sflush_r+0x66>
 800bacc:	6829      	ldr	r1, [r5, #0]
 800bace:	291d      	cmp	r1, #29
 800bad0:	d82c      	bhi.n	800bb2c <__sflush_r+0xb8>
 800bad2:	4a2a      	ldr	r2, [pc, #168]	; (800bb7c <__sflush_r+0x108>)
 800bad4:	40ca      	lsrs	r2, r1
 800bad6:	07d6      	lsls	r6, r2, #31
 800bad8:	d528      	bpl.n	800bb2c <__sflush_r+0xb8>
 800bada:	2200      	movs	r2, #0
 800badc:	6062      	str	r2, [r4, #4]
 800bade:	04d9      	lsls	r1, r3, #19
 800bae0:	6922      	ldr	r2, [r4, #16]
 800bae2:	6022      	str	r2, [r4, #0]
 800bae4:	d504      	bpl.n	800baf0 <__sflush_r+0x7c>
 800bae6:	1c42      	adds	r2, r0, #1
 800bae8:	d101      	bne.n	800baee <__sflush_r+0x7a>
 800baea:	682b      	ldr	r3, [r5, #0]
 800baec:	b903      	cbnz	r3, 800baf0 <__sflush_r+0x7c>
 800baee:	6560      	str	r0, [r4, #84]	; 0x54
 800baf0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800baf2:	602f      	str	r7, [r5, #0]
 800baf4:	2900      	cmp	r1, #0
 800baf6:	d0ca      	beq.n	800ba8e <__sflush_r+0x1a>
 800baf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bafc:	4299      	cmp	r1, r3
 800bafe:	d002      	beq.n	800bb06 <__sflush_r+0x92>
 800bb00:	4628      	mov	r0, r5
 800bb02:	f7ff faa3 	bl	800b04c <_free_r>
 800bb06:	2000      	movs	r0, #0
 800bb08:	6360      	str	r0, [r4, #52]	; 0x34
 800bb0a:	e7c1      	b.n	800ba90 <__sflush_r+0x1c>
 800bb0c:	6a21      	ldr	r1, [r4, #32]
 800bb0e:	2301      	movs	r3, #1
 800bb10:	4628      	mov	r0, r5
 800bb12:	47b0      	blx	r6
 800bb14:	1c41      	adds	r1, r0, #1
 800bb16:	d1c7      	bne.n	800baa8 <__sflush_r+0x34>
 800bb18:	682b      	ldr	r3, [r5, #0]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d0c4      	beq.n	800baa8 <__sflush_r+0x34>
 800bb1e:	2b1d      	cmp	r3, #29
 800bb20:	d001      	beq.n	800bb26 <__sflush_r+0xb2>
 800bb22:	2b16      	cmp	r3, #22
 800bb24:	d101      	bne.n	800bb2a <__sflush_r+0xb6>
 800bb26:	602f      	str	r7, [r5, #0]
 800bb28:	e7b1      	b.n	800ba8e <__sflush_r+0x1a>
 800bb2a:	89a3      	ldrh	r3, [r4, #12]
 800bb2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb30:	81a3      	strh	r3, [r4, #12]
 800bb32:	e7ad      	b.n	800ba90 <__sflush_r+0x1c>
 800bb34:	690f      	ldr	r7, [r1, #16]
 800bb36:	2f00      	cmp	r7, #0
 800bb38:	d0a9      	beq.n	800ba8e <__sflush_r+0x1a>
 800bb3a:	0793      	lsls	r3, r2, #30
 800bb3c:	680e      	ldr	r6, [r1, #0]
 800bb3e:	bf08      	it	eq
 800bb40:	694b      	ldreq	r3, [r1, #20]
 800bb42:	600f      	str	r7, [r1, #0]
 800bb44:	bf18      	it	ne
 800bb46:	2300      	movne	r3, #0
 800bb48:	eba6 0807 	sub.w	r8, r6, r7
 800bb4c:	608b      	str	r3, [r1, #8]
 800bb4e:	f1b8 0f00 	cmp.w	r8, #0
 800bb52:	dd9c      	ble.n	800ba8e <__sflush_r+0x1a>
 800bb54:	6a21      	ldr	r1, [r4, #32]
 800bb56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bb58:	4643      	mov	r3, r8
 800bb5a:	463a      	mov	r2, r7
 800bb5c:	4628      	mov	r0, r5
 800bb5e:	47b0      	blx	r6
 800bb60:	2800      	cmp	r0, #0
 800bb62:	dc06      	bgt.n	800bb72 <__sflush_r+0xfe>
 800bb64:	89a3      	ldrh	r3, [r4, #12]
 800bb66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb6a:	81a3      	strh	r3, [r4, #12]
 800bb6c:	f04f 30ff 	mov.w	r0, #4294967295
 800bb70:	e78e      	b.n	800ba90 <__sflush_r+0x1c>
 800bb72:	4407      	add	r7, r0
 800bb74:	eba8 0800 	sub.w	r8, r8, r0
 800bb78:	e7e9      	b.n	800bb4e <__sflush_r+0xda>
 800bb7a:	bf00      	nop
 800bb7c:	20400001 	.word	0x20400001

0800bb80 <_fflush_r>:
 800bb80:	b538      	push	{r3, r4, r5, lr}
 800bb82:	690b      	ldr	r3, [r1, #16]
 800bb84:	4605      	mov	r5, r0
 800bb86:	460c      	mov	r4, r1
 800bb88:	b913      	cbnz	r3, 800bb90 <_fflush_r+0x10>
 800bb8a:	2500      	movs	r5, #0
 800bb8c:	4628      	mov	r0, r5
 800bb8e:	bd38      	pop	{r3, r4, r5, pc}
 800bb90:	b118      	cbz	r0, 800bb9a <_fflush_r+0x1a>
 800bb92:	6983      	ldr	r3, [r0, #24]
 800bb94:	b90b      	cbnz	r3, 800bb9a <_fflush_r+0x1a>
 800bb96:	f7fe f945 	bl	8009e24 <__sinit>
 800bb9a:	4b14      	ldr	r3, [pc, #80]	; (800bbec <_fflush_r+0x6c>)
 800bb9c:	429c      	cmp	r4, r3
 800bb9e:	d11b      	bne.n	800bbd8 <_fflush_r+0x58>
 800bba0:	686c      	ldr	r4, [r5, #4]
 800bba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d0ef      	beq.n	800bb8a <_fflush_r+0xa>
 800bbaa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bbac:	07d0      	lsls	r0, r2, #31
 800bbae:	d404      	bmi.n	800bbba <_fflush_r+0x3a>
 800bbb0:	0599      	lsls	r1, r3, #22
 800bbb2:	d402      	bmi.n	800bbba <_fflush_r+0x3a>
 800bbb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbb6:	f7fe fd46 	bl	800a646 <__retarget_lock_acquire_recursive>
 800bbba:	4628      	mov	r0, r5
 800bbbc:	4621      	mov	r1, r4
 800bbbe:	f7ff ff59 	bl	800ba74 <__sflush_r>
 800bbc2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bbc4:	07da      	lsls	r2, r3, #31
 800bbc6:	4605      	mov	r5, r0
 800bbc8:	d4e0      	bmi.n	800bb8c <_fflush_r+0xc>
 800bbca:	89a3      	ldrh	r3, [r4, #12]
 800bbcc:	059b      	lsls	r3, r3, #22
 800bbce:	d4dd      	bmi.n	800bb8c <_fflush_r+0xc>
 800bbd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbd2:	f7fe fd39 	bl	800a648 <__retarget_lock_release_recursive>
 800bbd6:	e7d9      	b.n	800bb8c <_fflush_r+0xc>
 800bbd8:	4b05      	ldr	r3, [pc, #20]	; (800bbf0 <_fflush_r+0x70>)
 800bbda:	429c      	cmp	r4, r3
 800bbdc:	d101      	bne.n	800bbe2 <_fflush_r+0x62>
 800bbde:	68ac      	ldr	r4, [r5, #8]
 800bbe0:	e7df      	b.n	800bba2 <_fflush_r+0x22>
 800bbe2:	4b04      	ldr	r3, [pc, #16]	; (800bbf4 <_fflush_r+0x74>)
 800bbe4:	429c      	cmp	r4, r3
 800bbe6:	bf08      	it	eq
 800bbe8:	68ec      	ldreq	r4, [r5, #12]
 800bbea:	e7da      	b.n	800bba2 <_fflush_r+0x22>
 800bbec:	0800f014 	.word	0x0800f014
 800bbf0:	0800f034 	.word	0x0800f034
 800bbf4:	0800eff4 	.word	0x0800eff4

0800bbf8 <fiprintf>:
 800bbf8:	b40e      	push	{r1, r2, r3}
 800bbfa:	b503      	push	{r0, r1, lr}
 800bbfc:	4601      	mov	r1, r0
 800bbfe:	ab03      	add	r3, sp, #12
 800bc00:	4805      	ldr	r0, [pc, #20]	; (800bc18 <fiprintf+0x20>)
 800bc02:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc06:	6800      	ldr	r0, [r0, #0]
 800bc08:	9301      	str	r3, [sp, #4]
 800bc0a:	f7ff fc85 	bl	800b518 <_vfiprintf_r>
 800bc0e:	b002      	add	sp, #8
 800bc10:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc14:	b003      	add	sp, #12
 800bc16:	4770      	bx	lr
 800bc18:	2000000c 	.word	0x2000000c

0800bc1c <_lseek_r>:
 800bc1c:	b538      	push	{r3, r4, r5, lr}
 800bc1e:	4d07      	ldr	r5, [pc, #28]	; (800bc3c <_lseek_r+0x20>)
 800bc20:	4604      	mov	r4, r0
 800bc22:	4608      	mov	r0, r1
 800bc24:	4611      	mov	r1, r2
 800bc26:	2200      	movs	r2, #0
 800bc28:	602a      	str	r2, [r5, #0]
 800bc2a:	461a      	mov	r2, r3
 800bc2c:	f7f5 fea0 	bl	8001970 <_lseek>
 800bc30:	1c43      	adds	r3, r0, #1
 800bc32:	d102      	bne.n	800bc3a <_lseek_r+0x1e>
 800bc34:	682b      	ldr	r3, [r5, #0]
 800bc36:	b103      	cbz	r3, 800bc3a <_lseek_r+0x1e>
 800bc38:	6023      	str	r3, [r4, #0]
 800bc3a:	bd38      	pop	{r3, r4, r5, pc}
 800bc3c:	2000437c 	.word	0x2000437c

0800bc40 <__swhatbuf_r>:
 800bc40:	b570      	push	{r4, r5, r6, lr}
 800bc42:	460e      	mov	r6, r1
 800bc44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc48:	2900      	cmp	r1, #0
 800bc4a:	b096      	sub	sp, #88	; 0x58
 800bc4c:	4614      	mov	r4, r2
 800bc4e:	461d      	mov	r5, r3
 800bc50:	da08      	bge.n	800bc64 <__swhatbuf_r+0x24>
 800bc52:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bc56:	2200      	movs	r2, #0
 800bc58:	602a      	str	r2, [r5, #0]
 800bc5a:	061a      	lsls	r2, r3, #24
 800bc5c:	d410      	bmi.n	800bc80 <__swhatbuf_r+0x40>
 800bc5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc62:	e00e      	b.n	800bc82 <__swhatbuf_r+0x42>
 800bc64:	466a      	mov	r2, sp
 800bc66:	f000 f8c1 	bl	800bdec <_fstat_r>
 800bc6a:	2800      	cmp	r0, #0
 800bc6c:	dbf1      	blt.n	800bc52 <__swhatbuf_r+0x12>
 800bc6e:	9a01      	ldr	r2, [sp, #4]
 800bc70:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bc74:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bc78:	425a      	negs	r2, r3
 800bc7a:	415a      	adcs	r2, r3
 800bc7c:	602a      	str	r2, [r5, #0]
 800bc7e:	e7ee      	b.n	800bc5e <__swhatbuf_r+0x1e>
 800bc80:	2340      	movs	r3, #64	; 0x40
 800bc82:	2000      	movs	r0, #0
 800bc84:	6023      	str	r3, [r4, #0]
 800bc86:	b016      	add	sp, #88	; 0x58
 800bc88:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bc8c <__smakebuf_r>:
 800bc8c:	898b      	ldrh	r3, [r1, #12]
 800bc8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bc90:	079d      	lsls	r5, r3, #30
 800bc92:	4606      	mov	r6, r0
 800bc94:	460c      	mov	r4, r1
 800bc96:	d507      	bpl.n	800bca8 <__smakebuf_r+0x1c>
 800bc98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bc9c:	6023      	str	r3, [r4, #0]
 800bc9e:	6123      	str	r3, [r4, #16]
 800bca0:	2301      	movs	r3, #1
 800bca2:	6163      	str	r3, [r4, #20]
 800bca4:	b002      	add	sp, #8
 800bca6:	bd70      	pop	{r4, r5, r6, pc}
 800bca8:	ab01      	add	r3, sp, #4
 800bcaa:	466a      	mov	r2, sp
 800bcac:	f7ff ffc8 	bl	800bc40 <__swhatbuf_r>
 800bcb0:	9900      	ldr	r1, [sp, #0]
 800bcb2:	4605      	mov	r5, r0
 800bcb4:	4630      	mov	r0, r6
 800bcb6:	f7ff fa35 	bl	800b124 <_malloc_r>
 800bcba:	b948      	cbnz	r0, 800bcd0 <__smakebuf_r+0x44>
 800bcbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcc0:	059a      	lsls	r2, r3, #22
 800bcc2:	d4ef      	bmi.n	800bca4 <__smakebuf_r+0x18>
 800bcc4:	f023 0303 	bic.w	r3, r3, #3
 800bcc8:	f043 0302 	orr.w	r3, r3, #2
 800bccc:	81a3      	strh	r3, [r4, #12]
 800bcce:	e7e3      	b.n	800bc98 <__smakebuf_r+0xc>
 800bcd0:	4b0d      	ldr	r3, [pc, #52]	; (800bd08 <__smakebuf_r+0x7c>)
 800bcd2:	62b3      	str	r3, [r6, #40]	; 0x28
 800bcd4:	89a3      	ldrh	r3, [r4, #12]
 800bcd6:	6020      	str	r0, [r4, #0]
 800bcd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcdc:	81a3      	strh	r3, [r4, #12]
 800bcde:	9b00      	ldr	r3, [sp, #0]
 800bce0:	6163      	str	r3, [r4, #20]
 800bce2:	9b01      	ldr	r3, [sp, #4]
 800bce4:	6120      	str	r0, [r4, #16]
 800bce6:	b15b      	cbz	r3, 800bd00 <__smakebuf_r+0x74>
 800bce8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bcec:	4630      	mov	r0, r6
 800bcee:	f000 f88f 	bl	800be10 <_isatty_r>
 800bcf2:	b128      	cbz	r0, 800bd00 <__smakebuf_r+0x74>
 800bcf4:	89a3      	ldrh	r3, [r4, #12]
 800bcf6:	f023 0303 	bic.w	r3, r3, #3
 800bcfa:	f043 0301 	orr.w	r3, r3, #1
 800bcfe:	81a3      	strh	r3, [r4, #12]
 800bd00:	89a0      	ldrh	r0, [r4, #12]
 800bd02:	4305      	orrs	r5, r0
 800bd04:	81a5      	strh	r5, [r4, #12]
 800bd06:	e7cd      	b.n	800bca4 <__smakebuf_r+0x18>
 800bd08:	08009dbd 	.word	0x08009dbd

0800bd0c <memmove>:
 800bd0c:	4288      	cmp	r0, r1
 800bd0e:	b510      	push	{r4, lr}
 800bd10:	eb01 0402 	add.w	r4, r1, r2
 800bd14:	d902      	bls.n	800bd1c <memmove+0x10>
 800bd16:	4284      	cmp	r4, r0
 800bd18:	4623      	mov	r3, r4
 800bd1a:	d807      	bhi.n	800bd2c <memmove+0x20>
 800bd1c:	1e43      	subs	r3, r0, #1
 800bd1e:	42a1      	cmp	r1, r4
 800bd20:	d008      	beq.n	800bd34 <memmove+0x28>
 800bd22:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd26:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd2a:	e7f8      	b.n	800bd1e <memmove+0x12>
 800bd2c:	4402      	add	r2, r0
 800bd2e:	4601      	mov	r1, r0
 800bd30:	428a      	cmp	r2, r1
 800bd32:	d100      	bne.n	800bd36 <memmove+0x2a>
 800bd34:	bd10      	pop	{r4, pc}
 800bd36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd3e:	e7f7      	b.n	800bd30 <memmove+0x24>

0800bd40 <__malloc_lock>:
 800bd40:	4801      	ldr	r0, [pc, #4]	; (800bd48 <__malloc_lock+0x8>)
 800bd42:	f7fe bc80 	b.w	800a646 <__retarget_lock_acquire_recursive>
 800bd46:	bf00      	nop
 800bd48:	20004370 	.word	0x20004370

0800bd4c <__malloc_unlock>:
 800bd4c:	4801      	ldr	r0, [pc, #4]	; (800bd54 <__malloc_unlock+0x8>)
 800bd4e:	f7fe bc7b 	b.w	800a648 <__retarget_lock_release_recursive>
 800bd52:	bf00      	nop
 800bd54:	20004370 	.word	0x20004370

0800bd58 <_realloc_r>:
 800bd58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd5c:	4680      	mov	r8, r0
 800bd5e:	4614      	mov	r4, r2
 800bd60:	460e      	mov	r6, r1
 800bd62:	b921      	cbnz	r1, 800bd6e <_realloc_r+0x16>
 800bd64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd68:	4611      	mov	r1, r2
 800bd6a:	f7ff b9db 	b.w	800b124 <_malloc_r>
 800bd6e:	b92a      	cbnz	r2, 800bd7c <_realloc_r+0x24>
 800bd70:	f7ff f96c 	bl	800b04c <_free_r>
 800bd74:	4625      	mov	r5, r4
 800bd76:	4628      	mov	r0, r5
 800bd78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd7c:	f000 f858 	bl	800be30 <_malloc_usable_size_r>
 800bd80:	4284      	cmp	r4, r0
 800bd82:	4607      	mov	r7, r0
 800bd84:	d802      	bhi.n	800bd8c <_realloc_r+0x34>
 800bd86:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bd8a:	d812      	bhi.n	800bdb2 <_realloc_r+0x5a>
 800bd8c:	4621      	mov	r1, r4
 800bd8e:	4640      	mov	r0, r8
 800bd90:	f7ff f9c8 	bl	800b124 <_malloc_r>
 800bd94:	4605      	mov	r5, r0
 800bd96:	2800      	cmp	r0, #0
 800bd98:	d0ed      	beq.n	800bd76 <_realloc_r+0x1e>
 800bd9a:	42bc      	cmp	r4, r7
 800bd9c:	4622      	mov	r2, r4
 800bd9e:	4631      	mov	r1, r6
 800bda0:	bf28      	it	cs
 800bda2:	463a      	movcs	r2, r7
 800bda4:	f7fe fc6c 	bl	800a680 <memcpy>
 800bda8:	4631      	mov	r1, r6
 800bdaa:	4640      	mov	r0, r8
 800bdac:	f7ff f94e 	bl	800b04c <_free_r>
 800bdb0:	e7e1      	b.n	800bd76 <_realloc_r+0x1e>
 800bdb2:	4635      	mov	r5, r6
 800bdb4:	e7df      	b.n	800bd76 <_realloc_r+0x1e>
	...

0800bdb8 <_read_r>:
 800bdb8:	b538      	push	{r3, r4, r5, lr}
 800bdba:	4d07      	ldr	r5, [pc, #28]	; (800bdd8 <_read_r+0x20>)
 800bdbc:	4604      	mov	r4, r0
 800bdbe:	4608      	mov	r0, r1
 800bdc0:	4611      	mov	r1, r2
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	602a      	str	r2, [r5, #0]
 800bdc6:	461a      	mov	r2, r3
 800bdc8:	f7f5 fd72 	bl	80018b0 <_read>
 800bdcc:	1c43      	adds	r3, r0, #1
 800bdce:	d102      	bne.n	800bdd6 <_read_r+0x1e>
 800bdd0:	682b      	ldr	r3, [r5, #0]
 800bdd2:	b103      	cbz	r3, 800bdd6 <_read_r+0x1e>
 800bdd4:	6023      	str	r3, [r4, #0]
 800bdd6:	bd38      	pop	{r3, r4, r5, pc}
 800bdd8:	2000437c 	.word	0x2000437c

0800bddc <abort>:
 800bddc:	b508      	push	{r3, lr}
 800bdde:	2006      	movs	r0, #6
 800bde0:	f000 f856 	bl	800be90 <raise>
 800bde4:	2001      	movs	r0, #1
 800bde6:	f7f5 fd59 	bl	800189c <_exit>
	...

0800bdec <_fstat_r>:
 800bdec:	b538      	push	{r3, r4, r5, lr}
 800bdee:	4d07      	ldr	r5, [pc, #28]	; (800be0c <_fstat_r+0x20>)
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	4604      	mov	r4, r0
 800bdf4:	4608      	mov	r0, r1
 800bdf6:	4611      	mov	r1, r2
 800bdf8:	602b      	str	r3, [r5, #0]
 800bdfa:	f7f5 fd9e 	bl	800193a <_fstat>
 800bdfe:	1c43      	adds	r3, r0, #1
 800be00:	d102      	bne.n	800be08 <_fstat_r+0x1c>
 800be02:	682b      	ldr	r3, [r5, #0]
 800be04:	b103      	cbz	r3, 800be08 <_fstat_r+0x1c>
 800be06:	6023      	str	r3, [r4, #0]
 800be08:	bd38      	pop	{r3, r4, r5, pc}
 800be0a:	bf00      	nop
 800be0c:	2000437c 	.word	0x2000437c

0800be10 <_isatty_r>:
 800be10:	b538      	push	{r3, r4, r5, lr}
 800be12:	4d06      	ldr	r5, [pc, #24]	; (800be2c <_isatty_r+0x1c>)
 800be14:	2300      	movs	r3, #0
 800be16:	4604      	mov	r4, r0
 800be18:	4608      	mov	r0, r1
 800be1a:	602b      	str	r3, [r5, #0]
 800be1c:	f7f5 fd9d 	bl	800195a <_isatty>
 800be20:	1c43      	adds	r3, r0, #1
 800be22:	d102      	bne.n	800be2a <_isatty_r+0x1a>
 800be24:	682b      	ldr	r3, [r5, #0]
 800be26:	b103      	cbz	r3, 800be2a <_isatty_r+0x1a>
 800be28:	6023      	str	r3, [r4, #0]
 800be2a:	bd38      	pop	{r3, r4, r5, pc}
 800be2c:	2000437c 	.word	0x2000437c

0800be30 <_malloc_usable_size_r>:
 800be30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be34:	1f18      	subs	r0, r3, #4
 800be36:	2b00      	cmp	r3, #0
 800be38:	bfbc      	itt	lt
 800be3a:	580b      	ldrlt	r3, [r1, r0]
 800be3c:	18c0      	addlt	r0, r0, r3
 800be3e:	4770      	bx	lr

0800be40 <_raise_r>:
 800be40:	291f      	cmp	r1, #31
 800be42:	b538      	push	{r3, r4, r5, lr}
 800be44:	4604      	mov	r4, r0
 800be46:	460d      	mov	r5, r1
 800be48:	d904      	bls.n	800be54 <_raise_r+0x14>
 800be4a:	2316      	movs	r3, #22
 800be4c:	6003      	str	r3, [r0, #0]
 800be4e:	f04f 30ff 	mov.w	r0, #4294967295
 800be52:	bd38      	pop	{r3, r4, r5, pc}
 800be54:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800be56:	b112      	cbz	r2, 800be5e <_raise_r+0x1e>
 800be58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be5c:	b94b      	cbnz	r3, 800be72 <_raise_r+0x32>
 800be5e:	4620      	mov	r0, r4
 800be60:	f000 f830 	bl	800bec4 <_getpid_r>
 800be64:	462a      	mov	r2, r5
 800be66:	4601      	mov	r1, r0
 800be68:	4620      	mov	r0, r4
 800be6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be6e:	f000 b817 	b.w	800bea0 <_kill_r>
 800be72:	2b01      	cmp	r3, #1
 800be74:	d00a      	beq.n	800be8c <_raise_r+0x4c>
 800be76:	1c59      	adds	r1, r3, #1
 800be78:	d103      	bne.n	800be82 <_raise_r+0x42>
 800be7a:	2316      	movs	r3, #22
 800be7c:	6003      	str	r3, [r0, #0]
 800be7e:	2001      	movs	r0, #1
 800be80:	e7e7      	b.n	800be52 <_raise_r+0x12>
 800be82:	2400      	movs	r4, #0
 800be84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800be88:	4628      	mov	r0, r5
 800be8a:	4798      	blx	r3
 800be8c:	2000      	movs	r0, #0
 800be8e:	e7e0      	b.n	800be52 <_raise_r+0x12>

0800be90 <raise>:
 800be90:	4b02      	ldr	r3, [pc, #8]	; (800be9c <raise+0xc>)
 800be92:	4601      	mov	r1, r0
 800be94:	6818      	ldr	r0, [r3, #0]
 800be96:	f7ff bfd3 	b.w	800be40 <_raise_r>
 800be9a:	bf00      	nop
 800be9c:	2000000c 	.word	0x2000000c

0800bea0 <_kill_r>:
 800bea0:	b538      	push	{r3, r4, r5, lr}
 800bea2:	4d07      	ldr	r5, [pc, #28]	; (800bec0 <_kill_r+0x20>)
 800bea4:	2300      	movs	r3, #0
 800bea6:	4604      	mov	r4, r0
 800bea8:	4608      	mov	r0, r1
 800beaa:	4611      	mov	r1, r2
 800beac:	602b      	str	r3, [r5, #0]
 800beae:	f7f5 fce5 	bl	800187c <_kill>
 800beb2:	1c43      	adds	r3, r0, #1
 800beb4:	d102      	bne.n	800bebc <_kill_r+0x1c>
 800beb6:	682b      	ldr	r3, [r5, #0]
 800beb8:	b103      	cbz	r3, 800bebc <_kill_r+0x1c>
 800beba:	6023      	str	r3, [r4, #0]
 800bebc:	bd38      	pop	{r3, r4, r5, pc}
 800bebe:	bf00      	nop
 800bec0:	2000437c 	.word	0x2000437c

0800bec4 <_getpid_r>:
 800bec4:	f7f5 bcd2 	b.w	800186c <_getpid>

0800bec8 <sqrtf>:
 800bec8:	b508      	push	{r3, lr}
 800beca:	ed2d 8b02 	vpush	{d8}
 800bece:	eeb0 8a40 	vmov.f32	s16, s0
 800bed2:	f000 f817 	bl	800bf04 <__ieee754_sqrtf>
 800bed6:	eeb4 8a48 	vcmp.f32	s16, s16
 800beda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bede:	d60c      	bvs.n	800befa <sqrtf+0x32>
 800bee0:	eddf 8a07 	vldr	s17, [pc, #28]	; 800bf00 <sqrtf+0x38>
 800bee4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800beec:	d505      	bpl.n	800befa <sqrtf+0x32>
 800beee:	f7fb fb2f 	bl	8007550 <__errno>
 800bef2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bef6:	2321      	movs	r3, #33	; 0x21
 800bef8:	6003      	str	r3, [r0, #0]
 800befa:	ecbd 8b02 	vpop	{d8}
 800befe:	bd08      	pop	{r3, pc}
 800bf00:	00000000 	.word	0x00000000

0800bf04 <__ieee754_sqrtf>:
 800bf04:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bf08:	4770      	bx	lr
	...

0800bf0c <_init>:
 800bf0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf0e:	bf00      	nop
 800bf10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf12:	bc08      	pop	{r3}
 800bf14:	469e      	mov	lr, r3
 800bf16:	4770      	bx	lr

0800bf18 <_fini>:
 800bf18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf1a:	bf00      	nop
 800bf1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bf1e:	bc08      	pop	{r3}
 800bf20:	469e      	mov	lr, r3
 800bf22:	4770      	bx	lr
