<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml hdmi2usb.twx hdmi2usb.ncd -o hdmi2usb.twr hdmi2usb.pcf

</twCmdLine><twDesign>hdmi2usb.ncd</twDesign><twDesignPath>hdmi2usb.ncd</twDesignPath><twPCF>hdmi2usb.pcf</twPCF><twPcfPath>hdmi2usb.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.22 2012-07-09</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clk_BUFGP/IBUFG&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>2090</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>509</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.854</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point edid_master_slave_hack/edidslave/state_FSM_FFd1 (SLICE_X47Y45.A5), 16 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.146</twSlack><twSrc BELType="FF">edid_master_slave_hack/dvi_only</twSrc><twDest BELType="FF">edid_master_slave_hack/edidslave/state_FSM_FFd1</twDest><twTotPathDel>4.765</twTotPathDel><twClkSkew dest = "0.550" src = "0.604">0.054</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid_master_slave_hack/dvi_only</twSrc><twDest BELType='FF'>edid_master_slave_hack/edidslave/state_FSM_FFd1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X39Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y75.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>edid_master_slave_hack/dvi_only</twComp><twBEL>edid_master_slave_hack/dvi_only</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.378</twDelInfo><twComp>edid_master_slave_hack/dvi_only</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidslave/N4</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd3</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd1-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd1-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd3</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd1-In4</twBEL><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>3.534</twRouteDel><twTotDel>4.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>25.8</twPctLog><twPctRoute>74.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.677</twSlack><twSrc BELType="FF">edid_master_slave_hack/edidslave/adr_4</twSrc><twDest BELType="FF">edid_master_slave_hack/edidslave/state_FSM_FFd1</twDest><twTotPathDel>3.275</twTotPathDel><twClkSkew dest = "0.242" src = "0.255">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid_master_slave_hack/edidslave/adr_4</twSrc><twDest BELType='FF'>edid_master_slave_hack/edidslave/state_FSM_FFd1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>edid_master_slave_hack/edidslave/adr&lt;7&gt;</twComp><twBEL>edid_master_slave_hack/edidslave/adr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>edid_master_slave_hack/edidslave/adr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidslave/N4</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd3-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>edid_master_slave_hack/edidslave/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidslave/N4</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd3</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd1-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd1-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd3</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd1-In4</twBEL><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>1.768</twRouteDel><twTotDel>3.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.750</twSlack><twSrc BELType="FF">edid_master_slave_hack/edidslave/adr_2</twSrc><twDest BELType="FF">edid_master_slave_hack/edidslave/state_FSM_FFd1</twDest><twTotPathDel>3.204</twTotPathDel><twClkSkew dest = "0.242" src = "0.253">0.011</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid_master_slave_hack/edidslave/adr_2</twSrc><twDest BELType='FF'>edid_master_slave_hack/edidslave/state_FSM_FFd1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y43.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>edid_master_slave_hack/edidslave/adr&lt;3&gt;</twComp><twBEL>edid_master_slave_hack/edidslave/adr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>edid_master_slave_hack/edidslave/adr&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidslave/N4</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd3-In1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>edid_master_slave_hack/edidslave/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidslave/N4</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd3-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y45.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y45.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd3</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd1-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y45.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd1-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y45.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>edid_master_slave_hack/edidslave/state_FSM_FFd3</twComp><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd1-In4</twBEL><twBEL>edid_master_slave_hack/edidslave/state_FSM_FFd1</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>1.697</twRouteDel><twTotDel>3.204</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="13" iCriticalPaths="0" sType="EndPoint">Paths for end point edid_master_slave_hack/edidmaster/state_FSM_FFd5 (SLICE_X35Y88.C5), 13 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.177</twSlack><twSrc BELType="FF">edid_master_slave_hack/hpda_stable</twSrc><twDest BELType="FF">edid_master_slave_hack/edidmaster/state_FSM_FFd5</twDest><twTotPathDel>4.736</twTotPathDel><twClkSkew dest = "0.448" src = "0.500">0.052</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid_master_slave_hack/hpda_stable</twSrc><twDest BELType='FF'>edid_master_slave_hack/edidmaster/state_FSM_FFd5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X44Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>edid_master_slave_hack/hpda_stable</twComp><twBEL>edid_master_slave_hack/hpda_stable</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.427</twDelInfo><twComp>edid_master_slave_hack/hpda_stable</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/start_reading</twComp><twBEL>edid_master_slave_hack/start_reading1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>edid_master_slave_hack/start_reading</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twComp><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y88.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twComp><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5</twComp><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In9</twBEL><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>3.190</twRouteDel><twTotDel>4.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>32.6</twPctLog><twPctRoute>67.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.065</twSlack><twSrc BELType="FF">edid_master_slave_hack/hpda_stable_q</twSrc><twDest BELType="FF">edid_master_slave_hack/edidmaster/state_FSM_FFd5</twDest><twTotPathDel>3.838</twTotPathDel><twClkSkew dest = "0.448" src = "0.510">0.062</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid_master_slave_hack/hpda_stable_q</twSrc><twDest BELType='FF'>edid_master_slave_hack/edidmaster/state_FSM_FFd5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X40Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>edid_master_slave_hack/hpda_stable_q</twComp><twBEL>edid_master_slave_hack/hpda_stable_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>edid_master_slave_hack/hpda_stable_q</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/start_reading</twComp><twBEL>edid_master_slave_hack/start_reading1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y88.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.295</twDelInfo><twComp>edid_master_slave_hack/start_reading</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twComp><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y88.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twComp><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5</twComp><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In9</twBEL><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>2.331</twRouteDel><twTotDel>3.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>39.3</twPctLog><twPctRoute>60.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.577</twSlack><twSrc BELType="FF">edid_master_slave_hack/edidmaster/bitcount_2</twSrc><twDest BELType="FF">edid_master_slave_hack/edidmaster/state_FSM_FFd5</twDest><twTotPathDel>3.374</twTotPathDel><twClkSkew dest = "0.142" src = "0.156">0.014</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>edid_master_slave_hack/edidmaster/bitcount_2</twSrc><twDest BELType='FF'>edid_master_slave_hack/edidmaster/state_FSM_FFd5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X34Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X34Y90.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>edid_master_slave_hack/edidmaster/bitcount&lt;2&gt;</twComp><twBEL>edid_master_slave_hack/edidmaster/bitcount_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y87.B3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.870</twDelInfo><twComp>edid_master_slave_hack/edidmaster/bitcount&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd4-In2</twComp><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y88.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twComp><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y88.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twComp><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y88.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>edid_master_slave_hack/edidmaster/state_FSM_FFd5</twComp><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5-In9</twBEL><twBEL>edid_master_slave_hack/edidmaster/state_FSM_FFd5</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>1.828</twRouteDel><twTotDel>3.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point dpimref/regData7_2 (SLICE_X5Y93.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.337</twSlack><twSrc BELType="FF">dpimref/stEppCur_FSM_FFd4</twSrc><twDest BELType="FF">dpimref/regData7_2</twDest><twTotPathDel>4.615</twTotPathDel><twClkSkew dest = "0.479" src = "0.492">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dpimref/stEppCur_FSM_FFd4</twSrc><twDest BELType='FF'>dpimref/regData7_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dpimref/stEppCur_FSM_FFd8</twComp><twBEL>dpimref/stEppCur_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y95.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.178</twDelInfo><twComp>dpimref/stEppCur_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dpimref/regEppAdr&lt;3&gt;</twComp><twBEL>dpimref/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dpimref/ctlEppDwr_regEppAdr[3]_AND_460_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>dpimref/regData7&lt;3&gt;</twComp><twBEL>dpimref/regData7_2</twBEL></twPathDel><twLogDel>0.992</twLogDel><twRouteDel>3.623</twRouteDel><twTotDel>4.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.972</twSlack><twSrc BELType="FF">dpimref/regEppAdr_3</twSrc><twDest BELType="FF">dpimref/regData7_2</twDest><twTotPathDel>1.983</twTotPathDel><twClkSkew dest = "0.153" src = "0.163">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dpimref/regEppAdr_3</twSrc><twDest BELType='FF'>dpimref/regData7_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y95.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dpimref/regEppAdr&lt;3&gt;</twComp><twBEL>dpimref/regEppAdr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y95.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.585</twDelInfo><twComp>dpimref/regEppAdr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dpimref/regEppAdr&lt;3&gt;</twComp><twBEL>dpimref/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dpimref/ctlEppDwr_regEppAdr[3]_AND_460_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>dpimref/regData7&lt;3&gt;</twComp><twBEL>dpimref/regData7_2</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>1.030</twRouteDel><twTotDel>1.983</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>48.1</twPctLog><twPctRoute>51.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.093</twSlack><twSrc BELType="FF">dpimref/regEppAdr_1</twSrc><twDest BELType="FF">dpimref/regData7_2</twDest><twTotPathDel>1.862</twTotPathDel><twClkSkew dest = "0.153" src = "0.163">0.010</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dpimref/regEppAdr_1</twSrc><twDest BELType='FF'>dpimref/regData7_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dpimref/regEppAdr&lt;3&gt;</twComp><twBEL>dpimref/regEppAdr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y95.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>dpimref/regEppAdr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y95.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dpimref/regEppAdr&lt;3&gt;</twComp><twBEL>dpimref/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>dpimref/ctlEppDwr_regEppAdr[3]_AND_460_o</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>dpimref/regData7&lt;3&gt;</twComp><twBEL>dpimref/regData7_2</twBEL></twPathDel><twLogDel>0.953</twLogDel><twRouteDel>0.909</twRouteDel><twTotDel>1.862</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>51.2</twPctLog><twPctRoute>48.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: NET &quot;clk_BUFGP/IBUFG&quot; PERIOD = 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point edid_master_slave_hack/edidslave/edidrom/Mram__n0391 (RAMB8_X2Y22.ADDRAWRADDR7), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">edid_master_slave_hack/edidslave/adr_4</twSrc><twDest BELType="RAM">edid_master_slave_hack/edidslave/edidrom/Mram__n0391</twDest><twTotPathDel>0.371</twTotPathDel><twClkSkew dest = "0.076" src = "0.071">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>edid_master_slave_hack/edidslave/adr_4</twSrc><twDest BELType='RAM'>edid_master_slave_hack/edidslave/edidrom/Mram__n0391</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>edid_master_slave_hack/edidslave/adr&lt;7&gt;</twComp><twBEL>edid_master_slave_hack/edidslave/adr_4</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y22.ADDRAWRADDR7</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>edid_master_slave_hack/edidslave/adr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y22.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>edid_master_slave_hack/edidslave/edidrom/Mram__n0391</twComp><twBEL>edid_master_slave_hack/edidslave/edidrom/Mram__n0391</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.237</twRouteDel><twTotDel>0.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point edid_master_slave_hack/debounce_hpd_3 (SLICE_X42Y79.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">edid_master_slave_hack/debounce_hpd_2</twSrc><twDest BELType="FF">edid_master_slave_hack/debounce_hpd_3</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>edid_master_slave_hack/debounce_hpd_2</twSrc><twDest BELType='FF'>edid_master_slave_hack/debounce_hpd_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>edid_master_slave_hack/debounce_hpd&lt;3&gt;</twComp><twBEL>edid_master_slave_hack/debounce_hpd_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>edid_master_slave_hack/debounce_hpd&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y79.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>edid_master_slave_hack/debounce_hpd&lt;3&gt;</twComp><twBEL>edid_master_slave_hack/debounce_hpd_3</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point edid_master_slave_hack/edidslave/edidrom/Mram__n0391 (RAMB8_X2Y22.ADDRAWRADDR3), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">edid_master_slave_hack/edidslave/adr_0</twSrc><twDest BELType="RAM">edid_master_slave_hack/edidslave/edidrom/Mram__n0391</twDest><twTotPathDel>0.398</twTotPathDel><twClkSkew dest = "0.076" src = "0.069">-0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>edid_master_slave_hack/edidslave/adr_0</twSrc><twDest BELType='RAM'>edid_master_slave_hack/edidslave/edidrom/Mram__n0391</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X40Y43.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>edid_master_slave_hack/edidslave/adr&lt;3&gt;</twComp><twBEL>edid_master_slave_hack/edidslave/adr_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y22.ADDRAWRADDR3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>edid_master_slave_hack/edidslave/adr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y22.CLKAWRCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>edid_master_slave_hack/edidslave/edidrom/Mram__n0391</twComp><twBEL>edid_master_slave_hack/edidslave/edidrom/Mram__n0391</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.264</twRouteDel><twTotDel>0.398</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_BUFGP</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clk_BUFGP/IBUFG&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="edid_master_slave_hack/edidslave/edidrom/Mram__n0391/CLKAWRCLK" logResource="edid_master_slave_hack/edidslave/edidrom/Mram__n0391/CLKAWRCLK" locationPin="RAMB8_X2Y22.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="edid_master_slave_hack/edidslave/hdmirom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT/CLKAWRCLK" logResource="edid_master_slave_hack/edidslave/hdmirom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT/CLKAWRCLK" locationPin="RAMB8_X2Y20.CLKAWRCLK" clockNet="clk_BUFGP"/><twPinLimit anchorID="34" type="MINPERIOD" name="Tbcper_I" slack="8.270" period="10.000" constraintValue="10.000" deviceLimit="1.730" freqLimit="578.035" physResource="clk_BUFGP/BUFG/I0" logResource="clk_BUFGP/BUFG/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="clk_BUFGP/IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0" logResource="dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="clk10x"/><twPinLimit anchorID="38" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dvi_demo0/dvi_rx0/rxclk"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" logResource="dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y0.CLKIN1" clockNet="dvi_demo0/dvi_rx0/rxclk"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_ramdo_0 = MAXDELAY FROM TIMEGRP &quot;bramgrp_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;</twConstName><twItemCnt>30</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.157</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db1 (SLICE_X6Y111.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>6.843</twSlack><twSrc BELType="RAM">dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db1</twDest><twTotPathDel>2.706</twTotPathDel><twClkSkew dest = "1.176" src = "1.231">0.055</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X10Y97.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;0&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y111.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.700</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db1</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>1.700</twRouteDel><twTotDel>2.706</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db15 (SLICE_X24Y114.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathFromToDelay"><twSlack>6.850</twSlack><twSrc BELType="RAM">dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db15</twDest><twTotPathDel>2.725</twTotPathDel><twClkSkew dest = "1.203" src = "1.232">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X22Y97.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;12&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y114.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.679</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y114.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;15&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db15</twBEL></twPathDel><twLogDel>1.046</twLogDel><twRouteDel>1.679</twRouteDel><twTotDel>2.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db13 (SLICE_X24Y114.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathFromToDelay"><twSlack>6.879</twSlack><twSrc BELType="RAM">dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db13</twDest><twTotPathDel>2.696</twTotPathDel><twClkSkew dest = "1.203" src = "1.232">0.029</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X22Y97.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.920</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;12&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y114.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.640</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y114.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;15&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db13</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>1.640</twRouteDel><twTotDel>2.696</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ramdo_0 = MAXDELAY FROM TIMEGRP &quot;bramgrp_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;
        TS_DVI_CLOCK0;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db6 (SLICE_X26Y111.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="47"><twSlack>0.399</twSlack><twSrc BELType="RAM">dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db6</twDest><twClkSkew dest = "0.704" src = "0.713">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X26Y113.A</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y111.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db6</twBEL></twPathDel><twLogDel>0.482</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.786</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>61.3</twPctLog><twPctRoute>38.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db21 (SLICE_X7Y117.BX), 1 path
</twPathRptBanner><twRacePath anchorID="48"><twSlack>0.433</twSlack><twSrc BELType="RAM">dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db21</twDest><twClkSkew dest = "0.725" src = "0.710">0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X6Y115.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;22&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>0.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>65.6</twPctLog><twPctRoute>34.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db7 (SLICE_X26Y111.DX), 1 path
</twPathRptBanner><twRacePath anchorID="49"><twSlack>0.456</twSlack><twSrc BELType="RAM">dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db7</twDest><twClkSkew dest = "0.704" src = "0.713">-0.009</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.226" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.396</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclk</twSrcClk><twPathDel><twSite>SLICE_X26Y113.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y111.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y111.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db7</twBEL></twPathDel><twLogDel>0.531</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="50" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_ramra_0 = MAXDELAY FROM TIMEGRP &quot;bramra_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;</twConstName><twItemCnt>120</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>30</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.355</twMaxDel></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db4 (SLICE_X26Y111.AX), 4 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathFromToDelay"><twSlack>4.645</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db4</twDest><twTotPathDel>5.176</twTotPathDel><twClkSkew dest = "0.242" src = "0.251">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.642</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y111.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db4</twBEL></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>4.496</twRouteDel><twTotDel>5.176</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>13.1</twPctLog><twPctRoute>86.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathFromToDelay"><twSlack>4.669</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db4</twDest><twTotPathDel>5.152</twTotPathDel><twClkSkew dest = "0.242" src = "0.251">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.548</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y111.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db4</twBEL></twPathDel><twLogDel>0.750</twLogDel><twRouteDel>4.402</twRouteDel><twTotDel>5.152</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathFromToDelay"><twSlack>4.703</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db4</twDest><twTotPathDel>5.118</twTotPathDel><twClkSkew dest = "0.242" src = "0.251">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.584</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y111.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.854</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db4</twBEL></twPathDel><twLogDel>0.680</twLogDel><twRouteDel>4.438</twRouteDel><twTotDel>5.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db7 (SLICE_X26Y111.DX), 4 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>4.707</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db7</twDest><twTotPathDel>5.114</twTotPathDel><twClkSkew dest = "0.242" src = "0.251">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.786</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y111.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db7</twBEL></twPathDel><twLogDel>0.738</twLogDel><twRouteDel>4.376</twRouteDel><twTotDel>5.114</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>4.969</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db7</twDest><twTotPathDel>4.852</twTotPathDel><twClkSkew dest = "0.242" src = "0.251">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">3.524</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y111.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db7</twBEL></twPathDel><twLogDel>0.738</twLogDel><twRouteDel>4.114</twRouteDel><twTotDel>4.852</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>5.012</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db7</twDest><twTotPathDel>4.809</twTotPathDel><twClkSkew dest = "0.242" src = "0.251">0.009</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y113.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">3.481</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y113.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y111.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.590</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y111.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db7</twBEL></twPathDel><twLogDel>0.738</twLogDel><twRouteDel>4.071</twRouteDel><twTotDel>4.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db25 (SLICE_X24Y117.BX), 4 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>4.747</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db25</twDest><twTotPathDel>5.084</twTotPathDel><twClkSkew dest = "0.488" src = "0.487">-0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.B2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">3.043</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y117.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.788</twLogDel><twRouteDel>4.296</twRouteDel><twTotDel>5.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>15.5</twPctLog><twPctRoute>84.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathFromToDelay"><twSlack>4.972</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db25</twDest><twTotPathDel>4.859</twTotPathDel><twClkSkew dest = "0.488" src = "0.487">-0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.748</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y117.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.858</twLogDel><twRouteDel>4.001</twRouteDel><twTotDel>4.859</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>5.028</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db25</twDest><twTotPathDel>4.803</twTotPathDel><twClkSkew dest = "0.488" src = "0.487">-0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db25</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.762</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y106.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;24&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y117.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;27&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db25</twBEL></twPathDel><twLogDel>0.788</twLogDel><twRouteDel>4.015</twRouteDel><twTotDel>4.803</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ramra_0 = MAXDELAY FROM TIMEGRP &quot;bramra_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;
        TS_DVI_CLOCK0;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db21 (SLICE_X7Y117.BX), 4 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="69"><twSlack>1.407</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db21</twDest><twClkSkew dest = "0.224" src = "0.189">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y115.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;22&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>0.994</twRouteDel><twTotDel>1.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="70"><twSlack>1.515</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db21</twDest><twClkSkew dest = "0.224" src = "0.189">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y115.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;22&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.494</twLogDel><twRouteDel>1.056</twRouteDel><twTotDel>1.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="71"><twSlack>1.534</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db21</twDest><twClkSkew dest = "0.224" src = "0.189">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y115.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;22&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db21</twBEL></twPathDel><twLogDel>0.448</twLogDel><twRouteDel>1.121</twRouteDel><twTotDel>1.569</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db22 (SLICE_X7Y117.CX), 4 paths
</twPathRptBanner><twRacePath anchorID="72"><twSlack>1.422</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db22</twDest><twClkSkew dest = "0.224" src = "0.189">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.A5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.633</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;22&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>1.044</twRouteDel><twTotDel>1.457</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="73"><twSlack>1.516</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db22</twDest><twClkSkew dest = "0.224" src = "0.189">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;22&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>1.138</twRouteDel><twTotDel>1.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>26.6</twPctLog><twPctRoute>73.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="74"><twSlack>1.598</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db22</twDest><twClkSkew dest = "0.224" src = "0.189">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.A4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;22&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db22</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>1.174</twRouteDel><twTotDel>1.633</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db20 (SLICE_X7Y117.AX), 4 paths
</twPathRptBanner><twRacePath anchorID="75"><twSlack>1.505</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db20</twDest><twClkSkew dest = "0.224" src = "0.189">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;22&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db20</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>1.127</twRouteDel><twTotDel>1.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="76"><twSlack>1.613</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db20</twDest><twClkSkew dest = "0.224" src = "0.189">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.B4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;22&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db20</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>1.189</twRouteDel><twTotDel>1.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="77"><twSlack>1.632</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_db20</twDest><twClkSkew dest = "0.224" src = "0.189">0.035</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_db20</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y107.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y115.B3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.831</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y115.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y117.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.423</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/dataint&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y117.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/db&lt;22&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_db20</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>1.254</twRouteDel><twTotDel>1.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="78" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_LED_3_OBUF = PERIOD TIMEGRP &quot;LED_3_OBUF&quot; TS_DVI_CLOCK0 HIGH 50%;</twConstName><twItemCnt>14346833</twItemCnt><twErrCntSetup>93</twErrCntSetup><twErrCntEndPt>93</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1988</twEndPtCnt><twPathErrCnt>10302624</twPathErrCnt><twMinPer>12.117</twMinPer></twConstHead><twPathRptBanner iPaths="379245" iCriticalPaths="378960" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/encr/n1d_1 (SLICE_X2Y69.B3), 379245 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.117</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/encr/n1d_1</twDest><twTotPathDel>11.879</twTotPathDel><twClkSkew dest = "1.998" src = "2.141">0.143</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/encr/n1d_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X7Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd0</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.C15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twComp><twBEL>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P10</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>dvi_demo0/Maddsub_n0043</twComp><twBEL>dvi_demo0/Maddsub_n0043</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>dvi_demo0/n0027&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rgb&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmux_tx0_red11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>rgb&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;0&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;21_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;21</twBEL><twBEL>dvi_demo0/dvi_tx0/encr/n1d_1</twBEL></twPathDel><twLogDel>6.928</twLogDel><twRouteDel>4.951</twRouteDel><twTotDel>11.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/tx0_pclk</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.117</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/encr/n1d_1</twDest><twTotPathDel>11.879</twTotPathDel><twClkSkew dest = "1.998" src = "2.141">0.143</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/encr/n1d_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X7Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd0</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.C16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twComp><twBEL>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P10</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>dvi_demo0/Maddsub_n0043</twComp><twBEL>dvi_demo0/Maddsub_n0043</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>dvi_demo0/n0027&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rgb&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmux_tx0_red11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>rgb&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;0&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;21_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;21</twBEL><twBEL>dvi_demo0/dvi_tx0/encr/n1d_1</twBEL></twPathDel><twLogDel>6.928</twLogDel><twRouteDel>4.951</twRouteDel><twTotDel>11.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/tx0_pclk</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.117</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/encr/n1d_1</twDest><twTotPathDel>11.879</twTotPathDel><twClkSkew dest = "1.998" src = "2.141">0.143</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/encr/n1d_1</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X7Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd0</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.C16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twComp><twBEL>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P10</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>dvi_demo0/Maddsub_n0043</twComp><twBEL>dvi_demo0/Maddsub_n0043</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>dvi_demo0/n0027&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rgb&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmux_tx0_red11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y68.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>rgb&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y68.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;0&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;21_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.526</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;21</twBEL><twBEL>dvi_demo0/dvi_tx0/encr/n1d_1</twBEL></twPathDel><twLogDel>6.928</twLogDel><twRouteDel>4.951</twRouteDel><twTotDel>11.879</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/tx0_pclk</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="455094" iCriticalPaths="454752" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/encr/n1d_2 (SLICE_X1Y69.A1), 455094 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.094</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/encr/n1d_2</twDest><twTotPathDel>11.856</twTotPathDel><twClkSkew dest = "1.998" src = "2.141">0.143</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/encr/n1d_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X7Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd0</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.C15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twComp><twBEL>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P11</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>dvi_demo0/Maddsub_n0043</twComp><twBEL>dvi_demo0/Maddsub_n0043</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dvi_demo0/n0027&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rgb&lt;22&gt;</twComp><twBEL>dvi_demo0/Mmux_tx0_red21</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>rgb&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/N23</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31</twBEL><twBEL>dvi_demo0/dvi_tx0/encr/n1d_2</twBEL></twPathDel><twLogDel>6.961</twLogDel><twRouteDel>4.895</twRouteDel><twTotDel>11.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/tx0_pclk</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.094</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/encr/n1d_2</twDest><twTotPathDel>11.856</twTotPathDel><twClkSkew dest = "1.998" src = "2.141">0.143</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/encr/n1d_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X7Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd0</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.C16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twComp><twBEL>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P11</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>dvi_demo0/Maddsub_n0043</twComp><twBEL>dvi_demo0/Maddsub_n0043</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dvi_demo0/n0027&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rgb&lt;22&gt;</twComp><twBEL>dvi_demo0/Mmux_tx0_red21</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>rgb&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/N23</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31</twBEL><twBEL>dvi_demo0/dvi_tx0/encr/n1d_2</twBEL></twPathDel><twLogDel>6.961</twLogDel><twRouteDel>4.895</twRouteDel><twTotDel>11.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/tx0_pclk</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.094</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/encr/n1d_2</twDest><twTotPathDel>11.856</twTotPathDel><twClkSkew dest = "1.998" src = "2.141">0.143</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/encr/n1d_2</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X7Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd0</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.C16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twComp><twBEL>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P11</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>dvi_demo0/Maddsub_n0043</twComp><twBEL>dvi_demo0/Maddsub_n0043</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y68.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>dvi_demo0/n0027&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y68.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rgb&lt;22&gt;</twComp><twBEL>dvi_demo0/Mmux_tx0_red21</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>rgb&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y69.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y69.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/N23</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor&lt;0&gt;31</twBEL><twBEL>dvi_demo0/dvi_tx0/encr/n1d_2</twBEL></twPathDel><twLogDel>6.961</twLogDel><twRouteDel>4.895</twRouteDel><twTotDel>11.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/tx0_pclk</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="303396" iCriticalPaths="302592" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/encr/n1d_3 (SLICE_X1Y69.C3), 303396 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.869</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/encr/n1d_3</twDest><twTotPathDel>11.631</twTotPathDel><twClkSkew dest = "1.998" src = "2.141">0.143</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/encr/n1d_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X7Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd0</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.C15</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twComp><twBEL>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P10</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>dvi_demo0/Maddsub_n0043</twComp><twBEL>dvi_demo0/Maddsub_n0043</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>dvi_demo0/n0027&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rgb&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmux_tx0_red11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>rgb&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y69.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;31</twBEL><twBEL>dvi_demo0/dvi_tx0/encr/n1d_3</twBEL></twPathDel><twLogDel>6.961</twLogDel><twRouteDel>4.670</twRouteDel><twTotDel>11.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/tx0_pclk</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.869</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/encr/n1d_3</twDest><twTotPathDel>11.631</twTotPathDel><twClkSkew dest = "1.998" src = "2.141">0.143</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/encr/n1d_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X7Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd0</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.C16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT9</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twComp><twBEL>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P10</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>dvi_demo0/Maddsub_n0043</twComp><twBEL>dvi_demo0/Maddsub_n0043</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>dvi_demo0/n0027&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rgb&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmux_tx0_red11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>rgb&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y69.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;31</twBEL><twBEL>dvi_demo0/dvi_tx0/encr/n1d_3</twBEL></twPathDel><twLogDel>6.961</twLogDel><twRouteDel>4.670</twRouteDel><twTotDel>11.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/tx0_pclk</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.869</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/encr/n1d_3</twDest><twTotPathDel>11.631</twTotPathDel><twClkSkew dest = "1.998" src = "2.141">0.143</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/dout_3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/encr/n1d_3</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X7Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y61.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/dout_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y61.D3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>dvi_demo0/rx0_red&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y61.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y62.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y62.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy&lt;11&gt;_bdd0</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y62.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y62.COUT</twSite><twDelType>Tdxcy</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y63.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y16.C16</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.575</twDelInfo><twComp>dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y16.PCOUT0</twSite><twDelType>Tdspdo_C_PCOUT</twDelType><twDelInfo twEdge="twRising">2.689</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twComp><twBEL>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y17.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y17.P10</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.264</twDelInfo><twComp>dvi_demo0/Maddsub_n0043</twComp><twBEL>dvi_demo0/Maddsub_n0043</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.037</twDelInfo><twComp>dvi_demo0/n0027&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y70.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>rgb&lt;16&gt;</twComp><twBEL>dvi_demo0/Mmux_tx0_red11</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>rgb&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y69.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y69.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/N11</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y69.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>dvi_demo0/dvi_tx0/encr/n1d&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy&lt;0&gt;31</twBEL><twBEL>dvi_demo0/dvi_tx0/encr/n1d_3</twBEL></twPathDel><twLogDel>6.961</twLogDel><twRouteDel>4.670</twRouteDel><twTotDel>11.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/tx0_pclk</twDestClk><twPctLog>59.8</twPctLog><twPctRoute>40.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_LED_3_OBUF = PERIOD TIMEGRP &quot;LED_3_OBUF&quot; TS_DVI_CLOCK0 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP (SLICE_X34Y68.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.200</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/rawword_9</twSrc><twDest BELType="RAM">dvi_demo0/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.463</twTotPathDel><twClkSkew dest = "1.067" src = "1.019">-0.048</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/rawword_9</twSrc><twDest BELType='RAM'>dvi_demo0/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X41Y67.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/rawword&lt;9&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/rawword_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y68.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.385</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/rawword&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y68.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/cbnd/dpfo_dout&lt;8&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.078</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.463</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/dvi_rx0/pclk</twDestClk><twPctLog>16.8</twPctLog><twPctRoute>83.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X30Y59.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.232</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_g/rawword_0</twSrc><twDest BELType="RAM">dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twTotPathDel>0.498</twTotPathDel><twClkSkew dest = "1.068" src = "1.017">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_g/rawword_0</twSrc><twDest BELType='RAM'>dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X40Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/rawword&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.BI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.298</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y59.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/cbnd/dpfo_dout&lt;0&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP</twBEL></twPathDel><twLogDel>0.200</twLogDel><twRouteDel>0.298</twRouteDel><twTotDel>0.498</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/dvi_rx0/pclk</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (SLICE_X30Y59.DI), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.241</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_g/rawword_0</twSrc><twDest BELType="RAM">dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twDest><twTotPathDel>0.507</twTotPathDel><twClkSkew dest = "1.068" src = "1.017">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_g/rawword_0</twSrc><twDest BELType='RAM'>dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X40Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/rawword&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/rawword_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y59.DI</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.309</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/rawword&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y59.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/cbnd/dpfo_dout&lt;0&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.309</twRouteDel><twTotDel>0.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">dvi_demo0/dvi_rx0/pclk</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: TS_LED_3_OBUF = PERIOD TIMEGRP &quot;LED_3_OBUF&quot; TS_DVI_CLOCK0 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="104" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKOUT0" logResource="dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="dvi_demo0/tx0_pllclk0"/><twPinLimit anchorID="105" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="dvi_demo0/tx0_pclk"/><twPinLimit anchorID="106" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKIN1" logResource="dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="dvi_demo0/tx0_pclk"/></twPinLimitRpt></twConst><twConst anchorID="107" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clk10x = PERIOD TIMEGRP &quot;clk10x&quot; TS_DVI_CLOCK0 * 10 HIGH 50%;</twConstName><twItemCnt>851</twItemCnt><twErrCntSetup>294</twErrCntSetup><twErrCntEndPt>294</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>299</twEndPtCnt><twPathErrCnt>846</twPathErrCnt><twMinPer>4.076</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="4" sType="EndPoint">Paths for end point calc_res/resX_q_12 (SLICE_X8Y31.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.076</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_b/c0</twSrc><twDest BELType="FF">calc_res/resX_q_12</twDest><twTotPathDel>2.390</twTotPathDel><twClkSkew dest = "0.641" src = "2.112">1.471</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_b/c0</twSrc><twDest BELType='FF'>calc_res/resX_q_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y26.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>vsync</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/c0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>reX_1_OBUF</twComp><twBEL>calc_res/_n0069_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>calc_res/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>calc_res/resX_q&lt;15&gt;</twComp><twBEL>calc_res/resX_q_12</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>1.281</twRouteDel><twTotDel>2.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.726</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_b/de</twSrc><twDest BELType="FF">calc_res/resX_q_12</twDest><twTotPathDel>2.034</twTotPathDel><twClkSkew dest = "0.641" src = "2.118">1.477</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_b/de</twSrc><twDest BELType='FF'>calc_res/resX_q_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X9Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rgb_de</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/de</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>rgb_de</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>reX_1_OBUF</twComp><twBEL>calc_res/_n0069_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>calc_res/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>calc_res/resX_q&lt;15&gt;</twComp><twBEL>calc_res/resX_q_12</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>0.995</twRouteDel><twTotDel>2.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.399</twSlack><twSrc BELType="FF">calc_res/hsync_q</twSrc><twDest BELType="FF">calc_res/resX_q_12</twDest><twTotPathDel>2.332</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>calc_res/hsync_q</twSrc><twDest BELType='FF'>calc_res/resX_q_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk10x</twSrcClk><twPathDel><twSite>SLICE_X8Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>calc_res/hsync_q</twComp><twBEL>calc_res/hsync_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>calc_res/hsync_q</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>reX_1_OBUF</twComp><twBEL>calc_res/_n0069_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y31.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>calc_res/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y31.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>calc_res/resX_q&lt;15&gt;</twComp><twBEL>calc_res/resX_q_12</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>1.276</twRouteDel><twTotDel>2.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="4" sType="EndPoint">Paths for end point calc_res/resX_q_0 (SLICE_X8Y28.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.073</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_b/c0</twSrc><twDest BELType="FF">calc_res/resX_q_0</twDest><twTotPathDel>2.383</twTotPathDel><twClkSkew dest = "0.637" src = "2.112">1.475</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_b/c0</twSrc><twDest BELType='FF'>calc_res/resX_q_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y26.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>vsync</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/c0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>hsync</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>reX_1_OBUF</twComp><twBEL>calc_res/_n0069_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>calc_res/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>calc_res/resX_q&lt;3&gt;</twComp><twBEL>calc_res/resX_q_0</twBEL></twPathDel><twLogDel>1.109</twLogDel><twRouteDel>1.274</twRouteDel><twTotDel>2.383</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.723</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_b/de</twSrc><twDest BELType="FF">calc_res/resX_q_0</twDest><twTotPathDel>2.027</twTotPathDel><twClkSkew dest = "0.637" src = "2.118">1.481</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_b/de</twSrc><twDest BELType='FF'>calc_res/resX_q_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X9Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rgb_de</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/de</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>rgb_de</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>reX_1_OBUF</twComp><twBEL>calc_res/_n0069_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>calc_res/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>calc_res/resX_q&lt;3&gt;</twComp><twBEL>calc_res/resX_q_0</twBEL></twPathDel><twLogDel>1.039</twLogDel><twRouteDel>0.988</twRouteDel><twTotDel>2.027</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>51.3</twPctLog><twPctRoute>48.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.396</twSlack><twSrc BELType="FF">calc_res/hsync_q</twSrc><twDest BELType="FF">calc_res/resX_q_0</twDest><twTotPathDel>2.325</twTotPathDel><twClkSkew dest = "0.152" src = "0.156">0.004</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>calc_res/hsync_q</twSrc><twDest BELType='FF'>calc_res/resX_q_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk10x</twSrcClk><twPathDel><twSite>SLICE_X8Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>calc_res/hsync_q</twComp><twBEL>calc_res/hsync_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>calc_res/hsync_q</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>reX_1_OBUF</twComp><twBEL>calc_res/_n0069_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>calc_res/_n0069_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>calc_res/resX_q&lt;3&gt;</twComp><twBEL>calc_res/resX_q_0</twBEL></twPathDel><twLogDel>1.056</twLogDel><twRouteDel>1.269</twRouteDel><twTotDel>2.325</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="4" sType="EndPoint">Paths for end point calc_res/resY_q_9 (SLICE_X7Y28.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.069</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_b/de</twSrc><twDest BELType="FF">calc_res/resY_q_9</twDest><twTotPathDel>2.373</twTotPathDel><twClkSkew dest = "0.637" src = "2.118">1.481</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_b/de</twSrc><twDest BELType='FF'>calc_res/resY_q_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X9Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X9Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>rgb_de</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/de</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>rgb_de</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>calc_res/resY_q&lt;10&gt;</twComp><twBEL>calc_res/_n0066_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>calc_res/_n0066_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>calc_res/resY_q&lt;10&gt;</twComp><twBEL>calc_res/resY_q_9</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>1.360</twRouteDel><twTotDel>2.373</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>42.7</twPctLog><twPctRoute>57.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.692</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_b/c1</twSrc><twDest BELType="FF">calc_res/resY_q_9</twDest><twTotPathDel>2.002</twTotPathDel><twClkSkew dest = "0.637" src = "2.112">1.475</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_b/c1</twSrc><twDest BELType='FF'>calc_res/resY_q_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X7Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>vsync</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/c1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>vsync</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>calc_res/resY_q&lt;10&gt;</twComp><twBEL>calc_res/_n0066_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>calc_res/_n0066_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>calc_res/resY_q&lt;10&gt;</twComp><twBEL>calc_res/resY_q_9</twBEL></twPathDel><twLogDel>1.013</twLogDel><twRouteDel>0.989</twRouteDel><twTotDel>2.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.523</twSlack><twSrc BELType="FF">calc_res/de_q</twSrc><twDest BELType="FF">calc_res/resY_q_9</twDest><twTotPathDel>2.445</twTotPathDel><twClkSkew dest = "0.152" src = "0.163">0.011</twClkSkew><twDelConst>1.000</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.114" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.067</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>calc_res/de_q</twSrc><twDest BELType='FF'>calc_res/resY_q_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X6Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk10x</twSrcClk><twPathDel><twSite>SLICE_X6Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>calc_res/de_q</twComp><twBEL>calc_res/de_q</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>calc_res/de_q</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>calc_res/resY_q&lt;10&gt;</twComp><twBEL>calc_res/_n0066_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y28.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.572</twDelInfo><twComp>calc_res/_n0066_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y28.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>calc_res/resY_q&lt;10&gt;</twComp><twBEL>calc_res/resY_q_9</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>1.376</twRouteDel><twTotDel>2.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk10x = PERIOD TIMEGRP &quot;clk10x&quot; TS_DVI_CLOCK0 * 10 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point calc_res/resX_7 (SLICE_X9Y30.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.452</twSlack><twSrc BELType="FF">calc_res/resX_q_7</twSrc><twDest BELType="FF">calc_res/resX_7</twDest><twTotPathDel>0.455</twTotPathDel><twClkSkew dest = "0.044" src = "0.041">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>calc_res/resX_q_7</twSrc><twDest BELType='FF'>calc_res/resX_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twSrcClk><twPathDel><twSite>SLICE_X8Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>calc_res/resX_q&lt;7&gt;</twComp><twBEL>calc_res/resX_q_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y30.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.196</twDelInfo><twComp>calc_res/resX_q&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>reX_1_OBUF</twComp><twBEL>calc_res/resX_7</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point calc_res/resY_6 (SLICE_X6Y26.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">calc_res/resY_q_6</twSrc><twDest BELType="FF">calc_res/resY_6</twDest><twTotPathDel>0.460</twTotPathDel><twClkSkew dest = "0.036" src = "0.037">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>calc_res/resY_q_6</twSrc><twDest BELType='FF'>calc_res/resY_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twSrcClk><twPathDel><twSite>SLICE_X7Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>calc_res/resY_q&lt;2&gt;</twComp><twBEL>calc_res/resY_q_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.221</twDelInfo><twComp>calc_res/resY_q&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y26.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>reY_6_OBUF</twComp><twBEL>calc_res/resY_6</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.221</twRouteDel><twTotDel>0.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point calc_res/resX_9 (SLICE_X11Y30.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.461</twSlack><twSrc BELType="FF">calc_res/resX_q_9</twSrc><twDest BELType="FF">calc_res/resX_9</twDest><twTotPathDel>0.464</twTotPathDel><twClkSkew dest = "0.076" src = "0.073">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>calc_res/resX_q_9</twSrc><twDest BELType='FF'>calc_res/resX_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twSrcClk><twPathDel><twSite>SLICE_X8Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>calc_res/resX_q&lt;11&gt;</twComp><twBEL>calc_res/resX_q_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y30.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.205</twDelInfo><twComp>calc_res/resX_q&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y30.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>reX_13_OBUF</twComp><twBEL>calc_res/resX_9</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.000">clk10x</twDestClk><twPctLog>55.8</twPctLog><twPctRoute>44.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="132"><twPinLimitBanner>Component Switching Limit Checks: TS_clk10x = PERIOD TIMEGRP &quot;clk10x&quot; TS_DVI_CLOCK0 * 10 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="133" type="MINPERIOD" name="Tcp" slack="0.570" period="1.000" constraintValue="1.000" deviceLimit="0.430" freqLimit="2325.581" physResource="calc_res/resX_q&lt;3&gt;/CLK" logResource="calc_res/resX_q_0/CK" locationPin="SLICE_X8Y28.CLK" clockNet="clk10x"/><twPinLimit anchorID="134" type="MINPERIOD" name="Tcp" slack="0.570" period="1.000" constraintValue="1.000" deviceLimit="0.430" freqLimit="2325.581" physResource="calc_res/resX_q&lt;3&gt;/CLK" logResource="calc_res/resX_q_1/CK" locationPin="SLICE_X8Y28.CLK" clockNet="clk10x"/><twPinLimit anchorID="135" type="MINPERIOD" name="Tcp" slack="0.570" period="1.000" constraintValue="1.000" deviceLimit="0.430" freqLimit="2325.581" physResource="calc_res/resX_q&lt;3&gt;/CLK" logResource="calc_res/resX_q_2/CK" locationPin="SLICE_X8Y28.CLK" clockNet="clk10x"/></twPinLimitRpt></twConst><twConst anchorID="136" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_dvi_demo0_dvi_rx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_demo0_dvi_rx0_pllclk2&quot;         TS_DVI_CLOCK0 * 2 HIGH 50%;</twConstName><twItemCnt>1548</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>542</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.859</twMinPer></twConstHead><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2 (SLICE_X54Y93.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.141</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>3.769</twTotPathDel><twClkSkew dest = "0.154" src = "0.159">0.005</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y91.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd2</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y93.B2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;0&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y93.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.250</twRouteDel><twTotDel>3.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.216</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/des_0/valid_data_d</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>3.697</twTotPathDel><twClkSkew dest = "0.242" src = "0.244">0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/des_0/valid_data_d</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/valid_data_d</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/valid_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y91.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/valid_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y91.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.341</twLogDel><twRouteDel>2.356</twRouteDel><twTotDel>3.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.216</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twTotPathDel>3.702</twTotPathDel><twClkSkew dest = "0.154" src = "0.151">-0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X55Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X55Y88.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.085</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y93.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;0&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y93.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y93.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y93.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y93.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;2&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2</twBEL></twPathDel><twLogDel>1.449</twLogDel><twRouteDel>2.253</twRouteDel><twTotDel>3.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>39.1</twPctLog><twPctRoute>60.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0 (SLICE_X58Y60.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.209</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_b/des_0/incdec_data_d</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0</twDest><twTotPathDel>3.702</twTotPathDel><twClkSkew dest = "0.153" src = "0.157">0.004</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_b/des_0/incdec_data_d</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X59Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X59Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/busy_data_d</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/incdec_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/incdec_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/busy_data_d</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.392</twLogDel><twRouteDel>2.310</twRouteDel><twTotDel>3.702</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.470</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0</twDest><twTotPathDel>3.445</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/busy_data_d</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y59.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.409</twLogDel><twRouteDel>2.036</twRouteDel><twTotDel>3.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.478</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0</twDest><twTotPathDel>3.437</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y58.A5</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT&lt;4&gt;3</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv18_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y59.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0</twBEL></twPathDel><twLogDel>1.411</twLogDel><twRouteDel>2.026</twRouteDel><twTotDel>3.437</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="31" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4 (SLICE_X57Y44.CE), 31 paths
</twPathRptBanner><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.220</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_g/des_0/incdec_data_d</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>3.643</twTotPathDel><twClkSkew dest = "0.457" src = "0.509">0.052</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_g/des_0/incdec_data_d</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X56Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X56Y50.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/incdec_data_d</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/incdec_data_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.D5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/incdec_data_d</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>2.151</twRouteDel><twTotDel>3.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>41.0</twPctLog><twPctRoute>59.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.301</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>3.601</twTotPathDel><twClkSkew dest = "0.241" src = "0.254">0.013</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_3</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X58Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.453</twLogDel><twRouteDel>2.148</twRouteDel><twTotDel>3.601</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.317</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_1</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twTotPathDel>3.588</twTotPathDel><twClkSkew dest = "0.152" src = "0.162">0.010</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.155" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.085</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_1</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X57Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X57Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;1&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.773</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv14</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv18</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv17</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv19</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y44.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y44.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter&lt;4&gt;</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4</twBEL></twPathDel><twLogDel>1.436</twLogDel><twRouteDel>2.152</twRouteDel><twTotDel>3.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dvi_demo0_dvi_rx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_demo0_dvi_rx0_pllclk2&quot;
        TS_DVI_CLOCK0 * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_rx0/dec_r/flipgearx2 (SLICE_X44Y67.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.235</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_r/flipgearx2</twDest><twTotPathDel>0.499</twTotPathDel><twClkSkew dest = "1.068" src = "1.019">-0.049</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_r/phsalgn_0/flipgear</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_r/flipgearx2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclk</twSrcClk><twPathDel><twSite>SLICE_X42Y66.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/flipgear</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/phsalgn_0/flipgear</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y67.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.258</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/flipgear</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y67.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.041</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_r/flipgearx2</twComp><twBEL>dvi_demo0/dvi_rx0/dec_r/flipgearx2</twBEL></twPathDel><twLogDel>0.241</twLogDel><twRouteDel>0.258</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd3 (SLICE_X58Y61.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.406</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd2</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd3</twDest><twTotPathDel>0.406</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd2</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X58Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd4</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.085</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd4</twComp><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd3-In1</twBEL><twBEL>dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.085</twRouteDel><twTotDel>0.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>79.1</twPctLog><twPctRoute>20.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_rx0/dec_g/toggle (SLICE_X40Y62.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">dvi_demo0/dvi_rx0/dec_g/toggle</twSrc><twDest BELType="FF">dvi_demo0/dvi_rx0/dec_g/toggle</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_rx0/dec_g/toggle</twSrc><twDest BELType='FF'>dvi_demo0/dvi_rx0/dec_g/toggle</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twSrcClk><twPathDel><twSite>SLICE_X40Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/toggle</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/toggle</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/toggle</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>dvi_demo0/dvi_rx0/dec_g/toggle</twComp><twBEL>dvi_demo0/dvi_rx0/dec_g/toggle_INV_26_o1_INV_0</twBEL><twBEL>dvi_demo0/dvi_rx0/dec_g/toggle</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/dvi_rx0/pclkx2</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="161"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_demo0_dvi_rx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_demo0_dvi_rx0_pllclk2&quot;
        TS_DVI_CLOCK0 * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="162" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="dvi_demo0/dvi_rx0/pclkx2bufg/I0" logResource="dvi_demo0/dvi_rx0/pclkx2bufg/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="dvi_demo0/dvi_rx0/pllclk2"/><twPinLimit anchorID="163" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="dvi_demo0/dvi_rx0/dec_r/des_0/incdec_data_d/CLK" logResource="dvi_demo0/dvi_rx0/dec_r/des_0/incdec_data_d/CK" locationPin="SLICE_X54Y87.CLK" clockNet="dvi_demo0/dvi_rx0/pclkx2"/><twPinLimit anchorID="164" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter&lt;4&gt;/CLK" logResource="dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_4/CK" locationPin="SLICE_X54Y91.CLK" clockNet="dvi_demo0/dvi_rx0/pclkx2"/></twPinLimitRpt></twConst><twConst anchorID="165" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_dvi_demo0_tx0_pllclk0 = PERIOD TIMEGRP &quot;dvi_demo0_tx0_pllclk0&quot;         TS_LED_3_OBUF * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="166"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_demo0_tx0_pllclk0 = PERIOD TIMEGRP &quot;dvi_demo0_tx0_pllclk0&quot;
        TS_LED_3_OBUF * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="167" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_dvi_demo0_tx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_demo0_tx0_pllclk2&quot;         TS_LED_3_OBUF * 2 HIGH 50%;</twConstName><twItemCnt>119</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>119</twEndPtCnt><twPathErrCnt>3</twPathErrCnt><twMinPer>5.069</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/oserdes0/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.069</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_out4</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/oserdes0/oserdes_m</twDest><twTotPathDel>4.896</twTotPathDel><twClkSkew dest = "0.243" src = "0.246">0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_out4</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/oserdes0/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X6Y121.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>dvi_demo0/dvi_tx0/n0011&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_out4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.432</twDelInfo><twComp>dvi_demo0/dvi_tx0/n0011&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>dvi_demo0/dvi_tx0/oserdes0/oserdes_m</twComp><twBEL>dvi_demo0/dvi_tx0/oserdes0/oserdes_m</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>4.432</twRouteDel><twTotDel>4.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>9.5</twPctLog><twPctRoute>90.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.063</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_out1</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/oserdes0/oserdes_s</twDest><twTotPathDel>4.890</twTotPathDel><twClkSkew dest = "0.243" src = "0.246">0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_out1</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/oserdes0/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X6Y121.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>dvi_demo0/dvi_tx0/n0011&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_out1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.438</twDelInfo><twComp>dvi_demo0/dvi_tx0/n0011&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.036</twDelInfo><twComp>dvi_demo0/dvi_tx0/oserdes0/oserdes_s</twComp><twBEL>dvi_demo0/dvi_tx0/oserdes0/oserdes_s</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>4.438</twRouteDel><twTotDel>4.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>9.2</twPctLog><twPctRoute>90.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.063</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_out2</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/oserdes0/oserdes_s</twDest><twTotPathDel>4.890</twTotPathDel><twClkSkew dest = "0.243" src = "0.246">0.003</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.332" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.170</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_out2</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/oserdes0/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y121.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X6Y121.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>dvi_demo0/dvi_tx0/n0011&lt;7&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_out2</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.476</twDelInfo><twComp>dvi_demo0/dvi_tx0/n0011&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.033</twDelInfo><twComp>dvi_demo0/dvi_tx0/oserdes0/oserdes_s</twComp><twBEL>dvi_demo0/dvi_tx0/oserdes0/oserdes_s</twBEL></twPathDel><twLogDel>0.414</twLogDel><twRouteDel>4.476</twRouteDel><twTotDel>4.890</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>8.5</twPctLog><twPctRoute>91.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dvi_demo0_tx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_demo0_tx0_pllclk2&quot;
        TS_LED_3_OBUF * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 (SLICE_X13Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.287</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_rstp</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twDest><twTotPathDel>0.285</twTotPathDel><twClkSkew dest = "0.038" src = "0.040">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_rstp</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/rstp</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_rstp</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.219</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/rstp</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.132</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra2</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>0.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fdc_ra0 (SLICE_X13Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.288</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_rstp</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twDest><twTotPathDel>0.286</twTotPathDel><twClkSkew dest = "0.038" src = "0.040">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_rstp</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/rstp</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_rstp</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.219</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/rstp</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra0</twBEL></twPathDel><twLogDel>0.067</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>0.286</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 (SLICE_X13Y107.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="178"><twConstPath anchorID="179" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fd_rstp</twSrc><twDest BELType="FF">dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twDest><twTotPathDel>0.289</twTotPathDel><twClkSkew dest = "0.038" src = "0.040">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fd_rstp</twSrc><twDest BELType='FF'>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twSrcClk><twPathDel><twSite>SLICE_X13Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/rstp</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fd_rstp</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y107.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.219</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/rstp</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y107.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>dvi_demo0/dvi_tx0/pixel2x/ra&lt;3&gt;</twComp><twBEL>dvi_demo0/dvi_tx0/pixel2x/fdc_ra1</twBEL></twPathDel><twLogDel>0.070</twLogDel><twRouteDel>0.219</twRouteDel><twTotDel>0.289</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">dvi_demo0/tx0_pclkx2</twDestClk><twPctLog>24.2</twPctLog><twPctRoute>75.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="180"><twPinLimitBanner>Component Switching Limit Checks: TS_dvi_demo0_tx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_demo0_tx0_pllclk2&quot;
        TS_LED_3_OBUF * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="181" type="MINPERIOD" name="Tbcper_I" slack="3.270" period="5.000" constraintValue="5.000" deviceLimit="1.730" freqLimit="578.035" physResource="dvi_demo0/tx0_pclkx2_buf/I0" logResource="dvi_demo0/tx0_pclkx2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dvi_demo0/tx0_pllclk2"/><twPinLimit anchorID="182" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="dvi_demo0/dvi_tx0/pixel2x/db&lt;15&gt;/CLK" logResource="dvi_demo0/dvi_tx0/pixel2x/fd_db12/CK" locationPin="SLICE_X24Y114.CLK" clockNet="dvi_demo0/tx0_pclkx2"/><twPinLimit anchorID="183" type="MINPERIOD" name="Tcp" slack="4.570" period="5.000" constraintValue="5.000" deviceLimit="0.430" freqLimit="2325.581" physResource="dvi_demo0/dvi_tx0/pixel2x/db&lt;15&gt;/CLK" logResource="dvi_demo0/dvi_tx0/pixel2x/fd_db13/CK" locationPin="SLICE_X24Y114.CLK" clockNet="dvi_demo0/tx0_pclkx2"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="184"><twConstRollup name="TS_DVI_CLOCK0" fullName="TS_DVI_CLOCK0 = PERIOD TIMEGRP &quot;DVI_CLOCK0&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="40.760" errors="0" errorRollup="390" items="0" itemsRollup="14349501"/><twConstRollup name="TS_ramdo_0" fullName="TS_ramdo_0 = MAXDELAY FROM TIMEGRP &quot;bramgrp_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="3.157" actualRollup="N/A" errors="0" errorRollup="0" items="30" itemsRollup="0"/><twConstRollup name="TS_ramra_0" fullName="TS_ramra_0 = MAXDELAY FROM TIMEGRP &quot;bramra_0&quot; TO TIMEGRP &quot;fddbgrp_0&quot;         TS_DVI_CLOCK0;" type="child" depth="1" requirement="10.000" prefType="maxdelay" actual="5.355" actualRollup="N/A" errors="0" errorRollup="0" items="120" itemsRollup="0"/><twConstRollup name="TS_LED_3_OBUF" fullName="TS_LED_3_OBUF = PERIOD TIMEGRP &quot;LED_3_OBUF&quot; TS_DVI_CLOCK0 HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="12.117" actualRollup="10.138" errors="93" errorRollup="3" items="14346833" itemsRollup="119"/><twConstRollup name="TS_dvi_demo0_tx0_pllclk0" fullName="TS_dvi_demo0_tx0_pllclk0 = PERIOD TIMEGRP &quot;dvi_demo0_tx0_pllclk0&quot;         TS_LED_3_OBUF * 10 HIGH 50%;" type="child" depth="2" requirement="1.000" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_dvi_demo0_tx0_pllclk2" fullName="TS_dvi_demo0_tx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_demo0_tx0_pllclk2&quot;         TS_LED_3_OBUF * 2 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="5.069" actualRollup="N/A" errors="3" errorRollup="0" items="119" itemsRollup="0"/><twConstRollup name="TS_clk10x" fullName="TS_clk10x = PERIOD TIMEGRP &quot;clk10x&quot; TS_DVI_CLOCK0 * 10 HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="4.076" actualRollup="N/A" errors="294" errorRollup="0" items="851" itemsRollup="0"/><twConstRollup name="TS_dvi_demo0_dvi_rx0_pllclk2" fullName="TS_dvi_demo0_dvi_rx0_pllclk2 = PERIOD TIMEGRP &quot;dvi_demo0_dvi_rx0_pllclk2&quot;         TS_DVI_CLOCK0 * 2 HIGH 50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="3.859" actualRollup="N/A" errors="0" errorRollup="0" items="1548" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="185">3</twUnmetConstCnt><twDataSheet anchorID="186" twNameLen="15"><twClk2SUList anchorID="187" twDestWidth="12"><twDest>RX0_TMDS&lt;3&gt;</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>12.117</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>12.117</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="188" twDestWidth="12"><twDest>RX0_TMDSB&lt;3&gt;</twDest><twClk2SU><twSrc>RX0_TMDS&lt;3&gt;</twSrc><twRiseRise>12.117</twRiseRise></twClk2SU><twClk2SU><twSrc>RX0_TMDSB&lt;3&gt;</twSrc><twRiseRise>12.117</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="189" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>4.854</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="190"><twErrCnt>390</twErrCnt><twScore>558283</twScore><twSetupScore>558283</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>14351591</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5021</twConnCnt></twConstCov><twStats anchorID="191"><twMinPer>12.117</twMinPer><twFootnote number="1" /><twMaxFreq>82.529</twMaxFreq><twMaxFromToDel>5.355</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Oct 12 22:55:14 2012 </twTimestamp></twFoot><twClientInfo anchorID="192"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 216 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
