INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:14:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.057ns  (required time - arrival time)
  Source:                 buffer27/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            fork25/control/generateBlocks[5].regblock/transmitValue_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 1.073ns (19.583%)  route 4.406ns (80.417%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=594, unset)          0.508     0.508    buffer27/clk
    SLICE_X2Y139         FDRE                                         r  buffer27/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y139         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer27/outs_reg[1]/Q
                         net (fo=5, routed)           0.500     1.262    buffer27/buffer27_outs[1]
    SLICE_X1Y138         LUT2 (Prop_lut2_I0_O)        0.043     1.305 r  buffer27/result0_carry_i_7__0/O
                         net (fo=1, routed)           0.000     1.305    cmpi1/S[0]
    SLICE_X1Y138         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.556 r  cmpi1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.556    cmpi1/result0_carry_n_0
    SLICE_X1Y139         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.683 f  cmpi1/result0_carry__0/CO[0]
                         net (fo=36, routed)          0.783     2.466    buffer41/fifo/CO[0]
    SLICE_X4Y135         LUT6 (Prop_lut6_I2_O)        0.130     2.596 f  buffer41/fifo/transmitValue_i_4__2/O
                         net (fo=2, routed)           0.522     3.118    buffer46/fifo/transmitValue_i_2__21
    SLICE_X8Y137         LUT6 (Prop_lut6_I1_O)        0.043     3.161 f  buffer46/fifo/transmitValue_i_3__10/O
                         net (fo=2, routed)           0.622     3.782    buffer21/outputValid_reg_3
    SLICE_X5Y135         LUT2 (Prop_lut2_I1_O)        0.043     3.825 r  buffer21/transmitValue_i_2__21/O
                         net (fo=5, routed)           0.250     4.075    fork25/control/generateBlocks[4].regblock/transmitValue_reg_3
    SLICE_X5Y136         LUT3 (Prop_lut3_I1_O)        0.043     4.118 f  fork25/control/generateBlocks[4].regblock/transmitValue_i_17/O
                         net (fo=1, routed)           0.423     4.541    fork25/control/generateBlocks[3].regblock/transmitValue_i_2_1
    SLICE_X5Y140         LUT6 (Prop_lut6_I3_O)        0.043     4.584 f  fork25/control/generateBlocks[3].regblock/transmitValue_i_9/O
                         net (fo=2, routed)           0.337     4.921    fork25/control/generateBlocks[6].regblock/transmitValue_reg_10
    SLICE_X4Y143         LUT6 (Prop_lut6_I2_O)        0.043     4.964 r  fork25/control/generateBlocks[6].regblock/transmitValue_i_3/O
                         net (fo=16, routed)          0.714     5.678    fork25/control/generateBlocks[5].regblock/transmitValue_reg_4
    SLICE_X7Y136         LUT4 (Prop_lut4_I3_O)        0.053     5.731 r  fork25/control/generateBlocks[5].regblock/transmitValue_i_1__5/O
                         net (fo=1, routed)           0.256     5.987    fork25/control/generateBlocks[5].regblock/transmitValue_i_1__5_n_0
    SLICE_X7Y136         FDSE                                         r  fork25/control/generateBlocks[5].regblock/transmitValue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=594, unset)          0.483    11.183    fork25/control/generateBlocks[5].regblock/clk
    SLICE_X7Y136         FDSE                                         r  fork25/control/generateBlocks[5].regblock/transmitValue_reg/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X7Y136         FDSE (Setup_fdse_C_D)       -0.103    11.044    fork25/control/generateBlocks[5].regblock/transmitValue_reg
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  5.057    




