E:/GitHub/projects/Adders-Verilog/project/carry_select_adder.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/carry_select_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2x1
-- Compiling module mux4x1
-- Compiling module full_adder
-- Compiling module ripple_adder_with_carry
-- Compiling module carrySelectAdder4bit
-- Compiling module carrySelectAdder

Top level modules:
	carrySelectAdder

} {} {}} E:/GitHub/projects/Adders-Verilog/project/mux4x1.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/mux4x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux4x1

Top level modules:
	mux4x1

} {} {}} E:/GitHub/projects/Adders-Verilog/project/carry_select_adder_4bit.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/carry_select_adder_4bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2x1
-- Compiling module mux4x1
-- Compiling module full_adder
-- Compiling module ripple_adder_with_carry
-- Compiling module carrySelectAdder4bit

Top level modules:
	carrySelectAdder4bit

} {} {}} E:/GitHub/projects/Adders-Verilog/project/full_adder.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/full_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder

Top level modules:
	full_adder

} {} {}} E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder_tb.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/CLA&CByAAdder_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module CLAAndCByAAdder_tb

Top level modules:
	CLAAndCByAAdder_tb

} {} {}} E:/GitHub/projects/Adders-Verilog/project/FullAdder.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/FullAdder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FullAdder

Top level modules:
	FullAdder

} {} {}} E:/GitHub/projects/Adders-Verilog/project/CByA32Adder.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/CByA32Adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cbya32bit

Top level modules:
	cbya32bit

} {} {}} E:/GitHub/projects/Adders-Verilog/project/carry_save_adder.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/carry_save_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder
-- Compiling module ripple_adder
-- Compiling module FullAdder
-- Compiling module carrySaveAdder

Top level modules:
	carrySaveAdder

} {} {}} E:/GitHub/projects/Adders-Verilog/project/ripple_adder_with_carry.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/ripple_adder_with_carry.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder
-- Compiling module ripple_adder_with_carry

Top level modules:
	ripple_adder_with_carry

} {} {}} E:/GitHub/projects/Adders-Verilog/project/CLA4Block.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/CLA4Block.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cla4bit

Top level modules:
	cla4bit

} {} {}} E:/GitHub/projects/Adders-Verilog/project/PlusVersion.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/PlusVersion.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PlusVersion

Top level modules:
	PlusVersion

} {} {}} E:/GitHub/projects/Adders-Verilog/project/CByA8Block.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/CByA8Block.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cbya8bit

Top level modules:
	cbya8bit

} {} {}} E:/GitHub/projects/Adders-Verilog/project/ripple_adder.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/ripple_adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder
-- Compiling module ripple_adder

Top level modules:
	ripple_adder

} {} {}} E:/GitHub/projects/Adders-Verilog/project/CLA32Adder.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/CLA32Adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cla32bit

Top level modules:
	cla32bit

} {} {}} E:/GitHub/projects/Adders-Verilog/project/mux2x1.v {1 {vlog -work work -stats=none E:/GitHub/projects/Adders-Verilog/project/mux2x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux2x1

Top level modules:
	mux2x1

} {} {}}
