#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 25 12:32:33 2019
# Process ID: 23987
# Current directory: /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0/partial_led_test_v1_0_project
# Command line: vivado partial_led_test_v1_0_project.xpr
# Log file: /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0/partial_led_test_v1_0_project/vivado.log
# Journal file: /home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0/partial_led_test_v1_0_project/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/alex/.Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project partial_led_test_v1_0_project.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/alex/GitHub/ZyEthCAP/vivadopr/ip_repo'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory '/home/alex/GitHub/ZyEthCAP/vivadopr/zyicap_hw'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0/partial_led_test_v1_0_project/partial_led_test_v1_0_project.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0/partial_led_test_v1_0_project'.)
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/alex/GitHub/ZyEthCAP/vivadopr/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/alex/GitHub/ZyEthCAP/vivadopr/zyicap_hw'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
open_run up_synth_1 -name up_synth_1
Design is defaulting to impl run constrset: up
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 6612.512 ; gain = 486.805 ; free physical = 3812 ; free virtual = 8999
pwd
/home/alex/GitHub/ZyEthCAP/zycap_core/core/vivado/ipcore/partial_led_test_1.0/partial_led_test_v1_0_project
write_checkpoint -force ../../../../../../nicap_extend/checkpoints/up.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/up.dcp' has been generated.
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/up.dcp
open_run down_synth_1 -name down_synth_1
Design is defaulting to impl run constrset: down
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_checkpoint -force ../../../../../../nicap_extend/checkpoints/down.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/down.dcp' has been generated.
/home/alex/GitHub/ZyEthCAP/nicap_extend/checkpoints/down.dcp
