// Seed: 2080464848
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  logic [-1 : -1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd53
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1
  );
  inout tri0 id_1;
  assign id_1 = -1;
  supply1 [-1  -  id_3 : 1] id_6, id_7, id_8;
  wire id_9;
  assign id_6 = 1'h0 == id_5;
endmodule
