<stg><name>demodulationFM</name>


<trans_list>

<trans id="438" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="24" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln225" val="0"/>
</and_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="24" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="25" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="89" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="18" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:0  %p_Val2_1 = alloca i18

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="18" op_0_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:1  %p_Val2_2 = alloca i18

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="18" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:10  %hwin_I_V = alloca [31 x i18], align 4

]]></Node>
<StgValue><ssdm name="hwin_I_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:11  %hwin_Q_V = alloca [31 x i18], align 4

]]></Node>
<StgValue><ssdm name="hwin_Q_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:12  %hwin_Q_V_addr = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:13  store i18 0, i18* %hwin_Q_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:74  store i18 0, i18* %p_Val2_2

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:75  store i18 0, i18* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:14  %hwin_Q_V_addr_1 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:15  store i18 0, i18* %hwin_Q_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:16  %hwin_Q_V_addr_2 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:17  store i18 0, i18* %hwin_Q_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:18  %hwin_Q_V_addr_3 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:19  store i18 0, i18* %hwin_Q_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:20  %hwin_Q_V_addr_4 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_4"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:21  store i18 0, i18* %hwin_Q_V_addr_4, align 16

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:22  %hwin_Q_V_addr_5 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_5"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:23  store i18 0, i18* %hwin_Q_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:24  %hwin_Q_V_addr_6 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_6"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:25  store i18 0, i18* %hwin_Q_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:26  %hwin_Q_V_addr_7 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_7"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:27  store i18 0, i18* %hwin_Q_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:28  %hwin_Q_V_addr_8 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_8"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:29  store i18 0, i18* %hwin_Q_V_addr_8, align 16

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:30  %hwin_Q_V_addr_9 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_9"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:31  store i18 0, i18* %hwin_Q_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:32  %hwin_Q_V_addr_10 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_10"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:33  store i18 0, i18* %hwin_Q_V_addr_10, align 8

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:34  %hwin_Q_V_addr_11 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_11"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:35  store i18 0, i18* %hwin_Q_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:36  %hwin_Q_V_addr_12 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_12"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:37  store i18 0, i18* %hwin_Q_V_addr_12, align 16

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:38  %hwin_Q_V_addr_13 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_13"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:39  store i18 0, i18* %hwin_Q_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:40  %hwin_Q_V_addr_14 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_14"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:41  store i18 0, i18* %hwin_Q_V_addr_14, align 8

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:42  %hwin_Q_V_addr_15 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_15"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:43  store i18 0, i18* %hwin_Q_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:44  %hwin_Q_V_addr_16 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_16"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:45  store i18 0, i18* %hwin_Q_V_addr_16, align 16

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:46  %hwin_Q_V_addr_17 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_17"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:47  store i18 0, i18* %hwin_Q_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:48  %hwin_Q_V_addr_18 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_18"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:49  store i18 0, i18* %hwin_Q_V_addr_18, align 8

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:50  %hwin_Q_V_addr_19 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_19"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:51  store i18 0, i18* %hwin_Q_V_addr_19, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:52  %hwin_Q_V_addr_20 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_20"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:53  store i18 0, i18* %hwin_Q_V_addr_20, align 16

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:54  %hwin_Q_V_addr_21 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_21"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:55  store i18 0, i18* %hwin_Q_V_addr_21, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:56  %hwin_Q_V_addr_22 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_22"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:57  store i18 0, i18* %hwin_Q_V_addr_22, align 8

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:58  %hwin_Q_V_addr_23 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_23"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:59  store i18 0, i18* %hwin_Q_V_addr_23, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:60  %hwin_Q_V_addr_24 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_24"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:61  store i18 0, i18* %hwin_Q_V_addr_24, align 16

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:62  %hwin_Q_V_addr_25 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_25"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:63  store i18 0, i18* %hwin_Q_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:64  %hwin_Q_V_addr_26 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_26"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:65  store i18 0, i18* %hwin_Q_V_addr_26, align 8

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="150" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:66  %hwin_Q_V_addr_27 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_27"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:67  store i18 0, i18* %hwin_Q_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:68  %hwin_Q_V_addr_28 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_28"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:69  store i18 0, i18* %hwin_Q_V_addr_28, align 16

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i18* %y_demod_d_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str43, [1 x i8]* @p_str44, [1 x i8]* @p_str45, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str46, [1 x i8]* @p_str47)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %y_Q_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str36, i32 0, i32 0, [1 x i8]* @p_str37, [1 x i8]* @p_str38, [1 x i8]* @p_str39, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str40, [1 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:4  %empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %y_I_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str31, [1 x i8]* @p_str32, [1 x i8]* @p_str33, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str34, [1 x i8]* @p_str35)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:5  call void (...)* @_ssdm_op_SpecBitsMap(i18* %y_I_V_V), !map !118

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:6  call void (...)* @_ssdm_op_SpecBitsMap(i18* %y_Q_V_V), !map !124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:7  call void (...)* @_ssdm_op_SpecBitsMap(i18* %y_demod_d_V_V), !map !128

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !132

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:9  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @demodulationFM_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:70  %hwin_Q_V_addr_29 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_29"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:71  store i18 0, i18* %hwin_Q_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:72  %hwin_Q_V_addr_30 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_30"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:73  store i18 0, i18* %hwin_Q_V_addr_30, align 8

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit:76  br label %0

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
:0  %value_V_3 = phi i18 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %add_ln176, %HConvH_end ]

]]></Node>
<StgValue><ssdm name="value_V_3"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:1  %l_0 = phi i17 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %l, %HConvH_end ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
:2  %phi_urem = phi i17 [ 0, %_ZNK13ap_fixed_baseILi12ELi5ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit ], [ %select_ln233, %HConvH_end ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="17">
<![CDATA[
:3  %trunc_ln176 = trunc i17 %l_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln176"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:4  %icmp_ln176 = icmp eq i17 %l_0, -31072

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %l = add i17 1, %l_0

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln176, label %15, label %HConvH_begin

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
HConvH_begin:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln177"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
HConvH_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
HConvH_begin:2  %icmp_ln1494 = icmp sgt i18 %value_V_3, 65536

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
HConvH_begin:3  %value_V = add i18 -65536, %value_V_3

]]></Node>
<StgValue><ssdm name="value_V"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
HConvH_begin:4  %value_V_4 = select i1 %icmp_ln1494, i18 %value_V, i18 %value_V_3

]]></Node>
<StgValue><ssdm name="value_V_4"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
HConvH_begin:5  %ret_V = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %value_V_4, i32 8, i32 17)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
HConvH_begin:6  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %value_V_4, i32 17)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="18">
<![CDATA[
HConvH_begin:7  %trunc_ln851 = trunc i18 %value_V_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
HConvH_begin:8  %icmp_ln851 = icmp eq i8 %trunc_ln851, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
HConvH_begin:9  %ret_V_1 = add i10 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
HConvH_begin:10  %select_ln851 = select i1 %icmp_ln851, i10 %ret_V, i10 %ret_V_1

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
HConvH_begin:11  %select_ln850 = select i1 %p_Result_s, i10 %select_ln851, i10 %ret_V

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="10">
<![CDATA[
HConvH_begin:12  %idx_1 = trunc i10 %select_ln850 to i6

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
HConvH_begin:13  %tmp_V_1 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %y_I_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
HConvH_begin:14  %tmp_V_2 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %y_Q_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
HConvH_begin:15  %icmp_ln42 = icmp eq i10 %select_ln850, 256

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
HConvH_begin:16  br i1 %icmp_ln42, label %cos_lookup.exit, label %1

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:0  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln46 = xor i1 %tmp_2, true

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln46 = icmp slt i10 %select_ln850, 65

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %and_ln46 = and i1 %icmp_ln46, %xor_ln46

]]></Node>
<StgValue><ssdm name="and_ln46"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %and_ln46, label %cos_lookup.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="4" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_3 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %select_ln850, i32 6, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln50 = icmp sgt i4 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln50_1 = icmp slt i3 %tmp_5, 1

]]></Node>
<StgValue><ssdm name="icmp_ln50_1"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %and_ln50 = and i1 %icmp_ln50, %icmp_ln50_1

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %and_ln50, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln54 = icmp sgt i3 %tmp_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln54_1 = icmp slt i10 %select_ln850, 192

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %and_ln54 = and i1 %icmp_ln54, %icmp_ln54_1

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %and_ln54, label %5, label %6

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="6">
<![CDATA[
:0  %zext_ln55 = zext i6 %idx_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %cos_lookup.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="6">
<![CDATA[
:0  %zext_ln51 = zext i6 %idx_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %idx = sub i7 -64, %zext_ln51

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="7">
<![CDATA[
:2  %zext_ln51_1 = zext i7 %idx to i10

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %cos_lookup.exit

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln234"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:0  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="10">
<![CDATA[
:1  %trunc_ln59 = trunc i10 %select_ln850 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %sub_ln59 = sub i6 0, %trunc_ln59

]]></Node>
<StgValue><ssdm name="sub_ln59"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:3  %tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln59)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sub_ln59_1 = sub i7 0, %tmp_10

]]></Node>
<StgValue><ssdm name="sub_ln59_1"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:5  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:6  %select_ln59 = select i1 %tmp_7, i7 %sub_ln59_1, i7 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %idx_2 = sub i7 -64, %select_ln59

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="7">
<![CDATA[
:8  %zext_ln59 = zext i7 %idx_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln46" val="0"/>
<literal name="and_ln50" val="0"/>
<literal name="and_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %cos_lookup.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0" op_8_bw="10" op_9_bw="0">
<![CDATA[
cos_lookup.exit:0  %idx_3_i = phi i10 [ %zext_ln51_1, %3 ], [ %zext_ln55, %5 ], [ %zext_ln59, %6 ], [ 0, %HConvH_begin ], [ %select_ln850, %1 ]

]]></Node>
<StgValue><ssdm name="idx_3_i"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="10">
<![CDATA[
cos_lookup.exit:2  %sext_ln1265 = sext i10 %idx_3_i to i64

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
cos_lookup.exit:3  %cos_table_addr = getelementptr [65 x i9]* @cos_table, i64 0, i64 %sext_ln1265

]]></Node>
<StgValue><ssdm name="cos_table_addr"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="7">
<![CDATA[
cos_lookup.exit:4  %p_Val2_9 = load i9* %cos_table_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="229" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="7">
<![CDATA[
cos_lookup.exit:4  %p_Val2_9 = load i9* %cos_table_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
cos_lookup.exit:1  %sign_3_i = phi i1 [ true, %3 ], [ true, %5 ], [ false, %6 ], [ false, %HConvH_begin ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="sign_3_i"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
cos_lookup.exit:5  %sub_ln703 = sub i9 0, %p_Val2_9

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
cos_lookup.exit:6  %p_Val2_10 = select i1 %sign_3_i, i9 %sub_ln703, i9 %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="27" op_0_bw="9">
<![CDATA[
cos_lookup.exit:7  %r_V = sext i9 %p_Val2_10 to i27

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="27" op_0_bw="18">
<![CDATA[
cos_lookup.exit:8  %sext_ln1118 = sext i18 %tmp_V_1 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
cos_lookup.exit:9  %r_V_14 = mul i27 %sext_ln1118, %r_V

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cos_lookup.exit:10  br i1 %icmp_ln42, label %sin_lookup.exit, label %7

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:0  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %xor_ln11 = xor i1 %tmp_11, true

]]></Node>
<StgValue><ssdm name="xor_ln11"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln11 = icmp slt i10 %select_ln850, 65

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %and_ln11 = and i1 %icmp_ln11, %xor_ln11

]]></Node>
<StgValue><ssdm name="and_ln11"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %and_ln11, label %sin_lookup.exit, label %8

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="4" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i10.i32.i32(i10 %select_ln850, i32 6, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln15 = icmp sgt i4 %tmp_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="3" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln15_1 = icmp slt i3 %tmp_13, 1

]]></Node>
<StgValue><ssdm name="icmp_ln15_1"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %and_ln15 = and i1 %icmp_ln15, %icmp_ln15_1

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %and_ln15, label %9, label %10

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_14 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %select_ln850, i32 7, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln19 = icmp sgt i3 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %icmp_ln19_1 = icmp slt i10 %select_ln850, 192

]]></Node>
<StgValue><ssdm name="icmp_ln19_1"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %and_ln19 = and i1 %icmp_ln19, %icmp_ln19_1

]]></Node>
<StgValue><ssdm name="and_ln19"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %and_ln19, label %11, label %12

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:0  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %select_ln850, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="10">
<![CDATA[
:1  %trunc_ln24 = trunc i10 %select_ln850 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %sub_ln24 = sub i6 0, %trunc_ln24

]]></Node>
<StgValue><ssdm name="sub_ln24"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:3  %tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %sub_ln24)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %sub_ln24_1 = sub i7 0, %tmp_16

]]></Node>
<StgValue><ssdm name="sub_ln24_1"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:5  %tmp_8 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 false, i6 %idx_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:6  %select_ln24 = select i1 %tmp_15, i7 %sub_ln24_1, i7 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %idx_4 = sub i7 -64, %select_ln24

]]></Node>
<StgValue><ssdm name="idx_4"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="7">
<![CDATA[
:8  %zext_ln24 = zext i7 %idx_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %sin_lookup.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="6">
<![CDATA[
:0  %zext_ln20 = zext i6 %idx_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="0"/>
<literal name="and_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %sin_lookup.exit

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="6">
<![CDATA[
:0  %zext_ln16 = zext i6 %idx_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %idx_3 = sub i7 -64, %zext_ln16

]]></Node>
<StgValue><ssdm name="idx_3"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="7">
<![CDATA[
:2  %zext_ln16_1 = zext i7 %idx_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln11" val="0"/>
<literal name="and_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %sin_lookup.exit

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0" op_8_bw="10" op_9_bw="0">
<![CDATA[
sin_lookup.exit:0  %idx_3_i9 = phi i10 [ %zext_ln16_1, %9 ], [ %zext_ln20, %11 ], [ %zext_ln24, %12 ], [ 0, %cos_lookup.exit ], [ %select_ln850, %7 ]

]]></Node>
<StgValue><ssdm name="idx_3_i9"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="10">
<![CDATA[
sin_lookup.exit:2  %sext_ln1265_1 = sext i10 %idx_3_i9 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1265_1"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
sin_lookup.exit:3  %sin_table_addr = getelementptr [65 x i9]* @sin_table, i64 0, i64 %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="sin_table_addr"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="7">
<![CDATA[
sin_lookup.exit:4  %p_Val2_11 = load i9* %sin_table_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
sin_lookup.exit:18  %icmp_ln190 = icmp eq i10 %select_ln850, 0

]]></Node>
<StgValue><ssdm name="icmp_ln190"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
sin_lookup.exit:21  %icmp_ln195 = icmp eq i10 %select_ln850, 64

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
sin_lookup.exit:1  %sign_3_i10 = phi i1 [ false, %9 ], [ true, %11 ], [ true, %12 ], [ false, %cos_lookup.exit ], [ false, %7 ]

]]></Node>
<StgValue><ssdm name="sign_3_i10"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="7">
<![CDATA[
sin_lookup.exit:4  %p_Val2_11 = load i9* %sin_table_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
sin_lookup.exit:5  %sub_ln703_1 = sub i9 0, %p_Val2_11

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
sin_lookup.exit:6  %p_Val2_12 = select i1 %sign_3_i10, i9 %sub_ln703_1, i9 %p_Val2_11

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="279" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="27" op_0_bw="9">
<![CDATA[
sin_lookup.exit:7  %r_V_2 = sext i9 %p_Val2_12 to i27

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="280" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="27" op_0_bw="18">
<![CDATA[
sin_lookup.exit:8  %sext_ln1118_1 = sext i18 %tmp_V_2 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
sin_lookup.exit:9  %r_V_15 = mul i27 %r_V_2, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
sin_lookup.exit:10  %add_ln1192 = add i27 %r_V_15, %r_V_14

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="18" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
sin_lookup.exit:11  %tmp_r_V = call i18 @_ssdm_op_PartSelect.i18.i27.i32.i32(i27 %add_ln1192, i32 8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_r_V"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
sin_lookup.exit:12  %r_V_16 = mul i27 %r_V, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
sin_lookup.exit:13  %r_V_17 = mul i27 %r_V_2, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="28" op_0_bw="27">
<![CDATA[
sin_lookup.exit:14  %zext_ln703 = zext i27 %r_V_16 to i28

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="27">
<![CDATA[
sin_lookup.exit:15  %zext_ln703_1 = zext i27 %r_V_17 to i28

]]></Node>
<StgValue><ssdm name="zext_ln703_1"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
sin_lookup.exit:16  %ret_V_7 = sub i28 %zext_ln703, %zext_ln703_1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="18" op_0_bw="18" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
sin_lookup.exit:17  %tmp_i_V = call i18 @_ssdm_op_PartSelect.i18.i28.i32.i32(i28 %ret_V_7, i32 8, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_i_V"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="290" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
sin_lookup.exit:19  %tmp_r_V_2 = sub i18 0, %tmp_r_V

]]></Node>
<StgValue><ssdm name="tmp_r_V_2"/></StgValue>
</operation>

<operation id="291" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
sin_lookup.exit:20  %tmp_i_V_2 = sub i18 0, %tmp_i_V

]]></Node>
<StgValue><ssdm name="tmp_i_V_2"/></StgValue>
</operation>

<operation id="292" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
sin_lookup.exit:22  %tmp_r_V_3 = select i1 %icmp_ln190, i18 %tmp_r_V_2, i18 %tmp_r_V

]]></Node>
<StgValue><ssdm name="tmp_r_V_3"/></StgValue>
</operation>

<operation id="293" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sin_lookup.exit:23  %xor_ln190 = xor i1 %icmp_ln190, true

]]></Node>
<StgValue><ssdm name="xor_ln190"/></StgValue>
</operation>

<operation id="294" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sin_lookup.exit:24  %and_ln195 = and i1 %icmp_ln195, %xor_ln190

]]></Node>
<StgValue><ssdm name="and_ln195"/></StgValue>
</operation>

<operation id="295" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
sin_lookup.exit:25  %tmp_r_V_4 = select i1 %and_ln195, i18 %tmp_r_V_2, i18 %tmp_r_V_3

]]></Node>
<StgValue><ssdm name="tmp_r_V_4"/></StgValue>
</operation>

<operation id="296" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
sin_lookup.exit:26  %tmp_i_V_3 = select i1 %icmp_ln190, i18 %tmp_i_V_2, i18 %tmp_i_V

]]></Node>
<StgValue><ssdm name="tmp_i_V_3"/></StgValue>
</operation>

<operation id="297" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
sin_lookup.exit:27  %tmp_i_V_4 = select i1 %and_ln195, i18 %tmp_i_V_2, i18 %tmp_i_V_3

]]></Node>
<StgValue><ssdm name="tmp_i_V_4"/></StgValue>
</operation>

<operation id="298" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
sin_lookup.exit:28  br label %13

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i18 [ 0, %sin_lookup.exit ], [ %out_val_I_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
:1  %p_Val2_31 = phi i18 [ 0, %sin_lookup.exit ], [ %out_val_Q_V, %_ifconv ]

]]></Node>
<StgValue><ssdm name="p_Val2_31"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2  %i_0 = phi i5 [ 0, %sin_lookup.exit ], [ %i, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %icmp_ln209 = icmp eq i5 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln209, label %14, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:1  %zext_ln210 = zext i5 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln210"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2  %icmp_ln210 = icmp ult i5 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="308" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:3  %zext_ln210_1 = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="zext_ln210_1"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %hwin_I_V_addr = getelementptr [31 x i18]* %hwin_I_V, i64 0, i64 %zext_ln210_1

]]></Node>
<StgValue><ssdm name="hwin_I_V_addr"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="5">
<![CDATA[
_ifconv:5  %hwin_I_V_load = load i18* %hwin_I_V_addr, align 4

]]></Node>
<StgValue><ssdm name="hwin_I_V_load"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %coef_addr = getelementptr [31 x i10]* @coef, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="coef_addr"/></StgValue>
</operation>

<operation id="312" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="5">
<![CDATA[
_ifconv:11  %coef_load = load i10* %coef_addr, align 2

]]></Node>
<StgValue><ssdm name="coef_load"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %hwin_Q_V_addr_31 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 %zext_ln210_1

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_31"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="5">
<![CDATA[
_ifconv:19  %hwin_Q_V_load = load i18* %hwin_Q_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="hwin_Q_V_load"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln219 = icmp eq i3 %trunc_ln176, 0

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln219, label %_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101, label %HConvH_end

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101:0  %p_Val2_1_load = load i18* %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_1_load"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101:1  %p_Val2_2_load = load i18* %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_2_load"/></StgValue>
</operation>

<operation id="319" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101:2  %dii_V = sub i18 %p_Val2_s, %p_Val2_1_load

]]></Node>
<StgValue><ssdm name="dii_V"/></StgValue>
</operation>

<operation id="320" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101:3  %dqq_V = sub i18 %p_Val2_31, %p_Val2_2_load

]]></Node>
<StgValue><ssdm name="dqq_V"/></StgValue>
</operation>

<operation id="321" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="17">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101:4  %trunc_ln225 = trunc i17 %phi_urem to i7

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="322" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101:5  %icmp_ln225 = icmp eq i7 %trunc_ln225, 0

]]></Node>
<StgValue><ssdm name="icmp_ln225"/></StgValue>
</operation>

<operation id="323" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101:6  br i1 %icmp_ln225, label %_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41, label %_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln225"/></StgValue>
</operation>

<operation id="324" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="36" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:0  %r_V_8 = sext i18 %p_Val2_s to i36

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="325" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="36" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:1  %sext_ln1118_2 = sext i18 %dqq_V to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="326" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:2  %r_V_20 = mul nsw i36 %r_V_8, %sext_ln1118_2

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
<literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:7  %r_V_22 = mul nsw i36 %r_V_8, %r_V_8

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="328" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln209"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="5">
<![CDATA[
_ifconv:5  %hwin_I_V_load = load i18* %hwin_I_V_addr, align 4

]]></Node>
<StgValue><ssdm name="hwin_I_V_load"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:6  %select_ln210 = select i1 %icmp_ln210, i18 %hwin_I_V_load, i18 %tmp_r_V_4

]]></Node>
<StgValue><ssdm name="select_ln210"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %hwin_I_V_addr_1 = getelementptr [31 x i18]* %hwin_I_V, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="hwin_I_V_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ifconv:8  store i18 %select_ln210, i18* %hwin_I_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="28" op_0_bw="18">
<![CDATA[
_ifconv:9  %sext_ln1116 = sext i18 %select_ln210 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="334" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="5">
<![CDATA[
_ifconv:11  %coef_load = load i10* %coef_addr, align 2

]]></Node>
<StgValue><ssdm name="coef_load"/></StgValue>
</operation>

<operation id="335" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="28" op_0_bw="10">
<![CDATA[
_ifconv:12  %zext_ln1118 = zext i10 %coef_load to i28

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="336" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:13  %r_V_18 = mul i28 %zext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="337" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:14  %sext_ln1118_4 = sext i28 %r_V_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="338" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv:15  %lhs_V = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %p_Val2_s, i14 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="339" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %ret_V_8 = add i32 %sext_ln1118_4, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="340" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17  %out_val_I_V = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %ret_V_8, i32 14, i32 31)

]]></Node>
<StgValue><ssdm name="out_val_I_V"/></StgValue>
</operation>

<operation id="341" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="5">
<![CDATA[
_ifconv:19  %hwin_Q_V_load = load i18* %hwin_Q_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="hwin_Q_V_load"/></StgValue>
</operation>

<operation id="342" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:20  %select_ln210_1 = select i1 %icmp_ln210, i18 %hwin_Q_V_load, i18 %tmp_i_V_4

]]></Node>
<StgValue><ssdm name="select_ln210_1"/></StgValue>
</operation>

<operation id="343" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %hwin_Q_V_addr_32 = getelementptr [31 x i18]* %hwin_Q_V, i64 0, i64 %zext_ln210

]]></Node>
<StgValue><ssdm name="hwin_Q_V_addr_32"/></StgValue>
</operation>

<operation id="344" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="18" op_1_bw="5">
<![CDATA[
_ifconv:22  store i18 %select_ln210_1, i18* %hwin_Q_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="store_ln212"/></StgValue>
</operation>

<operation id="345" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="18">
<![CDATA[
_ifconv:23  %sext_ln1116_1 = sext i18 %select_ln210_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="346" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:24  %r_V_19 = mul i28 %zext_ln1118, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="28">
<![CDATA[
_ifconv:25  %sext_ln1118_5 = sext i28 %r_V_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv:26  %lhs_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %p_Val2_31, i14 0)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:27  %ret_V_9 = add i32 %sext_ln1118_5, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="18" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:28  %out_val_Q_V = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %ret_V_9, i32 14, i32 31)

]]></Node>
<StgValue><ssdm name="out_val_Q_V"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:29  br label %13

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="352" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="36" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:3  %r_V_10 = sext i18 %p_Val2_31 to i36

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="36" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:4  %sext_ln1118_3 = sext i18 %dii_V to i36

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:5  %r_V_21 = mul nsw i36 %r_V_10, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:6  %ret_V_10 = sub i36 %r_V_20, %r_V_21

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:8  %r_V_23 = mul nsw i36 %r_V_10, %r_V_10

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="37" op_0_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:9  %lhs_V_2 = sext i36 %r_V_22 to i37

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="37" op_0_bw="36">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:10  %rhs_V = sext i36 %r_V_23 to i37

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:11  %ret_V_6 = add nsw i37 %lhs_V_2, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="60" op_0_bw="60" op_1_bw="36" op_2_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:12  %tmp_9 = call i60 @_ssdm_op_BitConcatenate.i60.i36.i24(i36 %ret_V_10, i24 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="60" op_0_bw="37">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:13  %sext_ln1148 = sext i37 %ret_V_6 to i60

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="64" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="363" st_id="27" stage="63" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="364" st_id="28" stage="62" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="365" st_id="29" stage="61" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="366" st_id="30" stage="60" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="367" st_id="31" stage="59" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="368" st_id="32" stage="58" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="369" st_id="33" stage="57" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="370" st_id="34" stage="56" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="371" st_id="35" stage="55" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="372" st_id="36" stage="54" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="373" st_id="37" stage="53" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="374" st_id="38" stage="52" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="375" st_id="39" stage="51" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="376" st_id="40" stage="50" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="377" st_id="41" stage="49" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="378" st_id="42" stage="48" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="379" st_id="43" stage="47" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="380" st_id="44" stage="46" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="381" st_id="45" stage="45" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="382" st_id="46" stage="44" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="383" st_id="47" stage="43" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="384" st_id="48" stage="42" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="385" st_id="49" stage="41" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="386" st_id="50" stage="40" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="387" st_id="51" stage="39" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="388" st_id="52" stage="38" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="389" st_id="53" stage="37" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="390" st_id="54" stage="36" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="391" st_id="55" stage="35" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="392" st_id="56" stage="34" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="393" st_id="57" stage="33" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="394" st_id="58" stage="32" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="395" st_id="59" stage="31" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="396" st_id="60" stage="30" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="397" st_id="61" stage="29" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="398" st_id="62" stage="28" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="399" st_id="63" stage="27" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="400" st_id="64" stage="26" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="401" st_id="65" stage="25" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="402" st_id="66" stage="24" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="403" st_id="67" stage="23" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="404" st_id="68" stage="22" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="405" st_id="69" stage="21" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="406" st_id="70" stage="20" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="407" st_id="71" stage="19" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="408" st_id="72" stage="18" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="409" st_id="73" stage="17" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="410" st_id="74" stage="16" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="411" st_id="75" stage="15" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="412" st_id="76" stage="14" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="413" st_id="77" stage="13" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="414" st_id="78" stage="12" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="415" st_id="79" stage="11" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="416" st_id="80" stage="10" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="417" st_id="81" stage="9" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="418" st_id="82" stage="8" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="419" st_id="83" stage="7" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="420" st_id="84" stage="6" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="421" st_id="85" stage="5" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="422" st_id="86" stage="4" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="423" st_id="87" stage="3" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="424" st_id="88" stage="2" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="425" st_id="89" stage="1" lat="64">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:14  %sdiv_ln1148 = sdiv i60 %tmp_9, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="426" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="18" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:15  %tmp_V = call i18 @_ssdm_op_PartSelect.i18.i60.i32.i32(i60 %sdiv_ln1148, i32 12, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="427" st_id="89" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:16  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %y_demod_d_V_V, i18 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln228"/></StgValue>
</operation>

<operation id="428" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
<literal name="icmp_ln225" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi37ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi36ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i41:17  br label %_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln229"/></StgValue>
</operation>

<operation id="429" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101._crit_edge:0  store i18 %p_Val2_31, i18* %p_Val2_2

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="430" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101._crit_edge:1  store i18 %p_Val2_s, i18* %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>

<operation id="431" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i101._crit_edge:2  br label %HConvH_end

]]></Node>
<StgValue><ssdm name="br_ln232"/></StgValue>
</operation>

<operation id="432" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
HConvH_end:0  %add_ln233 = add i17 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="433" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
HConvH_end:1  %icmp_ln233 = icmp ult i17 %add_ln233, 80

]]></Node>
<StgValue><ssdm name="icmp_ln233"/></StgValue>
</operation>

<operation id="434" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
HConvH_end:2  %select_ln233 = select i1 %icmp_ln233, i17 %add_ln233, i17 0

]]></Node>
<StgValue><ssdm name="select_ln233"/></StgValue>
</operation>

<operation id="435" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
HConvH_end:3  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="436" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
HConvH_end:4  %add_ln176 = add i18 %value_V_4, 4666

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="437" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
HConvH_end:5  br label %0

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
