# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 23:55:14  June 16, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		MemMIPS_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C70F896C6
set_global_assignment -name TOP_LEVEL_ENTITY signal_extension
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:55:14  JUNE 16, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 896
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH signal_extension_tb -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME MemMIPS_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME i1 -section_id MemMIPS_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME MemMIPS_tb -section_id MemMIPS_tb
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "1000 ps" -section_id MemMIPS_tb
set_global_assignment -name EDA_TEST_BENCH_NAME ula_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME i1 -section_id ula_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME ula_tb -section_id ula_tb
set_global_assignment -name EDA_TEST_BENCH_NAME mem_instr_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME i1 -section_id mem_instr_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME mem_instr_tb -section_id mem_instr_tb
<<<<<<< HEAD
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR "C:/Users/Mateus Luiz/Documents/Git/oac-trabalho-final-uniciclo/testbenchs" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE testbenchs/signal_extension_tb.vhd
set_global_assignment -name VHDL_FILE signal_extension.vhd
=======
set_global_assignment -name EDA_TEST_BENCH_FILE testbenchs/ram_tb.vhd -section_id mem_instr_tb
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR "C:\\Users\\Mateus Luiz\\Documents\\Git\\oac-trabalho-final-uniciclo\\testbenchs" -section_id eda_simulation
set_global_assignment -name VHDL_FILE ula_components/ula_package.vhd
set_global_assignment -name VHDL_FILE ula_components/ula.vhd
>>>>>>> 7a9bd0f6d00c0ace7afb4fe5e6879e47d7236b6c
set_global_assignment -name VHDL_FILE testbenchs/breg_tb.vhd
set_global_assignment -name VHDL_FILE breg.vhd
set_global_assignment -name VHDL_FILE testbenchs/ula_tb.vhd
set_global_assignment -name VHDL_FILE testbenchs/ram_tb.vhd
set_global_assignment -name VHDL_FILE somador.vhd
set_global_assignment -name VHDL_FILE pc.vhd
set_global_assignment -name VHDL_FILE m1.vhd
set_global_assignment -name VHDL_FILE MemMIPS.vhd
<<<<<<< HEAD
set_global_assignment -name EDA_TEST_BENCH_NAME signal_extension_tb -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME i1 -section_id signal_extension_tb
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME signal_extension_tb -section_id signal_extension_tb
set_global_assignment -name EDA_TEST_BENCH_FILE simulation/modelsim/MemMIPS.vhd -section_id MemMIPS_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenchs/ula_tb.vhd -section_id ula_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenchs/ram_tb.vhd -section_id mem_instr_tb
set_global_assignment -name EDA_TEST_BENCH_FILE testbenchs/signal_extension_tb.vhd -section_id signal_extension_tb
=======
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
>>>>>>> 7a9bd0f6d00c0ace7afb4fe5e6879e47d7236b6c
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top