// Seed: 4078744199
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_3 = 0;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri1 id_2,
    input tri id_3,
    input supply1 id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
