var g_data = {
z9:{prod:'Questa',reporttype:'in',scopes:[{s:'6',b:'1',val:'mem_top'},{link:'z.htm?f=1&s=9',val:'reset'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_1.htm#49',z:'../TOP/mem_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=9,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10:{prod:'Questa',reporttype:'in',scopes:[{s:'6',b:'1',val:'mem_top'},{link:'z.htm?f=1&s=10',val:'run_test'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_1.htm#56',z:'../TOP/mem_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=10,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z11:{prod:'Questa',reporttype:'in',scopes:[{s:'6',b:'1',val:'mem_top'},{link:'z.htm?f=1&s=11',val:'intf'}],du:{val:'work.mem_intf',link:'z.htm?f=1&s=11'},lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_1.htm#12',z:'../TOP/mem_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'95.08%'},avgw:{class:'bgGreen', val:'97.32%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=11,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=11,Toggles'},tb:{class:'even_r', val:'56'},cb:{class:'even_r', val:'53'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'94.64%'},cp:{class:'bgGreen', val:'94.64%'}}
]
}
}
},
z5:{prod:'Questa',reporttype:'du',duname:'work.ram',lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_3.htm#8',z:'../RTL/ram_16x8.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'82.27%'},avgw:{class:'bgGreen', val:'92.92%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=5,Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=5,Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=5,Toggles'},tb:{class:'odd_r', val:'66'},cb:{class:'odd_r', val:'52'},ms:{class:'odd_r', val:'14'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'78.78%'},cp:{class:'bgYellow', val:'78.78%'}}
]
}
}
},
z44:{prod:'Questa',reporttype:'in',scopes:[{s:'6',b:'1',val:'mem_top'},{link:'z.htm?f=1&s=44',val:'dut'}],du:{val:'work.ram',link:'z.htm?f=1&s=44'},lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_1.htm#15',z:'../TOP/mem_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'82.27%'},avgw:{class:'bgGreen', val:'92.92%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=44,Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=44,Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'t.htm?f=1&s=44,Toggles'},tb:{class:'odd_r', val:'66'},cb:{class:'odd_r', val:'52'},ms:{class:'odd_r', val:'14'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'78.78%'},cp:{class:'bgYellow', val:'78.78%'}}
]
}
}
},
z6:{prod:'Questa',reporttype:'in',scopes:[{link:'z.htm?f=1&s=6',val:'mem_top'}],du:{val:'work.mem_top',link:'z.htm?f=1&s=6'},lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_1.htm#0',z:'../TOP/mem_top.sv'},summaryTables:{
headers:['Statement', 'Branch', 'Toggle'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'93.28'},{class:'bgGreen', val:'93.33'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'86.50'}]},
{parent:'0',ln:'mem_top',covs:[{class:'bgGreen', val:'94.44'},{class:'bgYellow', val:'88.88'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=9',ln:'reset',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=10',ln:'run_test',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=11',ln:'intf',covs:[{class:'bgGreen', val:'97.32'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'94.64'}]},
{parent:'1',link:'z.htm?f=1&s=44',ln:'dut',covs:[{class:'bgGreen', val:'92.92'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'78.78'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.90%'},avgw:{class:'bgGreen', val:'94.44%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=6,Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'16'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'88.88%'},cp:{class:'bgYellow', val:'88.88%'}}
,{link:{class:'even',val:'t.htm?f=1&s=6,Toggles'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'88.27%'},avgw:{class:'bgGreen', val:'93.28%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'30'},cb:{class:'odd_r', val:'28'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'93.33%'},cp:{class:'bgGreen', val:'93.33%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'6'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'odd',val:'Toggles'},tb:{class:'odd_r', val:'126'},cb:{class:'odd_r', val:'109'},ms:{class:'odd_r', val:'17'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'86.50%'},cp:{class:'bgYellow', val:'86.50%'}}
]
}
}
},
z88:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_transx'},{link:'z.htm?f=1&s=88',val:'dis'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_4.htm#30',z:'../ENV/mem_trans.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=88,Statements'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'9'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z90:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_gen'},{link:'z.htm?f=1&s=90',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_5.htm#28',z:'../ENV/mem_gen.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=90,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z92:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_gen'},{link:'z.htm?f=1&s=92',val:'put_wait'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_5.htm#71',z:'../ENV/mem_gen.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=92,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z94:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_gen_test_ibr'},{link:'z.htm?f=1&s=94',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_6.htm#21',z:'../TEST/mem_gen_test1.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=94,Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=94,Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=94,FEC Conditions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z100:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_gen_sanity'},{link:'z.htm?f=1&s=100',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_7.htm#23',z:'../TEST/mem_gen_sanity.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=100,Statements'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'9'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=100,Branches'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=100,FEC Conditions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z109:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_gen_b2b'},{link:'z.htm?f=1&s=109',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_8.htm#23',z:'../TEST/mem_gen_b2b.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=109,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=109,Branches'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=109,FEC Conditions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z118:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_gen_simul'},{link:'z.htm?f=1&s=118',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_9.htm#23',z:'../TEST/mem_gen_simul.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=118,Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=118,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z121:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_gen_sweep'},{link:'z.htm?f=1&s=121',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_10.htm#21',z:'../TEST/mem_gen_sweep.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'71.42%'},avgw:{class:'bgYellow', val:'65.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=121,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'80.00%'},cp:{class:'bgYellow', val:'80.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=121,Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z125:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_driv'},{link:'z.htm?f=1&s=125',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_11.htm#21',z:'../ENV/mem_driv.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=125,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z126:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_driv'},{link:'z.htm?f=1&s=126',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_11.htm#27',z:'../ENV/mem_driv.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'70.00%'},avgw:{class:'bgYellow', val:'61.53%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=126,Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'19'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'73.07%'},cp:{class:'bgYellow', val:'73.07%'}}
,{link:{class:'even',val:'b.htm?f=1&s=126,Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z129:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_moni'},{link:'z.htm?f=1&s=129',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_12.htm#24',z:'../ENV/mem_moni.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=129,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z130:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_moni'},{link:'z.htm?f=1&s=130',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_12.htm#31',z:'../ENV/mem_moni.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.00%'},avgw:{class:'bgYellow', val:'77.77%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=130,Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'72.22%'},cp:{class:'bgYellow', val:'72.22%'}}
,{link:{class:'even',val:'b.htm?f=1&s=130,Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'5'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'83.33%'},cp:{class:'bgYellow', val:'83.33%'}}
]
}
}
},
z134:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_rfm'},{link:'z.htm?f=1&s=134',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_13.htm#11',z:'../ENV/mem_rfm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=134,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z135:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_rfm'},{link:'z.htm?f=1&s=135',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_13.htm#17',z:'../ENV/mem_rfm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'82.60%'},avgw:{class:'bgYellow', val:'81.43%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=135,Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'9'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'81.81%'},cp:{class:'bgYellow', val:'81.81%'}}
,{link:{class:'even',val:'b.htm?f=1&s=135,Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'7'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'87.50%'},cp:{class:'bgYellow', val:'87.50%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=135,FEC Conditions'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
]
}
}
},
z149:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_scr'},{link:'z.htm?f=1&s=149',val:'new'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_14.htm#58',z:'../ENV/mem_scr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=149,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z150:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_scr'},{link:'z.htm?f=1&s=150',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_14.htm#9',z:'../ENV/mem_scr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=150,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z159:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{s:'148',b:'1',val:'mem_scr'},{link:'z.htm?f=1&s=159',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_14.htm#63',z:'../ENV/mem_scr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'81.81%'},avgw:{class:'bgYellow', val:'81.81%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=159,Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'9'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'81.81%'},cp:{class:'bgYellow', val:'81.81%'}}
]
}
}
},
z148:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{link:'z.htm?f=1&s=148',val:'mem_scr'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_14.htm#4',z:'../ENV/mem_scr.sv'},summaryTables:{
headers:['Cvg', 'Statement'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'93.33'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'86.66'}]},
{parent:'0',ln:'mem_scr',covs:[{class:'bgGreen', val:'93.33'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'86.66'}]},
{parent:'1',link:'z.htm?f=1&s=149',ln:'new',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=150',ln:'connect',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=159',ln:'run_phase',covs:[{class:'bgYellow', val:'81.81'},{class:'odd', val:'--'},{class:'bgYellow', val:'81.81'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.90%'},avgw:{class:'bgGreen', val:'93.33%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=148,Covergroups'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'15'},cb:{class:'even_r', val:'13'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'86.66%'},cp:{class:'bgYellow', val:'86.66%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.90%'},avgw:{class:'bgGreen', val:'93.33%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'15'},cb:{class:'even_r', val:'13'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'86.66%'},cp:{class:'bgYellow', val:'86.66%'}}
]
}
}
},
z161:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_env'},{link:'z.htm?f=1&s=161',val:'build'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_15.htm#16',z:'../ENV/mem_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=161,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z162:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_env'},{link:'z.htm?f=1&s=162',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_15.htm#25',z:'../ENV/mem_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=162,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z163:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_env'},{link:'z.htm?f=1&s=163',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_15.htm#35',z:'../ENV/mem_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=163,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z165:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_test'},{link:'z.htm?f=1&s=165',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_16.htm#14',z:'../TEST/mem_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.90%'},avgw:{class:'bgRed', val:'41.66%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=165,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'8'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
,{link:{class:'even',val:'b.htm?f=1&s=165,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'5'},ms:{class:'even_r', val:'5'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z171:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_test'},{link:'z.htm?f=1&s=171',val:'build'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_16.htm#43',z:'../TEST/mem_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=171,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z172:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{val:'mem_test'},{link:'z.htm?f=1&s=172',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_16.htm#48',z:'../TEST/mem_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=172,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z173:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{link:'z.htm?f=1&s=173',val:'raise_obj'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_17.htm#53',z:'../TEST/mem_pkg.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=173,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z174:{prod:'Questa',reporttype:'in',scopes:[{s:'86',b:'1',val:'pkg'},{link:'z.htm?f=1&s=174',val:'drop_obj'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_17.htm#59',z:'../TEST/mem_pkg.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=174,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z86:{prod:'Questa',reporttype:'in',scopes:[{link:'z.htm?f=1&s=86',val:'pkg'}],du:{val:'work.pkg',link:'z.htm?f=1&s=86'},lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_17.htm#0',z:'../TEST/mem_pkg.sv'},summaryTables:{
headers:['Cvg', 'Statement', 'Branch', 'FEC Condition'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'58.12'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'62.13'},{class:'bgRed', val:'40.38'},{class:'bgRed', val:'30.00'}]},
{parent:'0',ln:'pkg',covs:[{class:'bgYellow', val:'58.12'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'62.13'},{class:'bgRed', val:'40.38'},{class:'bgRed', val:'30.00'}]},
{parent:'1',link:'z.htm?f=1&s=88',ln:'mem_transx/dis',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=90',ln:'mem_gen/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=92',ln:'mem_gen/put_wait',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=94',ln:'mem_gen_test_ibr/run_phase',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=1&s=100',ln:'mem_gen_sanity/run_phase',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=1&s=109',ln:'mem_gen_b2b/run_phase',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=1&s=118',ln:'mem_gen_simul/run_phase',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=121',ln:'mem_gen_sweep/run_phase',covs:[{class:'bgYellow', val:'65.00'},{class:'even', val:'--'},{class:'bgYellow', val:'80.00'},{class:'bgYellow', val:'50.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=125',ln:'mem_driv/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=126',ln:'mem_driv/run_phase',covs:[{class:'bgYellow', val:'61.53'},{class:'even', val:'--'},{class:'bgYellow', val:'73.07'},{class:'bgYellow', val:'50.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=129',ln:'mem_moni/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=130',ln:'mem_moni/run_phase',covs:[{class:'bgYellow', val:'77.77'},{class:'even', val:'--'},{class:'bgYellow', val:'72.22'},{class:'bgYellow', val:'83.33'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=134',ln:'mem_rfm/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=135',ln:'mem_rfm/run_phase',covs:[{class:'bgYellow', val:'81.43'},{class:'even', val:'--'},{class:'bgYellow', val:'81.81'},{class:'bgYellow', val:'87.50'},{class:'bgYellow', val:'75.00'}]},
{parent:'1',link:'z.htm?f=1&s=148',ln:'mem_scr',covs:[{class:'bgGreen', val:'93.33'},{class:'bgGreen', val:'100.00'},{class:'bgYellow', val:'86.66'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=161',ln:'mem_env/build',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=162',ln:'mem_env/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=163',ln:'mem_env/run_phase',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=165',ln:'mem_test/connect',covs:[{class:'bgRed', val:'41.66'},{class:'odd', val:'--'},{class:'bgRed', val:'33.33'},{class:'bgYellow', val:'50.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=171',ln:'mem_test/build',covs:[{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=172',ln:'mem_test/run_phase',covs:[{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=173',ln:'raise_obj',covs:[{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=174',ln:'drop_obj',covs:[{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'57.14%'},avgw:{class:'bgYellow', val:'58.12%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'169'},cb:{class:'even_r', val:'105'},ms:{class:'even_r', val:'64'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'62.13%'},cp:{class:'bgYellow', val:'62.13%'}}
,{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'52'},cb:{class:'odd_r', val:'21'},ms:{class:'odd_r', val:'31'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'40.38%'},cp:{class:'bgRed', val:'40.38%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'30.00%'},cp:{class:'bgRed', val:'30.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'57.14%'},avgw:{class:'bgYellow', val:'58.12%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'7'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Statements'},tb:{class:'even_r', val:'169'},cb:{class:'even_r', val:'105'},ms:{class:'even_r', val:'64'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'62.13%'},cp:{class:'bgYellow', val:'62.13%'}}
,{link:{class:'odd',val:'Branches'},tb:{class:'odd_r', val:'52'},cb:{class:'odd_r', val:'21'},ms:{class:'odd_r', val:'31'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'40.38%'},cp:{class:'bgRed', val:'40.38%'}}
,{link:{class:'even',val:'FEC Conditions'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'3'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'30.00%'},cp:{class:'bgRed', val:'30.00%'}}
]
}
}
},
z2:{prod:'Questa',reporttype:'du',duname:'work.mem_intf',lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_2.htm#3',z:'../ENV/mem_inter.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'95.08%'},avgw:{class:'bgGreen', val:'97.32%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=2,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'t.htm?f=1&s=2,Toggles'},tb:{class:'even_r', val:'56'},cb:{class:'even_r', val:'53'},ms:{class:'even_r', val:'3'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'94.64%'},cp:{class:'bgGreen', val:'94.64%'}}
]
}
}
},
z210:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_transx'},{link:'z.htm?f=1&s=210',val:'dis'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_4.htm#30',z:'../ENV/mem_trans.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=210,Statements'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'9'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z212:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_gen'},{link:'z.htm?f=1&s=212',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_5.htm#28',z:'../ENV/mem_gen.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=212,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z214:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_gen'},{link:'z.htm?f=1&s=214',val:'put_wait'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_5.htm#71',z:'../ENV/mem_gen.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=214,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z216:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_gen_test_ibr'},{link:'z.htm?f=1&s=216',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_6.htm#21',z:'../TEST/mem_gen_test1.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=216,Statements'},tb:{class:'odd_r', val:'7'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=216,Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'4'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=216,FEC Conditions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z222:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_gen_sanity'},{link:'z.htm?f=1&s=222',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_7.htm#23',z:'../TEST/mem_gen_sanity.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=222,Statements'},tb:{class:'odd_r', val:'9'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'9'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=222,Branches'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=222,FEC Conditions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z231:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_gen_b2b'},{link:'z.htm?f=1&s=231',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_8.htm#23',z:'../TEST/mem_gen_b2b.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=231,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'12'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=231,Branches'},tb:{class:'even_r', val:'7'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'7'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=231,FEC Conditions'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z240:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_gen_simul'},{link:'z.htm?f=1&s=240',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_9.htm#23',z:'../TEST/mem_gen_simul.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=240,Statements'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=240,Branches'},tb:{class:'even_r', val:'2'},cb:{class:'even_r', val:'0'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z243:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_gen_sweep'},{link:'z.htm?f=1&s=243',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_10.htm#21',z:'../TEST/mem_gen_sweep.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'71.42%'},avgw:{class:'bgYellow', val:'65.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=243,Statements'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'8'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'80.00%'},cp:{class:'bgYellow', val:'80.00%'}}
,{link:{class:'even',val:'b.htm?f=1&s=243,Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z247:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_driv'},{link:'z.htm?f=1&s=247',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_11.htm#21',z:'../ENV/mem_driv.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=247,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z248:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_driv'},{link:'z.htm?f=1&s=248',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_11.htm#27',z:'../ENV/mem_driv.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'70.00%'},avgw:{class:'bgYellow', val:'61.53%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=248,Statements'},tb:{class:'odd_r', val:'26'},cb:{class:'odd_r', val:'19'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'73.07%'},cp:{class:'bgYellow', val:'73.07%'}}
,{link:{class:'even',val:'b.htm?f=1&s=248,Branches'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'2'},ms:{class:'even_r', val:'2'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z251:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_moni'},{link:'z.htm?f=1&s=251',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_12.htm#24',z:'../ENV/mem_moni.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=251,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z252:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_moni'},{link:'z.htm?f=1&s=252',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_12.htm#31',z:'../ENV/mem_moni.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'75.00%'},avgw:{class:'bgYellow', val:'77.77%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=252,Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'5'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'72.22%'},cp:{class:'bgYellow', val:'72.22%'}}
,{link:{class:'even',val:'b.htm?f=1&s=252,Branches'},tb:{class:'even_r', val:'6'},cb:{class:'even_r', val:'5'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'83.33%'},cp:{class:'bgYellow', val:'83.33%'}}
]
}
}
},
z256:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_rfm'},{link:'z.htm?f=1&s=256',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_13.htm#11',z:'../ENV/mem_rfm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=256,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z257:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_rfm'},{link:'z.htm?f=1&s=257',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_13.htm#17',z:'../ENV/mem_rfm.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'82.60%'},avgw:{class:'bgYellow', val:'81.43%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=257,Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'9'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'81.81%'},cp:{class:'bgYellow', val:'81.81%'}}
,{link:{class:'even',val:'b.htm?f=1&s=257,Branches'},tb:{class:'even_r', val:'8'},cb:{class:'even_r', val:'7'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'87.50%'},cp:{class:'bgYellow', val:'87.50%'}}
,{link:{class:'odd',val:'c.htm?f=1&s=257,FEC Conditions'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'75.00%'},cp:{class:'bgYellow', val:'75.00%'}}
]
}
}
},
z271:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_scr'},{link:'z.htm?f=1&s=271',val:'new'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_14.htm#58',z:'../ENV/mem_scr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=271,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z272:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_scr'},{link:'z.htm?f=1&s=272',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_14.htm#9',z:'../ENV/mem_scr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=272,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z281:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{s:'270',b:'1',val:'mem_scr'},{link:'z.htm?f=1&s=281',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_14.htm#63',z:'../ENV/mem_scr.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'81.81%'},avgw:{class:'bgYellow', val:'81.81%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=281,Statements'},tb:{class:'odd_r', val:'11'},cb:{class:'odd_r', val:'9'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'81.81%'},cp:{class:'bgYellow', val:'81.81%'}}
]
}
}
},
z270:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{link:'z.htm?f=1&s=270',val:'mem_scr'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_14.htm#4',z:'../ENV/mem_scr.sv'},summaryTables:{
headers:[],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'86.66'}]},
{parent:'0',ln:'mem_scr',covs:[{class:'bgYellow', val:'86.66'}]},
{parent:'1',link:'z.htm?f=1&s=271',ln:'new',covs:[{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=272',ln:'connect',covs:[{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=281',ln:'run_phase',covs:[{class:'bgYellow', val:'81.81'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'86.66%'},avgw:{class:'bgYellow', val:'86.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'15'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'86.66%'},cp:{class:'bgYellow', val:'86.66%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'86.66%'},avgw:{class:'bgYellow', val:'86.66%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'15'},cb:{class:'odd_r', val:'13'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'86.66%'},cp:{class:'bgYellow', val:'86.66%'}}
]
}
}
},
z283:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_env'},{link:'z.htm?f=1&s=283',val:'build'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_15.htm#16',z:'../ENV/mem_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=283,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z284:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_env'},{link:'z.htm?f=1&s=284',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_15.htm#25',z:'../ENV/mem_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=284,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z285:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_env'},{link:'z.htm?f=1&s=285',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_15.htm#35',z:'../ENV/mem_env.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=285,Statements'},tb:{class:'odd_r', val:'5'},cb:{class:'odd_r', val:'5'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z287:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_test'},{link:'z.htm?f=1&s=287',val:'connect'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_16.htm#14',z:'../TEST/mem_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'40.90%'},avgw:{class:'bgRed', val:'41.66%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=287,Statements'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'4'},ms:{class:'odd_r', val:'8'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'33.33%'},cp:{class:'bgRed', val:'33.33%'}}
,{link:{class:'even',val:'b.htm?f=1&s=287,Branches'},tb:{class:'even_r', val:'10'},cb:{class:'even_r', val:'5'},ms:{class:'even_r', val:'5'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'50.00%'},cp:{class:'bgYellow', val:'50.00%'}}
]
}
}
},
z293:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_test'},{link:'z.htm?f=1&s=293',val:'build'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_16.htm#43',z:'../TEST/mem_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=293,Statements'},tb:{class:'odd_r', val:'2'},cb:{class:'odd_r', val:'2'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z294:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{val:'mem_test'},{link:'z.htm?f=1&s=294',val:'run_phase'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_16.htm#48',z:'../TEST/mem_test.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=294,Statements'},tb:{class:'odd_r', val:'1'},cb:{class:'odd_r', val:'1'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z295:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{link:'z.htm?f=1&s=295',val:'raise_obj'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_17.htm#53',z:'../TEST/mem_pkg.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=295,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z296:{prod:'Questa',reporttype:'in',scopes:[{s:'208',b:'1',val:'work.pkg'},{link:'z.htm?f=1&s=296',val:'drop_obj'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_17.htm#59',z:'../TEST/mem_pkg.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=296,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'3'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z3:{prod:'Questa',reporttype:'du',duname:'work.pkg',lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_17.htm#17',z:'../TEST/mem_pkg.sv'},summaryTables:{
headers:['Statement', 'Branch', 'FEC Condition'],
instances:[{parent:'0',ln:'work.pkg',covs:[{class:'bgRed', val:'44.17'},{class:'bgYellow', val:'62.13'},{class:'bgRed', val:'40.38'},{class:'bgRed', val:'30.00'}]},
{parent:'1',link:'z.htm?f=1&s=210',ln:'mem_transx/dis',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=212',ln:'mem_gen/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=214',ln:'mem_gen/put_wait',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=216',ln:'mem_gen_test_ibr/run_phase',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=1&s=222',ln:'mem_gen_sanity/run_phase',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=1&s=231',ln:'mem_gen_b2b/run_phase',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'}]},
{parent:'1',link:'z.htm?f=1&s=240',ln:'mem_gen_simul/run_phase',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=243',ln:'mem_gen_sweep/run_phase',covs:[{class:'bgYellow', val:'65.00'},{class:'bgYellow', val:'80.00'},{class:'bgYellow', val:'50.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=247',ln:'mem_driv/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=248',ln:'mem_driv/run_phase',covs:[{class:'bgYellow', val:'61.53'},{class:'bgYellow', val:'73.07'},{class:'bgYellow', val:'50.00'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=251',ln:'mem_moni/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=252',ln:'mem_moni/run_phase',covs:[{class:'bgYellow', val:'77.77'},{class:'bgYellow', val:'72.22'},{class:'bgYellow', val:'83.33'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=256',ln:'mem_rfm/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=257',ln:'mem_rfm/run_phase',covs:[{class:'bgYellow', val:'81.43'},{class:'bgYellow', val:'81.81'},{class:'bgYellow', val:'87.50'},{class:'bgYellow', val:'75.00'}]},
{parent:'1',link:'z.htm?f=1&s=270',ln:'mem_scr',covs:[{class:'bgYellow', val:'86.66'},{class:'bgYellow', val:'86.66'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=283',ln:'mem_env/build',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=284',ln:'mem_env/connect',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=285',ln:'mem_env/run_phase',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=287',ln:'mem_test/connect',covs:[{class:'bgRed', val:'41.66'},{class:'bgRed', val:'33.33'},{class:'bgYellow', val:'50.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=293',ln:'mem_test/build',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=294',ln:'mem_test/run_phase',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=295',ln:'raise_obj',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=296',ln:'drop_obj',covs:[{class:'bgRed', val:'0.00'},{class:'bgRed', val:'0.00'},{class:'even', val:'--'},{class:'even', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'55.84%'},avgw:{class:'bgRed', val:'44.17%'},
data:[
{link:{class:'odd',val:'Statements'},tb:{class:'odd_r', val:'169'},cb:{class:'odd_r', val:'105'},ms:{class:'odd_r', val:'64'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'62.13%'},cp:{class:'bgYellow', val:'62.13%'}}
,{link:{class:'even',val:'Branches'},tb:{class:'even_r', val:'52'},cb:{class:'even_r', val:'21'},ms:{class:'even_r', val:'31'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'40.38%'},cp:{class:'bgRed', val:'40.38%'}}
,{link:{class:'odd',val:'FEC Conditions'},tb:{class:'odd_r', val:'10'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'7'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'30.00%'},cp:{class:'bgRed', val:'30.00%'}}
]
}
}
},
z300:{prod:'Questa',reporttype:'in',scopes:[{s:'297',b:'1',val:'work.mem_top'},{link:'z.htm?f=1&s=300',val:'reset'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_1.htm#49',z:'../TOP/mem_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=300,Statements'},tb:{class:'odd_r', val:'3'},cb:{class:'odd_r', val:'3'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z301:{prod:'Questa',reporttype:'in',scopes:[{s:'297',b:'1',val:'work.mem_top'},{link:'z.htm?f=1&s=301',val:'run_test'}],lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_1.htm#56',z:'../TOP/mem_top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=301,Statements'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z4:{prod:'Questa',reporttype:'du',duname:'work.mem_top',lang:'SystemVerilog',src:{lnk:'__HDL_srcfile_1.htm#8',z:'../TOP/mem_top.sv'},summaryTables:{
headers:['Statement', 'Toggle'],
instances:[{parent:'0',ln:'work.mem_top',covs:[{class:'bgGreen', val:'94.44'},{class:'bgYellow', val:'88.88'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=300',ln:'reset',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'even', val:'--'}]},
{parent:'1',link:'z.htm?f=1&s=301',ln:'run_test',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'90.90%'},avgw:{class:'bgGreen', val:'94.44%'},
data:[
{link:{class:'odd',val:'s.htm?f=1&s=4,Statements'},tb:{class:'odd_r', val:'18'},cb:{class:'odd_r', val:'16'},ms:{class:'odd_r', val:'2'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'88.88%'},cp:{class:'bgYellow', val:'88.88%'}}
,{link:{class:'even',val:'t.htm?f=1&s=4,Toggles'},tb:{class:'even_r', val:'4'},cb:{class:'even_r', val:'4'},ms:{class:'even_r', val:'0'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
dummyEnd:0
};
processSummaryData(g_data);