//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z4testPiS_

.visible .entry _Z4testPiS_(
	.param .u64 _Z4testPiS__param_0,
	.param .u64 _Z4testPiS__param_1
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<3>;


	ld.param.u64 	%rd1, [_Z4testPiS__param_0];
	ld.param.u64 	%rd2, [_Z4testPiS__param_1];
	mov.u32 	%r11, 0;

BB0_1:
	setp.lt.s32	%p1, %r11, 1000000;
	not.pred 	%p2, %p1;
	@%p2 bra 	BB0_4;
	bra.uni 	BB0_2;

BB0_2:
	ld.u32 	%r4, [%rd1];
	ld.u32 	%r5, [%rd1+4];
	ld.u32 	%r6, [%rd1+8];
	add.s32 	%r7, %r4, %r5;
	add.s32 	%r8, %r7, %r6;
	ld.u32 	%r9, [%rd2];
	add.s32 	%r10, %r9, %r8;
	st.u32 	[%rd2], %r10;

	add.s32 	%r11, %r11, 1;
	bra.uni 	BB0_1;

BB0_4:
	ret;
}


