
SPI_Test_Slave.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004ecc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000120  00800060  00004ecc  00004f60  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000021  00800180  00800180  00005080  2**0
                  ALLOC
  3 .stab         00005be0  00000000  00000000  00005080  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002e51  00000000  00000000  0000ac60  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001c0  00000000  00000000  0000dab1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000214  00000000  00000000  0000dc71  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002612  00000000  00000000  0000de85  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014ce  00000000  00000000  00010497  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000130b  00000000  00000000  00011965  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001e0  00000000  00000000  00012c70  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000307  00000000  00000000  00012e50  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000a1a  00000000  00000000  00013157  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00013b71  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 fe 0e 	jmp	0x1dfc	; 0x1dfc <__vector_1>
       8:	0c 94 2b 0f 	jmp	0x1e56	; 0x1e56 <__vector_2>
       c:	0c 94 58 0f 	jmp	0x1eb0	; 0x1eb0 <__vector_3>
      10:	0c 94 cc 0b 	jmp	0x1798	; 0x1798 <__vector_4>
      14:	0c 94 9f 0b 	jmp	0x173e	; 0x173e <__vector_5>
      18:	0c 94 55 0b 	jmp	0x16aa	; 0x16aa <__vector_6>
      1c:	0c 94 fb 0a 	jmp	0x15f6	; 0x15f6 <__vector_7>
      20:	0c 94 28 0b 	jmp	0x1650	; 0x1650 <__vector_8>
      24:	0c 94 ce 0a 	jmp	0x159c	; 0x159c <__vector_9>
      28:	0c 94 77 09 	jmp	0x12ee	; 0x12ee <__vector_10>
      2c:	0c 94 4a 09 	jmp	0x1294	; 0x1294 <__vector_11>
      30:	0c 94 13 0d 	jmp	0x1a26	; 0x1a26 <__vector_12>
      34:	0c 94 8c 08 	jmp	0x1118	; 0x1118 <__vector_13>
      38:	0c 94 cb 08 	jmp	0x1196	; 0x1196 <__vector_14>
      3c:	0c 94 4d 08 	jmp	0x109a	; 0x109a <__vector_15>
      40:	0c 94 40 18 	jmp	0x3080	; 0x3080 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec ec       	ldi	r30, 0xCC	; 204
      68:	fe e4       	ldi	r31, 0x4E	; 78
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a1 3a       	cpi	r26, 0xA1	; 161
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 54 26 	call	0x4ca8	; 0x4ca8 <main>
      8a:	0c 94 64 27 	jmp	0x4ec8	; 0x4ec8 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 2d 27 	jmp	0x4e5a	; 0x4e5a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 49 27 	jmp	0x4e92	; 0x4e92 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 39 27 	jmp	0x4e72	; 0x4e72 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 55 27 	jmp	0x4eaa	; 0x4eaa <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 39 27 	jmp	0x4e72	; 0x4e72 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 55 27 	jmp	0x4eaa	; 0x4eaa <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 2d 27 	jmp	0x4e5a	; 0x4e5a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 49 27 	jmp	0x4e92	; 0x4e92 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 35 27 	jmp	0x4e6a	; 0x4e6a <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 51 27 	jmp	0x4ea2	; 0x4ea2 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 39 27 	jmp	0x4e72	; 0x4e72 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 55 27 	jmp	0x4eaa	; 0x4eaa <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 39 27 	jmp	0x4e72	; 0x4e72 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 55 27 	jmp	0x4eaa	; 0x4eaa <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 39 27 	jmp	0x4e72	; 0x4e72 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 1c 07 	call	0xe38	; 0xe38 <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 55 27 	jmp	0x4eaa	; 0x4eaa <__epilogue_restores__+0x18>

000008aa <__floatsisf>:
     8aa:	a8 e0       	ldi	r26, 0x08	; 8
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 36 27 	jmp	0x4e6c	; 0x4e6c <__prologue_saves__+0x12>
     8b6:	9b 01       	movw	r18, r22
     8b8:	ac 01       	movw	r20, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	89 83       	std	Y+1, r24	; 0x01
     8be:	da 01       	movw	r26, r20
     8c0:	c9 01       	movw	r24, r18
     8c2:	88 27       	eor	r24, r24
     8c4:	b7 fd       	sbrc	r27, 7
     8c6:	83 95       	inc	r24
     8c8:	99 27       	eor	r25, r25
     8ca:	aa 27       	eor	r26, r26
     8cc:	bb 27       	eor	r27, r27
     8ce:	b8 2e       	mov	r11, r24
     8d0:	21 15       	cp	r18, r1
     8d2:	31 05       	cpc	r19, r1
     8d4:	41 05       	cpc	r20, r1
     8d6:	51 05       	cpc	r21, r1
     8d8:	19 f4       	brne	.+6      	; 0x8e0 <__floatsisf+0x36>
     8da:	82 e0       	ldi	r24, 0x02	; 2
     8dc:	89 83       	std	Y+1, r24	; 0x01
     8de:	3a c0       	rjmp	.+116    	; 0x954 <__floatsisf+0xaa>
     8e0:	88 23       	and	r24, r24
     8e2:	a9 f0       	breq	.+42     	; 0x90e <__floatsisf+0x64>
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	80 e0       	ldi	r24, 0x00	; 0
     8e8:	38 07       	cpc	r19, r24
     8ea:	80 e0       	ldi	r24, 0x00	; 0
     8ec:	48 07       	cpc	r20, r24
     8ee:	80 e8       	ldi	r24, 0x80	; 128
     8f0:	58 07       	cpc	r21, r24
     8f2:	29 f4       	brne	.+10     	; 0x8fe <__floatsisf+0x54>
     8f4:	60 e0       	ldi	r22, 0x00	; 0
     8f6:	70 e0       	ldi	r23, 0x00	; 0
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	9f ec       	ldi	r25, 0xCF	; 207
     8fc:	30 c0       	rjmp	.+96     	; 0x95e <__floatsisf+0xb4>
     8fe:	ee 24       	eor	r14, r14
     900:	ff 24       	eor	r15, r15
     902:	87 01       	movw	r16, r14
     904:	e2 1a       	sub	r14, r18
     906:	f3 0a       	sbc	r15, r19
     908:	04 0b       	sbc	r16, r20
     90a:	15 0b       	sbc	r17, r21
     90c:	02 c0       	rjmp	.+4      	; 0x912 <__floatsisf+0x68>
     90e:	79 01       	movw	r14, r18
     910:	8a 01       	movw	r16, r20
     912:	8e e1       	ldi	r24, 0x1E	; 30
     914:	c8 2e       	mov	r12, r24
     916:	d1 2c       	mov	r13, r1
     918:	dc 82       	std	Y+4, r13	; 0x04
     91a:	cb 82       	std	Y+3, r12	; 0x03
     91c:	ed 82       	std	Y+5, r14	; 0x05
     91e:	fe 82       	std	Y+6, r15	; 0x06
     920:	0f 83       	std	Y+7, r16	; 0x07
     922:	18 87       	std	Y+8, r17	; 0x08
     924:	c8 01       	movw	r24, r16
     926:	b7 01       	movw	r22, r14
     928:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     92c:	01 97       	sbiw	r24, 0x01	; 1
     92e:	18 16       	cp	r1, r24
     930:	19 06       	cpc	r1, r25
     932:	84 f4       	brge	.+32     	; 0x954 <__floatsisf+0xaa>
     934:	08 2e       	mov	r0, r24
     936:	04 c0       	rjmp	.+8      	; 0x940 <__floatsisf+0x96>
     938:	ee 0c       	add	r14, r14
     93a:	ff 1c       	adc	r15, r15
     93c:	00 1f       	adc	r16, r16
     93e:	11 1f       	adc	r17, r17
     940:	0a 94       	dec	r0
     942:	d2 f7       	brpl	.-12     	; 0x938 <__floatsisf+0x8e>
     944:	ed 82       	std	Y+5, r14	; 0x05
     946:	fe 82       	std	Y+6, r15	; 0x06
     948:	0f 83       	std	Y+7, r16	; 0x07
     94a:	18 87       	std	Y+8, r17	; 0x08
     94c:	c8 1a       	sub	r12, r24
     94e:	d9 0a       	sbc	r13, r25
     950:	dc 82       	std	Y+4, r13	; 0x04
     952:	cb 82       	std	Y+3, r12	; 0x03
     954:	ba 82       	std	Y+2, r11	; 0x02
     956:	ce 01       	movw	r24, r28
     958:	01 96       	adiw	r24, 0x01	; 1
     95a:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     95e:	28 96       	adiw	r28, 0x08	; 8
     960:	e9 e0       	ldi	r30, 0x09	; 9
     962:	0c 94 52 27 	jmp	0x4ea4	; 0x4ea4 <__epilogue_restores__+0x12>

00000966 <__fixsfsi>:
     966:	ac e0       	ldi	r26, 0x0C	; 12
     968:	b0 e0       	ldi	r27, 0x00	; 0
     96a:	e9 eb       	ldi	r30, 0xB9	; 185
     96c:	f4 e0       	ldi	r31, 0x04	; 4
     96e:	0c 94 3d 27 	jmp	0x4e7a	; 0x4e7a <__prologue_saves__+0x20>
     972:	69 83       	std	Y+1, r22	; 0x01
     974:	7a 83       	std	Y+2, r23	; 0x02
     976:	8b 83       	std	Y+3, r24	; 0x03
     978:	9c 83       	std	Y+4, r25	; 0x04
     97a:	ce 01       	movw	r24, r28
     97c:	01 96       	adiw	r24, 0x01	; 1
     97e:	be 01       	movw	r22, r28
     980:	6b 5f       	subi	r22, 0xFB	; 251
     982:	7f 4f       	sbci	r23, 0xFF	; 255
     984:	0e 94 a4 06 	call	0xd48	; 0xd48 <__unpack_f>
     988:	8d 81       	ldd	r24, Y+5	; 0x05
     98a:	82 30       	cpi	r24, 0x02	; 2
     98c:	61 f1       	breq	.+88     	; 0x9e6 <__fixsfsi+0x80>
     98e:	82 30       	cpi	r24, 0x02	; 2
     990:	50 f1       	brcs	.+84     	; 0x9e6 <__fixsfsi+0x80>
     992:	84 30       	cpi	r24, 0x04	; 4
     994:	21 f4       	brne	.+8      	; 0x99e <__fixsfsi+0x38>
     996:	8e 81       	ldd	r24, Y+6	; 0x06
     998:	88 23       	and	r24, r24
     99a:	51 f1       	breq	.+84     	; 0x9f0 <__fixsfsi+0x8a>
     99c:	2e c0       	rjmp	.+92     	; 0x9fa <__fixsfsi+0x94>
     99e:	2f 81       	ldd	r18, Y+7	; 0x07
     9a0:	38 85       	ldd	r19, Y+8	; 0x08
     9a2:	37 fd       	sbrc	r19, 7
     9a4:	20 c0       	rjmp	.+64     	; 0x9e6 <__fixsfsi+0x80>
     9a6:	6e 81       	ldd	r22, Y+6	; 0x06
     9a8:	2f 31       	cpi	r18, 0x1F	; 31
     9aa:	31 05       	cpc	r19, r1
     9ac:	1c f0       	brlt	.+6      	; 0x9b4 <__fixsfsi+0x4e>
     9ae:	66 23       	and	r22, r22
     9b0:	f9 f0       	breq	.+62     	; 0x9f0 <__fixsfsi+0x8a>
     9b2:	23 c0       	rjmp	.+70     	; 0x9fa <__fixsfsi+0x94>
     9b4:	8e e1       	ldi	r24, 0x1E	; 30
     9b6:	90 e0       	ldi	r25, 0x00	; 0
     9b8:	82 1b       	sub	r24, r18
     9ba:	93 0b       	sbc	r25, r19
     9bc:	29 85       	ldd	r18, Y+9	; 0x09
     9be:	3a 85       	ldd	r19, Y+10	; 0x0a
     9c0:	4b 85       	ldd	r20, Y+11	; 0x0b
     9c2:	5c 85       	ldd	r21, Y+12	; 0x0c
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__fixsfsi+0x68>
     9c6:	56 95       	lsr	r21
     9c8:	47 95       	ror	r20
     9ca:	37 95       	ror	r19
     9cc:	27 95       	ror	r18
     9ce:	8a 95       	dec	r24
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__fixsfsi+0x60>
     9d2:	66 23       	and	r22, r22
     9d4:	b1 f0       	breq	.+44     	; 0xa02 <__fixsfsi+0x9c>
     9d6:	50 95       	com	r21
     9d8:	40 95       	com	r20
     9da:	30 95       	com	r19
     9dc:	21 95       	neg	r18
     9de:	3f 4f       	sbci	r19, 0xFF	; 255
     9e0:	4f 4f       	sbci	r20, 0xFF	; 255
     9e2:	5f 4f       	sbci	r21, 0xFF	; 255
     9e4:	0e c0       	rjmp	.+28     	; 0xa02 <__fixsfsi+0x9c>
     9e6:	20 e0       	ldi	r18, 0x00	; 0
     9e8:	30 e0       	ldi	r19, 0x00	; 0
     9ea:	40 e0       	ldi	r20, 0x00	; 0
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	09 c0       	rjmp	.+18     	; 0xa02 <__fixsfsi+0x9c>
     9f0:	2f ef       	ldi	r18, 0xFF	; 255
     9f2:	3f ef       	ldi	r19, 0xFF	; 255
     9f4:	4f ef       	ldi	r20, 0xFF	; 255
     9f6:	5f e7       	ldi	r21, 0x7F	; 127
     9f8:	04 c0       	rjmp	.+8      	; 0xa02 <__fixsfsi+0x9c>
     9fa:	20 e0       	ldi	r18, 0x00	; 0
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	50 e8       	ldi	r21, 0x80	; 128
     a02:	b9 01       	movw	r22, r18
     a04:	ca 01       	movw	r24, r20
     a06:	2c 96       	adiw	r28, 0x0c	; 12
     a08:	e2 e0       	ldi	r30, 0x02	; 2
     a0a:	0c 94 59 27 	jmp	0x4eb2	; 0x4eb2 <__epilogue_restores__+0x20>

00000a0e <__floatunsisf>:
     a0e:	a8 e0       	ldi	r26, 0x08	; 8
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	ed e0       	ldi	r30, 0x0D	; 13
     a14:	f5 e0       	ldi	r31, 0x05	; 5
     a16:	0c 94 35 27 	jmp	0x4e6a	; 0x4e6a <__prologue_saves__+0x10>
     a1a:	7b 01       	movw	r14, r22
     a1c:	8c 01       	movw	r16, r24
     a1e:	61 15       	cp	r22, r1
     a20:	71 05       	cpc	r23, r1
     a22:	81 05       	cpc	r24, r1
     a24:	91 05       	cpc	r25, r1
     a26:	19 f4       	brne	.+6      	; 0xa2e <__floatunsisf+0x20>
     a28:	82 e0       	ldi	r24, 0x02	; 2
     a2a:	89 83       	std	Y+1, r24	; 0x01
     a2c:	60 c0       	rjmp	.+192    	; 0xaee <__floatunsisf+0xe0>
     a2e:	83 e0       	ldi	r24, 0x03	; 3
     a30:	89 83       	std	Y+1, r24	; 0x01
     a32:	8e e1       	ldi	r24, 0x1E	; 30
     a34:	c8 2e       	mov	r12, r24
     a36:	d1 2c       	mov	r13, r1
     a38:	dc 82       	std	Y+4, r13	; 0x04
     a3a:	cb 82       	std	Y+3, r12	; 0x03
     a3c:	ed 82       	std	Y+5, r14	; 0x05
     a3e:	fe 82       	std	Y+6, r15	; 0x06
     a40:	0f 83       	std	Y+7, r16	; 0x07
     a42:	18 87       	std	Y+8, r17	; 0x08
     a44:	c8 01       	movw	r24, r16
     a46:	b7 01       	movw	r22, r14
     a48:	0e 94 80 05 	call	0xb00	; 0xb00 <__clzsi2>
     a4c:	fc 01       	movw	r30, r24
     a4e:	31 97       	sbiw	r30, 0x01	; 1
     a50:	f7 ff       	sbrs	r31, 7
     a52:	3b c0       	rjmp	.+118    	; 0xaca <__floatunsisf+0xbc>
     a54:	22 27       	eor	r18, r18
     a56:	33 27       	eor	r19, r19
     a58:	2e 1b       	sub	r18, r30
     a5a:	3f 0b       	sbc	r19, r31
     a5c:	57 01       	movw	r10, r14
     a5e:	68 01       	movw	r12, r16
     a60:	02 2e       	mov	r0, r18
     a62:	04 c0       	rjmp	.+8      	; 0xa6c <__floatunsisf+0x5e>
     a64:	d6 94       	lsr	r13
     a66:	c7 94       	ror	r12
     a68:	b7 94       	ror	r11
     a6a:	a7 94       	ror	r10
     a6c:	0a 94       	dec	r0
     a6e:	d2 f7       	brpl	.-12     	; 0xa64 <__floatunsisf+0x56>
     a70:	40 e0       	ldi	r20, 0x00	; 0
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	60 e0       	ldi	r22, 0x00	; 0
     a76:	70 e0       	ldi	r23, 0x00	; 0
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	a0 e0       	ldi	r26, 0x00	; 0
     a7e:	b0 e0       	ldi	r27, 0x00	; 0
     a80:	04 c0       	rjmp	.+8      	; 0xa8a <__floatunsisf+0x7c>
     a82:	88 0f       	add	r24, r24
     a84:	99 1f       	adc	r25, r25
     a86:	aa 1f       	adc	r26, r26
     a88:	bb 1f       	adc	r27, r27
     a8a:	2a 95       	dec	r18
     a8c:	d2 f7       	brpl	.-12     	; 0xa82 <__floatunsisf+0x74>
     a8e:	01 97       	sbiw	r24, 0x01	; 1
     a90:	a1 09       	sbc	r26, r1
     a92:	b1 09       	sbc	r27, r1
     a94:	8e 21       	and	r24, r14
     a96:	9f 21       	and	r25, r15
     a98:	a0 23       	and	r26, r16
     a9a:	b1 23       	and	r27, r17
     a9c:	00 97       	sbiw	r24, 0x00	; 0
     a9e:	a1 05       	cpc	r26, r1
     aa0:	b1 05       	cpc	r27, r1
     aa2:	21 f0       	breq	.+8      	; 0xaac <__floatunsisf+0x9e>
     aa4:	41 e0       	ldi	r20, 0x01	; 1
     aa6:	50 e0       	ldi	r21, 0x00	; 0
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	4a 29       	or	r20, r10
     aae:	5b 29       	or	r21, r11
     ab0:	6c 29       	or	r22, r12
     ab2:	7d 29       	or	r23, r13
     ab4:	4d 83       	std	Y+5, r20	; 0x05
     ab6:	5e 83       	std	Y+6, r21	; 0x06
     ab8:	6f 83       	std	Y+7, r22	; 0x07
     aba:	78 87       	std	Y+8, r23	; 0x08
     abc:	8e e1       	ldi	r24, 0x1E	; 30
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	8e 1b       	sub	r24, r30
     ac2:	9f 0b       	sbc	r25, r31
     ac4:	9c 83       	std	Y+4, r25	; 0x04
     ac6:	8b 83       	std	Y+3, r24	; 0x03
     ac8:	12 c0       	rjmp	.+36     	; 0xaee <__floatunsisf+0xe0>
     aca:	30 97       	sbiw	r30, 0x00	; 0
     acc:	81 f0       	breq	.+32     	; 0xaee <__floatunsisf+0xe0>
     ace:	0e 2e       	mov	r0, r30
     ad0:	04 c0       	rjmp	.+8      	; 0xada <__floatunsisf+0xcc>
     ad2:	ee 0c       	add	r14, r14
     ad4:	ff 1c       	adc	r15, r15
     ad6:	00 1f       	adc	r16, r16
     ad8:	11 1f       	adc	r17, r17
     ada:	0a 94       	dec	r0
     adc:	d2 f7       	brpl	.-12     	; 0xad2 <__floatunsisf+0xc4>
     ade:	ed 82       	std	Y+5, r14	; 0x05
     ae0:	fe 82       	std	Y+6, r15	; 0x06
     ae2:	0f 83       	std	Y+7, r16	; 0x07
     ae4:	18 87       	std	Y+8, r17	; 0x08
     ae6:	ce 1a       	sub	r12, r30
     ae8:	df 0a       	sbc	r13, r31
     aea:	dc 82       	std	Y+4, r13	; 0x04
     aec:	cb 82       	std	Y+3, r12	; 0x03
     aee:	1a 82       	std	Y+2, r1	; 0x02
     af0:	ce 01       	movw	r24, r28
     af2:	01 96       	adiw	r24, 0x01	; 1
     af4:	0e 94 cf 05 	call	0xb9e	; 0xb9e <__pack_f>
     af8:	28 96       	adiw	r28, 0x08	; 8
     afa:	ea e0       	ldi	r30, 0x0A	; 10
     afc:	0c 94 51 27 	jmp	0x4ea2	; 0x4ea2 <__epilogue_restores__+0x10>

00000b00 <__clzsi2>:
     b00:	ef 92       	push	r14
     b02:	ff 92       	push	r15
     b04:	0f 93       	push	r16
     b06:	1f 93       	push	r17
     b08:	7b 01       	movw	r14, r22
     b0a:	8c 01       	movw	r16, r24
     b0c:	80 e0       	ldi	r24, 0x00	; 0
     b0e:	e8 16       	cp	r14, r24
     b10:	80 e0       	ldi	r24, 0x00	; 0
     b12:	f8 06       	cpc	r15, r24
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	08 07       	cpc	r16, r24
     b18:	80 e0       	ldi	r24, 0x00	; 0
     b1a:	18 07       	cpc	r17, r24
     b1c:	88 f4       	brcc	.+34     	; 0xb40 <__clzsi2+0x40>
     b1e:	8f ef       	ldi	r24, 0xFF	; 255
     b20:	e8 16       	cp	r14, r24
     b22:	f1 04       	cpc	r15, r1
     b24:	01 05       	cpc	r16, r1
     b26:	11 05       	cpc	r17, r1
     b28:	31 f0       	breq	.+12     	; 0xb36 <__clzsi2+0x36>
     b2a:	28 f0       	brcs	.+10     	; 0xb36 <__clzsi2+0x36>
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	90 e0       	ldi	r25, 0x00	; 0
     b30:	a0 e0       	ldi	r26, 0x00	; 0
     b32:	b0 e0       	ldi	r27, 0x00	; 0
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__clzsi2+0x64>
     b36:	80 e0       	ldi	r24, 0x00	; 0
     b38:	90 e0       	ldi	r25, 0x00	; 0
     b3a:	a0 e0       	ldi	r26, 0x00	; 0
     b3c:	b0 e0       	ldi	r27, 0x00	; 0
     b3e:	12 c0       	rjmp	.+36     	; 0xb64 <__clzsi2+0x64>
     b40:	80 e0       	ldi	r24, 0x00	; 0
     b42:	e8 16       	cp	r14, r24
     b44:	80 e0       	ldi	r24, 0x00	; 0
     b46:	f8 06       	cpc	r15, r24
     b48:	80 e0       	ldi	r24, 0x00	; 0
     b4a:	08 07       	cpc	r16, r24
     b4c:	81 e0       	ldi	r24, 0x01	; 1
     b4e:	18 07       	cpc	r17, r24
     b50:	28 f0       	brcs	.+10     	; 0xb5c <__clzsi2+0x5c>
     b52:	88 e1       	ldi	r24, 0x18	; 24
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	a0 e0       	ldi	r26, 0x00	; 0
     b58:	b0 e0       	ldi	r27, 0x00	; 0
     b5a:	04 c0       	rjmp	.+8      	; 0xb64 <__clzsi2+0x64>
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	a0 e0       	ldi	r26, 0x00	; 0
     b62:	b0 e0       	ldi	r27, 0x00	; 0
     b64:	20 e2       	ldi	r18, 0x20	; 32
     b66:	30 e0       	ldi	r19, 0x00	; 0
     b68:	40 e0       	ldi	r20, 0x00	; 0
     b6a:	50 e0       	ldi	r21, 0x00	; 0
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	4a 0b       	sbc	r20, r26
     b72:	5b 0b       	sbc	r21, r27
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__clzsi2+0x7e>
     b76:	16 95       	lsr	r17
     b78:	07 95       	ror	r16
     b7a:	f7 94       	ror	r15
     b7c:	e7 94       	ror	r14
     b7e:	8a 95       	dec	r24
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__clzsi2+0x76>
     b82:	f7 01       	movw	r30, r14
     b84:	e8 59       	subi	r30, 0x98	; 152
     b86:	ff 4f       	sbci	r31, 0xFF	; 255
     b88:	80 81       	ld	r24, Z
     b8a:	28 1b       	sub	r18, r24
     b8c:	31 09       	sbc	r19, r1
     b8e:	41 09       	sbc	r20, r1
     b90:	51 09       	sbc	r21, r1
     b92:	c9 01       	movw	r24, r18
     b94:	1f 91       	pop	r17
     b96:	0f 91       	pop	r16
     b98:	ff 90       	pop	r15
     b9a:	ef 90       	pop	r14
     b9c:	08 95       	ret

00000b9e <__pack_f>:
     b9e:	df 92       	push	r13
     ba0:	ef 92       	push	r14
     ba2:	ff 92       	push	r15
     ba4:	0f 93       	push	r16
     ba6:	1f 93       	push	r17
     ba8:	fc 01       	movw	r30, r24
     baa:	e4 80       	ldd	r14, Z+4	; 0x04
     bac:	f5 80       	ldd	r15, Z+5	; 0x05
     bae:	06 81       	ldd	r16, Z+6	; 0x06
     bb0:	17 81       	ldd	r17, Z+7	; 0x07
     bb2:	d1 80       	ldd	r13, Z+1	; 0x01
     bb4:	80 81       	ld	r24, Z
     bb6:	82 30       	cpi	r24, 0x02	; 2
     bb8:	48 f4       	brcc	.+18     	; 0xbcc <__pack_f+0x2e>
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	90 e0       	ldi	r25, 0x00	; 0
     bbe:	a0 e1       	ldi	r26, 0x10	; 16
     bc0:	b0 e0       	ldi	r27, 0x00	; 0
     bc2:	e8 2a       	or	r14, r24
     bc4:	f9 2a       	or	r15, r25
     bc6:	0a 2b       	or	r16, r26
     bc8:	1b 2b       	or	r17, r27
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <__pack_f+0x178>
     bcc:	84 30       	cpi	r24, 0x04	; 4
     bce:	09 f4       	brne	.+2      	; 0xbd2 <__pack_f+0x34>
     bd0:	9f c0       	rjmp	.+318    	; 0xd10 <__pack_f+0x172>
     bd2:	82 30       	cpi	r24, 0x02	; 2
     bd4:	21 f4       	brne	.+8      	; 0xbde <__pack_f+0x40>
     bd6:	ee 24       	eor	r14, r14
     bd8:	ff 24       	eor	r15, r15
     bda:	87 01       	movw	r16, r14
     bdc:	05 c0       	rjmp	.+10     	; 0xbe8 <__pack_f+0x4a>
     bde:	e1 14       	cp	r14, r1
     be0:	f1 04       	cpc	r15, r1
     be2:	01 05       	cpc	r16, r1
     be4:	11 05       	cpc	r17, r1
     be6:	19 f4       	brne	.+6      	; 0xbee <__pack_f+0x50>
     be8:	e0 e0       	ldi	r30, 0x00	; 0
     bea:	f0 e0       	ldi	r31, 0x00	; 0
     bec:	96 c0       	rjmp	.+300    	; 0xd1a <__pack_f+0x17c>
     bee:	62 81       	ldd	r22, Z+2	; 0x02
     bf0:	73 81       	ldd	r23, Z+3	; 0x03
     bf2:	9f ef       	ldi	r25, 0xFF	; 255
     bf4:	62 38       	cpi	r22, 0x82	; 130
     bf6:	79 07       	cpc	r23, r25
     bf8:	0c f0       	brlt	.+2      	; 0xbfc <__pack_f+0x5e>
     bfa:	5b c0       	rjmp	.+182    	; 0xcb2 <__pack_f+0x114>
     bfc:	22 e8       	ldi	r18, 0x82	; 130
     bfe:	3f ef       	ldi	r19, 0xFF	; 255
     c00:	26 1b       	sub	r18, r22
     c02:	37 0b       	sbc	r19, r23
     c04:	2a 31       	cpi	r18, 0x1A	; 26
     c06:	31 05       	cpc	r19, r1
     c08:	2c f0       	brlt	.+10     	; 0xc14 <__pack_f+0x76>
     c0a:	20 e0       	ldi	r18, 0x00	; 0
     c0c:	30 e0       	ldi	r19, 0x00	; 0
     c0e:	40 e0       	ldi	r20, 0x00	; 0
     c10:	50 e0       	ldi	r21, 0x00	; 0
     c12:	2a c0       	rjmp	.+84     	; 0xc68 <__pack_f+0xca>
     c14:	b8 01       	movw	r22, r16
     c16:	a7 01       	movw	r20, r14
     c18:	02 2e       	mov	r0, r18
     c1a:	04 c0       	rjmp	.+8      	; 0xc24 <__pack_f+0x86>
     c1c:	76 95       	lsr	r23
     c1e:	67 95       	ror	r22
     c20:	57 95       	ror	r21
     c22:	47 95       	ror	r20
     c24:	0a 94       	dec	r0
     c26:	d2 f7       	brpl	.-12     	; 0xc1c <__pack_f+0x7e>
     c28:	81 e0       	ldi	r24, 0x01	; 1
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	a0 e0       	ldi	r26, 0x00	; 0
     c2e:	b0 e0       	ldi	r27, 0x00	; 0
     c30:	04 c0       	rjmp	.+8      	; 0xc3a <__pack_f+0x9c>
     c32:	88 0f       	add	r24, r24
     c34:	99 1f       	adc	r25, r25
     c36:	aa 1f       	adc	r26, r26
     c38:	bb 1f       	adc	r27, r27
     c3a:	2a 95       	dec	r18
     c3c:	d2 f7       	brpl	.-12     	; 0xc32 <__pack_f+0x94>
     c3e:	01 97       	sbiw	r24, 0x01	; 1
     c40:	a1 09       	sbc	r26, r1
     c42:	b1 09       	sbc	r27, r1
     c44:	8e 21       	and	r24, r14
     c46:	9f 21       	and	r25, r15
     c48:	a0 23       	and	r26, r16
     c4a:	b1 23       	and	r27, r17
     c4c:	00 97       	sbiw	r24, 0x00	; 0
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	21 f0       	breq	.+8      	; 0xc5c <__pack_f+0xbe>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	90 e0       	ldi	r25, 0x00	; 0
     c58:	a0 e0       	ldi	r26, 0x00	; 0
     c5a:	b0 e0       	ldi	r27, 0x00	; 0
     c5c:	9a 01       	movw	r18, r20
     c5e:	ab 01       	movw	r20, r22
     c60:	28 2b       	or	r18, r24
     c62:	39 2b       	or	r19, r25
     c64:	4a 2b       	or	r20, r26
     c66:	5b 2b       	or	r21, r27
     c68:	da 01       	movw	r26, r20
     c6a:	c9 01       	movw	r24, r18
     c6c:	8f 77       	andi	r24, 0x7F	; 127
     c6e:	90 70       	andi	r25, 0x00	; 0
     c70:	a0 70       	andi	r26, 0x00	; 0
     c72:	b0 70       	andi	r27, 0x00	; 0
     c74:	80 34       	cpi	r24, 0x40	; 64
     c76:	91 05       	cpc	r25, r1
     c78:	a1 05       	cpc	r26, r1
     c7a:	b1 05       	cpc	r27, r1
     c7c:	39 f4       	brne	.+14     	; 0xc8c <__pack_f+0xee>
     c7e:	27 ff       	sbrs	r18, 7
     c80:	09 c0       	rjmp	.+18     	; 0xc94 <__pack_f+0xf6>
     c82:	20 5c       	subi	r18, 0xC0	; 192
     c84:	3f 4f       	sbci	r19, 0xFF	; 255
     c86:	4f 4f       	sbci	r20, 0xFF	; 255
     c88:	5f 4f       	sbci	r21, 0xFF	; 255
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__pack_f+0xf6>
     c8c:	21 5c       	subi	r18, 0xC1	; 193
     c8e:	3f 4f       	sbci	r19, 0xFF	; 255
     c90:	4f 4f       	sbci	r20, 0xFF	; 255
     c92:	5f 4f       	sbci	r21, 0xFF	; 255
     c94:	e0 e0       	ldi	r30, 0x00	; 0
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	20 30       	cpi	r18, 0x00	; 0
     c9a:	a0 e0       	ldi	r26, 0x00	; 0
     c9c:	3a 07       	cpc	r19, r26
     c9e:	a0 e0       	ldi	r26, 0x00	; 0
     ca0:	4a 07       	cpc	r20, r26
     ca2:	a0 e4       	ldi	r26, 0x40	; 64
     ca4:	5a 07       	cpc	r21, r26
     ca6:	10 f0       	brcs	.+4      	; 0xcac <__pack_f+0x10e>
     ca8:	e1 e0       	ldi	r30, 0x01	; 1
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	79 01       	movw	r14, r18
     cae:	8a 01       	movw	r16, r20
     cb0:	27 c0       	rjmp	.+78     	; 0xd00 <__pack_f+0x162>
     cb2:	60 38       	cpi	r22, 0x80	; 128
     cb4:	71 05       	cpc	r23, r1
     cb6:	64 f5       	brge	.+88     	; 0xd10 <__pack_f+0x172>
     cb8:	fb 01       	movw	r30, r22
     cba:	e1 58       	subi	r30, 0x81	; 129
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	d8 01       	movw	r26, r16
     cc0:	c7 01       	movw	r24, r14
     cc2:	8f 77       	andi	r24, 0x7F	; 127
     cc4:	90 70       	andi	r25, 0x00	; 0
     cc6:	a0 70       	andi	r26, 0x00	; 0
     cc8:	b0 70       	andi	r27, 0x00	; 0
     cca:	80 34       	cpi	r24, 0x40	; 64
     ccc:	91 05       	cpc	r25, r1
     cce:	a1 05       	cpc	r26, r1
     cd0:	b1 05       	cpc	r27, r1
     cd2:	39 f4       	brne	.+14     	; 0xce2 <__pack_f+0x144>
     cd4:	e7 fe       	sbrs	r14, 7
     cd6:	0d c0       	rjmp	.+26     	; 0xcf2 <__pack_f+0x154>
     cd8:	80 e4       	ldi	r24, 0x40	; 64
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	a0 e0       	ldi	r26, 0x00	; 0
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	04 c0       	rjmp	.+8      	; 0xcea <__pack_f+0x14c>
     ce2:	8f e3       	ldi	r24, 0x3F	; 63
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	a0 e0       	ldi	r26, 0x00	; 0
     ce8:	b0 e0       	ldi	r27, 0x00	; 0
     cea:	e8 0e       	add	r14, r24
     cec:	f9 1e       	adc	r15, r25
     cee:	0a 1f       	adc	r16, r26
     cf0:	1b 1f       	adc	r17, r27
     cf2:	17 ff       	sbrs	r17, 7
     cf4:	05 c0       	rjmp	.+10     	; 0xd00 <__pack_f+0x162>
     cf6:	16 95       	lsr	r17
     cf8:	07 95       	ror	r16
     cfa:	f7 94       	ror	r15
     cfc:	e7 94       	ror	r14
     cfe:	31 96       	adiw	r30, 0x01	; 1
     d00:	87 e0       	ldi	r24, 0x07	; 7
     d02:	16 95       	lsr	r17
     d04:	07 95       	ror	r16
     d06:	f7 94       	ror	r15
     d08:	e7 94       	ror	r14
     d0a:	8a 95       	dec	r24
     d0c:	d1 f7       	brne	.-12     	; 0xd02 <__pack_f+0x164>
     d0e:	05 c0       	rjmp	.+10     	; 0xd1a <__pack_f+0x17c>
     d10:	ee 24       	eor	r14, r14
     d12:	ff 24       	eor	r15, r15
     d14:	87 01       	movw	r16, r14
     d16:	ef ef       	ldi	r30, 0xFF	; 255
     d18:	f0 e0       	ldi	r31, 0x00	; 0
     d1a:	6e 2f       	mov	r22, r30
     d1c:	67 95       	ror	r22
     d1e:	66 27       	eor	r22, r22
     d20:	67 95       	ror	r22
     d22:	90 2f       	mov	r25, r16
     d24:	9f 77       	andi	r25, 0x7F	; 127
     d26:	d7 94       	ror	r13
     d28:	dd 24       	eor	r13, r13
     d2a:	d7 94       	ror	r13
     d2c:	8e 2f       	mov	r24, r30
     d2e:	86 95       	lsr	r24
     d30:	49 2f       	mov	r20, r25
     d32:	46 2b       	or	r20, r22
     d34:	58 2f       	mov	r21, r24
     d36:	5d 29       	or	r21, r13
     d38:	b7 01       	movw	r22, r14
     d3a:	ca 01       	movw	r24, r20
     d3c:	1f 91       	pop	r17
     d3e:	0f 91       	pop	r16
     d40:	ff 90       	pop	r15
     d42:	ef 90       	pop	r14
     d44:	df 90       	pop	r13
     d46:	08 95       	ret

00000d48 <__unpack_f>:
     d48:	fc 01       	movw	r30, r24
     d4a:	db 01       	movw	r26, r22
     d4c:	40 81       	ld	r20, Z
     d4e:	51 81       	ldd	r21, Z+1	; 0x01
     d50:	22 81       	ldd	r18, Z+2	; 0x02
     d52:	62 2f       	mov	r22, r18
     d54:	6f 77       	andi	r22, 0x7F	; 127
     d56:	70 e0       	ldi	r23, 0x00	; 0
     d58:	22 1f       	adc	r18, r18
     d5a:	22 27       	eor	r18, r18
     d5c:	22 1f       	adc	r18, r18
     d5e:	93 81       	ldd	r25, Z+3	; 0x03
     d60:	89 2f       	mov	r24, r25
     d62:	88 0f       	add	r24, r24
     d64:	82 2b       	or	r24, r18
     d66:	28 2f       	mov	r18, r24
     d68:	30 e0       	ldi	r19, 0x00	; 0
     d6a:	99 1f       	adc	r25, r25
     d6c:	99 27       	eor	r25, r25
     d6e:	99 1f       	adc	r25, r25
     d70:	11 96       	adiw	r26, 0x01	; 1
     d72:	9c 93       	st	X, r25
     d74:	11 97       	sbiw	r26, 0x01	; 1
     d76:	21 15       	cp	r18, r1
     d78:	31 05       	cpc	r19, r1
     d7a:	a9 f5       	brne	.+106    	; 0xde6 <__unpack_f+0x9e>
     d7c:	41 15       	cp	r20, r1
     d7e:	51 05       	cpc	r21, r1
     d80:	61 05       	cpc	r22, r1
     d82:	71 05       	cpc	r23, r1
     d84:	11 f4       	brne	.+4      	; 0xd8a <__unpack_f+0x42>
     d86:	82 e0       	ldi	r24, 0x02	; 2
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <__unpack_f+0xb0>
     d8a:	82 e8       	ldi	r24, 0x82	; 130
     d8c:	9f ef       	ldi	r25, 0xFF	; 255
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	9c 93       	st	X, r25
     d92:	8e 93       	st	-X, r24
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	9a 01       	movw	r18, r20
     d98:	ab 01       	movw	r20, r22
     d9a:	67 e0       	ldi	r22, 0x07	; 7
     d9c:	22 0f       	add	r18, r18
     d9e:	33 1f       	adc	r19, r19
     da0:	44 1f       	adc	r20, r20
     da2:	55 1f       	adc	r21, r21
     da4:	6a 95       	dec	r22
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0x54>
     da8:	83 e0       	ldi	r24, 0x03	; 3
     daa:	8c 93       	st	X, r24
     dac:	0d c0       	rjmp	.+26     	; 0xdc8 <__unpack_f+0x80>
     dae:	22 0f       	add	r18, r18
     db0:	33 1f       	adc	r19, r19
     db2:	44 1f       	adc	r20, r20
     db4:	55 1f       	adc	r21, r21
     db6:	12 96       	adiw	r26, 0x02	; 2
     db8:	8d 91       	ld	r24, X+
     dba:	9c 91       	ld	r25, X
     dbc:	13 97       	sbiw	r26, 0x03	; 3
     dbe:	01 97       	sbiw	r24, 0x01	; 1
     dc0:	13 96       	adiw	r26, 0x03	; 3
     dc2:	9c 93       	st	X, r25
     dc4:	8e 93       	st	-X, r24
     dc6:	12 97       	sbiw	r26, 0x02	; 2
     dc8:	20 30       	cpi	r18, 0x00	; 0
     dca:	80 e0       	ldi	r24, 0x00	; 0
     dcc:	38 07       	cpc	r19, r24
     dce:	80 e0       	ldi	r24, 0x00	; 0
     dd0:	48 07       	cpc	r20, r24
     dd2:	80 e4       	ldi	r24, 0x40	; 64
     dd4:	58 07       	cpc	r21, r24
     dd6:	58 f3       	brcs	.-42     	; 0xdae <__unpack_f+0x66>
     dd8:	14 96       	adiw	r26, 0x04	; 4
     dda:	2d 93       	st	X+, r18
     ddc:	3d 93       	st	X+, r19
     dde:	4d 93       	st	X+, r20
     de0:	5c 93       	st	X, r21
     de2:	17 97       	sbiw	r26, 0x07	; 7
     de4:	08 95       	ret
     de6:	2f 3f       	cpi	r18, 0xFF	; 255
     de8:	31 05       	cpc	r19, r1
     dea:	79 f4       	brne	.+30     	; 0xe0a <__unpack_f+0xc2>
     dec:	41 15       	cp	r20, r1
     dee:	51 05       	cpc	r21, r1
     df0:	61 05       	cpc	r22, r1
     df2:	71 05       	cpc	r23, r1
     df4:	19 f4       	brne	.+6      	; 0xdfc <__unpack_f+0xb4>
     df6:	84 e0       	ldi	r24, 0x04	; 4
     df8:	8c 93       	st	X, r24
     dfa:	08 95       	ret
     dfc:	64 ff       	sbrs	r22, 4
     dfe:	03 c0       	rjmp	.+6      	; 0xe06 <__unpack_f+0xbe>
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	8c 93       	st	X, r24
     e04:	12 c0       	rjmp	.+36     	; 0xe2a <__unpack_f+0xe2>
     e06:	1c 92       	st	X, r1
     e08:	10 c0       	rjmp	.+32     	; 0xe2a <__unpack_f+0xe2>
     e0a:	2f 57       	subi	r18, 0x7F	; 127
     e0c:	30 40       	sbci	r19, 0x00	; 0
     e0e:	13 96       	adiw	r26, 0x03	; 3
     e10:	3c 93       	st	X, r19
     e12:	2e 93       	st	-X, r18
     e14:	12 97       	sbiw	r26, 0x02	; 2
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	8c 93       	st	X, r24
     e1a:	87 e0       	ldi	r24, 0x07	; 7
     e1c:	44 0f       	add	r20, r20
     e1e:	55 1f       	adc	r21, r21
     e20:	66 1f       	adc	r22, r22
     e22:	77 1f       	adc	r23, r23
     e24:	8a 95       	dec	r24
     e26:	d1 f7       	brne	.-12     	; 0xe1c <__unpack_f+0xd4>
     e28:	70 64       	ori	r23, 0x40	; 64
     e2a:	14 96       	adiw	r26, 0x04	; 4
     e2c:	4d 93       	st	X+, r20
     e2e:	5d 93       	st	X+, r21
     e30:	6d 93       	st	X+, r22
     e32:	7c 93       	st	X, r23
     e34:	17 97       	sbiw	r26, 0x07	; 7
     e36:	08 95       	ret

00000e38 <__fpcmp_parts_f>:
     e38:	1f 93       	push	r17
     e3a:	dc 01       	movw	r26, r24
     e3c:	fb 01       	movw	r30, r22
     e3e:	9c 91       	ld	r25, X
     e40:	92 30       	cpi	r25, 0x02	; 2
     e42:	08 f4       	brcc	.+2      	; 0xe46 <__fpcmp_parts_f+0xe>
     e44:	47 c0       	rjmp	.+142    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e46:	80 81       	ld	r24, Z
     e48:	82 30       	cpi	r24, 0x02	; 2
     e4a:	08 f4       	brcc	.+2      	; 0xe4e <__fpcmp_parts_f+0x16>
     e4c:	43 c0       	rjmp	.+134    	; 0xed4 <__fpcmp_parts_f+0x9c>
     e4e:	94 30       	cpi	r25, 0x04	; 4
     e50:	51 f4       	brne	.+20     	; 0xe66 <__fpcmp_parts_f+0x2e>
     e52:	11 96       	adiw	r26, 0x01	; 1
     e54:	1c 91       	ld	r17, X
     e56:	84 30       	cpi	r24, 0x04	; 4
     e58:	99 f5       	brne	.+102    	; 0xec0 <__fpcmp_parts_f+0x88>
     e5a:	81 81       	ldd	r24, Z+1	; 0x01
     e5c:	68 2f       	mov	r22, r24
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	61 1b       	sub	r22, r17
     e62:	71 09       	sbc	r23, r1
     e64:	3f c0       	rjmp	.+126    	; 0xee4 <__fpcmp_parts_f+0xac>
     e66:	84 30       	cpi	r24, 0x04	; 4
     e68:	21 f0       	breq	.+8      	; 0xe72 <__fpcmp_parts_f+0x3a>
     e6a:	92 30       	cpi	r25, 0x02	; 2
     e6c:	31 f4       	brne	.+12     	; 0xe7a <__fpcmp_parts_f+0x42>
     e6e:	82 30       	cpi	r24, 0x02	; 2
     e70:	b9 f1       	breq	.+110    	; 0xee0 <__fpcmp_parts_f+0xa8>
     e72:	81 81       	ldd	r24, Z+1	; 0x01
     e74:	88 23       	and	r24, r24
     e76:	89 f1       	breq	.+98     	; 0xeda <__fpcmp_parts_f+0xa2>
     e78:	2d c0       	rjmp	.+90     	; 0xed4 <__fpcmp_parts_f+0x9c>
     e7a:	11 96       	adiw	r26, 0x01	; 1
     e7c:	1c 91       	ld	r17, X
     e7e:	11 97       	sbiw	r26, 0x01	; 1
     e80:	82 30       	cpi	r24, 0x02	; 2
     e82:	f1 f0       	breq	.+60     	; 0xec0 <__fpcmp_parts_f+0x88>
     e84:	81 81       	ldd	r24, Z+1	; 0x01
     e86:	18 17       	cp	r17, r24
     e88:	d9 f4       	brne	.+54     	; 0xec0 <__fpcmp_parts_f+0x88>
     e8a:	12 96       	adiw	r26, 0x02	; 2
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	13 97       	sbiw	r26, 0x03	; 3
     e92:	82 81       	ldd	r24, Z+2	; 0x02
     e94:	93 81       	ldd	r25, Z+3	; 0x03
     e96:	82 17       	cp	r24, r18
     e98:	93 07       	cpc	r25, r19
     e9a:	94 f0       	brlt	.+36     	; 0xec0 <__fpcmp_parts_f+0x88>
     e9c:	28 17       	cp	r18, r24
     e9e:	39 07       	cpc	r19, r25
     ea0:	bc f0       	brlt	.+46     	; 0xed0 <__fpcmp_parts_f+0x98>
     ea2:	14 96       	adiw	r26, 0x04	; 4
     ea4:	8d 91       	ld	r24, X+
     ea6:	9d 91       	ld	r25, X+
     ea8:	0d 90       	ld	r0, X+
     eaa:	bc 91       	ld	r27, X
     eac:	a0 2d       	mov	r26, r0
     eae:	24 81       	ldd	r18, Z+4	; 0x04
     eb0:	35 81       	ldd	r19, Z+5	; 0x05
     eb2:	46 81       	ldd	r20, Z+6	; 0x06
     eb4:	57 81       	ldd	r21, Z+7	; 0x07
     eb6:	28 17       	cp	r18, r24
     eb8:	39 07       	cpc	r19, r25
     eba:	4a 07       	cpc	r20, r26
     ebc:	5b 07       	cpc	r21, r27
     ebe:	18 f4       	brcc	.+6      	; 0xec6 <__fpcmp_parts_f+0x8e>
     ec0:	11 23       	and	r17, r17
     ec2:	41 f0       	breq	.+16     	; 0xed4 <__fpcmp_parts_f+0x9c>
     ec4:	0a c0       	rjmp	.+20     	; 0xeda <__fpcmp_parts_f+0xa2>
     ec6:	82 17       	cp	r24, r18
     ec8:	93 07       	cpc	r25, r19
     eca:	a4 07       	cpc	r26, r20
     ecc:	b5 07       	cpc	r27, r21
     ece:	40 f4       	brcc	.+16     	; 0xee0 <__fpcmp_parts_f+0xa8>
     ed0:	11 23       	and	r17, r17
     ed2:	19 f0       	breq	.+6      	; 0xeda <__fpcmp_parts_f+0xa2>
     ed4:	61 e0       	ldi	r22, 0x01	; 1
     ed6:	70 e0       	ldi	r23, 0x00	; 0
     ed8:	05 c0       	rjmp	.+10     	; 0xee4 <__fpcmp_parts_f+0xac>
     eda:	6f ef       	ldi	r22, 0xFF	; 255
     edc:	7f ef       	ldi	r23, 0xFF	; 255
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <__fpcmp_parts_f+0xac>
     ee0:	60 e0       	ldi	r22, 0x00	; 0
     ee2:	70 e0       	ldi	r23, 0x00	; 0
     ee4:	cb 01       	movw	r24, r22
     ee6:	1f 91       	pop	r17
     ee8:	08 95       	ret

00000eea <USART_init>:
static void (*TXC_CallBackFunc)(void);
static void (*RXC_CallBackFunc)(void);
static void (*UDRE_CallBackFunc)(void);

void USART_init(void)
{
     eea:	df 93       	push	r29
     eec:	cf 93       	push	r28
     eee:	00 d0       	rcall	.+0      	; 0xef0 <USART_init+0x6>
     ef0:	cd b7       	in	r28, 0x3d	; 61
     ef2:	de b7       	in	r29, 0x3e	; 62
   u16 UBBR_Temp = 0;
     ef4:	1a 82       	std	Y+2, r1	; 0x02
     ef6:	19 82       	std	Y+1, r1	; 0x01
	#if defined USART_Tx_Only
	SET_BIT(UCSRB,TXEN);
	#elif defined USART_Rx_Only
	SET_BIT(UCSRB,RXEN);
	#elif defined USART_Tx_Rx
	SET_BIT(UCSRB,TXEN);
     ef8:	aa e2       	ldi	r26, 0x2A	; 42
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	ea e2       	ldi	r30, 0x2A	; 42
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	88 60       	ori	r24, 0x08	; 8
     f04:	8c 93       	st	X, r24
	SET_BIT(UCSRB,RXEN);
     f06:	aa e2       	ldi	r26, 0x2A	; 42
     f08:	b0 e0       	ldi	r27, 0x00	; 0
     f0a:	ea e2       	ldi	r30, 0x2A	; 42
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	80 81       	ld	r24, Z
     f10:	80 61       	ori	r24, 0x10	; 16
     f12:	8c 93       	st	X, r24
	#elif defined USART_Tx_InterruptEnable
    SET_BIT(UCSRB,TXCIE);
	#elif defined USART_UDRE_InterruptEnable
    SET_BIT(UCSRB,UDRIE);
	#elif defined USART_RxComplete_TxComplete_InterruptEnable
    SET_BIT(UCSRB,RXCIE);
     f14:	aa e2       	ldi	r26, 0x2A	; 42
     f16:	b0 e0       	ldi	r27, 0x00	; 0
     f18:	ea e2       	ldi	r30, 0x2A	; 42
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	80 68       	ori	r24, 0x80	; 128
     f20:	8c 93       	st	X, r24
    SET_BIT(UCSRB,TXCIE);
     f22:	aa e2       	ldi	r26, 0x2A	; 42
     f24:	b0 e0       	ldi	r27, 0x00	; 0
     f26:	ea e2       	ldi	r30, 0x2A	; 42
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	80 64       	ori	r24, 0x40	; 64
     f2e:	8c 93       	st	X, r24
    SET_BIT(UCSRB,TXCIE);
    SET_BIT(UCSRB,UDRIE);
	#endif
    //ProcessorType
	#if defined USART_SingleProcessor
    CLEAR_BIT(UCSRA,MPCM);
     f30:	ab e2       	ldi	r26, 0x2B	; 43
     f32:	b0 e0       	ldi	r27, 0x00	; 0
     f34:	eb e2       	ldi	r30, 0x2B	; 43
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	8e 7f       	andi	r24, 0xFE	; 254
     f3c:	8c 93       	st	X, r24
    SET_BIT(UCSRA,MPCM);
    #endif

    //OperationMode
    #if defined USART_Asynchronus_NormalSpeed
    UBBR_Temp=((f32)F_CPU) /((16.0)*(BaudRate))-0.5;
     f3e:	83 e3       	ldi	r24, 0x33	; 51
     f40:	90 e0       	ldi	r25, 0x00	; 0
     f42:	9a 83       	std	Y+2, r25	; 0x02
     f44:	89 83       	std	Y+1, r24	; 0x01
    SET_BIT(UCSRC,URSEL);
     f46:	a0 e4       	ldi	r26, 0x40	; 64
     f48:	b0 e0       	ldi	r27, 0x00	; 0
     f4a:	e0 e4       	ldi	r30, 0x40	; 64
     f4c:	f0 e0       	ldi	r31, 0x00	; 0
     f4e:	80 81       	ld	r24, Z
     f50:	80 68       	ori	r24, 0x80	; 128
     f52:	8c 93       	st	X, r24
    SET_BIT(UCSRC,URSEL);
    SET_BIT(UCSRC,UMSEL);
	#endif

    //Set BaudRate Value in UBRR Register
    UBRRH = (u16)(UBBR_Temp>>8);
     f54:	e0 e4       	ldi	r30, 0x40	; 64
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	89 81       	ldd	r24, Y+1	; 0x01
     f5a:	9a 81       	ldd	r25, Y+2	; 0x02
     f5c:	89 2f       	mov	r24, r25
     f5e:	99 27       	eor	r25, r25
     f60:	80 83       	st	Z, r24
    UBRRL = (u8)UBBR_Temp;
     f62:	e9 e2       	ldi	r30, 0x29	; 41
     f64:	f0 e0       	ldi	r31, 0x00	; 0
     f66:	89 81       	ldd	r24, Y+1	; 0x01
     f68:	80 83       	st	Z, r24

    //ClockPolarity
	#if defined USART_Recieve_Sample_OnFalling_Transmit_Sample_OnRising
    CLEAR_BIT(UCSRC,UCPOL);
	#elif defined USART_Recieve_Sample_OnRising_Transmit_Sample_OnFalling
    SET_BIT(UCSRC,UCPOL);
     f6a:	a0 e4       	ldi	r26, 0x40	; 64
     f6c:	b0 e0       	ldi	r27, 0x00	; 0
     f6e:	e0 e4       	ldi	r30, 0x40	; 64
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	81 60       	ori	r24, 0x01	; 1
     f76:	8c 93       	st	X, r24
    #endif
    //ControlFrame
    //StopBit Number
    #if defined USART_Frame_1StopBit
    CLEAR_BIT(UCSRC,USBS);
     f78:	a0 e4       	ldi	r26, 0x40	; 64
     f7a:	b0 e0       	ldi	r27, 0x00	; 0
     f7c:	e0 e4       	ldi	r30, 0x40	; 64
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	80 81       	ld	r24, Z
     f82:	87 7f       	andi	r24, 0xF7	; 247
     f84:	8c 93       	st	X, r24
    #elif defined USART_Frame_2StopBit
    SET_BIT(UCSRC,USBS);
    #endif
    //Parity
    #if defined USART_Frame_DisableParity
    CLEAR_BIT(UCSRC,UPM0);
     f86:	a0 e4       	ldi	r26, 0x40	; 64
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	e0 e4       	ldi	r30, 0x40	; 64
     f8c:	f0 e0       	ldi	r31, 0x00	; 0
     f8e:	80 81       	ld	r24, Z
     f90:	8f 7e       	andi	r24, 0xEF	; 239
     f92:	8c 93       	st	X, r24
    CLEAR_BIT(UCSRC,UPM1);
     f94:	a0 e4       	ldi	r26, 0x40	; 64
     f96:	b0 e0       	ldi	r27, 0x00	; 0
     f98:	e0 e4       	ldi	r30, 0x40	; 64
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	80 81       	ld	r24, Z
     f9e:	8f 7d       	andi	r24, 0xDF	; 223
     fa0:	8c 93       	st	X, r24
	#elif defined USART_7DataBit
    CLEAR_BIT(UCSRC,UCSZ0);
    SET_BIT(UCSRC,UCSZ1);
    CLEAR_BIT(UCSRC,UCSZ2);
	#elif defined USART_8DataBit
    SET_BIT(UCSRC,UCSZ0);
     fa2:	a0 e4       	ldi	r26, 0x40	; 64
     fa4:	b0 e0       	ldi	r27, 0x00	; 0
     fa6:	e0 e4       	ldi	r30, 0x40	; 64
     fa8:	f0 e0       	ldi	r31, 0x00	; 0
     faa:	80 81       	ld	r24, Z
     fac:	82 60       	ori	r24, 0x02	; 2
     fae:	8c 93       	st	X, r24
    SET_BIT(UCSRC,UCSZ1);
     fb0:	a0 e4       	ldi	r26, 0x40	; 64
     fb2:	b0 e0       	ldi	r27, 0x00	; 0
     fb4:	e0 e4       	ldi	r30, 0x40	; 64
     fb6:	f0 e0       	ldi	r31, 0x00	; 0
     fb8:	80 81       	ld	r24, Z
     fba:	84 60       	ori	r24, 0x04	; 4
     fbc:	8c 93       	st	X, r24
    CLEAR_BIT(UCSRC,UCSZ2);
     fbe:	a0 e4       	ldi	r26, 0x40	; 64
     fc0:	b0 e0       	ldi	r27, 0x00	; 0
     fc2:	e0 e4       	ldi	r30, 0x40	; 64
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	80 81       	ld	r24, Z
     fc8:	8b 7f       	andi	r24, 0xFB	; 251
     fca:	8c 93       	st	X, r24
    SET_BIT(UCSRC,UCSZ0);
    SET_BIT(UCSRC,UCSZ1);
    SET_BIT(UCSRC,UCSZ2);
    #endif

}
     fcc:	0f 90       	pop	r0
     fce:	0f 90       	pop	r0
     fd0:	cf 91       	pop	r28
     fd2:	df 91       	pop	r29
     fd4:	08 95       	ret

00000fd6 <USART_Transmit_Data>:

void USART_Transmit_Data(u8 Tx_Data)
{
     fd6:	df 93       	push	r29
     fd8:	cf 93       	push	r28
     fda:	0f 92       	push	r0
     fdc:	cd b7       	in	r28, 0x3d	; 61
     fde:	de b7       	in	r29, 0x3e	; 62
     fe0:	89 83       	std	Y+1, r24	; 0x01
	/* by using interrupt method when the UDRE ready and equal 1 start to transmit*/
	while(IS_BIT_CLEAR(UCSRA, UDRE));
     fe2:	eb e2       	ldi	r30, 0x2B	; 43
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	80 81       	ld	r24, Z
     fe8:	88 2f       	mov	r24, r24
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	80 72       	andi	r24, 0x20	; 32
     fee:	90 70       	andi	r25, 0x00	; 0
     ff0:	00 97       	sbiw	r24, 0x00	; 0
     ff2:	b9 f3       	breq	.-18     	; 0xfe2 <USART_Transmit_Data+0xc>
		#elif defined USART_6DataBit
		UDR = Tx_Data;
		#elif defined USART_7DataBit
		UDR = Tx_Data;
		#elif defined USART_8DataBit
		UDR = Tx_Data;
     ff4:	ec e2       	ldi	r30, 0x2C	; 44
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	89 81       	ldd	r24, Y+1	; 0x01
     ffa:	80 83       	st	Z, r24
		/*Clear bit of TXB8 and select bit no of Data 9 and shifted it TXB8 bit*/
		UCSRB |= (UCSRB & CLEAR_TXB8) | ((Tx_Data&(Select_bit_9))>>Shift_No_from_9th_DataBit_to_TXB8_bit);
		/*Rest of 9 bit data stored in the UDR Register*/
		UDR = Tx_Data;
		#endif
}
     ffc:	0f 90       	pop	r0
     ffe:	cf 91       	pop	r28
    1000:	df 91       	pop	r29
    1002:	08 95       	ret

00001004 <USART_Receive_Data>:
STD_Return USART_Receive_Data(u8 *Rx_Data)
{
    1004:	df 93       	push	r29
    1006:	cf 93       	push	r28
    1008:	00 d0       	rcall	.+0      	; 0x100a <USART_Receive_Data+0x6>
    100a:	0f 92       	push	r0
    100c:	cd b7       	in	r28, 0x3d	; 61
    100e:	de b7       	in	r29, 0x3e	; 62
    1010:	9a 83       	std	Y+2, r25	; 0x02
    1012:	89 83       	std	Y+1, r24	; 0x01

	while(IS_BIT_CLEAR(UCSRA,RXC));
    1014:	eb e2       	ldi	r30, 0x2B	; 43
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	80 81       	ld	r24, Z
    101a:	88 23       	and	r24, r24
    101c:	dc f7       	brge	.-10     	; 0x1014 <USART_Receive_Data+0x10>
		//Error found solve by users
			if ((IS_BIT_SET(UCSRA,FE))||(IS_BIT_SET(UCSRA,DOR))||(IS_BIT_SET(UCSRA,PE)))
    101e:	eb e2       	ldi	r30, 0x2B	; 43
    1020:	f0 e0       	ldi	r31, 0x00	; 0
    1022:	80 81       	ld	r24, Z
    1024:	88 2f       	mov	r24, r24
    1026:	90 e0       	ldi	r25, 0x00	; 0
    1028:	80 71       	andi	r24, 0x10	; 16
    102a:	90 70       	andi	r25, 0x00	; 0
    102c:	00 97       	sbiw	r24, 0x00	; 0
    102e:	91 f4       	brne	.+36     	; 0x1054 <USART_Receive_Data+0x50>
    1030:	eb e2       	ldi	r30, 0x2B	; 43
    1032:	f0 e0       	ldi	r31, 0x00	; 0
    1034:	80 81       	ld	r24, Z
    1036:	88 2f       	mov	r24, r24
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	88 70       	andi	r24, 0x08	; 8
    103c:	90 70       	andi	r25, 0x00	; 0
    103e:	00 97       	sbiw	r24, 0x00	; 0
    1040:	49 f4       	brne	.+18     	; 0x1054 <USART_Receive_Data+0x50>
    1042:	eb e2       	ldi	r30, 0x2B	; 43
    1044:	f0 e0       	ldi	r31, 0x00	; 0
    1046:	80 81       	ld	r24, Z
    1048:	88 2f       	mov	r24, r24
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	84 70       	andi	r24, 0x04	; 4
    104e:	90 70       	andi	r25, 0x00	; 0
    1050:	00 97       	sbiw	r24, 0x00	; 0
    1052:	11 f0       	breq	.+4      	; 0x1058 <USART_Receive_Data+0x54>
			{
				return E_OK;
    1054:	1b 82       	std	Y+3, r1	; 0x03
    1056:	08 c0       	rjmp	.+16     	; 0x1068 <USART_Receive_Data+0x64>
					#elif defined USART_6DataBit
					*Rx_Data = UDR;
					#elif defined USART_7DataBit
					*Rx_Data = UDR;
					#elif defined USART_8DataBit
					*Rx_Data = UDR;
    1058:	ec e2       	ldi	r30, 0x2C	; 44
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	80 81       	ld	r24, Z
    105e:	e9 81       	ldd	r30, Y+1	; 0x01
    1060:	fa 81       	ldd	r31, Y+2	; 0x02
    1062:	80 83       	st	Z, r24
					#elif defined USART_9DataBit
					*Rx_Data |= ((UCSRB&Select_bit_RXB8)<<Shift_No_from_RXB8_to_9th_DataBit);
					*Rx_Data |= UDR;
					#endif
	}
	return E_NOK;
    1064:	81 e0       	ldi	r24, 0x01	; 1
    1066:	8b 83       	std	Y+3, r24	; 0x03
    1068:	8b 81       	ldd	r24, Y+3	; 0x03
}
    106a:	0f 90       	pop	r0
    106c:	0f 90       	pop	r0
    106e:	0f 90       	pop	r0
    1070:	cf 91       	pop	r28
    1072:	df 91       	pop	r29
    1074:	08 95       	ret

00001076 <TXC_Callback>:

void TXC_Callback(void(*Func_PTR)(void))
{
    1076:	df 93       	push	r29
    1078:	cf 93       	push	r28
    107a:	00 d0       	rcall	.+0      	; 0x107c <TXC_Callback+0x6>
    107c:	cd b7       	in	r28, 0x3d	; 61
    107e:	de b7       	in	r29, 0x3e	; 62
    1080:	9a 83       	std	Y+2, r25	; 0x02
    1082:	89 83       	std	Y+1, r24	; 0x01
	TXC_CallBackFunc = Func_PTR;
    1084:	89 81       	ldd	r24, Y+1	; 0x01
    1086:	9a 81       	ldd	r25, Y+2	; 0x02
    1088:	90 93 81 01 	sts	0x0181, r25
    108c:	80 93 80 01 	sts	0x0180, r24
}
    1090:	0f 90       	pop	r0
    1092:	0f 90       	pop	r0
    1094:	cf 91       	pop	r28
    1096:	df 91       	pop	r29
    1098:	08 95       	ret

0000109a <__vector_15>:
ISR(USART_TXC_vect)
{
    109a:	1f 92       	push	r1
    109c:	0f 92       	push	r0
    109e:	0f b6       	in	r0, 0x3f	; 63
    10a0:	0f 92       	push	r0
    10a2:	11 24       	eor	r1, r1
    10a4:	2f 93       	push	r18
    10a6:	3f 93       	push	r19
    10a8:	4f 93       	push	r20
    10aa:	5f 93       	push	r21
    10ac:	6f 93       	push	r22
    10ae:	7f 93       	push	r23
    10b0:	8f 93       	push	r24
    10b2:	9f 93       	push	r25
    10b4:	af 93       	push	r26
    10b6:	bf 93       	push	r27
    10b8:	ef 93       	push	r30
    10ba:	ff 93       	push	r31
    10bc:	df 93       	push	r29
    10be:	cf 93       	push	r28
    10c0:	cd b7       	in	r28, 0x3d	; 61
    10c2:	de b7       	in	r29, 0x3e	; 62
	(*TXC_CallBackFunc)();
    10c4:	e0 91 80 01 	lds	r30, 0x0180
    10c8:	f0 91 81 01 	lds	r31, 0x0181
    10cc:	09 95       	icall
}
    10ce:	cf 91       	pop	r28
    10d0:	df 91       	pop	r29
    10d2:	ff 91       	pop	r31
    10d4:	ef 91       	pop	r30
    10d6:	bf 91       	pop	r27
    10d8:	af 91       	pop	r26
    10da:	9f 91       	pop	r25
    10dc:	8f 91       	pop	r24
    10de:	7f 91       	pop	r23
    10e0:	6f 91       	pop	r22
    10e2:	5f 91       	pop	r21
    10e4:	4f 91       	pop	r20
    10e6:	3f 91       	pop	r19
    10e8:	2f 91       	pop	r18
    10ea:	0f 90       	pop	r0
    10ec:	0f be       	out	0x3f, r0	; 63
    10ee:	0f 90       	pop	r0
    10f0:	1f 90       	pop	r1
    10f2:	18 95       	reti

000010f4 <RXC_Callback>:

void RXC_Callback(void(*Func_PTR)(void))
{
    10f4:	df 93       	push	r29
    10f6:	cf 93       	push	r28
    10f8:	00 d0       	rcall	.+0      	; 0x10fa <RXC_Callback+0x6>
    10fa:	cd b7       	in	r28, 0x3d	; 61
    10fc:	de b7       	in	r29, 0x3e	; 62
    10fe:	9a 83       	std	Y+2, r25	; 0x02
    1100:	89 83       	std	Y+1, r24	; 0x01
	RXC_CallBackFunc = Func_PTR;
    1102:	89 81       	ldd	r24, Y+1	; 0x01
    1104:	9a 81       	ldd	r25, Y+2	; 0x02
    1106:	90 93 83 01 	sts	0x0183, r25
    110a:	80 93 82 01 	sts	0x0182, r24
}
    110e:	0f 90       	pop	r0
    1110:	0f 90       	pop	r0
    1112:	cf 91       	pop	r28
    1114:	df 91       	pop	r29
    1116:	08 95       	ret

00001118 <__vector_13>:
ISR(USART_RXC_vect)
{
    1118:	1f 92       	push	r1
    111a:	0f 92       	push	r0
    111c:	0f b6       	in	r0, 0x3f	; 63
    111e:	0f 92       	push	r0
    1120:	11 24       	eor	r1, r1
    1122:	2f 93       	push	r18
    1124:	3f 93       	push	r19
    1126:	4f 93       	push	r20
    1128:	5f 93       	push	r21
    112a:	6f 93       	push	r22
    112c:	7f 93       	push	r23
    112e:	8f 93       	push	r24
    1130:	9f 93       	push	r25
    1132:	af 93       	push	r26
    1134:	bf 93       	push	r27
    1136:	ef 93       	push	r30
    1138:	ff 93       	push	r31
    113a:	df 93       	push	r29
    113c:	cf 93       	push	r28
    113e:	cd b7       	in	r28, 0x3d	; 61
    1140:	de b7       	in	r29, 0x3e	; 62
	(*RXC_CallBackFunc)();
    1142:	e0 91 82 01 	lds	r30, 0x0182
    1146:	f0 91 83 01 	lds	r31, 0x0183
    114a:	09 95       	icall
}
    114c:	cf 91       	pop	r28
    114e:	df 91       	pop	r29
    1150:	ff 91       	pop	r31
    1152:	ef 91       	pop	r30
    1154:	bf 91       	pop	r27
    1156:	af 91       	pop	r26
    1158:	9f 91       	pop	r25
    115a:	8f 91       	pop	r24
    115c:	7f 91       	pop	r23
    115e:	6f 91       	pop	r22
    1160:	5f 91       	pop	r21
    1162:	4f 91       	pop	r20
    1164:	3f 91       	pop	r19
    1166:	2f 91       	pop	r18
    1168:	0f 90       	pop	r0
    116a:	0f be       	out	0x3f, r0	; 63
    116c:	0f 90       	pop	r0
    116e:	1f 90       	pop	r1
    1170:	18 95       	reti

00001172 <UDRE_Callback>:

void UDRE_Callback(void(*Func_PTR)(void))
{
    1172:	df 93       	push	r29
    1174:	cf 93       	push	r28
    1176:	00 d0       	rcall	.+0      	; 0x1178 <UDRE_Callback+0x6>
    1178:	cd b7       	in	r28, 0x3d	; 61
    117a:	de b7       	in	r29, 0x3e	; 62
    117c:	9a 83       	std	Y+2, r25	; 0x02
    117e:	89 83       	std	Y+1, r24	; 0x01
	UDRE_CallBackFunc = Func_PTR;
    1180:	89 81       	ldd	r24, Y+1	; 0x01
    1182:	9a 81       	ldd	r25, Y+2	; 0x02
    1184:	90 93 85 01 	sts	0x0185, r25
    1188:	80 93 84 01 	sts	0x0184, r24
}
    118c:	0f 90       	pop	r0
    118e:	0f 90       	pop	r0
    1190:	cf 91       	pop	r28
    1192:	df 91       	pop	r29
    1194:	08 95       	ret

00001196 <__vector_14>:

ISR(USART_UDRE_vect)
{
    1196:	1f 92       	push	r1
    1198:	0f 92       	push	r0
    119a:	0f b6       	in	r0, 0x3f	; 63
    119c:	0f 92       	push	r0
    119e:	11 24       	eor	r1, r1
    11a0:	2f 93       	push	r18
    11a2:	3f 93       	push	r19
    11a4:	4f 93       	push	r20
    11a6:	5f 93       	push	r21
    11a8:	6f 93       	push	r22
    11aa:	7f 93       	push	r23
    11ac:	8f 93       	push	r24
    11ae:	9f 93       	push	r25
    11b0:	af 93       	push	r26
    11b2:	bf 93       	push	r27
    11b4:	ef 93       	push	r30
    11b6:	ff 93       	push	r31
    11b8:	df 93       	push	r29
    11ba:	cf 93       	push	r28
    11bc:	cd b7       	in	r28, 0x3d	; 61
    11be:	de b7       	in	r29, 0x3e	; 62
	(*UDRE_CallBackFunc)();
    11c0:	e0 91 84 01 	lds	r30, 0x0184
    11c4:	f0 91 85 01 	lds	r31, 0x0185
    11c8:	09 95       	icall
}
    11ca:	cf 91       	pop	r28
    11cc:	df 91       	pop	r29
    11ce:	ff 91       	pop	r31
    11d0:	ef 91       	pop	r30
    11d2:	bf 91       	pop	r27
    11d4:	af 91       	pop	r26
    11d6:	9f 91       	pop	r25
    11d8:	8f 91       	pop	r24
    11da:	7f 91       	pop	r23
    11dc:	6f 91       	pop	r22
    11de:	5f 91       	pop	r21
    11e0:	4f 91       	pop	r20
    11e2:	3f 91       	pop	r19
    11e4:	2f 91       	pop	r18
    11e6:	0f 90       	pop	r0
    11e8:	0f be       	out	0x3f, r0	; 63
    11ea:	0f 90       	pop	r0
    11ec:	1f 90       	pop	r1
    11ee:	18 95       	reti

000011f0 <Timer0_init>:
static void (*Timer1_ICU_CallBackFunc)(void);
static void (*Timer2_OVF_CallBack_Func)(void);
static void (*Timer2_CTC_CallBack_Func)(void);

void Timer0_init(void)
{
    11f0:	df 93       	push	r29
    11f2:	cf 93       	push	r28
    11f4:	cd b7       	in	r28, 0x3d	; 61
    11f6:	de b7       	in	r29, 0x3e	; 62
						SET_BIT(TCCR0,COM00);
						SET_BIT(TCCR0,COM01);
		#endif

#elif  defined Timer0_Fast_PWM_Mode
		SET_BIT(TCCR0,WGM00);
    11f8:	a3 e5       	ldi	r26, 0x53	; 83
    11fa:	b0 e0       	ldi	r27, 0x00	; 0
    11fc:	e3 e5       	ldi	r30, 0x53	; 83
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	80 81       	ld	r24, Z
    1202:	80 64       	ori	r24, 0x40	; 64
    1204:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
    1206:	a3 e5       	ldi	r26, 0x53	; 83
    1208:	b0 e0       	ldi	r27, 0x00	; 0
    120a:	e3 e5       	ldi	r30, 0x53	; 83
    120c:	f0 e0       	ldi	r31, 0x00	; 0
    120e:	80 81       	ld	r24, Z
    1210:	88 60       	ori	r24, 0x08	; 8
    1212:	8c 93       	st	X, r24
		/*OC0 -> PINB3 in Atmega32*/
		#if defined Normal_PORT_Operation //OC0 Disconnected
				CLEAR_BIT(TCCR0,COM00);
				CLEAR_BIT(TCCR0,COM01);
		#elif defined ClearCompareMatch_SetTop_OCO	//Non_Inverted Mode
				CLEAR_BIT(TCCR0,COM00);
    1214:	a3 e5       	ldi	r26, 0x53	; 83
    1216:	b0 e0       	ldi	r27, 0x00	; 0
    1218:	e3 e5       	ldi	r30, 0x53	; 83
    121a:	f0 e0       	ldi	r31, 0x00	; 0
    121c:	80 81       	ld	r24, Z
    121e:	8f 7e       	andi	r24, 0xEF	; 239
    1220:	8c 93       	st	X, r24
				SET_BIT(TCCR0,COM01);
    1222:	a3 e5       	ldi	r26, 0x53	; 83
    1224:	b0 e0       	ldi	r27, 0x00	; 0
    1226:	e3 e5       	ldi	r30, 0x53	; 83
    1228:	f0 e0       	ldi	r31, 0x00	; 0
    122a:	80 81       	ld	r24, Z
    122c:	80 62       	ori	r24, 0x20	; 32
    122e:	8c 93       	st	X, r24
		#elif defined Timer0_CLK_No_Prescaler
				SET_BIT(TCCR0,CS00);
				CLEAR_BIT(TCCR0,CS01);
				CLEAR_BIT(TCCR0,CS02);
		#elif defined Timer0_CLK_8_Prescaler
				CLEAR_BIT(TCCR0,CS00);
    1230:	a3 e5       	ldi	r26, 0x53	; 83
    1232:	b0 e0       	ldi	r27, 0x00	; 0
    1234:	e3 e5       	ldi	r30, 0x53	; 83
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	80 81       	ld	r24, Z
    123a:	8e 7f       	andi	r24, 0xFE	; 254
    123c:	8c 93       	st	X, r24
				SET_BIT(TCCR0,CS01);
    123e:	a3 e5       	ldi	r26, 0x53	; 83
    1240:	b0 e0       	ldi	r27, 0x00	; 0
    1242:	e3 e5       	ldi	r30, 0x53	; 83
    1244:	f0 e0       	ldi	r31, 0x00	; 0
    1246:	80 81       	ld	r24, Z
    1248:	82 60       	ori	r24, 0x02	; 2
    124a:	8c 93       	st	X, r24
				CLEAR_BIT(TCCR0,CS02);
    124c:	a3 e5       	ldi	r26, 0x53	; 83
    124e:	b0 e0       	ldi	r27, 0x00	; 0
    1250:	e3 e5       	ldi	r30, 0x53	; 83
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	80 81       	ld	r24, Z
    1256:	8b 7f       	andi	r24, 0xFB	; 251
    1258:	8c 93       	st	X, r24
		#elif defined Timer0_CLK_External_RisingEdge_CounterMode //On Pin T0
				SET_BIT(TCCR0,CS00);
				SET_BIT(TCCR0,CS01);
				SET_BIT(TCCR0,CS02);
		#endif
}
    125a:	cf 91       	pop	r28
    125c:	df 91       	pop	r29
    125e:	08 95       	ret

00001260 <Timer0_SetValue>:
void Timer0_SetValue(u8 Value)
{
    1260:	df 93       	push	r29
    1262:	cf 93       	push	r28
    1264:	0f 92       	push	r0
    1266:	cd b7       	in	r28, 0x3d	; 61
    1268:	de b7       	in	r29, 0x3e	; 62
    126a:	89 83       	std	Y+1, r24	; 0x01
#elif defined Timer0_CTC_Timer_Mode
	OCR0 = Value; //Set Compare Output Value
#elif defined Timer0_PhaseCorrect_PWM_Mode
	OCR0 = Value; //Set Compare Output Value to set the value of duty cycle
#elif defined Timer0_Fast_PWM_Mode
	OCR0 = Value; //Set Compare Output Value to set the value of duty cycle
    126c:	ec e5       	ldi	r30, 0x5C	; 92
    126e:	f0 e0       	ldi	r31, 0x00	; 0
    1270:	89 81       	ldd	r24, Y+1	; 0x01
    1272:	80 83       	st	Z, r24
#endif
}
    1274:	0f 90       	pop	r0
    1276:	cf 91       	pop	r28
    1278:	df 91       	pop	r29
    127a:	08 95       	ret

0000127c <Timer0_CallBack>:

void Timer0_CallBack(void (*FUNC_PTR)(void))
{
    127c:	df 93       	push	r29
    127e:	cf 93       	push	r28
    1280:	00 d0       	rcall	.+0      	; 0x1282 <Timer0_CallBack+0x6>
    1282:	cd b7       	in	r28, 0x3d	; 61
    1284:	de b7       	in	r29, 0x3e	; 62
    1286:	9a 83       	std	Y+2, r25	; 0x02
    1288:	89 83       	std	Y+1, r24	; 0x01
	#if defined Timer0_Normal_Timer_Mode
		Timer0_OVF_CallBack_Func = FUNC_PTR;
	#elif defined Timer0_CTC_Timer_Mode
		Timer0_CTC_CallBack_Func = FUNC_PTR;
	#endif
}
    128a:	0f 90       	pop	r0
    128c:	0f 90       	pop	r0
    128e:	cf 91       	pop	r28
    1290:	df 91       	pop	r29
    1292:	08 95       	ret

00001294 <__vector_11>:
ISR(TIMER0_OVF_vect)
{
    1294:	1f 92       	push	r1
    1296:	0f 92       	push	r0
    1298:	0f b6       	in	r0, 0x3f	; 63
    129a:	0f 92       	push	r0
    129c:	11 24       	eor	r1, r1
    129e:	2f 93       	push	r18
    12a0:	3f 93       	push	r19
    12a2:	4f 93       	push	r20
    12a4:	5f 93       	push	r21
    12a6:	6f 93       	push	r22
    12a8:	7f 93       	push	r23
    12aa:	8f 93       	push	r24
    12ac:	9f 93       	push	r25
    12ae:	af 93       	push	r26
    12b0:	bf 93       	push	r27
    12b2:	ef 93       	push	r30
    12b4:	ff 93       	push	r31
    12b6:	df 93       	push	r29
    12b8:	cf 93       	push	r28
    12ba:	cd b7       	in	r28, 0x3d	; 61
    12bc:	de b7       	in	r29, 0x3e	; 62
	Timer0_OVF_CallBack_Func();
    12be:	e0 91 86 01 	lds	r30, 0x0186
    12c2:	f0 91 87 01 	lds	r31, 0x0187
    12c6:	09 95       	icall
}
    12c8:	cf 91       	pop	r28
    12ca:	df 91       	pop	r29
    12cc:	ff 91       	pop	r31
    12ce:	ef 91       	pop	r30
    12d0:	bf 91       	pop	r27
    12d2:	af 91       	pop	r26
    12d4:	9f 91       	pop	r25
    12d6:	8f 91       	pop	r24
    12d8:	7f 91       	pop	r23
    12da:	6f 91       	pop	r22
    12dc:	5f 91       	pop	r21
    12de:	4f 91       	pop	r20
    12e0:	3f 91       	pop	r19
    12e2:	2f 91       	pop	r18
    12e4:	0f 90       	pop	r0
    12e6:	0f be       	out	0x3f, r0	; 63
    12e8:	0f 90       	pop	r0
    12ea:	1f 90       	pop	r1
    12ec:	18 95       	reti

000012ee <__vector_10>:

ISR(TIMER0_COMP_vect)
{
    12ee:	1f 92       	push	r1
    12f0:	0f 92       	push	r0
    12f2:	0f b6       	in	r0, 0x3f	; 63
    12f4:	0f 92       	push	r0
    12f6:	11 24       	eor	r1, r1
    12f8:	2f 93       	push	r18
    12fa:	3f 93       	push	r19
    12fc:	4f 93       	push	r20
    12fe:	5f 93       	push	r21
    1300:	6f 93       	push	r22
    1302:	7f 93       	push	r23
    1304:	8f 93       	push	r24
    1306:	9f 93       	push	r25
    1308:	af 93       	push	r26
    130a:	bf 93       	push	r27
    130c:	ef 93       	push	r30
    130e:	ff 93       	push	r31
    1310:	df 93       	push	r29
    1312:	cf 93       	push	r28
    1314:	cd b7       	in	r28, 0x3d	; 61
    1316:	de b7       	in	r29, 0x3e	; 62
	Timer0_CTC_CallBack_Func();
    1318:	e0 91 88 01 	lds	r30, 0x0188
    131c:	f0 91 89 01 	lds	r31, 0x0189
    1320:	09 95       	icall
}
    1322:	cf 91       	pop	r28
    1324:	df 91       	pop	r29
    1326:	ff 91       	pop	r31
    1328:	ef 91       	pop	r30
    132a:	bf 91       	pop	r27
    132c:	af 91       	pop	r26
    132e:	9f 91       	pop	r25
    1330:	8f 91       	pop	r24
    1332:	7f 91       	pop	r23
    1334:	6f 91       	pop	r22
    1336:	5f 91       	pop	r21
    1338:	4f 91       	pop	r20
    133a:	3f 91       	pop	r19
    133c:	2f 91       	pop	r18
    133e:	0f 90       	pop	r0
    1340:	0f be       	out	0x3f, r0	; 63
    1342:	0f 90       	pop	r0
    1344:	1f 90       	pop	r1
    1346:	18 95       	reti

00001348 <Timer1_init>:


void Timer1_init(void)
{
    1348:	df 93       	push	r29
    134a:	cf 93       	push	r28
    134c:	cd b7       	in	r28, 0x3d	; 61
    134e:	de b7       	in	r29, 0x3e	; 62
	#elif defined Timer1_CLK_No_Prescaler
			SET_BIT(TCCR1B,CS10);
			CLEAR_BIT(TCCR1B,CS11);
			CLEAR_BIT(TCCR1B,CS12);
	#elif defined Timer1_CLK_8_Prescaler
			CLEAR_BIT(TCCR1B,CS10);
    1350:	ae e4       	ldi	r26, 0x4E	; 78
    1352:	b0 e0       	ldi	r27, 0x00	; 0
    1354:	ee e4       	ldi	r30, 0x4E	; 78
    1356:	f0 e0       	ldi	r31, 0x00	; 0
    1358:	80 81       	ld	r24, Z
    135a:	8e 7f       	andi	r24, 0xFE	; 254
    135c:	8c 93       	st	X, r24
			SET_BIT(TCCR1B,CS11);
    135e:	ae e4       	ldi	r26, 0x4E	; 78
    1360:	b0 e0       	ldi	r27, 0x00	; 0
    1362:	ee e4       	ldi	r30, 0x4E	; 78
    1364:	f0 e0       	ldi	r31, 0x00	; 0
    1366:	80 81       	ld	r24, Z
    1368:	82 60       	ori	r24, 0x02	; 2
    136a:	8c 93       	st	X, r24
			CLEAR_BIT(TCCR1B,CS12);
    136c:	ae e4       	ldi	r26, 0x4E	; 78
    136e:	b0 e0       	ldi	r27, 0x00	; 0
    1370:	ee e4       	ldi	r30, 0x4E	; 78
    1372:	f0 e0       	ldi	r31, 0x00	; 0
    1374:	80 81       	ld	r24, Z
    1376:	8b 7f       	andi	r24, 0xFB	; 251
    1378:	8c 93       	st	X, r24
			SET_BIT(TCCR1B,CS12);
	#endif

/*********************************WaveMode Generation Mode Selection************************************/
#if defined Timer1_Normal_Timer_Mode
				CLEAR_BIT(TCCR1A,WGM10);
    137a:	af e4       	ldi	r26, 0x4F	; 79
    137c:	b0 e0       	ldi	r27, 0x00	; 0
    137e:	ef e4       	ldi	r30, 0x4F	; 79
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	8e 7f       	andi	r24, 0xFE	; 254
    1386:	8c 93       	st	X, r24
				CLEAR_BIT(TCCR1A,WGM11);
    1388:	af e4       	ldi	r26, 0x4F	; 79
    138a:	b0 e0       	ldi	r27, 0x00	; 0
    138c:	ef e4       	ldi	r30, 0x4F	; 79
    138e:	f0 e0       	ldi	r31, 0x00	; 0
    1390:	80 81       	ld	r24, Z
    1392:	8d 7f       	andi	r24, 0xFD	; 253
    1394:	8c 93       	st	X, r24
				CLEAR_BIT(TCCR1B,WGM12);
    1396:	ae e4       	ldi	r26, 0x4E	; 78
    1398:	b0 e0       	ldi	r27, 0x00	; 0
    139a:	ee e4       	ldi	r30, 0x4E	; 78
    139c:	f0 e0       	ldi	r31, 0x00	; 0
    139e:	80 81       	ld	r24, Z
    13a0:	87 7f       	andi	r24, 0xF7	; 247
    13a2:	8c 93       	st	X, r24
				CLEAR_BIT(TCCR1B,WGM13);
    13a4:	ae e4       	ldi	r26, 0x4E	; 78
    13a6:	b0 e0       	ldi	r27, 0x00	; 0
    13a8:	ee e4       	ldi	r30, 0x4E	; 78
    13aa:	f0 e0       	ldi	r31, 0x00	; 0
    13ac:	80 81       	ld	r24, Z
    13ae:	8f 7e       	andi	r24, 0xEF	; 239
    13b0:	8c 93       	st	X, r24
				SET_BIT(TIMSK,TOIE1);
    13b2:	a9 e5       	ldi	r26, 0x59	; 89
    13b4:	b0 e0       	ldi	r27, 0x00	; 0
    13b6:	e9 e5       	ldi	r30, 0x59	; 89
    13b8:	f0 e0       	ldi	r31, 0x00	; 0
    13ba:	80 81       	ld	r24, Z
    13bc:	84 60       	ori	r24, 0x04	; 4
    13be:	8c 93       	st	X, r24
			CLEAR_BIT(TCCR1A,WGM10);
			CLEAR_BIT(TCCR1A,WGM11);
			SET_BIT(TCCR1B,WGM12);
			SET_BIT(TCCR1B,WGM13);
#endif
}
    13c0:	cf 91       	pop	r28
    13c2:	df 91       	pop	r29
    13c4:	08 95       	ret

000013c6 <Timer1_SetValueChannelA>:

void Timer1_SetValueChannelA(u16 Value)	//to Set value of timer ChannelA
{
    13c6:	df 93       	push	r29
    13c8:	cf 93       	push	r28
    13ca:	00 d0       	rcall	.+0      	; 0x13cc <Timer1_SetValueChannelA+0x6>
    13cc:	cd b7       	in	r28, 0x3d	; 61
    13ce:	de b7       	in	r29, 0x3e	; 62
    13d0:	9a 83       	std	Y+2, r25	; 0x02
    13d2:	89 83       	std	Y+1, r24	; 0x01
#if defined TIMER1_ChannelA
	#if defined Timer1_Normal_Timer_Mode
		TCNT1 = Value; //Set Overflow Value
    13d4:	ec e4       	ldi	r30, 0x4C	; 76
    13d6:	f0 e0       	ldi	r31, 0x00	; 0
    13d8:	89 81       	ldd	r24, Y+1	; 0x01
    13da:	9a 81       	ldd	r25, Y+2	; 0x02
    13dc:	91 83       	std	Z+1, r25	; 0x01
    13de:	80 83       	st	Z, r24
		OCR1A = Value;
	#elif defined Timer1_VariableTopValue_ICR1_Fast_PWM_Mode	//Set Comp value for ChannelA
		OCR1A=Value;
	#endif
#endif
}
    13e0:	0f 90       	pop	r0
    13e2:	0f 90       	pop	r0
    13e4:	cf 91       	pop	r28
    13e6:	df 91       	pop	r29
    13e8:	08 95       	ret

000013ea <Timer1_SetValueChannelB>:
void Timer1_SetValueChannelB(u16 Value)	//to Set value of timer ChannelB
{
    13ea:	df 93       	push	r29
    13ec:	cf 93       	push	r28
    13ee:	00 d0       	rcall	.+0      	; 0x13f0 <Timer1_SetValueChannelB+0x6>
    13f0:	cd b7       	in	r28, 0x3d	; 61
    13f2:	de b7       	in	r29, 0x3e	; 62
    13f4:	9a 83       	std	Y+2, r25	; 0x02
    13f6:	89 83       	std	Y+1, r24	; 0x01
	OCR1B = Value;
	#elif defined Timer1_VariableTopValue_ICR1_Fast_PWM_Mode	//Set Comp value for ChannelB
		OCR1B=Value;
	#endif
#endif
}
    13f8:	0f 90       	pop	r0
    13fa:	0f 90       	pop	r0
    13fc:	cf 91       	pop	r28
    13fe:	df 91       	pop	r29
    1400:	08 95       	ret

00001402 <Timer1_ReadValueChannelA>:

void Timer1_ReadValueChannelA(u16 *value)	//to Read value of timer
{
    1402:	df 93       	push	r29
    1404:	cf 93       	push	r28
    1406:	00 d0       	rcall	.+0      	; 0x1408 <Timer1_ReadValueChannelA+0x6>
    1408:	cd b7       	in	r28, 0x3d	; 61
    140a:	de b7       	in	r29, 0x3e	; 62
    140c:	9a 83       	std	Y+2, r25	; 0x02
    140e:	89 83       	std	Y+1, r24	; 0x01
#if defined TIMER1_ChannelA
#if defined Timer1_Normal_Timer_Mode
	*value=TCNT1; //Set Overflow Value
    1410:	ec e4       	ldi	r30, 0x4C	; 76
    1412:	f0 e0       	ldi	r31, 0x00	; 0
    1414:	80 81       	ld	r24, Z
    1416:	91 81       	ldd	r25, Z+1	; 0x01
    1418:	e9 81       	ldd	r30, Y+1	; 0x01
    141a:	fa 81       	ldd	r31, Y+2	; 0x02
    141c:	91 83       	std	Z+1, r25	; 0x01
    141e:	80 83       	st	Z, r24
			*value=OCR1A;
#elif defined Timer1_FixedTopValue_PhaseCorrect_PWM_Mode
			*value=OCR1A;
#endif
#endif
}
    1420:	0f 90       	pop	r0
    1422:	0f 90       	pop	r0
    1424:	cf 91       	pop	r28
    1426:	df 91       	pop	r29
    1428:	08 95       	ret

0000142a <Timer1_ReadValueChannelB>:

void Timer1_ReadValueChannelB(u16 *value)
{
    142a:	df 93       	push	r29
    142c:	cf 93       	push	r28
    142e:	00 d0       	rcall	.+0      	; 0x1430 <Timer1_ReadValueChannelB+0x6>
    1430:	cd b7       	in	r28, 0x3d	; 61
    1432:	de b7       	in	r29, 0x3e	; 62
    1434:	9a 83       	std	Y+2, r25	; 0x02
    1436:	89 83       	std	Y+1, r24	; 0x01
	*value=OCR1B;
#elif defined Timer1_FixedTopValue_PhaseCorrect_PWM_Mode
	*value=OCR1B;
#endif
#endif
}
    1438:	0f 90       	pop	r0
    143a:	0f 90       	pop	r0
    143c:	cf 91       	pop	r28
    143e:	df 91       	pop	r29
    1440:	08 95       	ret

00001442 <Timer1_ICU_EdgeSelection>:

STD_Return Timer1_ICU_EdgeSelection(ICU_Edge_Control_t State) //for Edge Selection which ICU will used
{
    1442:	df 93       	push	r29
    1444:	cf 93       	push	r28
    1446:	00 d0       	rcall	.+0      	; 0x1448 <Timer1_ICU_EdgeSelection+0x6>
    1448:	00 d0       	rcall	.+0      	; 0x144a <Timer1_ICU_EdgeSelection+0x8>
    144a:	cd b7       	in	r28, 0x3d	; 61
    144c:	de b7       	in	r29, 0x3e	; 62
    144e:	89 83       	std	Y+1, r24	; 0x01
	switch (State)
    1450:	89 81       	ldd	r24, Y+1	; 0x01
    1452:	28 2f       	mov	r18, r24
    1454:	30 e0       	ldi	r19, 0x00	; 0
    1456:	3c 83       	std	Y+4, r19	; 0x04
    1458:	2b 83       	std	Y+3, r18	; 0x03
    145a:	8b 81       	ldd	r24, Y+3	; 0x03
    145c:	9c 81       	ldd	r25, Y+4	; 0x04
    145e:	00 97       	sbiw	r24, 0x00	; 0
    1460:	69 f0       	breq	.+26     	; 0x147c <Timer1_ICU_EdgeSelection+0x3a>
    1462:	2b 81       	ldd	r18, Y+3	; 0x03
    1464:	3c 81       	ldd	r19, Y+4	; 0x04
    1466:	21 30       	cpi	r18, 0x01	; 1
    1468:	31 05       	cpc	r19, r1
    146a:	81 f4       	brne	.+32     	; 0x148c <Timer1_ICU_EdgeSelection+0x4a>
	{
		case ICU_Rising_Edge:
			SET_BIT(TCCR1B,ICES1);
    146c:	ae e4       	ldi	r26, 0x4E	; 78
    146e:	b0 e0       	ldi	r27, 0x00	; 0
    1470:	ee e4       	ldi	r30, 0x4E	; 78
    1472:	f0 e0       	ldi	r31, 0x00	; 0
    1474:	80 81       	ld	r24, Z
    1476:	80 64       	ori	r24, 0x40	; 64
    1478:	8c 93       	st	X, r24
    147a:	0a c0       	rjmp	.+20     	; 0x1490 <Timer1_ICU_EdgeSelection+0x4e>
			break;
		case ICU_Falling_Edge:
			CLEAR_BIT(TCCR1B,ICES1);
    147c:	ae e4       	ldi	r26, 0x4E	; 78
    147e:	b0 e0       	ldi	r27, 0x00	; 0
    1480:	ee e4       	ldi	r30, 0x4E	; 78
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	80 81       	ld	r24, Z
    1486:	8f 7b       	andi	r24, 0xBF	; 191
    1488:	8c 93       	st	X, r24
    148a:	02 c0       	rjmp	.+4      	; 0x1490 <Timer1_ICU_EdgeSelection+0x4e>
			break;
		default:
			return E_OK;
    148c:	1a 82       	std	Y+2, r1	; 0x02
    148e:	02 c0       	rjmp	.+4      	; 0x1494 <Timer1_ICU_EdgeSelection+0x52>
	}
	return E_NOK;
    1490:	31 e0       	ldi	r19, 0x01	; 1
    1492:	3a 83       	std	Y+2, r19	; 0x02
    1494:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1496:	0f 90       	pop	r0
    1498:	0f 90       	pop	r0
    149a:	0f 90       	pop	r0
    149c:	0f 90       	pop	r0
    149e:	cf 91       	pop	r28
    14a0:	df 91       	pop	r29
    14a2:	08 95       	ret

000014a4 <Timer1_ICU_Interrupt>:
STD_Return Timer1_ICU_Interrupt(ICU_Interrupt_State State) //Enable or Disable ICU interrupt
{
    14a4:	df 93       	push	r29
    14a6:	cf 93       	push	r28
    14a8:	00 d0       	rcall	.+0      	; 0x14aa <Timer1_ICU_Interrupt+0x6>
    14aa:	00 d0       	rcall	.+0      	; 0x14ac <Timer1_ICU_Interrupt+0x8>
    14ac:	cd b7       	in	r28, 0x3d	; 61
    14ae:	de b7       	in	r29, 0x3e	; 62
    14b0:	89 83       	std	Y+1, r24	; 0x01
	switch(State)
    14b2:	89 81       	ldd	r24, Y+1	; 0x01
    14b4:	28 2f       	mov	r18, r24
    14b6:	30 e0       	ldi	r19, 0x00	; 0
    14b8:	3c 83       	std	Y+4, r19	; 0x04
    14ba:	2b 83       	std	Y+3, r18	; 0x03
    14bc:	8b 81       	ldd	r24, Y+3	; 0x03
    14be:	9c 81       	ldd	r25, Y+4	; 0x04
    14c0:	00 97       	sbiw	r24, 0x00	; 0
    14c2:	31 f0       	breq	.+12     	; 0x14d0 <Timer1_ICU_Interrupt+0x2c>
    14c4:	2b 81       	ldd	r18, Y+3	; 0x03
    14c6:	3c 81       	ldd	r19, Y+4	; 0x04
    14c8:	21 30       	cpi	r18, 0x01	; 1
    14ca:	31 05       	cpc	r19, r1
    14cc:	49 f0       	breq	.+18     	; 0x14e0 <Timer1_ICU_Interrupt+0x3c>
    14ce:	10 c0       	rjmp	.+32     	; 0x14f0 <Timer1_ICU_Interrupt+0x4c>
	{
	//receive the ICU  result on the ICP pin => pin 6 portD
	case Enable_ICU_Interrupt:
		//Enable Input Capture Interrupt
		SET_BIT(TIMSK,TICIE1);
    14d0:	a9 e5       	ldi	r26, 0x59	; 89
    14d2:	b0 e0       	ldi	r27, 0x00	; 0
    14d4:	e9 e5       	ldi	r30, 0x59	; 89
    14d6:	f0 e0       	ldi	r31, 0x00	; 0
    14d8:	80 81       	ld	r24, Z
    14da:	80 62       	ori	r24, 0x20	; 32
    14dc:	8c 93       	st	X, r24
    14de:	0a c0       	rjmp	.+20     	; 0x14f4 <Timer1_ICU_Interrupt+0x50>
		break;
	case Disable_ICU_Interrupt:
		//disable Input Capture Interrupt
		CLEAR_BIT(TIMSK,TICIE1);
    14e0:	a9 e5       	ldi	r26, 0x59	; 89
    14e2:	b0 e0       	ldi	r27, 0x00	; 0
    14e4:	e9 e5       	ldi	r30, 0x59	; 89
    14e6:	f0 e0       	ldi	r31, 0x00	; 0
    14e8:	80 81       	ld	r24, Z
    14ea:	8f 7d       	andi	r24, 0xDF	; 223
    14ec:	8c 93       	st	X, r24
    14ee:	02 c0       	rjmp	.+4      	; 0x14f4 <Timer1_ICU_Interrupt+0x50>
		break;
	default:
		return E_OK;
    14f0:	1a 82       	std	Y+2, r1	; 0x02
    14f2:	02 c0       	rjmp	.+4      	; 0x14f8 <Timer1_ICU_Interrupt+0x54>
	}
return E_NOK;
    14f4:	31 e0       	ldi	r19, 0x01	; 1
    14f6:	3a 83       	std	Y+2, r19	; 0x02
    14f8:	8a 81       	ldd	r24, Y+2	; 0x02
}
    14fa:	0f 90       	pop	r0
    14fc:	0f 90       	pop	r0
    14fe:	0f 90       	pop	r0
    1500:	0f 90       	pop	r0
    1502:	cf 91       	pop	r28
    1504:	df 91       	pop	r29
    1506:	08 95       	ret

00001508 <Timer1_SetICR1_TopValue>:

void Timer1_SetICR1_TopValue(u16 Top_Value) //ICR1
{
    1508:	df 93       	push	r29
    150a:	cf 93       	push	r28
    150c:	00 d0       	rcall	.+0      	; 0x150e <Timer1_SetICR1_TopValue+0x6>
    150e:	cd b7       	in	r28, 0x3d	; 61
    1510:	de b7       	in	r29, 0x3e	; 62
    1512:	9a 83       	std	Y+2, r25	; 0x02
    1514:	89 83       	std	Y+1, r24	; 0x01
	ICR1=Top_Value;
    1516:	e6 e4       	ldi	r30, 0x46	; 70
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	89 81       	ldd	r24, Y+1	; 0x01
    151c:	9a 81       	ldd	r25, Y+2	; 0x02
    151e:	91 83       	std	Z+1, r25	; 0x01
    1520:	80 83       	st	Z, r24
}
    1522:	0f 90       	pop	r0
    1524:	0f 90       	pop	r0
    1526:	cf 91       	pop	r28
    1528:	df 91       	pop	r29
    152a:	08 95       	ret

0000152c <Timer1_Read_ICR_Value>:

void Timer1_Read_ICR_Value(u16  *value)
{
    152c:	df 93       	push	r29
    152e:	cf 93       	push	r28
    1530:	00 d0       	rcall	.+0      	; 0x1532 <Timer1_Read_ICR_Value+0x6>
    1532:	cd b7       	in	r28, 0x3d	; 61
    1534:	de b7       	in	r29, 0x3e	; 62
    1536:	9a 83       	std	Y+2, r25	; 0x02
    1538:	89 83       	std	Y+1, r24	; 0x01
	//Store value of InputCaptureRegister & get it back
	*value=ICR1;
    153a:	e6 e4       	ldi	r30, 0x46	; 70
    153c:	f0 e0       	ldi	r31, 0x00	; 0
    153e:	80 81       	ld	r24, Z
    1540:	91 81       	ldd	r25, Z+1	; 0x01
    1542:	e9 81       	ldd	r30, Y+1	; 0x01
    1544:	fa 81       	ldd	r31, Y+2	; 0x02
    1546:	91 83       	std	Z+1, r25	; 0x01
    1548:	80 83       	st	Z, r24
}
    154a:	0f 90       	pop	r0
    154c:	0f 90       	pop	r0
    154e:	cf 91       	pop	r28
    1550:	df 91       	pop	r29
    1552:	08 95       	ret

00001554 <ICU_CallBack_Func>:
void ICU_CallBack_Func(void(*PTR_Func)(void))
{
    1554:	df 93       	push	r29
    1556:	cf 93       	push	r28
    1558:	00 d0       	rcall	.+0      	; 0x155a <ICU_CallBack_Func+0x6>
    155a:	cd b7       	in	r28, 0x3d	; 61
    155c:	de b7       	in	r29, 0x3e	; 62
    155e:	9a 83       	std	Y+2, r25	; 0x02
    1560:	89 83       	std	Y+1, r24	; 0x01
	Timer1_ICU_CallBackFunc=PTR_Func;
    1562:	89 81       	ldd	r24, Y+1	; 0x01
    1564:	9a 81       	ldd	r25, Y+2	; 0x02
    1566:	90 93 91 01 	sts	0x0191, r25
    156a:	80 93 90 01 	sts	0x0190, r24
}
    156e:	0f 90       	pop	r0
    1570:	0f 90       	pop	r0
    1572:	cf 91       	pop	r28
    1574:	df 91       	pop	r29
    1576:	08 95       	ret

00001578 <Timer1_CallBack>:

void Timer1_CallBack(void (*FUNC_PTR)(void))
{
    1578:	df 93       	push	r29
    157a:	cf 93       	push	r28
    157c:	00 d0       	rcall	.+0      	; 0x157e <Timer1_CallBack+0x6>
    157e:	cd b7       	in	r28, 0x3d	; 61
    1580:	de b7       	in	r29, 0x3e	; 62
    1582:	9a 83       	std	Y+2, r25	; 0x02
    1584:	89 83       	std	Y+1, r24	; 0x01
	#if defined Timer1_Normal_Timer_Mode
	Timer1_OVF_CallBack_Func = FUNC_PTR;
    1586:	89 81       	ldd	r24, Y+1	; 0x01
    1588:	9a 81       	ldd	r25, Y+2	; 0x02
    158a:	90 93 8b 01 	sts	0x018B, r25
    158e:	80 93 8a 01 	sts	0x018A, r24
		Timer1_CTC_A_CallBack_Func = FUNC_PTR;
	#elif defined TIMER1_ChannelB
		Timer1_CTC_B_CallBack_Func = FUNC_PTR;
	#endif
		#endif
}
    1592:	0f 90       	pop	r0
    1594:	0f 90       	pop	r0
    1596:	cf 91       	pop	r28
    1598:	df 91       	pop	r29
    159a:	08 95       	ret

0000159c <__vector_9>:
//ISR of OVF
ISR(TIMER1_OVF_vect)
{
    159c:	1f 92       	push	r1
    159e:	0f 92       	push	r0
    15a0:	0f b6       	in	r0, 0x3f	; 63
    15a2:	0f 92       	push	r0
    15a4:	11 24       	eor	r1, r1
    15a6:	2f 93       	push	r18
    15a8:	3f 93       	push	r19
    15aa:	4f 93       	push	r20
    15ac:	5f 93       	push	r21
    15ae:	6f 93       	push	r22
    15b0:	7f 93       	push	r23
    15b2:	8f 93       	push	r24
    15b4:	9f 93       	push	r25
    15b6:	af 93       	push	r26
    15b8:	bf 93       	push	r27
    15ba:	ef 93       	push	r30
    15bc:	ff 93       	push	r31
    15be:	df 93       	push	r29
    15c0:	cf 93       	push	r28
    15c2:	cd b7       	in	r28, 0x3d	; 61
    15c4:	de b7       	in	r29, 0x3e	; 62
	Timer1_OVF_CallBack_Func();
    15c6:	e0 91 8a 01 	lds	r30, 0x018A
    15ca:	f0 91 8b 01 	lds	r31, 0x018B
    15ce:	09 95       	icall
}
    15d0:	cf 91       	pop	r28
    15d2:	df 91       	pop	r29
    15d4:	ff 91       	pop	r31
    15d6:	ef 91       	pop	r30
    15d8:	bf 91       	pop	r27
    15da:	af 91       	pop	r26
    15dc:	9f 91       	pop	r25
    15de:	8f 91       	pop	r24
    15e0:	7f 91       	pop	r23
    15e2:	6f 91       	pop	r22
    15e4:	5f 91       	pop	r21
    15e6:	4f 91       	pop	r20
    15e8:	3f 91       	pop	r19
    15ea:	2f 91       	pop	r18
    15ec:	0f 90       	pop	r0
    15ee:	0f be       	out	0x3f, r0	; 63
    15f0:	0f 90       	pop	r0
    15f2:	1f 90       	pop	r1
    15f4:	18 95       	reti

000015f6 <__vector_7>:
//ISR of COMP_ChannelA
ISR(TIMER1_COMPA_vect)
{
    15f6:	1f 92       	push	r1
    15f8:	0f 92       	push	r0
    15fa:	0f b6       	in	r0, 0x3f	; 63
    15fc:	0f 92       	push	r0
    15fe:	11 24       	eor	r1, r1
    1600:	2f 93       	push	r18
    1602:	3f 93       	push	r19
    1604:	4f 93       	push	r20
    1606:	5f 93       	push	r21
    1608:	6f 93       	push	r22
    160a:	7f 93       	push	r23
    160c:	8f 93       	push	r24
    160e:	9f 93       	push	r25
    1610:	af 93       	push	r26
    1612:	bf 93       	push	r27
    1614:	ef 93       	push	r30
    1616:	ff 93       	push	r31
    1618:	df 93       	push	r29
    161a:	cf 93       	push	r28
    161c:	cd b7       	in	r28, 0x3d	; 61
    161e:	de b7       	in	r29, 0x3e	; 62
	Timer1_CTC_A_CallBack_Func();
    1620:	e0 91 8c 01 	lds	r30, 0x018C
    1624:	f0 91 8d 01 	lds	r31, 0x018D
    1628:	09 95       	icall
}
    162a:	cf 91       	pop	r28
    162c:	df 91       	pop	r29
    162e:	ff 91       	pop	r31
    1630:	ef 91       	pop	r30
    1632:	bf 91       	pop	r27
    1634:	af 91       	pop	r26
    1636:	9f 91       	pop	r25
    1638:	8f 91       	pop	r24
    163a:	7f 91       	pop	r23
    163c:	6f 91       	pop	r22
    163e:	5f 91       	pop	r21
    1640:	4f 91       	pop	r20
    1642:	3f 91       	pop	r19
    1644:	2f 91       	pop	r18
    1646:	0f 90       	pop	r0
    1648:	0f be       	out	0x3f, r0	; 63
    164a:	0f 90       	pop	r0
    164c:	1f 90       	pop	r1
    164e:	18 95       	reti

00001650 <__vector_8>:
//ISR of COMP_ChannelB
ISR(TIMER1_COMPB_vect)
{
    1650:	1f 92       	push	r1
    1652:	0f 92       	push	r0
    1654:	0f b6       	in	r0, 0x3f	; 63
    1656:	0f 92       	push	r0
    1658:	11 24       	eor	r1, r1
    165a:	2f 93       	push	r18
    165c:	3f 93       	push	r19
    165e:	4f 93       	push	r20
    1660:	5f 93       	push	r21
    1662:	6f 93       	push	r22
    1664:	7f 93       	push	r23
    1666:	8f 93       	push	r24
    1668:	9f 93       	push	r25
    166a:	af 93       	push	r26
    166c:	bf 93       	push	r27
    166e:	ef 93       	push	r30
    1670:	ff 93       	push	r31
    1672:	df 93       	push	r29
    1674:	cf 93       	push	r28
    1676:	cd b7       	in	r28, 0x3d	; 61
    1678:	de b7       	in	r29, 0x3e	; 62
	Timer1_CTC_B_CallBack_Func();
    167a:	e0 91 8e 01 	lds	r30, 0x018E
    167e:	f0 91 8f 01 	lds	r31, 0x018F
    1682:	09 95       	icall
}
    1684:	cf 91       	pop	r28
    1686:	df 91       	pop	r29
    1688:	ff 91       	pop	r31
    168a:	ef 91       	pop	r30
    168c:	bf 91       	pop	r27
    168e:	af 91       	pop	r26
    1690:	9f 91       	pop	r25
    1692:	8f 91       	pop	r24
    1694:	7f 91       	pop	r23
    1696:	6f 91       	pop	r22
    1698:	5f 91       	pop	r21
    169a:	4f 91       	pop	r20
    169c:	3f 91       	pop	r19
    169e:	2f 91       	pop	r18
    16a0:	0f 90       	pop	r0
    16a2:	0f be       	out	0x3f, r0	; 63
    16a4:	0f 90       	pop	r0
    16a6:	1f 90       	pop	r1
    16a8:	18 95       	reti

000016aa <__vector_6>:
//ISR of ICU
ISR(TIMER1_ICU_vect)
{
    16aa:	1f 92       	push	r1
    16ac:	0f 92       	push	r0
    16ae:	0f b6       	in	r0, 0x3f	; 63
    16b0:	0f 92       	push	r0
    16b2:	11 24       	eor	r1, r1
    16b4:	2f 93       	push	r18
    16b6:	3f 93       	push	r19
    16b8:	4f 93       	push	r20
    16ba:	5f 93       	push	r21
    16bc:	6f 93       	push	r22
    16be:	7f 93       	push	r23
    16c0:	8f 93       	push	r24
    16c2:	9f 93       	push	r25
    16c4:	af 93       	push	r26
    16c6:	bf 93       	push	r27
    16c8:	ef 93       	push	r30
    16ca:	ff 93       	push	r31
    16cc:	df 93       	push	r29
    16ce:	cf 93       	push	r28
    16d0:	cd b7       	in	r28, 0x3d	; 61
    16d2:	de b7       	in	r29, 0x3e	; 62
	Timer1_ICU_CallBackFunc();
    16d4:	e0 91 90 01 	lds	r30, 0x0190
    16d8:	f0 91 91 01 	lds	r31, 0x0191
    16dc:	09 95       	icall
}
    16de:	cf 91       	pop	r28
    16e0:	df 91       	pop	r29
    16e2:	ff 91       	pop	r31
    16e4:	ef 91       	pop	r30
    16e6:	bf 91       	pop	r27
    16e8:	af 91       	pop	r26
    16ea:	9f 91       	pop	r25
    16ec:	8f 91       	pop	r24
    16ee:	7f 91       	pop	r23
    16f0:	6f 91       	pop	r22
    16f2:	5f 91       	pop	r21
    16f4:	4f 91       	pop	r20
    16f6:	3f 91       	pop	r19
    16f8:	2f 91       	pop	r18
    16fa:	0f 90       	pop	r0
    16fc:	0f be       	out	0x3f, r0	; 63
    16fe:	0f 90       	pop	r0
    1700:	1f 90       	pop	r1
    1702:	18 95       	reti

00001704 <Timer2_init>:
void Timer2_init(void)
{
    1704:	df 93       	push	r29
    1706:	cf 93       	push	r28
    1708:	cd b7       	in	r28, 0x3d	; 61
    170a:	de b7       	in	r29, 0x3e	; 62
		#elif defined Timer2_CLK_External_RisingEdge_CounterMode //On Pin T2
				SET_BIT(TCCR2,CS20);
				SET_BIT(TCCR2,CS21);
				SET_BIT(TCCR2,CS22);
		#endif
}
    170c:	cf 91       	pop	r28
    170e:	df 91       	pop	r29
    1710:	08 95       	ret

00001712 <Timer2_SetValue>:
void Timer2_SetValue(u8 Value)
{
    1712:	df 93       	push	r29
    1714:	cf 93       	push	r28
    1716:	0f 92       	push	r0
    1718:	cd b7       	in	r28, 0x3d	; 61
    171a:	de b7       	in	r29, 0x3e	; 62
    171c:	89 83       	std	Y+1, r24	; 0x01
#elif defined Timer2_PhaseCorrect_PWM_Mode
	OCR2 = Value; //Set Compare Output Value to set the value of duty cycle
#elif defined Timer2_Fast_PWM_Mode
	OCR2 = Value; //Set Compare Output Value to set the value of duty cycle
#endif
}
    171e:	0f 90       	pop	r0
    1720:	cf 91       	pop	r28
    1722:	df 91       	pop	r29
    1724:	08 95       	ret

00001726 <Timer2_CallBack>:

void Timer2_CallBack(void (*FUNC_PTR)(void))
{
    1726:	df 93       	push	r29
    1728:	cf 93       	push	r28
    172a:	00 d0       	rcall	.+0      	; 0x172c <Timer2_CallBack+0x6>
    172c:	cd b7       	in	r28, 0x3d	; 61
    172e:	de b7       	in	r29, 0x3e	; 62
    1730:	9a 83       	std	Y+2, r25	; 0x02
    1732:	89 83       	std	Y+1, r24	; 0x01
	#if defined Timer2_Normal_Timer_Mode
		Timer2_OVF_CallBack_Func = FUNC_PTR;
	#elif defined Timer2_CTC_Timer_Mode
		Timer2_CTC_CallBack_Func = FUNC_PTR;
	#endif
}
    1734:	0f 90       	pop	r0
    1736:	0f 90       	pop	r0
    1738:	cf 91       	pop	r28
    173a:	df 91       	pop	r29
    173c:	08 95       	ret

0000173e <__vector_5>:
ISR(TIMER2_OVF_vect)
{
    173e:	1f 92       	push	r1
    1740:	0f 92       	push	r0
    1742:	0f b6       	in	r0, 0x3f	; 63
    1744:	0f 92       	push	r0
    1746:	11 24       	eor	r1, r1
    1748:	2f 93       	push	r18
    174a:	3f 93       	push	r19
    174c:	4f 93       	push	r20
    174e:	5f 93       	push	r21
    1750:	6f 93       	push	r22
    1752:	7f 93       	push	r23
    1754:	8f 93       	push	r24
    1756:	9f 93       	push	r25
    1758:	af 93       	push	r26
    175a:	bf 93       	push	r27
    175c:	ef 93       	push	r30
    175e:	ff 93       	push	r31
    1760:	df 93       	push	r29
    1762:	cf 93       	push	r28
    1764:	cd b7       	in	r28, 0x3d	; 61
    1766:	de b7       	in	r29, 0x3e	; 62
	Timer2_OVF_CallBack_Func();
    1768:	e0 91 92 01 	lds	r30, 0x0192
    176c:	f0 91 93 01 	lds	r31, 0x0193
    1770:	09 95       	icall
}
    1772:	cf 91       	pop	r28
    1774:	df 91       	pop	r29
    1776:	ff 91       	pop	r31
    1778:	ef 91       	pop	r30
    177a:	bf 91       	pop	r27
    177c:	af 91       	pop	r26
    177e:	9f 91       	pop	r25
    1780:	8f 91       	pop	r24
    1782:	7f 91       	pop	r23
    1784:	6f 91       	pop	r22
    1786:	5f 91       	pop	r21
    1788:	4f 91       	pop	r20
    178a:	3f 91       	pop	r19
    178c:	2f 91       	pop	r18
    178e:	0f 90       	pop	r0
    1790:	0f be       	out	0x3f, r0	; 63
    1792:	0f 90       	pop	r0
    1794:	1f 90       	pop	r1
    1796:	18 95       	reti

00001798 <__vector_4>:

ISR(TIMER2_COMP_vect)
{
    1798:	1f 92       	push	r1
    179a:	0f 92       	push	r0
    179c:	0f b6       	in	r0, 0x3f	; 63
    179e:	0f 92       	push	r0
    17a0:	11 24       	eor	r1, r1
    17a2:	2f 93       	push	r18
    17a4:	3f 93       	push	r19
    17a6:	4f 93       	push	r20
    17a8:	5f 93       	push	r21
    17aa:	6f 93       	push	r22
    17ac:	7f 93       	push	r23
    17ae:	8f 93       	push	r24
    17b0:	9f 93       	push	r25
    17b2:	af 93       	push	r26
    17b4:	bf 93       	push	r27
    17b6:	ef 93       	push	r30
    17b8:	ff 93       	push	r31
    17ba:	df 93       	push	r29
    17bc:	cf 93       	push	r28
    17be:	cd b7       	in	r28, 0x3d	; 61
    17c0:	de b7       	in	r29, 0x3e	; 62
	Timer2_CTC_CallBack_Func();
    17c2:	e0 91 94 01 	lds	r30, 0x0194
    17c6:	f0 91 95 01 	lds	r31, 0x0195
    17ca:	09 95       	icall
}
    17cc:	cf 91       	pop	r28
    17ce:	df 91       	pop	r29
    17d0:	ff 91       	pop	r31
    17d2:	ef 91       	pop	r30
    17d4:	bf 91       	pop	r27
    17d6:	af 91       	pop	r26
    17d8:	9f 91       	pop	r25
    17da:	8f 91       	pop	r24
    17dc:	7f 91       	pop	r23
    17de:	6f 91       	pop	r22
    17e0:	5f 91       	pop	r21
    17e2:	4f 91       	pop	r20
    17e4:	3f 91       	pop	r19
    17e6:	2f 91       	pop	r18
    17e8:	0f 90       	pop	r0
    17ea:	0f be       	out	0x3f, r0	; 63
    17ec:	0f 90       	pop	r0
    17ee:	1f 90       	pop	r1
    17f0:	18 95       	reti

000017f2 <SPI_init>:
#include "SPI.h"

static void (*STC_Callback_Func)(void);

void SPI_init(void)
{
    17f2:	df 93       	push	r29
    17f4:	cf 93       	push	r28
    17f6:	cd b7       	in	r28, 0x3d	; 61
    17f8:	de b7       	in	r29, 0x3e	; 62
		SET_BIT(SPCR,SPE);
    17fa:	ad e2       	ldi	r26, 0x2D	; 45
    17fc:	b0 e0       	ldi	r27, 0x00	; 0
    17fe:	ed e2       	ldi	r30, 0x2D	; 45
    1800:	f0 e0       	ldi	r31, 0x00	; 0
    1802:	80 81       	ld	r24, Z
    1804:	80 64       	ori	r24, 0x40	; 64
    1806:	8c 93       	st	X, r24
	    #if defined DataOrder_MSB
	    CLEAR_BIT(SPCR,DORD);	//leave it cleared by default or CLEAR_BIT
	    #elif defined DataOrder_LSB
	    SET_BIT(SPCR,DORD);
    1808:	ad e2       	ldi	r26, 0x2D	; 45
    180a:	b0 e0       	ldi	r27, 0x00	; 0
    180c:	ed e2       	ldi	r30, 0x2D	; 45
    180e:	f0 e0       	ldi	r31, 0x00	; 0
    1810:	80 81       	ld	r24, Z
    1812:	80 62       	ori	r24, 0x20	; 32
    1814:	8c 93       	st	X, r24
	    #endif

	    #if defined SCK_FREQUENCY_4
	    //leave it cleared by default
	    #elif defined SCK_FREQUENCY_16
	    SET_BIT(SPCR,SPR0);
    1816:	ad e2       	ldi	r26, 0x2D	; 45
    1818:	b0 e0       	ldi	r27, 0x00	; 0
    181a:	ed e2       	ldi	r30, 0x2D	; 45
    181c:	f0 e0       	ldi	r31, 0x00	; 0
    181e:	80 81       	ld	r24, Z
    1820:	81 60       	ori	r24, 0x01	; 1
    1822:	8c 93       	st	X, r24
	    SET_BIT(SPCR,SPR0);
	    SET_BIT(SPCR,SPR1);
	    #endif

	    #if defined Leading_Edge_Rising_Trailling_Edge_Falling
			CLEAR_BIT(SPCR,CPOL);
    1824:	ad e2       	ldi	r26, 0x2D	; 45
    1826:	b0 e0       	ldi	r27, 0x00	; 0
    1828:	ed e2       	ldi	r30, 0x2D	; 45
    182a:	f0 e0       	ldi	r31, 0x00	; 0
    182c:	80 81       	ld	r24, Z
    182e:	87 7f       	andi	r24, 0xF7	; 247
    1830:	8c 93       	st	X, r24
			SET_BIT(SPCR,CPOL);
		#endif

		//Clock phase selection
		#if defined Receive_First_Send_Second
			CLEAR_BIT(SPCR,CPHA);
    1832:	ad e2       	ldi	r26, 0x2D	; 45
    1834:	b0 e0       	ldi	r27, 0x00	; 0
    1836:	ed e2       	ldi	r30, 0x2D	; 45
    1838:	f0 e0       	ldi	r31, 0x00	; 0
    183a:	80 81       	ld	r24, Z
    183c:	8b 7f       	andi	r24, 0xFB	; 251
    183e:	8c 93       	st	X, r24
		#elif defined Send_First_Receive_Second
			SET_BIT(SPCR,CPHA);
		#endif
}
    1840:	cf 91       	pop	r28
    1842:	df 91       	pop	r29
    1844:	08 95       	ret

00001846 <SPI_Interrupt_State>:

STD_Return SPI_Interrupt_State(SPI_Interrupt_State_t state)
{
    1846:	df 93       	push	r29
    1848:	cf 93       	push	r28
    184a:	00 d0       	rcall	.+0      	; 0x184c <SPI_Interrupt_State+0x6>
    184c:	00 d0       	rcall	.+0      	; 0x184e <SPI_Interrupt_State+0x8>
    184e:	cd b7       	in	r28, 0x3d	; 61
    1850:	de b7       	in	r29, 0x3e	; 62
    1852:	89 83       	std	Y+1, r24	; 0x01
	switch(state)
    1854:	89 81       	ldd	r24, Y+1	; 0x01
    1856:	28 2f       	mov	r18, r24
    1858:	30 e0       	ldi	r19, 0x00	; 0
    185a:	3c 83       	std	Y+4, r19	; 0x04
    185c:	2b 83       	std	Y+3, r18	; 0x03
    185e:	8b 81       	ldd	r24, Y+3	; 0x03
    1860:	9c 81       	ldd	r25, Y+4	; 0x04
    1862:	00 97       	sbiw	r24, 0x00	; 0
    1864:	31 f0       	breq	.+12     	; 0x1872 <SPI_Interrupt_State+0x2c>
    1866:	2b 81       	ldd	r18, Y+3	; 0x03
    1868:	3c 81       	ldd	r19, Y+4	; 0x04
    186a:	21 30       	cpi	r18, 0x01	; 1
    186c:	31 05       	cpc	r19, r1
    186e:	49 f0       	breq	.+18     	; 0x1882 <SPI_Interrupt_State+0x3c>
    1870:	10 c0       	rjmp	.+32     	; 0x1892 <SPI_Interrupt_State+0x4c>
		{
			case SPI_Interrupt_Enable:
				SET_BIT(SPCR,SPIE);
    1872:	ad e2       	ldi	r26, 0x2D	; 45
    1874:	b0 e0       	ldi	r27, 0x00	; 0
    1876:	ed e2       	ldi	r30, 0x2D	; 45
    1878:	f0 e0       	ldi	r31, 0x00	; 0
    187a:	80 81       	ld	r24, Z
    187c:	80 68       	ori	r24, 0x80	; 128
    187e:	8c 93       	st	X, r24
    1880:	0a c0       	rjmp	.+20     	; 0x1896 <SPI_Interrupt_State+0x50>
				break;
			case SPI_Interrupt_Disable:
				CLEAR_BIT(SPCR,SPIE);
    1882:	ad e2       	ldi	r26, 0x2D	; 45
    1884:	b0 e0       	ldi	r27, 0x00	; 0
    1886:	ed e2       	ldi	r30, 0x2D	; 45
    1888:	f0 e0       	ldi	r31, 0x00	; 0
    188a:	80 81       	ld	r24, Z
    188c:	8f 77       	andi	r24, 0x7F	; 127
    188e:	8c 93       	st	X, r24
    1890:	02 c0       	rjmp	.+4      	; 0x1896 <SPI_Interrupt_State+0x50>
				break;
			default:
		       return E_OK;
    1892:	1a 82       	std	Y+2, r1	; 0x02
    1894:	02 c0       	rjmp	.+4      	; 0x189a <SPI_Interrupt_State+0x54>
		}
	return E_NOK;
    1896:	31 e0       	ldi	r19, 0x01	; 1
    1898:	3a 83       	std	Y+2, r19	; 0x02
    189a:	8a 81       	ldd	r24, Y+2	; 0x02
}
    189c:	0f 90       	pop	r0
    189e:	0f 90       	pop	r0
    18a0:	0f 90       	pop	r0
    18a2:	0f 90       	pop	r0
    18a4:	cf 91       	pop	r28
    18a6:	df 91       	pop	r29
    18a8:	08 95       	ret

000018aa <SPI_MasterSlave_Selection>:

STD_Return SPI_MasterSlave_Selection(SPI_Mode_Selection_t mode)
{
    18aa:	df 93       	push	r29
    18ac:	cf 93       	push	r28
    18ae:	00 d0       	rcall	.+0      	; 0x18b0 <SPI_MasterSlave_Selection+0x6>
    18b0:	00 d0       	rcall	.+0      	; 0x18b2 <SPI_MasterSlave_Selection+0x8>
    18b2:	cd b7       	in	r28, 0x3d	; 61
    18b4:	de b7       	in	r29, 0x3e	; 62
    18b6:	89 83       	std	Y+1, r24	; 0x01
    switch (mode)
    18b8:	89 81       	ldd	r24, Y+1	; 0x01
    18ba:	28 2f       	mov	r18, r24
    18bc:	30 e0       	ldi	r19, 0x00	; 0
    18be:	3c 83       	std	Y+4, r19	; 0x04
    18c0:	2b 83       	std	Y+3, r18	; 0x03
    18c2:	8b 81       	ldd	r24, Y+3	; 0x03
    18c4:	9c 81       	ldd	r25, Y+4	; 0x04
    18c6:	00 97       	sbiw	r24, 0x00	; 0
    18c8:	31 f0       	breq	.+12     	; 0x18d6 <SPI_MasterSlave_Selection+0x2c>
    18ca:	2b 81       	ldd	r18, Y+3	; 0x03
    18cc:	3c 81       	ldd	r19, Y+4	; 0x04
    18ce:	21 30       	cpi	r18, 0x01	; 1
    18d0:	31 05       	cpc	r19, r1
    18d2:	e9 f0       	breq	.+58     	; 0x190e <SPI_MasterSlave_Selection+0x64>
    18d4:	38 c0       	rjmp	.+112    	; 0x1946 <SPI_MasterSlave_Selection+0x9c>
		{

    		case SPI_SLAVE:
    				CLEAR_BIT(SPCR,MSTR);
    18d6:	ad e2       	ldi	r26, 0x2D	; 45
    18d8:	b0 e0       	ldi	r27, 0x00	; 0
    18da:	ed e2       	ldi	r30, 0x2D	; 45
    18dc:	f0 e0       	ldi	r31, 0x00	; 0
    18de:	80 81       	ld	r24, Z
    18e0:	8f 7e       	andi	r24, 0xEF	; 239
    18e2:	8c 93       	st	X, r24
    				DIO_SetPinDirection(MOSI_PORT,MOSI_PIN,DIO_INPUT);
    18e4:	81 e0       	ldi	r24, 0x01	; 1
    18e6:	65 e0       	ldi	r22, 0x05	; 5
    18e8:	40 e0       	ldi	r20, 0x00	; 0
    18ea:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
    				DIO_SetPinDirection(SCK_PORT,SCK_PIN,DIO_INPUT);
    18ee:	81 e0       	ldi	r24, 0x01	; 1
    18f0:	67 e0       	ldi	r22, 0x07	; 7
    18f2:	40 e0       	ldi	r20, 0x00	; 0
    18f4:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
    				DIO_SetPinDirection(MISO_PORT,MISO_PIN,DIO_OUTPUT);
    18f8:	81 e0       	ldi	r24, 0x01	; 1
    18fa:	66 e0       	ldi	r22, 0x06	; 6
    18fc:	41 e0       	ldi	r20, 0x01	; 1
    18fe:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
    				/*to keep all slaves unselected till put on it LOW*/
    				DIO_EnablePullup(SS_PORT,SS_PIN,ENABLE_PullUp);
    1902:	81 e0       	ldi	r24, 0x01	; 1
    1904:	64 e0       	ldi	r22, 0x04	; 4
    1906:	40 e0       	ldi	r20, 0x00	; 0
    1908:	0e 94 5f 15 	call	0x2abe	; 0x2abe <DIO_EnablePullup>
    190c:	1e c0       	rjmp	.+60     	; 0x194a <SPI_MasterSlave_Selection+0xa0>

    				break;
    		case SPI_MASTER:
				SET_BIT(SPCR,MSTR);
    190e:	ad e2       	ldi	r26, 0x2D	; 45
    1910:	b0 e0       	ldi	r27, 0x00	; 0
    1912:	ed e2       	ldi	r30, 0x2D	; 45
    1914:	f0 e0       	ldi	r31, 0x00	; 0
    1916:	80 81       	ld	r24, Z
    1918:	80 61       	ori	r24, 0x10	; 16
    191a:	8c 93       	st	X, r24
				DIO_SetPinDirection(MISO_PORT,MISO_PIN,DIO_INPUT);
    191c:	81 e0       	ldi	r24, 0x01	; 1
    191e:	66 e0       	ldi	r22, 0x06	; 6
    1920:	40 e0       	ldi	r20, 0x00	; 0
    1922:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
				DIO_SetPinDirection(MOSI_PORT,MOSI_PIN,DIO_OUTPUT);
    1926:	81 e0       	ldi	r24, 0x01	; 1
    1928:	65 e0       	ldi	r22, 0x05	; 5
    192a:	41 e0       	ldi	r20, 0x01	; 1
    192c:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
				DIO_SetPinDirection(SCK_PORT,SCK_PIN,DIO_OUTPUT);
    1930:	81 e0       	ldi	r24, 0x01	; 1
    1932:	67 e0       	ldi	r22, 0x07	; 7
    1934:	41 e0       	ldi	r20, 0x01	; 1
    1936:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
				/*to keep master is master must have always input high except that it will be slave*/
				DIO_EnablePullup(SS_PORT,SS_PIN,ENABLE_PullUp);
    193a:	81 e0       	ldi	r24, 0x01	; 1
    193c:	64 e0       	ldi	r22, 0x04	; 4
    193e:	40 e0       	ldi	r20, 0x00	; 0
    1940:	0e 94 5f 15 	call	0x2abe	; 0x2abe <DIO_EnablePullup>
    1944:	02 c0       	rjmp	.+4      	; 0x194a <SPI_MasterSlave_Selection+0xa0>

    				break;


			default:
				return E_OK;
    1946:	1a 82       	std	Y+2, r1	; 0x02
    1948:	02 c0       	rjmp	.+4      	; 0x194e <SPI_MasterSlave_Selection+0xa4>
		}
	return E_NOK;
    194a:	31 e0       	ldi	r19, 0x01	; 1
    194c:	3a 83       	std	Y+2, r19	; 0x02
    194e:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1950:	0f 90       	pop	r0
    1952:	0f 90       	pop	r0
    1954:	0f 90       	pop	r0
    1956:	0f 90       	pop	r0
    1958:	cf 91       	pop	r28
    195a:	df 91       	pop	r29
    195c:	08 95       	ret

0000195e <SPI_Transmit_Data>:


void SPI_Transmit_Data(u8 Trasnsmitted_Data)
{
    195e:	df 93       	push	r29
    1960:	cf 93       	push	r28
    1962:	0f 92       	push	r0
    1964:	cd b7       	in	r28, 0x3d	; 61
    1966:	de b7       	in	r29, 0x3e	; 62
    1968:	89 83       	std	Y+1, r24	; 0x01
	DIO_SetPinValue(SS_PORT,SS_PIN,DIO_LOW); //ENABLE SLAVE
    196a:	81 e0       	ldi	r24, 0x01	; 1
    196c:	64 e0       	ldi	r22, 0x04	; 4
    196e:	40 e0       	ldi	r20, 0x00	; 0
    1970:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
	SPDR= Trasnsmitted_Data;
    1974:	ef e2       	ldi	r30, 0x2F	; 47
    1976:	f0 e0       	ldi	r31, 0x00	; 0
    1978:	89 81       	ldd	r24, Y+1	; 0x01
    197a:	80 83       	st	Z, r24
	while (IS_BIT_CLEAR(SPSR, SPIF));
    197c:	ee e2       	ldi	r30, 0x2E	; 46
    197e:	f0 e0       	ldi	r31, 0x00	; 0
    1980:	80 81       	ld	r24, Z
    1982:	88 23       	and	r24, r24
    1984:	dc f7       	brge	.-10     	; 0x197c <SPI_Transmit_Data+0x1e>
	DIO_SetPinValue(SS_PORT,SS_PIN,DIO_HIGH); //DIABLE SLAVE
    1986:	81 e0       	ldi	r24, 0x01	; 1
    1988:	64 e0       	ldi	r22, 0x04	; 4
    198a:	41 e0       	ldi	r20, 0x01	; 1
    198c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>

}
    1990:	0f 90       	pop	r0
    1992:	cf 91       	pop	r28
    1994:	df 91       	pop	r29
    1996:	08 95       	ret

00001998 <SPI_Receive_Data>:
void SPI_Receive_Data(u8 *Received_Data)
{
    1998:	df 93       	push	r29
    199a:	cf 93       	push	r28
    199c:	00 d0       	rcall	.+0      	; 0x199e <SPI_Receive_Data+0x6>
    199e:	cd b7       	in	r28, 0x3d	; 61
    19a0:	de b7       	in	r29, 0x3e	; 62
    19a2:	9a 83       	std	Y+2, r25	; 0x02
    19a4:	89 83       	std	Y+1, r24	; 0x01
	while (IS_BIT_CLEAR(SPSR, SPIF));
    19a6:	ee e2       	ldi	r30, 0x2E	; 46
    19a8:	f0 e0       	ldi	r31, 0x00	; 0
    19aa:	80 81       	ld	r24, Z
    19ac:	88 23       	and	r24, r24
    19ae:	dc f7       	brge	.-10     	; 0x19a6 <SPI_Receive_Data+0xe>
	*Received_Data=SPDR;
    19b0:	ef e2       	ldi	r30, 0x2F	; 47
    19b2:	f0 e0       	ldi	r31, 0x00	; 0
    19b4:	80 81       	ld	r24, Z
    19b6:	e9 81       	ldd	r30, Y+1	; 0x01
    19b8:	fa 81       	ldd	r31, Y+2	; 0x02
    19ba:	80 83       	st	Z, r24
}
    19bc:	0f 90       	pop	r0
    19be:	0f 90       	pop	r0
    19c0:	cf 91       	pop	r28
    19c2:	df 91       	pop	r29
    19c4:	08 95       	ret

000019c6 <SPI_TranRec_Data>:

void SPI_TranRec_Data(u8 TransmitData,u8 *ReceiveData)
{
    19c6:	df 93       	push	r29
    19c8:	cf 93       	push	r28
    19ca:	00 d0       	rcall	.+0      	; 0x19cc <SPI_TranRec_Data+0x6>
    19cc:	0f 92       	push	r0
    19ce:	cd b7       	in	r28, 0x3d	; 61
    19d0:	de b7       	in	r29, 0x3e	; 62
    19d2:	89 83       	std	Y+1, r24	; 0x01
    19d4:	7b 83       	std	Y+3, r23	; 0x03
    19d6:	6a 83       	std	Y+2, r22	; 0x02
	/*send data*/
	SPDR= TransmitData;
    19d8:	ef e2       	ldi	r30, 0x2F	; 47
    19da:	f0 e0       	ldi	r31, 0x00	; 0
    19dc:	89 81       	ldd	r24, Y+1	; 0x01
    19de:	80 83       	st	Z, r24
	/*wait till transfer completed*/
	while (GET_BIT(SPSR, SPIF)==0);
    19e0:	ee e2       	ldi	r30, 0x2E	; 46
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	80 81       	ld	r24, Z
    19e6:	88 23       	and	r24, r24
    19e8:	dc f7       	brge	.-10     	; 0x19e0 <SPI_TranRec_Data+0x1a>
	/*receive data*/
	*ReceiveData=SPDR;
    19ea:	ef e2       	ldi	r30, 0x2F	; 47
    19ec:	f0 e0       	ldi	r31, 0x00	; 0
    19ee:	80 81       	ld	r24, Z
    19f0:	ea 81       	ldd	r30, Y+2	; 0x02
    19f2:	fb 81       	ldd	r31, Y+3	; 0x03
    19f4:	80 83       	st	Z, r24
}
    19f6:	0f 90       	pop	r0
    19f8:	0f 90       	pop	r0
    19fa:	0f 90       	pop	r0
    19fc:	cf 91       	pop	r28
    19fe:	df 91       	pop	r29
    1a00:	08 95       	ret

00001a02 <STC_Callback>:

void STC_Callback(void(*func_ptr)(void))
{
    1a02:	df 93       	push	r29
    1a04:	cf 93       	push	r28
    1a06:	00 d0       	rcall	.+0      	; 0x1a08 <STC_Callback+0x6>
    1a08:	cd b7       	in	r28, 0x3d	; 61
    1a0a:	de b7       	in	r29, 0x3e	; 62
    1a0c:	9a 83       	std	Y+2, r25	; 0x02
    1a0e:	89 83       	std	Y+1, r24	; 0x01
	STC_Callback_Func=func_ptr;
    1a10:	89 81       	ldd	r24, Y+1	; 0x01
    1a12:	9a 81       	ldd	r25, Y+2	; 0x02
    1a14:	90 93 97 01 	sts	0x0197, r25
    1a18:	80 93 96 01 	sts	0x0196, r24
}
    1a1c:	0f 90       	pop	r0
    1a1e:	0f 90       	pop	r0
    1a20:	cf 91       	pop	r28
    1a22:	df 91       	pop	r29
    1a24:	08 95       	ret

00001a26 <__vector_12>:

ISR(SPI_STC_vect)
{
    1a26:	1f 92       	push	r1
    1a28:	0f 92       	push	r0
    1a2a:	0f b6       	in	r0, 0x3f	; 63
    1a2c:	0f 92       	push	r0
    1a2e:	11 24       	eor	r1, r1
    1a30:	2f 93       	push	r18
    1a32:	3f 93       	push	r19
    1a34:	4f 93       	push	r20
    1a36:	5f 93       	push	r21
    1a38:	6f 93       	push	r22
    1a3a:	7f 93       	push	r23
    1a3c:	8f 93       	push	r24
    1a3e:	9f 93       	push	r25
    1a40:	af 93       	push	r26
    1a42:	bf 93       	push	r27
    1a44:	ef 93       	push	r30
    1a46:	ff 93       	push	r31
    1a48:	df 93       	push	r29
    1a4a:	cf 93       	push	r28
    1a4c:	cd b7       	in	r28, 0x3d	; 61
    1a4e:	de b7       	in	r29, 0x3e	; 62
	(*STC_Callback_Func)();
    1a50:	e0 91 96 01 	lds	r30, 0x0196
    1a54:	f0 91 97 01 	lds	r31, 0x0197
    1a58:	09 95       	icall
}
    1a5a:	cf 91       	pop	r28
    1a5c:	df 91       	pop	r29
    1a5e:	ff 91       	pop	r31
    1a60:	ef 91       	pop	r30
    1a62:	bf 91       	pop	r27
    1a64:	af 91       	pop	r26
    1a66:	9f 91       	pop	r25
    1a68:	8f 91       	pop	r24
    1a6a:	7f 91       	pop	r23
    1a6c:	6f 91       	pop	r22
    1a6e:	5f 91       	pop	r21
    1a70:	4f 91       	pop	r20
    1a72:	3f 91       	pop	r19
    1a74:	2f 91       	pop	r18
    1a76:	0f 90       	pop	r0
    1a78:	0f be       	out	0x3f, r0	; 63
    1a7a:	0f 90       	pop	r0
    1a7c:	1f 90       	pop	r1
    1a7e:	18 95       	reti

00001a80 <I2C_init>:
 *      Author: Seko
 */
#include "I2C.h"

void I2C_init(u8 address)
{
    1a80:	df 93       	push	r29
    1a82:	cf 93       	push	r28
    1a84:	0f 92       	push	r0
    1a86:	cd b7       	in	r28, 0x3d	; 61
    1a88:	de b7       	in	r29, 0x3e	; 62
    1a8a:	89 83       	std	Y+1, r24	; 0x01
	#if defined Master_Mode
	#if defined Prescaler_0
		CLEAR_BIT(TWSR,TWPS0);
    1a8c:	a1 e2       	ldi	r26, 0x21	; 33
    1a8e:	b0 e0       	ldi	r27, 0x00	; 0
    1a90:	e1 e2       	ldi	r30, 0x21	; 33
    1a92:	f0 e0       	ldi	r31, 0x00	; 0
    1a94:	80 81       	ld	r24, Z
    1a96:	8e 7f       	andi	r24, 0xFE	; 254
    1a98:	8c 93       	st	X, r24
		CLEAR_BIT(TWSR,TWPS1);
    1a9a:	a1 e2       	ldi	r26, 0x21	; 33
    1a9c:	b0 e0       	ldi	r27, 0x00	; 0
    1a9e:	e1 e2       	ldi	r30, 0x21	; 33
    1aa0:	f0 e0       	ldi	r31, 0x00	; 0
    1aa2:	80 81       	ld	r24, Z
    1aa4:	8d 7f       	andi	r24, 0xFD	; 253
    1aa6:	8c 93       	st	X, r24
		SET_BIT(TWAR,TWGCE);
		#elif Slave_defined Not_Recognize_GeneralCall
		CLEAR_BIT(TWAR,TWGCE);
#endif
		#endif
	SET_BIT(TWCR,TWEN);
    1aa8:	a6 e5       	ldi	r26, 0x56	; 86
    1aaa:	b0 e0       	ldi	r27, 0x00	; 0
    1aac:	e6 e5       	ldi	r30, 0x56	; 86
    1aae:	f0 e0       	ldi	r31, 0x00	; 0
    1ab0:	80 81       	ld	r24, Z
    1ab2:	84 60       	ori	r24, 0x04	; 4
    1ab4:	8c 93       	st	X, r24
}
    1ab6:	0f 90       	pop	r0
    1ab8:	cf 91       	pop	r28
    1aba:	df 91       	pop	r29
    1abc:	08 95       	ret

00001abe <I2C_Interrupt_Enable>:

STD_Return I2C_Interrupt_Enable(I2C_Interrupt_Enable_t state)
{
    1abe:	df 93       	push	r29
    1ac0:	cf 93       	push	r28
    1ac2:	00 d0       	rcall	.+0      	; 0x1ac4 <I2C_Interrupt_Enable+0x6>
    1ac4:	00 d0       	rcall	.+0      	; 0x1ac6 <I2C_Interrupt_Enable+0x8>
    1ac6:	cd b7       	in	r28, 0x3d	; 61
    1ac8:	de b7       	in	r29, 0x3e	; 62
    1aca:	89 83       	std	Y+1, r24	; 0x01
	switch (state)
    1acc:	89 81       	ldd	r24, Y+1	; 0x01
    1ace:	28 2f       	mov	r18, r24
    1ad0:	30 e0       	ldi	r19, 0x00	; 0
    1ad2:	3c 83       	std	Y+4, r19	; 0x04
    1ad4:	2b 83       	std	Y+3, r18	; 0x03
    1ad6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad8:	9c 81       	ldd	r25, Y+4	; 0x04
    1ada:	00 97       	sbiw	r24, 0x00	; 0
    1adc:	31 f0       	breq	.+12     	; 0x1aea <I2C_Interrupt_Enable+0x2c>
    1ade:	2b 81       	ldd	r18, Y+3	; 0x03
    1ae0:	3c 81       	ldd	r19, Y+4	; 0x04
    1ae2:	21 30       	cpi	r18, 0x01	; 1
    1ae4:	31 05       	cpc	r19, r1
    1ae6:	49 f0       	breq	.+18     	; 0x1afa <I2C_Interrupt_Enable+0x3c>
    1ae8:	10 c0       	rjmp	.+32     	; 0x1b0a <I2C_Interrupt_Enable+0x4c>
	{
		case I2C_Enable:
			SET_BIT(TWCR,TWIE);
    1aea:	a6 e5       	ldi	r26, 0x56	; 86
    1aec:	b0 e0       	ldi	r27, 0x00	; 0
    1aee:	e6 e5       	ldi	r30, 0x56	; 86
    1af0:	f0 e0       	ldi	r31, 0x00	; 0
    1af2:	80 81       	ld	r24, Z
    1af4:	81 60       	ori	r24, 0x01	; 1
    1af6:	8c 93       	st	X, r24
    1af8:	0a c0       	rjmp	.+20     	; 0x1b0e <I2C_Interrupt_Enable+0x50>
			break;
		case I2C_Disable:
			CLEAR_BIT(TWCR,TWIE);
    1afa:	a6 e5       	ldi	r26, 0x56	; 86
    1afc:	b0 e0       	ldi	r27, 0x00	; 0
    1afe:	e6 e5       	ldi	r30, 0x56	; 86
    1b00:	f0 e0       	ldi	r31, 0x00	; 0
    1b02:	80 81       	ld	r24, Z
    1b04:	8e 7f       	andi	r24, 0xFE	; 254
    1b06:	8c 93       	st	X, r24
    1b08:	02 c0       	rjmp	.+4      	; 0x1b0e <I2C_Interrupt_Enable+0x50>
			break;
		default:
			return E_OK;
    1b0a:	1a 82       	std	Y+2, r1	; 0x02
    1b0c:	02 c0       	rjmp	.+4      	; 0x1b12 <I2C_Interrupt_Enable+0x54>
	}
	return E_NOK;
    1b0e:	31 e0       	ldi	r19, 0x01	; 1
    1b10:	3a 83       	std	Y+2, r19	; 0x02
    1b12:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1b14:	0f 90       	pop	r0
    1b16:	0f 90       	pop	r0
    1b18:	0f 90       	pop	r0
    1b1a:	0f 90       	pop	r0
    1b1c:	cf 91       	pop	r28
    1b1e:	df 91       	pop	r29
    1b20:	08 95       	ret

00001b22 <I2C_ACK_Mode>:

STD_Return I2C_ACK_Mode(I2C_ACK_State_t state)
{
    1b22:	df 93       	push	r29
    1b24:	cf 93       	push	r28
    1b26:	00 d0       	rcall	.+0      	; 0x1b28 <I2C_ACK_Mode+0x6>
    1b28:	00 d0       	rcall	.+0      	; 0x1b2a <I2C_ACK_Mode+0x8>
    1b2a:	cd b7       	in	r28, 0x3d	; 61
    1b2c:	de b7       	in	r29, 0x3e	; 62
    1b2e:	89 83       	std	Y+1, r24	; 0x01
	switch (state)
    1b30:	89 81       	ldd	r24, Y+1	; 0x01
    1b32:	28 2f       	mov	r18, r24
    1b34:	30 e0       	ldi	r19, 0x00	; 0
    1b36:	3c 83       	std	Y+4, r19	; 0x04
    1b38:	2b 83       	std	Y+3, r18	; 0x03
    1b3a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b3c:	9c 81       	ldd	r25, Y+4	; 0x04
    1b3e:	00 97       	sbiw	r24, 0x00	; 0
    1b40:	31 f0       	breq	.+12     	; 0x1b4e <I2C_ACK_Mode+0x2c>
    1b42:	2b 81       	ldd	r18, Y+3	; 0x03
    1b44:	3c 81       	ldd	r19, Y+4	; 0x04
    1b46:	21 30       	cpi	r18, 0x01	; 1
    1b48:	31 05       	cpc	r19, r1
    1b4a:	49 f0       	breq	.+18     	; 0x1b5e <I2C_ACK_Mode+0x3c>
    1b4c:	10 c0       	rjmp	.+32     	; 0x1b6e <I2C_ACK_Mode+0x4c>
	{
		case I2C_ACK:
			SET_BIT(TWCR,TWEA);
    1b4e:	a6 e5       	ldi	r26, 0x56	; 86
    1b50:	b0 e0       	ldi	r27, 0x00	; 0
    1b52:	e6 e5       	ldi	r30, 0x56	; 86
    1b54:	f0 e0       	ldi	r31, 0x00	; 0
    1b56:	80 81       	ld	r24, Z
    1b58:	80 64       	ori	r24, 0x40	; 64
    1b5a:	8c 93       	st	X, r24
    1b5c:	0a c0       	rjmp	.+20     	; 0x1b72 <I2C_ACK_Mode+0x50>
			break;
		case I2C_NACK:
			CLEAR_BIT(TWCR,TWEA);
    1b5e:	a6 e5       	ldi	r26, 0x56	; 86
    1b60:	b0 e0       	ldi	r27, 0x00	; 0
    1b62:	e6 e5       	ldi	r30, 0x56	; 86
    1b64:	f0 e0       	ldi	r31, 0x00	; 0
    1b66:	80 81       	ld	r24, Z
    1b68:	8f 7b       	andi	r24, 0xBF	; 191
    1b6a:	8c 93       	st	X, r24
    1b6c:	02 c0       	rjmp	.+4      	; 0x1b72 <I2C_ACK_Mode+0x50>
			break;
		default:
			return E_OK;
    1b6e:	1a 82       	std	Y+2, r1	; 0x02
    1b70:	02 c0       	rjmp	.+4      	; 0x1b76 <I2C_ACK_Mode+0x54>
	}
	return E_NOK;
    1b72:	31 e0       	ldi	r19, 0x01	; 1
    1b74:	3a 83       	std	Y+2, r19	; 0x02
    1b76:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1b78:	0f 90       	pop	r0
    1b7a:	0f 90       	pop	r0
    1b7c:	0f 90       	pop	r0
    1b7e:	0f 90       	pop	r0
    1b80:	cf 91       	pop	r28
    1b82:	df 91       	pop	r29
    1b84:	08 95       	ret

00001b86 <I2C_Send_Condtion>:

STD_Return I2C_Send_Condtion(I2C_Condition_State_t State)
{
    1b86:	df 93       	push	r29
    1b88:	cf 93       	push	r28
    1b8a:	00 d0       	rcall	.+0      	; 0x1b8c <I2C_Send_Condtion+0x6>
    1b8c:	00 d0       	rcall	.+0      	; 0x1b8e <I2C_Send_Condtion+0x8>
    1b8e:	cd b7       	in	r28, 0x3d	; 61
    1b90:	de b7       	in	r29, 0x3e	; 62
    1b92:	89 83       	std	Y+1, r24	; 0x01
	switch(State)
    1b94:	89 81       	ldd	r24, Y+1	; 0x01
    1b96:	28 2f       	mov	r18, r24
    1b98:	30 e0       	ldi	r19, 0x00	; 0
    1b9a:	3c 83       	std	Y+4, r19	; 0x04
    1b9c:	2b 83       	std	Y+3, r18	; 0x03
    1b9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ba2:	81 30       	cpi	r24, 0x01	; 1
    1ba4:	91 05       	cpc	r25, r1
    1ba6:	51 f1       	breq	.+84     	; 0x1bfc <I2C_Send_Condtion+0x76>
    1ba8:	2b 81       	ldd	r18, Y+3	; 0x03
    1baa:	3c 81       	ldd	r19, Y+4	; 0x04
    1bac:	22 30       	cpi	r18, 0x02	; 2
    1bae:	31 05       	cpc	r19, r1
    1bb0:	09 f4       	brne	.+2      	; 0x1bb4 <I2C_Send_Condtion+0x2e>
    1bb2:	43 c0       	rjmp	.+134    	; 0x1c3a <I2C_Send_Condtion+0xb4>
    1bb4:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb6:	9c 81       	ldd	r25, Y+4	; 0x04
    1bb8:	00 97       	sbiw	r24, 0x00	; 0
    1bba:	09 f0       	breq	.+2      	; 0x1bbe <I2C_Send_Condtion+0x38>
    1bbc:	4d c0       	rjmp	.+154    	; 0x1c58 <I2C_Send_Condtion+0xd2>
	{
		case I2C_Start_Condition:
			/* Send Start condition*/
			SET_BIT(TWCR,TWSTA);
    1bbe:	a6 e5       	ldi	r26, 0x56	; 86
    1bc0:	b0 e0       	ldi	r27, 0x00	; 0
    1bc2:	e6 e5       	ldi	r30, 0x56	; 86
    1bc4:	f0 e0       	ldi	r31, 0x00	; 0
    1bc6:	80 81       	ld	r24, Z
    1bc8:	80 62       	ori	r24, 0x20	; 32
    1bca:	8c 93       	st	X, r24
			/* Clear the interrupt flag to operate the start condition*/
			SET_BIT(TWCR,TWINT);
    1bcc:	a6 e5       	ldi	r26, 0x56	; 86
    1bce:	b0 e0       	ldi	r27, 0x00	; 0
    1bd0:	e6 e5       	ldi	r30, 0x56	; 86
    1bd2:	f0 e0       	ldi	r31, 0x00	; 0
    1bd4:	80 81       	ld	r24, Z
    1bd6:	80 68       	ori	r24, 0x80	; 128
    1bd8:	8c 93       	st	X, r24
			/*wait until the interrupt flag raise again and previous operation is completed*/
			while((GET_BIT(TWCR,TWINT))==0);
    1bda:	e6 e5       	ldi	r30, 0x56	; 86
    1bdc:	f0 e0       	ldi	r31, 0x00	; 0
    1bde:	80 81       	ld	r24, Z
    1be0:	88 23       	and	r24, r24
    1be2:	dc f7       	brge	.-10     	; 0x1bda <I2C_Send_Condtion+0x54>
			/* check operation status register*/
			if ((TWSR & Mask_Selected_Bit) != START_ACK)
    1be4:	e1 e2       	ldi	r30, 0x21	; 33
    1be6:	f0 e0       	ldi	r31, 0x00	; 0
    1be8:	80 81       	ld	r24, Z
    1bea:	88 2f       	mov	r24, r24
    1bec:	90 e0       	ldi	r25, 0x00	; 0
    1bee:	88 7f       	andi	r24, 0xF8	; 248
    1bf0:	90 70       	andi	r25, 0x00	; 0
    1bf2:	88 30       	cpi	r24, 0x08	; 8
    1bf4:	91 05       	cpc	r25, r1
    1bf6:	91 f1       	breq	.+100    	; 0x1c5c <I2C_Send_Condtion+0xd6>
			{
				return E_OK;
    1bf8:	1a 82       	std	Y+2, r1	; 0x02
    1bfa:	32 c0       	rjmp	.+100    	; 0x1c60 <I2C_Send_Condtion+0xda>
			}
			break;
		case I2C_RepeatedStart_Condition:
			/* Send Repeated Start condition*/
			SET_BIT(TWCR,TWSTA);
    1bfc:	a6 e5       	ldi	r26, 0x56	; 86
    1bfe:	b0 e0       	ldi	r27, 0x00	; 0
    1c00:	e6 e5       	ldi	r30, 0x56	; 86
    1c02:	f0 e0       	ldi	r31, 0x00	; 0
    1c04:	80 81       	ld	r24, Z
    1c06:	80 62       	ori	r24, 0x20	; 32
    1c08:	8c 93       	st	X, r24
			/* Clear the interrupt flag to operate the start condition*/
			SET_BIT(TWCR,TWINT);
    1c0a:	a6 e5       	ldi	r26, 0x56	; 86
    1c0c:	b0 e0       	ldi	r27, 0x00	; 0
    1c0e:	e6 e5       	ldi	r30, 0x56	; 86
    1c10:	f0 e0       	ldi	r31, 0x00	; 0
    1c12:	80 81       	ld	r24, Z
    1c14:	80 68       	ori	r24, 0x80	; 128
    1c16:	8c 93       	st	X, r24
			/*wait until the interrupt flag raise again and previous operation is completed*/
			while((GET_BIT(TWCR,TWINT))==0);
    1c18:	e6 e5       	ldi	r30, 0x56	; 86
    1c1a:	f0 e0       	ldi	r31, 0x00	; 0
    1c1c:	80 81       	ld	r24, Z
    1c1e:	88 23       	and	r24, r24
    1c20:	dc f7       	brge	.-10     	; 0x1c18 <I2C_Send_Condtion+0x92>
			/* check operation status register*/
			if ((TWSR & Mask_Selected_Bit) != REP_START_ACK)
    1c22:	e1 e2       	ldi	r30, 0x21	; 33
    1c24:	f0 e0       	ldi	r31, 0x00	; 0
    1c26:	80 81       	ld	r24, Z
    1c28:	88 2f       	mov	r24, r24
    1c2a:	90 e0       	ldi	r25, 0x00	; 0
    1c2c:	88 7f       	andi	r24, 0xF8	; 248
    1c2e:	90 70       	andi	r25, 0x00	; 0
    1c30:	80 31       	cpi	r24, 0x10	; 16
    1c32:	91 05       	cpc	r25, r1
    1c34:	99 f0       	breq	.+38     	; 0x1c5c <I2C_Send_Condtion+0xd6>
			{
				return E_OK;
    1c36:	1a 82       	std	Y+2, r1	; 0x02
    1c38:	13 c0       	rjmp	.+38     	; 0x1c60 <I2C_Send_Condtion+0xda>
			}
			break;
		case I2C_Stop_Condition:
			SET_BIT(TWCR,TWSTO);
    1c3a:	a6 e5       	ldi	r26, 0x56	; 86
    1c3c:	b0 e0       	ldi	r27, 0x00	; 0
    1c3e:	e6 e5       	ldi	r30, 0x56	; 86
    1c40:	f0 e0       	ldi	r31, 0x00	; 0
    1c42:	80 81       	ld	r24, Z
    1c44:	80 61       	ori	r24, 0x10	; 16
    1c46:	8c 93       	st	X, r24
			/* Clear the interrupt flag to operate the stop condition*/
			SET_BIT(TWCR,TWINT);
    1c48:	a6 e5       	ldi	r26, 0x56	; 86
    1c4a:	b0 e0       	ldi	r27, 0x00	; 0
    1c4c:	e6 e5       	ldi	r30, 0x56	; 86
    1c4e:	f0 e0       	ldi	r31, 0x00	; 0
    1c50:	80 81       	ld	r24, Z
    1c52:	80 68       	ori	r24, 0x80	; 128
    1c54:	8c 93       	st	X, r24
    1c56:	02 c0       	rjmp	.+4      	; 0x1c5c <I2C_Send_Condtion+0xd6>
			break;
		default:
			return E_OK;
    1c58:	1a 82       	std	Y+2, r1	; 0x02
    1c5a:	02 c0       	rjmp	.+4      	; 0x1c60 <I2C_Send_Condtion+0xda>
	}
	return E_NOK;
    1c5c:	91 e0       	ldi	r25, 0x01	; 1
    1c5e:	9a 83       	std	Y+2, r25	; 0x02
    1c60:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1c62:	0f 90       	pop	r0
    1c64:	0f 90       	pop	r0
    1c66:	0f 90       	pop	r0
    1c68:	0f 90       	pop	r0
    1c6a:	cf 91       	pop	r28
    1c6c:	df 91       	pop	r29
    1c6e:	08 95       	ret

00001c70 <I2C_Slave_Address_Mode>:

STD_Return I2C_Slave_Address_Mode(I2C_SlaveAddress_State_t State,u8 address)
{
    1c70:	df 93       	push	r29
    1c72:	cf 93       	push	r28
    1c74:	00 d0       	rcall	.+0      	; 0x1c76 <I2C_Slave_Address_Mode+0x6>
    1c76:	00 d0       	rcall	.+0      	; 0x1c78 <I2C_Slave_Address_Mode+0x8>
    1c78:	0f 92       	push	r0
    1c7a:	cd b7       	in	r28, 0x3d	; 61
    1c7c:	de b7       	in	r29, 0x3e	; 62
    1c7e:	89 83       	std	Y+1, r24	; 0x01
    1c80:	6a 83       	std	Y+2, r22	; 0x02
	switch (State)
    1c82:	89 81       	ldd	r24, Y+1	; 0x01
    1c84:	28 2f       	mov	r18, r24
    1c86:	30 e0       	ldi	r19, 0x00	; 0
    1c88:	3d 83       	std	Y+5, r19	; 0x05
    1c8a:	2c 83       	std	Y+4, r18	; 0x04
    1c8c:	8c 81       	ldd	r24, Y+4	; 0x04
    1c8e:	9d 81       	ldd	r25, Y+5	; 0x05
    1c90:	00 97       	sbiw	r24, 0x00	; 0
    1c92:	31 f0       	breq	.+12     	; 0x1ca0 <I2C_Slave_Address_Mode+0x30>
    1c94:	2c 81       	ldd	r18, Y+4	; 0x04
    1c96:	3d 81       	ldd	r19, Y+5	; 0x05
    1c98:	21 30       	cpi	r18, 0x01	; 1
    1c9a:	31 05       	cpc	r19, r1
    1c9c:	29 f1       	breq	.+74     	; 0x1ce8 <I2C_Slave_Address_Mode+0x78>
    1c9e:	48 c0       	rjmp	.+144    	; 0x1d30 <I2C_Slave_Address_Mode+0xc0>
	{
		case I2C_SlaveAddress_Read:
			SET_BIT(TWDR,Read_Write);
    1ca0:	a3 e2       	ldi	r26, 0x23	; 35
    1ca2:	b0 e0       	ldi	r27, 0x00	; 0
    1ca4:	e3 e2       	ldi	r30, 0x23	; 35
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	80 81       	ld	r24, Z
    1caa:	81 60       	ori	r24, 0x01	; 1
    1cac:	8c 93       	st	X, r24
			/*Set the Slave Address in the MSB 7 bits in data register*/
			TWDR = address << 1;
    1cae:	e3 e2       	ldi	r30, 0x23	; 35
    1cb0:	f0 e0       	ldi	r31, 0x00	; 0
    1cb2:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb4:	88 0f       	add	r24, r24
    1cb6:	80 83       	st	Z, r24
			/* Clear the interrupt flag to operate the Slave Start Read*/
			SET_BIT(TWCR,TWINT);
    1cb8:	a6 e5       	ldi	r26, 0x56	; 86
    1cba:	b0 e0       	ldi	r27, 0x00	; 0
    1cbc:	e6 e5       	ldi	r30, 0x56	; 86
    1cbe:	f0 e0       	ldi	r31, 0x00	; 0
    1cc0:	80 81       	ld	r24, Z
    1cc2:	80 68       	ori	r24, 0x80	; 128
    1cc4:	8c 93       	st	X, r24
			/*wait until the interrupt flag raise again and previous operation is completed*/
			while((GET_BIT(TWCR,TWINT))==0);
    1cc6:	e6 e5       	ldi	r30, 0x56	; 86
    1cc8:	f0 e0       	ldi	r31, 0x00	; 0
    1cca:	80 81       	ld	r24, Z
    1ccc:	88 23       	and	r24, r24
    1cce:	dc f7       	brge	.-10     	; 0x1cc6 <I2C_Slave_Address_Mode+0x56>
#if defined Status_With_ACK
			/* check operation status register*/
			if ((TWSR & Mask_Selected_Bit) != MasterSend_SLA_RDR_ACK)
    1cd0:	e1 e2       	ldi	r30, 0x21	; 33
    1cd2:	f0 e0       	ldi	r31, 0x00	; 0
    1cd4:	80 81       	ld	r24, Z
    1cd6:	88 2f       	mov	r24, r24
    1cd8:	90 e0       	ldi	r25, 0x00	; 0
    1cda:	88 7f       	andi	r24, 0xF8	; 248
    1cdc:	90 70       	andi	r25, 0x00	; 0
    1cde:	80 34       	cpi	r24, 0x40	; 64
    1ce0:	91 05       	cpc	r25, r1
    1ce2:	41 f1       	breq	.+80     	; 0x1d34 <I2C_Slave_Address_Mode+0xc4>
			{
				return E_OK;
    1ce4:	1b 82       	std	Y+3, r1	; 0x03
    1ce6:	28 c0       	rjmp	.+80     	; 0x1d38 <I2C_Slave_Address_Mode+0xc8>
		return E_OK;
	}
#endif
			break;
		case I2C_SlaveAddress_Write:
			CLEAR_BIT(TWDR,Read_Write);
    1ce8:	a3 e2       	ldi	r26, 0x23	; 35
    1cea:	b0 e0       	ldi	r27, 0x00	; 0
    1cec:	e3 e2       	ldi	r30, 0x23	; 35
    1cee:	f0 e0       	ldi	r31, 0x00	; 0
    1cf0:	80 81       	ld	r24, Z
    1cf2:	8e 7f       	andi	r24, 0xFE	; 254
    1cf4:	8c 93       	st	X, r24
			/*Set the Slave Address in the MSB 7 bits in data register*/
			TWDR = address << 1;
    1cf6:	e3 e2       	ldi	r30, 0x23	; 35
    1cf8:	f0 e0       	ldi	r31, 0x00	; 0
    1cfa:	8a 81       	ldd	r24, Y+2	; 0x02
    1cfc:	88 0f       	add	r24, r24
    1cfe:	80 83       	st	Z, r24
			/* Clear the interrupt flag to operate the start Slave Start Write*/
			SET_BIT(TWCR,TWINT);
    1d00:	a6 e5       	ldi	r26, 0x56	; 86
    1d02:	b0 e0       	ldi	r27, 0x00	; 0
    1d04:	e6 e5       	ldi	r30, 0x56	; 86
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	80 81       	ld	r24, Z
    1d0a:	80 68       	ori	r24, 0x80	; 128
    1d0c:	8c 93       	st	X, r24
			/*wait until the interrupt flag raise again and previous operation is completed*/
			while((GET_BIT(TWCR,TWINT))==0);
    1d0e:	e6 e5       	ldi	r30, 0x56	; 86
    1d10:	f0 e0       	ldi	r31, 0x00	; 0
    1d12:	80 81       	ld	r24, Z
    1d14:	88 23       	and	r24, r24
    1d16:	dc f7       	brge	.-10     	; 0x1d0e <I2C_Slave_Address_Mode+0x9e>
#if defined Status_With_ACK
			/* check operation status register*/
			if ((TWSR & Mask_Selected_Bit) != MasterSend_SLA_WRR_ACK)
    1d18:	e1 e2       	ldi	r30, 0x21	; 33
    1d1a:	f0 e0       	ldi	r31, 0x00	; 0
    1d1c:	80 81       	ld	r24, Z
    1d1e:	88 2f       	mov	r24, r24
    1d20:	90 e0       	ldi	r25, 0x00	; 0
    1d22:	88 7f       	andi	r24, 0xF8	; 248
    1d24:	90 70       	andi	r25, 0x00	; 0
    1d26:	88 31       	cpi	r24, 0x18	; 24
    1d28:	91 05       	cpc	r25, r1
    1d2a:	21 f0       	breq	.+8      	; 0x1d34 <I2C_Slave_Address_Mode+0xc4>
			{
				return E_OK;
    1d2c:	1b 82       	std	Y+3, r1	; 0x03
    1d2e:	04 c0       	rjmp	.+8      	; 0x1d38 <I2C_Slave_Address_Mode+0xc8>
		return E_OK;
	}
#endif
			break;
		default:
			return E_OK;
    1d30:	1b 82       	std	Y+3, r1	; 0x03
    1d32:	02 c0       	rjmp	.+4      	; 0x1d38 <I2C_Slave_Address_Mode+0xc8>
	}

	return E_NOK;
    1d34:	31 e0       	ldi	r19, 0x01	; 1
    1d36:	3b 83       	std	Y+3, r19	; 0x03
    1d38:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1d3a:	0f 90       	pop	r0
    1d3c:	0f 90       	pop	r0
    1d3e:	0f 90       	pop	r0
    1d40:	0f 90       	pop	r0
    1d42:	0f 90       	pop	r0
    1d44:	cf 91       	pop	r28
    1d46:	df 91       	pop	r29
    1d48:	08 95       	ret

00001d4a <I2C_Master_WriteData_Mode>:

STD_Return I2C_Master_WriteData_Mode(u8 Data)
{
    1d4a:	df 93       	push	r29
    1d4c:	cf 93       	push	r28
    1d4e:	00 d0       	rcall	.+0      	; 0x1d50 <I2C_Master_WriteData_Mode+0x6>
    1d50:	cd b7       	in	r28, 0x3d	; 61
    1d52:	de b7       	in	r29, 0x3e	; 62
    1d54:	89 83       	std	Y+1, r24	; 0x01
	/*Write Data byte*/
	TWDR = Data;
    1d56:	e3 e2       	ldi	r30, 0x23	; 35
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	89 81       	ldd	r24, Y+1	; 0x01
    1d5c:	80 83       	st	Z, r24
	/* Clear the interrupt flag to operate the Master Sending Data*/
	SET_BIT(TWCR,TWINT);
    1d5e:	a6 e5       	ldi	r26, 0x56	; 86
    1d60:	b0 e0       	ldi	r27, 0x00	; 0
    1d62:	e6 e5       	ldi	r30, 0x56	; 86
    1d64:	f0 e0       	ldi	r31, 0x00	; 0
    1d66:	80 81       	ld	r24, Z
    1d68:	80 68       	ori	r24, 0x80	; 128
    1d6a:	8c 93       	st	X, r24
	/*wait until the interrupt flag rise again and previous operation is completed*/
	while((GET_BIT(TWCR,TWINT))==0);
    1d6c:	e6 e5       	ldi	r30, 0x56	; 86
    1d6e:	f0 e0       	ldi	r31, 0x00	; 0
    1d70:	80 81       	ld	r24, Z
    1d72:	88 23       	and	r24, r24
    1d74:	dc f7       	brge	.-10     	; 0x1d6c <I2C_Master_WriteData_Mode+0x22>
	/* check operation status register*/

#if defined Status_With_ACK
	if ((TWSR & Mask_Selected_Bit) != MasterSend_DataByte_ACK)
    1d76:	e1 e2       	ldi	r30, 0x21	; 33
    1d78:	f0 e0       	ldi	r31, 0x00	; 0
    1d7a:	80 81       	ld	r24, Z
    1d7c:	88 2f       	mov	r24, r24
    1d7e:	90 e0       	ldi	r25, 0x00	; 0
    1d80:	88 7f       	andi	r24, 0xF8	; 248
    1d82:	90 70       	andi	r25, 0x00	; 0
    1d84:	88 32       	cpi	r24, 0x28	; 40
    1d86:	91 05       	cpc	r25, r1
    1d88:	11 f0       	breq	.+4      	; 0x1d8e <I2C_Master_WriteData_Mode+0x44>
	{
		return E_OK;
    1d8a:	1a 82       	std	Y+2, r1	; 0x02
    1d8c:	02 c0       	rjmp	.+4      	; 0x1d92 <I2C_Master_WriteData_Mode+0x48>
	if ((TWSR & Mask_Selected_Bit) != MasterSend_DataByte_NACK)
	{
		return E_OK;
	}
#endif
	return E_NOK;
    1d8e:	81 e0       	ldi	r24, 0x01	; 1
    1d90:	8a 83       	std	Y+2, r24	; 0x02
    1d92:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1d94:	0f 90       	pop	r0
    1d96:	0f 90       	pop	r0
    1d98:	cf 91       	pop	r28
    1d9a:	df 91       	pop	r29
    1d9c:	08 95       	ret

00001d9e <I2C_Master_ReceiveData_Mode>:
STD_Return I2C_Master_ReceiveData_Mode(u8 *Data)
{
    1d9e:	df 93       	push	r29
    1da0:	cf 93       	push	r28
    1da2:	00 d0       	rcall	.+0      	; 0x1da4 <I2C_Master_ReceiveData_Mode+0x6>
    1da4:	0f 92       	push	r0
    1da6:	cd b7       	in	r28, 0x3d	; 61
    1da8:	de b7       	in	r29, 0x3e	; 62
    1daa:	9a 83       	std	Y+2, r25	; 0x02
    1dac:	89 83       	std	Y+1, r24	; 0x01
	/* Clear the interrupt flag to operate the Slave Sending data Operation*/
	SET_BIT(TWCR,TWINT);
    1dae:	a6 e5       	ldi	r26, 0x56	; 86
    1db0:	b0 e0       	ldi	r27, 0x00	; 0
    1db2:	e6 e5       	ldi	r30, 0x56	; 86
    1db4:	f0 e0       	ldi	r31, 0x00	; 0
    1db6:	80 81       	ld	r24, Z
    1db8:	80 68       	ori	r24, 0x80	; 128
    1dba:	8c 93       	st	X, r24
	/*wait until the interrupt flag raise again and previous operation is completed*/
	while((GET_BIT(TWCR,TWINT))==0);
    1dbc:	e6 e5       	ldi	r30, 0x56	; 86
    1dbe:	f0 e0       	ldi	r31, 0x00	; 0
    1dc0:	80 81       	ld	r24, Z
    1dc2:	88 23       	and	r24, r24
    1dc4:	dc f7       	brge	.-10     	; 0x1dbc <I2C_Master_ReceiveData_Mode+0x1e>

#if defined Status_With_ACK
	/* check operation status register*/
	if ((TWSR & Mask_Selected_Bit) != MasterReceive_DataByte_ACK)
    1dc6:	e1 e2       	ldi	r30, 0x21	; 33
    1dc8:	f0 e0       	ldi	r31, 0x00	; 0
    1dca:	80 81       	ld	r24, Z
    1dcc:	88 2f       	mov	r24, r24
    1dce:	90 e0       	ldi	r25, 0x00	; 0
    1dd0:	88 7f       	andi	r24, 0xF8	; 248
    1dd2:	90 70       	andi	r25, 0x00	; 0
    1dd4:	80 35       	cpi	r24, 0x50	; 80
    1dd6:	91 05       	cpc	r25, r1
    1dd8:	11 f0       	breq	.+4      	; 0x1dde <I2C_Master_ReceiveData_Mode+0x40>
	{
		return E_OK;
    1dda:	1b 82       	std	Y+3, r1	; 0x03
    1ddc:	08 c0       	rjmp	.+16     	; 0x1dee <I2C_Master_ReceiveData_Mode+0x50>
	}
	else
		{
			/*Read Data byte after flag cleared*/
			 *Data = TWDR;
    1dde:	e3 e2       	ldi	r30, 0x23	; 35
    1de0:	f0 e0       	ldi	r31, 0x00	; 0
    1de2:	80 81       	ld	r24, Z
    1de4:	e9 81       	ldd	r30, Y+1	; 0x01
    1de6:	fa 81       	ldd	r31, Y+2	; 0x02
    1de8:	80 83       	st	Z, r24
		/*Read Data byte after flag cleared*/
		 *Data = TWDR;
	}
#endif

	return E_NOK;
    1dea:	81 e0       	ldi	r24, 0x01	; 1
    1dec:	8b 83       	std	Y+3, r24	; 0x03
    1dee:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1df0:	0f 90       	pop	r0
    1df2:	0f 90       	pop	r0
    1df4:	0f 90       	pop	r0
    1df6:	cf 91       	pop	r28
    1df8:	df 91       	pop	r29
    1dfa:	08 95       	ret

00001dfc <__vector_1>:
static void (*External_Function0)(void);
static void (*External_Function1)(void);
static void (*External_Function2)(void);
/****************************************ISR for INT0*************************************************/
ISR(INT0_Vect)
{
    1dfc:	1f 92       	push	r1
    1dfe:	0f 92       	push	r0
    1e00:	0f b6       	in	r0, 0x3f	; 63
    1e02:	0f 92       	push	r0
    1e04:	11 24       	eor	r1, r1
    1e06:	2f 93       	push	r18
    1e08:	3f 93       	push	r19
    1e0a:	4f 93       	push	r20
    1e0c:	5f 93       	push	r21
    1e0e:	6f 93       	push	r22
    1e10:	7f 93       	push	r23
    1e12:	8f 93       	push	r24
    1e14:	9f 93       	push	r25
    1e16:	af 93       	push	r26
    1e18:	bf 93       	push	r27
    1e1a:	ef 93       	push	r30
    1e1c:	ff 93       	push	r31
    1e1e:	df 93       	push	r29
    1e20:	cf 93       	push	r28
    1e22:	cd b7       	in	r28, 0x3d	; 61
    1e24:	de b7       	in	r29, 0x3e	; 62
	(*External_Function0)();
    1e26:	e0 91 98 01 	lds	r30, 0x0198
    1e2a:	f0 91 99 01 	lds	r31, 0x0199
    1e2e:	09 95       	icall
}
    1e30:	cf 91       	pop	r28
    1e32:	df 91       	pop	r29
    1e34:	ff 91       	pop	r31
    1e36:	ef 91       	pop	r30
    1e38:	bf 91       	pop	r27
    1e3a:	af 91       	pop	r26
    1e3c:	9f 91       	pop	r25
    1e3e:	8f 91       	pop	r24
    1e40:	7f 91       	pop	r23
    1e42:	6f 91       	pop	r22
    1e44:	5f 91       	pop	r21
    1e46:	4f 91       	pop	r20
    1e48:	3f 91       	pop	r19
    1e4a:	2f 91       	pop	r18
    1e4c:	0f 90       	pop	r0
    1e4e:	0f be       	out	0x3f, r0	; 63
    1e50:	0f 90       	pop	r0
    1e52:	1f 90       	pop	r1
    1e54:	18 95       	reti

00001e56 <__vector_2>:
/****************************************ISR for INT1*************************************************/
ISR(INT1_Vect)
{
    1e56:	1f 92       	push	r1
    1e58:	0f 92       	push	r0
    1e5a:	0f b6       	in	r0, 0x3f	; 63
    1e5c:	0f 92       	push	r0
    1e5e:	11 24       	eor	r1, r1
    1e60:	2f 93       	push	r18
    1e62:	3f 93       	push	r19
    1e64:	4f 93       	push	r20
    1e66:	5f 93       	push	r21
    1e68:	6f 93       	push	r22
    1e6a:	7f 93       	push	r23
    1e6c:	8f 93       	push	r24
    1e6e:	9f 93       	push	r25
    1e70:	af 93       	push	r26
    1e72:	bf 93       	push	r27
    1e74:	ef 93       	push	r30
    1e76:	ff 93       	push	r31
    1e78:	df 93       	push	r29
    1e7a:	cf 93       	push	r28
    1e7c:	cd b7       	in	r28, 0x3d	; 61
    1e7e:	de b7       	in	r29, 0x3e	; 62
	(*External_Function1)();
    1e80:	e0 91 9a 01 	lds	r30, 0x019A
    1e84:	f0 91 9b 01 	lds	r31, 0x019B
    1e88:	09 95       	icall
}
    1e8a:	cf 91       	pop	r28
    1e8c:	df 91       	pop	r29
    1e8e:	ff 91       	pop	r31
    1e90:	ef 91       	pop	r30
    1e92:	bf 91       	pop	r27
    1e94:	af 91       	pop	r26
    1e96:	9f 91       	pop	r25
    1e98:	8f 91       	pop	r24
    1e9a:	7f 91       	pop	r23
    1e9c:	6f 91       	pop	r22
    1e9e:	5f 91       	pop	r21
    1ea0:	4f 91       	pop	r20
    1ea2:	3f 91       	pop	r19
    1ea4:	2f 91       	pop	r18
    1ea6:	0f 90       	pop	r0
    1ea8:	0f be       	out	0x3f, r0	; 63
    1eaa:	0f 90       	pop	r0
    1eac:	1f 90       	pop	r1
    1eae:	18 95       	reti

00001eb0 <__vector_3>:
/****************************************ISR for INT2*************************************************/
ISR(INT2_Vect)
{
    1eb0:	1f 92       	push	r1
    1eb2:	0f 92       	push	r0
    1eb4:	0f b6       	in	r0, 0x3f	; 63
    1eb6:	0f 92       	push	r0
    1eb8:	11 24       	eor	r1, r1
    1eba:	2f 93       	push	r18
    1ebc:	3f 93       	push	r19
    1ebe:	4f 93       	push	r20
    1ec0:	5f 93       	push	r21
    1ec2:	6f 93       	push	r22
    1ec4:	7f 93       	push	r23
    1ec6:	8f 93       	push	r24
    1ec8:	9f 93       	push	r25
    1eca:	af 93       	push	r26
    1ecc:	bf 93       	push	r27
    1ece:	ef 93       	push	r30
    1ed0:	ff 93       	push	r31
    1ed2:	df 93       	push	r29
    1ed4:	cf 93       	push	r28
    1ed6:	cd b7       	in	r28, 0x3d	; 61
    1ed8:	de b7       	in	r29, 0x3e	; 62
	(*External_Function2)();
    1eda:	e0 91 9c 01 	lds	r30, 0x019C
    1ede:	f0 91 9d 01 	lds	r31, 0x019D
    1ee2:	09 95       	icall
}
    1ee4:	cf 91       	pop	r28
    1ee6:	df 91       	pop	r29
    1ee8:	ff 91       	pop	r31
    1eea:	ef 91       	pop	r30
    1eec:	bf 91       	pop	r27
    1eee:	af 91       	pop	r26
    1ef0:	9f 91       	pop	r25
    1ef2:	8f 91       	pop	r24
    1ef4:	7f 91       	pop	r23
    1ef6:	6f 91       	pop	r22
    1ef8:	5f 91       	pop	r21
    1efa:	4f 91       	pop	r20
    1efc:	3f 91       	pop	r19
    1efe:	2f 91       	pop	r18
    1f00:	0f 90       	pop	r0
    1f02:	0f be       	out	0x3f, r0	; 63
    1f04:	0f 90       	pop	r0
    1f06:	1f 90       	pop	r1
    1f08:	18 95       	reti

00001f0a <Enable_Global_Interrupt>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return Enable_Global_Interrupt(Global_Interrupt_State_t state)
{
    1f0a:	df 93       	push	r29
    1f0c:	cf 93       	push	r28
    1f0e:	00 d0       	rcall	.+0      	; 0x1f10 <Enable_Global_Interrupt+0x6>
    1f10:	00 d0       	rcall	.+0      	; 0x1f12 <Enable_Global_Interrupt+0x8>
    1f12:	cd b7       	in	r28, 0x3d	; 61
    1f14:	de b7       	in	r29, 0x3e	; 62
    1f16:	89 83       	std	Y+1, r24	; 0x01
	switch(state)
    1f18:	89 81       	ldd	r24, Y+1	; 0x01
    1f1a:	28 2f       	mov	r18, r24
    1f1c:	30 e0       	ldi	r19, 0x00	; 0
    1f1e:	3c 83       	std	Y+4, r19	; 0x04
    1f20:	2b 83       	std	Y+3, r18	; 0x03
    1f22:	8b 81       	ldd	r24, Y+3	; 0x03
    1f24:	9c 81       	ldd	r25, Y+4	; 0x04
    1f26:	00 97       	sbiw	r24, 0x00	; 0
    1f28:	31 f0       	breq	.+12     	; 0x1f36 <Enable_Global_Interrupt+0x2c>
    1f2a:	2b 81       	ldd	r18, Y+3	; 0x03
    1f2c:	3c 81       	ldd	r19, Y+4	; 0x04
    1f2e:	21 30       	cpi	r18, 0x01	; 1
    1f30:	31 05       	cpc	r19, r1
    1f32:	49 f0       	breq	.+18     	; 0x1f46 <Enable_Global_Interrupt+0x3c>
    1f34:	10 c0       	rjmp	.+32     	; 0x1f56 <Enable_Global_Interrupt+0x4c>
		{
			case Enable_GIE_Interrupt:
				SET_BIT(SREG,GIE);
    1f36:	af e5       	ldi	r26, 0x5F	; 95
    1f38:	b0 e0       	ldi	r27, 0x00	; 0
    1f3a:	ef e5       	ldi	r30, 0x5F	; 95
    1f3c:	f0 e0       	ldi	r31, 0x00	; 0
    1f3e:	80 81       	ld	r24, Z
    1f40:	80 68       	ori	r24, 0x80	; 128
    1f42:	8c 93       	st	X, r24
    1f44:	0a c0       	rjmp	.+20     	; 0x1f5a <Enable_Global_Interrupt+0x50>
				break;
			case Disable_GIE_Interrupt:
				CLEAR_BIT(SREG,GIE);
    1f46:	af e5       	ldi	r26, 0x5F	; 95
    1f48:	b0 e0       	ldi	r27, 0x00	; 0
    1f4a:	ef e5       	ldi	r30, 0x5F	; 95
    1f4c:	f0 e0       	ldi	r31, 0x00	; 0
    1f4e:	80 81       	ld	r24, Z
    1f50:	8f 77       	andi	r24, 0x7F	; 127
    1f52:	8c 93       	st	X, r24
    1f54:	02 c0       	rjmp	.+4      	; 0x1f5a <Enable_Global_Interrupt+0x50>
				break;
			default:
				return E_OK;
    1f56:	1a 82       	std	Y+2, r1	; 0x02
    1f58:	02 c0       	rjmp	.+4      	; 0x1f5e <Enable_Global_Interrupt+0x54>
		}
	return E_NOK;
    1f5a:	31 e0       	ldi	r19, 0x01	; 1
    1f5c:	3a 83       	std	Y+2, r19	; 0x02
    1f5e:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1f60:	0f 90       	pop	r0
    1f62:	0f 90       	pop	r0
    1f64:	0f 90       	pop	r0
    1f66:	0f 90       	pop	r0
    1f68:	cf 91       	pop	r28
    1f6a:	df 91       	pop	r29
    1f6c:	08 95       	ret

00001f6e <Enable_External_INT0>:
/*****************************************************************************************************/
STD_Return Enable_External_INT0(Peripheral_Interrupt_State_t State)
{
    1f6e:	df 93       	push	r29
    1f70:	cf 93       	push	r28
    1f72:	00 d0       	rcall	.+0      	; 0x1f74 <Enable_External_INT0+0x6>
    1f74:	00 d0       	rcall	.+0      	; 0x1f76 <Enable_External_INT0+0x8>
    1f76:	cd b7       	in	r28, 0x3d	; 61
    1f78:	de b7       	in	r29, 0x3e	; 62
    1f7a:	89 83       	std	Y+1, r24	; 0x01
	switch(State)
    1f7c:	89 81       	ldd	r24, Y+1	; 0x01
    1f7e:	28 2f       	mov	r18, r24
    1f80:	30 e0       	ldi	r19, 0x00	; 0
    1f82:	3c 83       	std	Y+4, r19	; 0x04
    1f84:	2b 83       	std	Y+3, r18	; 0x03
    1f86:	8b 81       	ldd	r24, Y+3	; 0x03
    1f88:	9c 81       	ldd	r25, Y+4	; 0x04
    1f8a:	00 97       	sbiw	r24, 0x00	; 0
    1f8c:	31 f0       	breq	.+12     	; 0x1f9a <Enable_External_INT0+0x2c>
    1f8e:	2b 81       	ldd	r18, Y+3	; 0x03
    1f90:	3c 81       	ldd	r19, Y+4	; 0x04
    1f92:	21 30       	cpi	r18, 0x01	; 1
    1f94:	31 05       	cpc	r19, r1
    1f96:	49 f0       	breq	.+18     	; 0x1faa <Enable_External_INT0+0x3c>
    1f98:	10 c0       	rjmp	.+32     	; 0x1fba <Enable_External_INT0+0x4c>
	{
		case Enable_PIE_Interrupt:
			SET_BIT(GICR,INT0);
    1f9a:	ab e5       	ldi	r26, 0x5B	; 91
    1f9c:	b0 e0       	ldi	r27, 0x00	; 0
    1f9e:	eb e5       	ldi	r30, 0x5B	; 91
    1fa0:	f0 e0       	ldi	r31, 0x00	; 0
    1fa2:	80 81       	ld	r24, Z
    1fa4:	80 64       	ori	r24, 0x40	; 64
    1fa6:	8c 93       	st	X, r24
    1fa8:	0a c0       	rjmp	.+20     	; 0x1fbe <Enable_External_INT0+0x50>

	break;
	case Disable_PIE_Interrupt:
		CLEAR_BIT(GICR,INT0);
    1faa:	ab e5       	ldi	r26, 0x5B	; 91
    1fac:	b0 e0       	ldi	r27, 0x00	; 0
    1fae:	eb e5       	ldi	r30, 0x5B	; 91
    1fb0:	f0 e0       	ldi	r31, 0x00	; 0
    1fb2:	80 81       	ld	r24, Z
    1fb4:	8f 7b       	andi	r24, 0xBF	; 191
    1fb6:	8c 93       	st	X, r24
    1fb8:	02 c0       	rjmp	.+4      	; 0x1fbe <Enable_External_INT0+0x50>
	break;
	default:
		return E_OK;
    1fba:	1a 82       	std	Y+2, r1	; 0x02
    1fbc:	02 c0       	rjmp	.+4      	; 0x1fc2 <Enable_External_INT0+0x54>
	}
	return E_NOK;
    1fbe:	31 e0       	ldi	r19, 0x01	; 1
    1fc0:	3a 83       	std	Y+2, r19	; 0x02
    1fc2:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1fc4:	0f 90       	pop	r0
    1fc6:	0f 90       	pop	r0
    1fc8:	0f 90       	pop	r0
    1fca:	0f 90       	pop	r0
    1fcc:	cf 91       	pop	r28
    1fce:	df 91       	pop	r29
    1fd0:	08 95       	ret

00001fd2 <External_Int0_EdgeSelection>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return External_Int0_EdgeSelection(Int_Sense_Control_t SenseLevel)
{
    1fd2:	df 93       	push	r29
    1fd4:	cf 93       	push	r28
    1fd6:	00 d0       	rcall	.+0      	; 0x1fd8 <External_Int0_EdgeSelection+0x6>
    1fd8:	00 d0       	rcall	.+0      	; 0x1fda <External_Int0_EdgeSelection+0x8>
    1fda:	cd b7       	in	r28, 0x3d	; 61
    1fdc:	de b7       	in	r29, 0x3e	; 62
    1fde:	89 83       	std	Y+1, r24	; 0x01
			switch(SenseLevel)
    1fe0:	89 81       	ldd	r24, Y+1	; 0x01
    1fe2:	28 2f       	mov	r18, r24
    1fe4:	30 e0       	ldi	r19, 0x00	; 0
    1fe6:	3c 83       	std	Y+4, r19	; 0x04
    1fe8:	2b 83       	std	Y+3, r18	; 0x03
    1fea:	8b 81       	ldd	r24, Y+3	; 0x03
    1fec:	9c 81       	ldd	r25, Y+4	; 0x04
    1fee:	00 97       	sbiw	r24, 0x00	; 0
    1ff0:	a1 f0       	breq	.+40     	; 0x201a <External_Int0_EdgeSelection+0x48>
    1ff2:	2b 81       	ldd	r18, Y+3	; 0x03
    1ff4:	3c 81       	ldd	r19, Y+4	; 0x04
    1ff6:	21 30       	cpi	r18, 0x01	; 1
    1ff8:	31 05       	cpc	r19, r1
    1ffa:	f1 f4       	brne	.+60     	; 0x2038 <External_Int0_EdgeSelection+0x66>
				{
					case Rising_Edge_Sense:
							SET_BIT(MCUCR,ISC00);
    1ffc:	a5 e5       	ldi	r26, 0x55	; 85
    1ffe:	b0 e0       	ldi	r27, 0x00	; 0
    2000:	e5 e5       	ldi	r30, 0x55	; 85
    2002:	f0 e0       	ldi	r31, 0x00	; 0
    2004:	80 81       	ld	r24, Z
    2006:	81 60       	ori	r24, 0x01	; 1
    2008:	8c 93       	st	X, r24
							SET_BIT(MCUCR,ISC01);
    200a:	a5 e5       	ldi	r26, 0x55	; 85
    200c:	b0 e0       	ldi	r27, 0x00	; 0
    200e:	e5 e5       	ldi	r30, 0x55	; 85
    2010:	f0 e0       	ldi	r31, 0x00	; 0
    2012:	80 81       	ld	r24, Z
    2014:	82 60       	ori	r24, 0x02	; 2
    2016:	8c 93       	st	X, r24
    2018:	11 c0       	rjmp	.+34     	; 0x203c <External_Int0_EdgeSelection+0x6a>
							break;
					case Falling_Edge_Sense:
							CLEAR_BIT(MCUCR,ISC00);
    201a:	a5 e5       	ldi	r26, 0x55	; 85
    201c:	b0 e0       	ldi	r27, 0x00	; 0
    201e:	e5 e5       	ldi	r30, 0x55	; 85
    2020:	f0 e0       	ldi	r31, 0x00	; 0
    2022:	80 81       	ld	r24, Z
    2024:	8e 7f       	andi	r24, 0xFE	; 254
    2026:	8c 93       	st	X, r24
							SET_BIT(MCUCR,ISC01);
    2028:	a5 e5       	ldi	r26, 0x55	; 85
    202a:	b0 e0       	ldi	r27, 0x00	; 0
    202c:	e5 e5       	ldi	r30, 0x55	; 85
    202e:	f0 e0       	ldi	r31, 0x00	; 0
    2030:	80 81       	ld	r24, Z
    2032:	82 60       	ori	r24, 0x02	; 2
    2034:	8c 93       	st	X, r24
    2036:	02 c0       	rjmp	.+4      	; 0x203c <External_Int0_EdgeSelection+0x6a>
							break;
					default:
						return E_OK;
    2038:	1a 82       	std	Y+2, r1	; 0x02
    203a:	02 c0       	rjmp	.+4      	; 0x2040 <External_Int0_EdgeSelection+0x6e>
				}
	return E_NOK;
    203c:	31 e0       	ldi	r19, 0x01	; 1
    203e:	3a 83       	std	Y+2, r19	; 0x02
    2040:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2042:	0f 90       	pop	r0
    2044:	0f 90       	pop	r0
    2046:	0f 90       	pop	r0
    2048:	0f 90       	pop	r0
    204a:	cf 91       	pop	r28
    204c:	df 91       	pop	r29
    204e:	08 95       	ret

00002050 <CallBack_Int0>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return CallBack_Int0(void (*Func_Ptr)(void))
{
    2050:	df 93       	push	r29
    2052:	cf 93       	push	r28
    2054:	00 d0       	rcall	.+0      	; 0x2056 <CallBack_Int0+0x6>
    2056:	cd b7       	in	r28, 0x3d	; 61
    2058:	de b7       	in	r29, 0x3e	; 62
    205a:	9a 83       	std	Y+2, r25	; 0x02
    205c:	89 83       	std	Y+1, r24	; 0x01
	External_Function0=Func_Ptr;
    205e:	89 81       	ldd	r24, Y+1	; 0x01
    2060:	9a 81       	ldd	r25, Y+2	; 0x02
    2062:	90 93 99 01 	sts	0x0199, r25
    2066:	80 93 98 01 	sts	0x0198, r24
	return E_NOK;
    206a:	81 e0       	ldi	r24, 0x01	; 1
}
    206c:	0f 90       	pop	r0
    206e:	0f 90       	pop	r0
    2070:	cf 91       	pop	r28
    2072:	df 91       	pop	r29
    2074:	08 95       	ret

00002076 <Enable_External_INT1>:
/*****************************************************************************************************/
STD_Return Enable_External_INT1(Peripheral_Interrupt_State_t State)
{
    2076:	df 93       	push	r29
    2078:	cf 93       	push	r28
    207a:	00 d0       	rcall	.+0      	; 0x207c <Enable_External_INT1+0x6>
    207c:	00 d0       	rcall	.+0      	; 0x207e <Enable_External_INT1+0x8>
    207e:	cd b7       	in	r28, 0x3d	; 61
    2080:	de b7       	in	r29, 0x3e	; 62
    2082:	89 83       	std	Y+1, r24	; 0x01
	switch(State)
    2084:	89 81       	ldd	r24, Y+1	; 0x01
    2086:	28 2f       	mov	r18, r24
    2088:	30 e0       	ldi	r19, 0x00	; 0
    208a:	3c 83       	std	Y+4, r19	; 0x04
    208c:	2b 83       	std	Y+3, r18	; 0x03
    208e:	8b 81       	ldd	r24, Y+3	; 0x03
    2090:	9c 81       	ldd	r25, Y+4	; 0x04
    2092:	00 97       	sbiw	r24, 0x00	; 0
    2094:	31 f0       	breq	.+12     	; 0x20a2 <Enable_External_INT1+0x2c>
    2096:	2b 81       	ldd	r18, Y+3	; 0x03
    2098:	3c 81       	ldd	r19, Y+4	; 0x04
    209a:	21 30       	cpi	r18, 0x01	; 1
    209c:	31 05       	cpc	r19, r1
    209e:	49 f0       	breq	.+18     	; 0x20b2 <Enable_External_INT1+0x3c>
    20a0:	10 c0       	rjmp	.+32     	; 0x20c2 <Enable_External_INT1+0x4c>
		{
		case Enable_PIE_Interrupt:
			SET_BIT(GICR,INT1);
    20a2:	ab e5       	ldi	r26, 0x5B	; 91
    20a4:	b0 e0       	ldi	r27, 0x00	; 0
    20a6:	eb e5       	ldi	r30, 0x5B	; 91
    20a8:	f0 e0       	ldi	r31, 0x00	; 0
    20aa:	80 81       	ld	r24, Z
    20ac:	80 68       	ori	r24, 0x80	; 128
    20ae:	8c 93       	st	X, r24
    20b0:	0a c0       	rjmp	.+20     	; 0x20c6 <Enable_External_INT1+0x50>
		break;
		case Disable_PIE_Interrupt:
			CLEAR_BIT(GICR,INT1);
    20b2:	ab e5       	ldi	r26, 0x5B	; 91
    20b4:	b0 e0       	ldi	r27, 0x00	; 0
    20b6:	eb e5       	ldi	r30, 0x5B	; 91
    20b8:	f0 e0       	ldi	r31, 0x00	; 0
    20ba:	80 81       	ld	r24, Z
    20bc:	8f 77       	andi	r24, 0x7F	; 127
    20be:	8c 93       	st	X, r24
    20c0:	02 c0       	rjmp	.+4      	; 0x20c6 <Enable_External_INT1+0x50>
		break;
		default:
			return E_OK;
    20c2:	1a 82       	std	Y+2, r1	; 0x02
    20c4:	02 c0       	rjmp	.+4      	; 0x20ca <Enable_External_INT1+0x54>
		}
	return E_NOK;
    20c6:	31 e0       	ldi	r19, 0x01	; 1
    20c8:	3a 83       	std	Y+2, r19	; 0x02
    20ca:	8a 81       	ldd	r24, Y+2	; 0x02
}
    20cc:	0f 90       	pop	r0
    20ce:	0f 90       	pop	r0
    20d0:	0f 90       	pop	r0
    20d2:	0f 90       	pop	r0
    20d4:	cf 91       	pop	r28
    20d6:	df 91       	pop	r29
    20d8:	08 95       	ret

000020da <External_Int1_EdgeSelection>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return External_Int1_EdgeSelection(Int_Sense_Control_t SenseLevel)
{
    20da:	df 93       	push	r29
    20dc:	cf 93       	push	r28
    20de:	00 d0       	rcall	.+0      	; 0x20e0 <External_Int1_EdgeSelection+0x6>
    20e0:	00 d0       	rcall	.+0      	; 0x20e2 <External_Int1_EdgeSelection+0x8>
    20e2:	cd b7       	in	r28, 0x3d	; 61
    20e4:	de b7       	in	r29, 0x3e	; 62
    20e6:	89 83       	std	Y+1, r24	; 0x01
				switch(SenseLevel)
    20e8:	89 81       	ldd	r24, Y+1	; 0x01
    20ea:	28 2f       	mov	r18, r24
    20ec:	30 e0       	ldi	r19, 0x00	; 0
    20ee:	3c 83       	std	Y+4, r19	; 0x04
    20f0:	2b 83       	std	Y+3, r18	; 0x03
    20f2:	8b 81       	ldd	r24, Y+3	; 0x03
    20f4:	9c 81       	ldd	r25, Y+4	; 0x04
    20f6:	00 97       	sbiw	r24, 0x00	; 0
    20f8:	b1 f0       	breq	.+44     	; 0x2126 <External_Int1_EdgeSelection+0x4c>
    20fa:	2b 81       	ldd	r18, Y+3	; 0x03
    20fc:	3c 81       	ldd	r19, Y+4	; 0x04
    20fe:	21 30       	cpi	r18, 0x01	; 1
    2100:	31 05       	cpc	r19, r1
    2102:	11 f5       	brne	.+68     	; 0x2148 <External_Int1_EdgeSelection+0x6e>
					{
						case Rising_Edge_Sense:
								SET_BIT(MCUCR,ISC10);
    2104:	a5 e5       	ldi	r26, 0x55	; 85
    2106:	b0 e0       	ldi	r27, 0x00	; 0
    2108:	e5 e5       	ldi	r30, 0x55	; 85
    210a:	f0 e0       	ldi	r31, 0x00	; 0
    210c:	80 81       	ld	r24, Z
    210e:	84 60       	ori	r24, 0x04	; 4
    2110:	8c 93       	st	X, r24
								SET_BIT(MCUCR,ISC11);
    2112:	a5 e5       	ldi	r26, 0x55	; 85
    2114:	b0 e0       	ldi	r27, 0x00	; 0
    2116:	e5 e5       	ldi	r30, 0x55	; 85
    2118:	f0 e0       	ldi	r31, 0x00	; 0
    211a:	80 81       	ld	r24, Z
    211c:	88 60       	ori	r24, 0x08	; 8
    211e:	8c 93       	st	X, r24
								return E_NOK;
    2120:	31 e0       	ldi	r19, 0x01	; 1
    2122:	3a 83       	std	Y+2, r19	; 0x02
    2124:	12 c0       	rjmp	.+36     	; 0x214a <External_Int1_EdgeSelection+0x70>
								break;
						case Falling_Edge_Sense:
								CLEAR_BIT(MCUCR,ISC10);
    2126:	a5 e5       	ldi	r26, 0x55	; 85
    2128:	b0 e0       	ldi	r27, 0x00	; 0
    212a:	e5 e5       	ldi	r30, 0x55	; 85
    212c:	f0 e0       	ldi	r31, 0x00	; 0
    212e:	80 81       	ld	r24, Z
    2130:	8b 7f       	andi	r24, 0xFB	; 251
    2132:	8c 93       	st	X, r24
								SET_BIT(MCUCR,ISC11);
    2134:	a5 e5       	ldi	r26, 0x55	; 85
    2136:	b0 e0       	ldi	r27, 0x00	; 0
    2138:	e5 e5       	ldi	r30, 0x55	; 85
    213a:	f0 e0       	ldi	r31, 0x00	; 0
    213c:	80 81       	ld	r24, Z
    213e:	88 60       	ori	r24, 0x08	; 8
    2140:	8c 93       	st	X, r24
								return E_NOK;
    2142:	81 e0       	ldi	r24, 0x01	; 1
    2144:	8a 83       	std	Y+2, r24	; 0x02
    2146:	01 c0       	rjmp	.+2      	; 0x214a <External_Int1_EdgeSelection+0x70>
								break;
						default:
							return E_OK;
    2148:	1a 82       	std	Y+2, r1	; 0x02
    214a:	8a 81       	ldd	r24, Y+2	; 0x02
					}
		return E_NOK;
}
    214c:	0f 90       	pop	r0
    214e:	0f 90       	pop	r0
    2150:	0f 90       	pop	r0
    2152:	0f 90       	pop	r0
    2154:	cf 91       	pop	r28
    2156:	df 91       	pop	r29
    2158:	08 95       	ret

0000215a <CallBack_Int1>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return CallBack_Int1(void (*Func_Ptr)(void))
{
    215a:	df 93       	push	r29
    215c:	cf 93       	push	r28
    215e:	00 d0       	rcall	.+0      	; 0x2160 <CallBack_Int1+0x6>
    2160:	cd b7       	in	r28, 0x3d	; 61
    2162:	de b7       	in	r29, 0x3e	; 62
    2164:	9a 83       	std	Y+2, r25	; 0x02
    2166:	89 83       	std	Y+1, r24	; 0x01
	External_Function1=Func_Ptr;
    2168:	89 81       	ldd	r24, Y+1	; 0x01
    216a:	9a 81       	ldd	r25, Y+2	; 0x02
    216c:	90 93 9b 01 	sts	0x019B, r25
    2170:	80 93 9a 01 	sts	0x019A, r24
	return E_NOK;
    2174:	81 e0       	ldi	r24, 0x01	; 1
}
    2176:	0f 90       	pop	r0
    2178:	0f 90       	pop	r0
    217a:	cf 91       	pop	r28
    217c:	df 91       	pop	r29
    217e:	08 95       	ret

00002180 <Enable_External_INT2>:
/*****************************************************************************************************/

STD_Return Enable_External_INT2(Peripheral_Interrupt_State_t State)
{
    2180:	df 93       	push	r29
    2182:	cf 93       	push	r28
    2184:	00 d0       	rcall	.+0      	; 0x2186 <Enable_External_INT2+0x6>
    2186:	00 d0       	rcall	.+0      	; 0x2188 <Enable_External_INT2+0x8>
    2188:	cd b7       	in	r28, 0x3d	; 61
    218a:	de b7       	in	r29, 0x3e	; 62
    218c:	89 83       	std	Y+1, r24	; 0x01
	switch(State)
    218e:	89 81       	ldd	r24, Y+1	; 0x01
    2190:	28 2f       	mov	r18, r24
    2192:	30 e0       	ldi	r19, 0x00	; 0
    2194:	3c 83       	std	Y+4, r19	; 0x04
    2196:	2b 83       	std	Y+3, r18	; 0x03
    2198:	8b 81       	ldd	r24, Y+3	; 0x03
    219a:	9c 81       	ldd	r25, Y+4	; 0x04
    219c:	00 97       	sbiw	r24, 0x00	; 0
    219e:	31 f0       	breq	.+12     	; 0x21ac <Enable_External_INT2+0x2c>
    21a0:	2b 81       	ldd	r18, Y+3	; 0x03
    21a2:	3c 81       	ldd	r19, Y+4	; 0x04
    21a4:	21 30       	cpi	r18, 0x01	; 1
    21a6:	31 05       	cpc	r19, r1
    21a8:	49 f0       	breq	.+18     	; 0x21bc <Enable_External_INT2+0x3c>
    21aa:	10 c0       	rjmp	.+32     	; 0x21cc <Enable_External_INT2+0x4c>
		{
			case Enable_PIE_Interrupt:
				SET_BIT(GICR,INT2);
    21ac:	ab e5       	ldi	r26, 0x5B	; 91
    21ae:	b0 e0       	ldi	r27, 0x00	; 0
    21b0:	eb e5       	ldi	r30, 0x5B	; 91
    21b2:	f0 e0       	ldi	r31, 0x00	; 0
    21b4:	80 81       	ld	r24, Z
    21b6:	80 62       	ori	r24, 0x20	; 32
    21b8:	8c 93       	st	X, r24
    21ba:	0a c0       	rjmp	.+20     	; 0x21d0 <Enable_External_INT2+0x50>
				break;
				case Disable_PIE_Interrupt:
					CLEAR_BIT(GICR,INT1);
    21bc:	ab e5       	ldi	r26, 0x5B	; 91
    21be:	b0 e0       	ldi	r27, 0x00	; 0
    21c0:	eb e5       	ldi	r30, 0x5B	; 91
    21c2:	f0 e0       	ldi	r31, 0x00	; 0
    21c4:	80 81       	ld	r24, Z
    21c6:	8f 77       	andi	r24, 0x7F	; 127
    21c8:	8c 93       	st	X, r24
    21ca:	02 c0       	rjmp	.+4      	; 0x21d0 <Enable_External_INT2+0x50>
				break;
				default:
					return E_OK;
    21cc:	1a 82       	std	Y+2, r1	; 0x02
    21ce:	02 c0       	rjmp	.+4      	; 0x21d4 <Enable_External_INT2+0x54>
		 	}
	return E_NOK;
    21d0:	31 e0       	ldi	r19, 0x01	; 1
    21d2:	3a 83       	std	Y+2, r19	; 0x02
    21d4:	8a 81       	ldd	r24, Y+2	; 0x02
}
    21d6:	0f 90       	pop	r0
    21d8:	0f 90       	pop	r0
    21da:	0f 90       	pop	r0
    21dc:	0f 90       	pop	r0
    21de:	cf 91       	pop	r28
    21e0:	df 91       	pop	r29
    21e2:	08 95       	ret

000021e4 <External_Int2_EdgeSelection>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return External_Int2_EdgeSelection(Int_Sense_Control_t SenseLevel)
{
    21e4:	df 93       	push	r29
    21e6:	cf 93       	push	r28
    21e8:	00 d0       	rcall	.+0      	; 0x21ea <External_Int2_EdgeSelection+0x6>
    21ea:	00 d0       	rcall	.+0      	; 0x21ec <External_Int2_EdgeSelection+0x8>
    21ec:	cd b7       	in	r28, 0x3d	; 61
    21ee:	de b7       	in	r29, 0x3e	; 62
    21f0:	89 83       	std	Y+1, r24	; 0x01
				switch(SenseLevel)
    21f2:	89 81       	ldd	r24, Y+1	; 0x01
    21f4:	28 2f       	mov	r18, r24
    21f6:	30 e0       	ldi	r19, 0x00	; 0
    21f8:	3c 83       	std	Y+4, r19	; 0x04
    21fa:	2b 83       	std	Y+3, r18	; 0x03
    21fc:	8b 81       	ldd	r24, Y+3	; 0x03
    21fe:	9c 81       	ldd	r25, Y+4	; 0x04
    2200:	00 97       	sbiw	r24, 0x00	; 0
    2202:	79 f0       	breq	.+30     	; 0x2222 <External_Int2_EdgeSelection+0x3e>
    2204:	2b 81       	ldd	r18, Y+3	; 0x03
    2206:	3c 81       	ldd	r19, Y+4	; 0x04
    2208:	21 30       	cpi	r18, 0x01	; 1
    220a:	31 05       	cpc	r19, r1
    220c:	a1 f4       	brne	.+40     	; 0x2236 <External_Int2_EdgeSelection+0x52>
					{
						case Rising_Edge_Sense:
								SET_BIT(MCUCSR,ISC2);
    220e:	a4 e5       	ldi	r26, 0x54	; 84
    2210:	b0 e0       	ldi	r27, 0x00	; 0
    2212:	e4 e5       	ldi	r30, 0x54	; 84
    2214:	f0 e0       	ldi	r31, 0x00	; 0
    2216:	80 81       	ld	r24, Z
    2218:	80 64       	ori	r24, 0x40	; 64
    221a:	8c 93       	st	X, r24
								return E_NOK;
    221c:	31 e0       	ldi	r19, 0x01	; 1
    221e:	3a 83       	std	Y+2, r19	; 0x02
    2220:	0b c0       	rjmp	.+22     	; 0x2238 <External_Int2_EdgeSelection+0x54>
								break;
						case Falling_Edge_Sense:
								CLEAR_BIT(MCUCSR,ISC2);
    2222:	a4 e5       	ldi	r26, 0x54	; 84
    2224:	b0 e0       	ldi	r27, 0x00	; 0
    2226:	e4 e5       	ldi	r30, 0x54	; 84
    2228:	f0 e0       	ldi	r31, 0x00	; 0
    222a:	80 81       	ld	r24, Z
    222c:	8f 7b       	andi	r24, 0xBF	; 191
    222e:	8c 93       	st	X, r24
								return E_NOK;
    2230:	81 e0       	ldi	r24, 0x01	; 1
    2232:	8a 83       	std	Y+2, r24	; 0x02
    2234:	01 c0       	rjmp	.+2      	; 0x2238 <External_Int2_EdgeSelection+0x54>
								break;
						default:
							return E_OK;
    2236:	1a 82       	std	Y+2, r1	; 0x02
    2238:	8a 81       	ldd	r24, Y+2	; 0x02
					}

		return E_NOK;
}
    223a:	0f 90       	pop	r0
    223c:	0f 90       	pop	r0
    223e:	0f 90       	pop	r0
    2240:	0f 90       	pop	r0
    2242:	cf 91       	pop	r28
    2244:	df 91       	pop	r29
    2246:	08 95       	ret

00002248 <CallBack_Int2>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return CallBack_Int2(void (*Func_Ptr)(void))
{
    2248:	df 93       	push	r29
    224a:	cf 93       	push	r28
    224c:	00 d0       	rcall	.+0      	; 0x224e <CallBack_Int2+0x6>
    224e:	cd b7       	in	r28, 0x3d	; 61
    2250:	de b7       	in	r29, 0x3e	; 62
    2252:	9a 83       	std	Y+2, r25	; 0x02
    2254:	89 83       	std	Y+1, r24	; 0x01
	External_Function2=Func_Ptr;
    2256:	89 81       	ldd	r24, Y+1	; 0x01
    2258:	9a 81       	ldd	r25, Y+2	; 0x02
    225a:	90 93 9d 01 	sts	0x019D, r25
    225e:	80 93 9c 01 	sts	0x019C, r24
	return E_NOK;
    2262:	81 e0       	ldi	r24, 0x01	; 1
}
    2264:	0f 90       	pop	r0
    2266:	0f 90       	pop	r0
    2268:	cf 91       	pop	r28
    226a:	df 91       	pop	r29
    226c:	08 95       	ret

0000226e <DIO_init>:
 * 
 * @param   	void 	:  		has no input paramater
 * @return  	void 	:		Return nothing
 **/
void DIO_init(void)
{
    226e:	df 93       	push	r29
    2270:	cf 93       	push	r28
    2272:	cd b7       	in	r28, 0x3d	; 61
    2274:	de b7       	in	r29, 0x3e	; 62
    // initializing all pins are input
    DDRA=0;
    2276:	ea e3       	ldi	r30, 0x3A	; 58
    2278:	f0 e0       	ldi	r31, 0x00	; 0
    227a:	10 82       	st	Z, r1
    DDRB=0;
    227c:	e7 e3       	ldi	r30, 0x37	; 55
    227e:	f0 e0       	ldi	r31, 0x00	; 0
    2280:	10 82       	st	Z, r1
    DDRC=0;
    2282:	e4 e3       	ldi	r30, 0x34	; 52
    2284:	f0 e0       	ldi	r31, 0x00	; 0
    2286:	10 82       	st	Z, r1
    DDRD=0;
    2288:	e1 e3       	ldi	r30, 0x31	; 49
    228a:	f0 e0       	ldi	r31, 0x00	; 0
    228c:	10 82       	st	Z, r1

    PORTA=0;
    228e:	eb e3       	ldi	r30, 0x3B	; 59
    2290:	f0 e0       	ldi	r31, 0x00	; 0
    2292:	10 82       	st	Z, r1
    PORTB=0;
    2294:	e8 e3       	ldi	r30, 0x38	; 56
    2296:	f0 e0       	ldi	r31, 0x00	; 0
    2298:	10 82       	st	Z, r1
    PORTC=0;
    229a:	e5 e3       	ldi	r30, 0x35	; 53
    229c:	f0 e0       	ldi	r31, 0x00	; 0
    229e:	10 82       	st	Z, r1
    PORTD=0;
    22a0:	e2 e3       	ldi	r30, 0x32	; 50
    22a2:	f0 e0       	ldi	r31, 0x00	; 0
    22a4:	10 82       	st	Z, r1
    //enable the internal pull up resistor
    CLEAR_BIT(SFIOR,PUD);
    22a6:	a0 e5       	ldi	r26, 0x50	; 80
    22a8:	b0 e0       	ldi	r27, 0x00	; 0
    22aa:	e0 e5       	ldi	r30, 0x50	; 80
    22ac:	f0 e0       	ldi	r31, 0x00	; 0
    22ae:	80 81       	ld	r24, Z
    22b0:	8b 7f       	andi	r24, 0xFB	; 251
    22b2:	8c 93       	st	X, r24
}
    22b4:	cf 91       	pop	r28
    22b6:	df 91       	pop	r29
    22b8:	08 95       	ret

000022ba <DIO_SetPinDirection>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return DIO_SetPinDirection(DIO_Ports_t PORT, u8 PIN, DIO_Direction_t Direction)
	{
    22ba:	df 93       	push	r29
    22bc:	cf 93       	push	r28
    22be:	cd b7       	in	r28, 0x3d	; 61
    22c0:	de b7       	in	r29, 0x3e	; 62
    22c2:	2e 97       	sbiw	r28, 0x0e	; 14
    22c4:	0f b6       	in	r0, 0x3f	; 63
    22c6:	f8 94       	cli
    22c8:	de bf       	out	0x3e, r29	; 62
    22ca:	0f be       	out	0x3f, r0	; 63
    22cc:	cd bf       	out	0x3d, r28	; 61
    22ce:	89 83       	std	Y+1, r24	; 0x01
    22d0:	6a 83       	std	Y+2, r22	; 0x02
    22d2:	4b 83       	std	Y+3, r20	; 0x03
		// check for safety
		if(PIN>MAX_PinNum)
    22d4:	8a 81       	ldd	r24, Y+2	; 0x02
    22d6:	88 30       	cpi	r24, 0x08	; 8
    22d8:	10 f0       	brcs	.+4      	; 0x22de <DIO_SetPinDirection+0x24>
			{
				return E_OK;
    22da:	1e 86       	std	Y+14, r1	; 0x0e
    22dc:	0e c1       	rjmp	.+540    	; 0x24fa <DIO_SetPinDirection+0x240>
			}
		else
			{
				switch(PORT)
    22de:	89 81       	ldd	r24, Y+1	; 0x01
    22e0:	28 2f       	mov	r18, r24
    22e2:	30 e0       	ldi	r19, 0x00	; 0
    22e4:	3d 87       	std	Y+13, r19	; 0x0d
    22e6:	2c 87       	std	Y+12, r18	; 0x0c
    22e8:	8c 85       	ldd	r24, Y+12	; 0x0c
    22ea:	9d 85       	ldd	r25, Y+13	; 0x0d
    22ec:	81 30       	cpi	r24, 0x01	; 1
    22ee:	91 05       	cpc	r25, r1
    22f0:	09 f4       	brne	.+2      	; 0x22f4 <DIO_SetPinDirection+0x3a>
    22f2:	51 c0       	rjmp	.+162    	; 0x2396 <DIO_SetPinDirection+0xdc>
    22f4:	2c 85       	ldd	r18, Y+12	; 0x0c
    22f6:	3d 85       	ldd	r19, Y+13	; 0x0d
    22f8:	22 30       	cpi	r18, 0x02	; 2
    22fa:	31 05       	cpc	r19, r1
    22fc:	2c f4       	brge	.+10     	; 0x2308 <DIO_SetPinDirection+0x4e>
    22fe:	8c 85       	ldd	r24, Y+12	; 0x0c
    2300:	9d 85       	ldd	r25, Y+13	; 0x0d
    2302:	00 97       	sbiw	r24, 0x00	; 0
    2304:	71 f0       	breq	.+28     	; 0x2322 <DIO_SetPinDirection+0x68>
    2306:	f5 c0       	rjmp	.+490    	; 0x24f2 <DIO_SetPinDirection+0x238>
    2308:	2c 85       	ldd	r18, Y+12	; 0x0c
    230a:	3d 85       	ldd	r19, Y+13	; 0x0d
    230c:	22 30       	cpi	r18, 0x02	; 2
    230e:	31 05       	cpc	r19, r1
    2310:	09 f4       	brne	.+2      	; 0x2314 <DIO_SetPinDirection+0x5a>
    2312:	7b c0       	rjmp	.+246    	; 0x240a <DIO_SetPinDirection+0x150>
    2314:	8c 85       	ldd	r24, Y+12	; 0x0c
    2316:	9d 85       	ldd	r25, Y+13	; 0x0d
    2318:	83 30       	cpi	r24, 0x03	; 3
    231a:	91 05       	cpc	r25, r1
    231c:	09 f4       	brne	.+2      	; 0x2320 <DIO_SetPinDirection+0x66>
    231e:	af c0       	rjmp	.+350    	; 0x247e <DIO_SetPinDirection+0x1c4>
    2320:	e8 c0       	rjmp	.+464    	; 0x24f2 <DIO_SetPinDirection+0x238>
					{
						case DIO_PORTA:
							switch (Direction)
    2322:	8b 81       	ldd	r24, Y+3	; 0x03
    2324:	28 2f       	mov	r18, r24
    2326:	30 e0       	ldi	r19, 0x00	; 0
    2328:	3b 87       	std	Y+11, r19	; 0x0b
    232a:	2a 87       	std	Y+10, r18	; 0x0a
    232c:	8a 85       	ldd	r24, Y+10	; 0x0a
    232e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2330:	00 97       	sbiw	r24, 0x00	; 0
    2332:	31 f0       	breq	.+12     	; 0x2340 <DIO_SetPinDirection+0x86>
    2334:	2a 85       	ldd	r18, Y+10	; 0x0a
    2336:	3b 85       	ldd	r19, Y+11	; 0x0b
    2338:	21 30       	cpi	r18, 0x01	; 1
    233a:	31 05       	cpc	r19, r1
    233c:	b1 f0       	breq	.+44     	; 0x236a <DIO_SetPinDirection+0xb0>
    233e:	29 c0       	rjmp	.+82     	; 0x2392 <DIO_SetPinDirection+0xd8>
								{
									case DIO_INPUT:
									CLEAR_BIT(DDRA,PIN);
    2340:	aa e3       	ldi	r26, 0x3A	; 58
    2342:	b0 e0       	ldi	r27, 0x00	; 0
    2344:	ea e3       	ldi	r30, 0x3A	; 58
    2346:	f0 e0       	ldi	r31, 0x00	; 0
    2348:	80 81       	ld	r24, Z
    234a:	48 2f       	mov	r20, r24
    234c:	8a 81       	ldd	r24, Y+2	; 0x02
    234e:	28 2f       	mov	r18, r24
    2350:	30 e0       	ldi	r19, 0x00	; 0
    2352:	81 e0       	ldi	r24, 0x01	; 1
    2354:	90 e0       	ldi	r25, 0x00	; 0
    2356:	02 2e       	mov	r0, r18
    2358:	02 c0       	rjmp	.+4      	; 0x235e <DIO_SetPinDirection+0xa4>
    235a:	88 0f       	add	r24, r24
    235c:	99 1f       	adc	r25, r25
    235e:	0a 94       	dec	r0
    2360:	e2 f7       	brpl	.-8      	; 0x235a <DIO_SetPinDirection+0xa0>
    2362:	80 95       	com	r24
    2364:	84 23       	and	r24, r20
    2366:	8c 93       	st	X, r24
    2368:	c6 c0       	rjmp	.+396    	; 0x24f6 <DIO_SetPinDirection+0x23c>
									break;
									case DIO_OUTPUT:
									SET_BIT(DDRA,PIN);
    236a:	aa e3       	ldi	r26, 0x3A	; 58
    236c:	b0 e0       	ldi	r27, 0x00	; 0
    236e:	ea e3       	ldi	r30, 0x3A	; 58
    2370:	f0 e0       	ldi	r31, 0x00	; 0
    2372:	80 81       	ld	r24, Z
    2374:	48 2f       	mov	r20, r24
    2376:	8a 81       	ldd	r24, Y+2	; 0x02
    2378:	28 2f       	mov	r18, r24
    237a:	30 e0       	ldi	r19, 0x00	; 0
    237c:	81 e0       	ldi	r24, 0x01	; 1
    237e:	90 e0       	ldi	r25, 0x00	; 0
    2380:	02 2e       	mov	r0, r18
    2382:	02 c0       	rjmp	.+4      	; 0x2388 <DIO_SetPinDirection+0xce>
    2384:	88 0f       	add	r24, r24
    2386:	99 1f       	adc	r25, r25
    2388:	0a 94       	dec	r0
    238a:	e2 f7       	brpl	.-8      	; 0x2384 <DIO_SetPinDirection+0xca>
    238c:	84 2b       	or	r24, r20
    238e:	8c 93       	st	X, r24
    2390:	b2 c0       	rjmp	.+356    	; 0x24f6 <DIO_SetPinDirection+0x23c>
									break;
									default:
									return E_OK;
    2392:	1e 86       	std	Y+14, r1	; 0x0e
    2394:	b2 c0       	rjmp	.+356    	; 0x24fa <DIO_SetPinDirection+0x240>
								}
						break;
						case DIO_PORTB:
							switch (Direction)
    2396:	8b 81       	ldd	r24, Y+3	; 0x03
    2398:	28 2f       	mov	r18, r24
    239a:	30 e0       	ldi	r19, 0x00	; 0
    239c:	39 87       	std	Y+9, r19	; 0x09
    239e:	28 87       	std	Y+8, r18	; 0x08
    23a0:	88 85       	ldd	r24, Y+8	; 0x08
    23a2:	99 85       	ldd	r25, Y+9	; 0x09
    23a4:	00 97       	sbiw	r24, 0x00	; 0
    23a6:	31 f0       	breq	.+12     	; 0x23b4 <DIO_SetPinDirection+0xfa>
    23a8:	28 85       	ldd	r18, Y+8	; 0x08
    23aa:	39 85       	ldd	r19, Y+9	; 0x09
    23ac:	21 30       	cpi	r18, 0x01	; 1
    23ae:	31 05       	cpc	r19, r1
    23b0:	b1 f0       	breq	.+44     	; 0x23de <DIO_SetPinDirection+0x124>
    23b2:	29 c0       	rjmp	.+82     	; 0x2406 <DIO_SetPinDirection+0x14c>
								{
									case DIO_INPUT:
										CLEAR_BIT(DDRB,PIN);
    23b4:	a7 e3       	ldi	r26, 0x37	; 55
    23b6:	b0 e0       	ldi	r27, 0x00	; 0
    23b8:	e7 e3       	ldi	r30, 0x37	; 55
    23ba:	f0 e0       	ldi	r31, 0x00	; 0
    23bc:	80 81       	ld	r24, Z
    23be:	48 2f       	mov	r20, r24
    23c0:	8a 81       	ldd	r24, Y+2	; 0x02
    23c2:	28 2f       	mov	r18, r24
    23c4:	30 e0       	ldi	r19, 0x00	; 0
    23c6:	81 e0       	ldi	r24, 0x01	; 1
    23c8:	90 e0       	ldi	r25, 0x00	; 0
    23ca:	02 2e       	mov	r0, r18
    23cc:	02 c0       	rjmp	.+4      	; 0x23d2 <DIO_SetPinDirection+0x118>
    23ce:	88 0f       	add	r24, r24
    23d0:	99 1f       	adc	r25, r25
    23d2:	0a 94       	dec	r0
    23d4:	e2 f7       	brpl	.-8      	; 0x23ce <DIO_SetPinDirection+0x114>
    23d6:	80 95       	com	r24
    23d8:	84 23       	and	r24, r20
    23da:	8c 93       	st	X, r24
    23dc:	8c c0       	rjmp	.+280    	; 0x24f6 <DIO_SetPinDirection+0x23c>
										break;
									case DIO_OUTPUT:
										SET_BIT(DDRB,PIN);
    23de:	a7 e3       	ldi	r26, 0x37	; 55
    23e0:	b0 e0       	ldi	r27, 0x00	; 0
    23e2:	e7 e3       	ldi	r30, 0x37	; 55
    23e4:	f0 e0       	ldi	r31, 0x00	; 0
    23e6:	80 81       	ld	r24, Z
    23e8:	48 2f       	mov	r20, r24
    23ea:	8a 81       	ldd	r24, Y+2	; 0x02
    23ec:	28 2f       	mov	r18, r24
    23ee:	30 e0       	ldi	r19, 0x00	; 0
    23f0:	81 e0       	ldi	r24, 0x01	; 1
    23f2:	90 e0       	ldi	r25, 0x00	; 0
    23f4:	02 2e       	mov	r0, r18
    23f6:	02 c0       	rjmp	.+4      	; 0x23fc <DIO_SetPinDirection+0x142>
    23f8:	88 0f       	add	r24, r24
    23fa:	99 1f       	adc	r25, r25
    23fc:	0a 94       	dec	r0
    23fe:	e2 f7       	brpl	.-8      	; 0x23f8 <DIO_SetPinDirection+0x13e>
    2400:	84 2b       	or	r24, r20
    2402:	8c 93       	st	X, r24
    2404:	78 c0       	rjmp	.+240    	; 0x24f6 <DIO_SetPinDirection+0x23c>
										break;
									default:
									return E_OK;
    2406:	1e 86       	std	Y+14, r1	; 0x0e
    2408:	78 c0       	rjmp	.+240    	; 0x24fa <DIO_SetPinDirection+0x240>
								}
						break;
						case DIO_PORTC:
							switch (Direction)
    240a:	8b 81       	ldd	r24, Y+3	; 0x03
    240c:	28 2f       	mov	r18, r24
    240e:	30 e0       	ldi	r19, 0x00	; 0
    2410:	3f 83       	std	Y+7, r19	; 0x07
    2412:	2e 83       	std	Y+6, r18	; 0x06
    2414:	8e 81       	ldd	r24, Y+6	; 0x06
    2416:	9f 81       	ldd	r25, Y+7	; 0x07
    2418:	00 97       	sbiw	r24, 0x00	; 0
    241a:	31 f0       	breq	.+12     	; 0x2428 <DIO_SetPinDirection+0x16e>
    241c:	2e 81       	ldd	r18, Y+6	; 0x06
    241e:	3f 81       	ldd	r19, Y+7	; 0x07
    2420:	21 30       	cpi	r18, 0x01	; 1
    2422:	31 05       	cpc	r19, r1
    2424:	b1 f0       	breq	.+44     	; 0x2452 <DIO_SetPinDirection+0x198>
    2426:	29 c0       	rjmp	.+82     	; 0x247a <DIO_SetPinDirection+0x1c0>
								{
									case DIO_INPUT:
										CLEAR_BIT(DDRC,PIN);
    2428:	a4 e3       	ldi	r26, 0x34	; 52
    242a:	b0 e0       	ldi	r27, 0x00	; 0
    242c:	e4 e3       	ldi	r30, 0x34	; 52
    242e:	f0 e0       	ldi	r31, 0x00	; 0
    2430:	80 81       	ld	r24, Z
    2432:	48 2f       	mov	r20, r24
    2434:	8a 81       	ldd	r24, Y+2	; 0x02
    2436:	28 2f       	mov	r18, r24
    2438:	30 e0       	ldi	r19, 0x00	; 0
    243a:	81 e0       	ldi	r24, 0x01	; 1
    243c:	90 e0       	ldi	r25, 0x00	; 0
    243e:	02 2e       	mov	r0, r18
    2440:	02 c0       	rjmp	.+4      	; 0x2446 <DIO_SetPinDirection+0x18c>
    2442:	88 0f       	add	r24, r24
    2444:	99 1f       	adc	r25, r25
    2446:	0a 94       	dec	r0
    2448:	e2 f7       	brpl	.-8      	; 0x2442 <DIO_SetPinDirection+0x188>
    244a:	80 95       	com	r24
    244c:	84 23       	and	r24, r20
    244e:	8c 93       	st	X, r24
    2450:	52 c0       	rjmp	.+164    	; 0x24f6 <DIO_SetPinDirection+0x23c>
										break;
									case DIO_OUTPUT:
										SET_BIT(DDRC,PIN);
    2452:	a4 e3       	ldi	r26, 0x34	; 52
    2454:	b0 e0       	ldi	r27, 0x00	; 0
    2456:	e4 e3       	ldi	r30, 0x34	; 52
    2458:	f0 e0       	ldi	r31, 0x00	; 0
    245a:	80 81       	ld	r24, Z
    245c:	48 2f       	mov	r20, r24
    245e:	8a 81       	ldd	r24, Y+2	; 0x02
    2460:	28 2f       	mov	r18, r24
    2462:	30 e0       	ldi	r19, 0x00	; 0
    2464:	81 e0       	ldi	r24, 0x01	; 1
    2466:	90 e0       	ldi	r25, 0x00	; 0
    2468:	02 2e       	mov	r0, r18
    246a:	02 c0       	rjmp	.+4      	; 0x2470 <DIO_SetPinDirection+0x1b6>
    246c:	88 0f       	add	r24, r24
    246e:	99 1f       	adc	r25, r25
    2470:	0a 94       	dec	r0
    2472:	e2 f7       	brpl	.-8      	; 0x246c <DIO_SetPinDirection+0x1b2>
    2474:	84 2b       	or	r24, r20
    2476:	8c 93       	st	X, r24
    2478:	3e c0       	rjmp	.+124    	; 0x24f6 <DIO_SetPinDirection+0x23c>
										break;
									default:
										return E_OK;
    247a:	1e 86       	std	Y+14, r1	; 0x0e
    247c:	3e c0       	rjmp	.+124    	; 0x24fa <DIO_SetPinDirection+0x240>
								}
						break;
						case DIO_PORTD:
							switch (Direction)
    247e:	8b 81       	ldd	r24, Y+3	; 0x03
    2480:	28 2f       	mov	r18, r24
    2482:	30 e0       	ldi	r19, 0x00	; 0
    2484:	3d 83       	std	Y+5, r19	; 0x05
    2486:	2c 83       	std	Y+4, r18	; 0x04
    2488:	8c 81       	ldd	r24, Y+4	; 0x04
    248a:	9d 81       	ldd	r25, Y+5	; 0x05
    248c:	00 97       	sbiw	r24, 0x00	; 0
    248e:	31 f0       	breq	.+12     	; 0x249c <DIO_SetPinDirection+0x1e2>
    2490:	2c 81       	ldd	r18, Y+4	; 0x04
    2492:	3d 81       	ldd	r19, Y+5	; 0x05
    2494:	21 30       	cpi	r18, 0x01	; 1
    2496:	31 05       	cpc	r19, r1
    2498:	b1 f0       	breq	.+44     	; 0x24c6 <DIO_SetPinDirection+0x20c>
    249a:	29 c0       	rjmp	.+82     	; 0x24ee <DIO_SetPinDirection+0x234>
								{
									case DIO_INPUT:
										CLEAR_BIT(DDRD,PIN);
    249c:	a1 e3       	ldi	r26, 0x31	; 49
    249e:	b0 e0       	ldi	r27, 0x00	; 0
    24a0:	e1 e3       	ldi	r30, 0x31	; 49
    24a2:	f0 e0       	ldi	r31, 0x00	; 0
    24a4:	80 81       	ld	r24, Z
    24a6:	48 2f       	mov	r20, r24
    24a8:	8a 81       	ldd	r24, Y+2	; 0x02
    24aa:	28 2f       	mov	r18, r24
    24ac:	30 e0       	ldi	r19, 0x00	; 0
    24ae:	81 e0       	ldi	r24, 0x01	; 1
    24b0:	90 e0       	ldi	r25, 0x00	; 0
    24b2:	02 2e       	mov	r0, r18
    24b4:	02 c0       	rjmp	.+4      	; 0x24ba <DIO_SetPinDirection+0x200>
    24b6:	88 0f       	add	r24, r24
    24b8:	99 1f       	adc	r25, r25
    24ba:	0a 94       	dec	r0
    24bc:	e2 f7       	brpl	.-8      	; 0x24b6 <DIO_SetPinDirection+0x1fc>
    24be:	80 95       	com	r24
    24c0:	84 23       	and	r24, r20
    24c2:	8c 93       	st	X, r24
    24c4:	18 c0       	rjmp	.+48     	; 0x24f6 <DIO_SetPinDirection+0x23c>
										break;
									case DIO_OUTPUT:
										SET_BIT(DDRD,PIN);
    24c6:	a1 e3       	ldi	r26, 0x31	; 49
    24c8:	b0 e0       	ldi	r27, 0x00	; 0
    24ca:	e1 e3       	ldi	r30, 0x31	; 49
    24cc:	f0 e0       	ldi	r31, 0x00	; 0
    24ce:	80 81       	ld	r24, Z
    24d0:	48 2f       	mov	r20, r24
    24d2:	8a 81       	ldd	r24, Y+2	; 0x02
    24d4:	28 2f       	mov	r18, r24
    24d6:	30 e0       	ldi	r19, 0x00	; 0
    24d8:	81 e0       	ldi	r24, 0x01	; 1
    24da:	90 e0       	ldi	r25, 0x00	; 0
    24dc:	02 2e       	mov	r0, r18
    24de:	02 c0       	rjmp	.+4      	; 0x24e4 <DIO_SetPinDirection+0x22a>
    24e0:	88 0f       	add	r24, r24
    24e2:	99 1f       	adc	r25, r25
    24e4:	0a 94       	dec	r0
    24e6:	e2 f7       	brpl	.-8      	; 0x24e0 <DIO_SetPinDirection+0x226>
    24e8:	84 2b       	or	r24, r20
    24ea:	8c 93       	st	X, r24
    24ec:	04 c0       	rjmp	.+8      	; 0x24f6 <DIO_SetPinDirection+0x23c>
										break;
									default:
										return E_OK;
    24ee:	1e 86       	std	Y+14, r1	; 0x0e
    24f0:	04 c0       	rjmp	.+8      	; 0x24fa <DIO_SetPinDirection+0x240>
								}
							break;
							default:
								return E_OK;
    24f2:	1e 86       	std	Y+14, r1	; 0x0e
    24f4:	02 c0       	rjmp	.+4      	; 0x24fa <DIO_SetPinDirection+0x240>
					}
			}
	return E_NOK;
    24f6:	31 e0       	ldi	r19, 0x01	; 1
    24f8:	3e 87       	std	Y+14, r19	; 0x0e
    24fa:	8e 85       	ldd	r24, Y+14	; 0x0e
	}
    24fc:	2e 96       	adiw	r28, 0x0e	; 14
    24fe:	0f b6       	in	r0, 0x3f	; 63
    2500:	f8 94       	cli
    2502:	de bf       	out	0x3e, r29	; 62
    2504:	0f be       	out	0x3f, r0	; 63
    2506:	cd bf       	out	0x3d, r28	; 61
    2508:	cf 91       	pop	r28
    250a:	df 91       	pop	r29
    250c:	08 95       	ret

0000250e <DIO_SetPortDirection>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return DIO_SetPortDirection(DIO_Ports_t PORT,u8 Direction)
{
    250e:	df 93       	push	r29
    2510:	cf 93       	push	r28
    2512:	00 d0       	rcall	.+0      	; 0x2514 <DIO_SetPortDirection+0x6>
    2514:	00 d0       	rcall	.+0      	; 0x2516 <DIO_SetPortDirection+0x8>
    2516:	0f 92       	push	r0
    2518:	cd b7       	in	r28, 0x3d	; 61
    251a:	de b7       	in	r29, 0x3e	; 62
    251c:	89 83       	std	Y+1, r24	; 0x01
    251e:	6a 83       	std	Y+2, r22	; 0x02
					switch(PORT)
    2520:	89 81       	ldd	r24, Y+1	; 0x01
    2522:	28 2f       	mov	r18, r24
    2524:	30 e0       	ldi	r19, 0x00	; 0
    2526:	3d 83       	std	Y+5, r19	; 0x05
    2528:	2c 83       	std	Y+4, r18	; 0x04
    252a:	8c 81       	ldd	r24, Y+4	; 0x04
    252c:	9d 81       	ldd	r25, Y+5	; 0x05
    252e:	81 30       	cpi	r24, 0x01	; 1
    2530:	91 05       	cpc	r25, r1
    2532:	d1 f0       	breq	.+52     	; 0x2568 <DIO_SetPortDirection+0x5a>
    2534:	2c 81       	ldd	r18, Y+4	; 0x04
    2536:	3d 81       	ldd	r19, Y+5	; 0x05
    2538:	22 30       	cpi	r18, 0x02	; 2
    253a:	31 05       	cpc	r19, r1
    253c:	2c f4       	brge	.+10     	; 0x2548 <DIO_SetPortDirection+0x3a>
    253e:	8c 81       	ldd	r24, Y+4	; 0x04
    2540:	9d 81       	ldd	r25, Y+5	; 0x05
    2542:	00 97       	sbiw	r24, 0x00	; 0
    2544:	61 f0       	breq	.+24     	; 0x255e <DIO_SetPortDirection+0x50>
    2546:	1f c0       	rjmp	.+62     	; 0x2586 <DIO_SetPortDirection+0x78>
    2548:	2c 81       	ldd	r18, Y+4	; 0x04
    254a:	3d 81       	ldd	r19, Y+5	; 0x05
    254c:	22 30       	cpi	r18, 0x02	; 2
    254e:	31 05       	cpc	r19, r1
    2550:	81 f0       	breq	.+32     	; 0x2572 <DIO_SetPortDirection+0x64>
    2552:	8c 81       	ldd	r24, Y+4	; 0x04
    2554:	9d 81       	ldd	r25, Y+5	; 0x05
    2556:	83 30       	cpi	r24, 0x03	; 3
    2558:	91 05       	cpc	r25, r1
    255a:	81 f0       	breq	.+32     	; 0x257c <DIO_SetPortDirection+0x6e>
    255c:	14 c0       	rjmp	.+40     	; 0x2586 <DIO_SetPortDirection+0x78>
						{
							case DIO_PORTA:
								DDRA=Direction;
    255e:	ea e3       	ldi	r30, 0x3A	; 58
    2560:	f0 e0       	ldi	r31, 0x00	; 0
    2562:	8a 81       	ldd	r24, Y+2	; 0x02
    2564:	80 83       	st	Z, r24
    2566:	11 c0       	rjmp	.+34     	; 0x258a <DIO_SetPortDirection+0x7c>
							break;
							case DIO_PORTB:
								DDRB=Direction;
    2568:	e7 e3       	ldi	r30, 0x37	; 55
    256a:	f0 e0       	ldi	r31, 0x00	; 0
    256c:	8a 81       	ldd	r24, Y+2	; 0x02
    256e:	80 83       	st	Z, r24
    2570:	0c c0       	rjmp	.+24     	; 0x258a <DIO_SetPortDirection+0x7c>
							break;
							case DIO_PORTC:
								DDRC=Direction;
    2572:	e4 e3       	ldi	r30, 0x34	; 52
    2574:	f0 e0       	ldi	r31, 0x00	; 0
    2576:	8a 81       	ldd	r24, Y+2	; 0x02
    2578:	80 83       	st	Z, r24
    257a:	07 c0       	rjmp	.+14     	; 0x258a <DIO_SetPortDirection+0x7c>
							break;
							case DIO_PORTD:
								DDRD=Direction;
    257c:	e1 e3       	ldi	r30, 0x31	; 49
    257e:	f0 e0       	ldi	r31, 0x00	; 0
    2580:	8a 81       	ldd	r24, Y+2	; 0x02
    2582:	80 83       	st	Z, r24
    2584:	02 c0       	rjmp	.+4      	; 0x258a <DIO_SetPortDirection+0x7c>
							break;
							default:
							return E_OK;
    2586:	1b 82       	std	Y+3, r1	; 0x03
    2588:	02 c0       	rjmp	.+4      	; 0x258e <DIO_SetPortDirection+0x80>

						}
	return E_NOK;
    258a:	91 e0       	ldi	r25, 0x01	; 1
    258c:	9b 83       	std	Y+3, r25	; 0x03
    258e:	8b 81       	ldd	r24, Y+3	; 0x03
}
    2590:	0f 90       	pop	r0
    2592:	0f 90       	pop	r0
    2594:	0f 90       	pop	r0
    2596:	0f 90       	pop	r0
    2598:	0f 90       	pop	r0
    259a:	cf 91       	pop	r28
    259c:	df 91       	pop	r29
    259e:	08 95       	ret

000025a0 <DIO_SetPinValue>:
 * @return STD_Return	: STD_Return for Error identification
 * 
 * 							return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return DIO_SetPinValue(DIO_Ports_t PORT,u8 PIN,DIO_State_t State)
	{
    25a0:	df 93       	push	r29
    25a2:	cf 93       	push	r28
    25a4:	cd b7       	in	r28, 0x3d	; 61
    25a6:	de b7       	in	r29, 0x3e	; 62
    25a8:	2e 97       	sbiw	r28, 0x0e	; 14
    25aa:	0f b6       	in	r0, 0x3f	; 63
    25ac:	f8 94       	cli
    25ae:	de bf       	out	0x3e, r29	; 62
    25b0:	0f be       	out	0x3f, r0	; 63
    25b2:	cd bf       	out	0x3d, r28	; 61
    25b4:	89 83       	std	Y+1, r24	; 0x01
    25b6:	6a 83       	std	Y+2, r22	; 0x02
    25b8:	4b 83       	std	Y+3, r20	; 0x03
		if(PIN>MAX_PinNum)
    25ba:	8a 81       	ldd	r24, Y+2	; 0x02
    25bc:	88 30       	cpi	r24, 0x08	; 8
    25be:	10 f0       	brcs	.+4      	; 0x25c4 <DIO_SetPinValue+0x24>
			{
				return E_OK;
    25c0:	1e 86       	std	Y+14, r1	; 0x0e
    25c2:	0e c1       	rjmp	.+540    	; 0x27e0 <DIO_SetPinValue+0x240>
			}
		else
			{
				switch(PORT)
    25c4:	89 81       	ldd	r24, Y+1	; 0x01
    25c6:	28 2f       	mov	r18, r24
    25c8:	30 e0       	ldi	r19, 0x00	; 0
    25ca:	3d 87       	std	Y+13, r19	; 0x0d
    25cc:	2c 87       	std	Y+12, r18	; 0x0c
    25ce:	8c 85       	ldd	r24, Y+12	; 0x0c
    25d0:	9d 85       	ldd	r25, Y+13	; 0x0d
    25d2:	81 30       	cpi	r24, 0x01	; 1
    25d4:	91 05       	cpc	r25, r1
    25d6:	09 f4       	brne	.+2      	; 0x25da <DIO_SetPinValue+0x3a>
    25d8:	51 c0       	rjmp	.+162    	; 0x267c <DIO_SetPinValue+0xdc>
    25da:	2c 85       	ldd	r18, Y+12	; 0x0c
    25dc:	3d 85       	ldd	r19, Y+13	; 0x0d
    25de:	22 30       	cpi	r18, 0x02	; 2
    25e0:	31 05       	cpc	r19, r1
    25e2:	2c f4       	brge	.+10     	; 0x25ee <DIO_SetPinValue+0x4e>
    25e4:	8c 85       	ldd	r24, Y+12	; 0x0c
    25e6:	9d 85       	ldd	r25, Y+13	; 0x0d
    25e8:	00 97       	sbiw	r24, 0x00	; 0
    25ea:	71 f0       	breq	.+28     	; 0x2608 <DIO_SetPinValue+0x68>
    25ec:	f5 c0       	rjmp	.+490    	; 0x27d8 <DIO_SetPinValue+0x238>
    25ee:	2c 85       	ldd	r18, Y+12	; 0x0c
    25f0:	3d 85       	ldd	r19, Y+13	; 0x0d
    25f2:	22 30       	cpi	r18, 0x02	; 2
    25f4:	31 05       	cpc	r19, r1
    25f6:	09 f4       	brne	.+2      	; 0x25fa <DIO_SetPinValue+0x5a>
    25f8:	7b c0       	rjmp	.+246    	; 0x26f0 <DIO_SetPinValue+0x150>
    25fa:	8c 85       	ldd	r24, Y+12	; 0x0c
    25fc:	9d 85       	ldd	r25, Y+13	; 0x0d
    25fe:	83 30       	cpi	r24, 0x03	; 3
    2600:	91 05       	cpc	r25, r1
    2602:	09 f4       	brne	.+2      	; 0x2606 <DIO_SetPinValue+0x66>
    2604:	af c0       	rjmp	.+350    	; 0x2764 <DIO_SetPinValue+0x1c4>
    2606:	e8 c0       	rjmp	.+464    	; 0x27d8 <DIO_SetPinValue+0x238>
					{
						case DIO_PORTA:
							switch(State)
    2608:	8b 81       	ldd	r24, Y+3	; 0x03
    260a:	28 2f       	mov	r18, r24
    260c:	30 e0       	ldi	r19, 0x00	; 0
    260e:	3b 87       	std	Y+11, r19	; 0x0b
    2610:	2a 87       	std	Y+10, r18	; 0x0a
    2612:	8a 85       	ldd	r24, Y+10	; 0x0a
    2614:	9b 85       	ldd	r25, Y+11	; 0x0b
    2616:	00 97       	sbiw	r24, 0x00	; 0
    2618:	31 f0       	breq	.+12     	; 0x2626 <DIO_SetPinValue+0x86>
    261a:	2a 85       	ldd	r18, Y+10	; 0x0a
    261c:	3b 85       	ldd	r19, Y+11	; 0x0b
    261e:	21 30       	cpi	r18, 0x01	; 1
    2620:	31 05       	cpc	r19, r1
    2622:	b1 f0       	breq	.+44     	; 0x2650 <DIO_SetPinValue+0xb0>
    2624:	29 c0       	rjmp	.+82     	; 0x2678 <DIO_SetPinValue+0xd8>
								{
									case DIO_LOW:
										CLEAR_BIT(PORTA,PIN);
    2626:	ab e3       	ldi	r26, 0x3B	; 59
    2628:	b0 e0       	ldi	r27, 0x00	; 0
    262a:	eb e3       	ldi	r30, 0x3B	; 59
    262c:	f0 e0       	ldi	r31, 0x00	; 0
    262e:	80 81       	ld	r24, Z
    2630:	48 2f       	mov	r20, r24
    2632:	8a 81       	ldd	r24, Y+2	; 0x02
    2634:	28 2f       	mov	r18, r24
    2636:	30 e0       	ldi	r19, 0x00	; 0
    2638:	81 e0       	ldi	r24, 0x01	; 1
    263a:	90 e0       	ldi	r25, 0x00	; 0
    263c:	02 2e       	mov	r0, r18
    263e:	02 c0       	rjmp	.+4      	; 0x2644 <DIO_SetPinValue+0xa4>
    2640:	88 0f       	add	r24, r24
    2642:	99 1f       	adc	r25, r25
    2644:	0a 94       	dec	r0
    2646:	e2 f7       	brpl	.-8      	; 0x2640 <DIO_SetPinValue+0xa0>
    2648:	80 95       	com	r24
    264a:	84 23       	and	r24, r20
    264c:	8c 93       	st	X, r24
    264e:	c6 c0       	rjmp	.+396    	; 0x27dc <DIO_SetPinValue+0x23c>
										break;
									case DIO_HIGH:
										SET_BIT(PORTA,PIN);
    2650:	ab e3       	ldi	r26, 0x3B	; 59
    2652:	b0 e0       	ldi	r27, 0x00	; 0
    2654:	eb e3       	ldi	r30, 0x3B	; 59
    2656:	f0 e0       	ldi	r31, 0x00	; 0
    2658:	80 81       	ld	r24, Z
    265a:	48 2f       	mov	r20, r24
    265c:	8a 81       	ldd	r24, Y+2	; 0x02
    265e:	28 2f       	mov	r18, r24
    2660:	30 e0       	ldi	r19, 0x00	; 0
    2662:	81 e0       	ldi	r24, 0x01	; 1
    2664:	90 e0       	ldi	r25, 0x00	; 0
    2666:	02 2e       	mov	r0, r18
    2668:	02 c0       	rjmp	.+4      	; 0x266e <DIO_SetPinValue+0xce>
    266a:	88 0f       	add	r24, r24
    266c:	99 1f       	adc	r25, r25
    266e:	0a 94       	dec	r0
    2670:	e2 f7       	brpl	.-8      	; 0x266a <DIO_SetPinValue+0xca>
    2672:	84 2b       	or	r24, r20
    2674:	8c 93       	st	X, r24
    2676:	b2 c0       	rjmp	.+356    	; 0x27dc <DIO_SetPinValue+0x23c>
										break;
									default:
										return E_OK;
    2678:	1e 86       	std	Y+14, r1	; 0x0e
    267a:	b2 c0       	rjmp	.+356    	; 0x27e0 <DIO_SetPinValue+0x240>
								}
						break;
						case DIO_PORTB:
							switch(State)
    267c:	8b 81       	ldd	r24, Y+3	; 0x03
    267e:	28 2f       	mov	r18, r24
    2680:	30 e0       	ldi	r19, 0x00	; 0
    2682:	39 87       	std	Y+9, r19	; 0x09
    2684:	28 87       	std	Y+8, r18	; 0x08
    2686:	88 85       	ldd	r24, Y+8	; 0x08
    2688:	99 85       	ldd	r25, Y+9	; 0x09
    268a:	00 97       	sbiw	r24, 0x00	; 0
    268c:	31 f0       	breq	.+12     	; 0x269a <DIO_SetPinValue+0xfa>
    268e:	28 85       	ldd	r18, Y+8	; 0x08
    2690:	39 85       	ldd	r19, Y+9	; 0x09
    2692:	21 30       	cpi	r18, 0x01	; 1
    2694:	31 05       	cpc	r19, r1
    2696:	b1 f0       	breq	.+44     	; 0x26c4 <DIO_SetPinValue+0x124>
    2698:	29 c0       	rjmp	.+82     	; 0x26ec <DIO_SetPinValue+0x14c>
								{
									case DIO_LOW:
										CLEAR_BIT(PORTB,PIN);
    269a:	a8 e3       	ldi	r26, 0x38	; 56
    269c:	b0 e0       	ldi	r27, 0x00	; 0
    269e:	e8 e3       	ldi	r30, 0x38	; 56
    26a0:	f0 e0       	ldi	r31, 0x00	; 0
    26a2:	80 81       	ld	r24, Z
    26a4:	48 2f       	mov	r20, r24
    26a6:	8a 81       	ldd	r24, Y+2	; 0x02
    26a8:	28 2f       	mov	r18, r24
    26aa:	30 e0       	ldi	r19, 0x00	; 0
    26ac:	81 e0       	ldi	r24, 0x01	; 1
    26ae:	90 e0       	ldi	r25, 0x00	; 0
    26b0:	02 2e       	mov	r0, r18
    26b2:	02 c0       	rjmp	.+4      	; 0x26b8 <DIO_SetPinValue+0x118>
    26b4:	88 0f       	add	r24, r24
    26b6:	99 1f       	adc	r25, r25
    26b8:	0a 94       	dec	r0
    26ba:	e2 f7       	brpl	.-8      	; 0x26b4 <DIO_SetPinValue+0x114>
    26bc:	80 95       	com	r24
    26be:	84 23       	and	r24, r20
    26c0:	8c 93       	st	X, r24
    26c2:	8c c0       	rjmp	.+280    	; 0x27dc <DIO_SetPinValue+0x23c>
										break;
									case DIO_HIGH:
										SET_BIT(PORTB,PIN);
    26c4:	a8 e3       	ldi	r26, 0x38	; 56
    26c6:	b0 e0       	ldi	r27, 0x00	; 0
    26c8:	e8 e3       	ldi	r30, 0x38	; 56
    26ca:	f0 e0       	ldi	r31, 0x00	; 0
    26cc:	80 81       	ld	r24, Z
    26ce:	48 2f       	mov	r20, r24
    26d0:	8a 81       	ldd	r24, Y+2	; 0x02
    26d2:	28 2f       	mov	r18, r24
    26d4:	30 e0       	ldi	r19, 0x00	; 0
    26d6:	81 e0       	ldi	r24, 0x01	; 1
    26d8:	90 e0       	ldi	r25, 0x00	; 0
    26da:	02 2e       	mov	r0, r18
    26dc:	02 c0       	rjmp	.+4      	; 0x26e2 <DIO_SetPinValue+0x142>
    26de:	88 0f       	add	r24, r24
    26e0:	99 1f       	adc	r25, r25
    26e2:	0a 94       	dec	r0
    26e4:	e2 f7       	brpl	.-8      	; 0x26de <DIO_SetPinValue+0x13e>
    26e6:	84 2b       	or	r24, r20
    26e8:	8c 93       	st	X, r24
    26ea:	78 c0       	rjmp	.+240    	; 0x27dc <DIO_SetPinValue+0x23c>
										break;
									default:
										return E_OK;
    26ec:	1e 86       	std	Y+14, r1	; 0x0e
    26ee:	78 c0       	rjmp	.+240    	; 0x27e0 <DIO_SetPinValue+0x240>
								}
						break;
						case DIO_PORTC:
							switch(State)
    26f0:	8b 81       	ldd	r24, Y+3	; 0x03
    26f2:	28 2f       	mov	r18, r24
    26f4:	30 e0       	ldi	r19, 0x00	; 0
    26f6:	3f 83       	std	Y+7, r19	; 0x07
    26f8:	2e 83       	std	Y+6, r18	; 0x06
    26fa:	8e 81       	ldd	r24, Y+6	; 0x06
    26fc:	9f 81       	ldd	r25, Y+7	; 0x07
    26fe:	00 97       	sbiw	r24, 0x00	; 0
    2700:	31 f0       	breq	.+12     	; 0x270e <DIO_SetPinValue+0x16e>
    2702:	2e 81       	ldd	r18, Y+6	; 0x06
    2704:	3f 81       	ldd	r19, Y+7	; 0x07
    2706:	21 30       	cpi	r18, 0x01	; 1
    2708:	31 05       	cpc	r19, r1
    270a:	b1 f0       	breq	.+44     	; 0x2738 <DIO_SetPinValue+0x198>
    270c:	29 c0       	rjmp	.+82     	; 0x2760 <DIO_SetPinValue+0x1c0>
								{
									case DIO_LOW:
										CLEAR_BIT(PORTC,PIN);
    270e:	a5 e3       	ldi	r26, 0x35	; 53
    2710:	b0 e0       	ldi	r27, 0x00	; 0
    2712:	e5 e3       	ldi	r30, 0x35	; 53
    2714:	f0 e0       	ldi	r31, 0x00	; 0
    2716:	80 81       	ld	r24, Z
    2718:	48 2f       	mov	r20, r24
    271a:	8a 81       	ldd	r24, Y+2	; 0x02
    271c:	28 2f       	mov	r18, r24
    271e:	30 e0       	ldi	r19, 0x00	; 0
    2720:	81 e0       	ldi	r24, 0x01	; 1
    2722:	90 e0       	ldi	r25, 0x00	; 0
    2724:	02 2e       	mov	r0, r18
    2726:	02 c0       	rjmp	.+4      	; 0x272c <DIO_SetPinValue+0x18c>
    2728:	88 0f       	add	r24, r24
    272a:	99 1f       	adc	r25, r25
    272c:	0a 94       	dec	r0
    272e:	e2 f7       	brpl	.-8      	; 0x2728 <DIO_SetPinValue+0x188>
    2730:	80 95       	com	r24
    2732:	84 23       	and	r24, r20
    2734:	8c 93       	st	X, r24
    2736:	52 c0       	rjmp	.+164    	; 0x27dc <DIO_SetPinValue+0x23c>
										break;
									case DIO_HIGH:
										SET_BIT(PORTC,PIN);
    2738:	a5 e3       	ldi	r26, 0x35	; 53
    273a:	b0 e0       	ldi	r27, 0x00	; 0
    273c:	e5 e3       	ldi	r30, 0x35	; 53
    273e:	f0 e0       	ldi	r31, 0x00	; 0
    2740:	80 81       	ld	r24, Z
    2742:	48 2f       	mov	r20, r24
    2744:	8a 81       	ldd	r24, Y+2	; 0x02
    2746:	28 2f       	mov	r18, r24
    2748:	30 e0       	ldi	r19, 0x00	; 0
    274a:	81 e0       	ldi	r24, 0x01	; 1
    274c:	90 e0       	ldi	r25, 0x00	; 0
    274e:	02 2e       	mov	r0, r18
    2750:	02 c0       	rjmp	.+4      	; 0x2756 <DIO_SetPinValue+0x1b6>
    2752:	88 0f       	add	r24, r24
    2754:	99 1f       	adc	r25, r25
    2756:	0a 94       	dec	r0
    2758:	e2 f7       	brpl	.-8      	; 0x2752 <DIO_SetPinValue+0x1b2>
    275a:	84 2b       	or	r24, r20
    275c:	8c 93       	st	X, r24
    275e:	3e c0       	rjmp	.+124    	; 0x27dc <DIO_SetPinValue+0x23c>
										break;
									default:
										return E_OK;
    2760:	1e 86       	std	Y+14, r1	; 0x0e
    2762:	3e c0       	rjmp	.+124    	; 0x27e0 <DIO_SetPinValue+0x240>
								}
						break;
						case DIO_PORTD:
							switch(State)
    2764:	8b 81       	ldd	r24, Y+3	; 0x03
    2766:	28 2f       	mov	r18, r24
    2768:	30 e0       	ldi	r19, 0x00	; 0
    276a:	3d 83       	std	Y+5, r19	; 0x05
    276c:	2c 83       	std	Y+4, r18	; 0x04
    276e:	8c 81       	ldd	r24, Y+4	; 0x04
    2770:	9d 81       	ldd	r25, Y+5	; 0x05
    2772:	00 97       	sbiw	r24, 0x00	; 0
    2774:	31 f0       	breq	.+12     	; 0x2782 <DIO_SetPinValue+0x1e2>
    2776:	2c 81       	ldd	r18, Y+4	; 0x04
    2778:	3d 81       	ldd	r19, Y+5	; 0x05
    277a:	21 30       	cpi	r18, 0x01	; 1
    277c:	31 05       	cpc	r19, r1
    277e:	b1 f0       	breq	.+44     	; 0x27ac <DIO_SetPinValue+0x20c>
    2780:	29 c0       	rjmp	.+82     	; 0x27d4 <DIO_SetPinValue+0x234>
								{
									case DIO_LOW:
										CLEAR_BIT(PORTD,PIN);
    2782:	a2 e3       	ldi	r26, 0x32	; 50
    2784:	b0 e0       	ldi	r27, 0x00	; 0
    2786:	e2 e3       	ldi	r30, 0x32	; 50
    2788:	f0 e0       	ldi	r31, 0x00	; 0
    278a:	80 81       	ld	r24, Z
    278c:	48 2f       	mov	r20, r24
    278e:	8a 81       	ldd	r24, Y+2	; 0x02
    2790:	28 2f       	mov	r18, r24
    2792:	30 e0       	ldi	r19, 0x00	; 0
    2794:	81 e0       	ldi	r24, 0x01	; 1
    2796:	90 e0       	ldi	r25, 0x00	; 0
    2798:	02 2e       	mov	r0, r18
    279a:	02 c0       	rjmp	.+4      	; 0x27a0 <DIO_SetPinValue+0x200>
    279c:	88 0f       	add	r24, r24
    279e:	99 1f       	adc	r25, r25
    27a0:	0a 94       	dec	r0
    27a2:	e2 f7       	brpl	.-8      	; 0x279c <DIO_SetPinValue+0x1fc>
    27a4:	80 95       	com	r24
    27a6:	84 23       	and	r24, r20
    27a8:	8c 93       	st	X, r24
    27aa:	18 c0       	rjmp	.+48     	; 0x27dc <DIO_SetPinValue+0x23c>
										break;
									case DIO_HIGH:
										SET_BIT(PORTD,PIN);
    27ac:	a2 e3       	ldi	r26, 0x32	; 50
    27ae:	b0 e0       	ldi	r27, 0x00	; 0
    27b0:	e2 e3       	ldi	r30, 0x32	; 50
    27b2:	f0 e0       	ldi	r31, 0x00	; 0
    27b4:	80 81       	ld	r24, Z
    27b6:	48 2f       	mov	r20, r24
    27b8:	8a 81       	ldd	r24, Y+2	; 0x02
    27ba:	28 2f       	mov	r18, r24
    27bc:	30 e0       	ldi	r19, 0x00	; 0
    27be:	81 e0       	ldi	r24, 0x01	; 1
    27c0:	90 e0       	ldi	r25, 0x00	; 0
    27c2:	02 2e       	mov	r0, r18
    27c4:	02 c0       	rjmp	.+4      	; 0x27ca <DIO_SetPinValue+0x22a>
    27c6:	88 0f       	add	r24, r24
    27c8:	99 1f       	adc	r25, r25
    27ca:	0a 94       	dec	r0
    27cc:	e2 f7       	brpl	.-8      	; 0x27c6 <DIO_SetPinValue+0x226>
    27ce:	84 2b       	or	r24, r20
    27d0:	8c 93       	st	X, r24
    27d2:	04 c0       	rjmp	.+8      	; 0x27dc <DIO_SetPinValue+0x23c>
										break;
									default:
										return E_OK;
    27d4:	1e 86       	std	Y+14, r1	; 0x0e
    27d6:	04 c0       	rjmp	.+8      	; 0x27e0 <DIO_SetPinValue+0x240>
								}
						break;
							default:
							return E_OK;
    27d8:	1e 86       	std	Y+14, r1	; 0x0e
    27da:	02 c0       	rjmp	.+4      	; 0x27e0 <DIO_SetPinValue+0x240>
					}
			}
		return E_NOK;
    27dc:	31 e0       	ldi	r19, 0x01	; 1
    27de:	3e 87       	std	Y+14, r19	; 0x0e
    27e0:	8e 85       	ldd	r24, Y+14	; 0x0e
	}
    27e2:	2e 96       	adiw	r28, 0x0e	; 14
    27e4:	0f b6       	in	r0, 0x3f	; 63
    27e6:	f8 94       	cli
    27e8:	de bf       	out	0x3e, r29	; 62
    27ea:	0f be       	out	0x3f, r0	; 63
    27ec:	cd bf       	out	0x3d, r28	; 61
    27ee:	cf 91       	pop	r28
    27f0:	df 91       	pop	r29
    27f2:	08 95       	ret

000027f4 <DIO_SetPortValue>:
 * @return STD_Return	: STD_Return for Error identification
 * 
 * 						  return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return DIO_SetPortValue(DIO_Ports_t PORT,u8 value)
{
    27f4:	df 93       	push	r29
    27f6:	cf 93       	push	r28
    27f8:	00 d0       	rcall	.+0      	; 0x27fa <DIO_SetPortValue+0x6>
    27fa:	00 d0       	rcall	.+0      	; 0x27fc <DIO_SetPortValue+0x8>
    27fc:	0f 92       	push	r0
    27fe:	cd b7       	in	r28, 0x3d	; 61
    2800:	de b7       	in	r29, 0x3e	; 62
    2802:	89 83       	std	Y+1, r24	; 0x01
    2804:	6a 83       	std	Y+2, r22	; 0x02
					switch(PORT)
    2806:	89 81       	ldd	r24, Y+1	; 0x01
    2808:	28 2f       	mov	r18, r24
    280a:	30 e0       	ldi	r19, 0x00	; 0
    280c:	3d 83       	std	Y+5, r19	; 0x05
    280e:	2c 83       	std	Y+4, r18	; 0x04
    2810:	8c 81       	ldd	r24, Y+4	; 0x04
    2812:	9d 81       	ldd	r25, Y+5	; 0x05
    2814:	81 30       	cpi	r24, 0x01	; 1
    2816:	91 05       	cpc	r25, r1
    2818:	d1 f0       	breq	.+52     	; 0x284e <DIO_SetPortValue+0x5a>
    281a:	2c 81       	ldd	r18, Y+4	; 0x04
    281c:	3d 81       	ldd	r19, Y+5	; 0x05
    281e:	22 30       	cpi	r18, 0x02	; 2
    2820:	31 05       	cpc	r19, r1
    2822:	2c f4       	brge	.+10     	; 0x282e <DIO_SetPortValue+0x3a>
    2824:	8c 81       	ldd	r24, Y+4	; 0x04
    2826:	9d 81       	ldd	r25, Y+5	; 0x05
    2828:	00 97       	sbiw	r24, 0x00	; 0
    282a:	61 f0       	breq	.+24     	; 0x2844 <DIO_SetPortValue+0x50>
    282c:	1f c0       	rjmp	.+62     	; 0x286c <DIO_SetPortValue+0x78>
    282e:	2c 81       	ldd	r18, Y+4	; 0x04
    2830:	3d 81       	ldd	r19, Y+5	; 0x05
    2832:	22 30       	cpi	r18, 0x02	; 2
    2834:	31 05       	cpc	r19, r1
    2836:	81 f0       	breq	.+32     	; 0x2858 <DIO_SetPortValue+0x64>
    2838:	8c 81       	ldd	r24, Y+4	; 0x04
    283a:	9d 81       	ldd	r25, Y+5	; 0x05
    283c:	83 30       	cpi	r24, 0x03	; 3
    283e:	91 05       	cpc	r25, r1
    2840:	81 f0       	breq	.+32     	; 0x2862 <DIO_SetPortValue+0x6e>
    2842:	14 c0       	rjmp	.+40     	; 0x286c <DIO_SetPortValue+0x78>
						{
							case DIO_PORTA:
								PORTA=value;
    2844:	eb e3       	ldi	r30, 0x3B	; 59
    2846:	f0 e0       	ldi	r31, 0x00	; 0
    2848:	8a 81       	ldd	r24, Y+2	; 0x02
    284a:	80 83       	st	Z, r24
    284c:	11 c0       	rjmp	.+34     	; 0x2870 <DIO_SetPortValue+0x7c>
							break;
							case DIO_PORTB:
								PORTB=value;
    284e:	e8 e3       	ldi	r30, 0x38	; 56
    2850:	f0 e0       	ldi	r31, 0x00	; 0
    2852:	8a 81       	ldd	r24, Y+2	; 0x02
    2854:	80 83       	st	Z, r24
    2856:	0c c0       	rjmp	.+24     	; 0x2870 <DIO_SetPortValue+0x7c>
							break;
							case DIO_PORTC:
								PORTC=value;
    2858:	e5 e3       	ldi	r30, 0x35	; 53
    285a:	f0 e0       	ldi	r31, 0x00	; 0
    285c:	8a 81       	ldd	r24, Y+2	; 0x02
    285e:	80 83       	st	Z, r24
    2860:	07 c0       	rjmp	.+14     	; 0x2870 <DIO_SetPortValue+0x7c>
							break;
							case DIO_PORTD:
								PORTD=value;
    2862:	e2 e3       	ldi	r30, 0x32	; 50
    2864:	f0 e0       	ldi	r31, 0x00	; 0
    2866:	8a 81       	ldd	r24, Y+2	; 0x02
    2868:	80 83       	st	Z, r24
    286a:	02 c0       	rjmp	.+4      	; 0x2870 <DIO_SetPortValue+0x7c>

							break;
							default:
							return E_OK;
    286c:	1b 82       	std	Y+3, r1	; 0x03
    286e:	02 c0       	rjmp	.+4      	; 0x2874 <DIO_SetPortValue+0x80>

						}
	return E_NOK;
    2870:	91 e0       	ldi	r25, 0x01	; 1
    2872:	9b 83       	std	Y+3, r25	; 0x03
    2874:	8b 81       	ldd	r24, Y+3	; 0x03
}
    2876:	0f 90       	pop	r0
    2878:	0f 90       	pop	r0
    287a:	0f 90       	pop	r0
    287c:	0f 90       	pop	r0
    287e:	0f 90       	pop	r0
    2880:	cf 91       	pop	r28
    2882:	df 91       	pop	r29
    2884:	08 95       	ret

00002886 <DIO_GetPinValue>:
 * @return STD_Return	: STD_Return for Error identification
 * 
 * 						  return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return DIO_GetPinValue(DIO_Ports_t PORT,u8 PIN,DIO_State_t* State)
	{
    2886:	df 93       	push	r29
    2888:	cf 93       	push	r28
    288a:	cd b7       	in	r28, 0x3d	; 61
    288c:	de b7       	in	r29, 0x3e	; 62
    288e:	27 97       	sbiw	r28, 0x07	; 7
    2890:	0f b6       	in	r0, 0x3f	; 63
    2892:	f8 94       	cli
    2894:	de bf       	out	0x3e, r29	; 62
    2896:	0f be       	out	0x3f, r0	; 63
    2898:	cd bf       	out	0x3d, r28	; 61
    289a:	89 83       	std	Y+1, r24	; 0x01
    289c:	6a 83       	std	Y+2, r22	; 0x02
    289e:	5c 83       	std	Y+4, r21	; 0x04
    28a0:	4b 83       	std	Y+3, r20	; 0x03
		if(PIN>MAX_PinNum)
    28a2:	8a 81       	ldd	r24, Y+2	; 0x02
    28a4:	88 30       	cpi	r24, 0x08	; 8
    28a6:	10 f0       	brcs	.+4      	; 0x28ac <DIO_GetPinValue+0x26>
			{
				return E_OK;
    28a8:	1f 82       	std	Y+7, r1	; 0x07
    28aa:	75 c0       	rjmp	.+234    	; 0x2996 <DIO_GetPinValue+0x110>
			}
		else
			{
					switch(PORT)
    28ac:	89 81       	ldd	r24, Y+1	; 0x01
    28ae:	28 2f       	mov	r18, r24
    28b0:	30 e0       	ldi	r19, 0x00	; 0
    28b2:	3e 83       	std	Y+6, r19	; 0x06
    28b4:	2d 83       	std	Y+5, r18	; 0x05
    28b6:	4d 81       	ldd	r20, Y+5	; 0x05
    28b8:	5e 81       	ldd	r21, Y+6	; 0x06
    28ba:	41 30       	cpi	r20, 0x01	; 1
    28bc:	51 05       	cpc	r21, r1
    28be:	59 f1       	breq	.+86     	; 0x2916 <DIO_GetPinValue+0x90>
    28c0:	8d 81       	ldd	r24, Y+5	; 0x05
    28c2:	9e 81       	ldd	r25, Y+6	; 0x06
    28c4:	82 30       	cpi	r24, 0x02	; 2
    28c6:	91 05       	cpc	r25, r1
    28c8:	34 f4       	brge	.+12     	; 0x28d6 <DIO_GetPinValue+0x50>
    28ca:	2d 81       	ldd	r18, Y+5	; 0x05
    28cc:	3e 81       	ldd	r19, Y+6	; 0x06
    28ce:	21 15       	cp	r18, r1
    28d0:	31 05       	cpc	r19, r1
    28d2:	69 f0       	breq	.+26     	; 0x28ee <DIO_GetPinValue+0x68>
    28d4:	5c c0       	rjmp	.+184    	; 0x298e <DIO_GetPinValue+0x108>
    28d6:	4d 81       	ldd	r20, Y+5	; 0x05
    28d8:	5e 81       	ldd	r21, Y+6	; 0x06
    28da:	42 30       	cpi	r20, 0x02	; 2
    28dc:	51 05       	cpc	r21, r1
    28de:	79 f1       	breq	.+94     	; 0x293e <DIO_GetPinValue+0xb8>
    28e0:	8d 81       	ldd	r24, Y+5	; 0x05
    28e2:	9e 81       	ldd	r25, Y+6	; 0x06
    28e4:	83 30       	cpi	r24, 0x03	; 3
    28e6:	91 05       	cpc	r25, r1
    28e8:	09 f4       	brne	.+2      	; 0x28ec <DIO_GetPinValue+0x66>
    28ea:	3d c0       	rjmp	.+122    	; 0x2966 <DIO_GetPinValue+0xe0>
    28ec:	50 c0       	rjmp	.+160    	; 0x298e <DIO_GetPinValue+0x108>
						{
							case DIO_PORTA:
								*State=GET_BIT(PINA,PIN);
    28ee:	e9 e3       	ldi	r30, 0x39	; 57
    28f0:	f0 e0       	ldi	r31, 0x00	; 0
    28f2:	80 81       	ld	r24, Z
    28f4:	28 2f       	mov	r18, r24
    28f6:	30 e0       	ldi	r19, 0x00	; 0
    28f8:	8a 81       	ldd	r24, Y+2	; 0x02
    28fa:	88 2f       	mov	r24, r24
    28fc:	90 e0       	ldi	r25, 0x00	; 0
    28fe:	a9 01       	movw	r20, r18
    2900:	02 c0       	rjmp	.+4      	; 0x2906 <DIO_GetPinValue+0x80>
    2902:	55 95       	asr	r21
    2904:	47 95       	ror	r20
    2906:	8a 95       	dec	r24
    2908:	e2 f7       	brpl	.-8      	; 0x2902 <DIO_GetPinValue+0x7c>
    290a:	ca 01       	movw	r24, r20
    290c:	81 70       	andi	r24, 0x01	; 1
    290e:	eb 81       	ldd	r30, Y+3	; 0x03
    2910:	fc 81       	ldd	r31, Y+4	; 0x04
    2912:	80 83       	st	Z, r24
    2914:	3e c0       	rjmp	.+124    	; 0x2992 <DIO_GetPinValue+0x10c>
								break;
							case DIO_PORTB:
								*State=GET_BIT(PINB,PIN);
    2916:	e6 e3       	ldi	r30, 0x36	; 54
    2918:	f0 e0       	ldi	r31, 0x00	; 0
    291a:	80 81       	ld	r24, Z
    291c:	28 2f       	mov	r18, r24
    291e:	30 e0       	ldi	r19, 0x00	; 0
    2920:	8a 81       	ldd	r24, Y+2	; 0x02
    2922:	88 2f       	mov	r24, r24
    2924:	90 e0       	ldi	r25, 0x00	; 0
    2926:	a9 01       	movw	r20, r18
    2928:	02 c0       	rjmp	.+4      	; 0x292e <DIO_GetPinValue+0xa8>
    292a:	55 95       	asr	r21
    292c:	47 95       	ror	r20
    292e:	8a 95       	dec	r24
    2930:	e2 f7       	brpl	.-8      	; 0x292a <DIO_GetPinValue+0xa4>
    2932:	ca 01       	movw	r24, r20
    2934:	81 70       	andi	r24, 0x01	; 1
    2936:	eb 81       	ldd	r30, Y+3	; 0x03
    2938:	fc 81       	ldd	r31, Y+4	; 0x04
    293a:	80 83       	st	Z, r24
    293c:	2a c0       	rjmp	.+84     	; 0x2992 <DIO_GetPinValue+0x10c>
								break;
							case DIO_PORTC:
								*State=GET_BIT(PINC,PIN);
    293e:	e3 e3       	ldi	r30, 0x33	; 51
    2940:	f0 e0       	ldi	r31, 0x00	; 0
    2942:	80 81       	ld	r24, Z
    2944:	28 2f       	mov	r18, r24
    2946:	30 e0       	ldi	r19, 0x00	; 0
    2948:	8a 81       	ldd	r24, Y+2	; 0x02
    294a:	88 2f       	mov	r24, r24
    294c:	90 e0       	ldi	r25, 0x00	; 0
    294e:	a9 01       	movw	r20, r18
    2950:	02 c0       	rjmp	.+4      	; 0x2956 <DIO_GetPinValue+0xd0>
    2952:	55 95       	asr	r21
    2954:	47 95       	ror	r20
    2956:	8a 95       	dec	r24
    2958:	e2 f7       	brpl	.-8      	; 0x2952 <DIO_GetPinValue+0xcc>
    295a:	ca 01       	movw	r24, r20
    295c:	81 70       	andi	r24, 0x01	; 1
    295e:	eb 81       	ldd	r30, Y+3	; 0x03
    2960:	fc 81       	ldd	r31, Y+4	; 0x04
    2962:	80 83       	st	Z, r24
    2964:	16 c0       	rjmp	.+44     	; 0x2992 <DIO_GetPinValue+0x10c>
								break;
							case DIO_PORTD:
								*State=GET_BIT(PIND,PIN);
    2966:	e0 e3       	ldi	r30, 0x30	; 48
    2968:	f0 e0       	ldi	r31, 0x00	; 0
    296a:	80 81       	ld	r24, Z
    296c:	28 2f       	mov	r18, r24
    296e:	30 e0       	ldi	r19, 0x00	; 0
    2970:	8a 81       	ldd	r24, Y+2	; 0x02
    2972:	88 2f       	mov	r24, r24
    2974:	90 e0       	ldi	r25, 0x00	; 0
    2976:	a9 01       	movw	r20, r18
    2978:	02 c0       	rjmp	.+4      	; 0x297e <DIO_GetPinValue+0xf8>
    297a:	55 95       	asr	r21
    297c:	47 95       	ror	r20
    297e:	8a 95       	dec	r24
    2980:	e2 f7       	brpl	.-8      	; 0x297a <DIO_GetPinValue+0xf4>
    2982:	ca 01       	movw	r24, r20
    2984:	81 70       	andi	r24, 0x01	; 1
    2986:	eb 81       	ldd	r30, Y+3	; 0x03
    2988:	fc 81       	ldd	r31, Y+4	; 0x04
    298a:	80 83       	st	Z, r24
    298c:	02 c0       	rjmp	.+4      	; 0x2992 <DIO_GetPinValue+0x10c>
								break;
							default:
								return E_OK;
    298e:	1f 82       	std	Y+7, r1	; 0x07
    2990:	02 c0       	rjmp	.+4      	; 0x2996 <DIO_GetPinValue+0x110>
						}
			}
		return E_NOK;
    2992:	51 e0       	ldi	r21, 0x01	; 1
    2994:	5f 83       	std	Y+7, r21	; 0x07
    2996:	8f 81       	ldd	r24, Y+7	; 0x07
	}
    2998:	27 96       	adiw	r28, 0x07	; 7
    299a:	0f b6       	in	r0, 0x3f	; 63
    299c:	f8 94       	cli
    299e:	de bf       	out	0x3e, r29	; 62
    29a0:	0f be       	out	0x3f, r0	; 63
    29a2:	cd bf       	out	0x3d, r28	; 61
    29a4:	cf 91       	pop	r28
    29a6:	df 91       	pop	r29
    29a8:	08 95       	ret

000029aa <DIO_togglePin>:
 * @return STD_Return	: STD_Return for Error identification
 * 
 * 						  return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return DIO_togglePin(DIO_Ports_t port,u8 pin)
 {
    29aa:	df 93       	push	r29
    29ac:	cf 93       	push	r28
    29ae:	00 d0       	rcall	.+0      	; 0x29b0 <DIO_togglePin+0x6>
    29b0:	00 d0       	rcall	.+0      	; 0x29b2 <DIO_togglePin+0x8>
    29b2:	0f 92       	push	r0
    29b4:	cd b7       	in	r28, 0x3d	; 61
    29b6:	de b7       	in	r29, 0x3e	; 62
    29b8:	89 83       	std	Y+1, r24	; 0x01
    29ba:	6a 83       	std	Y+2, r22	; 0x02
	if (pin > MAX_PinNum)
    29bc:	8a 81       	ldd	r24, Y+2	; 0x02
    29be:	88 30       	cpi	r24, 0x08	; 8
    29c0:	10 f0       	brcs	.+4      	; 0x29c6 <DIO_togglePin+0x1c>
		{
			return E_OK;
    29c2:	1d 82       	std	Y+5, r1	; 0x05
    29c4:	73 c0       	rjmp	.+230    	; 0x2aac <DIO_togglePin+0x102>
		}
	else
		{
			switch (port)
    29c6:	89 81       	ldd	r24, Y+1	; 0x01
    29c8:	28 2f       	mov	r18, r24
    29ca:	30 e0       	ldi	r19, 0x00	; 0
    29cc:	3c 83       	std	Y+4, r19	; 0x04
    29ce:	2b 83       	std	Y+3, r18	; 0x03
    29d0:	8b 81       	ldd	r24, Y+3	; 0x03
    29d2:	9c 81       	ldd	r25, Y+4	; 0x04
    29d4:	81 30       	cpi	r24, 0x01	; 1
    29d6:	91 05       	cpc	r25, r1
    29d8:	49 f1       	breq	.+82     	; 0x2a2c <DIO_togglePin+0x82>
    29da:	2b 81       	ldd	r18, Y+3	; 0x03
    29dc:	3c 81       	ldd	r19, Y+4	; 0x04
    29de:	22 30       	cpi	r18, 0x02	; 2
    29e0:	31 05       	cpc	r19, r1
    29e2:	2c f4       	brge	.+10     	; 0x29ee <DIO_togglePin+0x44>
    29e4:	8b 81       	ldd	r24, Y+3	; 0x03
    29e6:	9c 81       	ldd	r25, Y+4	; 0x04
    29e8:	00 97       	sbiw	r24, 0x00	; 0
    29ea:	61 f0       	breq	.+24     	; 0x2a04 <DIO_togglePin+0x5a>
    29ec:	5b c0       	rjmp	.+182    	; 0x2aa4 <DIO_togglePin+0xfa>
    29ee:	2b 81       	ldd	r18, Y+3	; 0x03
    29f0:	3c 81       	ldd	r19, Y+4	; 0x04
    29f2:	22 30       	cpi	r18, 0x02	; 2
    29f4:	31 05       	cpc	r19, r1
    29f6:	71 f1       	breq	.+92     	; 0x2a54 <DIO_togglePin+0xaa>
    29f8:	8b 81       	ldd	r24, Y+3	; 0x03
    29fa:	9c 81       	ldd	r25, Y+4	; 0x04
    29fc:	83 30       	cpi	r24, 0x03	; 3
    29fe:	91 05       	cpc	r25, r1
    2a00:	e9 f1       	breq	.+122    	; 0x2a7c <DIO_togglePin+0xd2>
    2a02:	50 c0       	rjmp	.+160    	; 0x2aa4 <DIO_togglePin+0xfa>
				{
					case DIO_PORTA:
						TOGGLE_BIT(PORTA, pin);
    2a04:	ab e3       	ldi	r26, 0x3B	; 59
    2a06:	b0 e0       	ldi	r27, 0x00	; 0
    2a08:	eb e3       	ldi	r30, 0x3B	; 59
    2a0a:	f0 e0       	ldi	r31, 0x00	; 0
    2a0c:	80 81       	ld	r24, Z
    2a0e:	48 2f       	mov	r20, r24
    2a10:	8a 81       	ldd	r24, Y+2	; 0x02
    2a12:	28 2f       	mov	r18, r24
    2a14:	30 e0       	ldi	r19, 0x00	; 0
    2a16:	81 e0       	ldi	r24, 0x01	; 1
    2a18:	90 e0       	ldi	r25, 0x00	; 0
    2a1a:	02 2e       	mov	r0, r18
    2a1c:	02 c0       	rjmp	.+4      	; 0x2a22 <DIO_togglePin+0x78>
    2a1e:	88 0f       	add	r24, r24
    2a20:	99 1f       	adc	r25, r25
    2a22:	0a 94       	dec	r0
    2a24:	e2 f7       	brpl	.-8      	; 0x2a1e <DIO_togglePin+0x74>
    2a26:	84 27       	eor	r24, r20
    2a28:	8c 93       	st	X, r24
    2a2a:	3e c0       	rjmp	.+124    	; 0x2aa8 <DIO_togglePin+0xfe>
						break;
					case DIO_PORTB:
						TOGGLE_BIT(PORTB, pin);
    2a2c:	a8 e3       	ldi	r26, 0x38	; 56
    2a2e:	b0 e0       	ldi	r27, 0x00	; 0
    2a30:	e8 e3       	ldi	r30, 0x38	; 56
    2a32:	f0 e0       	ldi	r31, 0x00	; 0
    2a34:	80 81       	ld	r24, Z
    2a36:	48 2f       	mov	r20, r24
    2a38:	8a 81       	ldd	r24, Y+2	; 0x02
    2a3a:	28 2f       	mov	r18, r24
    2a3c:	30 e0       	ldi	r19, 0x00	; 0
    2a3e:	81 e0       	ldi	r24, 0x01	; 1
    2a40:	90 e0       	ldi	r25, 0x00	; 0
    2a42:	02 2e       	mov	r0, r18
    2a44:	02 c0       	rjmp	.+4      	; 0x2a4a <DIO_togglePin+0xa0>
    2a46:	88 0f       	add	r24, r24
    2a48:	99 1f       	adc	r25, r25
    2a4a:	0a 94       	dec	r0
    2a4c:	e2 f7       	brpl	.-8      	; 0x2a46 <DIO_togglePin+0x9c>
    2a4e:	84 27       	eor	r24, r20
    2a50:	8c 93       	st	X, r24
    2a52:	2a c0       	rjmp	.+84     	; 0x2aa8 <DIO_togglePin+0xfe>
						break;
					case DIO_PORTC:
						TOGGLE_BIT(PORTC, pin);
    2a54:	a5 e3       	ldi	r26, 0x35	; 53
    2a56:	b0 e0       	ldi	r27, 0x00	; 0
    2a58:	e5 e3       	ldi	r30, 0x35	; 53
    2a5a:	f0 e0       	ldi	r31, 0x00	; 0
    2a5c:	80 81       	ld	r24, Z
    2a5e:	48 2f       	mov	r20, r24
    2a60:	8a 81       	ldd	r24, Y+2	; 0x02
    2a62:	28 2f       	mov	r18, r24
    2a64:	30 e0       	ldi	r19, 0x00	; 0
    2a66:	81 e0       	ldi	r24, 0x01	; 1
    2a68:	90 e0       	ldi	r25, 0x00	; 0
    2a6a:	02 2e       	mov	r0, r18
    2a6c:	02 c0       	rjmp	.+4      	; 0x2a72 <DIO_togglePin+0xc8>
    2a6e:	88 0f       	add	r24, r24
    2a70:	99 1f       	adc	r25, r25
    2a72:	0a 94       	dec	r0
    2a74:	e2 f7       	brpl	.-8      	; 0x2a6e <DIO_togglePin+0xc4>
    2a76:	84 27       	eor	r24, r20
    2a78:	8c 93       	st	X, r24
    2a7a:	16 c0       	rjmp	.+44     	; 0x2aa8 <DIO_togglePin+0xfe>
						break;
					case DIO_PORTD:
						TOGGLE_BIT(PORTD, pin);
    2a7c:	a2 e3       	ldi	r26, 0x32	; 50
    2a7e:	b0 e0       	ldi	r27, 0x00	; 0
    2a80:	e2 e3       	ldi	r30, 0x32	; 50
    2a82:	f0 e0       	ldi	r31, 0x00	; 0
    2a84:	80 81       	ld	r24, Z
    2a86:	48 2f       	mov	r20, r24
    2a88:	8a 81       	ldd	r24, Y+2	; 0x02
    2a8a:	28 2f       	mov	r18, r24
    2a8c:	30 e0       	ldi	r19, 0x00	; 0
    2a8e:	81 e0       	ldi	r24, 0x01	; 1
    2a90:	90 e0       	ldi	r25, 0x00	; 0
    2a92:	02 2e       	mov	r0, r18
    2a94:	02 c0       	rjmp	.+4      	; 0x2a9a <DIO_togglePin+0xf0>
    2a96:	88 0f       	add	r24, r24
    2a98:	99 1f       	adc	r25, r25
    2a9a:	0a 94       	dec	r0
    2a9c:	e2 f7       	brpl	.-8      	; 0x2a96 <DIO_togglePin+0xec>
    2a9e:	84 27       	eor	r24, r20
    2aa0:	8c 93       	st	X, r24
    2aa2:	02 c0       	rjmp	.+4      	; 0x2aa8 <DIO_togglePin+0xfe>
						break;
					default:
						return E_OK;
    2aa4:	1d 82       	std	Y+5, r1	; 0x05
    2aa6:	02 c0       	rjmp	.+4      	; 0x2aac <DIO_togglePin+0x102>
				}
	}

	return E_NOK;
    2aa8:	91 e0       	ldi	r25, 0x01	; 1
    2aaa:	9d 83       	std	Y+5, r25	; 0x05
    2aac:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2aae:	0f 90       	pop	r0
    2ab0:	0f 90       	pop	r0
    2ab2:	0f 90       	pop	r0
    2ab4:	0f 90       	pop	r0
    2ab6:	0f 90       	pop	r0
    2ab8:	cf 91       	pop	r28
    2aba:	df 91       	pop	r29
    2abc:	08 95       	ret

00002abe <DIO_EnablePullup>:
 * @return STD_Return	: STD_Return for Error identification
 * 
 * 						  return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return DIO_EnablePullup(DIO_Ports_t PORT, u8 PIN, DIO_PullUpState_t Pullstate)
	{
    2abe:	df 93       	push	r29
    2ac0:	cf 93       	push	r28
    2ac2:	cd b7       	in	r28, 0x3d	; 61
    2ac4:	de b7       	in	r29, 0x3e	; 62
    2ac6:	2e 97       	sbiw	r28, 0x0e	; 14
    2ac8:	0f b6       	in	r0, 0x3f	; 63
    2aca:	f8 94       	cli
    2acc:	de bf       	out	0x3e, r29	; 62
    2ace:	0f be       	out	0x3f, r0	; 63
    2ad0:	cd bf       	out	0x3d, r28	; 61
    2ad2:	89 83       	std	Y+1, r24	; 0x01
    2ad4:	6a 83       	std	Y+2, r22	; 0x02
    2ad6:	4b 83       	std	Y+3, r20	; 0x03
		if(PIN>MAX_PinNum)
    2ad8:	8a 81       	ldd	r24, Y+2	; 0x02
    2ada:	88 30       	cpi	r24, 0x08	; 8
    2adc:	10 f0       	brcs	.+4      	; 0x2ae2 <DIO_EnablePullup+0x24>
			{
				return E_OK;
    2ade:	1e 86       	std	Y+14, r1	; 0x0e
    2ae0:	26 c1       	rjmp	.+588    	; 0x2d2e <DIO_EnablePullup+0x270>
			}
		else
			{
				switch(PORT)
    2ae2:	89 81       	ldd	r24, Y+1	; 0x01
    2ae4:	28 2f       	mov	r18, r24
    2ae6:	30 e0       	ldi	r19, 0x00	; 0
    2ae8:	3d 87       	std	Y+13, r19	; 0x0d
    2aea:	2c 87       	std	Y+12, r18	; 0x0c
    2aec:	8c 85       	ldd	r24, Y+12	; 0x0c
    2aee:	9d 85       	ldd	r25, Y+13	; 0x0d
    2af0:	81 30       	cpi	r24, 0x01	; 1
    2af2:	91 05       	cpc	r25, r1
    2af4:	09 f4       	brne	.+2      	; 0x2af8 <DIO_EnablePullup+0x3a>
    2af6:	57 c0       	rjmp	.+174    	; 0x2ba6 <DIO_EnablePullup+0xe8>
    2af8:	2c 85       	ldd	r18, Y+12	; 0x0c
    2afa:	3d 85       	ldd	r19, Y+13	; 0x0d
    2afc:	22 30       	cpi	r18, 0x02	; 2
    2afe:	31 05       	cpc	r19, r1
    2b00:	2c f4       	brge	.+10     	; 0x2b0c <DIO_EnablePullup+0x4e>
    2b02:	8c 85       	ldd	r24, Y+12	; 0x0c
    2b04:	9d 85       	ldd	r25, Y+13	; 0x0d
    2b06:	00 97       	sbiw	r24, 0x00	; 0
    2b08:	71 f0       	breq	.+28     	; 0x2b26 <DIO_EnablePullup+0x68>
    2b0a:	0d c1       	rjmp	.+538    	; 0x2d26 <DIO_EnablePullup+0x268>
    2b0c:	2c 85       	ldd	r18, Y+12	; 0x0c
    2b0e:	3d 85       	ldd	r19, Y+13	; 0x0d
    2b10:	22 30       	cpi	r18, 0x02	; 2
    2b12:	31 05       	cpc	r19, r1
    2b14:	09 f4       	brne	.+2      	; 0x2b18 <DIO_EnablePullup+0x5a>
    2b16:	87 c0       	rjmp	.+270    	; 0x2c26 <DIO_EnablePullup+0x168>
    2b18:	8c 85       	ldd	r24, Y+12	; 0x0c
    2b1a:	9d 85       	ldd	r25, Y+13	; 0x0d
    2b1c:	83 30       	cpi	r24, 0x03	; 3
    2b1e:	91 05       	cpc	r25, r1
    2b20:	09 f4       	brne	.+2      	; 0x2b24 <DIO_EnablePullup+0x66>
    2b22:	c1 c0       	rjmp	.+386    	; 0x2ca6 <DIO_EnablePullup+0x1e8>
    2b24:	00 c1       	rjmp	.+512    	; 0x2d26 <DIO_EnablePullup+0x268>
				{
					case DIO_PORTA:
						switch(Pullstate)
    2b26:	8b 81       	ldd	r24, Y+3	; 0x03
    2b28:	28 2f       	mov	r18, r24
    2b2a:	30 e0       	ldi	r19, 0x00	; 0
    2b2c:	3b 87       	std	Y+11, r19	; 0x0b
    2b2e:	2a 87       	std	Y+10, r18	; 0x0a
    2b30:	8a 85       	ldd	r24, Y+10	; 0x0a
    2b32:	9b 85       	ldd	r25, Y+11	; 0x0b
    2b34:	00 97       	sbiw	r24, 0x00	; 0
    2b36:	31 f0       	breq	.+12     	; 0x2b44 <DIO_EnablePullup+0x86>
    2b38:	2a 85       	ldd	r18, Y+10	; 0x0a
    2b3a:	3b 85       	ldd	r19, Y+11	; 0x0b
    2b3c:	21 30       	cpi	r18, 0x01	; 1
    2b3e:	31 05       	cpc	r19, r1
    2b40:	41 f1       	breq	.+80     	; 0x2b92 <DIO_EnablePullup+0xd4>
    2b42:	2f c0       	rjmp	.+94     	; 0x2ba2 <DIO_EnablePullup+0xe4>
							{
								case ENABLE_PullUp:
									CLEAR_BIT(DDRA,PIN);
    2b44:	aa e3       	ldi	r26, 0x3A	; 58
    2b46:	b0 e0       	ldi	r27, 0x00	; 0
    2b48:	ea e3       	ldi	r30, 0x3A	; 58
    2b4a:	f0 e0       	ldi	r31, 0x00	; 0
    2b4c:	80 81       	ld	r24, Z
    2b4e:	48 2f       	mov	r20, r24
    2b50:	8a 81       	ldd	r24, Y+2	; 0x02
    2b52:	28 2f       	mov	r18, r24
    2b54:	30 e0       	ldi	r19, 0x00	; 0
    2b56:	81 e0       	ldi	r24, 0x01	; 1
    2b58:	90 e0       	ldi	r25, 0x00	; 0
    2b5a:	02 c0       	rjmp	.+4      	; 0x2b60 <DIO_EnablePullup+0xa2>
    2b5c:	88 0f       	add	r24, r24
    2b5e:	99 1f       	adc	r25, r25
    2b60:	2a 95       	dec	r18
    2b62:	e2 f7       	brpl	.-8      	; 0x2b5c <DIO_EnablePullup+0x9e>
    2b64:	80 95       	com	r24
    2b66:	84 23       	and	r24, r20
    2b68:	8c 93       	st	X, r24
									SET_BIT(PORTA,PIN);
    2b6a:	ab e3       	ldi	r26, 0x3B	; 59
    2b6c:	b0 e0       	ldi	r27, 0x00	; 0
    2b6e:	eb e3       	ldi	r30, 0x3B	; 59
    2b70:	f0 e0       	ldi	r31, 0x00	; 0
    2b72:	80 81       	ld	r24, Z
    2b74:	48 2f       	mov	r20, r24
    2b76:	8a 81       	ldd	r24, Y+2	; 0x02
    2b78:	28 2f       	mov	r18, r24
    2b7a:	30 e0       	ldi	r19, 0x00	; 0
    2b7c:	81 e0       	ldi	r24, 0x01	; 1
    2b7e:	90 e0       	ldi	r25, 0x00	; 0
    2b80:	02 2e       	mov	r0, r18
    2b82:	02 c0       	rjmp	.+4      	; 0x2b88 <DIO_EnablePullup+0xca>
    2b84:	88 0f       	add	r24, r24
    2b86:	99 1f       	adc	r25, r25
    2b88:	0a 94       	dec	r0
    2b8a:	e2 f7       	brpl	.-8      	; 0x2b84 <DIO_EnablePullup+0xc6>
    2b8c:	84 2b       	or	r24, r20
    2b8e:	8c 93       	st	X, r24
    2b90:	cc c0       	rjmp	.+408    	; 0x2d2a <DIO_EnablePullup+0x26c>
									break;
								case DISABLE_PullUp:
									SET_BIT(SFIOR,PUD);
    2b92:	a0 e5       	ldi	r26, 0x50	; 80
    2b94:	b0 e0       	ldi	r27, 0x00	; 0
    2b96:	e0 e5       	ldi	r30, 0x50	; 80
    2b98:	f0 e0       	ldi	r31, 0x00	; 0
    2b9a:	80 81       	ld	r24, Z
    2b9c:	84 60       	ori	r24, 0x04	; 4
    2b9e:	8c 93       	st	X, r24
    2ba0:	c4 c0       	rjmp	.+392    	; 0x2d2a <DIO_EnablePullup+0x26c>
									break;
								default:
									return E_OK;
    2ba2:	1e 86       	std	Y+14, r1	; 0x0e
    2ba4:	c4 c0       	rjmp	.+392    	; 0x2d2e <DIO_EnablePullup+0x270>
							}
						break;
						case DIO_PORTB:
							switch(Pullstate)
    2ba6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ba8:	28 2f       	mov	r18, r24
    2baa:	30 e0       	ldi	r19, 0x00	; 0
    2bac:	39 87       	std	Y+9, r19	; 0x09
    2bae:	28 87       	std	Y+8, r18	; 0x08
    2bb0:	88 85       	ldd	r24, Y+8	; 0x08
    2bb2:	99 85       	ldd	r25, Y+9	; 0x09
    2bb4:	00 97       	sbiw	r24, 0x00	; 0
    2bb6:	31 f0       	breq	.+12     	; 0x2bc4 <DIO_EnablePullup+0x106>
    2bb8:	28 85       	ldd	r18, Y+8	; 0x08
    2bba:	39 85       	ldd	r19, Y+9	; 0x09
    2bbc:	21 30       	cpi	r18, 0x01	; 1
    2bbe:	31 05       	cpc	r19, r1
    2bc0:	41 f1       	breq	.+80     	; 0x2c12 <DIO_EnablePullup+0x154>
    2bc2:	2f c0       	rjmp	.+94     	; 0x2c22 <DIO_EnablePullup+0x164>
								{
									case ENABLE_PullUp:
										CLEAR_BIT(DDRB,PIN);
    2bc4:	a7 e3       	ldi	r26, 0x37	; 55
    2bc6:	b0 e0       	ldi	r27, 0x00	; 0
    2bc8:	e7 e3       	ldi	r30, 0x37	; 55
    2bca:	f0 e0       	ldi	r31, 0x00	; 0
    2bcc:	80 81       	ld	r24, Z
    2bce:	48 2f       	mov	r20, r24
    2bd0:	8a 81       	ldd	r24, Y+2	; 0x02
    2bd2:	28 2f       	mov	r18, r24
    2bd4:	30 e0       	ldi	r19, 0x00	; 0
    2bd6:	81 e0       	ldi	r24, 0x01	; 1
    2bd8:	90 e0       	ldi	r25, 0x00	; 0
    2bda:	02 c0       	rjmp	.+4      	; 0x2be0 <DIO_EnablePullup+0x122>
    2bdc:	88 0f       	add	r24, r24
    2bde:	99 1f       	adc	r25, r25
    2be0:	2a 95       	dec	r18
    2be2:	e2 f7       	brpl	.-8      	; 0x2bdc <DIO_EnablePullup+0x11e>
    2be4:	80 95       	com	r24
    2be6:	84 23       	and	r24, r20
    2be8:	8c 93       	st	X, r24
										SET_BIT(PORTB,PIN);
    2bea:	a8 e3       	ldi	r26, 0x38	; 56
    2bec:	b0 e0       	ldi	r27, 0x00	; 0
    2bee:	e8 e3       	ldi	r30, 0x38	; 56
    2bf0:	f0 e0       	ldi	r31, 0x00	; 0
    2bf2:	80 81       	ld	r24, Z
    2bf4:	48 2f       	mov	r20, r24
    2bf6:	8a 81       	ldd	r24, Y+2	; 0x02
    2bf8:	28 2f       	mov	r18, r24
    2bfa:	30 e0       	ldi	r19, 0x00	; 0
    2bfc:	81 e0       	ldi	r24, 0x01	; 1
    2bfe:	90 e0       	ldi	r25, 0x00	; 0
    2c00:	02 2e       	mov	r0, r18
    2c02:	02 c0       	rjmp	.+4      	; 0x2c08 <DIO_EnablePullup+0x14a>
    2c04:	88 0f       	add	r24, r24
    2c06:	99 1f       	adc	r25, r25
    2c08:	0a 94       	dec	r0
    2c0a:	e2 f7       	brpl	.-8      	; 0x2c04 <DIO_EnablePullup+0x146>
    2c0c:	84 2b       	or	r24, r20
    2c0e:	8c 93       	st	X, r24
    2c10:	8c c0       	rjmp	.+280    	; 0x2d2a <DIO_EnablePullup+0x26c>
										break;
									case DISABLE_PullUp:
										SET_BIT(SFIOR,PUD);
    2c12:	a0 e5       	ldi	r26, 0x50	; 80
    2c14:	b0 e0       	ldi	r27, 0x00	; 0
    2c16:	e0 e5       	ldi	r30, 0x50	; 80
    2c18:	f0 e0       	ldi	r31, 0x00	; 0
    2c1a:	80 81       	ld	r24, Z
    2c1c:	84 60       	ori	r24, 0x04	; 4
    2c1e:	8c 93       	st	X, r24
    2c20:	84 c0       	rjmp	.+264    	; 0x2d2a <DIO_EnablePullup+0x26c>
										break;
									default:
										return E_OK;
    2c22:	1e 86       	std	Y+14, r1	; 0x0e
    2c24:	84 c0       	rjmp	.+264    	; 0x2d2e <DIO_EnablePullup+0x270>
								}
							break;
							case DIO_PORTC:
								switch(Pullstate)
    2c26:	8b 81       	ldd	r24, Y+3	; 0x03
    2c28:	28 2f       	mov	r18, r24
    2c2a:	30 e0       	ldi	r19, 0x00	; 0
    2c2c:	3f 83       	std	Y+7, r19	; 0x07
    2c2e:	2e 83       	std	Y+6, r18	; 0x06
    2c30:	8e 81       	ldd	r24, Y+6	; 0x06
    2c32:	9f 81       	ldd	r25, Y+7	; 0x07
    2c34:	00 97       	sbiw	r24, 0x00	; 0
    2c36:	31 f0       	breq	.+12     	; 0x2c44 <DIO_EnablePullup+0x186>
    2c38:	2e 81       	ldd	r18, Y+6	; 0x06
    2c3a:	3f 81       	ldd	r19, Y+7	; 0x07
    2c3c:	21 30       	cpi	r18, 0x01	; 1
    2c3e:	31 05       	cpc	r19, r1
    2c40:	41 f1       	breq	.+80     	; 0x2c92 <DIO_EnablePullup+0x1d4>
    2c42:	2f c0       	rjmp	.+94     	; 0x2ca2 <DIO_EnablePullup+0x1e4>
									{
										case ENABLE_PullUp:
											CLEAR_BIT(DDRC,PIN);
    2c44:	a4 e3       	ldi	r26, 0x34	; 52
    2c46:	b0 e0       	ldi	r27, 0x00	; 0
    2c48:	e4 e3       	ldi	r30, 0x34	; 52
    2c4a:	f0 e0       	ldi	r31, 0x00	; 0
    2c4c:	80 81       	ld	r24, Z
    2c4e:	48 2f       	mov	r20, r24
    2c50:	8a 81       	ldd	r24, Y+2	; 0x02
    2c52:	28 2f       	mov	r18, r24
    2c54:	30 e0       	ldi	r19, 0x00	; 0
    2c56:	81 e0       	ldi	r24, 0x01	; 1
    2c58:	90 e0       	ldi	r25, 0x00	; 0
    2c5a:	02 c0       	rjmp	.+4      	; 0x2c60 <DIO_EnablePullup+0x1a2>
    2c5c:	88 0f       	add	r24, r24
    2c5e:	99 1f       	adc	r25, r25
    2c60:	2a 95       	dec	r18
    2c62:	e2 f7       	brpl	.-8      	; 0x2c5c <DIO_EnablePullup+0x19e>
    2c64:	80 95       	com	r24
    2c66:	84 23       	and	r24, r20
    2c68:	8c 93       	st	X, r24
											SET_BIT(PORTC,PIN);
    2c6a:	a5 e3       	ldi	r26, 0x35	; 53
    2c6c:	b0 e0       	ldi	r27, 0x00	; 0
    2c6e:	e5 e3       	ldi	r30, 0x35	; 53
    2c70:	f0 e0       	ldi	r31, 0x00	; 0
    2c72:	80 81       	ld	r24, Z
    2c74:	48 2f       	mov	r20, r24
    2c76:	8a 81       	ldd	r24, Y+2	; 0x02
    2c78:	28 2f       	mov	r18, r24
    2c7a:	30 e0       	ldi	r19, 0x00	; 0
    2c7c:	81 e0       	ldi	r24, 0x01	; 1
    2c7e:	90 e0       	ldi	r25, 0x00	; 0
    2c80:	02 2e       	mov	r0, r18
    2c82:	02 c0       	rjmp	.+4      	; 0x2c88 <DIO_EnablePullup+0x1ca>
    2c84:	88 0f       	add	r24, r24
    2c86:	99 1f       	adc	r25, r25
    2c88:	0a 94       	dec	r0
    2c8a:	e2 f7       	brpl	.-8      	; 0x2c84 <DIO_EnablePullup+0x1c6>
    2c8c:	84 2b       	or	r24, r20
    2c8e:	8c 93       	st	X, r24
    2c90:	4c c0       	rjmp	.+152    	; 0x2d2a <DIO_EnablePullup+0x26c>
											break;
										case DISABLE_PullUp:
											SET_BIT(SFIOR,PUD);
    2c92:	a0 e5       	ldi	r26, 0x50	; 80
    2c94:	b0 e0       	ldi	r27, 0x00	; 0
    2c96:	e0 e5       	ldi	r30, 0x50	; 80
    2c98:	f0 e0       	ldi	r31, 0x00	; 0
    2c9a:	80 81       	ld	r24, Z
    2c9c:	84 60       	ori	r24, 0x04	; 4
    2c9e:	8c 93       	st	X, r24
    2ca0:	44 c0       	rjmp	.+136    	; 0x2d2a <DIO_EnablePullup+0x26c>
											break;
										default:
											return E_OK;
    2ca2:	1e 86       	std	Y+14, r1	; 0x0e
    2ca4:	44 c0       	rjmp	.+136    	; 0x2d2e <DIO_EnablePullup+0x270>
									}
								break;
								case DIO_PORTD:
									switch(Pullstate)
    2ca6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ca8:	28 2f       	mov	r18, r24
    2caa:	30 e0       	ldi	r19, 0x00	; 0
    2cac:	3d 83       	std	Y+5, r19	; 0x05
    2cae:	2c 83       	std	Y+4, r18	; 0x04
    2cb0:	8c 81       	ldd	r24, Y+4	; 0x04
    2cb2:	9d 81       	ldd	r25, Y+5	; 0x05
    2cb4:	00 97       	sbiw	r24, 0x00	; 0
    2cb6:	31 f0       	breq	.+12     	; 0x2cc4 <DIO_EnablePullup+0x206>
    2cb8:	2c 81       	ldd	r18, Y+4	; 0x04
    2cba:	3d 81       	ldd	r19, Y+5	; 0x05
    2cbc:	21 30       	cpi	r18, 0x01	; 1
    2cbe:	31 05       	cpc	r19, r1
    2cc0:	41 f1       	breq	.+80     	; 0x2d12 <DIO_EnablePullup+0x254>
    2cc2:	2f c0       	rjmp	.+94     	; 0x2d22 <DIO_EnablePullup+0x264>
										{
											case ENABLE_PullUp:
												CLEAR_BIT(DDRD,PIN);
    2cc4:	a1 e3       	ldi	r26, 0x31	; 49
    2cc6:	b0 e0       	ldi	r27, 0x00	; 0
    2cc8:	e1 e3       	ldi	r30, 0x31	; 49
    2cca:	f0 e0       	ldi	r31, 0x00	; 0
    2ccc:	80 81       	ld	r24, Z
    2cce:	48 2f       	mov	r20, r24
    2cd0:	8a 81       	ldd	r24, Y+2	; 0x02
    2cd2:	28 2f       	mov	r18, r24
    2cd4:	30 e0       	ldi	r19, 0x00	; 0
    2cd6:	81 e0       	ldi	r24, 0x01	; 1
    2cd8:	90 e0       	ldi	r25, 0x00	; 0
    2cda:	02 c0       	rjmp	.+4      	; 0x2ce0 <DIO_EnablePullup+0x222>
    2cdc:	88 0f       	add	r24, r24
    2cde:	99 1f       	adc	r25, r25
    2ce0:	2a 95       	dec	r18
    2ce2:	e2 f7       	brpl	.-8      	; 0x2cdc <DIO_EnablePullup+0x21e>
    2ce4:	80 95       	com	r24
    2ce6:	84 23       	and	r24, r20
    2ce8:	8c 93       	st	X, r24
												SET_BIT(PORTD,PIN);
    2cea:	a2 e3       	ldi	r26, 0x32	; 50
    2cec:	b0 e0       	ldi	r27, 0x00	; 0
    2cee:	e2 e3       	ldi	r30, 0x32	; 50
    2cf0:	f0 e0       	ldi	r31, 0x00	; 0
    2cf2:	80 81       	ld	r24, Z
    2cf4:	48 2f       	mov	r20, r24
    2cf6:	8a 81       	ldd	r24, Y+2	; 0x02
    2cf8:	28 2f       	mov	r18, r24
    2cfa:	30 e0       	ldi	r19, 0x00	; 0
    2cfc:	81 e0       	ldi	r24, 0x01	; 1
    2cfe:	90 e0       	ldi	r25, 0x00	; 0
    2d00:	02 2e       	mov	r0, r18
    2d02:	02 c0       	rjmp	.+4      	; 0x2d08 <DIO_EnablePullup+0x24a>
    2d04:	88 0f       	add	r24, r24
    2d06:	99 1f       	adc	r25, r25
    2d08:	0a 94       	dec	r0
    2d0a:	e2 f7       	brpl	.-8      	; 0x2d04 <DIO_EnablePullup+0x246>
    2d0c:	84 2b       	or	r24, r20
    2d0e:	8c 93       	st	X, r24
    2d10:	0c c0       	rjmp	.+24     	; 0x2d2a <DIO_EnablePullup+0x26c>
												break;
											case DISABLE_PullUp:
												SET_BIT(SFIOR,PUD);
    2d12:	a0 e5       	ldi	r26, 0x50	; 80
    2d14:	b0 e0       	ldi	r27, 0x00	; 0
    2d16:	e0 e5       	ldi	r30, 0x50	; 80
    2d18:	f0 e0       	ldi	r31, 0x00	; 0
    2d1a:	80 81       	ld	r24, Z
    2d1c:	84 60       	ori	r24, 0x04	; 4
    2d1e:	8c 93       	st	X, r24
    2d20:	04 c0       	rjmp	.+8      	; 0x2d2a <DIO_EnablePullup+0x26c>
												break;
											default:
												return E_OK;
    2d22:	1e 86       	std	Y+14, r1	; 0x0e
    2d24:	04 c0       	rjmp	.+8      	; 0x2d2e <DIO_EnablePullup+0x270>
										}
									break;
									default:
									return E_OK;
    2d26:	1e 86       	std	Y+14, r1	; 0x0e
    2d28:	02 c0       	rjmp	.+4      	; 0x2d2e <DIO_EnablePullup+0x270>

				}
			}
		return E_NOK;
    2d2a:	31 e0       	ldi	r19, 0x01	; 1
    2d2c:	3e 87       	std	Y+14, r19	; 0x0e
    2d2e:	8e 85       	ldd	r24, Y+14	; 0x0e
	}
    2d30:	2e 96       	adiw	r28, 0x0e	; 14
    2d32:	0f b6       	in	r0, 0x3f	; 63
    2d34:	f8 94       	cli
    2d36:	de bf       	out	0x3e, r29	; 62
    2d38:	0f be       	out	0x3f, r0	; 63
    2d3a:	cd bf       	out	0x3d, r28	; 61
    2d3c:	cf 91       	pop	r28
    2d3e:	df 91       	pop	r29
    2d40:	08 95       	ret

00002d42 <ADC_Init>:
 * @param   	void 	:  		has no input paramater
 * @return  	void 	:		Return nothing
 */
 /*****************************************************************************************************/
STD_Return ADC_Init(ADC__State_t State)
{
    2d42:	df 93       	push	r29
    2d44:	cf 93       	push	r28
    2d46:	00 d0       	rcall	.+0      	; 0x2d48 <ADC_Init+0x6>
    2d48:	00 d0       	rcall	.+0      	; 0x2d4a <ADC_Init+0x8>
    2d4a:	cd b7       	in	r28, 0x3d	; 61
    2d4c:	de b7       	in	r29, 0x3e	; 62
    2d4e:	89 83       	std	Y+1, r24	; 0x01
	//Resolution Selection
	#if defined Resolution_8_Bit
	SET_BIT(ADMUX,ADLAR);
	#elif defined Resolution_10_Bit
	CLEAR_BIT(ADMUX,ADLAR);
    2d50:	a7 e2       	ldi	r26, 0x27	; 39
    2d52:	b0 e0       	ldi	r27, 0x00	; 0
    2d54:	e7 e2       	ldi	r30, 0x27	; 39
    2d56:	f0 e0       	ldi	r31, 0x00	; 0
    2d58:	80 81       	ld	r24, Z
    2d5a:	8f 7d       	andi	r24, 0xDF	; 223
    2d5c:	8c 93       	st	X, r24
	//Voltage Reference Selection
	#if defined AREF_Internal_VREF
	SET_BIT(ADMUX,REFS0);
	SET_BIT(ADMUX,REFS1);
	#elif defined AREF_External_VREF
	SET_BIT(ADMUX,REFS0);
    2d5e:	a7 e2       	ldi	r26, 0x27	; 39
    2d60:	b0 e0       	ldi	r27, 0x00	; 0
    2d62:	e7 e2       	ldi	r30, 0x27	; 39
    2d64:	f0 e0       	ldi	r31, 0x00	; 0
    2d66:	80 81       	ld	r24, Z
    2d68:	80 64       	ori	r24, 0x40	; 64
    2d6a:	8c 93       	st	X, r24
	CLEAR_BIT(ADMUX,REFS1);
    2d6c:	a7 e2       	ldi	r26, 0x27	; 39
    2d6e:	b0 e0       	ldi	r27, 0x00	; 0
    2d70:	e7 e2       	ldi	r30, 0x27	; 39
    2d72:	f0 e0       	ldi	r31, 0x00	; 0
    2d74:	80 81       	ld	r24, Z
    2d76:	8f 77       	andi	r24, 0x7F	; 127
    2d78:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS2);
	#elif defined ADC_Prescaler_64
		SET_BIT(ADCSRA,ADPS1);
		SET_BIT(ADCSRA,ADPS2);
	#elif defined ADC_Prescaler_128
		SET_BIT(ADCSRA,ADPS0);
    2d7a:	a6 e2       	ldi	r26, 0x26	; 38
    2d7c:	b0 e0       	ldi	r27, 0x00	; 0
    2d7e:	e6 e2       	ldi	r30, 0x26	; 38
    2d80:	f0 e0       	ldi	r31, 0x00	; 0
    2d82:	80 81       	ld	r24, Z
    2d84:	81 60       	ori	r24, 0x01	; 1
    2d86:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS1);
    2d88:	a6 e2       	ldi	r26, 0x26	; 38
    2d8a:	b0 e0       	ldi	r27, 0x00	; 0
    2d8c:	e6 e2       	ldi	r30, 0x26	; 38
    2d8e:	f0 e0       	ldi	r31, 0x00	; 0
    2d90:	80 81       	ld	r24, Z
    2d92:	82 60       	ori	r24, 0x02	; 2
    2d94:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS2);
    2d96:	a6 e2       	ldi	r26, 0x26	; 38
    2d98:	b0 e0       	ldi	r27, 0x00	; 0
    2d9a:	e6 e2       	ldi	r30, 0x26	; 38
    2d9c:	f0 e0       	ldi	r31, 0x00	; 0
    2d9e:	80 81       	ld	r24, Z
    2da0:	84 60       	ori	r24, 0x04	; 4
    2da2:	8c 93       	st	X, r24
	#endif
	switch (State)
    2da4:	89 81       	ldd	r24, Y+1	; 0x01
    2da6:	28 2f       	mov	r18, r24
    2da8:	30 e0       	ldi	r19, 0x00	; 0
    2daa:	3c 83       	std	Y+4, r19	; 0x04
    2dac:	2b 83       	std	Y+3, r18	; 0x03
    2dae:	8b 81       	ldd	r24, Y+3	; 0x03
    2db0:	9c 81       	ldd	r25, Y+4	; 0x04
    2db2:	00 97       	sbiw	r24, 0x00	; 0
    2db4:	31 f0       	breq	.+12     	; 0x2dc2 <ADC_Init+0x80>
    2db6:	2b 81       	ldd	r18, Y+3	; 0x03
    2db8:	3c 81       	ldd	r19, Y+4	; 0x04
    2dba:	21 30       	cpi	r18, 0x01	; 1
    2dbc:	31 05       	cpc	r19, r1
    2dbe:	49 f0       	breq	.+18     	; 0x2dd2 <ADC_Init+0x90>
    2dc0:	10 c0       	rjmp	.+32     	; 0x2de2 <ADC_Init+0xa0>
		{
			case ADC_ENABLE:
				SET_BIT(ADCSRA,ADEN);
    2dc2:	a6 e2       	ldi	r26, 0x26	; 38
    2dc4:	b0 e0       	ldi	r27, 0x00	; 0
    2dc6:	e6 e2       	ldi	r30, 0x26	; 38
    2dc8:	f0 e0       	ldi	r31, 0x00	; 0
    2dca:	80 81       	ld	r24, Z
    2dcc:	80 68       	ori	r24, 0x80	; 128
    2dce:	8c 93       	st	X, r24
    2dd0:	0a c0       	rjmp	.+20     	; 0x2de6 <ADC_Init+0xa4>
				break;
			case ADC_DISABLE:
				CLEAR_BIT(ADCSRA,ADEN);
    2dd2:	a6 e2       	ldi	r26, 0x26	; 38
    2dd4:	b0 e0       	ldi	r27, 0x00	; 0
    2dd6:	e6 e2       	ldi	r30, 0x26	; 38
    2dd8:	f0 e0       	ldi	r31, 0x00	; 0
    2dda:	80 81       	ld	r24, Z
    2ddc:	8f 77       	andi	r24, 0x7F	; 127
    2dde:	8c 93       	st	X, r24
    2de0:	02 c0       	rjmp	.+4      	; 0x2de6 <ADC_Init+0xa4>
				break;
			default:
				return E_OK;
    2de2:	1a 82       	std	Y+2, r1	; 0x02
    2de4:	02 c0       	rjmp	.+4      	; 0x2dea <ADC_Init+0xa8>
		}
		return E_NOK;
    2de6:	31 e0       	ldi	r19, 0x01	; 1
    2de8:	3a 83       	std	Y+2, r19	; 0x02
    2dea:	8a 81       	ldd	r24, Y+2	; 0x02

}
    2dec:	0f 90       	pop	r0
    2dee:	0f 90       	pop	r0
    2df0:	0f 90       	pop	r0
    2df2:	0f 90       	pop	r0
    2df4:	cf 91       	pop	r28
    2df6:	df 91       	pop	r29
    2df8:	08 95       	ret

00002dfa <ADC_SetInterrupt_Enable>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 */
STD_Return ADC_SetInterrupt_Enable(ADC_Interrupt_State_t State)
{
    2dfa:	df 93       	push	r29
    2dfc:	cf 93       	push	r28
    2dfe:	00 d0       	rcall	.+0      	; 0x2e00 <ADC_SetInterrupt_Enable+0x6>
    2e00:	00 d0       	rcall	.+0      	; 0x2e02 <ADC_SetInterrupt_Enable+0x8>
    2e02:	cd b7       	in	r28, 0x3d	; 61
    2e04:	de b7       	in	r29, 0x3e	; 62
    2e06:	89 83       	std	Y+1, r24	; 0x01
	switch (State)
    2e08:	89 81       	ldd	r24, Y+1	; 0x01
    2e0a:	28 2f       	mov	r18, r24
    2e0c:	30 e0       	ldi	r19, 0x00	; 0
    2e0e:	3c 83       	std	Y+4, r19	; 0x04
    2e10:	2b 83       	std	Y+3, r18	; 0x03
    2e12:	8b 81       	ldd	r24, Y+3	; 0x03
    2e14:	9c 81       	ldd	r25, Y+4	; 0x04
    2e16:	00 97       	sbiw	r24, 0x00	; 0
    2e18:	31 f0       	breq	.+12     	; 0x2e26 <ADC_SetInterrupt_Enable+0x2c>
    2e1a:	2b 81       	ldd	r18, Y+3	; 0x03
    2e1c:	3c 81       	ldd	r19, Y+4	; 0x04
    2e1e:	21 30       	cpi	r18, 0x01	; 1
    2e20:	31 05       	cpc	r19, r1
    2e22:	49 f0       	breq	.+18     	; 0x2e36 <ADC_SetInterrupt_Enable+0x3c>
    2e24:	10 c0       	rjmp	.+32     	; 0x2e46 <ADC_SetInterrupt_Enable+0x4c>
	{
		case ADC_Interrupt_ENABLE:
			SET_BIT(ADCSRA,ADIE);
    2e26:	a6 e2       	ldi	r26, 0x26	; 38
    2e28:	b0 e0       	ldi	r27, 0x00	; 0
    2e2a:	e6 e2       	ldi	r30, 0x26	; 38
    2e2c:	f0 e0       	ldi	r31, 0x00	; 0
    2e2e:	80 81       	ld	r24, Z
    2e30:	88 60       	ori	r24, 0x08	; 8
    2e32:	8c 93       	st	X, r24
    2e34:	0a c0       	rjmp	.+20     	; 0x2e4a <ADC_SetInterrupt_Enable+0x50>
			break;
		case ADC_Interrupt_DISABLE:
			CLEAR_BIT(ADCSRA,ADIE);
    2e36:	a6 e2       	ldi	r26, 0x26	; 38
    2e38:	b0 e0       	ldi	r27, 0x00	; 0
    2e3a:	e6 e2       	ldi	r30, 0x26	; 38
    2e3c:	f0 e0       	ldi	r31, 0x00	; 0
    2e3e:	80 81       	ld	r24, Z
    2e40:	87 7f       	andi	r24, 0xF7	; 247
    2e42:	8c 93       	st	X, r24
    2e44:	02 c0       	rjmp	.+4      	; 0x2e4a <ADC_SetInterrupt_Enable+0x50>
			break;
		default:
			return E_OK;
    2e46:	1a 82       	std	Y+2, r1	; 0x02
    2e48:	02 c0       	rjmp	.+4      	; 0x2e4e <ADC_SetInterrupt_Enable+0x54>
	}
	return E_NOK;
    2e4a:	31 e0       	ldi	r19, 0x01	; 1
    2e4c:	3a 83       	std	Y+2, r19	; 0x02
    2e4e:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2e50:	0f 90       	pop	r0
    2e52:	0f 90       	pop	r0
    2e54:	0f 90       	pop	r0
    2e56:	0f 90       	pop	r0
    2e58:	cf 91       	pop	r28
    2e5a:	df 91       	pop	r29
    2e5c:	08 95       	ret

00002e5e <ADC_Start_conversion>:
 * @return STD_Return	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return ADC_Start_conversion(u8 channel)
{
    2e5e:	df 93       	push	r29
    2e60:	cf 93       	push	r28
    2e62:	00 d0       	rcall	.+0      	; 0x2e64 <ADC_Start_conversion+0x6>
    2e64:	cd b7       	in	r28, 0x3d	; 61
    2e66:	de b7       	in	r29, 0x3e	; 62
    2e68:	89 83       	std	Y+1, r24	; 0x01
	if (channel>MaxPinNum)
    2e6a:	89 81       	ldd	r24, Y+1	; 0x01
    2e6c:	88 30       	cpi	r24, 0x08	; 8
    2e6e:	10 f0       	brcs	.+4      	; 0x2e74 <ADC_Start_conversion+0x16>
	{
		return E_OK;
    2e70:	1a 82       	std	Y+2, r1	; 0x02
    2e72:	25 c0       	rjmp	.+74     	; 0x2ebe <ADC_Start_conversion+0x60>
	}
	else
	{

			//Mask for non used bits of the 8 bits of the Regsiter
			ADMUX &= Unselected_Channel_MASK;
    2e74:	a7 e2       	ldi	r26, 0x27	; 39
    2e76:	b0 e0       	ldi	r27, 0x00	; 0
    2e78:	e7 e2       	ldi	r30, 0x27	; 39
    2e7a:	f0 e0       	ldi	r31, 0x00	; 0
    2e7c:	80 81       	ld	r24, Z
    2e7e:	88 7f       	andi	r24, 0xF8	; 248
    2e80:	8c 93       	st	X, r24

			//Mask for the usage 3 bits of the 8 bits
			ADMUX |= channel;
    2e82:	a7 e2       	ldi	r26, 0x27	; 39
    2e84:	b0 e0       	ldi	r27, 0x00	; 0
    2e86:	e7 e2       	ldi	r30, 0x27	; 39
    2e88:	f0 e0       	ldi	r31, 0x00	; 0
    2e8a:	90 81       	ld	r25, Z
    2e8c:	89 81       	ldd	r24, Y+1	; 0x01
    2e8e:	89 2b       	or	r24, r25
    2e90:	8c 93       	st	X, r24

			//Set the AdcStartConversion
			SET_BIT(ADCSRA,ADSC);
    2e92:	a6 e2       	ldi	r26, 0x26	; 38
    2e94:	b0 e0       	ldi	r27, 0x00	; 0
    2e96:	e6 e2       	ldi	r30, 0x26	; 38
    2e98:	f0 e0       	ldi	r31, 0x00	; 0
    2e9a:	80 81       	ld	r24, Z
    2e9c:	80 64       	ori	r24, 0x40	; 64
    2e9e:	8c 93       	st	X, r24
		while(GET_BIT(ADCSRA,ADSC) == 1);
    2ea0:	e6 e2       	ldi	r30, 0x26	; 38
    2ea2:	f0 e0       	ldi	r31, 0x00	; 0
    2ea4:	80 81       	ld	r24, Z
    2ea6:	82 95       	swap	r24
    2ea8:	86 95       	lsr	r24
    2eaa:	86 95       	lsr	r24
    2eac:	83 70       	andi	r24, 0x03	; 3
    2eae:	88 2f       	mov	r24, r24
    2eb0:	90 e0       	ldi	r25, 0x00	; 0
    2eb2:	81 70       	andi	r24, 0x01	; 1
    2eb4:	90 70       	andi	r25, 0x00	; 0
    2eb6:	88 23       	and	r24, r24
    2eb8:	99 f7       	brne	.-26     	; 0x2ea0 <ADC_Start_conversion+0x42>
		 //Wait conversion to finish
	}
	return E_NOK;
    2eba:	81 e0       	ldi	r24, 0x01	; 1
    2ebc:	8a 83       	std	Y+2, r24	; 0x02
    2ebe:	8a 81       	ldd	r24, Y+2	; 0x02
}
    2ec0:	0f 90       	pop	r0
    2ec2:	0f 90       	pop	r0
    2ec4:	cf 91       	pop	r28
    2ec6:	df 91       	pop	r29
    2ec8:	08 95       	ret

00002eca <ADC_Get_Value>:
 * @return STD_Return 	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return ADC_Get_Value(u16 *AdcResult)
{
    2eca:	df 93       	push	r29
    2ecc:	cf 93       	push	r28
    2ece:	00 d0       	rcall	.+0      	; 0x2ed0 <ADC_Get_Value+0x6>
    2ed0:	00 d0       	rcall	.+0      	; 0x2ed2 <ADC_Get_Value+0x8>
    2ed2:	cd b7       	in	r28, 0x3d	; 61
    2ed4:	de b7       	in	r29, 0x3e	; 62
    2ed6:	9c 83       	std	Y+4, r25	; 0x04
    2ed8:	8b 83       	std	Y+3, r24	; 0x03
		u16 AdcResult_Temp=0;
    2eda:	1a 82       	std	Y+2, r1	; 0x02
    2edc:	19 82       	std	Y+1, r1	; 0x01
	#if defined Resolution_8_Bit
		*AdcResult=ADCH;
	#elif defined Resolution_10_Bit
		AdcResult_Temp= ADCL + (ADCH<<8); //Get the values of the two ADC registers
    2ede:	e4 e2       	ldi	r30, 0x24	; 36
    2ee0:	f0 e0       	ldi	r31, 0x00	; 0
    2ee2:	80 81       	ld	r24, Z
    2ee4:	28 2f       	mov	r18, r24
    2ee6:	30 e0       	ldi	r19, 0x00	; 0
    2ee8:	e5 e2       	ldi	r30, 0x25	; 37
    2eea:	f0 e0       	ldi	r31, 0x00	; 0
    2eec:	80 81       	ld	r24, Z
    2eee:	88 2f       	mov	r24, r24
    2ef0:	90 e0       	ldi	r25, 0x00	; 0
    2ef2:	98 2f       	mov	r25, r24
    2ef4:	88 27       	eor	r24, r24
    2ef6:	82 0f       	add	r24, r18
    2ef8:	93 1f       	adc	r25, r19
    2efa:	9a 83       	std	Y+2, r25	; 0x02
    2efc:	89 83       	std	Y+1, r24	; 0x01
		*AdcResult = (AdcResult_Temp & Resolution_10Bit_MASK);//Mask higher bits in ADCH and read only the 10 bits for the ADC
    2efe:	89 81       	ldd	r24, Y+1	; 0x01
    2f00:	9a 81       	ldd	r25, Y+2	; 0x02
    2f02:	93 70       	andi	r25, 0x03	; 3
    2f04:	eb 81       	ldd	r30, Y+3	; 0x03
    2f06:	fc 81       	ldd	r31, Y+4	; 0x04
    2f08:	91 83       	std	Z+1, r25	; 0x01
    2f0a:	80 83       	st	Z, r24
	#endif
		return E_NOK;
    2f0c:	81 e0       	ldi	r24, 0x01	; 1
}
    2f0e:	0f 90       	pop	r0
    2f10:	0f 90       	pop	r0
    2f12:	0f 90       	pop	r0
    2f14:	0f 90       	pop	r0
    2f16:	cf 91       	pop	r28
    2f18:	df 91       	pop	r29
    2f1a:	08 95       	ret

00002f1c <ADC_Read_Value>:
 * @return STD_Return 	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return ADC_Read_Value(u8 channel,u16 *AdcValue)
{
    2f1c:	df 93       	push	r29
    2f1e:	cf 93       	push	r28
    2f20:	00 d0       	rcall	.+0      	; 0x2f22 <ADC_Read_Value+0x6>
    2f22:	00 d0       	rcall	.+0      	; 0x2f24 <ADC_Read_Value+0x8>
    2f24:	00 d0       	rcall	.+0      	; 0x2f26 <ADC_Read_Value+0xa>
    2f26:	cd b7       	in	r28, 0x3d	; 61
    2f28:	de b7       	in	r29, 0x3e	; 62
    2f2a:	8b 83       	std	Y+3, r24	; 0x03
    2f2c:	7d 83       	std	Y+5, r23	; 0x05
    2f2e:	6c 83       	std	Y+4, r22	; 0x04
	u16 AdcValue_Temp=0;
    2f30:	1a 82       	std	Y+2, r1	; 0x02
    2f32:	19 82       	std	Y+1, r1	; 0x01
	if (channel>MaxPinNum)
    2f34:	8b 81       	ldd	r24, Y+3	; 0x03
    2f36:	88 30       	cpi	r24, 0x08	; 8
    2f38:	c0 f0       	brcs	.+48     	; 0x2f6a <ADC_Read_Value+0x4e>
		{
			return E_OK;
    2f3a:	1e 82       	std	Y+6, r1	; 0x06
    2f3c:	3c c0       	rjmp	.+120    	; 0x2fb6 <ADC_Read_Value+0x9a>
			 // combine between start conversion and get value

			while(GET_BIT(ADCSRA,ADSC) == 1)
			{
				//Mask for non used bits of the 8 bits of the Regsiter
				ADMUX &= Unselected_Channel_MASK;
    2f3e:	a7 e2       	ldi	r26, 0x27	; 39
    2f40:	b0 e0       	ldi	r27, 0x00	; 0
    2f42:	e7 e2       	ldi	r30, 0x27	; 39
    2f44:	f0 e0       	ldi	r31, 0x00	; 0
    2f46:	80 81       	ld	r24, Z
    2f48:	88 7f       	andi	r24, 0xF8	; 248
    2f4a:	8c 93       	st	X, r24

				//Mask for the usage 3 bits of the 8 bits
				ADMUX |= channel;
    2f4c:	a7 e2       	ldi	r26, 0x27	; 39
    2f4e:	b0 e0       	ldi	r27, 0x00	; 0
    2f50:	e7 e2       	ldi	r30, 0x27	; 39
    2f52:	f0 e0       	ldi	r31, 0x00	; 0
    2f54:	90 81       	ld	r25, Z
    2f56:	8b 81       	ldd	r24, Y+3	; 0x03
    2f58:	89 2b       	or	r24, r25
    2f5a:	8c 93       	st	X, r24

				//Set the AdcStartConversion
				SET_BIT(ADCSRA,ADSC);
    2f5c:	a6 e2       	ldi	r26, 0x26	; 38
    2f5e:	b0 e0       	ldi	r27, 0x00	; 0
    2f60:	e6 e2       	ldi	r30, 0x26	; 38
    2f62:	f0 e0       	ldi	r31, 0x00	; 0
    2f64:	80 81       	ld	r24, Z
    2f66:	80 64       	ori	r24, 0x40	; 64
    2f68:	8c 93       	st	X, r24
		}
		else
		{
			 // combine between start conversion and get value

			while(GET_BIT(ADCSRA,ADSC) == 1)
    2f6a:	e6 e2       	ldi	r30, 0x26	; 38
    2f6c:	f0 e0       	ldi	r31, 0x00	; 0
    2f6e:	80 81       	ld	r24, Z
    2f70:	82 95       	swap	r24
    2f72:	86 95       	lsr	r24
    2f74:	86 95       	lsr	r24
    2f76:	83 70       	andi	r24, 0x03	; 3
    2f78:	88 2f       	mov	r24, r24
    2f7a:	90 e0       	ldi	r25, 0x00	; 0
    2f7c:	81 70       	andi	r24, 0x01	; 1
    2f7e:	90 70       	andi	r25, 0x00	; 0
    2f80:	88 23       	and	r24, r24
    2f82:	e9 f6       	brne	.-70     	; 0x2f3e <ADC_Read_Value+0x22>
			//return the read value

			#if defined Resolution_8_Bit
				*AdcValue=ADCH;
			#elif defined Resolution_10_Bit
				AdcValue_Temp= ADCL + (ADCH<<8); //Get the values of the two ADC registers
    2f84:	e4 e2       	ldi	r30, 0x24	; 36
    2f86:	f0 e0       	ldi	r31, 0x00	; 0
    2f88:	80 81       	ld	r24, Z
    2f8a:	28 2f       	mov	r18, r24
    2f8c:	30 e0       	ldi	r19, 0x00	; 0
    2f8e:	e5 e2       	ldi	r30, 0x25	; 37
    2f90:	f0 e0       	ldi	r31, 0x00	; 0
    2f92:	80 81       	ld	r24, Z
    2f94:	88 2f       	mov	r24, r24
    2f96:	90 e0       	ldi	r25, 0x00	; 0
    2f98:	98 2f       	mov	r25, r24
    2f9a:	88 27       	eor	r24, r24
    2f9c:	82 0f       	add	r24, r18
    2f9e:	93 1f       	adc	r25, r19
    2fa0:	9a 83       	std	Y+2, r25	; 0x02
    2fa2:	89 83       	std	Y+1, r24	; 0x01
				*AdcValue = (AdcValue_Temp & Resolution_10Bit_MASK); //Mask higher bits in ADCH and read only the 10 bits for the ADC
    2fa4:	89 81       	ldd	r24, Y+1	; 0x01
    2fa6:	9a 81       	ldd	r25, Y+2	; 0x02
    2fa8:	93 70       	andi	r25, 0x03	; 3
    2faa:	ec 81       	ldd	r30, Y+4	; 0x04
    2fac:	fd 81       	ldd	r31, Y+5	; 0x05
    2fae:	91 83       	std	Z+1, r25	; 0x01
    2fb0:	80 83       	st	Z, r24
			#endif
		}
	return E_NOK;
    2fb2:	81 e0       	ldi	r24, 0x01	; 1
    2fb4:	8e 83       	std	Y+6, r24	; 0x06
    2fb6:	8e 81       	ldd	r24, Y+6	; 0x06
}
    2fb8:	26 96       	adiw	r28, 0x06	; 6
    2fba:	0f b6       	in	r0, 0x3f	; 63
    2fbc:	f8 94       	cli
    2fbe:	de bf       	out	0x3e, r29	; 62
    2fc0:	0f be       	out	0x3f, r0	; 63
    2fc2:	cd bf       	out	0x3d, r28	; 61
    2fc4:	cf 91       	pop	r28
    2fc6:	df 91       	pop	r29
    2fc8:	08 95       	ret

00002fca <ADC_ReadVolt>:
 * @return STD_Return 	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return ADC_ReadVolt (u8 channel,f32 *AdcVolt)
	{
    2fca:	df 93       	push	r29
    2fcc:	cf 93       	push	r28
    2fce:	00 d0       	rcall	.+0      	; 0x2fd0 <ADC_ReadVolt+0x6>
    2fd0:	00 d0       	rcall	.+0      	; 0x2fd2 <ADC_ReadVolt+0x8>
    2fd2:	00 d0       	rcall	.+0      	; 0x2fd4 <ADC_ReadVolt+0xa>
    2fd4:	cd b7       	in	r28, 0x3d	; 61
    2fd6:	de b7       	in	r29, 0x3e	; 62
    2fd8:	8b 83       	std	Y+3, r24	; 0x03
    2fda:	7d 83       	std	Y+5, r23	; 0x05
    2fdc:	6c 83       	std	Y+4, r22	; 0x04
		u16 AdcValue_Temp=0;
    2fde:	1a 82       	std	Y+2, r1	; 0x02
    2fe0:	19 82       	std	Y+1, r1	; 0x01
		if(channel>MaxPinNum)
    2fe2:	8b 81       	ldd	r24, Y+3	; 0x03
    2fe4:	88 30       	cpi	r24, 0x08	; 8
    2fe6:	10 f0       	brcs	.+4      	; 0x2fec <ADC_ReadVolt+0x22>
			{
				return E_OK;
    2fe8:	1e 82       	std	Y+6, r1	; 0x06
    2fea:	2e c0       	rjmp	.+92     	; 0x3048 <ADC_ReadVolt+0x7e>
			}
		else
			{
				ADC_Read_Value(channel,&AdcValue_Temp);
    2fec:	8b 81       	ldd	r24, Y+3	; 0x03
    2fee:	9e 01       	movw	r18, r28
    2ff0:	2f 5f       	subi	r18, 0xFF	; 255
    2ff2:	3f 4f       	sbci	r19, 0xFF	; 255
    2ff4:	b9 01       	movw	r22, r18
    2ff6:	0e 94 8e 17 	call	0x2f1c	; 0x2f1c <ADC_Read_Value>
				*AdcVolt= (((f32)AdcValue_Temp)*((f32)VREF))/((f32)(ADC_MAX));
    2ffa:	89 81       	ldd	r24, Y+1	; 0x01
    2ffc:	9a 81       	ldd	r25, Y+2	; 0x02
    2ffe:	cc 01       	movw	r24, r24
    3000:	a0 e0       	ldi	r26, 0x00	; 0
    3002:	b0 e0       	ldi	r27, 0x00	; 0
    3004:	bc 01       	movw	r22, r24
    3006:	cd 01       	movw	r24, r26
    3008:	0e 94 07 05 	call	0xa0e	; 0xa0e <__floatunsisf>
    300c:	dc 01       	movw	r26, r24
    300e:	cb 01       	movw	r24, r22
    3010:	bc 01       	movw	r22, r24
    3012:	cd 01       	movw	r24, r26
    3014:	20 e0       	ldi	r18, 0x00	; 0
    3016:	30 e0       	ldi	r19, 0x00	; 0
    3018:	40 ea       	ldi	r20, 0xA0	; 160
    301a:	50 e4       	ldi	r21, 0x40	; 64
    301c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3020:	dc 01       	movw	r26, r24
    3022:	cb 01       	movw	r24, r22
    3024:	bc 01       	movw	r22, r24
    3026:	cd 01       	movw	r24, r26
    3028:	20 e0       	ldi	r18, 0x00	; 0
    302a:	30 e0       	ldi	r19, 0x00	; 0
    302c:	40 e8       	ldi	r20, 0x80	; 128
    302e:	54 e4       	ldi	r21, 0x44	; 68
    3030:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3034:	dc 01       	movw	r26, r24
    3036:	cb 01       	movw	r24, r22
    3038:	ec 81       	ldd	r30, Y+4	; 0x04
    303a:	fd 81       	ldd	r31, Y+5	; 0x05
    303c:	80 83       	st	Z, r24
    303e:	91 83       	std	Z+1, r25	; 0x01
    3040:	a2 83       	std	Z+2, r26	; 0x02
    3042:	b3 83       	std	Z+3, r27	; 0x03
			}
		return E_NOK;
    3044:	81 e0       	ldi	r24, 0x01	; 1
    3046:	8e 83       	std	Y+6, r24	; 0x06
    3048:	8e 81       	ldd	r24, Y+6	; 0x06
	}
    304a:	26 96       	adiw	r28, 0x06	; 6
    304c:	0f b6       	in	r0, 0x3f	; 63
    304e:	f8 94       	cli
    3050:	de bf       	out	0x3e, r29	; 62
    3052:	0f be       	out	0x3f, r0	; 63
    3054:	cd bf       	out	0x3d, r28	; 61
    3056:	cf 91       	pop	r28
    3058:	df 91       	pop	r29
    305a:	08 95       	ret

0000305c <ADC_CallBack>:
 * 
 * @param func_ptr 		 :		pointer to function that points to the user/ External function
 * @return void			 : 		return nothing
 **/
void ADC_CallBack(void (*func_ptr)(void))
	{
    305c:	df 93       	push	r29
    305e:	cf 93       	push	r28
    3060:	00 d0       	rcall	.+0      	; 0x3062 <ADC_CallBack+0x6>
    3062:	cd b7       	in	r28, 0x3d	; 61
    3064:	de b7       	in	r29, 0x3e	; 62
    3066:	9a 83       	std	Y+2, r25	; 0x02
    3068:	89 83       	std	Y+1, r24	; 0x01
		User_Function = func_ptr;
    306a:	89 81       	ldd	r24, Y+1	; 0x01
    306c:	9a 81       	ldd	r25, Y+2	; 0x02
    306e:	90 93 9f 01 	sts	0x019F, r25
    3072:	80 93 9e 01 	sts	0x019E, r24
	}
    3076:	0f 90       	pop	r0
    3078:	0f 90       	pop	r0
    307a:	cf 91       	pop	r28
    307c:	df 91       	pop	r29
    307e:	08 95       	ret

00003080 <__vector_16>:
/*********************************ISR ADC Vector******************************************************/
ISR(ADC_Vect)
{
    3080:	1f 92       	push	r1
    3082:	0f 92       	push	r0
    3084:	0f b6       	in	r0, 0x3f	; 63
    3086:	0f 92       	push	r0
    3088:	11 24       	eor	r1, r1
    308a:	2f 93       	push	r18
    308c:	3f 93       	push	r19
    308e:	4f 93       	push	r20
    3090:	5f 93       	push	r21
    3092:	6f 93       	push	r22
    3094:	7f 93       	push	r23
    3096:	8f 93       	push	r24
    3098:	9f 93       	push	r25
    309a:	af 93       	push	r26
    309c:	bf 93       	push	r27
    309e:	ef 93       	push	r30
    30a0:	ff 93       	push	r31
    30a2:	df 93       	push	r29
    30a4:	cf 93       	push	r28
    30a6:	cd b7       	in	r28, 0x3d	; 61
    30a8:	de b7       	in	r29, 0x3e	; 62
	(*User_Function)();
    30aa:	e0 91 9e 01 	lds	r30, 0x019E
    30ae:	f0 91 9f 01 	lds	r31, 0x019F
    30b2:	09 95       	icall
}
    30b4:	cf 91       	pop	r28
    30b6:	df 91       	pop	r29
    30b8:	ff 91       	pop	r31
    30ba:	ef 91       	pop	r30
    30bc:	bf 91       	pop	r27
    30be:	af 91       	pop	r26
    30c0:	9f 91       	pop	r25
    30c2:	8f 91       	pop	r24
    30c4:	7f 91       	pop	r23
    30c6:	6f 91       	pop	r22
    30c8:	5f 91       	pop	r21
    30ca:	4f 91       	pop	r20
    30cc:	3f 91       	pop	r19
    30ce:	2f 91       	pop	r18
    30d0:	0f 90       	pop	r0
    30d2:	0f be       	out	0x3f, r0	; 63
    30d4:	0f 90       	pop	r0
    30d6:	1f 90       	pop	r1
    30d8:	18 95       	reti

000030da <TimingSelection>:
 * @param TYPE 						: takes the sevensegment types CommonAnode/CommonCathode
 * @param Time 						: take which time will activated Sec01/Sec10/Min01/Min10			
 * @return STD_Return 
 */
STD_Return TimingSelection(u8 StopWatch_ControlPort,SevenSegment_Type_t TYPE,SevenSegment_Sel_t Time)
{
    30da:	df 93       	push	r29
    30dc:	cf 93       	push	r28
    30de:	cd b7       	in	r28, 0x3d	; 61
    30e0:	de b7       	in	r29, 0x3e	; 62
    30e2:	2a 97       	sbiw	r28, 0x0a	; 10
    30e4:	0f b6       	in	r0, 0x3f	; 63
    30e6:	f8 94       	cli
    30e8:	de bf       	out	0x3e, r29	; 62
    30ea:	0f be       	out	0x3f, r0	; 63
    30ec:	cd bf       	out	0x3d, r28	; 61
    30ee:	89 83       	std	Y+1, r24	; 0x01
    30f0:	6a 83       	std	Y+2, r22	; 0x02
    30f2:	4b 83       	std	Y+3, r20	; 0x03
	#ifdef StopWatch_ControlPort_A
	switch(TYPE)
    30f4:	8a 81       	ldd	r24, Y+2	; 0x02
    30f6:	28 2f       	mov	r18, r24
    30f8:	30 e0       	ldi	r19, 0x00	; 0
    30fa:	3a 87       	std	Y+10, r19	; 0x0a
    30fc:	29 87       	std	Y+9, r18	; 0x09
    30fe:	89 85       	ldd	r24, Y+9	; 0x09
    3100:	9a 85       	ldd	r25, Y+10	; 0x0a
    3102:	00 97       	sbiw	r24, 0x00	; 0
    3104:	39 f0       	breq	.+14     	; 0x3114 <TimingSelection+0x3a>
    3106:	29 85       	ldd	r18, Y+9	; 0x09
    3108:	3a 85       	ldd	r19, Y+10	; 0x0a
    310a:	21 30       	cpi	r18, 0x01	; 1
    310c:	31 05       	cpc	r19, r1
    310e:	09 f4       	brne	.+2      	; 0x3112 <TimingSelection+0x38>
    3110:	77 c0       	rjmp	.+238    	; 0x3200 <TimingSelection+0x126>
    3112:	ec c0       	rjmp	.+472    	; 0x32ec <TimingSelection+0x212>
	{
		case CommonCathod:
			switch(Time)
    3114:	8b 81       	ldd	r24, Y+3	; 0x03
    3116:	28 2f       	mov	r18, r24
    3118:	30 e0       	ldi	r19, 0x00	; 0
    311a:	38 87       	std	Y+8, r19	; 0x08
    311c:	2f 83       	std	Y+7, r18	; 0x07
    311e:	8f 81       	ldd	r24, Y+7	; 0x07
    3120:	98 85       	ldd	r25, Y+8	; 0x08
    3122:	81 30       	cpi	r24, 0x01	; 1
    3124:	91 05       	cpc	r25, r1
    3126:	59 f1       	breq	.+86     	; 0x317e <TimingSelection+0xa4>
    3128:	2f 81       	ldd	r18, Y+7	; 0x07
    312a:	38 85       	ldd	r19, Y+8	; 0x08
    312c:	22 30       	cpi	r18, 0x02	; 2
    312e:	31 05       	cpc	r19, r1
    3130:	2c f4       	brge	.+10     	; 0x313c <TimingSelection+0x62>
    3132:	8f 81       	ldd	r24, Y+7	; 0x07
    3134:	98 85       	ldd	r25, Y+8	; 0x08
    3136:	00 97       	sbiw	r24, 0x00	; 0
    3138:	69 f0       	breq	.+26     	; 0x3154 <TimingSelection+0x7a>
    313a:	60 c0       	rjmp	.+192    	; 0x31fc <TimingSelection+0x122>
    313c:	2f 81       	ldd	r18, Y+7	; 0x07
    313e:	38 85       	ldd	r19, Y+8	; 0x08
    3140:	22 30       	cpi	r18, 0x02	; 2
    3142:	31 05       	cpc	r19, r1
    3144:	89 f1       	breq	.+98     	; 0x31a8 <TimingSelection+0xce>
    3146:	8f 81       	ldd	r24, Y+7	; 0x07
    3148:	98 85       	ldd	r25, Y+8	; 0x08
    314a:	83 30       	cpi	r24, 0x03	; 3
    314c:	91 05       	cpc	r25, r1
    314e:	09 f4       	brne	.+2      	; 0x3152 <TimingSelection+0x78>
    3150:	40 c0       	rjmp	.+128    	; 0x31d2 <TimingSelection+0xf8>
    3152:	54 c0       	rjmp	.+168    	; 0x31fc <TimingSelection+0x122>
				{
					case Sec01:
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_0,DIO_OUTPUT);
    3154:	80 e0       	ldi	r24, 0x00	; 0
    3156:	60 e0       	ldi	r22, 0x00	; 0
    3158:	41 e0       	ldi	r20, 0x01	; 1
    315a:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_1,DIO_OUTPUT);
    315e:	80 e0       	ldi	r24, 0x00	; 0
    3160:	61 e0       	ldi	r22, 0x01	; 1
    3162:	41 e0       	ldi	r20, 0x01	; 1
    3164:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_0,DIO_HIGH);
    3168:	80 e0       	ldi	r24, 0x00	; 0
    316a:	60 e0       	ldi	r22, 0x00	; 0
    316c:	41 e0       	ldi	r20, 0x01	; 1
    316e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_1,DIO_HIGH);
    3172:	80 e0       	ldi	r24, 0x00	; 0
    3174:	61 e0       	ldi	r22, 0x01	; 1
    3176:	41 e0       	ldi	r20, 0x01	; 1
    3178:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    317c:	b9 c0       	rjmp	.+370    	; 0x32f0 <TimingSelection+0x216>
						break;
					case Sec10:
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_0,DIO_OUTPUT);
    317e:	80 e0       	ldi	r24, 0x00	; 0
    3180:	60 e0       	ldi	r22, 0x00	; 0
    3182:	41 e0       	ldi	r20, 0x01	; 1
    3184:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_1,DIO_OUTPUT);
    3188:	80 e0       	ldi	r24, 0x00	; 0
    318a:	61 e0       	ldi	r22, 0x01	; 1
    318c:	41 e0       	ldi	r20, 0x01	; 1
    318e:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_0,DIO_LOW);
    3192:	80 e0       	ldi	r24, 0x00	; 0
    3194:	60 e0       	ldi	r22, 0x00	; 0
    3196:	40 e0       	ldi	r20, 0x00	; 0
    3198:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_1,DIO_HIGH);
    319c:	80 e0       	ldi	r24, 0x00	; 0
    319e:	61 e0       	ldi	r22, 0x01	; 1
    31a0:	41 e0       	ldi	r20, 0x01	; 1
    31a2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    31a6:	a4 c0       	rjmp	.+328    	; 0x32f0 <TimingSelection+0x216>
						break;
					case Min01:
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_0,DIO_OUTPUT);
    31a8:	80 e0       	ldi	r24, 0x00	; 0
    31aa:	60 e0       	ldi	r22, 0x00	; 0
    31ac:	41 e0       	ldi	r20, 0x01	; 1
    31ae:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_1,DIO_OUTPUT);
    31b2:	80 e0       	ldi	r24, 0x00	; 0
    31b4:	61 e0       	ldi	r22, 0x01	; 1
    31b6:	41 e0       	ldi	r20, 0x01	; 1
    31b8:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_0,DIO_HIGH);
    31bc:	80 e0       	ldi	r24, 0x00	; 0
    31be:	60 e0       	ldi	r22, 0x00	; 0
    31c0:	41 e0       	ldi	r20, 0x01	; 1
    31c2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_1,DIO_LOW);
    31c6:	80 e0       	ldi	r24, 0x00	; 0
    31c8:	61 e0       	ldi	r22, 0x01	; 1
    31ca:	40 e0       	ldi	r20, 0x00	; 0
    31cc:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    31d0:	8f c0       	rjmp	.+286    	; 0x32f0 <TimingSelection+0x216>
						break;
					case Min10:
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_0,DIO_OUTPUT);
    31d2:	80 e0       	ldi	r24, 0x00	; 0
    31d4:	60 e0       	ldi	r22, 0x00	; 0
    31d6:	41 e0       	ldi	r20, 0x01	; 1
    31d8:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_1,DIO_OUTPUT);
    31dc:	80 e0       	ldi	r24, 0x00	; 0
    31de:	61 e0       	ldi	r22, 0x01	; 1
    31e0:	41 e0       	ldi	r20, 0x01	; 1
    31e2:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_0,DIO_LOW);
    31e6:	80 e0       	ldi	r24, 0x00	; 0
    31e8:	60 e0       	ldi	r22, 0x00	; 0
    31ea:	40 e0       	ldi	r20, 0x00	; 0
    31ec:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_1,DIO_LOW);
    31f0:	80 e0       	ldi	r24, 0x00	; 0
    31f2:	61 e0       	ldi	r22, 0x01	; 1
    31f4:	40 e0       	ldi	r20, 0x00	; 0
    31f6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    31fa:	7a c0       	rjmp	.+244    	; 0x32f0 <TimingSelection+0x216>
						break;
					default: return E_OK;
    31fc:	1e 82       	std	Y+6, r1	; 0x06
    31fe:	7a c0       	rjmp	.+244    	; 0x32f4 <TimingSelection+0x21a>
				}
		break;
		case CommonAnode:
			switch(Time)
    3200:	8b 81       	ldd	r24, Y+3	; 0x03
    3202:	28 2f       	mov	r18, r24
    3204:	30 e0       	ldi	r19, 0x00	; 0
    3206:	3d 83       	std	Y+5, r19	; 0x05
    3208:	2c 83       	std	Y+4, r18	; 0x04
    320a:	8c 81       	ldd	r24, Y+4	; 0x04
    320c:	9d 81       	ldd	r25, Y+5	; 0x05
    320e:	81 30       	cpi	r24, 0x01	; 1
    3210:	91 05       	cpc	r25, r1
    3212:	59 f1       	breq	.+86     	; 0x326a <TimingSelection+0x190>
    3214:	2c 81       	ldd	r18, Y+4	; 0x04
    3216:	3d 81       	ldd	r19, Y+5	; 0x05
    3218:	22 30       	cpi	r18, 0x02	; 2
    321a:	31 05       	cpc	r19, r1
    321c:	2c f4       	brge	.+10     	; 0x3228 <TimingSelection+0x14e>
    321e:	8c 81       	ldd	r24, Y+4	; 0x04
    3220:	9d 81       	ldd	r25, Y+5	; 0x05
    3222:	00 97       	sbiw	r24, 0x00	; 0
    3224:	69 f0       	breq	.+26     	; 0x3240 <TimingSelection+0x166>
    3226:	60 c0       	rjmp	.+192    	; 0x32e8 <TimingSelection+0x20e>
    3228:	2c 81       	ldd	r18, Y+4	; 0x04
    322a:	3d 81       	ldd	r19, Y+5	; 0x05
    322c:	22 30       	cpi	r18, 0x02	; 2
    322e:	31 05       	cpc	r19, r1
    3230:	89 f1       	breq	.+98     	; 0x3294 <TimingSelection+0x1ba>
    3232:	8c 81       	ldd	r24, Y+4	; 0x04
    3234:	9d 81       	ldd	r25, Y+5	; 0x05
    3236:	83 30       	cpi	r24, 0x03	; 3
    3238:	91 05       	cpc	r25, r1
    323a:	09 f4       	brne	.+2      	; 0x323e <TimingSelection+0x164>
    323c:	40 c0       	rjmp	.+128    	; 0x32be <TimingSelection+0x1e4>
    323e:	54 c0       	rjmp	.+168    	; 0x32e8 <TimingSelection+0x20e>
				{
					case Sec01:
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_0,DIO_OUTPUT);
    3240:	80 e0       	ldi	r24, 0x00	; 0
    3242:	60 e0       	ldi	r22, 0x00	; 0
    3244:	41 e0       	ldi	r20, 0x01	; 1
    3246:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_1,DIO_OUTPUT);
    324a:	80 e0       	ldi	r24, 0x00	; 0
    324c:	61 e0       	ldi	r22, 0x01	; 1
    324e:	41 e0       	ldi	r20, 0x01	; 1
    3250:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_0,DIO_LOW);
    3254:	80 e0       	ldi	r24, 0x00	; 0
    3256:	60 e0       	ldi	r22, 0x00	; 0
    3258:	40 e0       	ldi	r20, 0x00	; 0
    325a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_1,DIO_LOW);
    325e:	80 e0       	ldi	r24, 0x00	; 0
    3260:	61 e0       	ldi	r22, 0x01	; 1
    3262:	40 e0       	ldi	r20, 0x00	; 0
    3264:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3268:	43 c0       	rjmp	.+134    	; 0x32f0 <TimingSelection+0x216>
						break;
					case Sec10:
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_0,DIO_OUTPUT);
    326a:	80 e0       	ldi	r24, 0x00	; 0
    326c:	60 e0       	ldi	r22, 0x00	; 0
    326e:	41 e0       	ldi	r20, 0x01	; 1
    3270:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_1,DIO_OUTPUT);
    3274:	80 e0       	ldi	r24, 0x00	; 0
    3276:	61 e0       	ldi	r22, 0x01	; 1
    3278:	41 e0       	ldi	r20, 0x01	; 1
    327a:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_0,DIO_HIGH);
    327e:	80 e0       	ldi	r24, 0x00	; 0
    3280:	60 e0       	ldi	r22, 0x00	; 0
    3282:	41 e0       	ldi	r20, 0x01	; 1
    3284:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_1,DIO_LOW);
    3288:	80 e0       	ldi	r24, 0x00	; 0
    328a:	61 e0       	ldi	r22, 0x01	; 1
    328c:	40 e0       	ldi	r20, 0x00	; 0
    328e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3292:	2e c0       	rjmp	.+92     	; 0x32f0 <TimingSelection+0x216>
						break;
					case Min01:
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_0,DIO_OUTPUT);
    3294:	80 e0       	ldi	r24, 0x00	; 0
    3296:	60 e0       	ldi	r22, 0x00	; 0
    3298:	41 e0       	ldi	r20, 0x01	; 1
    329a:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_1,DIO_OUTPUT);
    329e:	80 e0       	ldi	r24, 0x00	; 0
    32a0:	61 e0       	ldi	r22, 0x01	; 1
    32a2:	41 e0       	ldi	r20, 0x01	; 1
    32a4:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_0,DIO_LOW);
    32a8:	80 e0       	ldi	r24, 0x00	; 0
    32aa:	60 e0       	ldi	r22, 0x00	; 0
    32ac:	40 e0       	ldi	r20, 0x00	; 0
    32ae:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_1,DIO_HIGH);
    32b2:	80 e0       	ldi	r24, 0x00	; 0
    32b4:	61 e0       	ldi	r22, 0x01	; 1
    32b6:	41 e0       	ldi	r20, 0x01	; 1
    32b8:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    32bc:	19 c0       	rjmp	.+50     	; 0x32f0 <TimingSelection+0x216>
						break;
					case Min10:
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_0,DIO_OUTPUT);
    32be:	80 e0       	ldi	r24, 0x00	; 0
    32c0:	60 e0       	ldi	r22, 0x00	; 0
    32c2:	41 e0       	ldi	r20, 0x01	; 1
    32c4:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinDirection(StopWatch_ControlPort_A,Control_SEL_1,DIO_OUTPUT);
    32c8:	80 e0       	ldi	r24, 0x00	; 0
    32ca:	61 e0       	ldi	r22, 0x01	; 1
    32cc:	41 e0       	ldi	r20, 0x01	; 1
    32ce:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_0,DIO_HIGH);
    32d2:	80 e0       	ldi	r24, 0x00	; 0
    32d4:	60 e0       	ldi	r22, 0x00	; 0
    32d6:	41 e0       	ldi	r20, 0x01	; 1
    32d8:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						DIO_SetPinValue(StopWatch_ControlPort_A,Control_SEL_0,DIO_HIGH);
    32dc:	80 e0       	ldi	r24, 0x00	; 0
    32de:	60 e0       	ldi	r22, 0x00	; 0
    32e0:	41 e0       	ldi	r20, 0x01	; 1
    32e2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    32e6:	04 c0       	rjmp	.+8      	; 0x32f0 <TimingSelection+0x216>
						break;
					default: return E_OK;
    32e8:	1e 82       	std	Y+6, r1	; 0x06
    32ea:	04 c0       	rjmp	.+8      	; 0x32f4 <TimingSelection+0x21a>
				}
		break;
		default:
		return E_OK;
    32ec:	1e 82       	std	Y+6, r1	; 0x06
    32ee:	02 c0       	rjmp	.+4      	; 0x32f4 <TimingSelection+0x21a>
			break;
			default:
			return E_OK;
		}
#endif
	return E_NOK;
    32f0:	91 e0       	ldi	r25, 0x01	; 1
    32f2:	9e 83       	std	Y+6, r25	; 0x06
    32f4:	8e 81       	ldd	r24, Y+6	; 0x06
}
    32f6:	2a 96       	adiw	r28, 0x0a	; 10
    32f8:	0f b6       	in	r0, 0x3f	; 63
    32fa:	f8 94       	cli
    32fc:	de bf       	out	0x3e, r29	; 62
    32fe:	0f be       	out	0x3f, r0	; 63
    3300:	cd bf       	out	0x3d, r28	; 61
    3302:	cf 91       	pop	r28
    3304:	df 91       	pop	r29
    3306:	08 95       	ret

00003308 <SevenSegment_Display>:
 * @return STD_Return 	 :		STD_Return for Error identification
 * 
 * 								return 0 mean Error is found , return 1 mean Error is not found
 **/
STD_Return SevenSegment_Display(DIO_Ports_t PORT,SevenSegment_Type_t TYPE,Display_Number_t NUM)
{
    3308:	df 93       	push	r29
    330a:	cf 93       	push	r28
    330c:	cd b7       	in	r28, 0x3d	; 61
    330e:	de b7       	in	r29, 0x3e	; 62
    3310:	6e 97       	sbiw	r28, 0x1e	; 30
    3312:	0f b6       	in	r0, 0x3f	; 63
    3314:	f8 94       	cli
    3316:	de bf       	out	0x3e, r29	; 62
    3318:	0f be       	out	0x3f, r0	; 63
    331a:	cd bf       	out	0x3d, r28	; 61
    331c:	89 83       	std	Y+1, r24	; 0x01
    331e:	6a 83       	std	Y+2, r22	; 0x02
    3320:	4b 83       	std	Y+3, r20	; 0x03
	switch(PORT)
    3322:	89 81       	ldd	r24, Y+1	; 0x01
    3324:	28 2f       	mov	r18, r24
    3326:	30 e0       	ldi	r19, 0x00	; 0
    3328:	3e 8f       	std	Y+30, r19	; 0x1e
    332a:	2d 8f       	std	Y+29, r18	; 0x1d
    332c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    332e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3330:	81 30       	cpi	r24, 0x01	; 1
    3332:	91 05       	cpc	r25, r1
    3334:	09 f4       	brne	.+2      	; 0x3338 <SevenSegment_Display+0x30>
    3336:	4f c2       	rjmp	.+1182   	; 0x37d6 <SevenSegment_Display+0x4ce>
    3338:	2d 8d       	ldd	r18, Y+29	; 0x1d
    333a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    333c:	22 30       	cpi	r18, 0x02	; 2
    333e:	31 05       	cpc	r19, r1
    3340:	34 f4       	brge	.+12     	; 0x334e <SevenSegment_Display+0x46>
    3342:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3344:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3346:	00 97       	sbiw	r24, 0x00	; 0
    3348:	81 f0       	breq	.+32     	; 0x336a <SevenSegment_Display+0x62>
    334a:	0c 94 69 22 	jmp	0x44d2	; 0x44d2 <SevenSegment_Display+0x11ca>
    334e:	2d 8d       	ldd	r18, Y+29	; 0x1d
    3350:	3e 8d       	ldd	r19, Y+30	; 0x1e
    3352:	22 30       	cpi	r18, 0x02	; 2
    3354:	31 05       	cpc	r19, r1
    3356:	09 f4       	brne	.+2      	; 0x335a <SevenSegment_Display+0x52>
    3358:	68 c4       	rjmp	.+2256   	; 0x3c2a <SevenSegment_Display+0x922>
    335a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    335c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    335e:	83 30       	cpi	r24, 0x03	; 3
    3360:	91 05       	cpc	r25, r1
    3362:	09 f4       	brne	.+2      	; 0x3366 <SevenSegment_Display+0x5e>
    3364:	8c c6       	rjmp	.+3352   	; 0x407e <SevenSegment_Display+0xd76>
    3366:	0c 94 69 22 	jmp	0x44d2	; 0x44d2 <SevenSegment_Display+0x11ca>
	{
		case DIO_PORTA:
		switch(TYPE)
    336a:	8a 81       	ldd	r24, Y+2	; 0x02
    336c:	28 2f       	mov	r18, r24
    336e:	30 e0       	ldi	r19, 0x00	; 0
    3370:	3c 8f       	std	Y+28, r19	; 0x1c
    3372:	2b 8f       	std	Y+27, r18	; 0x1b
    3374:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3376:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3378:	00 97       	sbiw	r24, 0x00	; 0
    337a:	39 f0       	breq	.+14     	; 0x338a <SevenSegment_Display+0x82>
    337c:	2b 8d       	ldd	r18, Y+27	; 0x1b
    337e:	3c 8d       	ldd	r19, Y+28	; 0x1c
    3380:	21 30       	cpi	r18, 0x01	; 1
    3382:	31 05       	cpc	r19, r1
    3384:	09 f4       	brne	.+2      	; 0x3388 <SevenSegment_Display+0x80>
    3386:	18 c1       	rjmp	.+560    	; 0x35b8 <SevenSegment_Display+0x2b0>
    3388:	24 c2       	rjmp	.+1096   	; 0x37d2 <SevenSegment_Display+0x4ca>
			{
				case CommonCathod:
					DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    338a:	80 e0       	ldi	r24, 0x00	; 0
    338c:	6f ef       	ldi	r22, 0xFF	; 255
    338e:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
					DIO_SetPinValue(DIO_PORTA,Common_PIN,DIO_LOW);
    3392:	80 e0       	ldi	r24, 0x00	; 0
    3394:	67 e0       	ldi	r22, 0x07	; 7
    3396:	40 e0       	ldi	r20, 0x00	; 0
    3398:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
					switch(NUM)
    339c:	8b 81       	ldd	r24, Y+3	; 0x03
    339e:	28 2f       	mov	r18, r24
    33a0:	30 e0       	ldi	r19, 0x00	; 0
    33a2:	3a 8f       	std	Y+26, r19	; 0x1a
    33a4:	29 8f       	std	Y+25, r18	; 0x19
    33a6:	89 8d       	ldd	r24, Y+25	; 0x19
    33a8:	9a 8d       	ldd	r25, Y+26	; 0x1a
    33aa:	84 30       	cpi	r24, 0x04	; 4
    33ac:	91 05       	cpc	r25, r1
    33ae:	09 f4       	brne	.+2      	; 0x33b2 <SevenSegment_Display+0xaa>
    33b0:	92 c0       	rjmp	.+292    	; 0x34d6 <SevenSegment_Display+0x1ce>
    33b2:	29 8d       	ldd	r18, Y+25	; 0x19
    33b4:	3a 8d       	ldd	r19, Y+26	; 0x1a
    33b6:	25 30       	cpi	r18, 0x05	; 5
    33b8:	31 05       	cpc	r19, r1
    33ba:	ec f4       	brge	.+58     	; 0x33f6 <SevenSegment_Display+0xee>
    33bc:	89 8d       	ldd	r24, Y+25	; 0x19
    33be:	9a 8d       	ldd	r25, Y+26	; 0x1a
    33c0:	81 30       	cpi	r24, 0x01	; 1
    33c2:	91 05       	cpc	r25, r1
    33c4:	09 f4       	brne	.+2      	; 0x33c8 <SevenSegment_Display+0xc0>
    33c6:	4b c0       	rjmp	.+150    	; 0x345e <SevenSegment_Display+0x156>
    33c8:	29 8d       	ldd	r18, Y+25	; 0x19
    33ca:	3a 8d       	ldd	r19, Y+26	; 0x1a
    33cc:	22 30       	cpi	r18, 0x02	; 2
    33ce:	31 05       	cpc	r19, r1
    33d0:	2c f4       	brge	.+10     	; 0x33dc <SevenSegment_Display+0xd4>
    33d2:	89 8d       	ldd	r24, Y+25	; 0x19
    33d4:	9a 8d       	ldd	r25, Y+26	; 0x1a
    33d6:	00 97       	sbiw	r24, 0x00	; 0
    33d8:	99 f1       	breq	.+102    	; 0x3440 <SevenSegment_Display+0x138>
    33da:	eb c0       	rjmp	.+470    	; 0x35b2 <SevenSegment_Display+0x2aa>
    33dc:	29 8d       	ldd	r18, Y+25	; 0x19
    33de:	3a 8d       	ldd	r19, Y+26	; 0x1a
    33e0:	22 30       	cpi	r18, 0x02	; 2
    33e2:	31 05       	cpc	r19, r1
    33e4:	09 f4       	brne	.+2      	; 0x33e8 <SevenSegment_Display+0xe0>
    33e6:	4f c0       	rjmp	.+158    	; 0x3486 <SevenSegment_Display+0x17e>
    33e8:	89 8d       	ldd	r24, Y+25	; 0x19
    33ea:	9a 8d       	ldd	r25, Y+26	; 0x1a
    33ec:	83 30       	cpi	r24, 0x03	; 3
    33ee:	91 05       	cpc	r25, r1
    33f0:	09 f4       	brne	.+2      	; 0x33f4 <SevenSegment_Display+0xec>
    33f2:	5d c0       	rjmp	.+186    	; 0x34ae <SevenSegment_Display+0x1a6>
    33f4:	de c0       	rjmp	.+444    	; 0x35b2 <SevenSegment_Display+0x2aa>
    33f6:	29 8d       	ldd	r18, Y+25	; 0x19
    33f8:	3a 8d       	ldd	r19, Y+26	; 0x1a
    33fa:	27 30       	cpi	r18, 0x07	; 7
    33fc:	31 05       	cpc	r19, r1
    33fe:	09 f4       	brne	.+2      	; 0x3402 <SevenSegment_Display+0xfa>
    3400:	a6 c0       	rjmp	.+332    	; 0x354e <SevenSegment_Display+0x246>
    3402:	89 8d       	ldd	r24, Y+25	; 0x19
    3404:	9a 8d       	ldd	r25, Y+26	; 0x1a
    3406:	88 30       	cpi	r24, 0x08	; 8
    3408:	91 05       	cpc	r25, r1
    340a:	6c f4       	brge	.+26     	; 0x3426 <SevenSegment_Display+0x11e>
    340c:	29 8d       	ldd	r18, Y+25	; 0x19
    340e:	3a 8d       	ldd	r19, Y+26	; 0x1a
    3410:	25 30       	cpi	r18, 0x05	; 5
    3412:	31 05       	cpc	r19, r1
    3414:	09 f4       	brne	.+2      	; 0x3418 <SevenSegment_Display+0x110>
    3416:	78 c0       	rjmp	.+240    	; 0x3508 <SevenSegment_Display+0x200>
    3418:	89 8d       	ldd	r24, Y+25	; 0x19
    341a:	9a 8d       	ldd	r25, Y+26	; 0x1a
    341c:	86 30       	cpi	r24, 0x06	; 6
    341e:	91 05       	cpc	r25, r1
    3420:	09 f4       	brne	.+2      	; 0x3424 <SevenSegment_Display+0x11c>
    3422:	86 c0       	rjmp	.+268    	; 0x3530 <SevenSegment_Display+0x228>
    3424:	c6 c0       	rjmp	.+396    	; 0x35b2 <SevenSegment_Display+0x2aa>
    3426:	29 8d       	ldd	r18, Y+25	; 0x19
    3428:	3a 8d       	ldd	r19, Y+26	; 0x1a
    342a:	28 30       	cpi	r18, 0x08	; 8
    342c:	31 05       	cpc	r19, r1
    342e:	09 f4       	brne	.+2      	; 0x3432 <SevenSegment_Display+0x12a>
    3430:	a7 c0       	rjmp	.+334    	; 0x3580 <SevenSegment_Display+0x278>
    3432:	89 8d       	ldd	r24, Y+25	; 0x19
    3434:	9a 8d       	ldd	r25, Y+26	; 0x1a
    3436:	89 30       	cpi	r24, 0x09	; 9
    3438:	91 05       	cpc	r25, r1
    343a:	09 f4       	brne	.+2      	; 0x343e <SevenSegment_Display+0x136>
    343c:	ab c0       	rjmp	.+342    	; 0x3594 <SevenSegment_Display+0x28c>
    343e:	b9 c0       	rjmp	.+370    	; 0x35b2 <SevenSegment_Display+0x2aa>
						{
						case Zero:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    3440:	80 e0       	ldi	r24, 0x00	; 0
    3442:	6f ef       	ldi	r22, 0xFF	; 255
    3444:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_HIGH);
    3448:	80 e0       	ldi	r24, 0x00	; 0
    344a:	6f ef       	ldi	r22, 0xFF	; 255
    344c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,G,DIO_LOW);
    3450:	80 e0       	ldi	r24, 0x00	; 0
    3452:	66 e0       	ldi	r22, 0x06	; 6
    3454:	40 e0       	ldi	r20, 0x00	; 0
    3456:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    345a:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case One:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    345e:	80 e0       	ldi	r24, 0x00	; 0
    3460:	6f ef       	ldi	r22, 0xFF	; 255
    3462:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_LOW);
    3466:	80 e0       	ldi	r24, 0x00	; 0
    3468:	60 e0       	ldi	r22, 0x00	; 0
    346a:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,B,DIO_HIGH);
    346e:	80 e0       	ldi	r24, 0x00	; 0
    3470:	61 e0       	ldi	r22, 0x01	; 1
    3472:	41 e0       	ldi	r20, 0x01	; 1
    3474:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,C,DIO_HIGH);
    3478:	80 e0       	ldi	r24, 0x00	; 0
    347a:	62 e0       	ldi	r22, 0x02	; 2
    347c:	41 e0       	ldi	r20, 0x01	; 1
    347e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3482:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Two:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    3486:	80 e0       	ldi	r24, 0x00	; 0
    3488:	6f ef       	ldi	r22, 0xFF	; 255
    348a:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_HIGH);
    348e:	80 e0       	ldi	r24, 0x00	; 0
    3490:	6f ef       	ldi	r22, 0xFF	; 255
    3492:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,C,DIO_LOW);
    3496:	80 e0       	ldi	r24, 0x00	; 0
    3498:	62 e0       	ldi	r22, 0x02	; 2
    349a:	40 e0       	ldi	r20, 0x00	; 0
    349c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,F,DIO_LOW);
    34a0:	80 e0       	ldi	r24, 0x00	; 0
    34a2:	65 e0       	ldi	r22, 0x05	; 5
    34a4:	40 e0       	ldi	r20, 0x00	; 0
    34a6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    34aa:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Three:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    34ae:	80 e0       	ldi	r24, 0x00	; 0
    34b0:	6f ef       	ldi	r22, 0xFF	; 255
    34b2:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_HIGH);
    34b6:	80 e0       	ldi	r24, 0x00	; 0
    34b8:	6f ef       	ldi	r22, 0xFF	; 255
    34ba:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,E,DIO_LOW);
    34be:	80 e0       	ldi	r24, 0x00	; 0
    34c0:	64 e0       	ldi	r22, 0x04	; 4
    34c2:	40 e0       	ldi	r20, 0x00	; 0
    34c4:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,F,DIO_LOW);
    34c8:	80 e0       	ldi	r24, 0x00	; 0
    34ca:	65 e0       	ldi	r22, 0x05	; 5
    34cc:	40 e0       	ldi	r20, 0x00	; 0
    34ce:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    34d2:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Four:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    34d6:	80 e0       	ldi	r24, 0x00	; 0
    34d8:	6f ef       	ldi	r22, 0xFF	; 255
    34da:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_HIGH);
    34de:	80 e0       	ldi	r24, 0x00	; 0
    34e0:	6f ef       	ldi	r22, 0xFF	; 255
    34e2:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,A,DIO_LOW);
    34e6:	80 e0       	ldi	r24, 0x00	; 0
    34e8:	60 e0       	ldi	r22, 0x00	; 0
    34ea:	40 e0       	ldi	r20, 0x00	; 0
    34ec:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,D,DIO_LOW);
    34f0:	80 e0       	ldi	r24, 0x00	; 0
    34f2:	63 e0       	ldi	r22, 0x03	; 3
    34f4:	40 e0       	ldi	r20, 0x00	; 0
    34f6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,E,DIO_LOW);
    34fa:	80 e0       	ldi	r24, 0x00	; 0
    34fc:	64 e0       	ldi	r22, 0x04	; 4
    34fe:	40 e0       	ldi	r20, 0x00	; 0
    3500:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3504:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Five:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    3508:	80 e0       	ldi	r24, 0x00	; 0
    350a:	6f ef       	ldi	r22, 0xFF	; 255
    350c:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_HIGH);
    3510:	80 e0       	ldi	r24, 0x00	; 0
    3512:	6f ef       	ldi	r22, 0xFF	; 255
    3514:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,B,DIO_LOW);
    3518:	80 e0       	ldi	r24, 0x00	; 0
    351a:	61 e0       	ldi	r22, 0x01	; 1
    351c:	40 e0       	ldi	r20, 0x00	; 0
    351e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,E,DIO_LOW);
    3522:	80 e0       	ldi	r24, 0x00	; 0
    3524:	64 e0       	ldi	r22, 0x04	; 4
    3526:	40 e0       	ldi	r20, 0x00	; 0
    3528:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    352c:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Six:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    3530:	80 e0       	ldi	r24, 0x00	; 0
    3532:	6f ef       	ldi	r22, 0xFF	; 255
    3534:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_HIGH);
    3538:	80 e0       	ldi	r24, 0x00	; 0
    353a:	6f ef       	ldi	r22, 0xFF	; 255
    353c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,B,DIO_LOW);
    3540:	80 e0       	ldi	r24, 0x00	; 0
    3542:	61 e0       	ldi	r22, 0x01	; 1
    3544:	40 e0       	ldi	r20, 0x00	; 0
    3546:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    354a:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Seven:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    354e:	80 e0       	ldi	r24, 0x00	; 0
    3550:	6f ef       	ldi	r22, 0xFF	; 255
    3552:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_LOW);
    3556:	80 e0       	ldi	r24, 0x00	; 0
    3558:	60 e0       	ldi	r22, 0x00	; 0
    355a:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,A,DIO_HIGH);
    355e:	80 e0       	ldi	r24, 0x00	; 0
    3560:	60 e0       	ldi	r22, 0x00	; 0
    3562:	41 e0       	ldi	r20, 0x01	; 1
    3564:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,B,DIO_HIGH);
    3568:	80 e0       	ldi	r24, 0x00	; 0
    356a:	61 e0       	ldi	r22, 0x01	; 1
    356c:	41 e0       	ldi	r20, 0x01	; 1
    356e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,C,DIO_HIGH);
    3572:	80 e0       	ldi	r24, 0x00	; 0
    3574:	62 e0       	ldi	r22, 0x02	; 2
    3576:	41 e0       	ldi	r20, 0x01	; 1
    3578:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    357c:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Eight:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    3580:	80 e0       	ldi	r24, 0x00	; 0
    3582:	6f ef       	ldi	r22, 0xFF	; 255
    3584:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_HIGH);
    3588:	80 e0       	ldi	r24, 0x00	; 0
    358a:	6f ef       	ldi	r22, 0xFF	; 255
    358c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
    3590:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Nine:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    3594:	80 e0       	ldi	r24, 0x00	; 0
    3596:	6f ef       	ldi	r22, 0xFF	; 255
    3598:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_HIGH);
    359c:	80 e0       	ldi	r24, 0x00	; 0
    359e:	6f ef       	ldi	r22, 0xFF	; 255
    35a0:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,E,DIO_LOW);
    35a4:	80 e0       	ldi	r24, 0x00	; 0
    35a6:	64 e0       	ldi	r22, 0x04	; 4
    35a8:	40 e0       	ldi	r20, 0x00	; 0
    35aa:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    35ae:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						default:
						return E_OK;
    35b2:	18 8e       	std	Y+24, r1	; 0x18
    35b4:	0c 94 6d 22 	jmp	0x44da	; 0x44da <SevenSegment_Display+0x11d2>
					}
					break;
			case CommonAnode:
				DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    35b8:	80 e0       	ldi	r24, 0x00	; 0
    35ba:	6f ef       	ldi	r22, 0xFF	; 255
    35bc:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
				DIO_SetPinValue(DIO_PORTA,Common_PIN,DIO_HIGH);
    35c0:	80 e0       	ldi	r24, 0x00	; 0
    35c2:	67 e0       	ldi	r22, 0x07	; 7
    35c4:	41 e0       	ldi	r20, 0x01	; 1
    35c6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
				switch(NUM)
    35ca:	8b 81       	ldd	r24, Y+3	; 0x03
    35cc:	28 2f       	mov	r18, r24
    35ce:	30 e0       	ldi	r19, 0x00	; 0
    35d0:	3f 8b       	std	Y+23, r19	; 0x17
    35d2:	2e 8b       	std	Y+22, r18	; 0x16
    35d4:	8e 89       	ldd	r24, Y+22	; 0x16
    35d6:	9f 89       	ldd	r25, Y+23	; 0x17
    35d8:	84 30       	cpi	r24, 0x04	; 4
    35da:	91 05       	cpc	r25, r1
    35dc:	09 f4       	brne	.+2      	; 0x35e0 <SevenSegment_Display+0x2d8>
    35de:	8f c0       	rjmp	.+286    	; 0x36fe <SevenSegment_Display+0x3f6>
    35e0:	2e 89       	ldd	r18, Y+22	; 0x16
    35e2:	3f 89       	ldd	r19, Y+23	; 0x17
    35e4:	25 30       	cpi	r18, 0x05	; 5
    35e6:	31 05       	cpc	r19, r1
    35e8:	ec f4       	brge	.+58     	; 0x3624 <SevenSegment_Display+0x31c>
    35ea:	8e 89       	ldd	r24, Y+22	; 0x16
    35ec:	9f 89       	ldd	r25, Y+23	; 0x17
    35ee:	81 30       	cpi	r24, 0x01	; 1
    35f0:	91 05       	cpc	r25, r1
    35f2:	09 f4       	brne	.+2      	; 0x35f6 <SevenSegment_Display+0x2ee>
    35f4:	4b c0       	rjmp	.+150    	; 0x368c <SevenSegment_Display+0x384>
    35f6:	2e 89       	ldd	r18, Y+22	; 0x16
    35f8:	3f 89       	ldd	r19, Y+23	; 0x17
    35fa:	22 30       	cpi	r18, 0x02	; 2
    35fc:	31 05       	cpc	r19, r1
    35fe:	2c f4       	brge	.+10     	; 0x360a <SevenSegment_Display+0x302>
    3600:	8e 89       	ldd	r24, Y+22	; 0x16
    3602:	9f 89       	ldd	r25, Y+23	; 0x17
    3604:	00 97       	sbiw	r24, 0x00	; 0
    3606:	99 f1       	breq	.+102    	; 0x366e <SevenSegment_Display+0x366>
    3608:	e2 c0       	rjmp	.+452    	; 0x37ce <SevenSegment_Display+0x4c6>
    360a:	2e 89       	ldd	r18, Y+22	; 0x16
    360c:	3f 89       	ldd	r19, Y+23	; 0x17
    360e:	22 30       	cpi	r18, 0x02	; 2
    3610:	31 05       	cpc	r19, r1
    3612:	09 f4       	brne	.+2      	; 0x3616 <SevenSegment_Display+0x30e>
    3614:	4e c0       	rjmp	.+156    	; 0x36b2 <SevenSegment_Display+0x3aa>
    3616:	8e 89       	ldd	r24, Y+22	; 0x16
    3618:	9f 89       	ldd	r25, Y+23	; 0x17
    361a:	83 30       	cpi	r24, 0x03	; 3
    361c:	91 05       	cpc	r25, r1
    361e:	09 f4       	brne	.+2      	; 0x3622 <SevenSegment_Display+0x31a>
    3620:	5b c0       	rjmp	.+182    	; 0x36d8 <SevenSegment_Display+0x3d0>
    3622:	d5 c0       	rjmp	.+426    	; 0x37ce <SevenSegment_Display+0x4c6>
    3624:	2e 89       	ldd	r18, Y+22	; 0x16
    3626:	3f 89       	ldd	r19, Y+23	; 0x17
    3628:	27 30       	cpi	r18, 0x07	; 7
    362a:	31 05       	cpc	r19, r1
    362c:	09 f4       	brne	.+2      	; 0x3630 <SevenSegment_Display+0x328>
    362e:	a0 c0       	rjmp	.+320    	; 0x3770 <SevenSegment_Display+0x468>
    3630:	8e 89       	ldd	r24, Y+22	; 0x16
    3632:	9f 89       	ldd	r25, Y+23	; 0x17
    3634:	88 30       	cpi	r24, 0x08	; 8
    3636:	91 05       	cpc	r25, r1
    3638:	6c f4       	brge	.+26     	; 0x3654 <SevenSegment_Display+0x34c>
    363a:	2e 89       	ldd	r18, Y+22	; 0x16
    363c:	3f 89       	ldd	r19, Y+23	; 0x17
    363e:	25 30       	cpi	r18, 0x05	; 5
    3640:	31 05       	cpc	r19, r1
    3642:	09 f4       	brne	.+2      	; 0x3646 <SevenSegment_Display+0x33e>
    3644:	74 c0       	rjmp	.+232    	; 0x372e <SevenSegment_Display+0x426>
    3646:	8e 89       	ldd	r24, Y+22	; 0x16
    3648:	9f 89       	ldd	r25, Y+23	; 0x17
    364a:	86 30       	cpi	r24, 0x06	; 6
    364c:	91 05       	cpc	r25, r1
    364e:	09 f4       	brne	.+2      	; 0x3652 <SevenSegment_Display+0x34a>
    3650:	81 c0       	rjmp	.+258    	; 0x3754 <SevenSegment_Display+0x44c>
    3652:	bd c0       	rjmp	.+378    	; 0x37ce <SevenSegment_Display+0x4c6>
    3654:	2e 89       	ldd	r18, Y+22	; 0x16
    3656:	3f 89       	ldd	r19, Y+23	; 0x17
    3658:	28 30       	cpi	r18, 0x08	; 8
    365a:	31 05       	cpc	r19, r1
    365c:	09 f4       	brne	.+2      	; 0x3660 <SevenSegment_Display+0x358>
    365e:	a0 c0       	rjmp	.+320    	; 0x37a0 <SevenSegment_Display+0x498>
    3660:	8e 89       	ldd	r24, Y+22	; 0x16
    3662:	9f 89       	ldd	r25, Y+23	; 0x17
    3664:	89 30       	cpi	r24, 0x09	; 9
    3666:	91 05       	cpc	r25, r1
    3668:	09 f4       	brne	.+2      	; 0x366c <SevenSegment_Display+0x364>
    366a:	a3 c0       	rjmp	.+326    	; 0x37b2 <SevenSegment_Display+0x4aa>
    366c:	b0 c0       	rjmp	.+352    	; 0x37ce <SevenSegment_Display+0x4c6>
					{
						case Zero:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    366e:	80 e0       	ldi	r24, 0x00	; 0
    3670:	6f ef       	ldi	r22, 0xFF	; 255
    3672:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_LOW);
    3676:	80 e0       	ldi	r24, 0x00	; 0
    3678:	60 e0       	ldi	r22, 0x00	; 0
    367a:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,G,DIO_HIGH);
    367e:	80 e0       	ldi	r24, 0x00	; 0
    3680:	66 e0       	ldi	r22, 0x06	; 6
    3682:	41 e0       	ldi	r20, 0x01	; 1
    3684:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3688:	0c 94 6b 22 	jmp	0x44d6	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case One:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    368c:	80 e0       	ldi	r24, 0x00	; 0
    368e:	6f ef       	ldi	r22, 0xFF	; 255
    3690:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_HIGH);
    3694:	80 e0       	ldi	r24, 0x00	; 0
    3696:	6f ef       	ldi	r22, 0xFF	; 255
    3698:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,B,DIO_LOW);
    369c:	80 e0       	ldi	r24, 0x00	; 0
    369e:	61 e0       	ldi	r22, 0x01	; 1
    36a0:	40 e0       	ldi	r20, 0x00	; 0
    36a2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,C,DIO_LOW);
    36a6:	80 e0       	ldi	r24, 0x00	; 0
    36a8:	62 e0       	ldi	r22, 0x02	; 2
    36aa:	40 e0       	ldi	r20, 0x00	; 0
    36ac:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    36b0:	12 c7       	rjmp	.+3620   	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Two:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    36b2:	80 e0       	ldi	r24, 0x00	; 0
    36b4:	6f ef       	ldi	r22, 0xFF	; 255
    36b6:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_LOW);
    36ba:	80 e0       	ldi	r24, 0x00	; 0
    36bc:	60 e0       	ldi	r22, 0x00	; 0
    36be:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,C,DIO_HIGH);
    36c2:	80 e0       	ldi	r24, 0x00	; 0
    36c4:	62 e0       	ldi	r22, 0x02	; 2
    36c6:	41 e0       	ldi	r20, 0x01	; 1
    36c8:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,F,DIO_HIGH);
    36cc:	80 e0       	ldi	r24, 0x00	; 0
    36ce:	65 e0       	ldi	r22, 0x05	; 5
    36d0:	41 e0       	ldi	r20, 0x01	; 1
    36d2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    36d6:	ff c6       	rjmp	.+3582   	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Three:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    36d8:	80 e0       	ldi	r24, 0x00	; 0
    36da:	6f ef       	ldi	r22, 0xFF	; 255
    36dc:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_LOW);
    36e0:	80 e0       	ldi	r24, 0x00	; 0
    36e2:	60 e0       	ldi	r22, 0x00	; 0
    36e4:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,E,DIO_HIGH);
    36e8:	80 e0       	ldi	r24, 0x00	; 0
    36ea:	64 e0       	ldi	r22, 0x04	; 4
    36ec:	41 e0       	ldi	r20, 0x01	; 1
    36ee:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,F,DIO_HIGH);
    36f2:	80 e0       	ldi	r24, 0x00	; 0
    36f4:	65 e0       	ldi	r22, 0x05	; 5
    36f6:	41 e0       	ldi	r20, 0x01	; 1
    36f8:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    36fc:	ec c6       	rjmp	.+3544   	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Four:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    36fe:	80 e0       	ldi	r24, 0x00	; 0
    3700:	6f ef       	ldi	r22, 0xFF	; 255
    3702:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_LOW);
    3706:	80 e0       	ldi	r24, 0x00	; 0
    3708:	60 e0       	ldi	r22, 0x00	; 0
    370a:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,A,DIO_HIGH);
    370e:	80 e0       	ldi	r24, 0x00	; 0
    3710:	60 e0       	ldi	r22, 0x00	; 0
    3712:	41 e0       	ldi	r20, 0x01	; 1
    3714:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,D,DIO_HIGH);
    3718:	80 e0       	ldi	r24, 0x00	; 0
    371a:	63 e0       	ldi	r22, 0x03	; 3
    371c:	41 e0       	ldi	r20, 0x01	; 1
    371e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,E,DIO_HIGH);
    3722:	80 e0       	ldi	r24, 0x00	; 0
    3724:	64 e0       	ldi	r22, 0x04	; 4
    3726:	41 e0       	ldi	r20, 0x01	; 1
    3728:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    372c:	d4 c6       	rjmp	.+3496   	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Five:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    372e:	80 e0       	ldi	r24, 0x00	; 0
    3730:	6f ef       	ldi	r22, 0xFF	; 255
    3732:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_LOW);
    3736:	80 e0       	ldi	r24, 0x00	; 0
    3738:	60 e0       	ldi	r22, 0x00	; 0
    373a:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,B,DIO_HIGH);
    373e:	80 e0       	ldi	r24, 0x00	; 0
    3740:	61 e0       	ldi	r22, 0x01	; 1
    3742:	41 e0       	ldi	r20, 0x01	; 1
    3744:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,E,DIO_HIGH);
    3748:	80 e0       	ldi	r24, 0x00	; 0
    374a:	64 e0       	ldi	r22, 0x04	; 4
    374c:	41 e0       	ldi	r20, 0x01	; 1
    374e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3752:	c1 c6       	rjmp	.+3458   	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Six:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    3754:	80 e0       	ldi	r24, 0x00	; 0
    3756:	6f ef       	ldi	r22, 0xFF	; 255
    3758:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_LOW);
    375c:	80 e0       	ldi	r24, 0x00	; 0
    375e:	60 e0       	ldi	r22, 0x00	; 0
    3760:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,B,DIO_HIGH);
    3764:	80 e0       	ldi	r24, 0x00	; 0
    3766:	61 e0       	ldi	r22, 0x01	; 1
    3768:	41 e0       	ldi	r20, 0x01	; 1
    376a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    376e:	b3 c6       	rjmp	.+3430   	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Seven:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    3770:	80 e0       	ldi	r24, 0x00	; 0
    3772:	6f ef       	ldi	r22, 0xFF	; 255
    3774:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_HIGH);
    3778:	80 e0       	ldi	r24, 0x00	; 0
    377a:	6f ef       	ldi	r22, 0xFF	; 255
    377c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,A,DIO_LOW);
    3780:	80 e0       	ldi	r24, 0x00	; 0
    3782:	60 e0       	ldi	r22, 0x00	; 0
    3784:	40 e0       	ldi	r20, 0x00	; 0
    3786:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,B,DIO_LOW);
    378a:	80 e0       	ldi	r24, 0x00	; 0
    378c:	61 e0       	ldi	r22, 0x01	; 1
    378e:	40 e0       	ldi	r20, 0x00	; 0
    3790:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							DIO_SetPinValue(DIO_PORTA,C,DIO_LOW);
    3794:	80 e0       	ldi	r24, 0x00	; 0
    3796:	62 e0       	ldi	r22, 0x02	; 2
    3798:	40 e0       	ldi	r20, 0x00	; 0
    379a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    379e:	9b c6       	rjmp	.+3382   	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Eight:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    37a0:	80 e0       	ldi	r24, 0x00	; 0
    37a2:	6f ef       	ldi	r22, 0xFF	; 255
    37a4:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_LOW);
    37a8:	80 e0       	ldi	r24, 0x00	; 0
    37aa:	60 e0       	ldi	r22, 0x00	; 0
    37ac:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
    37b0:	92 c6       	rjmp	.+3364   	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						case Nine:
							DIO_SetPortDirection(DIO_PORTA,PORT_OUTPUT);
    37b2:	80 e0       	ldi	r24, 0x00	; 0
    37b4:	6f ef       	ldi	r22, 0xFF	; 255
    37b6:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPortValue(DIO_PORTA,PORT_LOW);
    37ba:	80 e0       	ldi	r24, 0x00	; 0
    37bc:	60 e0       	ldi	r22, 0x00	; 0
    37be:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
							DIO_SetPinValue(DIO_PORTA,E,DIO_HIGH);
    37c2:	80 e0       	ldi	r24, 0x00	; 0
    37c4:	64 e0       	ldi	r22, 0x04	; 4
    37c6:	41 e0       	ldi	r20, 0x01	; 1
    37c8:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    37cc:	84 c6       	rjmp	.+3336   	; 0x44d6 <SevenSegment_Display+0x11ce>
							break;
						default:
						return E_OK;
    37ce:	18 8e       	std	Y+24, r1	; 0x18
    37d0:	84 c6       	rjmp	.+3336   	; 0x44da <SevenSegment_Display+0x11d2>
					}
			break;
			default:
			return E_OK;
    37d2:	18 8e       	std	Y+24, r1	; 0x18
    37d4:	82 c6       	rjmp	.+3332   	; 0x44da <SevenSegment_Display+0x11d2>
		}
		break;
		case DIO_PORTB:
			switch(TYPE)
    37d6:	8a 81       	ldd	r24, Y+2	; 0x02
    37d8:	28 2f       	mov	r18, r24
    37da:	30 e0       	ldi	r19, 0x00	; 0
    37dc:	3d 8b       	std	Y+21, r19	; 0x15
    37de:	2c 8b       	std	Y+20, r18	; 0x14
    37e0:	8c 89       	ldd	r24, Y+20	; 0x14
    37e2:	9d 89       	ldd	r25, Y+21	; 0x15
    37e4:	00 97       	sbiw	r24, 0x00	; 0
    37e6:	39 f0       	breq	.+14     	; 0x37f6 <SevenSegment_Display+0x4ee>
    37e8:	2c 89       	ldd	r18, Y+20	; 0x14
    37ea:	3d 89       	ldd	r19, Y+21	; 0x15
    37ec:	21 30       	cpi	r18, 0x01	; 1
    37ee:	31 05       	cpc	r19, r1
    37f0:	09 f4       	brne	.+2      	; 0x37f4 <SevenSegment_Display+0x4ec>
    37f2:	0d c1       	rjmp	.+538    	; 0x3a0e <SevenSegment_Display+0x706>
    37f4:	18 c2       	rjmp	.+1072   	; 0x3c26 <SevenSegment_Display+0x91e>
				{
					case CommonCathod:
						DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    37f6:	81 e0       	ldi	r24, 0x01	; 1
    37f8:	6f ef       	ldi	r22, 0xFF	; 255
    37fa:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
						DIO_SetPinValue(DIO_PORTB,Common_PIN,DIO_LOW);
    37fe:	81 e0       	ldi	r24, 0x01	; 1
    3800:	67 e0       	ldi	r22, 0x07	; 7
    3802:	40 e0       	ldi	r20, 0x00	; 0
    3804:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						switch(NUM)
    3808:	8b 81       	ldd	r24, Y+3	; 0x03
    380a:	28 2f       	mov	r18, r24
    380c:	30 e0       	ldi	r19, 0x00	; 0
    380e:	3b 8b       	std	Y+19, r19	; 0x13
    3810:	2a 8b       	std	Y+18, r18	; 0x12
    3812:	8a 89       	ldd	r24, Y+18	; 0x12
    3814:	9b 89       	ldd	r25, Y+19	; 0x13
    3816:	84 30       	cpi	r24, 0x04	; 4
    3818:	91 05       	cpc	r25, r1
    381a:	09 f4       	brne	.+2      	; 0x381e <SevenSegment_Display+0x516>
    381c:	8e c0       	rjmp	.+284    	; 0x393a <SevenSegment_Display+0x632>
    381e:	2a 89       	ldd	r18, Y+18	; 0x12
    3820:	3b 89       	ldd	r19, Y+19	; 0x13
    3822:	25 30       	cpi	r18, 0x05	; 5
    3824:	31 05       	cpc	r19, r1
    3826:	ec f4       	brge	.+58     	; 0x3862 <SevenSegment_Display+0x55a>
    3828:	8a 89       	ldd	r24, Y+18	; 0x12
    382a:	9b 89       	ldd	r25, Y+19	; 0x13
    382c:	81 30       	cpi	r24, 0x01	; 1
    382e:	91 05       	cpc	r25, r1
    3830:	09 f4       	brne	.+2      	; 0x3834 <SevenSegment_Display+0x52c>
    3832:	4a c0       	rjmp	.+148    	; 0x38c8 <SevenSegment_Display+0x5c0>
    3834:	2a 89       	ldd	r18, Y+18	; 0x12
    3836:	3b 89       	ldd	r19, Y+19	; 0x13
    3838:	22 30       	cpi	r18, 0x02	; 2
    383a:	31 05       	cpc	r19, r1
    383c:	2c f4       	brge	.+10     	; 0x3848 <SevenSegment_Display+0x540>
    383e:	8a 89       	ldd	r24, Y+18	; 0x12
    3840:	9b 89       	ldd	r25, Y+19	; 0x13
    3842:	00 97       	sbiw	r24, 0x00	; 0
    3844:	99 f1       	breq	.+102    	; 0x38ac <SevenSegment_Display+0x5a4>
    3846:	e1 c0       	rjmp	.+450    	; 0x3a0a <SevenSegment_Display+0x702>
    3848:	2a 89       	ldd	r18, Y+18	; 0x12
    384a:	3b 89       	ldd	r19, Y+19	; 0x13
    384c:	22 30       	cpi	r18, 0x02	; 2
    384e:	31 05       	cpc	r19, r1
    3850:	09 f4       	brne	.+2      	; 0x3854 <SevenSegment_Display+0x54c>
    3852:	4d c0       	rjmp	.+154    	; 0x38ee <SevenSegment_Display+0x5e6>
    3854:	8a 89       	ldd	r24, Y+18	; 0x12
    3856:	9b 89       	ldd	r25, Y+19	; 0x13
    3858:	83 30       	cpi	r24, 0x03	; 3
    385a:	91 05       	cpc	r25, r1
    385c:	09 f4       	brne	.+2      	; 0x3860 <SevenSegment_Display+0x558>
    385e:	5a c0       	rjmp	.+180    	; 0x3914 <SevenSegment_Display+0x60c>
    3860:	d4 c0       	rjmp	.+424    	; 0x3a0a <SevenSegment_Display+0x702>
    3862:	2a 89       	ldd	r18, Y+18	; 0x12
    3864:	3b 89       	ldd	r19, Y+19	; 0x13
    3866:	27 30       	cpi	r18, 0x07	; 7
    3868:	31 05       	cpc	r19, r1
    386a:	09 f4       	brne	.+2      	; 0x386e <SevenSegment_Display+0x566>
    386c:	9f c0       	rjmp	.+318    	; 0x39ac <SevenSegment_Display+0x6a4>
    386e:	8a 89       	ldd	r24, Y+18	; 0x12
    3870:	9b 89       	ldd	r25, Y+19	; 0x13
    3872:	88 30       	cpi	r24, 0x08	; 8
    3874:	91 05       	cpc	r25, r1
    3876:	6c f4       	brge	.+26     	; 0x3892 <SevenSegment_Display+0x58a>
    3878:	2a 89       	ldd	r18, Y+18	; 0x12
    387a:	3b 89       	ldd	r19, Y+19	; 0x13
    387c:	25 30       	cpi	r18, 0x05	; 5
    387e:	31 05       	cpc	r19, r1
    3880:	09 f4       	brne	.+2      	; 0x3884 <SevenSegment_Display+0x57c>
    3882:	73 c0       	rjmp	.+230    	; 0x396a <SevenSegment_Display+0x662>
    3884:	8a 89       	ldd	r24, Y+18	; 0x12
    3886:	9b 89       	ldd	r25, Y+19	; 0x13
    3888:	86 30       	cpi	r24, 0x06	; 6
    388a:	91 05       	cpc	r25, r1
    388c:	09 f4       	brne	.+2      	; 0x3890 <SevenSegment_Display+0x588>
    388e:	80 c0       	rjmp	.+256    	; 0x3990 <SevenSegment_Display+0x688>
    3890:	bc c0       	rjmp	.+376    	; 0x3a0a <SevenSegment_Display+0x702>
    3892:	2a 89       	ldd	r18, Y+18	; 0x12
    3894:	3b 89       	ldd	r19, Y+19	; 0x13
    3896:	28 30       	cpi	r18, 0x08	; 8
    3898:	31 05       	cpc	r19, r1
    389a:	09 f4       	brne	.+2      	; 0x389e <SevenSegment_Display+0x596>
    389c:	9f c0       	rjmp	.+318    	; 0x39dc <SevenSegment_Display+0x6d4>
    389e:	8a 89       	ldd	r24, Y+18	; 0x12
    38a0:	9b 89       	ldd	r25, Y+19	; 0x13
    38a2:	89 30       	cpi	r24, 0x09	; 9
    38a4:	91 05       	cpc	r25, r1
    38a6:	09 f4       	brne	.+2      	; 0x38aa <SevenSegment_Display+0x5a2>
    38a8:	a2 c0       	rjmp	.+324    	; 0x39ee <SevenSegment_Display+0x6e6>
    38aa:	af c0       	rjmp	.+350    	; 0x3a0a <SevenSegment_Display+0x702>
							{
							case Zero:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    38ac:	81 e0       	ldi	r24, 0x01	; 1
    38ae:	6f ef       	ldi	r22, 0xFF	; 255
    38b0:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_HIGH);
    38b4:	81 e0       	ldi	r24, 0x01	; 1
    38b6:	6f ef       	ldi	r22, 0xFF	; 255
    38b8:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,G,DIO_LOW);
    38bc:	81 e0       	ldi	r24, 0x01	; 1
    38be:	66 e0       	ldi	r22, 0x06	; 6
    38c0:	40 e0       	ldi	r20, 0x00	; 0
    38c2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    38c6:	07 c6       	rjmp	.+3086   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case One:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    38c8:	81 e0       	ldi	r24, 0x01	; 1
    38ca:	6f ef       	ldi	r22, 0xFF	; 255
    38cc:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_LOW);
    38d0:	81 e0       	ldi	r24, 0x01	; 1
    38d2:	60 e0       	ldi	r22, 0x00	; 0
    38d4:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,B,DIO_HIGH);
    38d8:	81 e0       	ldi	r24, 0x01	; 1
    38da:	61 e0       	ldi	r22, 0x01	; 1
    38dc:	41 e0       	ldi	r20, 0x01	; 1
    38de:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,C,DIO_HIGH);
    38e2:	81 e0       	ldi	r24, 0x01	; 1
    38e4:	62 e0       	ldi	r22, 0x02	; 2
    38e6:	41 e0       	ldi	r20, 0x01	; 1
    38e8:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    38ec:	f4 c5       	rjmp	.+3048   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Two:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    38ee:	81 e0       	ldi	r24, 0x01	; 1
    38f0:	6f ef       	ldi	r22, 0xFF	; 255
    38f2:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_HIGH);
    38f6:	81 e0       	ldi	r24, 0x01	; 1
    38f8:	6f ef       	ldi	r22, 0xFF	; 255
    38fa:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,C,DIO_LOW);
    38fe:	81 e0       	ldi	r24, 0x01	; 1
    3900:	62 e0       	ldi	r22, 0x02	; 2
    3902:	40 e0       	ldi	r20, 0x00	; 0
    3904:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,F,DIO_LOW);
    3908:	81 e0       	ldi	r24, 0x01	; 1
    390a:	65 e0       	ldi	r22, 0x05	; 5
    390c:	40 e0       	ldi	r20, 0x00	; 0
    390e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3912:	e1 c5       	rjmp	.+3010   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Three:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3914:	81 e0       	ldi	r24, 0x01	; 1
    3916:	6f ef       	ldi	r22, 0xFF	; 255
    3918:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_HIGH);
    391c:	81 e0       	ldi	r24, 0x01	; 1
    391e:	6f ef       	ldi	r22, 0xFF	; 255
    3920:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,E,DIO_LOW);
    3924:	81 e0       	ldi	r24, 0x01	; 1
    3926:	64 e0       	ldi	r22, 0x04	; 4
    3928:	40 e0       	ldi	r20, 0x00	; 0
    392a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,F,DIO_LOW);
    392e:	81 e0       	ldi	r24, 0x01	; 1
    3930:	65 e0       	ldi	r22, 0x05	; 5
    3932:	40 e0       	ldi	r20, 0x00	; 0
    3934:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3938:	ce c5       	rjmp	.+2972   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Four:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    393a:	81 e0       	ldi	r24, 0x01	; 1
    393c:	6f ef       	ldi	r22, 0xFF	; 255
    393e:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_HIGH);
    3942:	81 e0       	ldi	r24, 0x01	; 1
    3944:	6f ef       	ldi	r22, 0xFF	; 255
    3946:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,A,DIO_LOW);
    394a:	81 e0       	ldi	r24, 0x01	; 1
    394c:	60 e0       	ldi	r22, 0x00	; 0
    394e:	40 e0       	ldi	r20, 0x00	; 0
    3950:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,D,DIO_LOW);
    3954:	81 e0       	ldi	r24, 0x01	; 1
    3956:	63 e0       	ldi	r22, 0x03	; 3
    3958:	40 e0       	ldi	r20, 0x00	; 0
    395a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,E,DIO_LOW);
    395e:	81 e0       	ldi	r24, 0x01	; 1
    3960:	64 e0       	ldi	r22, 0x04	; 4
    3962:	40 e0       	ldi	r20, 0x00	; 0
    3964:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3968:	b6 c5       	rjmp	.+2924   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Five:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    396a:	81 e0       	ldi	r24, 0x01	; 1
    396c:	6f ef       	ldi	r22, 0xFF	; 255
    396e:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_HIGH);
    3972:	81 e0       	ldi	r24, 0x01	; 1
    3974:	6f ef       	ldi	r22, 0xFF	; 255
    3976:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,B,DIO_LOW);
    397a:	81 e0       	ldi	r24, 0x01	; 1
    397c:	61 e0       	ldi	r22, 0x01	; 1
    397e:	40 e0       	ldi	r20, 0x00	; 0
    3980:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,E,DIO_LOW);
    3984:	81 e0       	ldi	r24, 0x01	; 1
    3986:	64 e0       	ldi	r22, 0x04	; 4
    3988:	40 e0       	ldi	r20, 0x00	; 0
    398a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    398e:	a3 c5       	rjmp	.+2886   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Six:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3990:	81 e0       	ldi	r24, 0x01	; 1
    3992:	6f ef       	ldi	r22, 0xFF	; 255
    3994:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_HIGH);
    3998:	81 e0       	ldi	r24, 0x01	; 1
    399a:	6f ef       	ldi	r22, 0xFF	; 255
    399c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,B,DIO_LOW);
    39a0:	81 e0       	ldi	r24, 0x01	; 1
    39a2:	61 e0       	ldi	r22, 0x01	; 1
    39a4:	40 e0       	ldi	r20, 0x00	; 0
    39a6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    39aa:	95 c5       	rjmp	.+2858   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Seven:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    39ac:	81 e0       	ldi	r24, 0x01	; 1
    39ae:	6f ef       	ldi	r22, 0xFF	; 255
    39b0:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_LOW);
    39b4:	81 e0       	ldi	r24, 0x01	; 1
    39b6:	60 e0       	ldi	r22, 0x00	; 0
    39b8:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,A,DIO_HIGH);
    39bc:	81 e0       	ldi	r24, 0x01	; 1
    39be:	60 e0       	ldi	r22, 0x00	; 0
    39c0:	41 e0       	ldi	r20, 0x01	; 1
    39c2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,B,DIO_HIGH);
    39c6:	81 e0       	ldi	r24, 0x01	; 1
    39c8:	61 e0       	ldi	r22, 0x01	; 1
    39ca:	41 e0       	ldi	r20, 0x01	; 1
    39cc:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,C,DIO_HIGH);
    39d0:	81 e0       	ldi	r24, 0x01	; 1
    39d2:	62 e0       	ldi	r22, 0x02	; 2
    39d4:	41 e0       	ldi	r20, 0x01	; 1
    39d6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    39da:	7d c5       	rjmp	.+2810   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Eight:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    39dc:	81 e0       	ldi	r24, 0x01	; 1
    39de:	6f ef       	ldi	r22, 0xFF	; 255
    39e0:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_HIGH);
    39e4:	81 e0       	ldi	r24, 0x01	; 1
    39e6:	6f ef       	ldi	r22, 0xFF	; 255
    39e8:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
    39ec:	74 c5       	rjmp	.+2792   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Nine:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    39ee:	81 e0       	ldi	r24, 0x01	; 1
    39f0:	6f ef       	ldi	r22, 0xFF	; 255
    39f2:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_HIGH);
    39f6:	81 e0       	ldi	r24, 0x01	; 1
    39f8:	6f ef       	ldi	r22, 0xFF	; 255
    39fa:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,E,DIO_LOW);
    39fe:	81 e0       	ldi	r24, 0x01	; 1
    3a00:	64 e0       	ldi	r22, 0x04	; 4
    3a02:	40 e0       	ldi	r20, 0x00	; 0
    3a04:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3a08:	66 c5       	rjmp	.+2764   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							default:
							return E_OK;
    3a0a:	18 8e       	std	Y+24, r1	; 0x18
    3a0c:	66 c5       	rjmp	.+2764   	; 0x44da <SevenSegment_Display+0x11d2>
						}
						break;
				case CommonAnode:
					DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3a0e:	81 e0       	ldi	r24, 0x01	; 1
    3a10:	6f ef       	ldi	r22, 0xFF	; 255
    3a12:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
					DIO_SetPinValue(DIO_PORTB,Common_PIN,DIO_HIGH);
    3a16:	81 e0       	ldi	r24, 0x01	; 1
    3a18:	67 e0       	ldi	r22, 0x07	; 7
    3a1a:	41 e0       	ldi	r20, 0x01	; 1
    3a1c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
					switch(NUM)
    3a20:	8b 81       	ldd	r24, Y+3	; 0x03
    3a22:	28 2f       	mov	r18, r24
    3a24:	30 e0       	ldi	r19, 0x00	; 0
    3a26:	39 8b       	std	Y+17, r19	; 0x11
    3a28:	28 8b       	std	Y+16, r18	; 0x10
    3a2a:	88 89       	ldd	r24, Y+16	; 0x10
    3a2c:	99 89       	ldd	r25, Y+17	; 0x11
    3a2e:	84 30       	cpi	r24, 0x04	; 4
    3a30:	91 05       	cpc	r25, r1
    3a32:	09 f4       	brne	.+2      	; 0x3a36 <SevenSegment_Display+0x72e>
    3a34:	8e c0       	rjmp	.+284    	; 0x3b52 <SevenSegment_Display+0x84a>
    3a36:	28 89       	ldd	r18, Y+16	; 0x10
    3a38:	39 89       	ldd	r19, Y+17	; 0x11
    3a3a:	25 30       	cpi	r18, 0x05	; 5
    3a3c:	31 05       	cpc	r19, r1
    3a3e:	ec f4       	brge	.+58     	; 0x3a7a <SevenSegment_Display+0x772>
    3a40:	88 89       	ldd	r24, Y+16	; 0x10
    3a42:	99 89       	ldd	r25, Y+17	; 0x11
    3a44:	81 30       	cpi	r24, 0x01	; 1
    3a46:	91 05       	cpc	r25, r1
    3a48:	09 f4       	brne	.+2      	; 0x3a4c <SevenSegment_Display+0x744>
    3a4a:	4a c0       	rjmp	.+148    	; 0x3ae0 <SevenSegment_Display+0x7d8>
    3a4c:	28 89       	ldd	r18, Y+16	; 0x10
    3a4e:	39 89       	ldd	r19, Y+17	; 0x11
    3a50:	22 30       	cpi	r18, 0x02	; 2
    3a52:	31 05       	cpc	r19, r1
    3a54:	2c f4       	brge	.+10     	; 0x3a60 <SevenSegment_Display+0x758>
    3a56:	88 89       	ldd	r24, Y+16	; 0x10
    3a58:	99 89       	ldd	r25, Y+17	; 0x11
    3a5a:	00 97       	sbiw	r24, 0x00	; 0
    3a5c:	99 f1       	breq	.+102    	; 0x3ac4 <SevenSegment_Display+0x7bc>
    3a5e:	e1 c0       	rjmp	.+450    	; 0x3c22 <SevenSegment_Display+0x91a>
    3a60:	28 89       	ldd	r18, Y+16	; 0x10
    3a62:	39 89       	ldd	r19, Y+17	; 0x11
    3a64:	22 30       	cpi	r18, 0x02	; 2
    3a66:	31 05       	cpc	r19, r1
    3a68:	09 f4       	brne	.+2      	; 0x3a6c <SevenSegment_Display+0x764>
    3a6a:	4d c0       	rjmp	.+154    	; 0x3b06 <SevenSegment_Display+0x7fe>
    3a6c:	88 89       	ldd	r24, Y+16	; 0x10
    3a6e:	99 89       	ldd	r25, Y+17	; 0x11
    3a70:	83 30       	cpi	r24, 0x03	; 3
    3a72:	91 05       	cpc	r25, r1
    3a74:	09 f4       	brne	.+2      	; 0x3a78 <SevenSegment_Display+0x770>
    3a76:	5a c0       	rjmp	.+180    	; 0x3b2c <SevenSegment_Display+0x824>
    3a78:	d4 c0       	rjmp	.+424    	; 0x3c22 <SevenSegment_Display+0x91a>
    3a7a:	28 89       	ldd	r18, Y+16	; 0x10
    3a7c:	39 89       	ldd	r19, Y+17	; 0x11
    3a7e:	27 30       	cpi	r18, 0x07	; 7
    3a80:	31 05       	cpc	r19, r1
    3a82:	09 f4       	brne	.+2      	; 0x3a86 <SevenSegment_Display+0x77e>
    3a84:	9f c0       	rjmp	.+318    	; 0x3bc4 <SevenSegment_Display+0x8bc>
    3a86:	88 89       	ldd	r24, Y+16	; 0x10
    3a88:	99 89       	ldd	r25, Y+17	; 0x11
    3a8a:	88 30       	cpi	r24, 0x08	; 8
    3a8c:	91 05       	cpc	r25, r1
    3a8e:	6c f4       	brge	.+26     	; 0x3aaa <SevenSegment_Display+0x7a2>
    3a90:	28 89       	ldd	r18, Y+16	; 0x10
    3a92:	39 89       	ldd	r19, Y+17	; 0x11
    3a94:	25 30       	cpi	r18, 0x05	; 5
    3a96:	31 05       	cpc	r19, r1
    3a98:	09 f4       	brne	.+2      	; 0x3a9c <SevenSegment_Display+0x794>
    3a9a:	73 c0       	rjmp	.+230    	; 0x3b82 <SevenSegment_Display+0x87a>
    3a9c:	88 89       	ldd	r24, Y+16	; 0x10
    3a9e:	99 89       	ldd	r25, Y+17	; 0x11
    3aa0:	86 30       	cpi	r24, 0x06	; 6
    3aa2:	91 05       	cpc	r25, r1
    3aa4:	09 f4       	brne	.+2      	; 0x3aa8 <SevenSegment_Display+0x7a0>
    3aa6:	80 c0       	rjmp	.+256    	; 0x3ba8 <SevenSegment_Display+0x8a0>
    3aa8:	bc c0       	rjmp	.+376    	; 0x3c22 <SevenSegment_Display+0x91a>
    3aaa:	28 89       	ldd	r18, Y+16	; 0x10
    3aac:	39 89       	ldd	r19, Y+17	; 0x11
    3aae:	28 30       	cpi	r18, 0x08	; 8
    3ab0:	31 05       	cpc	r19, r1
    3ab2:	09 f4       	brne	.+2      	; 0x3ab6 <SevenSegment_Display+0x7ae>
    3ab4:	9f c0       	rjmp	.+318    	; 0x3bf4 <SevenSegment_Display+0x8ec>
    3ab6:	88 89       	ldd	r24, Y+16	; 0x10
    3ab8:	99 89       	ldd	r25, Y+17	; 0x11
    3aba:	89 30       	cpi	r24, 0x09	; 9
    3abc:	91 05       	cpc	r25, r1
    3abe:	09 f4       	brne	.+2      	; 0x3ac2 <SevenSegment_Display+0x7ba>
    3ac0:	a2 c0       	rjmp	.+324    	; 0x3c06 <SevenSegment_Display+0x8fe>
    3ac2:	af c0       	rjmp	.+350    	; 0x3c22 <SevenSegment_Display+0x91a>
						{
							case Zero:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3ac4:	81 e0       	ldi	r24, 0x01	; 1
    3ac6:	6f ef       	ldi	r22, 0xFF	; 255
    3ac8:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_LOW);
    3acc:	81 e0       	ldi	r24, 0x01	; 1
    3ace:	60 e0       	ldi	r22, 0x00	; 0
    3ad0:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,G,DIO_HIGH);
    3ad4:	81 e0       	ldi	r24, 0x01	; 1
    3ad6:	66 e0       	ldi	r22, 0x06	; 6
    3ad8:	41 e0       	ldi	r20, 0x01	; 1
    3ada:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3ade:	fb c4       	rjmp	.+2550   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case One:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3ae0:	81 e0       	ldi	r24, 0x01	; 1
    3ae2:	6f ef       	ldi	r22, 0xFF	; 255
    3ae4:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_HIGH);
    3ae8:	81 e0       	ldi	r24, 0x01	; 1
    3aea:	6f ef       	ldi	r22, 0xFF	; 255
    3aec:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,B,DIO_LOW);
    3af0:	81 e0       	ldi	r24, 0x01	; 1
    3af2:	61 e0       	ldi	r22, 0x01	; 1
    3af4:	40 e0       	ldi	r20, 0x00	; 0
    3af6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,C,DIO_LOW);
    3afa:	81 e0       	ldi	r24, 0x01	; 1
    3afc:	62 e0       	ldi	r22, 0x02	; 2
    3afe:	40 e0       	ldi	r20, 0x00	; 0
    3b00:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3b04:	e8 c4       	rjmp	.+2512   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Two:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3b06:	81 e0       	ldi	r24, 0x01	; 1
    3b08:	6f ef       	ldi	r22, 0xFF	; 255
    3b0a:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_LOW);
    3b0e:	81 e0       	ldi	r24, 0x01	; 1
    3b10:	60 e0       	ldi	r22, 0x00	; 0
    3b12:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,C,DIO_HIGH);
    3b16:	81 e0       	ldi	r24, 0x01	; 1
    3b18:	62 e0       	ldi	r22, 0x02	; 2
    3b1a:	41 e0       	ldi	r20, 0x01	; 1
    3b1c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,F,DIO_HIGH);
    3b20:	81 e0       	ldi	r24, 0x01	; 1
    3b22:	65 e0       	ldi	r22, 0x05	; 5
    3b24:	41 e0       	ldi	r20, 0x01	; 1
    3b26:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3b2a:	d5 c4       	rjmp	.+2474   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Three:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3b2c:	81 e0       	ldi	r24, 0x01	; 1
    3b2e:	6f ef       	ldi	r22, 0xFF	; 255
    3b30:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_LOW);
    3b34:	81 e0       	ldi	r24, 0x01	; 1
    3b36:	60 e0       	ldi	r22, 0x00	; 0
    3b38:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,E,DIO_HIGH);
    3b3c:	81 e0       	ldi	r24, 0x01	; 1
    3b3e:	64 e0       	ldi	r22, 0x04	; 4
    3b40:	41 e0       	ldi	r20, 0x01	; 1
    3b42:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,F,DIO_HIGH);
    3b46:	81 e0       	ldi	r24, 0x01	; 1
    3b48:	65 e0       	ldi	r22, 0x05	; 5
    3b4a:	41 e0       	ldi	r20, 0x01	; 1
    3b4c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3b50:	c2 c4       	rjmp	.+2436   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Four:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3b52:	81 e0       	ldi	r24, 0x01	; 1
    3b54:	6f ef       	ldi	r22, 0xFF	; 255
    3b56:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_LOW);
    3b5a:	81 e0       	ldi	r24, 0x01	; 1
    3b5c:	60 e0       	ldi	r22, 0x00	; 0
    3b5e:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,A,DIO_HIGH);
    3b62:	81 e0       	ldi	r24, 0x01	; 1
    3b64:	60 e0       	ldi	r22, 0x00	; 0
    3b66:	41 e0       	ldi	r20, 0x01	; 1
    3b68:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,D,DIO_HIGH);
    3b6c:	81 e0       	ldi	r24, 0x01	; 1
    3b6e:	63 e0       	ldi	r22, 0x03	; 3
    3b70:	41 e0       	ldi	r20, 0x01	; 1
    3b72:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,E,DIO_HIGH);
    3b76:	81 e0       	ldi	r24, 0x01	; 1
    3b78:	64 e0       	ldi	r22, 0x04	; 4
    3b7a:	41 e0       	ldi	r20, 0x01	; 1
    3b7c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3b80:	aa c4       	rjmp	.+2388   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Five:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3b82:	81 e0       	ldi	r24, 0x01	; 1
    3b84:	6f ef       	ldi	r22, 0xFF	; 255
    3b86:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_LOW);
    3b8a:	81 e0       	ldi	r24, 0x01	; 1
    3b8c:	60 e0       	ldi	r22, 0x00	; 0
    3b8e:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,B,DIO_HIGH);
    3b92:	81 e0       	ldi	r24, 0x01	; 1
    3b94:	61 e0       	ldi	r22, 0x01	; 1
    3b96:	41 e0       	ldi	r20, 0x01	; 1
    3b98:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,E,DIO_HIGH);
    3b9c:	81 e0       	ldi	r24, 0x01	; 1
    3b9e:	64 e0       	ldi	r22, 0x04	; 4
    3ba0:	41 e0       	ldi	r20, 0x01	; 1
    3ba2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3ba6:	97 c4       	rjmp	.+2350   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Six:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3ba8:	81 e0       	ldi	r24, 0x01	; 1
    3baa:	6f ef       	ldi	r22, 0xFF	; 255
    3bac:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_LOW);
    3bb0:	81 e0       	ldi	r24, 0x01	; 1
    3bb2:	60 e0       	ldi	r22, 0x00	; 0
    3bb4:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,B,DIO_HIGH);
    3bb8:	81 e0       	ldi	r24, 0x01	; 1
    3bba:	61 e0       	ldi	r22, 0x01	; 1
    3bbc:	41 e0       	ldi	r20, 0x01	; 1
    3bbe:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3bc2:	89 c4       	rjmp	.+2322   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Seven:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3bc4:	81 e0       	ldi	r24, 0x01	; 1
    3bc6:	6f ef       	ldi	r22, 0xFF	; 255
    3bc8:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_HIGH);
    3bcc:	81 e0       	ldi	r24, 0x01	; 1
    3bce:	6f ef       	ldi	r22, 0xFF	; 255
    3bd0:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,A,DIO_LOW);
    3bd4:	81 e0       	ldi	r24, 0x01	; 1
    3bd6:	60 e0       	ldi	r22, 0x00	; 0
    3bd8:	40 e0       	ldi	r20, 0x00	; 0
    3bda:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,B,DIO_LOW);
    3bde:	81 e0       	ldi	r24, 0x01	; 1
    3be0:	61 e0       	ldi	r22, 0x01	; 1
    3be2:	40 e0       	ldi	r20, 0x00	; 0
    3be4:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTB,C,DIO_LOW);
    3be8:	81 e0       	ldi	r24, 0x01	; 1
    3bea:	62 e0       	ldi	r22, 0x02	; 2
    3bec:	40 e0       	ldi	r20, 0x00	; 0
    3bee:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3bf2:	71 c4       	rjmp	.+2274   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Eight:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3bf4:	81 e0       	ldi	r24, 0x01	; 1
    3bf6:	6f ef       	ldi	r22, 0xFF	; 255
    3bf8:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_LOW);
    3bfc:	81 e0       	ldi	r24, 0x01	; 1
    3bfe:	60 e0       	ldi	r22, 0x00	; 0
    3c00:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
    3c04:	68 c4       	rjmp	.+2256   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Nine:
								DIO_SetPortDirection(DIO_PORTB,PORT_OUTPUT);
    3c06:	81 e0       	ldi	r24, 0x01	; 1
    3c08:	6f ef       	ldi	r22, 0xFF	; 255
    3c0a:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTB,PORT_LOW);
    3c0e:	81 e0       	ldi	r24, 0x01	; 1
    3c10:	60 e0       	ldi	r22, 0x00	; 0
    3c12:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTB,E,DIO_HIGH);
    3c16:	81 e0       	ldi	r24, 0x01	; 1
    3c18:	64 e0       	ldi	r22, 0x04	; 4
    3c1a:	41 e0       	ldi	r20, 0x01	; 1
    3c1c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3c20:	5a c4       	rjmp	.+2228   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							default:
							return E_OK;
    3c22:	18 8e       	std	Y+24, r1	; 0x18
    3c24:	5a c4       	rjmp	.+2228   	; 0x44da <SevenSegment_Display+0x11d2>
						}
				break;
				default:
				return E_OK;
    3c26:	18 8e       	std	Y+24, r1	; 0x18
    3c28:	58 c4       	rjmp	.+2224   	; 0x44da <SevenSegment_Display+0x11d2>
			}
			break;
		case DIO_PORTC:
			switch(TYPE)
    3c2a:	8a 81       	ldd	r24, Y+2	; 0x02
    3c2c:	28 2f       	mov	r18, r24
    3c2e:	30 e0       	ldi	r19, 0x00	; 0
    3c30:	3f 87       	std	Y+15, r19	; 0x0f
    3c32:	2e 87       	std	Y+14, r18	; 0x0e
    3c34:	8e 85       	ldd	r24, Y+14	; 0x0e
    3c36:	9f 85       	ldd	r25, Y+15	; 0x0f
    3c38:	00 97       	sbiw	r24, 0x00	; 0
    3c3a:	39 f0       	breq	.+14     	; 0x3c4a <SevenSegment_Display+0x942>
    3c3c:	2e 85       	ldd	r18, Y+14	; 0x0e
    3c3e:	3f 85       	ldd	r19, Y+15	; 0x0f
    3c40:	21 30       	cpi	r18, 0x01	; 1
    3c42:	31 05       	cpc	r19, r1
    3c44:	09 f4       	brne	.+2      	; 0x3c48 <SevenSegment_Display+0x940>
    3c46:	0d c1       	rjmp	.+538    	; 0x3e62 <SevenSegment_Display+0xb5a>
    3c48:	18 c2       	rjmp	.+1072   	; 0x407a <SevenSegment_Display+0xd72>
				{
					case CommonCathod:
						DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3c4a:	82 e0       	ldi	r24, 0x02	; 2
    3c4c:	6f ef       	ldi	r22, 0xFF	; 255
    3c4e:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
						DIO_SetPinValue(DIO_PORTC,Common_PIN,DIO_LOW);
    3c52:	82 e0       	ldi	r24, 0x02	; 2
    3c54:	67 e0       	ldi	r22, 0x07	; 7
    3c56:	40 e0       	ldi	r20, 0x00	; 0
    3c58:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						switch(NUM)
    3c5c:	8b 81       	ldd	r24, Y+3	; 0x03
    3c5e:	28 2f       	mov	r18, r24
    3c60:	30 e0       	ldi	r19, 0x00	; 0
    3c62:	3d 87       	std	Y+13, r19	; 0x0d
    3c64:	2c 87       	std	Y+12, r18	; 0x0c
    3c66:	8c 85       	ldd	r24, Y+12	; 0x0c
    3c68:	9d 85       	ldd	r25, Y+13	; 0x0d
    3c6a:	84 30       	cpi	r24, 0x04	; 4
    3c6c:	91 05       	cpc	r25, r1
    3c6e:	09 f4       	brne	.+2      	; 0x3c72 <SevenSegment_Display+0x96a>
    3c70:	8e c0       	rjmp	.+284    	; 0x3d8e <SevenSegment_Display+0xa86>
    3c72:	2c 85       	ldd	r18, Y+12	; 0x0c
    3c74:	3d 85       	ldd	r19, Y+13	; 0x0d
    3c76:	25 30       	cpi	r18, 0x05	; 5
    3c78:	31 05       	cpc	r19, r1
    3c7a:	ec f4       	brge	.+58     	; 0x3cb6 <SevenSegment_Display+0x9ae>
    3c7c:	8c 85       	ldd	r24, Y+12	; 0x0c
    3c7e:	9d 85       	ldd	r25, Y+13	; 0x0d
    3c80:	81 30       	cpi	r24, 0x01	; 1
    3c82:	91 05       	cpc	r25, r1
    3c84:	09 f4       	brne	.+2      	; 0x3c88 <SevenSegment_Display+0x980>
    3c86:	4a c0       	rjmp	.+148    	; 0x3d1c <SevenSegment_Display+0xa14>
    3c88:	2c 85       	ldd	r18, Y+12	; 0x0c
    3c8a:	3d 85       	ldd	r19, Y+13	; 0x0d
    3c8c:	22 30       	cpi	r18, 0x02	; 2
    3c8e:	31 05       	cpc	r19, r1
    3c90:	2c f4       	brge	.+10     	; 0x3c9c <SevenSegment_Display+0x994>
    3c92:	8c 85       	ldd	r24, Y+12	; 0x0c
    3c94:	9d 85       	ldd	r25, Y+13	; 0x0d
    3c96:	00 97       	sbiw	r24, 0x00	; 0
    3c98:	99 f1       	breq	.+102    	; 0x3d00 <SevenSegment_Display+0x9f8>
    3c9a:	e1 c0       	rjmp	.+450    	; 0x3e5e <SevenSegment_Display+0xb56>
    3c9c:	2c 85       	ldd	r18, Y+12	; 0x0c
    3c9e:	3d 85       	ldd	r19, Y+13	; 0x0d
    3ca0:	22 30       	cpi	r18, 0x02	; 2
    3ca2:	31 05       	cpc	r19, r1
    3ca4:	09 f4       	brne	.+2      	; 0x3ca8 <SevenSegment_Display+0x9a0>
    3ca6:	4d c0       	rjmp	.+154    	; 0x3d42 <SevenSegment_Display+0xa3a>
    3ca8:	8c 85       	ldd	r24, Y+12	; 0x0c
    3caa:	9d 85       	ldd	r25, Y+13	; 0x0d
    3cac:	83 30       	cpi	r24, 0x03	; 3
    3cae:	91 05       	cpc	r25, r1
    3cb0:	09 f4       	brne	.+2      	; 0x3cb4 <SevenSegment_Display+0x9ac>
    3cb2:	5a c0       	rjmp	.+180    	; 0x3d68 <SevenSegment_Display+0xa60>
    3cb4:	d4 c0       	rjmp	.+424    	; 0x3e5e <SevenSegment_Display+0xb56>
    3cb6:	2c 85       	ldd	r18, Y+12	; 0x0c
    3cb8:	3d 85       	ldd	r19, Y+13	; 0x0d
    3cba:	27 30       	cpi	r18, 0x07	; 7
    3cbc:	31 05       	cpc	r19, r1
    3cbe:	09 f4       	brne	.+2      	; 0x3cc2 <SevenSegment_Display+0x9ba>
    3cc0:	9f c0       	rjmp	.+318    	; 0x3e00 <SevenSegment_Display+0xaf8>
    3cc2:	8c 85       	ldd	r24, Y+12	; 0x0c
    3cc4:	9d 85       	ldd	r25, Y+13	; 0x0d
    3cc6:	88 30       	cpi	r24, 0x08	; 8
    3cc8:	91 05       	cpc	r25, r1
    3cca:	6c f4       	brge	.+26     	; 0x3ce6 <SevenSegment_Display+0x9de>
    3ccc:	2c 85       	ldd	r18, Y+12	; 0x0c
    3cce:	3d 85       	ldd	r19, Y+13	; 0x0d
    3cd0:	25 30       	cpi	r18, 0x05	; 5
    3cd2:	31 05       	cpc	r19, r1
    3cd4:	09 f4       	brne	.+2      	; 0x3cd8 <SevenSegment_Display+0x9d0>
    3cd6:	73 c0       	rjmp	.+230    	; 0x3dbe <SevenSegment_Display+0xab6>
    3cd8:	8c 85       	ldd	r24, Y+12	; 0x0c
    3cda:	9d 85       	ldd	r25, Y+13	; 0x0d
    3cdc:	86 30       	cpi	r24, 0x06	; 6
    3cde:	91 05       	cpc	r25, r1
    3ce0:	09 f4       	brne	.+2      	; 0x3ce4 <SevenSegment_Display+0x9dc>
    3ce2:	80 c0       	rjmp	.+256    	; 0x3de4 <SevenSegment_Display+0xadc>
    3ce4:	bc c0       	rjmp	.+376    	; 0x3e5e <SevenSegment_Display+0xb56>
    3ce6:	2c 85       	ldd	r18, Y+12	; 0x0c
    3ce8:	3d 85       	ldd	r19, Y+13	; 0x0d
    3cea:	28 30       	cpi	r18, 0x08	; 8
    3cec:	31 05       	cpc	r19, r1
    3cee:	09 f4       	brne	.+2      	; 0x3cf2 <SevenSegment_Display+0x9ea>
    3cf0:	9f c0       	rjmp	.+318    	; 0x3e30 <SevenSegment_Display+0xb28>
    3cf2:	8c 85       	ldd	r24, Y+12	; 0x0c
    3cf4:	9d 85       	ldd	r25, Y+13	; 0x0d
    3cf6:	89 30       	cpi	r24, 0x09	; 9
    3cf8:	91 05       	cpc	r25, r1
    3cfa:	09 f4       	brne	.+2      	; 0x3cfe <SevenSegment_Display+0x9f6>
    3cfc:	a2 c0       	rjmp	.+324    	; 0x3e42 <SevenSegment_Display+0xb3a>
    3cfe:	af c0       	rjmp	.+350    	; 0x3e5e <SevenSegment_Display+0xb56>
							{
							case Zero:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3d00:	82 e0       	ldi	r24, 0x02	; 2
    3d02:	6f ef       	ldi	r22, 0xFF	; 255
    3d04:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_HIGH);
    3d08:	82 e0       	ldi	r24, 0x02	; 2
    3d0a:	6f ef       	ldi	r22, 0xFF	; 255
    3d0c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,G,DIO_LOW);
    3d10:	82 e0       	ldi	r24, 0x02	; 2
    3d12:	66 e0       	ldi	r22, 0x06	; 6
    3d14:	40 e0       	ldi	r20, 0x00	; 0
    3d16:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3d1a:	dd c3       	rjmp	.+1978   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case One:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3d1c:	82 e0       	ldi	r24, 0x02	; 2
    3d1e:	6f ef       	ldi	r22, 0xFF	; 255
    3d20:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_LOW);
    3d24:	82 e0       	ldi	r24, 0x02	; 2
    3d26:	60 e0       	ldi	r22, 0x00	; 0
    3d28:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,B,DIO_HIGH);
    3d2c:	82 e0       	ldi	r24, 0x02	; 2
    3d2e:	61 e0       	ldi	r22, 0x01	; 1
    3d30:	41 e0       	ldi	r20, 0x01	; 1
    3d32:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,C,DIO_HIGH);
    3d36:	82 e0       	ldi	r24, 0x02	; 2
    3d38:	62 e0       	ldi	r22, 0x02	; 2
    3d3a:	41 e0       	ldi	r20, 0x01	; 1
    3d3c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3d40:	ca c3       	rjmp	.+1940   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Two:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3d42:	82 e0       	ldi	r24, 0x02	; 2
    3d44:	6f ef       	ldi	r22, 0xFF	; 255
    3d46:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_HIGH);
    3d4a:	82 e0       	ldi	r24, 0x02	; 2
    3d4c:	6f ef       	ldi	r22, 0xFF	; 255
    3d4e:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,C,DIO_LOW);
    3d52:	82 e0       	ldi	r24, 0x02	; 2
    3d54:	62 e0       	ldi	r22, 0x02	; 2
    3d56:	40 e0       	ldi	r20, 0x00	; 0
    3d58:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,F,DIO_LOW);
    3d5c:	82 e0       	ldi	r24, 0x02	; 2
    3d5e:	65 e0       	ldi	r22, 0x05	; 5
    3d60:	40 e0       	ldi	r20, 0x00	; 0
    3d62:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3d66:	b7 c3       	rjmp	.+1902   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Three:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3d68:	82 e0       	ldi	r24, 0x02	; 2
    3d6a:	6f ef       	ldi	r22, 0xFF	; 255
    3d6c:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_HIGH);
    3d70:	82 e0       	ldi	r24, 0x02	; 2
    3d72:	6f ef       	ldi	r22, 0xFF	; 255
    3d74:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,E,DIO_LOW);
    3d78:	82 e0       	ldi	r24, 0x02	; 2
    3d7a:	64 e0       	ldi	r22, 0x04	; 4
    3d7c:	40 e0       	ldi	r20, 0x00	; 0
    3d7e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,F,DIO_LOW);
    3d82:	82 e0       	ldi	r24, 0x02	; 2
    3d84:	65 e0       	ldi	r22, 0x05	; 5
    3d86:	40 e0       	ldi	r20, 0x00	; 0
    3d88:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3d8c:	a4 c3       	rjmp	.+1864   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Four:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3d8e:	82 e0       	ldi	r24, 0x02	; 2
    3d90:	6f ef       	ldi	r22, 0xFF	; 255
    3d92:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_HIGH);
    3d96:	82 e0       	ldi	r24, 0x02	; 2
    3d98:	6f ef       	ldi	r22, 0xFF	; 255
    3d9a:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,A,DIO_LOW);
    3d9e:	82 e0       	ldi	r24, 0x02	; 2
    3da0:	60 e0       	ldi	r22, 0x00	; 0
    3da2:	40 e0       	ldi	r20, 0x00	; 0
    3da4:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,D,DIO_LOW);
    3da8:	82 e0       	ldi	r24, 0x02	; 2
    3daa:	63 e0       	ldi	r22, 0x03	; 3
    3dac:	40 e0       	ldi	r20, 0x00	; 0
    3dae:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,E,DIO_LOW);
    3db2:	82 e0       	ldi	r24, 0x02	; 2
    3db4:	64 e0       	ldi	r22, 0x04	; 4
    3db6:	40 e0       	ldi	r20, 0x00	; 0
    3db8:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3dbc:	8c c3       	rjmp	.+1816   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Five:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3dbe:	82 e0       	ldi	r24, 0x02	; 2
    3dc0:	6f ef       	ldi	r22, 0xFF	; 255
    3dc2:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_HIGH);
    3dc6:	82 e0       	ldi	r24, 0x02	; 2
    3dc8:	6f ef       	ldi	r22, 0xFF	; 255
    3dca:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,B,DIO_LOW);
    3dce:	82 e0       	ldi	r24, 0x02	; 2
    3dd0:	61 e0       	ldi	r22, 0x01	; 1
    3dd2:	40 e0       	ldi	r20, 0x00	; 0
    3dd4:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,E,DIO_LOW);
    3dd8:	82 e0       	ldi	r24, 0x02	; 2
    3dda:	64 e0       	ldi	r22, 0x04	; 4
    3ddc:	40 e0       	ldi	r20, 0x00	; 0
    3dde:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3de2:	79 c3       	rjmp	.+1778   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Six:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3de4:	82 e0       	ldi	r24, 0x02	; 2
    3de6:	6f ef       	ldi	r22, 0xFF	; 255
    3de8:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_HIGH);
    3dec:	82 e0       	ldi	r24, 0x02	; 2
    3dee:	6f ef       	ldi	r22, 0xFF	; 255
    3df0:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,B,DIO_LOW);
    3df4:	82 e0       	ldi	r24, 0x02	; 2
    3df6:	61 e0       	ldi	r22, 0x01	; 1
    3df8:	40 e0       	ldi	r20, 0x00	; 0
    3dfa:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3dfe:	6b c3       	rjmp	.+1750   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Seven:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3e00:	82 e0       	ldi	r24, 0x02	; 2
    3e02:	6f ef       	ldi	r22, 0xFF	; 255
    3e04:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_LOW);
    3e08:	82 e0       	ldi	r24, 0x02	; 2
    3e0a:	60 e0       	ldi	r22, 0x00	; 0
    3e0c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,A,DIO_HIGH);
    3e10:	82 e0       	ldi	r24, 0x02	; 2
    3e12:	60 e0       	ldi	r22, 0x00	; 0
    3e14:	41 e0       	ldi	r20, 0x01	; 1
    3e16:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,B,DIO_HIGH);
    3e1a:	82 e0       	ldi	r24, 0x02	; 2
    3e1c:	61 e0       	ldi	r22, 0x01	; 1
    3e1e:	41 e0       	ldi	r20, 0x01	; 1
    3e20:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,C,DIO_HIGH);
    3e24:	82 e0       	ldi	r24, 0x02	; 2
    3e26:	62 e0       	ldi	r22, 0x02	; 2
    3e28:	41 e0       	ldi	r20, 0x01	; 1
    3e2a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3e2e:	53 c3       	rjmp	.+1702   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Eight:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3e30:	82 e0       	ldi	r24, 0x02	; 2
    3e32:	6f ef       	ldi	r22, 0xFF	; 255
    3e34:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_HIGH);
    3e38:	82 e0       	ldi	r24, 0x02	; 2
    3e3a:	6f ef       	ldi	r22, 0xFF	; 255
    3e3c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
    3e40:	4a c3       	rjmp	.+1684   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Nine:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3e42:	82 e0       	ldi	r24, 0x02	; 2
    3e44:	6f ef       	ldi	r22, 0xFF	; 255
    3e46:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_HIGH);
    3e4a:	82 e0       	ldi	r24, 0x02	; 2
    3e4c:	6f ef       	ldi	r22, 0xFF	; 255
    3e4e:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,E,DIO_LOW);
    3e52:	82 e0       	ldi	r24, 0x02	; 2
    3e54:	64 e0       	ldi	r22, 0x04	; 4
    3e56:	40 e0       	ldi	r20, 0x00	; 0
    3e58:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3e5c:	3c c3       	rjmp	.+1656   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							default:
							return E_OK;
    3e5e:	18 8e       	std	Y+24, r1	; 0x18
    3e60:	3c c3       	rjmp	.+1656   	; 0x44da <SevenSegment_Display+0x11d2>
						}
						break;
				case CommonAnode:
					DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3e62:	82 e0       	ldi	r24, 0x02	; 2
    3e64:	6f ef       	ldi	r22, 0xFF	; 255
    3e66:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
					DIO_SetPinValue(DIO_PORTC,Common_PIN,DIO_HIGH);
    3e6a:	82 e0       	ldi	r24, 0x02	; 2
    3e6c:	67 e0       	ldi	r22, 0x07	; 7
    3e6e:	41 e0       	ldi	r20, 0x01	; 1
    3e70:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
					switch(NUM)
    3e74:	8b 81       	ldd	r24, Y+3	; 0x03
    3e76:	28 2f       	mov	r18, r24
    3e78:	30 e0       	ldi	r19, 0x00	; 0
    3e7a:	3b 87       	std	Y+11, r19	; 0x0b
    3e7c:	2a 87       	std	Y+10, r18	; 0x0a
    3e7e:	8a 85       	ldd	r24, Y+10	; 0x0a
    3e80:	9b 85       	ldd	r25, Y+11	; 0x0b
    3e82:	84 30       	cpi	r24, 0x04	; 4
    3e84:	91 05       	cpc	r25, r1
    3e86:	09 f4       	brne	.+2      	; 0x3e8a <SevenSegment_Display+0xb82>
    3e88:	8e c0       	rjmp	.+284    	; 0x3fa6 <SevenSegment_Display+0xc9e>
    3e8a:	2a 85       	ldd	r18, Y+10	; 0x0a
    3e8c:	3b 85       	ldd	r19, Y+11	; 0x0b
    3e8e:	25 30       	cpi	r18, 0x05	; 5
    3e90:	31 05       	cpc	r19, r1
    3e92:	ec f4       	brge	.+58     	; 0x3ece <SevenSegment_Display+0xbc6>
    3e94:	8a 85       	ldd	r24, Y+10	; 0x0a
    3e96:	9b 85       	ldd	r25, Y+11	; 0x0b
    3e98:	81 30       	cpi	r24, 0x01	; 1
    3e9a:	91 05       	cpc	r25, r1
    3e9c:	09 f4       	brne	.+2      	; 0x3ea0 <SevenSegment_Display+0xb98>
    3e9e:	4a c0       	rjmp	.+148    	; 0x3f34 <SevenSegment_Display+0xc2c>
    3ea0:	2a 85       	ldd	r18, Y+10	; 0x0a
    3ea2:	3b 85       	ldd	r19, Y+11	; 0x0b
    3ea4:	22 30       	cpi	r18, 0x02	; 2
    3ea6:	31 05       	cpc	r19, r1
    3ea8:	2c f4       	brge	.+10     	; 0x3eb4 <SevenSegment_Display+0xbac>
    3eaa:	8a 85       	ldd	r24, Y+10	; 0x0a
    3eac:	9b 85       	ldd	r25, Y+11	; 0x0b
    3eae:	00 97       	sbiw	r24, 0x00	; 0
    3eb0:	99 f1       	breq	.+102    	; 0x3f18 <SevenSegment_Display+0xc10>
    3eb2:	e1 c0       	rjmp	.+450    	; 0x4076 <SevenSegment_Display+0xd6e>
    3eb4:	2a 85       	ldd	r18, Y+10	; 0x0a
    3eb6:	3b 85       	ldd	r19, Y+11	; 0x0b
    3eb8:	22 30       	cpi	r18, 0x02	; 2
    3eba:	31 05       	cpc	r19, r1
    3ebc:	09 f4       	brne	.+2      	; 0x3ec0 <SevenSegment_Display+0xbb8>
    3ebe:	4d c0       	rjmp	.+154    	; 0x3f5a <SevenSegment_Display+0xc52>
    3ec0:	8a 85       	ldd	r24, Y+10	; 0x0a
    3ec2:	9b 85       	ldd	r25, Y+11	; 0x0b
    3ec4:	83 30       	cpi	r24, 0x03	; 3
    3ec6:	91 05       	cpc	r25, r1
    3ec8:	09 f4       	brne	.+2      	; 0x3ecc <SevenSegment_Display+0xbc4>
    3eca:	5a c0       	rjmp	.+180    	; 0x3f80 <SevenSegment_Display+0xc78>
    3ecc:	d4 c0       	rjmp	.+424    	; 0x4076 <SevenSegment_Display+0xd6e>
    3ece:	2a 85       	ldd	r18, Y+10	; 0x0a
    3ed0:	3b 85       	ldd	r19, Y+11	; 0x0b
    3ed2:	27 30       	cpi	r18, 0x07	; 7
    3ed4:	31 05       	cpc	r19, r1
    3ed6:	09 f4       	brne	.+2      	; 0x3eda <SevenSegment_Display+0xbd2>
    3ed8:	9f c0       	rjmp	.+318    	; 0x4018 <SevenSegment_Display+0xd10>
    3eda:	8a 85       	ldd	r24, Y+10	; 0x0a
    3edc:	9b 85       	ldd	r25, Y+11	; 0x0b
    3ede:	88 30       	cpi	r24, 0x08	; 8
    3ee0:	91 05       	cpc	r25, r1
    3ee2:	6c f4       	brge	.+26     	; 0x3efe <SevenSegment_Display+0xbf6>
    3ee4:	2a 85       	ldd	r18, Y+10	; 0x0a
    3ee6:	3b 85       	ldd	r19, Y+11	; 0x0b
    3ee8:	25 30       	cpi	r18, 0x05	; 5
    3eea:	31 05       	cpc	r19, r1
    3eec:	09 f4       	brne	.+2      	; 0x3ef0 <SevenSegment_Display+0xbe8>
    3eee:	73 c0       	rjmp	.+230    	; 0x3fd6 <SevenSegment_Display+0xcce>
    3ef0:	8a 85       	ldd	r24, Y+10	; 0x0a
    3ef2:	9b 85       	ldd	r25, Y+11	; 0x0b
    3ef4:	86 30       	cpi	r24, 0x06	; 6
    3ef6:	91 05       	cpc	r25, r1
    3ef8:	09 f4       	brne	.+2      	; 0x3efc <SevenSegment_Display+0xbf4>
    3efa:	80 c0       	rjmp	.+256    	; 0x3ffc <SevenSegment_Display+0xcf4>
    3efc:	bc c0       	rjmp	.+376    	; 0x4076 <SevenSegment_Display+0xd6e>
    3efe:	2a 85       	ldd	r18, Y+10	; 0x0a
    3f00:	3b 85       	ldd	r19, Y+11	; 0x0b
    3f02:	28 30       	cpi	r18, 0x08	; 8
    3f04:	31 05       	cpc	r19, r1
    3f06:	09 f4       	brne	.+2      	; 0x3f0a <SevenSegment_Display+0xc02>
    3f08:	9f c0       	rjmp	.+318    	; 0x4048 <SevenSegment_Display+0xd40>
    3f0a:	8a 85       	ldd	r24, Y+10	; 0x0a
    3f0c:	9b 85       	ldd	r25, Y+11	; 0x0b
    3f0e:	89 30       	cpi	r24, 0x09	; 9
    3f10:	91 05       	cpc	r25, r1
    3f12:	09 f4       	brne	.+2      	; 0x3f16 <SevenSegment_Display+0xc0e>
    3f14:	a2 c0       	rjmp	.+324    	; 0x405a <SevenSegment_Display+0xd52>
    3f16:	af c0       	rjmp	.+350    	; 0x4076 <SevenSegment_Display+0xd6e>
						{
							case Zero:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3f18:	82 e0       	ldi	r24, 0x02	; 2
    3f1a:	6f ef       	ldi	r22, 0xFF	; 255
    3f1c:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_LOW);
    3f20:	82 e0       	ldi	r24, 0x02	; 2
    3f22:	60 e0       	ldi	r22, 0x00	; 0
    3f24:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,G,DIO_HIGH);
    3f28:	82 e0       	ldi	r24, 0x02	; 2
    3f2a:	66 e0       	ldi	r22, 0x06	; 6
    3f2c:	41 e0       	ldi	r20, 0x01	; 1
    3f2e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3f32:	d1 c2       	rjmp	.+1442   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case One:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3f34:	82 e0       	ldi	r24, 0x02	; 2
    3f36:	6f ef       	ldi	r22, 0xFF	; 255
    3f38:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_HIGH);
    3f3c:	82 e0       	ldi	r24, 0x02	; 2
    3f3e:	6f ef       	ldi	r22, 0xFF	; 255
    3f40:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,B,DIO_LOW);
    3f44:	82 e0       	ldi	r24, 0x02	; 2
    3f46:	61 e0       	ldi	r22, 0x01	; 1
    3f48:	40 e0       	ldi	r20, 0x00	; 0
    3f4a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,C,DIO_LOW);
    3f4e:	82 e0       	ldi	r24, 0x02	; 2
    3f50:	62 e0       	ldi	r22, 0x02	; 2
    3f52:	40 e0       	ldi	r20, 0x00	; 0
    3f54:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3f58:	be c2       	rjmp	.+1404   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Two:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3f5a:	82 e0       	ldi	r24, 0x02	; 2
    3f5c:	6f ef       	ldi	r22, 0xFF	; 255
    3f5e:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_LOW);
    3f62:	82 e0       	ldi	r24, 0x02	; 2
    3f64:	60 e0       	ldi	r22, 0x00	; 0
    3f66:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,C,DIO_HIGH);
    3f6a:	82 e0       	ldi	r24, 0x02	; 2
    3f6c:	62 e0       	ldi	r22, 0x02	; 2
    3f6e:	41 e0       	ldi	r20, 0x01	; 1
    3f70:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,F,DIO_HIGH);
    3f74:	82 e0       	ldi	r24, 0x02	; 2
    3f76:	65 e0       	ldi	r22, 0x05	; 5
    3f78:	41 e0       	ldi	r20, 0x01	; 1
    3f7a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3f7e:	ab c2       	rjmp	.+1366   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Three:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3f80:	82 e0       	ldi	r24, 0x02	; 2
    3f82:	6f ef       	ldi	r22, 0xFF	; 255
    3f84:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_LOW);
    3f88:	82 e0       	ldi	r24, 0x02	; 2
    3f8a:	60 e0       	ldi	r22, 0x00	; 0
    3f8c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,E,DIO_HIGH);
    3f90:	82 e0       	ldi	r24, 0x02	; 2
    3f92:	64 e0       	ldi	r22, 0x04	; 4
    3f94:	41 e0       	ldi	r20, 0x01	; 1
    3f96:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,F,DIO_HIGH);
    3f9a:	82 e0       	ldi	r24, 0x02	; 2
    3f9c:	65 e0       	ldi	r22, 0x05	; 5
    3f9e:	41 e0       	ldi	r20, 0x01	; 1
    3fa0:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3fa4:	98 c2       	rjmp	.+1328   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Four:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3fa6:	82 e0       	ldi	r24, 0x02	; 2
    3fa8:	6f ef       	ldi	r22, 0xFF	; 255
    3faa:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_LOW);
    3fae:	82 e0       	ldi	r24, 0x02	; 2
    3fb0:	60 e0       	ldi	r22, 0x00	; 0
    3fb2:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,A,DIO_HIGH);
    3fb6:	82 e0       	ldi	r24, 0x02	; 2
    3fb8:	60 e0       	ldi	r22, 0x00	; 0
    3fba:	41 e0       	ldi	r20, 0x01	; 1
    3fbc:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,D,DIO_HIGH);
    3fc0:	82 e0       	ldi	r24, 0x02	; 2
    3fc2:	63 e0       	ldi	r22, 0x03	; 3
    3fc4:	41 e0       	ldi	r20, 0x01	; 1
    3fc6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,E,DIO_HIGH);
    3fca:	82 e0       	ldi	r24, 0x02	; 2
    3fcc:	64 e0       	ldi	r22, 0x04	; 4
    3fce:	41 e0       	ldi	r20, 0x01	; 1
    3fd0:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3fd4:	80 c2       	rjmp	.+1280   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Five:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3fd6:	82 e0       	ldi	r24, 0x02	; 2
    3fd8:	6f ef       	ldi	r22, 0xFF	; 255
    3fda:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_LOW);
    3fde:	82 e0       	ldi	r24, 0x02	; 2
    3fe0:	60 e0       	ldi	r22, 0x00	; 0
    3fe2:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,B,DIO_HIGH);
    3fe6:	82 e0       	ldi	r24, 0x02	; 2
    3fe8:	61 e0       	ldi	r22, 0x01	; 1
    3fea:	41 e0       	ldi	r20, 0x01	; 1
    3fec:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,E,DIO_HIGH);
    3ff0:	82 e0       	ldi	r24, 0x02	; 2
    3ff2:	64 e0       	ldi	r22, 0x04	; 4
    3ff4:	41 e0       	ldi	r20, 0x01	; 1
    3ff6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    3ffa:	6d c2       	rjmp	.+1242   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Six:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    3ffc:	82 e0       	ldi	r24, 0x02	; 2
    3ffe:	6f ef       	ldi	r22, 0xFF	; 255
    4000:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_LOW);
    4004:	82 e0       	ldi	r24, 0x02	; 2
    4006:	60 e0       	ldi	r22, 0x00	; 0
    4008:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,B,DIO_HIGH);
    400c:	82 e0       	ldi	r24, 0x02	; 2
    400e:	61 e0       	ldi	r22, 0x01	; 1
    4010:	41 e0       	ldi	r20, 0x01	; 1
    4012:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4016:	5f c2       	rjmp	.+1214   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Seven:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    4018:	82 e0       	ldi	r24, 0x02	; 2
    401a:	6f ef       	ldi	r22, 0xFF	; 255
    401c:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_HIGH);
    4020:	82 e0       	ldi	r24, 0x02	; 2
    4022:	6f ef       	ldi	r22, 0xFF	; 255
    4024:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,A,DIO_LOW);
    4028:	82 e0       	ldi	r24, 0x02	; 2
    402a:	60 e0       	ldi	r22, 0x00	; 0
    402c:	40 e0       	ldi	r20, 0x00	; 0
    402e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,B,DIO_LOW);
    4032:	82 e0       	ldi	r24, 0x02	; 2
    4034:	61 e0       	ldi	r22, 0x01	; 1
    4036:	40 e0       	ldi	r20, 0x00	; 0
    4038:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
								DIO_SetPinValue(DIO_PORTC,C,DIO_LOW);
    403c:	82 e0       	ldi	r24, 0x02	; 2
    403e:	62 e0       	ldi	r22, 0x02	; 2
    4040:	40 e0       	ldi	r20, 0x00	; 0
    4042:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4046:	47 c2       	rjmp	.+1166   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Eight:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    4048:	82 e0       	ldi	r24, 0x02	; 2
    404a:	6f ef       	ldi	r22, 0xFF	; 255
    404c:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_LOW);
    4050:	82 e0       	ldi	r24, 0x02	; 2
    4052:	60 e0       	ldi	r22, 0x00	; 0
    4054:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
    4058:	3e c2       	rjmp	.+1148   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							case Nine:
								DIO_SetPortDirection(DIO_PORTC,PORT_OUTPUT);
    405a:	82 e0       	ldi	r24, 0x02	; 2
    405c:	6f ef       	ldi	r22, 0xFF	; 255
    405e:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
								DIO_SetPortValue(DIO_PORTC,PORT_LOW);
    4062:	82 e0       	ldi	r24, 0x02	; 2
    4064:	60 e0       	ldi	r22, 0x00	; 0
    4066:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
								DIO_SetPinValue(DIO_PORTC,E,DIO_HIGH);
    406a:	82 e0       	ldi	r24, 0x02	; 2
    406c:	64 e0       	ldi	r22, 0x04	; 4
    406e:	41 e0       	ldi	r20, 0x01	; 1
    4070:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4074:	30 c2       	rjmp	.+1120   	; 0x44d6 <SevenSegment_Display+0x11ce>
								break;
							default:
							return E_OK;
    4076:	18 8e       	std	Y+24, r1	; 0x18
    4078:	30 c2       	rjmp	.+1120   	; 0x44da <SevenSegment_Display+0x11d2>
						}
				break;
				default:
				return E_OK;
    407a:	18 8e       	std	Y+24, r1	; 0x18
    407c:	2e c2       	rjmp	.+1116   	; 0x44da <SevenSegment_Display+0x11d2>
			}
			break;
			case DIO_PORTD:
				switch(TYPE)
    407e:	8a 81       	ldd	r24, Y+2	; 0x02
    4080:	28 2f       	mov	r18, r24
    4082:	30 e0       	ldi	r19, 0x00	; 0
    4084:	39 87       	std	Y+9, r19	; 0x09
    4086:	28 87       	std	Y+8, r18	; 0x08
    4088:	88 85       	ldd	r24, Y+8	; 0x08
    408a:	99 85       	ldd	r25, Y+9	; 0x09
    408c:	00 97       	sbiw	r24, 0x00	; 0
    408e:	39 f0       	breq	.+14     	; 0x409e <SevenSegment_Display+0xd96>
    4090:	28 85       	ldd	r18, Y+8	; 0x08
    4092:	39 85       	ldd	r19, Y+9	; 0x09
    4094:	21 30       	cpi	r18, 0x01	; 1
    4096:	31 05       	cpc	r19, r1
    4098:	09 f4       	brne	.+2      	; 0x409c <SevenSegment_Display+0xd94>
    409a:	0d c1       	rjmp	.+538    	; 0x42b6 <SevenSegment_Display+0xfae>
    409c:	18 c2       	rjmp	.+1072   	; 0x44ce <SevenSegment_Display+0x11c6>
					{
						case CommonCathod:
							DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    409e:	83 e0       	ldi	r24, 0x03	; 3
    40a0:	6f ef       	ldi	r22, 0xFF	; 255
    40a2:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
							DIO_SetPinValue(DIO_PORTD,Common_PIN,DIO_LOW);
    40a6:	83 e0       	ldi	r24, 0x03	; 3
    40a8:	67 e0       	ldi	r22, 0x07	; 7
    40aa:	40 e0       	ldi	r20, 0x00	; 0
    40ac:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
							switch(NUM)
    40b0:	8b 81       	ldd	r24, Y+3	; 0x03
    40b2:	28 2f       	mov	r18, r24
    40b4:	30 e0       	ldi	r19, 0x00	; 0
    40b6:	3f 83       	std	Y+7, r19	; 0x07
    40b8:	2e 83       	std	Y+6, r18	; 0x06
    40ba:	8e 81       	ldd	r24, Y+6	; 0x06
    40bc:	9f 81       	ldd	r25, Y+7	; 0x07
    40be:	84 30       	cpi	r24, 0x04	; 4
    40c0:	91 05       	cpc	r25, r1
    40c2:	09 f4       	brne	.+2      	; 0x40c6 <SevenSegment_Display+0xdbe>
    40c4:	8e c0       	rjmp	.+284    	; 0x41e2 <SevenSegment_Display+0xeda>
    40c6:	2e 81       	ldd	r18, Y+6	; 0x06
    40c8:	3f 81       	ldd	r19, Y+7	; 0x07
    40ca:	25 30       	cpi	r18, 0x05	; 5
    40cc:	31 05       	cpc	r19, r1
    40ce:	ec f4       	brge	.+58     	; 0x410a <SevenSegment_Display+0xe02>
    40d0:	8e 81       	ldd	r24, Y+6	; 0x06
    40d2:	9f 81       	ldd	r25, Y+7	; 0x07
    40d4:	81 30       	cpi	r24, 0x01	; 1
    40d6:	91 05       	cpc	r25, r1
    40d8:	09 f4       	brne	.+2      	; 0x40dc <SevenSegment_Display+0xdd4>
    40da:	4a c0       	rjmp	.+148    	; 0x4170 <SevenSegment_Display+0xe68>
    40dc:	2e 81       	ldd	r18, Y+6	; 0x06
    40de:	3f 81       	ldd	r19, Y+7	; 0x07
    40e0:	22 30       	cpi	r18, 0x02	; 2
    40e2:	31 05       	cpc	r19, r1
    40e4:	2c f4       	brge	.+10     	; 0x40f0 <SevenSegment_Display+0xde8>
    40e6:	8e 81       	ldd	r24, Y+6	; 0x06
    40e8:	9f 81       	ldd	r25, Y+7	; 0x07
    40ea:	00 97       	sbiw	r24, 0x00	; 0
    40ec:	99 f1       	breq	.+102    	; 0x4154 <SevenSegment_Display+0xe4c>
    40ee:	e1 c0       	rjmp	.+450    	; 0x42b2 <SevenSegment_Display+0xfaa>
    40f0:	2e 81       	ldd	r18, Y+6	; 0x06
    40f2:	3f 81       	ldd	r19, Y+7	; 0x07
    40f4:	22 30       	cpi	r18, 0x02	; 2
    40f6:	31 05       	cpc	r19, r1
    40f8:	09 f4       	brne	.+2      	; 0x40fc <SevenSegment_Display+0xdf4>
    40fa:	4d c0       	rjmp	.+154    	; 0x4196 <SevenSegment_Display+0xe8e>
    40fc:	8e 81       	ldd	r24, Y+6	; 0x06
    40fe:	9f 81       	ldd	r25, Y+7	; 0x07
    4100:	83 30       	cpi	r24, 0x03	; 3
    4102:	91 05       	cpc	r25, r1
    4104:	09 f4       	brne	.+2      	; 0x4108 <SevenSegment_Display+0xe00>
    4106:	5a c0       	rjmp	.+180    	; 0x41bc <SevenSegment_Display+0xeb4>
    4108:	d4 c0       	rjmp	.+424    	; 0x42b2 <SevenSegment_Display+0xfaa>
    410a:	2e 81       	ldd	r18, Y+6	; 0x06
    410c:	3f 81       	ldd	r19, Y+7	; 0x07
    410e:	27 30       	cpi	r18, 0x07	; 7
    4110:	31 05       	cpc	r19, r1
    4112:	09 f4       	brne	.+2      	; 0x4116 <SevenSegment_Display+0xe0e>
    4114:	9f c0       	rjmp	.+318    	; 0x4254 <SevenSegment_Display+0xf4c>
    4116:	8e 81       	ldd	r24, Y+6	; 0x06
    4118:	9f 81       	ldd	r25, Y+7	; 0x07
    411a:	88 30       	cpi	r24, 0x08	; 8
    411c:	91 05       	cpc	r25, r1
    411e:	6c f4       	brge	.+26     	; 0x413a <SevenSegment_Display+0xe32>
    4120:	2e 81       	ldd	r18, Y+6	; 0x06
    4122:	3f 81       	ldd	r19, Y+7	; 0x07
    4124:	25 30       	cpi	r18, 0x05	; 5
    4126:	31 05       	cpc	r19, r1
    4128:	09 f4       	brne	.+2      	; 0x412c <SevenSegment_Display+0xe24>
    412a:	73 c0       	rjmp	.+230    	; 0x4212 <SevenSegment_Display+0xf0a>
    412c:	8e 81       	ldd	r24, Y+6	; 0x06
    412e:	9f 81       	ldd	r25, Y+7	; 0x07
    4130:	86 30       	cpi	r24, 0x06	; 6
    4132:	91 05       	cpc	r25, r1
    4134:	09 f4       	brne	.+2      	; 0x4138 <SevenSegment_Display+0xe30>
    4136:	80 c0       	rjmp	.+256    	; 0x4238 <SevenSegment_Display+0xf30>
    4138:	bc c0       	rjmp	.+376    	; 0x42b2 <SevenSegment_Display+0xfaa>
    413a:	2e 81       	ldd	r18, Y+6	; 0x06
    413c:	3f 81       	ldd	r19, Y+7	; 0x07
    413e:	28 30       	cpi	r18, 0x08	; 8
    4140:	31 05       	cpc	r19, r1
    4142:	09 f4       	brne	.+2      	; 0x4146 <SevenSegment_Display+0xe3e>
    4144:	9f c0       	rjmp	.+318    	; 0x4284 <SevenSegment_Display+0xf7c>
    4146:	8e 81       	ldd	r24, Y+6	; 0x06
    4148:	9f 81       	ldd	r25, Y+7	; 0x07
    414a:	89 30       	cpi	r24, 0x09	; 9
    414c:	91 05       	cpc	r25, r1
    414e:	09 f4       	brne	.+2      	; 0x4152 <SevenSegment_Display+0xe4a>
    4150:	a2 c0       	rjmp	.+324    	; 0x4296 <SevenSegment_Display+0xf8e>
    4152:	af c0       	rjmp	.+350    	; 0x42b2 <SevenSegment_Display+0xfaa>
								{
								case Zero:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    4154:	83 e0       	ldi	r24, 0x03	; 3
    4156:	6f ef       	ldi	r22, 0xFF	; 255
    4158:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_HIGH);
    415c:	83 e0       	ldi	r24, 0x03	; 3
    415e:	6f ef       	ldi	r22, 0xFF	; 255
    4160:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,G,DIO_LOW);
    4164:	83 e0       	ldi	r24, 0x03	; 3
    4166:	66 e0       	ldi	r22, 0x06	; 6
    4168:	40 e0       	ldi	r20, 0x00	; 0
    416a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    416e:	b3 c1       	rjmp	.+870    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case One:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    4170:	83 e0       	ldi	r24, 0x03	; 3
    4172:	6f ef       	ldi	r22, 0xFF	; 255
    4174:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_LOW);
    4178:	83 e0       	ldi	r24, 0x03	; 3
    417a:	60 e0       	ldi	r22, 0x00	; 0
    417c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,B,DIO_HIGH);
    4180:	83 e0       	ldi	r24, 0x03	; 3
    4182:	61 e0       	ldi	r22, 0x01	; 1
    4184:	41 e0       	ldi	r20, 0x01	; 1
    4186:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,C,DIO_HIGH);
    418a:	83 e0       	ldi	r24, 0x03	; 3
    418c:	62 e0       	ldi	r22, 0x02	; 2
    418e:	41 e0       	ldi	r20, 0x01	; 1
    4190:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4194:	a0 c1       	rjmp	.+832    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Two:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    4196:	83 e0       	ldi	r24, 0x03	; 3
    4198:	6f ef       	ldi	r22, 0xFF	; 255
    419a:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_HIGH);
    419e:	83 e0       	ldi	r24, 0x03	; 3
    41a0:	6f ef       	ldi	r22, 0xFF	; 255
    41a2:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,C,DIO_LOW);
    41a6:	83 e0       	ldi	r24, 0x03	; 3
    41a8:	62 e0       	ldi	r22, 0x02	; 2
    41aa:	40 e0       	ldi	r20, 0x00	; 0
    41ac:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,F,DIO_LOW);
    41b0:	83 e0       	ldi	r24, 0x03	; 3
    41b2:	65 e0       	ldi	r22, 0x05	; 5
    41b4:	40 e0       	ldi	r20, 0x00	; 0
    41b6:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    41ba:	8d c1       	rjmp	.+794    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Three:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    41bc:	83 e0       	ldi	r24, 0x03	; 3
    41be:	6f ef       	ldi	r22, 0xFF	; 255
    41c0:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_HIGH);
    41c4:	83 e0       	ldi	r24, 0x03	; 3
    41c6:	6f ef       	ldi	r22, 0xFF	; 255
    41c8:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,E,DIO_LOW);
    41cc:	83 e0       	ldi	r24, 0x03	; 3
    41ce:	64 e0       	ldi	r22, 0x04	; 4
    41d0:	40 e0       	ldi	r20, 0x00	; 0
    41d2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,F,DIO_LOW);
    41d6:	83 e0       	ldi	r24, 0x03	; 3
    41d8:	65 e0       	ldi	r22, 0x05	; 5
    41da:	40 e0       	ldi	r20, 0x00	; 0
    41dc:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    41e0:	7a c1       	rjmp	.+756    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Four:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    41e2:	83 e0       	ldi	r24, 0x03	; 3
    41e4:	6f ef       	ldi	r22, 0xFF	; 255
    41e6:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_HIGH);
    41ea:	83 e0       	ldi	r24, 0x03	; 3
    41ec:	6f ef       	ldi	r22, 0xFF	; 255
    41ee:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,A,DIO_LOW);
    41f2:	83 e0       	ldi	r24, 0x03	; 3
    41f4:	60 e0       	ldi	r22, 0x00	; 0
    41f6:	40 e0       	ldi	r20, 0x00	; 0
    41f8:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,D,DIO_LOW);
    41fc:	83 e0       	ldi	r24, 0x03	; 3
    41fe:	63 e0       	ldi	r22, 0x03	; 3
    4200:	40 e0       	ldi	r20, 0x00	; 0
    4202:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,E,DIO_LOW);
    4206:	83 e0       	ldi	r24, 0x03	; 3
    4208:	64 e0       	ldi	r22, 0x04	; 4
    420a:	40 e0       	ldi	r20, 0x00	; 0
    420c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4210:	62 c1       	rjmp	.+708    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Five:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    4212:	83 e0       	ldi	r24, 0x03	; 3
    4214:	6f ef       	ldi	r22, 0xFF	; 255
    4216:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_HIGH);
    421a:	83 e0       	ldi	r24, 0x03	; 3
    421c:	6f ef       	ldi	r22, 0xFF	; 255
    421e:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,B,DIO_LOW);
    4222:	83 e0       	ldi	r24, 0x03	; 3
    4224:	61 e0       	ldi	r22, 0x01	; 1
    4226:	40 e0       	ldi	r20, 0x00	; 0
    4228:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,E,DIO_LOW);
    422c:	83 e0       	ldi	r24, 0x03	; 3
    422e:	64 e0       	ldi	r22, 0x04	; 4
    4230:	40 e0       	ldi	r20, 0x00	; 0
    4232:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4236:	4f c1       	rjmp	.+670    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Six:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    4238:	83 e0       	ldi	r24, 0x03	; 3
    423a:	6f ef       	ldi	r22, 0xFF	; 255
    423c:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_HIGH);
    4240:	83 e0       	ldi	r24, 0x03	; 3
    4242:	6f ef       	ldi	r22, 0xFF	; 255
    4244:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,B,DIO_LOW);
    4248:	83 e0       	ldi	r24, 0x03	; 3
    424a:	61 e0       	ldi	r22, 0x01	; 1
    424c:	40 e0       	ldi	r20, 0x00	; 0
    424e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4252:	41 c1       	rjmp	.+642    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Seven:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    4254:	83 e0       	ldi	r24, 0x03	; 3
    4256:	6f ef       	ldi	r22, 0xFF	; 255
    4258:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_LOW);
    425c:	83 e0       	ldi	r24, 0x03	; 3
    425e:	60 e0       	ldi	r22, 0x00	; 0
    4260:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,A,DIO_HIGH);
    4264:	83 e0       	ldi	r24, 0x03	; 3
    4266:	60 e0       	ldi	r22, 0x00	; 0
    4268:	41 e0       	ldi	r20, 0x01	; 1
    426a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,B,DIO_HIGH);
    426e:	83 e0       	ldi	r24, 0x03	; 3
    4270:	61 e0       	ldi	r22, 0x01	; 1
    4272:	41 e0       	ldi	r20, 0x01	; 1
    4274:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,C,DIO_HIGH);
    4278:	83 e0       	ldi	r24, 0x03	; 3
    427a:	62 e0       	ldi	r22, 0x02	; 2
    427c:	41 e0       	ldi	r20, 0x01	; 1
    427e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4282:	29 c1       	rjmp	.+594    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Eight:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    4284:	83 e0       	ldi	r24, 0x03	; 3
    4286:	6f ef       	ldi	r22, 0xFF	; 255
    4288:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_HIGH);
    428c:	83 e0       	ldi	r24, 0x03	; 3
    428e:	6f ef       	ldi	r22, 0xFF	; 255
    4290:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
    4294:	20 c1       	rjmp	.+576    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Nine:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    4296:	83 e0       	ldi	r24, 0x03	; 3
    4298:	6f ef       	ldi	r22, 0xFF	; 255
    429a:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_HIGH);
    429e:	83 e0       	ldi	r24, 0x03	; 3
    42a0:	6f ef       	ldi	r22, 0xFF	; 255
    42a2:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,E,DIO_LOW);
    42a6:	83 e0       	ldi	r24, 0x03	; 3
    42a8:	64 e0       	ldi	r22, 0x04	; 4
    42aa:	40 e0       	ldi	r20, 0x00	; 0
    42ac:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    42b0:	12 c1       	rjmp	.+548    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								default:
								return E_OK;
    42b2:	18 8e       	std	Y+24, r1	; 0x18
    42b4:	12 c1       	rjmp	.+548    	; 0x44da <SevenSegment_Display+0x11d2>
							}
							break;
					case CommonAnode:
						DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    42b6:	83 e0       	ldi	r24, 0x03	; 3
    42b8:	6f ef       	ldi	r22, 0xFF	; 255
    42ba:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
						DIO_SetPinValue(DIO_PORTD,Common_PIN,DIO_HIGH);
    42be:	83 e0       	ldi	r24, 0x03	; 3
    42c0:	67 e0       	ldi	r22, 0x07	; 7
    42c2:	41 e0       	ldi	r20, 0x01	; 1
    42c4:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
						switch(NUM)
    42c8:	8b 81       	ldd	r24, Y+3	; 0x03
    42ca:	28 2f       	mov	r18, r24
    42cc:	30 e0       	ldi	r19, 0x00	; 0
    42ce:	3d 83       	std	Y+5, r19	; 0x05
    42d0:	2c 83       	std	Y+4, r18	; 0x04
    42d2:	8c 81       	ldd	r24, Y+4	; 0x04
    42d4:	9d 81       	ldd	r25, Y+5	; 0x05
    42d6:	84 30       	cpi	r24, 0x04	; 4
    42d8:	91 05       	cpc	r25, r1
    42da:	09 f4       	brne	.+2      	; 0x42de <SevenSegment_Display+0xfd6>
    42dc:	8e c0       	rjmp	.+284    	; 0x43fa <SevenSegment_Display+0x10f2>
    42de:	2c 81       	ldd	r18, Y+4	; 0x04
    42e0:	3d 81       	ldd	r19, Y+5	; 0x05
    42e2:	25 30       	cpi	r18, 0x05	; 5
    42e4:	31 05       	cpc	r19, r1
    42e6:	ec f4       	brge	.+58     	; 0x4322 <SevenSegment_Display+0x101a>
    42e8:	8c 81       	ldd	r24, Y+4	; 0x04
    42ea:	9d 81       	ldd	r25, Y+5	; 0x05
    42ec:	81 30       	cpi	r24, 0x01	; 1
    42ee:	91 05       	cpc	r25, r1
    42f0:	09 f4       	brne	.+2      	; 0x42f4 <SevenSegment_Display+0xfec>
    42f2:	4a c0       	rjmp	.+148    	; 0x4388 <SevenSegment_Display+0x1080>
    42f4:	2c 81       	ldd	r18, Y+4	; 0x04
    42f6:	3d 81       	ldd	r19, Y+5	; 0x05
    42f8:	22 30       	cpi	r18, 0x02	; 2
    42fa:	31 05       	cpc	r19, r1
    42fc:	2c f4       	brge	.+10     	; 0x4308 <SevenSegment_Display+0x1000>
    42fe:	8c 81       	ldd	r24, Y+4	; 0x04
    4300:	9d 81       	ldd	r25, Y+5	; 0x05
    4302:	00 97       	sbiw	r24, 0x00	; 0
    4304:	99 f1       	breq	.+102    	; 0x436c <SevenSegment_Display+0x1064>
    4306:	e1 c0       	rjmp	.+450    	; 0x44ca <SevenSegment_Display+0x11c2>
    4308:	2c 81       	ldd	r18, Y+4	; 0x04
    430a:	3d 81       	ldd	r19, Y+5	; 0x05
    430c:	22 30       	cpi	r18, 0x02	; 2
    430e:	31 05       	cpc	r19, r1
    4310:	09 f4       	brne	.+2      	; 0x4314 <SevenSegment_Display+0x100c>
    4312:	4d c0       	rjmp	.+154    	; 0x43ae <SevenSegment_Display+0x10a6>
    4314:	8c 81       	ldd	r24, Y+4	; 0x04
    4316:	9d 81       	ldd	r25, Y+5	; 0x05
    4318:	83 30       	cpi	r24, 0x03	; 3
    431a:	91 05       	cpc	r25, r1
    431c:	09 f4       	brne	.+2      	; 0x4320 <SevenSegment_Display+0x1018>
    431e:	5a c0       	rjmp	.+180    	; 0x43d4 <SevenSegment_Display+0x10cc>
    4320:	d4 c0       	rjmp	.+424    	; 0x44ca <SevenSegment_Display+0x11c2>
    4322:	2c 81       	ldd	r18, Y+4	; 0x04
    4324:	3d 81       	ldd	r19, Y+5	; 0x05
    4326:	27 30       	cpi	r18, 0x07	; 7
    4328:	31 05       	cpc	r19, r1
    432a:	09 f4       	brne	.+2      	; 0x432e <SevenSegment_Display+0x1026>
    432c:	9f c0       	rjmp	.+318    	; 0x446c <SevenSegment_Display+0x1164>
    432e:	8c 81       	ldd	r24, Y+4	; 0x04
    4330:	9d 81       	ldd	r25, Y+5	; 0x05
    4332:	88 30       	cpi	r24, 0x08	; 8
    4334:	91 05       	cpc	r25, r1
    4336:	6c f4       	brge	.+26     	; 0x4352 <SevenSegment_Display+0x104a>
    4338:	2c 81       	ldd	r18, Y+4	; 0x04
    433a:	3d 81       	ldd	r19, Y+5	; 0x05
    433c:	25 30       	cpi	r18, 0x05	; 5
    433e:	31 05       	cpc	r19, r1
    4340:	09 f4       	brne	.+2      	; 0x4344 <SevenSegment_Display+0x103c>
    4342:	73 c0       	rjmp	.+230    	; 0x442a <SevenSegment_Display+0x1122>
    4344:	8c 81       	ldd	r24, Y+4	; 0x04
    4346:	9d 81       	ldd	r25, Y+5	; 0x05
    4348:	86 30       	cpi	r24, 0x06	; 6
    434a:	91 05       	cpc	r25, r1
    434c:	09 f4       	brne	.+2      	; 0x4350 <SevenSegment_Display+0x1048>
    434e:	80 c0       	rjmp	.+256    	; 0x4450 <SevenSegment_Display+0x1148>
    4350:	bc c0       	rjmp	.+376    	; 0x44ca <SevenSegment_Display+0x11c2>
    4352:	2c 81       	ldd	r18, Y+4	; 0x04
    4354:	3d 81       	ldd	r19, Y+5	; 0x05
    4356:	28 30       	cpi	r18, 0x08	; 8
    4358:	31 05       	cpc	r19, r1
    435a:	09 f4       	brne	.+2      	; 0x435e <SevenSegment_Display+0x1056>
    435c:	9f c0       	rjmp	.+318    	; 0x449c <SevenSegment_Display+0x1194>
    435e:	8c 81       	ldd	r24, Y+4	; 0x04
    4360:	9d 81       	ldd	r25, Y+5	; 0x05
    4362:	89 30       	cpi	r24, 0x09	; 9
    4364:	91 05       	cpc	r25, r1
    4366:	09 f4       	brne	.+2      	; 0x436a <SevenSegment_Display+0x1062>
    4368:	a2 c0       	rjmp	.+324    	; 0x44ae <SevenSegment_Display+0x11a6>
    436a:	af c0       	rjmp	.+350    	; 0x44ca <SevenSegment_Display+0x11c2>
							{
								case Zero:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    436c:	83 e0       	ldi	r24, 0x03	; 3
    436e:	6f ef       	ldi	r22, 0xFF	; 255
    4370:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_LOW);
    4374:	83 e0       	ldi	r24, 0x03	; 3
    4376:	60 e0       	ldi	r22, 0x00	; 0
    4378:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,G,DIO_HIGH);
    437c:	83 e0       	ldi	r24, 0x03	; 3
    437e:	66 e0       	ldi	r22, 0x06	; 6
    4380:	41 e0       	ldi	r20, 0x01	; 1
    4382:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4386:	a7 c0       	rjmp	.+334    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case One:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    4388:	83 e0       	ldi	r24, 0x03	; 3
    438a:	6f ef       	ldi	r22, 0xFF	; 255
    438c:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_HIGH);
    4390:	83 e0       	ldi	r24, 0x03	; 3
    4392:	6f ef       	ldi	r22, 0xFF	; 255
    4394:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,B,DIO_LOW);
    4398:	83 e0       	ldi	r24, 0x03	; 3
    439a:	61 e0       	ldi	r22, 0x01	; 1
    439c:	40 e0       	ldi	r20, 0x00	; 0
    439e:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,C,DIO_LOW);
    43a2:	83 e0       	ldi	r24, 0x03	; 3
    43a4:	62 e0       	ldi	r22, 0x02	; 2
    43a6:	40 e0       	ldi	r20, 0x00	; 0
    43a8:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    43ac:	94 c0       	rjmp	.+296    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Two:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    43ae:	83 e0       	ldi	r24, 0x03	; 3
    43b0:	6f ef       	ldi	r22, 0xFF	; 255
    43b2:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_LOW);
    43b6:	83 e0       	ldi	r24, 0x03	; 3
    43b8:	60 e0       	ldi	r22, 0x00	; 0
    43ba:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,C,DIO_HIGH);
    43be:	83 e0       	ldi	r24, 0x03	; 3
    43c0:	62 e0       	ldi	r22, 0x02	; 2
    43c2:	41 e0       	ldi	r20, 0x01	; 1
    43c4:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,F,DIO_HIGH);
    43c8:	83 e0       	ldi	r24, 0x03	; 3
    43ca:	65 e0       	ldi	r22, 0x05	; 5
    43cc:	41 e0       	ldi	r20, 0x01	; 1
    43ce:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    43d2:	81 c0       	rjmp	.+258    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Three:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    43d4:	83 e0       	ldi	r24, 0x03	; 3
    43d6:	6f ef       	ldi	r22, 0xFF	; 255
    43d8:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_LOW);
    43dc:	83 e0       	ldi	r24, 0x03	; 3
    43de:	60 e0       	ldi	r22, 0x00	; 0
    43e0:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,E,DIO_HIGH);
    43e4:	83 e0       	ldi	r24, 0x03	; 3
    43e6:	64 e0       	ldi	r22, 0x04	; 4
    43e8:	41 e0       	ldi	r20, 0x01	; 1
    43ea:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,F,DIO_HIGH);
    43ee:	83 e0       	ldi	r24, 0x03	; 3
    43f0:	65 e0       	ldi	r22, 0x05	; 5
    43f2:	41 e0       	ldi	r20, 0x01	; 1
    43f4:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    43f8:	6e c0       	rjmp	.+220    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Four:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    43fa:	83 e0       	ldi	r24, 0x03	; 3
    43fc:	6f ef       	ldi	r22, 0xFF	; 255
    43fe:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_LOW);
    4402:	83 e0       	ldi	r24, 0x03	; 3
    4404:	60 e0       	ldi	r22, 0x00	; 0
    4406:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,A,DIO_HIGH);
    440a:	83 e0       	ldi	r24, 0x03	; 3
    440c:	60 e0       	ldi	r22, 0x00	; 0
    440e:	41 e0       	ldi	r20, 0x01	; 1
    4410:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,D,DIO_HIGH);
    4414:	83 e0       	ldi	r24, 0x03	; 3
    4416:	63 e0       	ldi	r22, 0x03	; 3
    4418:	41 e0       	ldi	r20, 0x01	; 1
    441a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,E,DIO_HIGH);
    441e:	83 e0       	ldi	r24, 0x03	; 3
    4420:	64 e0       	ldi	r22, 0x04	; 4
    4422:	41 e0       	ldi	r20, 0x01	; 1
    4424:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4428:	56 c0       	rjmp	.+172    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Five:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    442a:	83 e0       	ldi	r24, 0x03	; 3
    442c:	6f ef       	ldi	r22, 0xFF	; 255
    442e:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_LOW);
    4432:	83 e0       	ldi	r24, 0x03	; 3
    4434:	60 e0       	ldi	r22, 0x00	; 0
    4436:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,B,DIO_HIGH);
    443a:	83 e0       	ldi	r24, 0x03	; 3
    443c:	61 e0       	ldi	r22, 0x01	; 1
    443e:	41 e0       	ldi	r20, 0x01	; 1
    4440:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,E,DIO_HIGH);
    4444:	83 e0       	ldi	r24, 0x03	; 3
    4446:	64 e0       	ldi	r22, 0x04	; 4
    4448:	41 e0       	ldi	r20, 0x01	; 1
    444a:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    444e:	43 c0       	rjmp	.+134    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Six:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    4450:	83 e0       	ldi	r24, 0x03	; 3
    4452:	6f ef       	ldi	r22, 0xFF	; 255
    4454:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_LOW);
    4458:	83 e0       	ldi	r24, 0x03	; 3
    445a:	60 e0       	ldi	r22, 0x00	; 0
    445c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,B,DIO_HIGH);
    4460:	83 e0       	ldi	r24, 0x03	; 3
    4462:	61 e0       	ldi	r22, 0x01	; 1
    4464:	41 e0       	ldi	r20, 0x01	; 1
    4466:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    446a:	35 c0       	rjmp	.+106    	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Seven:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    446c:	83 e0       	ldi	r24, 0x03	; 3
    446e:	6f ef       	ldi	r22, 0xFF	; 255
    4470:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_HIGH);
    4474:	83 e0       	ldi	r24, 0x03	; 3
    4476:	6f ef       	ldi	r22, 0xFF	; 255
    4478:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,A,DIO_LOW);
    447c:	83 e0       	ldi	r24, 0x03	; 3
    447e:	60 e0       	ldi	r22, 0x00	; 0
    4480:	40 e0       	ldi	r20, 0x00	; 0
    4482:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,B,DIO_LOW);
    4486:	83 e0       	ldi	r24, 0x03	; 3
    4488:	61 e0       	ldi	r22, 0x01	; 1
    448a:	40 e0       	ldi	r20, 0x00	; 0
    448c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
									DIO_SetPinValue(DIO_PORTD,C,DIO_LOW);
    4490:	83 e0       	ldi	r24, 0x03	; 3
    4492:	62 e0       	ldi	r22, 0x02	; 2
    4494:	40 e0       	ldi	r20, 0x00	; 0
    4496:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    449a:	1d c0       	rjmp	.+58     	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Eight:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    449c:	83 e0       	ldi	r24, 0x03	; 3
    449e:	6f ef       	ldi	r22, 0xFF	; 255
    44a0:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_LOW);
    44a4:	83 e0       	ldi	r24, 0x03	; 3
    44a6:	60 e0       	ldi	r22, 0x00	; 0
    44a8:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
    44ac:	14 c0       	rjmp	.+40     	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								case Nine:
									DIO_SetPortDirection(DIO_PORTD,PORT_OUTPUT);
    44ae:	83 e0       	ldi	r24, 0x03	; 3
    44b0:	6f ef       	ldi	r22, 0xFF	; 255
    44b2:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
									DIO_SetPortValue(DIO_PORTD,PORT_LOW);
    44b6:	83 e0       	ldi	r24, 0x03	; 3
    44b8:	60 e0       	ldi	r22, 0x00	; 0
    44ba:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
									DIO_SetPinValue(DIO_PORTD,E,DIO_HIGH);
    44be:	83 e0       	ldi	r24, 0x03	; 3
    44c0:	64 e0       	ldi	r22, 0x04	; 4
    44c2:	41 e0       	ldi	r20, 0x01	; 1
    44c4:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    44c8:	06 c0       	rjmp	.+12     	; 0x44d6 <SevenSegment_Display+0x11ce>
									break;
								default:
								return E_OK;
    44ca:	18 8e       	std	Y+24, r1	; 0x18
    44cc:	06 c0       	rjmp	.+12     	; 0x44da <SevenSegment_Display+0x11d2>
							}
					break;
					default:
					return E_OK;
    44ce:	18 8e       	std	Y+24, r1	; 0x18
    44d0:	04 c0       	rjmp	.+8      	; 0x44da <SevenSegment_Display+0x11d2>
				}
				break;
	default:
	return E_OK;
    44d2:	18 8e       	std	Y+24, r1	; 0x18
    44d4:	02 c0       	rjmp	.+4      	; 0x44da <SevenSegment_Display+0x11d2>
}
	return E_NOK;
    44d6:	91 e0       	ldi	r25, 0x01	; 1
    44d8:	98 8f       	std	Y+24, r25	; 0x18
    44da:	88 8d       	ldd	r24, Y+24	; 0x18
}
    44dc:	6e 96       	adiw	r28, 0x1e	; 30
    44de:	0f b6       	in	r0, 0x3f	; 63
    44e0:	f8 94       	cli
    44e2:	de bf       	out	0x3e, r29	; 62
    44e4:	0f be       	out	0x3f, r0	; 63
    44e6:	cd bf       	out	0x3d, r28	; 61
    44e8:	cf 91       	pop	r28
    44ea:	df 91       	pop	r29
    44ec:	08 95       	ret

000044ee <CLCD_init>:
#include "LCD_Config.h"
#include <stdio.h>
#include <util/delay.h>
#include <stdlib.h>
void CLCD_init(void)
{
    44ee:	df 93       	push	r29
    44f0:	cf 93       	push	r28
    44f2:	cd b7       	in	r28, 0x3d	; 61
    44f4:	de b7       	in	r29, 0x3e	; 62
    44f6:	2e 97       	sbiw	r28, 0x0e	; 14
    44f8:	0f b6       	in	r0, 0x3f	; 63
    44fa:	f8 94       	cli
    44fc:	de bf       	out	0x3e, r29	; 62
    44fe:	0f be       	out	0x3f, r0	; 63
    4500:	cd bf       	out	0x3d, r28	; 61
	//Initialize LCD pins direction
	DIO_SetPortDirection(CLCD_DataPort,DIO_OUTPUT);
    4502:	82 e0       	ldi	r24, 0x02	; 2
    4504:	61 e0       	ldi	r22, 0x01	; 1
    4506:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
	DIO_SetPinDirection(CLCD_ControlPort,CLCD_RS_PIN,DIO_OUTPUT);
    450a:	81 e0       	ldi	r24, 0x01	; 1
    450c:	60 e0       	ldi	r22, 0x00	; 0
    450e:	41 e0       	ldi	r20, 0x01	; 1
    4510:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
	DIO_SetPinDirection(CLCD_ControlPort,CLCD_RW_PIN,DIO_OUTPUT);
    4514:	81 e0       	ldi	r24, 0x01	; 1
    4516:	61 e0       	ldi	r22, 0x01	; 1
    4518:	41 e0       	ldi	r20, 0x01	; 1
    451a:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
	DIO_SetPinDirection(CLCD_ControlPort,CLCD_E_PIN,DIO_OUTPUT);
    451e:	81 e0       	ldi	r24, 0x01	; 1
    4520:	62 e0       	ldi	r22, 0x02	; 2
    4522:	41 e0       	ldi	r20, 0x01	; 1
    4524:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
    4528:	80 e0       	ldi	r24, 0x00	; 0
    452a:	90 e0       	ldi	r25, 0x00	; 0
    452c:	a0 e2       	ldi	r26, 0x20	; 32
    452e:	b2 e4       	ldi	r27, 0x42	; 66
    4530:	8b 87       	std	Y+11, r24	; 0x0b
    4532:	9c 87       	std	Y+12, r25	; 0x0c
    4534:	ad 87       	std	Y+13, r26	; 0x0d
    4536:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4538:	6b 85       	ldd	r22, Y+11	; 0x0b
    453a:	7c 85       	ldd	r23, Y+12	; 0x0c
    453c:	8d 85       	ldd	r24, Y+13	; 0x0d
    453e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4540:	20 e0       	ldi	r18, 0x00	; 0
    4542:	30 e0       	ldi	r19, 0x00	; 0
    4544:	4a ef       	ldi	r20, 0xFA	; 250
    4546:	54 e4       	ldi	r21, 0x44	; 68
    4548:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    454c:	dc 01       	movw	r26, r24
    454e:	cb 01       	movw	r24, r22
    4550:	8f 83       	std	Y+7, r24	; 0x07
    4552:	98 87       	std	Y+8, r25	; 0x08
    4554:	a9 87       	std	Y+9, r26	; 0x09
    4556:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4558:	6f 81       	ldd	r22, Y+7	; 0x07
    455a:	78 85       	ldd	r23, Y+8	; 0x08
    455c:	89 85       	ldd	r24, Y+9	; 0x09
    455e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4560:	20 e0       	ldi	r18, 0x00	; 0
    4562:	30 e0       	ldi	r19, 0x00	; 0
    4564:	40 e8       	ldi	r20, 0x80	; 128
    4566:	5f e3       	ldi	r21, 0x3F	; 63
    4568:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    456c:	88 23       	and	r24, r24
    456e:	2c f4       	brge	.+10     	; 0x457a <CLCD_init+0x8c>
		__ticks = 1;
    4570:	81 e0       	ldi	r24, 0x01	; 1
    4572:	90 e0       	ldi	r25, 0x00	; 0
    4574:	9e 83       	std	Y+6, r25	; 0x06
    4576:	8d 83       	std	Y+5, r24	; 0x05
    4578:	3f c0       	rjmp	.+126    	; 0x45f8 <CLCD_init+0x10a>
	else if (__tmp > 65535)
    457a:	6f 81       	ldd	r22, Y+7	; 0x07
    457c:	78 85       	ldd	r23, Y+8	; 0x08
    457e:	89 85       	ldd	r24, Y+9	; 0x09
    4580:	9a 85       	ldd	r25, Y+10	; 0x0a
    4582:	20 e0       	ldi	r18, 0x00	; 0
    4584:	3f ef       	ldi	r19, 0xFF	; 255
    4586:	4f e7       	ldi	r20, 0x7F	; 127
    4588:	57 e4       	ldi	r21, 0x47	; 71
    458a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    458e:	18 16       	cp	r1, r24
    4590:	4c f5       	brge	.+82     	; 0x45e4 <CLCD_init+0xf6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4592:	6b 85       	ldd	r22, Y+11	; 0x0b
    4594:	7c 85       	ldd	r23, Y+12	; 0x0c
    4596:	8d 85       	ldd	r24, Y+13	; 0x0d
    4598:	9e 85       	ldd	r25, Y+14	; 0x0e
    459a:	20 e0       	ldi	r18, 0x00	; 0
    459c:	30 e0       	ldi	r19, 0x00	; 0
    459e:	40 e2       	ldi	r20, 0x20	; 32
    45a0:	51 e4       	ldi	r21, 0x41	; 65
    45a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    45a6:	dc 01       	movw	r26, r24
    45a8:	cb 01       	movw	r24, r22
    45aa:	bc 01       	movw	r22, r24
    45ac:	cd 01       	movw	r24, r26
    45ae:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    45b2:	dc 01       	movw	r26, r24
    45b4:	cb 01       	movw	r24, r22
    45b6:	9e 83       	std	Y+6, r25	; 0x06
    45b8:	8d 83       	std	Y+5, r24	; 0x05
    45ba:	0f c0       	rjmp	.+30     	; 0x45da <CLCD_init+0xec>
    45bc:	88 ec       	ldi	r24, 0xC8	; 200
    45be:	90 e0       	ldi	r25, 0x00	; 0
    45c0:	9c 83       	std	Y+4, r25	; 0x04
    45c2:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    45c4:	8b 81       	ldd	r24, Y+3	; 0x03
    45c6:	9c 81       	ldd	r25, Y+4	; 0x04
    45c8:	01 97       	sbiw	r24, 0x01	; 1
    45ca:	f1 f7       	brne	.-4      	; 0x45c8 <CLCD_init+0xda>
    45cc:	9c 83       	std	Y+4, r25	; 0x04
    45ce:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    45d0:	8d 81       	ldd	r24, Y+5	; 0x05
    45d2:	9e 81       	ldd	r25, Y+6	; 0x06
    45d4:	01 97       	sbiw	r24, 0x01	; 1
    45d6:	9e 83       	std	Y+6, r25	; 0x06
    45d8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    45da:	8d 81       	ldd	r24, Y+5	; 0x05
    45dc:	9e 81       	ldd	r25, Y+6	; 0x06
    45de:	00 97       	sbiw	r24, 0x00	; 0
    45e0:	69 f7       	brne	.-38     	; 0x45bc <CLCD_init+0xce>
    45e2:	14 c0       	rjmp	.+40     	; 0x460c <CLCD_init+0x11e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    45e4:	6f 81       	ldd	r22, Y+7	; 0x07
    45e6:	78 85       	ldd	r23, Y+8	; 0x08
    45e8:	89 85       	ldd	r24, Y+9	; 0x09
    45ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    45ec:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    45f0:	dc 01       	movw	r26, r24
    45f2:	cb 01       	movw	r24, r22
    45f4:	9e 83       	std	Y+6, r25	; 0x06
    45f6:	8d 83       	std	Y+5, r24	; 0x05
    45f8:	8d 81       	ldd	r24, Y+5	; 0x05
    45fa:	9e 81       	ldd	r25, Y+6	; 0x06
    45fc:	9a 83       	std	Y+2, r25	; 0x02
    45fe:	89 83       	std	Y+1, r24	; 0x01
    4600:	89 81       	ldd	r24, Y+1	; 0x01
    4602:	9a 81       	ldd	r25, Y+2	; 0x02
    4604:	01 97       	sbiw	r24, 0x01	; 1
    4606:	f1 f7       	brne	.-4      	; 0x4604 <CLCD_init+0x116>
    4608:	9a 83       	std	Y+2, r25	; 0x02
    460a:	89 83       	std	Y+1, r24	; 0x01
	#ifdef CLCD_OneLine_5x8Size
	CLCD_SendCommand(CLCD_OneLine_5x8Size);
	#elif CLCD_OneLine_5x11Size
	CLCD_SendCommand(CLCD_OneLine_5x11Size );
	#elif  CLCD_TwoLines_5x8Size
	CLCD_SendCommand(CLCD_TwoLines_5x8Size);
    460c:	88 e3       	ldi	r24, 0x38	; 56
    460e:	0e 94 18 23 	call	0x4630	; 0x4630 <CLCD_SendCommand>
	#elif CLCD_TwoLines_5x11Size
	CLCD_SendCommand(CLCD_TwoLines_5x11Size);
	#endif

	CLCD_SendCommand(CLCD_DISP_ON_CURSOR_BLINK);
    4612:	8f e0       	ldi	r24, 0x0F	; 15
    4614:	0e 94 18 23 	call	0x4630	; 0x4630 <CLCD_SendCommand>

	CLCD_SendCommand(CLCD_CLEAR);
    4618:	81 e0       	ldi	r24, 0x01	; 1
    461a:	0e 94 18 23 	call	0x4630	; 0x4630 <CLCD_SendCommand>
}
    461e:	2e 96       	adiw	r28, 0x0e	; 14
    4620:	0f b6       	in	r0, 0x3f	; 63
    4622:	f8 94       	cli
    4624:	de bf       	out	0x3e, r29	; 62
    4626:	0f be       	out	0x3f, r0	; 63
    4628:	cd bf       	out	0x3d, r28	; 61
    462a:	cf 91       	pop	r28
    462c:	df 91       	pop	r29
    462e:	08 95       	ret

00004630 <CLCD_SendCommand>:

void CLCD_SendCommand(u8 Command)
{
    4630:	df 93       	push	r29
    4632:	cf 93       	push	r28
    4634:	cd b7       	in	r28, 0x3d	; 61
    4636:	de b7       	in	r29, 0x3e	; 62
    4638:	2f 97       	sbiw	r28, 0x0f	; 15
    463a:	0f b6       	in	r0, 0x3f	; 63
    463c:	f8 94       	cli
    463e:	de bf       	out	0x3e, r29	; 62
    4640:	0f be       	out	0x3f, r0	; 63
    4642:	cd bf       	out	0x3d, r28	; 61
    4644:	8f 87       	std	Y+15, r24	; 0x0f
	//SET RegisterSelect pin low
	DIO_SetPinValue(CLCD_ControlPort,CLCD_RS_PIN,DIO_LOW);
    4646:	81 e0       	ldi	r24, 0x01	; 1
    4648:	60 e0       	ldi	r22, 0x00	; 0
    464a:	40 e0       	ldi	r20, 0x00	; 0
    464c:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
	//SET ReadWrite pin low to write
	DIO_SetPinValue(CLCD_ControlPort,CLCD_RW_PIN,DIO_LOW);
    4650:	81 e0       	ldi	r24, 0x01	; 1
    4652:	61 e0       	ldi	r22, 0x01	; 1
    4654:	40 e0       	ldi	r20, 0x00	; 0
    4656:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
	//SET Data/Command Port value is the command
	DIO_SetPortValue(CLCD_DataPort,Command);
    465a:	82 e0       	ldi	r24, 0x02	; 2
    465c:	6f 85       	ldd	r22, Y+15	; 0x0f
    465e:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
	//SET Enable pin high
	DIO_SetPinValue(CLCD_ControlPort,CLCD_E_PIN,DIO_HIGH);
    4662:	81 e0       	ldi	r24, 0x01	; 1
    4664:	62 e0       	ldi	r22, 0x02	; 2
    4666:	41 e0       	ldi	r20, 0x01	; 1
    4668:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    466c:	80 e0       	ldi	r24, 0x00	; 0
    466e:	90 e0       	ldi	r25, 0x00	; 0
    4670:	a0 e0       	ldi	r26, 0x00	; 0
    4672:	b0 e4       	ldi	r27, 0x40	; 64
    4674:	8b 87       	std	Y+11, r24	; 0x0b
    4676:	9c 87       	std	Y+12, r25	; 0x0c
    4678:	ad 87       	std	Y+13, r26	; 0x0d
    467a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    467c:	6b 85       	ldd	r22, Y+11	; 0x0b
    467e:	7c 85       	ldd	r23, Y+12	; 0x0c
    4680:	8d 85       	ldd	r24, Y+13	; 0x0d
    4682:	9e 85       	ldd	r25, Y+14	; 0x0e
    4684:	20 e0       	ldi	r18, 0x00	; 0
    4686:	30 e0       	ldi	r19, 0x00	; 0
    4688:	4a ef       	ldi	r20, 0xFA	; 250
    468a:	54 e4       	ldi	r21, 0x44	; 68
    468c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4690:	dc 01       	movw	r26, r24
    4692:	cb 01       	movw	r24, r22
    4694:	8f 83       	std	Y+7, r24	; 0x07
    4696:	98 87       	std	Y+8, r25	; 0x08
    4698:	a9 87       	std	Y+9, r26	; 0x09
    469a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    469c:	6f 81       	ldd	r22, Y+7	; 0x07
    469e:	78 85       	ldd	r23, Y+8	; 0x08
    46a0:	89 85       	ldd	r24, Y+9	; 0x09
    46a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    46a4:	20 e0       	ldi	r18, 0x00	; 0
    46a6:	30 e0       	ldi	r19, 0x00	; 0
    46a8:	40 e8       	ldi	r20, 0x80	; 128
    46aa:	5f e3       	ldi	r21, 0x3F	; 63
    46ac:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    46b0:	88 23       	and	r24, r24
    46b2:	2c f4       	brge	.+10     	; 0x46be <CLCD_SendCommand+0x8e>
		__ticks = 1;
    46b4:	81 e0       	ldi	r24, 0x01	; 1
    46b6:	90 e0       	ldi	r25, 0x00	; 0
    46b8:	9e 83       	std	Y+6, r25	; 0x06
    46ba:	8d 83       	std	Y+5, r24	; 0x05
    46bc:	3f c0       	rjmp	.+126    	; 0x473c <CLCD_SendCommand+0x10c>
	else if (__tmp > 65535)
    46be:	6f 81       	ldd	r22, Y+7	; 0x07
    46c0:	78 85       	ldd	r23, Y+8	; 0x08
    46c2:	89 85       	ldd	r24, Y+9	; 0x09
    46c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    46c6:	20 e0       	ldi	r18, 0x00	; 0
    46c8:	3f ef       	ldi	r19, 0xFF	; 255
    46ca:	4f e7       	ldi	r20, 0x7F	; 127
    46cc:	57 e4       	ldi	r21, 0x47	; 71
    46ce:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    46d2:	18 16       	cp	r1, r24
    46d4:	4c f5       	brge	.+82     	; 0x4728 <CLCD_SendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    46d6:	6b 85       	ldd	r22, Y+11	; 0x0b
    46d8:	7c 85       	ldd	r23, Y+12	; 0x0c
    46da:	8d 85       	ldd	r24, Y+13	; 0x0d
    46dc:	9e 85       	ldd	r25, Y+14	; 0x0e
    46de:	20 e0       	ldi	r18, 0x00	; 0
    46e0:	30 e0       	ldi	r19, 0x00	; 0
    46e2:	40 e2       	ldi	r20, 0x20	; 32
    46e4:	51 e4       	ldi	r21, 0x41	; 65
    46e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    46ea:	dc 01       	movw	r26, r24
    46ec:	cb 01       	movw	r24, r22
    46ee:	bc 01       	movw	r22, r24
    46f0:	cd 01       	movw	r24, r26
    46f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    46f6:	dc 01       	movw	r26, r24
    46f8:	cb 01       	movw	r24, r22
    46fa:	9e 83       	std	Y+6, r25	; 0x06
    46fc:	8d 83       	std	Y+5, r24	; 0x05
    46fe:	0f c0       	rjmp	.+30     	; 0x471e <CLCD_SendCommand+0xee>
    4700:	88 ec       	ldi	r24, 0xC8	; 200
    4702:	90 e0       	ldi	r25, 0x00	; 0
    4704:	9c 83       	std	Y+4, r25	; 0x04
    4706:	8b 83       	std	Y+3, r24	; 0x03
    4708:	8b 81       	ldd	r24, Y+3	; 0x03
    470a:	9c 81       	ldd	r25, Y+4	; 0x04
    470c:	01 97       	sbiw	r24, 0x01	; 1
    470e:	f1 f7       	brne	.-4      	; 0x470c <CLCD_SendCommand+0xdc>
    4710:	9c 83       	std	Y+4, r25	; 0x04
    4712:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4714:	8d 81       	ldd	r24, Y+5	; 0x05
    4716:	9e 81       	ldd	r25, Y+6	; 0x06
    4718:	01 97       	sbiw	r24, 0x01	; 1
    471a:	9e 83       	std	Y+6, r25	; 0x06
    471c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    471e:	8d 81       	ldd	r24, Y+5	; 0x05
    4720:	9e 81       	ldd	r25, Y+6	; 0x06
    4722:	00 97       	sbiw	r24, 0x00	; 0
    4724:	69 f7       	brne	.-38     	; 0x4700 <CLCD_SendCommand+0xd0>
    4726:	14 c0       	rjmp	.+40     	; 0x4750 <CLCD_SendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4728:	6f 81       	ldd	r22, Y+7	; 0x07
    472a:	78 85       	ldd	r23, Y+8	; 0x08
    472c:	89 85       	ldd	r24, Y+9	; 0x09
    472e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4730:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4734:	dc 01       	movw	r26, r24
    4736:	cb 01       	movw	r24, r22
    4738:	9e 83       	std	Y+6, r25	; 0x06
    473a:	8d 83       	std	Y+5, r24	; 0x05
    473c:	8d 81       	ldd	r24, Y+5	; 0x05
    473e:	9e 81       	ldd	r25, Y+6	; 0x06
    4740:	9a 83       	std	Y+2, r25	; 0x02
    4742:	89 83       	std	Y+1, r24	; 0x01
    4744:	89 81       	ldd	r24, Y+1	; 0x01
    4746:	9a 81       	ldd	r25, Y+2	; 0x02
    4748:	01 97       	sbiw	r24, 0x01	; 1
    474a:	f1 f7       	brne	.-4      	; 0x4748 <CLCD_SendCommand+0x118>
    474c:	9a 83       	std	Y+2, r25	; 0x02
    474e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	//SET Enable pin low
	DIO_SetPinValue(CLCD_ControlPort,CLCD_E_PIN,DIO_LOW);
    4750:	81 e0       	ldi	r24, 0x01	; 1
    4752:	62 e0       	ldi	r22, 0x02	; 2
    4754:	40 e0       	ldi	r20, 0x00	; 0
    4756:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
}
    475a:	2f 96       	adiw	r28, 0x0f	; 15
    475c:	0f b6       	in	r0, 0x3f	; 63
    475e:	f8 94       	cli
    4760:	de bf       	out	0x3e, r29	; 62
    4762:	0f be       	out	0x3f, r0	; 63
    4764:	cd bf       	out	0x3d, r28	; 61
    4766:	cf 91       	pop	r28
    4768:	df 91       	pop	r29
    476a:	08 95       	ret

0000476c <CLCD_SendData>:

void CLCD_SendData(u8 Data)
{
    476c:	df 93       	push	r29
    476e:	cf 93       	push	r28
    4770:	cd b7       	in	r28, 0x3d	; 61
    4772:	de b7       	in	r29, 0x3e	; 62
    4774:	2f 97       	sbiw	r28, 0x0f	; 15
    4776:	0f b6       	in	r0, 0x3f	; 63
    4778:	f8 94       	cli
    477a:	de bf       	out	0x3e, r29	; 62
    477c:	0f be       	out	0x3f, r0	; 63
    477e:	cd bf       	out	0x3d, r28	; 61
    4780:	8f 87       	std	Y+15, r24	; 0x0f
	//SET RegisterSelect pin high
	DIO_SetPinValue(CLCD_ControlPort,CLCD_RS_PIN,DIO_HIGH);
    4782:	81 e0       	ldi	r24, 0x01	; 1
    4784:	60 e0       	ldi	r22, 0x00	; 0
    4786:	41 e0       	ldi	r20, 0x01	; 1
    4788:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
	//SET ReadWrite pin low
	DIO_SetPinValue(CLCD_ControlPort,CLCD_RW_PIN,DIO_LOW);
    478c:	81 e0       	ldi	r24, 0x01	; 1
    478e:	61 e0       	ldi	r22, 0x01	; 1
    4790:	40 e0       	ldi	r20, 0x00	; 0
    4792:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
	//SET Data/Command Port value is the Data
	DIO_SetPortValue(CLCD_DataPort,Data);
    4796:	82 e0       	ldi	r24, 0x02	; 2
    4798:	6f 85       	ldd	r22, Y+15	; 0x0f
    479a:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <DIO_SetPortValue>
	//SET Enable pin high
	DIO_SetPinValue(CLCD_ControlPort,CLCD_E_PIN,DIO_HIGH);
    479e:	81 e0       	ldi	r24, 0x01	; 1
    47a0:	62 e0       	ldi	r22, 0x02	; 2
    47a2:	41 e0       	ldi	r20, 0x01	; 1
    47a4:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    47a8:	80 e0       	ldi	r24, 0x00	; 0
    47aa:	90 e0       	ldi	r25, 0x00	; 0
    47ac:	a0 e0       	ldi	r26, 0x00	; 0
    47ae:	b0 e4       	ldi	r27, 0x40	; 64
    47b0:	8b 87       	std	Y+11, r24	; 0x0b
    47b2:	9c 87       	std	Y+12, r25	; 0x0c
    47b4:	ad 87       	std	Y+13, r26	; 0x0d
    47b6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    47b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    47ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    47bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    47be:	9e 85       	ldd	r25, Y+14	; 0x0e
    47c0:	20 e0       	ldi	r18, 0x00	; 0
    47c2:	30 e0       	ldi	r19, 0x00	; 0
    47c4:	4a ef       	ldi	r20, 0xFA	; 250
    47c6:	54 e4       	ldi	r21, 0x44	; 68
    47c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    47cc:	dc 01       	movw	r26, r24
    47ce:	cb 01       	movw	r24, r22
    47d0:	8f 83       	std	Y+7, r24	; 0x07
    47d2:	98 87       	std	Y+8, r25	; 0x08
    47d4:	a9 87       	std	Y+9, r26	; 0x09
    47d6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    47d8:	6f 81       	ldd	r22, Y+7	; 0x07
    47da:	78 85       	ldd	r23, Y+8	; 0x08
    47dc:	89 85       	ldd	r24, Y+9	; 0x09
    47de:	9a 85       	ldd	r25, Y+10	; 0x0a
    47e0:	20 e0       	ldi	r18, 0x00	; 0
    47e2:	30 e0       	ldi	r19, 0x00	; 0
    47e4:	40 e8       	ldi	r20, 0x80	; 128
    47e6:	5f e3       	ldi	r21, 0x3F	; 63
    47e8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    47ec:	88 23       	and	r24, r24
    47ee:	2c f4       	brge	.+10     	; 0x47fa <CLCD_SendData+0x8e>
		__ticks = 1;
    47f0:	81 e0       	ldi	r24, 0x01	; 1
    47f2:	90 e0       	ldi	r25, 0x00	; 0
    47f4:	9e 83       	std	Y+6, r25	; 0x06
    47f6:	8d 83       	std	Y+5, r24	; 0x05
    47f8:	3f c0       	rjmp	.+126    	; 0x4878 <CLCD_SendData+0x10c>
	else if (__tmp > 65535)
    47fa:	6f 81       	ldd	r22, Y+7	; 0x07
    47fc:	78 85       	ldd	r23, Y+8	; 0x08
    47fe:	89 85       	ldd	r24, Y+9	; 0x09
    4800:	9a 85       	ldd	r25, Y+10	; 0x0a
    4802:	20 e0       	ldi	r18, 0x00	; 0
    4804:	3f ef       	ldi	r19, 0xFF	; 255
    4806:	4f e7       	ldi	r20, 0x7F	; 127
    4808:	57 e4       	ldi	r21, 0x47	; 71
    480a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    480e:	18 16       	cp	r1, r24
    4810:	4c f5       	brge	.+82     	; 0x4864 <CLCD_SendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4812:	6b 85       	ldd	r22, Y+11	; 0x0b
    4814:	7c 85       	ldd	r23, Y+12	; 0x0c
    4816:	8d 85       	ldd	r24, Y+13	; 0x0d
    4818:	9e 85       	ldd	r25, Y+14	; 0x0e
    481a:	20 e0       	ldi	r18, 0x00	; 0
    481c:	30 e0       	ldi	r19, 0x00	; 0
    481e:	40 e2       	ldi	r20, 0x20	; 32
    4820:	51 e4       	ldi	r21, 0x41	; 65
    4822:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4826:	dc 01       	movw	r26, r24
    4828:	cb 01       	movw	r24, r22
    482a:	bc 01       	movw	r22, r24
    482c:	cd 01       	movw	r24, r26
    482e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4832:	dc 01       	movw	r26, r24
    4834:	cb 01       	movw	r24, r22
    4836:	9e 83       	std	Y+6, r25	; 0x06
    4838:	8d 83       	std	Y+5, r24	; 0x05
    483a:	0f c0       	rjmp	.+30     	; 0x485a <CLCD_SendData+0xee>
    483c:	88 ec       	ldi	r24, 0xC8	; 200
    483e:	90 e0       	ldi	r25, 0x00	; 0
    4840:	9c 83       	std	Y+4, r25	; 0x04
    4842:	8b 83       	std	Y+3, r24	; 0x03
    4844:	8b 81       	ldd	r24, Y+3	; 0x03
    4846:	9c 81       	ldd	r25, Y+4	; 0x04
    4848:	01 97       	sbiw	r24, 0x01	; 1
    484a:	f1 f7       	brne	.-4      	; 0x4848 <CLCD_SendData+0xdc>
    484c:	9c 83       	std	Y+4, r25	; 0x04
    484e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4850:	8d 81       	ldd	r24, Y+5	; 0x05
    4852:	9e 81       	ldd	r25, Y+6	; 0x06
    4854:	01 97       	sbiw	r24, 0x01	; 1
    4856:	9e 83       	std	Y+6, r25	; 0x06
    4858:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    485a:	8d 81       	ldd	r24, Y+5	; 0x05
    485c:	9e 81       	ldd	r25, Y+6	; 0x06
    485e:	00 97       	sbiw	r24, 0x00	; 0
    4860:	69 f7       	brne	.-38     	; 0x483c <CLCD_SendData+0xd0>
    4862:	14 c0       	rjmp	.+40     	; 0x488c <CLCD_SendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4864:	6f 81       	ldd	r22, Y+7	; 0x07
    4866:	78 85       	ldd	r23, Y+8	; 0x08
    4868:	89 85       	ldd	r24, Y+9	; 0x09
    486a:	9a 85       	ldd	r25, Y+10	; 0x0a
    486c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4870:	dc 01       	movw	r26, r24
    4872:	cb 01       	movw	r24, r22
    4874:	9e 83       	std	Y+6, r25	; 0x06
    4876:	8d 83       	std	Y+5, r24	; 0x05
    4878:	8d 81       	ldd	r24, Y+5	; 0x05
    487a:	9e 81       	ldd	r25, Y+6	; 0x06
    487c:	9a 83       	std	Y+2, r25	; 0x02
    487e:	89 83       	std	Y+1, r24	; 0x01
    4880:	89 81       	ldd	r24, Y+1	; 0x01
    4882:	9a 81       	ldd	r25, Y+2	; 0x02
    4884:	01 97       	sbiw	r24, 0x01	; 1
    4886:	f1 f7       	brne	.-4      	; 0x4884 <CLCD_SendData+0x118>
    4888:	9a 83       	std	Y+2, r25	; 0x02
    488a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	//SET Enable pin low
	DIO_SetPinValue(CLCD_ControlPort,CLCD_E_PIN,DIO_LOW);
    488c:	81 e0       	ldi	r24, 0x01	; 1
    488e:	62 e0       	ldi	r22, 0x02	; 2
    4890:	40 e0       	ldi	r20, 0x00	; 0
    4892:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
}
    4896:	2f 96       	adiw	r28, 0x0f	; 15
    4898:	0f b6       	in	r0, 0x3f	; 63
    489a:	f8 94       	cli
    489c:	de bf       	out	0x3e, r29	; 62
    489e:	0f be       	out	0x3f, r0	; 63
    48a0:	cd bf       	out	0x3d, r28	; 61
    48a2:	cf 91       	pop	r28
    48a4:	df 91       	pop	r29
    48a6:	08 95       	ret

000048a8 <CLCD_SendWord>:

void CLCD_SendWord(u8 *Word_PTR)
{
    48a8:	df 93       	push	r29
    48aa:	cf 93       	push	r28
    48ac:	00 d0       	rcall	.+0      	; 0x48ae <CLCD_SendWord+0x6>
    48ae:	cd b7       	in	r28, 0x3d	; 61
    48b0:	de b7       	in	r29, 0x3e	; 62
    48b2:	9a 83       	std	Y+2, r25	; 0x02
    48b4:	89 83       	std	Y+1, r24	; 0x01
    48b6:	0b c0       	rjmp	.+22     	; 0x48ce <CLCD_SendWord+0x26>
	while(*Word_PTR) 		//Word = String = array of charaters
	{
		CLCD_SendData(*Word_PTR++);
    48b8:	e9 81       	ldd	r30, Y+1	; 0x01
    48ba:	fa 81       	ldd	r31, Y+2	; 0x02
    48bc:	20 81       	ld	r18, Z
    48be:	89 81       	ldd	r24, Y+1	; 0x01
    48c0:	9a 81       	ldd	r25, Y+2	; 0x02
    48c2:	01 96       	adiw	r24, 0x01	; 1
    48c4:	9a 83       	std	Y+2, r25	; 0x02
    48c6:	89 83       	std	Y+1, r24	; 0x01
    48c8:	82 2f       	mov	r24, r18
    48ca:	0e 94 b6 23 	call	0x476c	; 0x476c <CLCD_SendData>
	DIO_SetPinValue(CLCD_ControlPort,CLCD_E_PIN,DIO_LOW);
}

void CLCD_SendWord(u8 *Word_PTR)
{
	while(*Word_PTR) 		//Word = String = array of charaters
    48ce:	e9 81       	ldd	r30, Y+1	; 0x01
    48d0:	fa 81       	ldd	r31, Y+2	; 0x02
    48d2:	80 81       	ld	r24, Z
    48d4:	88 23       	and	r24, r24
    48d6:	81 f7       	brne	.-32     	; 0x48b8 <CLCD_SendWord+0x10>
	{
		CLCD_SendData(*Word_PTR++);
	}
}
    48d8:	0f 90       	pop	r0
    48da:	0f 90       	pop	r0
    48dc:	cf 91       	pop	r28
    48de:	df 91       	pop	r29
    48e0:	08 95       	ret

000048e2 <CLCD_GoToXY>:

//to move from position to another in CLCD
STD_Return CLCD_GoToXY(u8 X_Position,u8 Y_Position)
{
    48e2:	df 93       	push	r29
    48e4:	cf 93       	push	r28
    48e6:	00 d0       	rcall	.+0      	; 0x48e8 <CLCD_GoToXY+0x6>
    48e8:	00 d0       	rcall	.+0      	; 0x48ea <CLCD_GoToXY+0x8>
    48ea:	cd b7       	in	r28, 0x3d	; 61
    48ec:	de b7       	in	r29, 0x3e	; 62
    48ee:	8a 83       	std	Y+2, r24	; 0x02
    48f0:	6b 83       	std	Y+3, r22	; 0x03
	u8 DDRAM_address;
	if(X_Position == 0)
    48f2:	8a 81       	ldd	r24, Y+2	; 0x02
    48f4:	88 23       	and	r24, r24
    48f6:	49 f4       	brne	.+18     	; 0x490a <CLCD_GoToXY+0x28>
		{
			DDRAM_address = Y_Position;
    48f8:	8b 81       	ldd	r24, Y+3	; 0x03
    48fa:	89 83       	std	Y+1, r24	; 0x01
			CLCD_SendCommand(DDRAM_address+Set_Bit7); //128 the value of bit 7 when it set high in DDRAM
    48fc:	89 81       	ldd	r24, Y+1	; 0x01
    48fe:	80 58       	subi	r24, 0x80	; 128
    4900:	0e 94 18 23 	call	0x4630	; 0x4630 <CLCD_SendCommand>
			return E_NOK;
    4904:	81 e0       	ldi	r24, 0x01	; 1
    4906:	8c 83       	std	Y+4, r24	; 0x04
    4908:	0e c0       	rjmp	.+28     	; 0x4926 <CLCD_GoToXY+0x44>
		}
	else if (X_Position == 1)
    490a:	8a 81       	ldd	r24, Y+2	; 0x02
    490c:	81 30       	cpi	r24, 0x01	; 1
    490e:	51 f4       	brne	.+20     	; 0x4924 <CLCD_GoToXY+0x42>
		{
		DDRAM_address = Y_Position + FirstLoc_SecondLine;
    4910:	8b 81       	ldd	r24, Y+3	; 0x03
    4912:	80 5c       	subi	r24, 0xC0	; 192
    4914:	89 83       	std	Y+1, r24	; 0x01
		CLCD_SendCommand(DDRAM_address+Set_Bit7); //128 the value of bit 7 when it set high in DDRAM
    4916:	89 81       	ldd	r24, Y+1	; 0x01
    4918:	80 58       	subi	r24, 0x80	; 128
    491a:	0e 94 18 23 	call	0x4630	; 0x4630 <CLCD_SendCommand>
		return E_NOK;
    491e:	81 e0       	ldi	r24, 0x01	; 1
    4920:	8c 83       	std	Y+4, r24	; 0x04
    4922:	01 c0       	rjmp	.+2      	; 0x4926 <CLCD_GoToXY+0x44>
		}
	else
	{
		return E_OK;
    4924:	1c 82       	std	Y+4, r1	; 0x04
    4926:	8c 81       	ldd	r24, Y+4	; 0x04
	}
}
    4928:	0f 90       	pop	r0
    492a:	0f 90       	pop	r0
    492c:	0f 90       	pop	r0
    492e:	0f 90       	pop	r0
    4930:	cf 91       	pop	r28
    4932:	df 91       	pop	r29
    4934:	08 95       	ret

00004936 <CLCD_SendSpecialChar>:
//to write special function by CGRAM
void CLCD_SendSpecialChar(u8 *Pattern,u8 BlockNumber,u8 X_Position,u8 Y_Position)
{
    4936:	df 93       	push	r29
    4938:	cf 93       	push	r28
    493a:	cd b7       	in	r28, 0x3d	; 61
    493c:	de b7       	in	r29, 0x3e	; 62
    493e:	27 97       	sbiw	r28, 0x07	; 7
    4940:	0f b6       	in	r0, 0x3f	; 63
    4942:	f8 94       	cli
    4944:	de bf       	out	0x3e, r29	; 62
    4946:	0f be       	out	0x3f, r0	; 63
    4948:	cd bf       	out	0x3d, r28	; 61
    494a:	9c 83       	std	Y+4, r25	; 0x04
    494c:	8b 83       	std	Y+3, r24	; 0x03
    494e:	6d 83       	std	Y+5, r22	; 0x05
    4950:	4e 83       	std	Y+6, r20	; 0x06
    4952:	2f 83       	std	Y+7, r18	; 0x07
	u8 CGRAM_address=0;
    4954:	1a 82       	std	Y+2, r1	; 0x02
	u8 counter;
	CGRAM_address = BlockNumber*8;
    4956:	8d 81       	ldd	r24, Y+5	; 0x05
    4958:	88 2f       	mov	r24, r24
    495a:	90 e0       	ldi	r25, 0x00	; 0
    495c:	88 0f       	add	r24, r24
    495e:	99 1f       	adc	r25, r25
    4960:	88 0f       	add	r24, r24
    4962:	99 1f       	adc	r25, r25
    4964:	88 0f       	add	r24, r24
    4966:	99 1f       	adc	r25, r25
    4968:	8a 83       	std	Y+2, r24	; 0x02
	CLCD_SendCommand(CGRAM_address+Set_Bit6);
    496a:	8a 81       	ldd	r24, Y+2	; 0x02
    496c:	80 5c       	subi	r24, 0xC0	; 192
    496e:	0e 94 18 23 	call	0x4630	; 0x4630 <CLCD_SendCommand>

	for(counter=0;counter<8;counter++)
    4972:	19 82       	std	Y+1, r1	; 0x01
    4974:	0e c0       	rjmp	.+28     	; 0x4992 <CLCD_SendSpecialChar+0x5c>
		{
			CLCD_SendData(Pattern[counter]);
    4976:	89 81       	ldd	r24, Y+1	; 0x01
    4978:	28 2f       	mov	r18, r24
    497a:	30 e0       	ldi	r19, 0x00	; 0
    497c:	8b 81       	ldd	r24, Y+3	; 0x03
    497e:	9c 81       	ldd	r25, Y+4	; 0x04
    4980:	fc 01       	movw	r30, r24
    4982:	e2 0f       	add	r30, r18
    4984:	f3 1f       	adc	r31, r19
    4986:	80 81       	ld	r24, Z
    4988:	0e 94 b6 23 	call	0x476c	; 0x476c <CLCD_SendData>
	u8 CGRAM_address=0;
	u8 counter;
	CGRAM_address = BlockNumber*8;
	CLCD_SendCommand(CGRAM_address+Set_Bit6);

	for(counter=0;counter<8;counter++)
    498c:	89 81       	ldd	r24, Y+1	; 0x01
    498e:	8f 5f       	subi	r24, 0xFF	; 255
    4990:	89 83       	std	Y+1, r24	; 0x01
    4992:	89 81       	ldd	r24, Y+1	; 0x01
    4994:	88 30       	cpi	r24, 0x08	; 8
    4996:	78 f3       	brcs	.-34     	; 0x4976 <CLCD_SendSpecialChar+0x40>
		{
			CLCD_SendData(Pattern[counter]);
		}
	CLCD_GoToXY(X_Position,Y_Position);
    4998:	8e 81       	ldd	r24, Y+6	; 0x06
    499a:	6f 81       	ldd	r22, Y+7	; 0x07
    499c:	0e 94 71 24 	call	0x48e2	; 0x48e2 <CLCD_GoToXY>
	CLCD_SendData(BlockNumber);
    49a0:	8d 81       	ldd	r24, Y+5	; 0x05
    49a2:	0e 94 b6 23 	call	0x476c	; 0x476c <CLCD_SendData>
}
    49a6:	27 96       	adiw	r28, 0x07	; 7
    49a8:	0f b6       	in	r0, 0x3f	; 63
    49aa:	f8 94       	cli
    49ac:	de bf       	out	0x3e, r29	; 62
    49ae:	0f be       	out	0x3f, r0	; 63
    49b0:	cd bf       	out	0x3d, r28	; 61
    49b2:	cf 91       	pop	r28
    49b4:	df 91       	pop	r29
    49b6:	08 95       	ret

000049b8 <CLCD_Display_Decimal_Number>:

void CLCD_Display_Decimal_Number(s32 num)
{
    49b8:	df 93       	push	r29
    49ba:	cf 93       	push	r28
    49bc:	cd b7       	in	r28, 0x3d	; 61
    49be:	de b7       	in	r29, 0x3e	; 62
    49c0:	61 97       	sbiw	r28, 0x11	; 17
    49c2:	0f b6       	in	r0, 0x3f	; 63
    49c4:	f8 94       	cli
    49c6:	de bf       	out	0x3e, r29	; 62
    49c8:	0f be       	out	0x3f, r0	; 63
    49ca:	cd bf       	out	0x3d, r28	; 61
    49cc:	6e 87       	std	Y+14, r22	; 0x0e
    49ce:	7f 87       	std	Y+15, r23	; 0x0f
    49d0:	88 8b       	std	Y+16, r24	; 0x10
    49d2:	99 8b       	std	Y+17, r25	; 0x11
	u8 i = 0, j, digit, str[10];
    49d4:	1b 82       	std	Y+3, r1	; 0x03

	/* if number 0 */
	if (0 == num)
    49d6:	8e 85       	ldd	r24, Y+14	; 0x0e
    49d8:	9f 85       	ldd	r25, Y+15	; 0x0f
    49da:	a8 89       	ldd	r26, Y+16	; 0x10
    49dc:	b9 89       	ldd	r27, Y+17	; 0x11
    49de:	00 97       	sbiw	r24, 0x00	; 0
    49e0:	a1 05       	cpc	r26, r1
    49e2:	b1 05       	cpc	r27, r1
    49e4:	19 f4       	brne	.+6      	; 0x49ec <CLCD_Display_Decimal_Number+0x34>
	{
		CLCD_SendData('0');
    49e6:	80 e3       	ldi	r24, 0x30	; 48
    49e8:	0e 94 b6 23 	call	0x476c	; 0x476c <CLCD_SendData>
	}

	/* if the number is negative */
	if (num < 0)
    49ec:	8e 85       	ldd	r24, Y+14	; 0x0e
    49ee:	9f 85       	ldd	r25, Y+15	; 0x0f
    49f0:	a8 89       	ldd	r26, Y+16	; 0x10
    49f2:	b9 89       	ldd	r27, Y+17	; 0x11
    49f4:	bb 23       	and	r27, r27
    49f6:	0c f0       	brlt	.+2      	; 0x49fa <CLCD_Display_Decimal_Number+0x42>
    49f8:	42 c0       	rjmp	.+132    	; 0x4a7e <CLCD_Display_Decimal_Number+0xc6>
	{
		CLCD_SendData('-');
    49fa:	8d e2       	ldi	r24, 0x2D	; 45
    49fc:	0e 94 b6 23 	call	0x476c	; 0x476c <CLCD_SendData>

		/* convert to positive form */
		num = num * -1;
    4a00:	8e 85       	ldd	r24, Y+14	; 0x0e
    4a02:	9f 85       	ldd	r25, Y+15	; 0x0f
    4a04:	a8 89       	ldd	r26, Y+16	; 0x10
    4a06:	b9 89       	ldd	r27, Y+17	; 0x11
    4a08:	b0 95       	com	r27
    4a0a:	a0 95       	com	r26
    4a0c:	90 95       	com	r25
    4a0e:	81 95       	neg	r24
    4a10:	9f 4f       	sbci	r25, 0xFF	; 255
    4a12:	af 4f       	sbci	r26, 0xFF	; 255
    4a14:	bf 4f       	sbci	r27, 0xFF	; 255
    4a16:	8e 87       	std	Y+14, r24	; 0x0e
    4a18:	9f 87       	std	Y+15, r25	; 0x0f
    4a1a:	a8 8b       	std	Y+16, r26	; 0x10
    4a1c:	b9 8b       	std	Y+17, r27	; 0x11
    4a1e:	2f c0       	rjmp	.+94     	; 0x4a7e <CLCD_Display_Decimal_Number+0xc6>
	}

	/* loop on digits of the number */
	while (num > 0)
	{
		digit = (num % 10) + '0';
    4a20:	8e 85       	ldd	r24, Y+14	; 0x0e
    4a22:	9f 85       	ldd	r25, Y+15	; 0x0f
    4a24:	a8 89       	ldd	r26, Y+16	; 0x10
    4a26:	b9 89       	ldd	r27, Y+17	; 0x11
    4a28:	2a e0       	ldi	r18, 0x0A	; 10
    4a2a:	30 e0       	ldi	r19, 0x00	; 0
    4a2c:	40 e0       	ldi	r20, 0x00	; 0
    4a2e:	50 e0       	ldi	r21, 0x00	; 0
    4a30:	bc 01       	movw	r22, r24
    4a32:	cd 01       	movw	r24, r26
    4a34:	0e 94 f0 26 	call	0x4de0	; 0x4de0 <__divmodsi4>
    4a38:	dc 01       	movw	r26, r24
    4a3a:	cb 01       	movw	r24, r22
    4a3c:	80 5d       	subi	r24, 0xD0	; 208
    4a3e:	89 83       	std	Y+1, r24	; 0x01
		str[i] = digit;
    4a40:	8b 81       	ldd	r24, Y+3	; 0x03
    4a42:	28 2f       	mov	r18, r24
    4a44:	30 e0       	ldi	r19, 0x00	; 0
    4a46:	ce 01       	movw	r24, r28
    4a48:	04 96       	adiw	r24, 0x04	; 4
    4a4a:	fc 01       	movw	r30, r24
    4a4c:	e2 0f       	add	r30, r18
    4a4e:	f3 1f       	adc	r31, r19
    4a50:	89 81       	ldd	r24, Y+1	; 0x01
    4a52:	80 83       	st	Z, r24
		num /= 10;
    4a54:	8e 85       	ldd	r24, Y+14	; 0x0e
    4a56:	9f 85       	ldd	r25, Y+15	; 0x0f
    4a58:	a8 89       	ldd	r26, Y+16	; 0x10
    4a5a:	b9 89       	ldd	r27, Y+17	; 0x11
    4a5c:	2a e0       	ldi	r18, 0x0A	; 10
    4a5e:	30 e0       	ldi	r19, 0x00	; 0
    4a60:	40 e0       	ldi	r20, 0x00	; 0
    4a62:	50 e0       	ldi	r21, 0x00	; 0
    4a64:	bc 01       	movw	r22, r24
    4a66:	cd 01       	movw	r24, r26
    4a68:	0e 94 f0 26 	call	0x4de0	; 0x4de0 <__divmodsi4>
    4a6c:	da 01       	movw	r26, r20
    4a6e:	c9 01       	movw	r24, r18
    4a70:	8e 87       	std	Y+14, r24	; 0x0e
    4a72:	9f 87       	std	Y+15, r25	; 0x0f
    4a74:	a8 8b       	std	Y+16, r26	; 0x10
    4a76:	b9 8b       	std	Y+17, r27	; 0x11
		i++;
    4a78:	8b 81       	ldd	r24, Y+3	; 0x03
    4a7a:	8f 5f       	subi	r24, 0xFF	; 255
    4a7c:	8b 83       	std	Y+3, r24	; 0x03
		/* convert to positive form */
		num = num * -1;
	}

	/* loop on digits of the number */
	while (num > 0)
    4a7e:	8e 85       	ldd	r24, Y+14	; 0x0e
    4a80:	9f 85       	ldd	r25, Y+15	; 0x0f
    4a82:	a8 89       	ldd	r26, Y+16	; 0x10
    4a84:	b9 89       	ldd	r27, Y+17	; 0x11
    4a86:	18 16       	cp	r1, r24
    4a88:	19 06       	cpc	r1, r25
    4a8a:	1a 06       	cpc	r1, r26
    4a8c:	1b 06       	cpc	r1, r27
    4a8e:	44 f2       	brlt	.-112    	; 0x4a20 <CLCD_Display_Decimal_Number+0x68>
		num /= 10;
		i++;
	}

	/* print str on LCD */
	for (j = i; j > 0; j--)
    4a90:	8b 81       	ldd	r24, Y+3	; 0x03
    4a92:	8a 83       	std	Y+2, r24	; 0x02
    4a94:	11 c0       	rjmp	.+34     	; 0x4ab8 <CLCD_Display_Decimal_Number+0x100>
	{
		CLCD_SendData(str[j - 1]);
    4a96:	8a 81       	ldd	r24, Y+2	; 0x02
    4a98:	88 2f       	mov	r24, r24
    4a9a:	90 e0       	ldi	r25, 0x00	; 0
    4a9c:	9c 01       	movw	r18, r24
    4a9e:	21 50       	subi	r18, 0x01	; 1
    4aa0:	30 40       	sbci	r19, 0x00	; 0
    4aa2:	ce 01       	movw	r24, r28
    4aa4:	04 96       	adiw	r24, 0x04	; 4
    4aa6:	fc 01       	movw	r30, r24
    4aa8:	e2 0f       	add	r30, r18
    4aaa:	f3 1f       	adc	r31, r19
    4aac:	80 81       	ld	r24, Z
    4aae:	0e 94 b6 23 	call	0x476c	; 0x476c <CLCD_SendData>
		num /= 10;
		i++;
	}

	/* print str on LCD */
	for (j = i; j > 0; j--)
    4ab2:	8a 81       	ldd	r24, Y+2	; 0x02
    4ab4:	81 50       	subi	r24, 0x01	; 1
    4ab6:	8a 83       	std	Y+2, r24	; 0x02
    4ab8:	8a 81       	ldd	r24, Y+2	; 0x02
    4aba:	88 23       	and	r24, r24
    4abc:	61 f7       	brne	.-40     	; 0x4a96 <CLCD_Display_Decimal_Number+0xde>
	{
		CLCD_SendData(str[j - 1]);
	}
}
    4abe:	61 96       	adiw	r28, 0x11	; 17
    4ac0:	0f b6       	in	r0, 0x3f	; 63
    4ac2:	f8 94       	cli
    4ac4:	de bf       	out	0x3e, r29	; 62
    4ac6:	0f be       	out	0x3f, r0	; 63
    4ac8:	cd bf       	out	0x3d, r28	; 61
    4aca:	cf 91       	pop	r28
    4acc:	df 91       	pop	r29
    4ace:	08 95       	ret

00004ad0 <CLCD_Display_RealNumber>:
void CLCD_Display_RealNumber(f32 num)
{
    4ad0:	df 93       	push	r29
    4ad2:	cf 93       	push	r28
    4ad4:	cd b7       	in	r28, 0x3d	; 61
    4ad6:	de b7       	in	r29, 0x3e	; 62
    4ad8:	29 97       	sbiw	r28, 0x09	; 9
    4ada:	0f b6       	in	r0, 0x3f	; 63
    4adc:	f8 94       	cli
    4ade:	de bf       	out	0x3e, r29	; 62
    4ae0:	0f be       	out	0x3f, r0	; 63
    4ae2:	cd bf       	out	0x3d, r28	; 61
    4ae4:	6e 83       	std	Y+6, r22	; 0x06
    4ae6:	7f 83       	std	Y+7, r23	; 0x07
    4ae8:	88 87       	std	Y+8, r24	; 0x08
    4aea:	99 87       	std	Y+9, r25	; 0x09
	//Left number to the decimal point
	s32 left = (s32)num;
    4aec:	6e 81       	ldd	r22, Y+6	; 0x06
    4aee:	7f 81       	ldd	r23, Y+7	; 0x07
    4af0:	88 85       	ldd	r24, Y+8	; 0x08
    4af2:	99 85       	ldd	r25, Y+9	; 0x09
    4af4:	0e 94 b3 04 	call	0x966	; 0x966 <__fixsfsi>
    4af8:	dc 01       	movw	r26, r24
    4afa:	cb 01       	movw	r24, r22
    4afc:	8a 83       	std	Y+2, r24	; 0x02
    4afe:	9b 83       	std	Y+3, r25	; 0x03
    4b00:	ac 83       	std	Y+4, r26	; 0x04
    4b02:	bd 83       	std	Y+5, r27	; 0x05
	//calculation to the Right number to the decimal point
	u8 right = (f32)(num - left) * 100;
    4b04:	6a 81       	ldd	r22, Y+2	; 0x02
    4b06:	7b 81       	ldd	r23, Y+3	; 0x03
    4b08:	8c 81       	ldd	r24, Y+4	; 0x04
    4b0a:	9d 81       	ldd	r25, Y+5	; 0x05
    4b0c:	0e 94 55 04 	call	0x8aa	; 0x8aa <__floatsisf>
    4b10:	9b 01       	movw	r18, r22
    4b12:	ac 01       	movw	r20, r24
    4b14:	6e 81       	ldd	r22, Y+6	; 0x06
    4b16:	7f 81       	ldd	r23, Y+7	; 0x07
    4b18:	88 85       	ldd	r24, Y+8	; 0x08
    4b1a:	99 85       	ldd	r25, Y+9	; 0x09
    4b1c:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
    4b20:	dc 01       	movw	r26, r24
    4b22:	cb 01       	movw	r24, r22
    4b24:	bc 01       	movw	r22, r24
    4b26:	cd 01       	movw	r24, r26
    4b28:	20 e0       	ldi	r18, 0x00	; 0
    4b2a:	30 e0       	ldi	r19, 0x00	; 0
    4b2c:	48 ec       	ldi	r20, 0xC8	; 200
    4b2e:	52 e4       	ldi	r21, 0x42	; 66
    4b30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4b34:	dc 01       	movw	r26, r24
    4b36:	cb 01       	movw	r24, r22
    4b38:	bc 01       	movw	r22, r24
    4b3a:	cd 01       	movw	r24, r26
    4b3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4b40:	dc 01       	movw	r26, r24
    4b42:	cb 01       	movw	r24, r22
    4b44:	89 83       	std	Y+1, r24	; 0x01
	//Display Left number to the decimal point
	CLCD_Display_Decimal_Number(left);
    4b46:	8a 81       	ldd	r24, Y+2	; 0x02
    4b48:	9b 81       	ldd	r25, Y+3	; 0x03
    4b4a:	ac 81       	ldd	r26, Y+4	; 0x04
    4b4c:	bd 81       	ldd	r27, Y+5	; 0x05
    4b4e:	bc 01       	movw	r22, r24
    4b50:	cd 01       	movw	r24, r26
    4b52:	0e 94 dc 24 	call	0x49b8	; 0x49b8 <CLCD_Display_Decimal_Number>
	//Display the decimal point
	CLCD_SendData('.');
    4b56:	8e e2       	ldi	r24, 0x2E	; 46
    4b58:	0e 94 b6 23 	call	0x476c	; 0x476c <CLCD_SendData>
	//Display the Right number to the decimal point
	CLCD_Display_Decimal_Number(right);
    4b5c:	89 81       	ldd	r24, Y+1	; 0x01
    4b5e:	88 2f       	mov	r24, r24
    4b60:	90 e0       	ldi	r25, 0x00	; 0
    4b62:	a0 e0       	ldi	r26, 0x00	; 0
    4b64:	b0 e0       	ldi	r27, 0x00	; 0
    4b66:	bc 01       	movw	r22, r24
    4b68:	cd 01       	movw	r24, r26
    4b6a:	0e 94 dc 24 	call	0x49b8	; 0x49b8 <CLCD_Display_Decimal_Number>
}
    4b6e:	29 96       	adiw	r28, 0x09	; 9
    4b70:	0f b6       	in	r0, 0x3f	; 63
    4b72:	f8 94       	cli
    4b74:	de bf       	out	0x3e, r29	; 62
    4b76:	0f be       	out	0x3f, r0	; 63
    4b78:	cd bf       	out	0x3d, r28	; 61
    4b7a:	cf 91       	pop	r28
    4b7c:	df 91       	pop	r29
    4b7e:	08 95       	ret

00004b80 <KeyPad_Pressed_Key>:
 * Description          : function to define which switch is pressed in the keypad
 * 
 * @return u8           : return the value of the pressed switch 
 */
u8 KeyPad_Pressed_Key(void)
{
    4b80:	df 93       	push	r29
    4b82:	cf 93       	push	r28
    4b84:	00 d0       	rcall	.+0      	; 0x4b86 <KeyPad_Pressed_Key+0x6>
    4b86:	00 d0       	rcall	.+0      	; 0x4b88 <KeyPad_Pressed_Key+0x8>
    4b88:	0f 92       	push	r0
    4b8a:	cd b7       	in	r28, 0x3d	; 61
    4b8c:	de b7       	in	r29, 0x3e	; 62
	u8 ColumnIndex,RowIndex,PinState,PressedKey;

	PressedKey=Key_Not_Pressed;
    4b8e:	8f ef       	ldi	r24, 0xFF	; 255
    4b90:	89 83       	std	Y+1, r24	; 0x01

	static u8 KeyPad_Arr[Row_NO][Column_NO]= KeyPad_Arr_Value;
	static u8 KeyPad_Row_Arr[Row_NO]={ROW_PIN0,ROW_PIN1,ROW_PIN2,ROW_PIN3};
	static u8 KeyPad_Column_Arr[Column_NO]={Column_PIN0,Column_PIN1,Column_PIN2,Column_PIN3};

	for(ColumnIndex=0;ColumnIndex<Column_NO;ColumnIndex++)
    4b92:	1b 82       	std	Y+3, r1	; 0x03
    4b94:	7a c0       	rjmp	.+244    	; 0x4c8a <KeyPad_Pressed_Key+0x10a>
	{
		//Set column of Keypad Output
		DIO_SetPortDirection(KeyPad_Port,PORT_OUTPUT);
    4b96:	81 e0       	ldi	r24, 0x01	; 1
    4b98:	6f ef       	ldi	r22, 0xFF	; 255
    4b9a:	0e 94 87 12 	call	0x250e	; 0x250e <DIO_SetPortDirection>
		//Activate current column
		DIO_SetPinValue(KeyPad_Port,KeyPad_Column_Arr[ColumnIndex],DIO_LOW);
    4b9e:	8b 81       	ldd	r24, Y+3	; 0x03
    4ba0:	88 2f       	mov	r24, r24
    4ba2:	90 e0       	ldi	r25, 0x00	; 0
    4ba4:	fc 01       	movw	r30, r24
    4ba6:	e8 59       	subi	r30, 0x98	; 152
    4ba8:	fe 4f       	sbci	r31, 0xFE	; 254
    4baa:	90 81       	ld	r25, Z
    4bac:	81 e0       	ldi	r24, 0x01	; 1
    4bae:	69 2f       	mov	r22, r25
    4bb0:	40 e0       	ldi	r20, 0x00	; 0
    4bb2:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>


		for(RowIndex=0;RowIndex<Row_NO;RowIndex++)
    4bb6:	1a 82       	std	Y+2, r1	; 0x02
    4bb8:	55 c0       	rjmp	.+170    	; 0x4c64 <KeyPad_Pressed_Key+0xe4>
		{
			//Set Row input and activate pull-up
			DIO_SetPinDirection(KeyPad_Port,KeyPad_Row_Arr[RowIndex],DIO_INPUT);
    4bba:	8a 81       	ldd	r24, Y+2	; 0x02
    4bbc:	88 2f       	mov	r24, r24
    4bbe:	90 e0       	ldi	r25, 0x00	; 0
    4bc0:	fc 01       	movw	r30, r24
    4bc2:	e4 59       	subi	r30, 0x94	; 148
    4bc4:	fe 4f       	sbci	r31, 0xFE	; 254
    4bc6:	90 81       	ld	r25, Z
    4bc8:	81 e0       	ldi	r24, 0x01	; 1
    4bca:	69 2f       	mov	r22, r25
    4bcc:	40 e0       	ldi	r20, 0x00	; 0
    4bce:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
			DIO_EnablePullup(KeyPad_Port,KeyPad_Row_Arr[RowIndex],ENABLE_PullUp);
    4bd2:	8a 81       	ldd	r24, Y+2	; 0x02
    4bd4:	88 2f       	mov	r24, r24
    4bd6:	90 e0       	ldi	r25, 0x00	; 0
    4bd8:	fc 01       	movw	r30, r24
    4bda:	e4 59       	subi	r30, 0x94	; 148
    4bdc:	fe 4f       	sbci	r31, 0xFE	; 254
    4bde:	90 81       	ld	r25, Z
    4be0:	81 e0       	ldi	r24, 0x01	; 1
    4be2:	69 2f       	mov	r22, r25
    4be4:	40 e0       	ldi	r20, 0x00	; 0
    4be6:	0e 94 5f 15 	call	0x2abe	; 0x2abe <DIO_EnablePullup>

			//Read the current row
			DIO_GetPinValue(KeyPad_Port,KeyPad_Row_Arr[RowIndex],&PinState);
    4bea:	8a 81       	ldd	r24, Y+2	; 0x02
    4bec:	88 2f       	mov	r24, r24
    4bee:	90 e0       	ldi	r25, 0x00	; 0
    4bf0:	fc 01       	movw	r30, r24
    4bf2:	e4 59       	subi	r30, 0x94	; 148
    4bf4:	fe 4f       	sbci	r31, 0xFE	; 254
    4bf6:	90 81       	ld	r25, Z
    4bf8:	9e 01       	movw	r18, r28
    4bfa:	2c 5f       	subi	r18, 0xFC	; 252
    4bfc:	3f 4f       	sbci	r19, 0xFF	; 255
    4bfe:	81 e0       	ldi	r24, 0x01	; 1
    4c00:	69 2f       	mov	r22, r25
    4c02:	a9 01       	movw	r20, r18
    4c04:	0e 94 43 14 	call	0x2886	; 0x2886 <DIO_GetPinValue>

			//Check if switch is pressed
			if(PinState==DIO_LOW)
    4c08:	8c 81       	ldd	r24, Y+4	; 0x04
    4c0a:	88 23       	and	r24, r24
    4c0c:	41 f5       	brne	.+80     	; 0x4c5e <KeyPad_Pressed_Key+0xde>
			{
				PressedKey=KeyPad_Arr[RowIndex][ColumnIndex];
    4c0e:	8a 81       	ldd	r24, Y+2	; 0x02
    4c10:	48 2f       	mov	r20, r24
    4c12:	50 e0       	ldi	r21, 0x00	; 0
    4c14:	8b 81       	ldd	r24, Y+3	; 0x03
    4c16:	28 2f       	mov	r18, r24
    4c18:	30 e0       	ldi	r19, 0x00	; 0
    4c1a:	ca 01       	movw	r24, r20
    4c1c:	88 0f       	add	r24, r24
    4c1e:	99 1f       	adc	r25, r25
    4c20:	88 0f       	add	r24, r24
    4c22:	99 1f       	adc	r25, r25
    4c24:	82 0f       	add	r24, r18
    4c26:	93 1f       	adc	r25, r19
    4c28:	fc 01       	movw	r30, r24
    4c2a:	e0 59       	subi	r30, 0x90	; 144
    4c2c:	fe 4f       	sbci	r31, 0xFE	; 254
    4c2e:	80 81       	ld	r24, Z
    4c30:	89 83       	std	Y+1, r24	; 0x01
    4c32:	0f c0       	rjmp	.+30     	; 0x4c52 <KeyPad_Pressed_Key+0xd2>

				//Polling (busy waiting) until the key is released
				while(PinState==DIO_LOW)
				{
					DIO_GetPinValue(KeyPad_Port,KeyPad_Row_Arr[RowIndex],&PinState);
    4c34:	8a 81       	ldd	r24, Y+2	; 0x02
    4c36:	88 2f       	mov	r24, r24
    4c38:	90 e0       	ldi	r25, 0x00	; 0
    4c3a:	fc 01       	movw	r30, r24
    4c3c:	e4 59       	subi	r30, 0x94	; 148
    4c3e:	fe 4f       	sbci	r31, 0xFE	; 254
    4c40:	90 81       	ld	r25, Z
    4c42:	9e 01       	movw	r18, r28
    4c44:	2c 5f       	subi	r18, 0xFC	; 252
    4c46:	3f 4f       	sbci	r19, 0xFF	; 255
    4c48:	81 e0       	ldi	r24, 0x01	; 1
    4c4a:	69 2f       	mov	r22, r25
    4c4c:	a9 01       	movw	r20, r18
    4c4e:	0e 94 43 14 	call	0x2886	; 0x2886 <DIO_GetPinValue>
			if(PinState==DIO_LOW)
			{
				PressedKey=KeyPad_Arr[RowIndex][ColumnIndex];

				//Polling (busy waiting) until the key is released
				while(PinState==DIO_LOW)
    4c52:	8c 81       	ldd	r24, Y+4	; 0x04
    4c54:	88 23       	and	r24, r24
    4c56:	71 f3       	breq	.-36     	; 0x4c34 <KeyPad_Pressed_Key+0xb4>
				{
					DIO_GetPinValue(KeyPad_Port,KeyPad_Row_Arr[RowIndex],&PinState);
				}
				return PressedKey;
    4c58:	89 81       	ldd	r24, Y+1	; 0x01
    4c5a:	8d 83       	std	Y+5, r24	; 0x05
    4c5c:	1c c0       	rjmp	.+56     	; 0x4c96 <KeyPad_Pressed_Key+0x116>
		DIO_SetPortDirection(KeyPad_Port,PORT_OUTPUT);
		//Activate current column
		DIO_SetPinValue(KeyPad_Port,KeyPad_Column_Arr[ColumnIndex],DIO_LOW);


		for(RowIndex=0;RowIndex<Row_NO;RowIndex++)
    4c5e:	8a 81       	ldd	r24, Y+2	; 0x02
    4c60:	8f 5f       	subi	r24, 0xFF	; 255
    4c62:	8a 83       	std	Y+2, r24	; 0x02
    4c64:	8a 81       	ldd	r24, Y+2	; 0x02
    4c66:	84 30       	cpi	r24, 0x04	; 4
    4c68:	08 f4       	brcc	.+2      	; 0x4c6c <KeyPad_Pressed_Key+0xec>
    4c6a:	a7 cf       	rjmp	.-178    	; 0x4bba <KeyPad_Pressed_Key+0x3a>
				}
				return PressedKey;
			}
		}
		//Deactivate the current column
		DIO_SetPinValue(KeyPad_Port,KeyPad_Column_Arr[ColumnIndex],DIO_HIGH);
    4c6c:	8b 81       	ldd	r24, Y+3	; 0x03
    4c6e:	88 2f       	mov	r24, r24
    4c70:	90 e0       	ldi	r25, 0x00	; 0
    4c72:	fc 01       	movw	r30, r24
    4c74:	e8 59       	subi	r30, 0x98	; 152
    4c76:	fe 4f       	sbci	r31, 0xFE	; 254
    4c78:	90 81       	ld	r25, Z
    4c7a:	81 e0       	ldi	r24, 0x01	; 1
    4c7c:	69 2f       	mov	r22, r25
    4c7e:	41 e0       	ldi	r20, 0x01	; 1
    4c80:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>

	static u8 KeyPad_Arr[Row_NO][Column_NO]= KeyPad_Arr_Value;
	static u8 KeyPad_Row_Arr[Row_NO]={ROW_PIN0,ROW_PIN1,ROW_PIN2,ROW_PIN3};
	static u8 KeyPad_Column_Arr[Column_NO]={Column_PIN0,Column_PIN1,Column_PIN2,Column_PIN3};

	for(ColumnIndex=0;ColumnIndex<Column_NO;ColumnIndex++)
    4c84:	8b 81       	ldd	r24, Y+3	; 0x03
    4c86:	8f 5f       	subi	r24, 0xFF	; 255
    4c88:	8b 83       	std	Y+3, r24	; 0x03
    4c8a:	8b 81       	ldd	r24, Y+3	; 0x03
    4c8c:	84 30       	cpi	r24, 0x04	; 4
    4c8e:	08 f4       	brcc	.+2      	; 0x4c92 <KeyPad_Pressed_Key+0x112>
    4c90:	82 cf       	rjmp	.-252    	; 0x4b96 <KeyPad_Pressed_Key+0x16>
			}
		}
		//Deactivate the current column
		DIO_SetPinValue(KeyPad_Port,KeyPad_Column_Arr[ColumnIndex],DIO_HIGH);
	}
	return PressedKey;
    4c92:	89 81       	ldd	r24, Y+1	; 0x01
    4c94:	8d 83       	std	Y+5, r24	; 0x05
    4c96:	8d 81       	ldd	r24, Y+5	; 0x05
}
    4c98:	0f 90       	pop	r0
    4c9a:	0f 90       	pop	r0
    4c9c:	0f 90       	pop	r0
    4c9e:	0f 90       	pop	r0
    4ca0:	0f 90       	pop	r0
    4ca2:	cf 91       	pop	r28
    4ca4:	df 91       	pop	r29
    4ca6:	08 95       	ret

00004ca8 <main>:
#include "avr/delay.h"

u8 var;

void main(void)
{
    4ca8:	df 93       	push	r29
    4caa:	cf 93       	push	r28
    4cac:	cd b7       	in	r28, 0x3d	; 61
    4cae:	de b7       	in	r29, 0x3e	; 62
    4cb0:	2e 97       	sbiw	r28, 0x0e	; 14
    4cb2:	0f b6       	in	r0, 0x3f	; 63
    4cb4:	f8 94       	cli
    4cb6:	de bf       	out	0x3e, r29	; 62
    4cb8:	0f be       	out	0x3f, r0	; 63
    4cba:	cd bf       	out	0x3d, r28	; 61

	SPI_init();
    4cbc:	0e 94 f9 0b 	call	0x17f2	; 0x17f2 <SPI_init>

	DIO_SetPinDirection(DIO_PORTC,0,DIO_OUTPUT);
    4cc0:	82 e0       	ldi	r24, 0x02	; 2
    4cc2:	60 e0       	ldi	r22, 0x00	; 0
    4cc4:	41 e0       	ldi	r20, 0x01	; 1
    4cc6:	0e 94 5d 11 	call	0x22ba	; 0x22ba <DIO_SetPinDirection>
	DIO_SetPinValue(DIO_PORTC,0,DIO_LOW);
    4cca:	82 e0       	ldi	r24, 0x02	; 2
    4ccc:	60 e0       	ldi	r22, 0x00	; 0
    4cce:	40 e0       	ldi	r20, 0x00	; 0
    4cd0:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>

	SPI_MasterSlave_Selection(SPI_SLAVE);
    4cd4:	80 e0       	ldi	r24, 0x00	; 0
    4cd6:	0e 94 55 0c 	call	0x18aa	; 0x18aa <SPI_MasterSlave_Selection>
	while(1)
	{
		SPI_TranRec_Data(0,&var);
    4cda:	20 ea       	ldi	r18, 0xA0	; 160
    4cdc:	31 e0       	ldi	r19, 0x01	; 1
    4cde:	80 e0       	ldi	r24, 0x00	; 0
    4ce0:	b9 01       	movw	r22, r18
    4ce2:	0e 94 e3 0c 	call	0x19c6	; 0x19c6 <SPI_TranRec_Data>
    4ce6:	80 e0       	ldi	r24, 0x00	; 0
    4ce8:	90 e0       	ldi	r25, 0x00	; 0
    4cea:	a0 e2       	ldi	r26, 0x20	; 32
    4cec:	b1 e4       	ldi	r27, 0x41	; 65
    4cee:	8b 87       	std	Y+11, r24	; 0x0b
    4cf0:	9c 87       	std	Y+12, r25	; 0x0c
    4cf2:	ad 87       	std	Y+13, r26	; 0x0d
    4cf4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4cf6:	6b 85       	ldd	r22, Y+11	; 0x0b
    4cf8:	7c 85       	ldd	r23, Y+12	; 0x0c
    4cfa:	8d 85       	ldd	r24, Y+13	; 0x0d
    4cfc:	9e 85       	ldd	r25, Y+14	; 0x0e
    4cfe:	20 e0       	ldi	r18, 0x00	; 0
    4d00:	30 e0       	ldi	r19, 0x00	; 0
    4d02:	4a ef       	ldi	r20, 0xFA	; 250
    4d04:	54 e4       	ldi	r21, 0x44	; 68
    4d06:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4d0a:	dc 01       	movw	r26, r24
    4d0c:	cb 01       	movw	r24, r22
    4d0e:	8f 83       	std	Y+7, r24	; 0x07
    4d10:	98 87       	std	Y+8, r25	; 0x08
    4d12:	a9 87       	std	Y+9, r26	; 0x09
    4d14:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4d16:	6f 81       	ldd	r22, Y+7	; 0x07
    4d18:	78 85       	ldd	r23, Y+8	; 0x08
    4d1a:	89 85       	ldd	r24, Y+9	; 0x09
    4d1c:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d1e:	20 e0       	ldi	r18, 0x00	; 0
    4d20:	30 e0       	ldi	r19, 0x00	; 0
    4d22:	40 e8       	ldi	r20, 0x80	; 128
    4d24:	5f e3       	ldi	r21, 0x3F	; 63
    4d26:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4d2a:	88 23       	and	r24, r24
    4d2c:	2c f4       	brge	.+10     	; 0x4d38 <main+0x90>
		__ticks = 1;
    4d2e:	81 e0       	ldi	r24, 0x01	; 1
    4d30:	90 e0       	ldi	r25, 0x00	; 0
    4d32:	9e 83       	std	Y+6, r25	; 0x06
    4d34:	8d 83       	std	Y+5, r24	; 0x05
    4d36:	3f c0       	rjmp	.+126    	; 0x4db6 <main+0x10e>
	else if (__tmp > 65535)
    4d38:	6f 81       	ldd	r22, Y+7	; 0x07
    4d3a:	78 85       	ldd	r23, Y+8	; 0x08
    4d3c:	89 85       	ldd	r24, Y+9	; 0x09
    4d3e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d40:	20 e0       	ldi	r18, 0x00	; 0
    4d42:	3f ef       	ldi	r19, 0xFF	; 255
    4d44:	4f e7       	ldi	r20, 0x7F	; 127
    4d46:	57 e4       	ldi	r21, 0x47	; 71
    4d48:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    4d4c:	18 16       	cp	r1, r24
    4d4e:	4c f5       	brge	.+82     	; 0x4da2 <main+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4d50:	6b 85       	ldd	r22, Y+11	; 0x0b
    4d52:	7c 85       	ldd	r23, Y+12	; 0x0c
    4d54:	8d 85       	ldd	r24, Y+13	; 0x0d
    4d56:	9e 85       	ldd	r25, Y+14	; 0x0e
    4d58:	20 e0       	ldi	r18, 0x00	; 0
    4d5a:	30 e0       	ldi	r19, 0x00	; 0
    4d5c:	40 e2       	ldi	r20, 0x20	; 32
    4d5e:	51 e4       	ldi	r21, 0x41	; 65
    4d60:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4d64:	dc 01       	movw	r26, r24
    4d66:	cb 01       	movw	r24, r22
    4d68:	bc 01       	movw	r22, r24
    4d6a:	cd 01       	movw	r24, r26
    4d6c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4d70:	dc 01       	movw	r26, r24
    4d72:	cb 01       	movw	r24, r22
    4d74:	9e 83       	std	Y+6, r25	; 0x06
    4d76:	8d 83       	std	Y+5, r24	; 0x05
    4d78:	0f c0       	rjmp	.+30     	; 0x4d98 <main+0xf0>
    4d7a:	88 ec       	ldi	r24, 0xC8	; 200
    4d7c:	90 e0       	ldi	r25, 0x00	; 0
    4d7e:	9c 83       	std	Y+4, r25	; 0x04
    4d80:	8b 83       	std	Y+3, r24	; 0x03
    4d82:	8b 81       	ldd	r24, Y+3	; 0x03
    4d84:	9c 81       	ldd	r25, Y+4	; 0x04
    4d86:	01 97       	sbiw	r24, 0x01	; 1
    4d88:	f1 f7       	brne	.-4      	; 0x4d86 <main+0xde>
    4d8a:	9c 83       	std	Y+4, r25	; 0x04
    4d8c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4d8e:	8d 81       	ldd	r24, Y+5	; 0x05
    4d90:	9e 81       	ldd	r25, Y+6	; 0x06
    4d92:	01 97       	sbiw	r24, 0x01	; 1
    4d94:	9e 83       	std	Y+6, r25	; 0x06
    4d96:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4d98:	8d 81       	ldd	r24, Y+5	; 0x05
    4d9a:	9e 81       	ldd	r25, Y+6	; 0x06
    4d9c:	00 97       	sbiw	r24, 0x00	; 0
    4d9e:	69 f7       	brne	.-38     	; 0x4d7a <main+0xd2>
    4da0:	14 c0       	rjmp	.+40     	; 0x4dca <main+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4da2:	6f 81       	ldd	r22, Y+7	; 0x07
    4da4:	78 85       	ldd	r23, Y+8	; 0x08
    4da6:	89 85       	ldd	r24, Y+9	; 0x09
    4da8:	9a 85       	ldd	r25, Y+10	; 0x0a
    4daa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4dae:	dc 01       	movw	r26, r24
    4db0:	cb 01       	movw	r24, r22
    4db2:	9e 83       	std	Y+6, r25	; 0x06
    4db4:	8d 83       	std	Y+5, r24	; 0x05
    4db6:	8d 81       	ldd	r24, Y+5	; 0x05
    4db8:	9e 81       	ldd	r25, Y+6	; 0x06
    4dba:	9a 83       	std	Y+2, r25	; 0x02
    4dbc:	89 83       	std	Y+1, r24	; 0x01
    4dbe:	89 81       	ldd	r24, Y+1	; 0x01
    4dc0:	9a 81       	ldd	r25, Y+2	; 0x02
    4dc2:	01 97       	sbiw	r24, 0x01	; 1
    4dc4:	f1 f7       	brne	.-4      	; 0x4dc2 <main+0x11a>
    4dc6:	9a 83       	std	Y+2, r25	; 0x02
    4dc8:	89 83       	std	Y+1, r24	; 0x01
		 _delay_ms(10);
		 if (var == 1)
    4dca:	80 91 a0 01 	lds	r24, 0x01A0
    4dce:	81 30       	cpi	r24, 0x01	; 1
    4dd0:	09 f0       	breq	.+2      	; 0x4dd4 <main+0x12c>
    4dd2:	83 cf       	rjmp	.-250    	; 0x4cda <main+0x32>
		 {
			 DIO_SetPinValue(DIO_PORTC,0,DIO_HIGH);
    4dd4:	82 e0       	ldi	r24, 0x02	; 2
    4dd6:	60 e0       	ldi	r22, 0x00	; 0
    4dd8:	41 e0       	ldi	r20, 0x01	; 1
    4dda:	0e 94 d0 12 	call	0x25a0	; 0x25a0 <DIO_SetPinValue>
    4dde:	7d cf       	rjmp	.-262    	; 0x4cda <main+0x32>

00004de0 <__divmodsi4>:
    4de0:	97 fb       	bst	r25, 7
    4de2:	09 2e       	mov	r0, r25
    4de4:	05 26       	eor	r0, r21
    4de6:	0e d0       	rcall	.+28     	; 0x4e04 <__divmodsi4_neg1>
    4de8:	57 fd       	sbrc	r21, 7
    4dea:	04 d0       	rcall	.+8      	; 0x4df4 <__divmodsi4_neg2>
    4dec:	14 d0       	rcall	.+40     	; 0x4e16 <__udivmodsi4>
    4dee:	0a d0       	rcall	.+20     	; 0x4e04 <__divmodsi4_neg1>
    4df0:	00 1c       	adc	r0, r0
    4df2:	38 f4       	brcc	.+14     	; 0x4e02 <__divmodsi4_exit>

00004df4 <__divmodsi4_neg2>:
    4df4:	50 95       	com	r21
    4df6:	40 95       	com	r20
    4df8:	30 95       	com	r19
    4dfa:	21 95       	neg	r18
    4dfc:	3f 4f       	sbci	r19, 0xFF	; 255
    4dfe:	4f 4f       	sbci	r20, 0xFF	; 255
    4e00:	5f 4f       	sbci	r21, 0xFF	; 255

00004e02 <__divmodsi4_exit>:
    4e02:	08 95       	ret

00004e04 <__divmodsi4_neg1>:
    4e04:	f6 f7       	brtc	.-4      	; 0x4e02 <__divmodsi4_exit>
    4e06:	90 95       	com	r25
    4e08:	80 95       	com	r24
    4e0a:	70 95       	com	r23
    4e0c:	61 95       	neg	r22
    4e0e:	7f 4f       	sbci	r23, 0xFF	; 255
    4e10:	8f 4f       	sbci	r24, 0xFF	; 255
    4e12:	9f 4f       	sbci	r25, 0xFF	; 255
    4e14:	08 95       	ret

00004e16 <__udivmodsi4>:
    4e16:	a1 e2       	ldi	r26, 0x21	; 33
    4e18:	1a 2e       	mov	r1, r26
    4e1a:	aa 1b       	sub	r26, r26
    4e1c:	bb 1b       	sub	r27, r27
    4e1e:	fd 01       	movw	r30, r26
    4e20:	0d c0       	rjmp	.+26     	; 0x4e3c <__udivmodsi4_ep>

00004e22 <__udivmodsi4_loop>:
    4e22:	aa 1f       	adc	r26, r26
    4e24:	bb 1f       	adc	r27, r27
    4e26:	ee 1f       	adc	r30, r30
    4e28:	ff 1f       	adc	r31, r31
    4e2a:	a2 17       	cp	r26, r18
    4e2c:	b3 07       	cpc	r27, r19
    4e2e:	e4 07       	cpc	r30, r20
    4e30:	f5 07       	cpc	r31, r21
    4e32:	20 f0       	brcs	.+8      	; 0x4e3c <__udivmodsi4_ep>
    4e34:	a2 1b       	sub	r26, r18
    4e36:	b3 0b       	sbc	r27, r19
    4e38:	e4 0b       	sbc	r30, r20
    4e3a:	f5 0b       	sbc	r31, r21

00004e3c <__udivmodsi4_ep>:
    4e3c:	66 1f       	adc	r22, r22
    4e3e:	77 1f       	adc	r23, r23
    4e40:	88 1f       	adc	r24, r24
    4e42:	99 1f       	adc	r25, r25
    4e44:	1a 94       	dec	r1
    4e46:	69 f7       	brne	.-38     	; 0x4e22 <__udivmodsi4_loop>
    4e48:	60 95       	com	r22
    4e4a:	70 95       	com	r23
    4e4c:	80 95       	com	r24
    4e4e:	90 95       	com	r25
    4e50:	9b 01       	movw	r18, r22
    4e52:	ac 01       	movw	r20, r24
    4e54:	bd 01       	movw	r22, r26
    4e56:	cf 01       	movw	r24, r30
    4e58:	08 95       	ret

00004e5a <__prologue_saves__>:
    4e5a:	2f 92       	push	r2
    4e5c:	3f 92       	push	r3
    4e5e:	4f 92       	push	r4
    4e60:	5f 92       	push	r5
    4e62:	6f 92       	push	r6
    4e64:	7f 92       	push	r7
    4e66:	8f 92       	push	r8
    4e68:	9f 92       	push	r9
    4e6a:	af 92       	push	r10
    4e6c:	bf 92       	push	r11
    4e6e:	cf 92       	push	r12
    4e70:	df 92       	push	r13
    4e72:	ef 92       	push	r14
    4e74:	ff 92       	push	r15
    4e76:	0f 93       	push	r16
    4e78:	1f 93       	push	r17
    4e7a:	cf 93       	push	r28
    4e7c:	df 93       	push	r29
    4e7e:	cd b7       	in	r28, 0x3d	; 61
    4e80:	de b7       	in	r29, 0x3e	; 62
    4e82:	ca 1b       	sub	r28, r26
    4e84:	db 0b       	sbc	r29, r27
    4e86:	0f b6       	in	r0, 0x3f	; 63
    4e88:	f8 94       	cli
    4e8a:	de bf       	out	0x3e, r29	; 62
    4e8c:	0f be       	out	0x3f, r0	; 63
    4e8e:	cd bf       	out	0x3d, r28	; 61
    4e90:	09 94       	ijmp

00004e92 <__epilogue_restores__>:
    4e92:	2a 88       	ldd	r2, Y+18	; 0x12
    4e94:	39 88       	ldd	r3, Y+17	; 0x11
    4e96:	48 88       	ldd	r4, Y+16	; 0x10
    4e98:	5f 84       	ldd	r5, Y+15	; 0x0f
    4e9a:	6e 84       	ldd	r6, Y+14	; 0x0e
    4e9c:	7d 84       	ldd	r7, Y+13	; 0x0d
    4e9e:	8c 84       	ldd	r8, Y+12	; 0x0c
    4ea0:	9b 84       	ldd	r9, Y+11	; 0x0b
    4ea2:	aa 84       	ldd	r10, Y+10	; 0x0a
    4ea4:	b9 84       	ldd	r11, Y+9	; 0x09
    4ea6:	c8 84       	ldd	r12, Y+8	; 0x08
    4ea8:	df 80       	ldd	r13, Y+7	; 0x07
    4eaa:	ee 80       	ldd	r14, Y+6	; 0x06
    4eac:	fd 80       	ldd	r15, Y+5	; 0x05
    4eae:	0c 81       	ldd	r16, Y+4	; 0x04
    4eb0:	1b 81       	ldd	r17, Y+3	; 0x03
    4eb2:	aa 81       	ldd	r26, Y+2	; 0x02
    4eb4:	b9 81       	ldd	r27, Y+1	; 0x01
    4eb6:	ce 0f       	add	r28, r30
    4eb8:	d1 1d       	adc	r29, r1
    4eba:	0f b6       	in	r0, 0x3f	; 63
    4ebc:	f8 94       	cli
    4ebe:	de bf       	out	0x3e, r29	; 62
    4ec0:	0f be       	out	0x3f, r0	; 63
    4ec2:	cd bf       	out	0x3d, r28	; 61
    4ec4:	ed 01       	movw	r28, r26
    4ec6:	08 95       	ret

00004ec8 <_exit>:
    4ec8:	f8 94       	cli

00004eca <__stop_program>:
    4eca:	ff cf       	rjmp	.-2      	; 0x4eca <__stop_program>
