Analysis & Synthesis report for Lab4
Tue Nov 17 15:43:53 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated
 13. Source assignments for ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated
 14. Source assignments for ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated
 15. Source assignments for ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated
 16. Source assignments for ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated
 17. Parameter Settings for User Entity Instance: mux4_1:U_PC_SEL
 18. Parameter Settings for User Entity Instance: pcReg:U_PC_REG
 19. Parameter Settings for User Entity Instance: adder:U_PC_ADDER
 20. Parameter Settings for User Entity Instance: instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: reg:U_PC_PIPE0
 22. Parameter Settings for User Entity Instance: reg:U_INSTR_PIPE0
 23. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:U_REG_ZERO
 24. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG
 25. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG
 26. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG
 27. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:4:U_REG
 28. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:5:U_REG
 29. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:6:U_REG
 30. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:7:U_REG
 31. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:8:U_REG
 32. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:9:U_REG
 33. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:10:U_REG
 34. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:11:U_REG
 35. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:12:U_REG
 36. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:13:U_REG
 37. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:14:U_REG
 38. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:15:U_REG
 39. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:16:U_REG
 40. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:17:U_REG
 41. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:18:U_REG
 42. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:19:U_REG
 43. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:20:U_REG
 44. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:21:U_REG
 45. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:22:U_REG
 46. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:23:U_REG
 47. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:24:U_REG
 48. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:25:U_REG
 49. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:26:U_REG
 50. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:27:U_REG
 51. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:28:U_REG
 52. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:29:U_REG
 53. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:30:U_REG
 54. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:31:U_REG
 55. Parameter Settings for User Entity Instance: registerFile:U_REGFILE|decoder:U_DECODER
 56. Parameter Settings for User Entity Instance: mux2_1:U_JAL_SEL
 57. Parameter Settings for User Entity Instance: adder:U_PC_ADDER2
 58. Parameter Settings for User Entity Instance: comparator:U_COMPARATOR
 59. Parameter Settings for User Entity Instance: SLL2:U_SLL2
 60. Parameter Settings for User Entity Instance: SLL2:U_SLL2_PC
 61. Parameter Settings for User Entity Instance: mux4_1:U_REGDST_SEL
 62. Parameter Settings for User Entity Instance: reg:U_WB_PIPE1
 63. Parameter Settings for User Entity Instance: reg:U_M_PIPE1
 64. Parameter Settings for User Entity Instance: reg:U_ALUSRC0_PIPE1
 65. Parameter Settings for User Entity Instance: reg:U_ALUSRC1_PIPE1
 66. Parameter Settings for User Entity Instance: reg:U_ALUOP_PIPE1
 67. Parameter Settings for User Entity Instance: reg:U_REGDST_PIPE1
 68. Parameter Settings for User Entity Instance: reg:U_REG0_PIPE1
 69. Parameter Settings for User Entity Instance: reg:U_REG1_PIPE1
 70. Parameter Settings for User Entity Instance: reg:U_EXT_PIPE1
 71. Parameter Settings for User Entity Instance: mux4_1:U_ALUSRC0_SEL
 72. Parameter Settings for User Entity Instance: mux4_1:U_ALUSRC1_SEL
 73. Parameter Settings for User Entity Instance: reg:U_WB_PIPE2
 74. Parameter Settings for User Entity Instance: reg:U_M_PIPE2
 75. Parameter Settings for User Entity Instance: reg:U_ALU_PIPE2
 76. Parameter Settings for User Entity Instance: reg:U_REG1_PIPE2
 77. Parameter Settings for User Entity Instance: reg:U_REGDST_PIPE2
 78. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_IN:0:U_mux4_1_in
 79. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_IN:1:U_mux4_1_in
 80. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_IN:2:U_mux4_1_in
 81. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_IN:3:U_mux4_1_in
 82. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component
 83. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component
 84. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_OUT:0:U_mux4_1_out
 87. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_OUT:1:U_mux4_1_out
 88. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_OUT:2:U_mux4_1_out
 89. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_OUT:3:U_mux4_1_out
 90. Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:U_mux4_1_in
 91. Parameter Settings for User Entity Instance: mux2_1:U_JALM_SEL
 92. Parameter Settings for User Entity Instance: reg:U_WB_PIPE3
 93. Parameter Settings for User Entity Instance: reg:U_DAT_PIPE3
 94. Parameter Settings for User Entity Instance: reg:U_ALU_PIPE3
 95. Parameter Settings for User Entity Instance: reg:U_REGDST_PIPE3
 96. Parameter Settings for User Entity Instance: mux2_1:U_WRREG_SEL
 97. altsyncram Parameter Settings by Entity Instance
 98. Port Connectivity Checks: "reg:U_REGDST_PIPE3"
 99. Port Connectivity Checks: "reg:U_ALU_PIPE3"
100. Port Connectivity Checks: "reg:U_DAT_PIPE3"
101. Port Connectivity Checks: "reg:U_WB_PIPE3"
102. Port Connectivity Checks: "reg1:U_NOP_PIPE3"
103. Port Connectivity Checks: "ram_ctrl:U_DATMEM|mux4_1:U_mux4_1_in"
104. Port Connectivity Checks: "reg:U_REGDST_PIPE2"
105. Port Connectivity Checks: "reg:U_REG1_PIPE2"
106. Port Connectivity Checks: "reg:U_ALU_PIPE2"
107. Port Connectivity Checks: "reg:U_M_PIPE2"
108. Port Connectivity Checks: "reg:U_WB_PIPE2"
109. Port Connectivity Checks: "reg1:U_NOP_PIPE2"
110. Port Connectivity Checks: "alu_ctrl:U_ALUandCTRL"
111. Port Connectivity Checks: "mux4_1:U_ALUSRC1_SEL"
112. Port Connectivity Checks: "mux4_1:U_ALUSRC0_SEL"
113. Port Connectivity Checks: "reg:U_EXT_PIPE1"
114. Port Connectivity Checks: "reg:U_REG1_PIPE1"
115. Port Connectivity Checks: "reg:U_REG0_PIPE1"
116. Port Connectivity Checks: "reg:U_REGDST_PIPE1"
117. Port Connectivity Checks: "reg:U_ALUOP_PIPE1"
118. Port Connectivity Checks: "reg:U_ALUSRC1_PIPE1"
119. Port Connectivity Checks: "reg:U_ALUSRC0_PIPE1"
120. Port Connectivity Checks: "reg:U_M_PIPE1"
121. Port Connectivity Checks: "reg:U_WB_PIPE1"
122. Port Connectivity Checks: "reg1:U_NOP_PIPE1"
123. Port Connectivity Checks: "mux4_1:U_REGDST_SEL"
124. Port Connectivity Checks: "SLL2:U_SLL2_PC"
125. Port Connectivity Checks: "mux2_1:U_JAL_SEL"
126. Port Connectivity Checks: "registerFile:U_REGFILE|decoder:U_DECODER"
127. Port Connectivity Checks: "registerFile:U_REGFILE|reg:U_REG_ZERO"
128. Port Connectivity Checks: "reg:U_INSTR_PIPE0"
129. Port Connectivity Checks: "reg:U_PC_PIPE0"
130. Port Connectivity Checks: "adder:U_PC_ADDER"
131. Port Connectivity Checks: "pcReg:U_PC_REG"
132. Post-Synthesis Netlist Statistics for Top Partition
133. Elapsed Time Per Partition
134. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 17 15:43:52 2015      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; Lab4                                       ;
; Top-level Entity Name              ; tplvl                                      ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 3                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31I7    ;                    ;
; Top-level entity name                                                      ; tplvl              ; Lab4               ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; ../ram_ctrl.vhd                  ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/ram_ctrl.vhd                   ;         ;
; ../New folder/tplvl.vhd          ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/New folder/tplvl.vhd           ;         ;
; ../New folder/reg1.vhd           ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/New folder/reg1.vhd            ;         ;
; ../New folder/reg.vhd            ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/New folder/reg.vhd             ;         ;
; ../New folder/comparator.vhd     ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/New folder/comparator.vhd      ;         ;
; ../New folder/adder.vhd          ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/New folder/adder.vhd           ;         ;
; ../zeroext.vhd                   ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/zeroext.vhd                    ;         ;
; ../SLL2.vhd                      ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/SLL2.vhd                       ;         ;
; ../signext.vhd                   ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/signext.vhd                    ;         ;
; ../registerFile.vhd              ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/registerFile.vhd               ;         ;
; ../ramControl.vhd                ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/ramControl.vhd                 ;         ;
; ../pcReg.vhd                     ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/pcReg.vhd                      ;         ;
; ../mux32_1.vhd                   ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/mux32_1.vhd                    ;         ;
; ../mux4_1.vhd                    ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/mux4_1.vhd                     ;         ;
; ../mux2_1.vhd                    ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/mux2_1.vhd                     ;         ;
; ../extender.vhd                  ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/extender.vhd                   ;         ;
; ../decoder.vhd                   ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/decoder.vhd                    ;         ;
; ../alu32control.vhd              ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/alu32control.vhd               ;         ;
; ../alu32.vhd                     ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/alu32.vhd                      ;         ;
; ../alu_ctrl.vhd                  ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/alu_ctrl.vhd                   ;         ;
; ../mipsLib.vhd                   ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/mipsLib.vhd                    ;         ;
; ../New folder/pipeCtrl.vhd       ; yes             ; User VHDL File                         ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/New folder/pipeCtrl.vhd        ;         ;
; instr_mem.vhd                    ; yes             ; User Wizard-Generated File             ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/Quartus/instr_mem.vhd          ;         ;
; data_mem.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/Quartus/data_mem.vhd           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_jpr3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/Quartus/db/altsyncram_jpr3.tdf ;         ;
; lab5.mif                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/Quartus/lab5.mif               ;         ;
; db/altsyncram_j9q3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/Quartus/db/altsyncram_j9q3.tdf ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 3                ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clk              ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 3                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |tplvl                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 3    ; 0            ; |tplvl              ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |tplvl|ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data ; data_mem.vhd    ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |tplvl|ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data ; data_mem.vhd    ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |tplvl|ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data ; data_mem.vhd    ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |tplvl|ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data ; data_mem.vhd    ;
; Altera ; ROM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |tplvl|instr_mem:U_INSTR_MEM                          ; instr_mem.vhd   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                              ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; reg:U_ALUSRC1_PIPE1|q[1]                                                                                                   ; Stuck at GND due to stuck port data_in ;
; reg:U_ALUSRC0_PIPE1|q[0,1]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[0..31]                                                                             ; Stuck at GND due to stuck port data_in ;
; reg:U_REGDST_PIPE3|q[0..4]                                                                                                 ; Lost fanout                            ;
; reg:U_ALU_PIPE3|q[0..31]                                                                                                   ; Lost fanout                            ;
; reg:U_DAT_PIPE3|q[0..31]                                                                                                   ; Lost fanout                            ;
; reg:U_WB_PIPE3|q[0,1]                                                                                                      ; Lost fanout                            ;
; reg1:U_NOP_PIPE3|q                                                                                                         ; Lost fanout                            ;
; ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|rden_b_store ; Lost fanout                            ;
; ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|rden_b_store ; Lost fanout                            ;
; ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|rden_b_store ; Lost fanout                            ;
; ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|rden_b_store ; Lost fanout                            ;
; reg:U_REGDST_PIPE2|q[0..4]                                                                                                 ; Lost fanout                            ;
; reg:U_REG1_PIPE2|q[0..31]                                                                                                  ; Lost fanout                            ;
; reg:U_ALU_PIPE2|q[0..31]                                                                                                   ; Lost fanout                            ;
; reg:U_M_PIPE2|q[0..3]                                                                                                      ; Lost fanout                            ;
; reg:U_WB_PIPE2|q[0,1]                                                                                                      ; Lost fanout                            ;
; reg1:U_NOP_PIPE2|q                                                                                                         ; Lost fanout                            ;
; reg:U_EXT_PIPE1|q[0..31]                                                                                                   ; Lost fanout                            ;
; reg:U_REG1_PIPE1|q[0..31]                                                                                                  ; Lost fanout                            ;
; reg:U_REG0_PIPE1|q[0..31]                                                                                                  ; Lost fanout                            ;
; reg:U_REGDST_PIPE1|q[0..4]                                                                                                 ; Lost fanout                            ;
; reg:U_ALUOP_PIPE1|q[0..2]                                                                                                  ; Lost fanout                            ;
; reg:U_ALUSRC1_PIPE1|q[0]                                                                                                   ; Lost fanout                            ;
; reg:U_M_PIPE1|q[0..3]                                                                                                      ; Lost fanout                            ;
; reg:U_WB_PIPE1|q[0,1]                                                                                                      ; Lost fanout                            ;
; reg1:U_NOP_PIPE1|q                                                                                                         ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:31:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:30:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:29:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:28:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:27:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:26:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:25:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:24:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:23:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:22:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:21:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:20:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:19:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:18:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:17:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:16:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:15:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:14:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:13:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:12:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:11:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:10:U_REG|q[0..31]                                                                  ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:9:U_REG|q[0..31]                                                                   ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:8:U_REG|q[0..31]                                                                   ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:7:U_REG|q[0..31]                                                                   ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:6:U_REG|q[0..31]                                                                   ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:5:U_REG|q[0..31]                                                                   ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:4:U_REG|q[0..31]                                                                   ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[0..31]                                                                   ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[0..31]                                                                   ; Lost fanout                            ;
; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[0..31]                                                                   ; Lost fanout                            ;
; reg:U_INSTR_PIPE0|q[0..31]                                                                                                 ; Lost fanout                            ;
; reg:U_PC_PIPE0|q[0..31]                                                                                                    ; Lost fanout                            ;
; pcReg:U_PC_REG|q[0..31]                                                                                                    ; Lost fanout                            ;
; Total Number of Removed Registers = 1387                                                                                   ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                       ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                                                  ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+
; reg:U_ALUSRC1_PIPE1|q[1]                    ; Stuck at GND              ; reg:U_EXT_PIPE1|q[31], reg:U_EXT_PIPE1|q[24], reg:U_EXT_PIPE1|q[23],                    ;
;                                             ; due to stuck port data_in ; reg:U_EXT_PIPE1|q[22], reg:U_EXT_PIPE1|q[21], reg:U_EXT_PIPE1|q[20],                    ;
;                                             ;                           ; reg:U_EXT_PIPE1|q[19], reg:U_EXT_PIPE1|q[18], reg:U_EXT_PIPE1|q[17],                    ;
;                                             ;                           ; reg:U_EXT_PIPE1|q[16], reg:U_EXT_PIPE1|q[15], reg:U_EXT_PIPE1|q[14],                    ;
;                                             ;                           ; reg:U_EXT_PIPE1|q[13], reg:U_EXT_PIPE1|q[12], reg:U_EXT_PIPE1|q[11],                    ;
;                                             ;                           ; reg:U_EXT_PIPE1|q[10], reg:U_EXT_PIPE1|q[9], reg:U_EXT_PIPE1|q[8],                      ;
;                                             ;                           ; reg:U_EXT_PIPE1|q[7], reg:U_EXT_PIPE1|q[6], reg:U_EXT_PIPE1|q[5], reg:U_EXT_PIPE1|q[4], ;
;                                             ;                           ; reg:U_EXT_PIPE1|q[3], reg:U_EXT_PIPE1|q[2], reg:U_EXT_PIPE1|q[1], reg:U_EXT_PIPE1|q[0], ;
;                                             ;                           ; reg:U_REG1_PIPE1|q[31], reg:U_REG1_PIPE1|q[30], reg:U_REG1_PIPE1|q[24],                 ;
;                                             ;                           ; reg:U_REG1_PIPE1|q[23], reg:U_REG1_PIPE1|q[22], reg:U_REG1_PIPE1|q[21],                 ;
;                                             ;                           ; reg:U_REG1_PIPE1|q[20], reg:U_REG1_PIPE1|q[19], reg:U_REG1_PIPE1|q[18],                 ;
;                                             ;                           ; reg:U_REG1_PIPE1|q[17], reg:U_REG1_PIPE1|q[16], reg:U_REG1_PIPE1|q[15],                 ;
;                                             ;                           ; reg:U_REG1_PIPE1|q[14], reg:U_REG1_PIPE1|q[13], reg:U_REG1_PIPE1|q[12],                 ;
;                                             ;                           ; reg:U_REG1_PIPE1|q[11], reg:U_REG1_PIPE1|q[10], reg:U_REG1_PIPE1|q[9],                  ;
;                                             ;                           ; reg:U_REG1_PIPE1|q[8], reg:U_REG1_PIPE1|q[7], reg:U_REG1_PIPE1|q[6],                    ;
;                                             ;                           ; reg:U_REG1_PIPE1|q[5], reg:U_REG1_PIPE1|q[4], reg:U_REG1_PIPE1|q[3],                    ;
;                                             ;                           ; reg:U_REG1_PIPE1|q[2], reg:U_REG1_PIPE1|q[1], reg:U_REG1_PIPE1|q[0],                    ;
;                                             ;                           ; reg:U_REG0_PIPE1|q[31], reg:U_REG0_PIPE1|q[30], reg:U_REG0_PIPE1|q[29],                 ;
;                                             ;                           ; reg:U_REG0_PIPE1|q[28], reg:U_REG0_PIPE1|q[24], reg:U_REG0_PIPE1|q[23],                 ;
;                                             ;                           ; reg:U_REG0_PIPE1|q[22], reg:U_REG0_PIPE1|q[21], reg:U_REG0_PIPE1|q[20],                 ;
;                                             ;                           ; reg:U_REG0_PIPE1|q[19], reg:U_REG0_PIPE1|q[18], reg:U_REG0_PIPE1|q[17],                 ;
;                                             ;                           ; reg:U_REG0_PIPE1|q[16], reg:U_REG0_PIPE1|q[15], reg:U_REG0_PIPE1|q[14],                 ;
;                                             ;                           ; reg:U_REG0_PIPE1|q[13], reg:U_REG0_PIPE1|q[12], reg:U_REG0_PIPE1|q[11],                 ;
;                                             ;                           ; reg:U_REG0_PIPE1|q[10], reg:U_REG0_PIPE1|q[9], reg:U_REG0_PIPE1|q[8],                   ;
;                                             ;                           ; reg:U_REG0_PIPE1|q[7], reg:U_REG0_PIPE1|q[6], reg:U_REG0_PIPE1|q[5],                    ;
;                                             ;                           ; reg:U_REG0_PIPE1|q[4], reg:U_REG0_PIPE1|q[3], reg:U_REG0_PIPE1|q[2],                    ;
;                                             ;                           ; reg:U_REG0_PIPE1|q[1], reg:U_REG0_PIPE1|q[0], reg:U_ALUSRC1_PIPE1|q[0]                  ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[31] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[31],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[31],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[31], reg:U_INSTR_PIPE0|q[25],         ;
;                                             ;                           ; reg:U_INSTR_PIPE0|q[24], reg:U_INSTR_PIPE0|q[23], reg:U_INSTR_PIPE0|q[22],              ;
;                                             ;                           ; reg:U_INSTR_PIPE0|q[21], reg:U_INSTR_PIPE0|q[20], reg:U_INSTR_PIPE0|q[19],              ;
;                                             ;                           ; reg:U_INSTR_PIPE0|q[18], reg:U_INSTR_PIPE0|q[17], reg:U_INSTR_PIPE0|q[16],              ;
;                                             ;                           ; reg:U_PC_PIPE0|q[31], reg:U_PC_PIPE0|q[30], reg:U_PC_PIPE0|q[29], pcReg:U_PC_REG|q[30], ;
;                                             ;                           ; pcReg:U_PC_REG|q[29], pcReg:U_PC_REG|q[28], pcReg:U_PC_REG|q[27], pcReg:U_PC_REG|q[26], ;
;                                             ;                           ; pcReg:U_PC_REG|q[25], pcReg:U_PC_REG|q[24]                                              ;
; reg:U_REGDST_PIPE3|q[4]                     ; Lost Fanouts              ; reg:U_REGDST_PIPE2|q[4], reg:U_REGDST_PIPE1|q[4], reg:U_INSTR_PIPE0|q[31],              ;
;                                             ;                           ; reg:U_INSTR_PIPE0|q[29], pcReg:U_PC_REG|q[8], pcReg:U_PC_REG|q[7], pcReg:U_PC_REG|q[6], ;
;                                             ;                           ; pcReg:U_PC_REG|q[5], pcReg:U_PC_REG|q[4], pcReg:U_PC_REG|q[3], pcReg:U_PC_REG|q[2]      ;
; reg:U_DAT_PIPE3|q[31]                       ; Lost Fanouts              ; reg:U_M_PIPE2|q[2], reg:U_M_PIPE2|q[1], reg:U_M_PIPE1|q[2], reg:U_M_PIPE1|q[1],         ;
;                                             ;                           ; reg:U_INSTR_PIPE0|q[27], reg:U_INSTR_PIPE0|q[26]                                        ;
; reg:U_ALUSRC0_PIPE1|q[1]                    ; Stuck at GND              ; reg:U_EXT_PIPE1|q[30], reg:U_EXT_PIPE1|q[29], reg:U_REG1_PIPE1|q[29],                   ;
;                                             ; due to stuck port data_in ; reg:U_REG1_PIPE1|q[28]                                                                  ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[30] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[30],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[30],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[30], pcReg:U_PC_REG|q[31]             ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[10] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[10],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[10],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[10], reg:U_INSTR_PIPE0|q[8]           ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[9]  ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[9],                                   ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[9],                                   ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[9], reg:U_INSTR_PIPE0|q[7]            ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[8]  ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[8],                                   ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[8],                                   ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[8], reg:U_INSTR_PIPE0|q[6]            ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[7]  ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[7],                                   ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[7],                                   ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[7], reg:U_INSTR_PIPE0|q[5]            ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[6]  ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[6],                                   ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[6],                                   ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[6], reg:U_INSTR_PIPE0|q[4]            ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[15] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[15],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[15],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[15], reg:U_INSTR_PIPE0|q[13]          ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[5]  ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[5],                                   ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[5],                                   ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[5], reg:U_INSTR_PIPE0|q[3]            ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[4]  ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[4],                                   ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[4],                                   ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[4], reg:U_INSTR_PIPE0|q[2]            ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[3]  ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[3],                                   ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[3],                                   ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[3], reg:U_INSTR_PIPE0|q[1]            ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[2]  ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[2],                                   ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[2],                                   ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[2], reg:U_INSTR_PIPE0|q[0]            ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[14] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[14],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[14],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[14], reg:U_INSTR_PIPE0|q[12]          ;
; reg:U_ALU_PIPE3|q[31]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[31], reg:U_ALU_PIPE2|q[31], reg:U_M_PIPE2|q[0], reg:U_M_PIPE1|q[0]   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[17] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[17],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[17],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[17], reg:U_INSTR_PIPE0|q[15]          ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[16] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[16],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[16],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[16], reg:U_INSTR_PIPE0|q[14]          ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[13] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[13],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[13],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[13], reg:U_INSTR_PIPE0|q[11]          ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[12] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[12],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[12],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[12], reg:U_INSTR_PIPE0|q[10]          ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[11] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[11],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[11],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[11], reg:U_INSTR_PIPE0|q[9]           ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[29] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[29],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[29],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[29]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[28] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[28],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[28],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[28]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[27] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[27],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[27],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[27]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[26] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[26],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[26],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[26]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[25] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[25],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[25],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[25]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[23] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[23],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[23],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[23]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[22] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[22],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[22],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[22]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[21] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[21],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[21],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[21]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[20] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[20],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[20],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[20]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[19] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[19],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[19],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[19]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[18] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[18],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[18],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[18]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[24] ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[24],                                  ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[24],                                  ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[24]                                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[0]  ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[0],                                   ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[0],                                   ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[0]                                    ;
; reg:U_ALU_PIPE3|q[27]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[27], reg:U_ALU_PIPE2|q[27], reg:U_REG1_PIPE1|q[27]                   ;
; reg:U_ALU_PIPE3|q[26]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[26], reg:U_ALU_PIPE2|q[26], reg:U_REG1_PIPE1|q[26]                   ;
; reg:U_ALU_PIPE3|q[25]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[25], reg:U_ALU_PIPE2|q[25], reg:U_REG1_PIPE1|q[25]                   ;
; registerFile:U_REGFILE|reg:U_REG_ZERO|q[1]  ; Stuck at GND              ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG|q[1],                                   ;
;                                             ; due to stuck port data_in ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG|q[1],                                   ;
;                                             ;                           ; registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG|q[1]                                    ;
; reg:U_ALU_PIPE3|q[30]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[30], reg:U_ALU_PIPE2|q[30]                                           ;
; reg:U_ALU_PIPE3|q[29]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[29], reg:U_ALU_PIPE2|q[29]                                           ;
; reg:U_ALU_PIPE3|q[28]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[28], reg:U_ALU_PIPE2|q[28]                                           ;
; reg:U_REGDST_PIPE3|q[2]                     ; Lost Fanouts              ; reg:U_REGDST_PIPE2|q[2], reg:U_REGDST_PIPE1|q[2]                                        ;
; reg:U_REGDST_PIPE3|q[1]                     ; Lost Fanouts              ; reg:U_REGDST_PIPE2|q[1], reg:U_REGDST_PIPE1|q[1]                                        ;
; reg:U_REGDST_PIPE3|q[0]                     ; Lost Fanouts              ; reg:U_REGDST_PIPE2|q[0], reg:U_REGDST_PIPE1|q[0]                                        ;
; reg:U_ALU_PIPE3|q[24]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[24], reg:U_ALU_PIPE2|q[24]                                           ;
; reg:U_ALU_PIPE3|q[23]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[23], reg:U_ALU_PIPE2|q[23]                                           ;
; reg:U_ALU_PIPE3|q[22]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[22], reg:U_ALU_PIPE2|q[22]                                           ;
; reg:U_ALU_PIPE3|q[21]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[21], reg:U_ALU_PIPE2|q[21]                                           ;
; reg:U_ALU_PIPE3|q[20]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[20], reg:U_ALU_PIPE2|q[20]                                           ;
; reg:U_ALU_PIPE3|q[19]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[19], reg:U_ALU_PIPE2|q[19]                                           ;
; reg:U_ALU_PIPE3|q[18]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[18], reg:U_ALU_PIPE2|q[18]                                           ;
; reg:U_ALU_PIPE3|q[17]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[17], reg:U_ALU_PIPE2|q[17]                                           ;
; reg:U_ALU_PIPE3|q[16]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[16], reg:U_ALU_PIPE2|q[16]                                           ;
; reg:U_ALU_PIPE3|q[15]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[15], reg:U_ALU_PIPE2|q[15]                                           ;
; reg:U_ALU_PIPE3|q[14]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[14], reg:U_ALU_PIPE2|q[14]                                           ;
; reg:U_ALU_PIPE3|q[13]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[13], reg:U_ALU_PIPE2|q[13]                                           ;
; reg:U_ALU_PIPE3|q[12]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[12], reg:U_ALU_PIPE2|q[12]                                           ;
; reg:U_ALU_PIPE3|q[11]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[11], reg:U_ALU_PIPE2|q[11]                                           ;
; reg:U_ALU_PIPE3|q[10]                       ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[10], reg:U_ALU_PIPE2|q[10]                                           ;
; reg:U_ALU_PIPE3|q[9]                        ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[9], reg:U_ALU_PIPE2|q[9]                                             ;
; reg:U_ALU_PIPE3|q[8]                        ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[8], reg:U_ALU_PIPE2|q[8]                                             ;
; reg:U_ALU_PIPE3|q[7]                        ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[7], reg:U_ALU_PIPE2|q[7]                                             ;
; reg:U_ALU_PIPE3|q[6]                        ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[6], reg:U_ALU_PIPE2|q[6]                                             ;
; reg:U_ALU_PIPE3|q[5]                        ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[5], reg:U_ALU_PIPE2|q[5]                                             ;
; reg:U_ALU_PIPE3|q[4]                        ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[4], reg:U_ALU_PIPE2|q[4]                                             ;
; reg:U_ALU_PIPE3|q[3]                        ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[3], reg:U_ALU_PIPE2|q[3]                                             ;
; reg:U_ALU_PIPE3|q[2]                        ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[2], reg:U_ALU_PIPE2|q[2]                                             ;
; reg:U_ALU_PIPE3|q[1]                        ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[1], reg:U_ALU_PIPE2|q[1]                                             ;
; reg:U_ALU_PIPE3|q[0]                        ; Lost Fanouts              ; reg:U_REG1_PIPE2|q[0], reg:U_ALU_PIPE2|q[0]                                             ;
; reg:U_REGDST_PIPE3|q[3]                     ; Lost Fanouts              ; reg:U_REGDST_PIPE2|q[3], reg:U_REGDST_PIPE1|q[3]                                        ;
; reg:U_WB_PIPE3|q[1]                         ; Lost Fanouts              ; reg:U_WB_PIPE2|q[1], reg:U_WB_PIPE1|q[1]                                                ;
; reg:U_WB_PIPE3|q[0]                         ; Lost Fanouts              ; reg:U_WB_PIPE2|q[0], reg:U_WB_PIPE1|q[0]                                                ;
; reg1:U_NOP_PIPE3|q                          ; Lost Fanouts              ; reg1:U_NOP_PIPE2|q, reg1:U_NOP_PIPE1|q                                                  ;
; reg:U_M_PIPE2|q[3]                          ; Lost Fanouts              ; reg:U_M_PIPE1|q[3]                                                                      ;
+---------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4_1:U_PC_SEL ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcReg:U_PC_REG ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:U_PC_ADDER ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                         ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                         ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; Lab5.mif             ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                         ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_jpr3      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_PC_PIPE0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_INSTR_PIPE0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:U_REG_ZERO ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:1:U_REG ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:2:U_REG ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:3:U_REG ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:4:U_REG ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:5:U_REG ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:6:U_REG ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:7:U_REG ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:8:U_REG ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:9:U_REG ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:10:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:11:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:12:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:13:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:14:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:15:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:16:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:17:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:18:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:19:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:20:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:21:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:22:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:23:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:24:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:25:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:26:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:27:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:28:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:29:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:30:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|reg:\U_REG_ARRAY:31:U_REG ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:U_REGFILE|decoder:U_DECODER ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_JAL_SEL ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adder:U_PC_ADDER2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comparator:U_COMPARATOR ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; width          ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: SLL2:U_SLL2 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SLL2:U_SLL2_PC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4_1:U_REGDST_SEL ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 5     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_WB_PIPE1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_M_PIPE1 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALUSRC0_PIPE1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALUSRC1_PIPE1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; width          ; 2     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALUOP_PIPE1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 3     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_REGDST_PIPE1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_REG0_PIPE1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_REG1_PIPE1 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_EXT_PIPE1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4_1:U_ALUSRC0_SEL ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4_1:U_ALUSRC1_SEL ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; width          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_WB_PIPE2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_M_PIPE2 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; width          ; 4     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALU_PIPE2 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_REG1_PIPE2 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; width          ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_REGDST_PIPE2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_IN:0:U_mux4_1_in ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_IN:1:U_mux4_1_in ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_IN:2:U_mux4_1_in ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_IN:3:U_mux4_1_in ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_j9q3      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_j9q3      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_j9q3      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_j9q3      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_OUT:0:U_mux4_1_out ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_OUT:1:U_mux4_1_out ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_OUT:2:U_mux4_1_out ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:\U_MUX_OUT:3:U_mux4_1_out ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_ctrl:U_DATMEM|mux4_1:U_mux4_1_in ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; width          ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_JALM_SEL ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_WB_PIPE3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; width          ; 2     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_DAT_PIPE3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_ALU_PIPE3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:U_REGDST_PIPE3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 5     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2_1:U_WRREG_SEL ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; width          ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                              ;
; Entity Instance                           ; instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component                          ;
;     -- OPERATION_MODE                     ; ROM                                                                            ;
;     -- WIDTH_A                            ; 32                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 1                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 8                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 8                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 8                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
; Entity Instance                           ; ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 8                                                                              ;
;     -- NUMWORDS_B                         ; 256                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "reg:U_REGDST_PIPE3" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; ld   ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+---------------------------------------------+
; Port Connectivity Checks: "reg:U_ALU_PIPE3" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; ld   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "reg:U_DAT_PIPE3" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; ld   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+--------------------------------------------+
; Port Connectivity Checks: "reg:U_WB_PIPE3" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; ld   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reg1:U_NOP_PIPE3" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; ld   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ram_ctrl:U_DATMEM|mux4_1:U_mux4_1_in" ;
+-------------+-------+----------+---------------------------------+
; Port        ; Type  ; Severity ; Details                         ;
+-------------+-------+----------+---------------------------------+
; in1[31..16] ; Input ; Info     ; Stuck at GND                    ;
; in2[31..8]  ; Input ; Info     ; Stuck at GND                    ;
; in3         ; Input ; Info     ; Stuck at GND                    ;
+-------------+-------+----------+---------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "reg:U_REGDST_PIPE2" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; ld   ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reg:U_REG1_PIPE2" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; ld   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+---------------------------------------------+
; Port Connectivity Checks: "reg:U_ALU_PIPE2" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; ld   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+-------------------------------------------+
; Port Connectivity Checks: "reg:U_M_PIPE2" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; ld   ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+--------------------------------------------+
; Port Connectivity Checks: "reg:U_WB_PIPE2" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; ld   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reg1:U_NOP_PIPE2" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; ld   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_ctrl:U_ALUandCTRL"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; s    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux4_1:U_ALUSRC1_SEL" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; in2  ; Input ; Info     ; Stuck at GND           ;
; in3  ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "mux4_1:U_ALUSRC0_SEL" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; in1  ; Input ; Info     ; Stuck at GND           ;
; in2  ; Input ; Info     ; Stuck at GND           ;
; in3  ; Input ; Info     ; Stuck at GND           ;
+------+-------+----------+------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "reg:U_EXT_PIPE1" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; ld   ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reg:U_REG1_PIPE1" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; ld   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reg:U_REG0_PIPE1" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; ld   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "reg:U_REGDST_PIPE1" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; ld   ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "reg:U_ALUOP_PIPE1" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; ld   ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "reg:U_ALUSRC1_PIPE1" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; ld   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "reg:U_ALUSRC0_PIPE1" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; ld   ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+-------------------------------------------+
; Port Connectivity Checks: "reg:U_M_PIPE1" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; ld   ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+--------------------------------------------+
; Port Connectivity Checks: "reg:U_WB_PIPE1" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; ld   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "reg1:U_NOP_PIPE1" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; ld   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux4_1:U_REGDST_SEL" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; in2  ; Input ; Info     ; Stuck at VCC          ;
; in3  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "SLL2:U_SLL2_PC"    ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; in0[31..26] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "mux2_1:U_JAL_SEL" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in1[31..3] ; Input ; Info     ; Stuck at GND ;
; in1[1..0]  ; Input ; Info     ; Stuck at GND ;
; in1[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:U_REGFILE|decoder:U_DECODER"                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; output[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:U_REGFILE|reg:U_REG_ZERO" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; ld   ; Input ; Info     ; Stuck at VCC                            ;
; d    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "reg:U_INSTR_PIPE0" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; ld   ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+--------------------------------------------+
; Port Connectivity Checks: "reg:U_PC_PIPE0" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; ld   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "adder:U_PC_ADDER" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; in1[31..3] ; Input ; Info     ; Stuck at GND ;
; in1[1..0]  ; Input ; Info     ; Stuck at GND ;
; in1[2]     ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+--------------------------------------------+
; Port Connectivity Checks: "pcReg:U_PC_REG" ;
+------+-------+----------+------------------+
; Port ; Type  ; Severity ; Details          ;
+------+-------+----------+------------------+
; ld   ; Input ; Info     ; Stuck at VCC     ;
+------+-------+----------+------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 3                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Nov 17 15:43:32 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/ram_ctrl.vhd
    Info (12022): Found design unit 1: ram_ctrl-STR
    Info (12023): Found entity 1: ram_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/new folder/tplvl.vhd
    Info (12022): Found design unit 1: tplvl-STR
    Info (12023): Found entity 1: tplvl
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/new folder/reg1.vhd
    Info (12022): Found design unit 1: reg1-BHV
    Info (12023): Found entity 1: reg1
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/new folder/reg.vhd
    Info (12022): Found design unit 1: reg-BHV
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/new folder/comparator.vhd
    Info (12022): Found design unit 1: comparator-BHV
    Info (12023): Found entity 1: comparator
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/new folder/adder_gen_tb.vhd
    Info (12022): Found design unit 1: adder_gen_tb-TB
    Info (12023): Found entity 1: adder_gen_tb
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/new folder/adder.vhd
    Info (12022): Found design unit 1: adder-BHV
    Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/zeroext.vhd
    Info (12022): Found design unit 1: zeroext-BHV
    Info (12023): Found entity 1: zeroext
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/sll2.vhd
    Info (12022): Found design unit 1: SLL2-BHV
    Info (12023): Found entity 1: SLL2
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/signext.vhd
    Info (12022): Found design unit 1: signext-BHV
    Info (12023): Found entity 1: signext
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/registerfile.vhd
    Info (12022): Found design unit 1: registerFile-STR
    Info (12023): Found entity 1: registerFile
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/reg_gen.vhd
    Info (12022): Found design unit 1: reg_gen-BHV
    Info (12023): Found entity 1: reg_gen
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/ramcontrol.vhd
    Info (12022): Found design unit 1: ramControl-BHV
    Info (12023): Found entity 1: ramControl
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/pcreg.vhd
    Info (12022): Found design unit 1: pcReg-BHV
    Info (12023): Found entity 1: pcReg
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/mux32_1.vhd
    Info (12022): Found design unit 1: mux32_1-BHV
    Info (12023): Found entity 1: mux32_1
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/mux4_1.vhd
    Info (12022): Found design unit 1: mux4_1-BHV
    Info (12023): Found entity 1: mux4_1
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/mux2_1.vhd
    Info (12022): Found design unit 1: mux2_1-BHV
    Info (12023): Found entity 1: mux2_1
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/extender.vhd
    Info (12022): Found design unit 1: extender-STR
    Info (12023): Found entity 1: extender
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/decoder.vhd
    Info (12022): Found design unit 1: decoder-BHV
    Info (12023): Found entity 1: decoder
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/alu32control.vhd
    Info (12022): Found design unit 1: alu32control-BHV
    Info (12023): Found entity 1: alu32control
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/alu32.vhd
    Info (12022): Found design unit 1: alu32-BHV
    Info (12023): Found entity 1: alu32
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/alu_ctrl.vhd
    Info (12022): Found design unit 1: alu_ctrl-STR
    Info (12023): Found entity 1: alu_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/adder_gen.vhd
    Info (12022): Found design unit 1: adder_gen-BHV
    Info (12023): Found entity 1: adder_gen
Info (15248): File "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/adder.vhd" is a duplicate of already analyzed file "C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab4/New folder/adder.vhd" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (12021): Found 0 design units, including 0 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/adder.vhd
Info (12021): Found 1 design units, including 0 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/mipslib.vhd
    Info (12022): Found design unit 1: mipsLib
Info (12021): Found 2 design units, including 1 entities, in source file /users/slichtenheld/documents/uf/fall15/comparch/lab4/new folder/pipectrl.vhd
    Info (12022): Found design unit 1: pipeCtrl-BHV
    Info (12023): Found entity 1: pipeCtrl
Info (12021): Found 2 design units, including 1 entities, in source file instr_mem.vhd
    Info (12022): Found design unit 1: instr_mem-SYN
    Info (12023): Found entity 1: instr_mem
Info (12021): Found 2 design units, including 1 entities, in source file data_mem.vhd
    Info (12022): Found design unit 1: data_mem-SYN
    Info (12023): Found entity 1: data_mem
Info (12127): Elaborating entity "tplvl" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at tplvl.vhd(42): object "C_FLAG" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at tplvl.vhd(42): object "Z_FLAG" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at tplvl.vhd(42): object "V_FLAG" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at tplvl.vhd(42): object "S_FLAG" assigned a value but never read
Info (12128): Elaborating entity "mux4_1" for hierarchy "mux4_1:U_PC_SEL"
Info (12128): Elaborating entity "pcReg" for hierarchy "pcReg:U_PC_REG"
Info (12128): Elaborating entity "adder" for hierarchy "adder:U_PC_ADDER"
Info (12128): Elaborating entity "instr_mem" for hierarchy "instr_mem:U_INSTR_MEM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Lab5.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jpr3.tdf
    Info (12023): Found entity 1: altsyncram_jpr3
Info (12128): Elaborating entity "altsyncram_jpr3" for hierarchy "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated"
Info (12128): Elaborating entity "reg" for hierarchy "reg:U_PC_PIPE0"
Info (12128): Elaborating entity "pipeCtrl" for hierarchy "pipeCtrl:U_PIPECTRL"
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:U_REGFILE"
Info (12128): Elaborating entity "mux32_1" for hierarchy "registerFile:U_REGFILE|mux32_1:U_MUX32_1_0"
Info (12128): Elaborating entity "decoder" for hierarchy "registerFile:U_REGFILE|decoder:U_DECODER"
Info (12128): Elaborating entity "extender" for hierarchy "extender:U_EXTENDER"
Info (12128): Elaborating entity "zeroext" for hierarchy "extender:U_EXTENDER|zeroext:U_zeroext"
Info (12128): Elaborating entity "signext" for hierarchy "extender:U_EXTENDER|signext:U_signext"
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:U_JAL_SEL"
Info (12128): Elaborating entity "comparator" for hierarchy "comparator:U_COMPARATOR"
Info (12128): Elaborating entity "SLL2" for hierarchy "SLL2:U_SLL2"
Info (12128): Elaborating entity "mux4_1" for hierarchy "mux4_1:U_REGDST_SEL"
Info (12128): Elaborating entity "reg1" for hierarchy "reg1:U_NOP_PIPE1"
Info (12128): Elaborating entity "reg" for hierarchy "reg:U_WB_PIPE1"
Info (12128): Elaborating entity "reg" for hierarchy "reg:U_M_PIPE1"
Info (12128): Elaborating entity "reg" for hierarchy "reg:U_ALUOP_PIPE1"
Info (12128): Elaborating entity "reg" for hierarchy "reg:U_REGDST_PIPE1"
Info (12128): Elaborating entity "alu_ctrl" for hierarchy "alu_ctrl:U_ALUandCTRL"
Info (12128): Elaborating entity "alu32control" for hierarchy "alu_ctrl:U_ALUandCTRL|alu32control:U_ALU32CONTROL"
Info (12128): Elaborating entity "alu32" for hierarchy "alu_ctrl:U_ALUandCTRL|alu32:U_ALU32"
Info (12128): Elaborating entity "ram_ctrl" for hierarchy "ram_ctrl:U_DATMEM"
Info (12128): Elaborating entity "mux4_1" for hierarchy "ram_ctrl:U_DATMEM|mux4_1:\U_MUX_IN:0:U_mux4_1_in"
Info (12128): Elaborating entity "data_mem" for hierarchy "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j9q3.tdf
    Info (12023): Found entity 1: altsyncram_j9q3
Info (12128): Elaborating entity "altsyncram_j9q3" for hierarchy "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated"
Info (12128): Elaborating entity "ramControl" for hierarchy "ram_ctrl:U_DATMEM|ramControl:U_ramControl"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:3:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:2:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:1:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ram_ctrl:U_DATMEM|data_mem:\U_RAM:0:U_Ram_data|altsyncram:altsyncram_component|altsyncram_j9q3:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "instr_mem:U_INSTR_MEM|altsyncram:altsyncram_component|altsyncram_jpr3:auto_generated|q_a[31]"
Info (17049): 1352 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "memclk"
    Warning (15610): No output dependent on input pin "rst"
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 824 megabytes
    Info: Processing ended: Tue Nov 17 15:43:53 2015
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:40


