// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "09/25/2020 19:59:03"
                                                                        
// Verilog Self-Checking Test Bench (with test vectors) for design :    Lab_2
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module Lab_2_vlg_sample_tst(
	CLK,
	sampler_tx
);
input  CLK;
output sampler_tx;

reg sample;
time current_time;
always @(CLK)
                                                                                
begin                                                 
 if ($realtime > 0)                                   
 begin                                                
	if ($realtime == 0 || $realtime != current_time)  
	begin									          
		if (sample === 1'bx)                          
			sample = 0;                               
		else                                          
			sample = ~sample;                         
	end										          
	current_time = $realtime;					      
 end                                                  
end                                                   

assign sampler_tx = sample;
endmodule

module Lab_2_vlg_check_tst (
	IR,
	sampler_rx
);
input [23:0] IR;
input sampler_rx;

reg [23:0] IR_expected;

reg [23:0] IR_prev;

reg [23:0] IR_expected_prev;

reg [23:0] last_IR_exp;

reg trigger;

integer i;
integer nummismatches;

reg [1:1] on_first_change ;


initial
begin
trigger = 0;
i = 0;
nummismatches = 0;
on_first_change = 1'b1;
end

// update real /o prevs

always @(trigger)
begin
	IR_prev = IR;
end

// update expected /o prevs

always @(trigger)
begin
	IR_expected_prev = IR_expected;
end


// expected IR[ 23 ]
initial
begin
	IR_expected[23] = 1'bX;
end 
// expected IR[ 22 ]
initial
begin
	IR_expected[22] = 1'bX;
end 
// expected IR[ 21 ]
initial
begin
	IR_expected[21] = 1'bX;
end 
// expected IR[ 20 ]
initial
begin
	IR_expected[20] = 1'bX;
end 
// expected IR[ 19 ]
initial
begin
	IR_expected[19] = 1'bX;
end 
// expected IR[ 18 ]
initial
begin
	IR_expected[18] = 1'bX;
end 
// expected IR[ 17 ]
initial
begin
	IR_expected[17] = 1'bX;
end 
// expected IR[ 16 ]
initial
begin
	IR_expected[16] = 1'bX;
end 
// expected IR[ 15 ]
initial
begin
	IR_expected[15] = 1'bX;
end 
// expected IR[ 14 ]
initial
begin
	IR_expected[14] = 1'bX;
end 
// expected IR[ 13 ]
initial
begin
	IR_expected[13] = 1'bX;
end 
// expected IR[ 12 ]
initial
begin
	IR_expected[12] = 1'bX;
end 
// expected IR[ 11 ]
initial
begin
	IR_expected[11] = 1'bX;
end 
// expected IR[ 10 ]
initial
begin
	IR_expected[10] = 1'bX;
end 
// expected IR[ 9 ]
initial
begin
	IR_expected[9] = 1'bX;
end 
// expected IR[ 8 ]
initial
begin
	IR_expected[8] = 1'bX;
end 
// expected IR[ 7 ]
initial
begin
	IR_expected[7] = 1'bX;
end 
// expected IR[ 6 ]
initial
begin
	IR_expected[6] = 1'bX;
end 
// expected IR[ 5 ]
initial
begin
	IR_expected[5] = 1'bX;
end 
// expected IR[ 4 ]
initial
begin
	IR_expected[4] = 1'bX;
end 
// expected IR[ 3 ]
initial
begin
	IR_expected[3] = 1'bX;
end 
// expected IR[ 2 ]
initial
begin
	IR_expected[2] = 1'bX;
end 
// expected IR[ 1 ]
initial
begin
	IR_expected[1] = 1'bX;
end 
// expected IR[ 0 ]
initial
begin
	IR_expected[0] = 1'bX;
end 
// generate trigger
always @(IR_expected or IR)
begin
	trigger <= ~trigger;
end

always @(posedge sampler_rx or negedge sampler_rx)
begin
`ifdef debug_tbench
	$display("Scanning pattern %d @time = %t",i,$realtime );
	i = i + 1;
	$display("| expected IR = %b | ",IR_expected_prev);
	$display("| real IR = %b | ",IR_prev);
`endif
	if (
		( IR_expected_prev[0] !== 1'bx ) && ( IR_prev[0] !== IR_expected_prev[0] )
		&& ((IR_expected_prev[0] !== last_IR_exp[0]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[0] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[0] = IR_expected_prev[0];
	end
	if (
		( IR_expected_prev[1] !== 1'bx ) && ( IR_prev[1] !== IR_expected_prev[1] )
		&& ((IR_expected_prev[1] !== last_IR_exp[1]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[1] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[1] = IR_expected_prev[1];
	end
	if (
		( IR_expected_prev[2] !== 1'bx ) && ( IR_prev[2] !== IR_expected_prev[2] )
		&& ((IR_expected_prev[2] !== last_IR_exp[2]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[2] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[2] = IR_expected_prev[2];
	end
	if (
		( IR_expected_prev[3] !== 1'bx ) && ( IR_prev[3] !== IR_expected_prev[3] )
		&& ((IR_expected_prev[3] !== last_IR_exp[3]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[3] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[3] = IR_expected_prev[3];
	end
	if (
		( IR_expected_prev[4] !== 1'bx ) && ( IR_prev[4] !== IR_expected_prev[4] )
		&& ((IR_expected_prev[4] !== last_IR_exp[4]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[4] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[4] = IR_expected_prev[4];
	end
	if (
		( IR_expected_prev[5] !== 1'bx ) && ( IR_prev[5] !== IR_expected_prev[5] )
		&& ((IR_expected_prev[5] !== last_IR_exp[5]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[5] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[5] = IR_expected_prev[5];
	end
	if (
		( IR_expected_prev[6] !== 1'bx ) && ( IR_prev[6] !== IR_expected_prev[6] )
		&& ((IR_expected_prev[6] !== last_IR_exp[6]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[6] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[6] = IR_expected_prev[6];
	end
	if (
		( IR_expected_prev[7] !== 1'bx ) && ( IR_prev[7] !== IR_expected_prev[7] )
		&& ((IR_expected_prev[7] !== last_IR_exp[7]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[7] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[7] = IR_expected_prev[7];
	end
	if (
		( IR_expected_prev[8] !== 1'bx ) && ( IR_prev[8] !== IR_expected_prev[8] )
		&& ((IR_expected_prev[8] !== last_IR_exp[8]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[8] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[8] = IR_expected_prev[8];
	end
	if (
		( IR_expected_prev[9] !== 1'bx ) && ( IR_prev[9] !== IR_expected_prev[9] )
		&& ((IR_expected_prev[9] !== last_IR_exp[9]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[9] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[9] = IR_expected_prev[9];
	end
	if (
		( IR_expected_prev[10] !== 1'bx ) && ( IR_prev[10] !== IR_expected_prev[10] )
		&& ((IR_expected_prev[10] !== last_IR_exp[10]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[10] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[10] = IR_expected_prev[10];
	end
	if (
		( IR_expected_prev[11] !== 1'bx ) && ( IR_prev[11] !== IR_expected_prev[11] )
		&& ((IR_expected_prev[11] !== last_IR_exp[11]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[11] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[11] = IR_expected_prev[11];
	end
	if (
		( IR_expected_prev[12] !== 1'bx ) && ( IR_prev[12] !== IR_expected_prev[12] )
		&& ((IR_expected_prev[12] !== last_IR_exp[12]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[12] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[12] = IR_expected_prev[12];
	end
	if (
		( IR_expected_prev[13] !== 1'bx ) && ( IR_prev[13] !== IR_expected_prev[13] )
		&& ((IR_expected_prev[13] !== last_IR_exp[13]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[13] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[13] = IR_expected_prev[13];
	end
	if (
		( IR_expected_prev[14] !== 1'bx ) && ( IR_prev[14] !== IR_expected_prev[14] )
		&& ((IR_expected_prev[14] !== last_IR_exp[14]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[14] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[14] = IR_expected_prev[14];
	end
	if (
		( IR_expected_prev[15] !== 1'bx ) && ( IR_prev[15] !== IR_expected_prev[15] )
		&& ((IR_expected_prev[15] !== last_IR_exp[15]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[15] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[15] = IR_expected_prev[15];
	end
	if (
		( IR_expected_prev[16] !== 1'bx ) && ( IR_prev[16] !== IR_expected_prev[16] )
		&& ((IR_expected_prev[16] !== last_IR_exp[16]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[16] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[16] = IR_expected_prev[16];
	end
	if (
		( IR_expected_prev[17] !== 1'bx ) && ( IR_prev[17] !== IR_expected_prev[17] )
		&& ((IR_expected_prev[17] !== last_IR_exp[17]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[17] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[17] = IR_expected_prev[17];
	end
	if (
		( IR_expected_prev[18] !== 1'bx ) && ( IR_prev[18] !== IR_expected_prev[18] )
		&& ((IR_expected_prev[18] !== last_IR_exp[18]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[18] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[18] = IR_expected_prev[18];
	end
	if (
		( IR_expected_prev[19] !== 1'bx ) && ( IR_prev[19] !== IR_expected_prev[19] )
		&& ((IR_expected_prev[19] !== last_IR_exp[19]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[19] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[19] = IR_expected_prev[19];
	end
	if (
		( IR_expected_prev[20] !== 1'bx ) && ( IR_prev[20] !== IR_expected_prev[20] )
		&& ((IR_expected_prev[20] !== last_IR_exp[20]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[20] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[20] = IR_expected_prev[20];
	end
	if (
		( IR_expected_prev[21] !== 1'bx ) && ( IR_prev[21] !== IR_expected_prev[21] )
		&& ((IR_expected_prev[21] !== last_IR_exp[21]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[21] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[21] = IR_expected_prev[21];
	end
	if (
		( IR_expected_prev[22] !== 1'bx ) && ( IR_prev[22] !== IR_expected_prev[22] )
		&& ((IR_expected_prev[22] !== last_IR_exp[22]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[22] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[22] = IR_expected_prev[22];
	end
	if (
		( IR_expected_prev[23] !== 1'bx ) && ( IR_prev[23] !== IR_expected_prev[23] )
		&& ((IR_expected_prev[23] !== last_IR_exp[23]) ||
			on_first_change[1])
	)
	begin
		$display ("ERROR! Vector Mismatch for output port IR[23] :: @time = %t",  $realtime);
		$display ("     Expected value = %b", IR_expected_prev);
		$display ("     Real value = %b", IR_prev);
		nummismatches = nummismatches + 1;
		on_first_change[1] = 1'b0;
		last_IR_exp[23] = IR_expected_prev[23];
	end

	trigger <= ~trigger;
end
initial 

begin 
$timeformat(-12,3," ps",6);
#1000000;
if (nummismatches > 0)
	$display ("%d mismatched vectors : Simulation failed !",nummismatches);
else
	$display ("Simulation passed !");
$finish;
end 
endmodule

module Lab_2_vlg_vec_tst();
// constants                                           
// general purpose registers
reg CLK;
// wires                                               
wire [23:0] IR;

wire sampler;                             

// assign statements (if any)                          
Lab_2 i1 (
// port map - connection between master ports and signals/registers   
	.CLK(CLK),
	.IR(IR)
);

// CLK
initial
begin
	repeat(12)
	begin
		CLK = 1'b0;
		CLK = #40000 1'b1;
		# 40000;
	end
	CLK = 1'b0;
end 

Lab_2_vlg_sample_tst tb_sample (
	.CLK(CLK),
	.sampler_tx(sampler)
);

Lab_2_vlg_check_tst tb_out(
	.IR(IR),
	.sampler_rx(sampler)
);
endmodule

