{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23e7d65a79bc59f7bc47406c1714dfae",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/dec_pc",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/dec_pc[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/context_overhead",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/context_overhead[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/critical_overhead",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/critical_overhead2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/pcu_pc",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/pcu_pc[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[31]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[30]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[29]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[28]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[27]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[26]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[25]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[24]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[23]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[22]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[21]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[20]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[19]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[18]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[17]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[16]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[15]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[14]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[13]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[12]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[11]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[10]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[9]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[8]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[7]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[6]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[5]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[4]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[3]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[2]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[1]"
                                            },
                                            {
                                                "name": "Aquila_SoC/RISCV_CORE0/semaphre_overhead2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "Aquila_SoC/RISCV_CORE0/irq_taken",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}