question,A,B,C,D,E,answer,explanation
<p>The resolution of an <i>n</i> bit DAC with a maximum input of 5 V is 5 mV. The value of <i>n</i> is</p>,8,9,10,11,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-418.png""/>1000 = 5 or N = 10.</p> "
<p>2's complement of binary number 0101 is</p>,1011,1111,1101,1110,,A, <p>1's complement of 0101 is 1010 and 2's complement is 1010+1 = 1011.</p> 
<p>An OR gate has 4 inputs. One input is high and the other three are low. The output</p>,is low,is high,is alternately high and low,may be high or low depending on relative magnitude of inputs,,B, <p>In OR any input high means high output.</p> 
<p>Decimal number 10 is equal to binary number</p>,1110,1010,1001,1000,,B, <p>1010 = 8 + 2 = 10 in decimal.</p> 
<p>Both OR and AND gates can have only two inputs.</p>,True,False,,,,B, <p>Any number of inputs are possible.</p> 
<p>A device which converts BCD to seven segment is called</p>,encoder,decoder,multiplexer,none of these,,B, <p>Decoder converts binary/BCD to alphanumeric.</p> 
<p>In 2's complement representation the number 11100101 represents the decimal number</p>,+37,-31,+27,-27,,D," <p>A = 11100101. Therefore <span style=""text-decoration:overline;"">A</span> = 00011010 and A' = <span style=""text-decoration:overline;"">A</span> + 1 = 00011011 = 16 + 8 + 2 + 1 = 27. Therefore A = -27.</p> "
<p>A decade counter skips</p>,binary states 1000 to 1111,binary states 0000 to 0011,binary states 1010 to 1111,binary states 1111 to higher,,C, <p>A decade counter counts from 0 to 9. It has 4 flip-flops. The states skipped are 10 to 15 or 1010 to 1111.</p> 
<p>BCD input 1000 is fed to a 7 segment display through a BCD to 7 segment decoder/driver. The segments which will lit up are</p>,"<i>a, b, d</i>","<i>a, b, c</i>",all,"<i>a, b, g, c, d</i>",,C, <p>1000 equals decimal 8 Therefore all segments will lit up.</p> 
<p>A ring counter with 5 flip flops will have</p>,5 states,10 states,32 states,infinite states,,A,
"<p>For the gate in the given figure the output will be<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/33-457.png""/></p>",0 ,1,A,"<span style=""text-decoration:overline;"">A</span>",,D," <p>If A = 0, Y = 1 and A = 1, Y = 0 Therefore Y = <i><span style=""text-decoration:overline;"">A</span></i>.</p> "
"<p>In the expression A + BC, the total number of minterms will be</p>",2,3,4,5,,D," <p>The min terms are <span style=""text-decoration:overline;"">A</span>BC + ABC + A<span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> + A<span style=""text-decoration:overline;"">B</span>C + AB<span style=""text-decoration:overline;"">C</span>.</p> "
"<p>The circuit in the given figure is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/27-370.png""/></p>",positive logic XOR gate,negative logic OR gate,negative logic AND gate,positive logic AND gate,,C," <p>Since V(I) is lower state than V(0) it is a negative logic circuit. Since diodes are in <b>reversed</b> parallel, it is an AND gate.</p>
<p> Note: In Boolean algebra it is recognized that a positive logic OR is a negative logic AND. Similarly a positive logic AND is a negative logic OR.</p> "
<p>Which of the following is non-saturating?</p>,TTL,CMOS,ECL,Both (a) and (b),,C," <p>Since it is non-saturating, ECL has low propagation delay.</p> "
<p>The number of digits in octal system is</p>,8,7,9,10,,A, <p>The octal system has 8 digits 0 to 7.</p> 
<p>The access time of a word in 4 MB main memory is 100 ms. The access time of a word in a 32 kb data cache memory is 10 ns. The average data cache bit ratio is 0.95. The efficiency of memory access time is</p>,9.5 ns,14.5 ns,20 ns,95 ns,,B, <p>Access time = 0.95 x 10 + 0.05 x 100.</p> 
"<p>The expression Y = <span class=""symbol"">p</span>M (0, 1, 3, 4) is</p>",POS,SOP,Hybrid,none of the above,,A, <p>This is product of sums expression.</p> 
<p>An 8 bit DAC has a full scale output of 2 mA and full scale error of ± 0.5%. If input is 10000000 the range of outputs is</p>,994 to 1014 μA,990 to 1020 μA,800 to 1200 μA,none of the above,,A," <p>10000000 = 128, 11111111 = 255 </p>
<p>If there is no error, output = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-493.png""/> = 1004μA. </p>
<p>Maximum error = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-493-1u.png""/> </p>
<p>Hence range of output 994 to 1014 μA.</p> "
<p>Decimal 43 in hexadecimal and BCD number system is respectively.</p>,"B2, 01000011","2B, 01000011","2B, 00110100","B2, 01000100",,B," <p>(43)<sub>10</sub> = (2B)<sub>16</sub></p>
<p>(43)<sub>10</sub> = (01000011)<sub>2</sub> .</p> "
"<p>The circuit of the given figure realizes the function<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/30-397.png""/></p>","Y = (<span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span>) C + <span style=""text-decoration:overline;"">DE</span>","Y = <span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span> + <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">D</span> + <span style=""text-decoration:overline;"">E</span>",AB + C +DE,AB + C(D + E),,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-397.png""/> or </p>
<p>Y = (<span style=""text-decoration:overline;"">A</span> + <span style=""text-decoration:overline;"">B</span>)C + <span style=""text-decoration:overline;"">DE</span>.</p> "
"<p>An AND gate has two inputs A and B and one inhibit input 3, Output is 1 if</p>","A = 1, B = 1, S = 1","A = 1, B = 1, S = 0","A = 1, B = 0, S = 1","A = 1, B = 0, S = 0",,B, <p>All AND inputs must be 1 and inhibit 0 for output to be 1.</p> 
<p>The greatest negative number which can be stored is 8 bit computer using 2's complement arithmetic is</p>,- 256,- 128,- 255,- 127,,B, <p>The largest negative number is 1000 0000 = -128.</p> 
<p>A JK flip flop has <i>t<sub>pd</sub></i>= 12 ns. The largest modulus of a ripple counter using these flip flops and operating at 10 MHz is</p>,16,64,128,256,,D," <p>Number of flip-flops = <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-488.png""/> = 8.333 say 8 </p>
<p>Modulus = 2<sup>8</sup> = 256.</p> "
<p>The basic storage element in a digital system is</p>,flip flop,counter,multiplexer,encoder,,A, <p>Storing can be done only in memory and flip-flop is a memory element.</p> 
"<p>In a ripple counter,</p>","whenever a flip flop sets to 1, the next higher FF toggles","whenever a flip flop sets to 0, the next higher FF remains unchanged","whenever a flip flop sets to 1, the next higher FF faces race condition","whenever a flip flop sets to 0, the next higher FF faces race condition",,A, <p>In a ripple counter the effect ripples through the counter.</p> 
<p>A 12 bit ADC is used to convert analog voltage of 0 to 10 V into digital. The resolution is</p>,2.44 mV,24.4 mV,1.2 V,none of the above,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-408.png""/>.</p> "
"<p>For the truth table of the given figure Y =<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/29-384.png""/></p>",A + B + C,"<span style=""text-decoration:overline;"">A</span> + BC","<span style=""text-decoration:overline;"">A</span>","<span style=""text-decoration:overline;"">B</span>",,D," <p>Y = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> C + A<span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> + A <span style=""text-decoration:overline;"">B</span> C = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> (<span style=""text-decoration:overline;"">C</span> + C) + A <span style=""text-decoration:overline;"">B</span> (<span style=""text-decoration:overline;"">C</span> + C) = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> + A<span style=""text-decoration:overline;"">B</span> = <span style=""text-decoration:overline;"">B</span>(A + A) = <span style=""text-decoration:overline;"">B</span>.</p> "
<p>A full adder can be made out of</p>,two half adders,two half adders and a OR gate,two half adders and a NOT gate,three half adders,,B," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-130.png""/></p> "
"<p>If the functions <i>w, x, y, z</i> are as follows.<br/><i>w</i> = R + <span style=""text-decoration:overline;"">P</span>Q + <span style=""text-decoration:overline;"">R</span>S , <br/><i>x</i> = PQ<span style=""text-decoration:overline;"">R</span> <span style=""text-decoration:overline;"">S</span> + PQ<span style=""text-decoration:overline;"">R</span> <span style=""text-decoration:overline;"">S</span> + P<span style=""text-decoration:overline;"">Q</span> <span style=""text-decoration:overline;"">R</span> <span style=""text-decoration:overline;"">S</span><br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/40-589-1.png""/><br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/40-589-2.png""/><br/>Then</p>",<i>w = z x = z</i>,"<i>w = z, x = y</i>",<i>w = y</i>,<i>w = y = z</i>,,A," <p>Use k-map, then it will be easy.</p> "
<p>The output of a half adder is</p>,SUM,CARRY,SUM and CARRY,none of the above,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-123.png""/></p> "
"<p>Minimum number of 2-input NAND gates required to implement the function F = (<span style=""text-decoration:overline;"">x</span> + <span style=""text-decoration:overline;"">y</span>) (Z + W) is</p>",3,4,5,6,,B," <p><i>F</i> = (<span style=""text-decoration:overline;"">x</span> + <span style=""text-decoration:overline;"">y</span>) (z + w) = <span style=""text-decoration:overline;"">xy</span>.(z + w)</p>
<p>= <span style=""text-decoration:overline;"">xy</span>z + <span style=""text-decoration:overline;"">xy</span>w</p>
<p>= <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-522.png""/> minimum no. of 2 input NAND gate.</p> "
<p>Which device has one input and many outputs?</p>,Multiplexer,Demultiplexer,Counter,Flip flop,,B, <p>Demultiplexer takes data from one line and directs it to any of its N output depending on the status of its select lines.</p> 
<p>A carry look ahead adder is frequently used for addition because</p>,it costs less,it is faster,it is more accurate,is uses fewer gates,,B, <p>In look ahead carry adder the carry is directly derived from the gates when original inputs are being added. Hence the addition is fast. This process requires more gates and is costly.</p> 
"<p>The counter in the given figure is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/35-483.png""/></p>",Mod 3,Mod 6,Mod 8,Mod 7,,B, <p>When counter is 110 the counter resets. Hence mod 6.</p> 
<p>In register index addressing mode the effective address is given by</p>,index register value,sum of the index register value and the operand,operand,difference of the index register value and the operand,,B," <p>4 = 2<sup>2</sup>, in up scaling digit will be shifted by two bit in right direction.</p> "
<p>7BF<sub>16</sub> = __________ <sub>2</sub></p>,0111 1011 1110,0111 1011 1111,0111 1011 0111,0111 1011 0011,,B, <p>7BF<sub>16</sub> = 7 x 16<sup>2</sup> + 11 x 16<sup>1</sup> + 15 x 16<sup>0</sup> = 1983 in decimal = 0111 1011 1111 in binary.</p> 
"<p>For the minterm designation Y = ∑ m (1, 3, 5, 7) the complete expression is</p>","Y = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span>C + A <span style=""text-decoration:overline;"">B</span> C","Y = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> C + A <span style=""text-decoration:overline;"">B</span> C + ABC + <span style=""text-decoration:overline;"">A</span> BC","Y = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> C + <span style=""text-decoration:overline;"">A</span>BC + A <span style=""text-decoration:overline;"">B</span>C","Y = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span> <span style=""text-decoration:overline;"">C</span> + ABC + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span>C + A <span style=""text-decoration:overline;"">B</span>C",,B," <p>Decimal number 1 = binary number 001 = <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">B</span>C Decimal number 7 = binary number 111= ABC, Decimal number 3 = binary number 011= <span style=""text-decoration:overline;"">A</span>BC Decimal number 5 = binary number 101= A<span style=""text-decoration:overline;"">B</span>C . Hence result.</p> "
<p>Zero suppression is not used in actual practice.</p>,True,False,,,,B, <p>Zero suppression is commonly used.</p> 
<p>A counter type A/D converter contains a 4 bit binary ladder and a counter driven by a 2 MHz clock. Then conversion time</p>,8 μ sec,10 μ sec,2 μ sec,5 μ sec,,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-564.png""/></p> "
<p>The hexadecimal number (3E8)<sub>16</sub> is equal to decimal number</p>,1000,982,768,323,,A, <p>3 x 16<sup>2</sup> + 14 x 16<sup>1</sup> + 8 = 1000.</p> 
<p>The number of distinct Boolean expression of 4 variables is</p>,16,256,1024,65536,,D, <p>2<sup>2<sup>n</sup></sup> = 2<sup>2<sup>4</sup></sup> = 2<sup>16</sup> .</p> 
<p>The fixed count that should be used so that the output register will represent the input for a 6 bit dual slope A/D converter uses a reference of -6v and a 1 MHz clock. It uses a fixed count of 40 (101000).</p>,000110,0010,1111,011101,,A," <p>If <img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/70-563.png""/> is made to be unity, the O/P count N<sub>2</sub> = <i>e<sub>i</sub>, </i> N<sub>1</sub> = 6 = 000110.</p> "
"<p>For the K map in the given figure the simplified Boolean expression is<br/><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/27-372.png""/></p>","<span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">D</span> + ABC","<span style=""text-decoration:overline;"">A</span> C + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">D</span> + ABC","<span style=""text-decoration:overline;"">A</span> C + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">D</span> + ACD","<span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">C</span> + <span style=""text-decoration:overline;"">A</span> <span style=""text-decoration:overline;"">D</span> + AB <span style=""text-decoration:overline;"">C</span>",,A," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/68-372.png""/></p> "
<p>A memory system of size 16 k bytes is to be designed using memory chips which have 12 address lines and 4 data lines each. The number of such chips required to design the memory system is</p>,2,4,8,18,,C," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/69-453.png""/>.</p> "
"<p>In a 7 segment display, LEDs <i>b</i> and <i>c</i> lit up. The decimal number displayed is</p>",9,7,3,1,,D," <p><img src=""/_files/images/electronics-and-communication-engineering/digital-electronics/66-131.png""/></p> "
"<p>AB + A<span style=""text-decoration:overline;"">B</span> =</p>",B,A,1,0,,B," <p>AB + A<span style=""text-decoration:overline;"">B</span> = A(B + <span style=""text-decoration:overline;"">B</span>) = A . 1 = A.</p> "
<p>In a BCD to 7 segment decoder the minimum and maximum number of outputs active at any time is</p>,2 and 7,3 and 7,1 and 6,3 and 6,,A, <p>Minimum number of outputs when input is decimal 1 and maximum number of outputs when input is decimal 8.</p> 
<p>A three state switch has three outputs. These are</p>,"low, low and high","low, high, high","low. floating, low","low, high, floating",,D, <p>Third state is floating.</p> 
<p>Maxterm designation for A + B + C is</p>,M<sub>0</sub>,M<sub>1</sub>,M<sub>3</sub>,M<sub>4</sub>,,A, <p>A + B + C = 000 = M<sub>0</sub> .</p> 
<p>1's complement of 11100110 is</p>,00011001,10000001,00011010,00000000,,A, <p>Replace 1 by 0 and 0 by 1.</p> 
