`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 10/11/2024 11:46:12 PM
// Design Name: 
// Module Name: clk_divider_test
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module clk_divider_test();
    
    reg clk;
    reg rst;
    wire clk_out;
    
    clk_divider uut(.rst(rst), .clk(clk), .clk_out(clk_out));
    
     // Generate 100 MHz clock (10 ns period)
    initial begin
        clk = 0;
        forever #5 clk = ~clk;  // Toggle every 5ns to create 100 MHz clock
    end

    // Test stimulus
    initial begin
        // Initialize
        rst = 1;
        #20;  // Wait for some time
        rst = 0;  // Release reset

        // Let the simulation run for a sufficient time to see clk_out toggle
        #1_000_000_000;  // Simulate for 1 second
        $stop;  // End simulation
    end

endmodule
