0.6
2018.3
Dec  7 2018
00:33:28
D:/FPGA_study/projects/0001_project_beep/0001_project_beep.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v,1669529615,verilog,,,,tb_beep,,,,,,,,
D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/beep.v,1669533025,verilog,,D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v,,beep,,,,,,,,
D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/keypress.v,1669450425,verilog,,D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v,,keypress,,,,,,,,
D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sources_1/new/pwm.v,1669529024,verilog,,D:/FPGA_study/projects/0001_project_beep/0001_project_beep.srcs/sim_1/new/tb_beep.v,,pwm,,,,,,,,
