<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/scr1_scu.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">core</a> - scr1_scu.sv<span style="font-size: 80%;"> (source / <a href="scr1_scu.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryLo">50.0&nbsp;%</td>
            <td class="headerCovTableEntry">64</td>
            <td class="headerCovTableEntry">32</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file &lt;scr1_scu.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief System Control Unit (SCU)</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : //------------------------------------------------------------------------------</span>
<span id="L7"><span class="lineNum">       7</span>              :  //</span>
<span id="L8"><span class="lineNum">       8</span>              :  // Functionality:</span>
<span id="L9"><span class="lineNum">       9</span>              :  // - Generates System, Core, HDU and DM resets and their qualifier signals</span>
<span id="L10"><span class="lineNum">      10</span>              :  // - Provides debugger with software System and Core resets generation functionality</span>
<span id="L11"><span class="lineNum">      11</span>              :  // - Allows to set the behavior of DM and HDU resets</span>
<span id="L12"><span class="lineNum">      12</span>              :  // - Shows resets Statuses and Sticky Statuses</span>
<span id="L13"><span class="lineNum">      13</span>              : </span>
<span id="L14"><span class="lineNum">      14</span>              :  // Structure:</span>
<span id="L15"><span class="lineNum">      15</span>              :  // - TAPC scan-chain interface</span>
<span id="L16"><span class="lineNum">      16</span>              :  // - SCU CSRs write/read interface</span>
<span id="L17"><span class="lineNum">      17</span>              :  // - SCU CSRS:</span>
<span id="L18"><span class="lineNum">      18</span>              :  //   - CONTROL register</span>
<span id="L19"><span class="lineNum">      19</span>              :  //   - MODE register</span>
<span id="L20"><span class="lineNum">      20</span>              :  //   - STATUS register</span>
<span id="L21"><span class="lineNum">      21</span>              :  //   - STICKY_STATUS register</span>
<span id="L22"><span class="lineNum">      22</span>              :  // - Reset logic</span>
<span id="L23"><span class="lineNum">      23</span>              :  //   - System Reset</span>
<span id="L24"><span class="lineNum">      24</span>              :  //   - Core Reset</span>
<span id="L25"><span class="lineNum">      25</span>              :  //   - DM Reset</span>
<span id="L26"><span class="lineNum">      26</span>              :  //   - HDU Reset</span>
<span id="L27"><span class="lineNum">      27</span>              : //------------------------------------------------------------------------------</span>
<span id="L28"><span class="lineNum">      28</span>              : </span>
<span id="L29"><span class="lineNum">      29</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L30"><span class="lineNum">      30</span>              : `include &quot;scr1_scu.svh&quot;</span>
<span id="L31"><span class="lineNum">      31</span>              : </span>
<span id="L32"><span class="lineNum">      32</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L33"><span class="lineNum">      33</span>              : </span>
<span id="L34"><span class="lineNum">      34</span>              : module scr1_scu (</span>
<span id="L35"><span class="lineNum">      35</span>              :     // Global signals</span>
<span id="L36"><span class="lineNum">      36</span>              :     input  logic        pwrup_rst_n,                  // Power-Up Reset</span>
<span id="L37"><span class="lineNum">      37</span>              :     input  logic        rst_n,                        // Regular Reset</span>
<span id="L38"><span class="lineNum">      38</span>              :     input  logic        cpu_rst_n,                    // CPU Reset</span>
<span id="L39"><span class="lineNum">      39</span>              :     input  logic        test_mode,                    // DFT Test Mode</span>
<span id="L40"><span class="lineNum">      40</span>              :     input  logic        test_rst_n,                   // DFT Test Reset</span>
<span id="L41"><span class="lineNum">      41</span>              :     input  logic        clk,                          // SCU clock</span>
<span id="L42"><span class="lineNum">      42</span>              : </span>
<span id="L43"><span class="lineNum">      43</span>              :     // TAPC scan-chains</span>
<span id="L44"><span class="lineNum">      44</span>              :     input  logic        tapcsync2scu_ch_sel_i,        // TAPC Chain Select</span>
<span id="L45"><span class="lineNum">      45</span>              :     input  logic        tapcsync2scu_ch_id_i,         // TAPC Chain ID</span>
<span id="L46"><span class="lineNum">      46</span>              :     input  logic        tapcsync2scu_ch_capture_i,    // TAPC Chain Capture</span>
<span id="L47"><span class="lineNum">      47</span>              :     input  logic        tapcsync2scu_ch_shift_i,      // TAPC Chain Shift</span>
<span id="L48"><span class="lineNum">      48</span>              :     input  logic        tapcsync2scu_ch_update_i,     // TAPC Chain Update</span>
<span id="L49"><span class="lineNum">      49</span>              :     input  logic        tapcsync2scu_ch_tdi_i,        // TAPC Chain TDI</span>
<span id="L50"><span class="lineNum">      50</span>              :     output logic        scu2tapcsync_ch_tdo_o,        // TAPC Chain TDO</span>
<span id="L51"><span class="lineNum">      51</span>              : </span>
<span id="L52"><span class="lineNum">      52</span>              :     // Input sync resets:</span>
<span id="L53"><span class="lineNum">      53</span>              :     input  logic        ndm_rst_n_i,                  // Non-DM Reset input from DM</span>
<span id="L54"><span class="lineNum">      54</span>              :     input  logic        hart_rst_n_i,                 // HART Reset from DM</span>
<span id="L55"><span class="lineNum">      55</span>              : </span>
<span id="L56"><span class="lineNum">      56</span>              :     // Generated resets</span>
<span id="L57"><span class="lineNum">      57</span>              :     output logic        sys_rst_n_o,                  // System/Cluster Reset</span>
<span id="L58"><span class="lineNum">      58</span>              :     output logic        core_rst_n_o,                 // Core Reset</span>
<span id="L59"><span class="lineNum">      59</span>              :     output logic        dm_rst_n_o,                   // Debug Module Reset</span>
<span id="L60"><span class="lineNum">      60</span>              :     output logic        hdu_rst_n_o,                  // HART Debug Unit Reset</span>
<span id="L61"><span class="lineNum">      61</span>              : </span>
<span id="L62"><span class="lineNum">      62</span>              :     // Resets statuses</span>
<span id="L63"><span class="lineNum">      63</span>              :     output logic        sys_rst_status_o,             // System Reset Status (sync'ed to POR reset domain)</span>
<span id="L64"><span class="lineNum">      64</span>              :     output logic        core_rst_status_o,            // Core Reset Status (sync'ed to POR reset domain)</span>
<span id="L65"><span class="lineNum">      65</span>              : </span>
<span id="L66"><span class="lineNum">      66</span>              :     // Reset Domain Crossing (RDC) qualifiers</span>
<span id="L67"><span class="lineNum">      67</span>              :     output logic        sys_rdc_qlfy_o,               // System/Cluster-to-ExternalSOC Reset Domain Crossing Qualifier</span>
<span id="L68"><span class="lineNum">      68</span>              :     output logic        core_rdc_qlfy_o,              // Core-to-ExternalSOC Reset Domain Crossing Qualifier</span>
<span id="L69"><span class="lineNum">      69</span>              :     output logic        core2hdu_rdc_qlfy_o,          // Core-to-HDU Reset Domain Crossing Qualifier</span>
<span id="L70"><span class="lineNum">      70</span>              :     output logic        core2dm_rdc_qlfy_o,           // Core-to-DM Reset Domain Crossing Qualifier</span>
<span id="L71"><span class="lineNum">      71</span>              :     output logic        hdu2dm_rdc_qlfy_o             // HDU-to-DM Reset Domain Crossing Qualifier</span>
<span id="L72"><span class="lineNum">      72</span>              : );</span>
<span id="L73"><span class="lineNum">      73</span>              : </span>
<span id="L74"><span class="lineNum">      74</span>              : //------------------------------------------------------------------------------</span>
<span id="L75"><span class="lineNum">      75</span>              : // Local Parameters</span>
<span id="L76"><span class="lineNum">      76</span>              : //======================================================================================================================</span>
<span id="L77"><span class="lineNum">      77</span>              : localparam int unsigned SCR1_SCU_RST_SYNC_STAGES_NUM        = 2;</span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span>              : //------------------------------------------------------------------------------</span>
<span id="L80"><span class="lineNum">      80</span>              : // Local Signals</span>
<span id="L81"><span class="lineNum">      81</span>              : //------------------------------------------------------------------------------</span>
<span id="L82"><span class="lineNum">      82</span>              : </span>
<span id="L83"><span class="lineNum">      83</span>              : // SCU CSR write/read i/f</span>
<span id="L84"><span class="lineNum">      84</span>              : //------------------------------------------------------------------------------</span>
<span id="L85"><span class="lineNum">      85</span>              : </span>
<span id="L86"><span class="lineNum">      86</span>              : // TAPC scan-chain control logic</span>
<span id="L87"><span class="lineNum">      87</span>              : logic                                       scu_csr_req;</span>
<span id="L88"><span class="lineNum">      88</span>              : logic                                       tapc_dr_cap_req;</span>
<span id="L89"><span class="lineNum">      89</span>              : logic                                       tapc_dr_shft_req;</span>
<span id="L90"><span class="lineNum">      90</span>              : logic                                       tapc_dr_upd_req;</span>
<span id="L91"><span class="lineNum">      91</span>              : </span>
<span id="L92"><span class="lineNum">      92</span>              : // TAPC shift register signals</span>
<span id="L93"><span class="lineNum">      93</span>              : logic                                       tapc_shift_upd;</span>
<span id="L94"><span class="lineNum">      94</span>              : type_scr1_scu_sysctrl_dr_s                  tapc_shift_ff;</span>
<span id="L95"><span class="lineNum">      95</span>              : type_scr1_scu_sysctrl_dr_s                  tapc_shift_next;</span>
<span id="L96"><span class="lineNum">      96</span>              : </span>
<span id="L97"><span class="lineNum">      97</span>              : // TAPC shadow register signals</span>
<span id="L98"><span class="lineNum">      98</span>              : type_scr1_scu_sysctrl_dr_s                  tapc_shadow_ff;</span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span>              : // SCU CSR write/read i/f</span>
<span id="L101"><span class="lineNum">     101</span>              : //------------------------------------------------------------------------------</span>
<span id="L102"><span class="lineNum">     102</span>              : </span>
<span id="L103"><span class="lineNum">     103</span>              : logic [SCR1_SCU_DR_SYSCTRL_DATA_WIDTH-1:0]  scu_csr_wdata;</span>
<span id="L104"><span class="lineNum">     104</span>              : logic [SCR1_SCU_DR_SYSCTRL_DATA_WIDTH-1:0]  scu_csr_rdata;</span>
<span id="L105"><span class="lineNum">     105</span>              : </span>
<span id="L106"><span class="lineNum">     106</span>              : // SCU CSRs signals</span>
<span id="L107"><span class="lineNum">     107</span>              : //------------------------------------------------------------------------------</span>
<span id="L108"><span class="lineNum">     108</span>              : </span>
<span id="L109"><span class="lineNum">     109</span>              : // Control register</span>
<span id="L110"><span class="lineNum">     110</span>              : type_scr1_scu_sysctrl_control_reg_s         scu_control_ff;</span>
<span id="L111"><span class="lineNum">     111</span>              : logic                                       scu_control_wr_req;</span>
<span id="L112"><span class="lineNum">     112</span>              : </span>
<span id="L113"><span class="lineNum">     113</span>              : // Mode register</span>
<span id="L114"><span class="lineNum">     114</span>              : type_scr1_scu_sysctrl_mode_reg_s            scu_mode_ff;</span>
<span id="L115"><span class="lineNum">     115</span>              : logic                                       scu_mode_wr_req;</span>
<span id="L116"><span class="lineNum">     116</span>              : </span>
<span id="L117"><span class="lineNum">     117</span>              : // Status register</span>
<span id="L118"><span class="lineNum">     118</span>              : type_scr1_scu_sysctrl_status_reg_s          scu_status_ff;</span>
<span id="L119"><span class="lineNum">     119</span>              : type_scr1_scu_sysctrl_status_reg_s          scu_status_ff_dly;</span>
<span id="L120"><span class="lineNum">     120</span>              : type_scr1_scu_sysctrl_status_reg_s          scu_status_ff_posedge;</span>
<span id="L121"><span class="lineNum">     121</span>              : </span>
<span id="L122"><span class="lineNum">     122</span>              : // Sticky Status register</span>
<span id="L123"><span class="lineNum">     123</span>              : type_scr1_scu_sysctrl_status_reg_s          scu_sticky_sts_ff;</span>
<span id="L124"><span class="lineNum">     124</span>              : logic                                       scu_sticky_sts_wr_req;</span>
<span id="L125"><span class="lineNum">     125</span>              : </span>
<span id="L126"><span class="lineNum">     126</span>              : // Reset logic signals</span>
<span id="L127"><span class="lineNum">     127</span>              : //------------------------------------------------------------------------------</span>
<span id="L128"><span class="lineNum">     128</span>              : </span>
<span id="L129"><span class="lineNum">     129</span>              : // Input resets synchronization signals</span>
<span id="L130"><span class="lineNum">     130</span>              : logic                                       pwrup_rst_n_sync;</span>
<span id="L131"><span class="lineNum">     131</span>              : logic                                       rst_n_sync;</span>
<span id="L132"><span class="lineNum">     132</span>              : logic                                       cpu_rst_n_sync;</span>
<span id="L133"><span class="lineNum">     133</span>              : </span>
<span id="L134"><span class="lineNum">     134</span>              : // System Reset signals</span>
<span id="L135"><span class="lineNum">     135</span>              : logic                                       sys_rst_n_in;</span>
<span id="L136"><span class="lineNum">     136</span>              : logic                                       sys_rst_n_status;</span>
<span id="L137"><span class="lineNum">     137</span>              : logic                                       sys_rst_n_status_sync;</span>
<span id="L138"><span class="lineNum">     138</span>              : logic                                       sys_rst_n_qlfy;</span>
<span id="L139"><span class="lineNum">     139</span>              : logic                                       sys_reset_n;</span>
<span id="L140"><span class="lineNum">     140</span>              : </span>
<span id="L141"><span class="lineNum">     141</span>              : // Core Reset signals</span>
<span id="L142"><span class="lineNum">     142</span>              : logic                                       core_rst_n_in_sync;</span>
<span id="L143"><span class="lineNum">     143</span>              : logic                                       core_rst_n_status;</span>
<span id="L144"><span class="lineNum">     144</span>              : logic                                       core_rst_n_status_sync;</span>
<span id="L145"><span class="lineNum">     145</span>              : logic                                       core_rst_n_qlfy;</span>
<span id="L146"><span class="lineNum">     146</span>              : logic                                       core_reset_n;</span>
<span id="L147"><span class="lineNum">     147</span>              : </span>
<span id="L148"><span class="lineNum">     148</span>              : // HDU Reset signals</span>
<span id="L149"><span class="lineNum">     149</span>              : logic                                       hdu_rst_n_in_sync;</span>
<span id="L150"><span class="lineNum">     150</span>              : logic                                       hdu_rst_n_status;</span>
<span id="L151"><span class="lineNum">     151</span>              : logic                                       hdu_rst_n_status_sync;</span>
<span id="L152"><span class="lineNum">     152</span>              : logic                                       hdu_rst_n_qlfy;</span>
<span id="L153"><span class="lineNum">     153</span>              : </span>
<span id="L154"><span class="lineNum">     154</span>              : // DM Reset signals</span>
<span id="L155"><span class="lineNum">     155</span>              : logic                                       dm_rst_n_in;</span>
<span id="L156"><span class="lineNum">     156</span>              : logic                                       dm_rst_n_status;</span>
<span id="L157"><span class="lineNum">     157</span>              : </span>
<span id="L158"><span class="lineNum">     158</span>              : //------------------------------------------------------------------------------</span>
<span id="L159"><span class="lineNum">     159</span>              : // TAPC scan-chain i/f</span>
<span id="L160"><span class="lineNum">     160</span>              : //------------------------------------------------------------------------------</span>
<span id="L161"><span class="lineNum">     161</span>              : //</span>
<span id="L162"><span class="lineNum">     162</span>              :  // Consists of the following functional units:</span>
<span id="L163"><span class="lineNum">     163</span>              :  // - TAPC scan-chain control logic</span>
<span id="L164"><span class="lineNum">     164</span>              :  // - TAPC shift register</span>
<span id="L165"><span class="lineNum">     165</span>              :  // - TAPC shadow register</span>
<span id="L166"><span class="lineNum">     166</span>              : //</span>
<span id="L167"><span class="lineNum">     167</span>              : </span>
<span id="L168"><span class="lineNum">     168</span>              : // TAPC scan-chain control logic</span>
<span id="L169"><span class="lineNum">     169</span>              : //------------------------------------------------------------------------------</span>
<span id="L170"><span class="lineNum">     170</span>              : </span>
<span id="L171"><span class="lineNum">     171</span>              : assign scu_csr_req      = tapcsync2scu_ch_sel_i &amp; (tapcsync2scu_ch_id_i == '0);</span>
<span id="L172"><span class="lineNum">     172</span>              : assign tapc_dr_cap_req  = scu_csr_req &amp; tapcsync2scu_ch_capture_i;</span>
<span id="L173"><span class="lineNum">     173</span>              : assign tapc_dr_shft_req = scu_csr_req &amp; tapcsync2scu_ch_shift_i;</span>
<span id="L174"><span class="lineNum">     174</span>              : assign tapc_dr_upd_req  = scu_csr_req &amp; tapcsync2scu_ch_update_i;</span>
<span id="L175"><span class="lineNum">     175</span>              : </span>
<span id="L176"><span class="lineNum">     176</span>              : // TAPC shift register</span>
<span id="L177"><span class="lineNum">     177</span>              : //------------------------------------------------------------------------------</span>
<span id="L178"><span class="lineNum">     178</span>              : </span>
<span id="L179"><span class="lineNum">     179</span>              : assign tapc_shift_upd = tapc_dr_cap_req | tapc_dr_shft_req;</span>
<span id="L180"><span class="lineNum">     180</span>              : </span>
<span id="L181"><span class="lineNum">     181</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge pwrup_rst_n_sync) begin</span></span>
<span id="L182"><span class="lineNum">     182</span> <span class="tlaGNC">        2690 :     if (~pwrup_rst_n_sync) begin</span></span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaGNC">        1345 :         tapc_shift_ff &lt;= '0;</span></span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (tapc_shift_upd) begin</span></span>
<span id="L185"><span class="lineNum">     185</span> <span class="tlaUNC">           0 :         tapc_shift_ff &lt;= tapc_shift_next;</span></span>
<span id="L186"><span class="lineNum">     186</span>              :     end</span>
<span id="L187"><span class="lineNum">     187</span>              : end</span>
<span id="L188"><span class="lineNum">     188</span>              : </span>
<span id="L189"><span class="lineNum">     189</span>              : assign tapc_shift_next = tapc_dr_cap_req  ? tapc_shadow_ff</span>
<span id="L190"><span class="lineNum">     190</span>              :                        : tapc_dr_shft_req ? {tapcsync2scu_ch_tdi_i, tapc_shift_ff[$bits(type_scr1_scu_sysctrl_dr_s)-1:1]}</span>
<span id="L191"><span class="lineNum">     191</span>              :                                           : tapc_shift_ff;</span>
<span id="L192"><span class="lineNum">     192</span>              : </span>
<span id="L193"><span class="lineNum">     193</span>              : // TAPC shadow register</span>
<span id="L194"><span class="lineNum">     194</span>              : //------------------------------------------------------------------------------</span>
<span id="L195"><span class="lineNum">     195</span>              : </span>
<span id="L196"><span class="lineNum">     196</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge pwrup_rst_n_sync) begin</span></span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaGNC">        2690 :     if (~pwrup_rst_n_sync) begin</span></span>
<span id="L198"><span class="lineNum">     198</span> <span class="tlaGNC">        1345 :         tapc_shadow_ff      &lt;= '0;</span></span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (tapc_dr_upd_req) begin</span></span>
<span id="L200"><span class="lineNum">     200</span> <span class="tlaUNC">           0 :         tapc_shadow_ff.op   &lt;= tapc_shift_ff.op;</span></span>
<span id="L201"><span class="lineNum">     201</span> <span class="tlaUNC">           0 :         tapc_shadow_ff.addr &lt;= tapc_shift_ff.addr;</span></span>
<span id="L202"><span class="lineNum">     202</span> <span class="tlaUNC">           0 :         tapc_shadow_ff.data &lt;= scu_csr_wdata;</span></span>
<span id="L203"><span class="lineNum">     203</span>              :     end</span>
<span id="L204"><span class="lineNum">     204</span>              : end</span>
<span id="L205"><span class="lineNum">     205</span>              : </span>
<span id="L206"><span class="lineNum">     206</span>              : assign scu2tapcsync_ch_tdo_o = tapc_shift_ff[0];</span>
<span id="L207"><span class="lineNum">     207</span>              : </span>
<span id="L208"><span class="lineNum">     208</span>              : //------------------------------------------------------------------------------</span>
<span id="L209"><span class="lineNum">     209</span>              : // SCU CSRs write/read interface</span>
<span id="L210"><span class="lineNum">     210</span>              : //------------------------------------------------------------------------------</span>
<span id="L211"><span class="lineNum">     211</span>              : </span>
<span id="L212"><span class="lineNum">     212</span>              : // Write interface</span>
<span id="L213"><span class="lineNum">     213</span>              : //------------------------------------------------------------------------------</span>
<span id="L214"><span class="lineNum">     214</span>              : </span>
<span id="L215"><span class="lineNum">     215</span>              : // Register selection logic</span>
<span id="L216"><span class="lineNum">     216</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L217"><span class="lineNum">     217</span> <span class="tlaGNC">           1 :     scu_control_wr_req    = 1'b0;</span></span>
<span id="L218"><span class="lineNum">     218</span> <span class="tlaGNC">           1 :     scu_mode_wr_req       = 1'b0;</span></span>
<span id="L219"><span class="lineNum">     219</span> <span class="tlaGNC">           1 :     scu_sticky_sts_wr_req = 1'b0;</span></span>
<span id="L220"><span class="lineNum">     220</span>              : </span>
<span id="L221"><span class="lineNum">     221</span> <span class="tlaUNC tlaBgUNC">           0 :     if (tapc_dr_upd_req &amp;&amp; (tapc_shift_ff.op != SCR1_SCU_SYSCTRL_OP_READ)) begin</span></span>
<span id="L222"><span class="lineNum">     222</span> <span class="tlaUNC">           0 :         case (tapc_shift_ff.addr)</span></span>
<span id="L223"><span class="lineNum">     223</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_ADDR_CONTROL: scu_control_wr_req    = 1'b1;</span></span>
<span id="L224"><span class="lineNum">     224</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_ADDR_MODE   : scu_mode_wr_req       = 1'b1;</span></span>
<span id="L225"><span class="lineNum">     225</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_ADDR_STICKY : scu_sticky_sts_wr_req = (tapc_shift_ff.op == SCR1_SCU_SYSCTRL_OP_CLRBITS);</span></span>
<span id="L226"><span class="lineNum">     226</span> <span class="tlaUNC">           0 :             default                      : begin end</span></span>
<span id="L227"><span class="lineNum">     227</span>              :         endcase</span>
<span id="L228"><span class="lineNum">     228</span>              :     end</span>
<span id="L229"><span class="lineNum">     229</span>              : end</span>
<span id="L230"><span class="lineNum">     230</span>              : </span>
<span id="L231"><span class="lineNum">     231</span>              : // Write data construction</span>
<span id="L232"><span class="lineNum">     232</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L233"><span class="lineNum">     233</span> <span class="tlaGNC">           1 :     scu_csr_wdata = '0;</span></span>
<span id="L234"><span class="lineNum">     234</span>              : </span>
<span id="L235"><span class="lineNum">     235</span> <span class="tlaUNC tlaBgUNC">           0 :     if (tapc_dr_upd_req) begin</span></span>
<span id="L236"><span class="lineNum">     236</span> <span class="tlaUNC">           0 :         case (tapc_shift_ff.op)</span></span>
<span id="L237"><span class="lineNum">     237</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_OP_WRITE  : scu_csr_wdata = tapc_shift_ff.data;</span></span>
<span id="L238"><span class="lineNum">     238</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_OP_READ   : scu_csr_wdata = scu_csr_rdata;</span></span>
<span id="L239"><span class="lineNum">     239</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_OP_SETBITS: scu_csr_wdata = scu_csr_rdata |   tapc_shift_ff.data;</span></span>
<span id="L240"><span class="lineNum">     240</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_OP_CLRBITS: scu_csr_wdata = scu_csr_rdata &amp; (~tapc_shift_ff.data);</span></span>
<span id="L241"><span class="lineNum">     241</span> <span class="tlaUNC">           0 :             default                    : begin end</span></span>
<span id="L242"><span class="lineNum">     242</span>              :         endcase</span>
<span id="L243"><span class="lineNum">     243</span>              :     end</span>
<span id="L244"><span class="lineNum">     244</span>              : end</span>
<span id="L245"><span class="lineNum">     245</span>              : </span>
<span id="L246"><span class="lineNum">     246</span>              : // Read interface</span>
<span id="L247"><span class="lineNum">     247</span>              : //------------------------------------------------------------------------------</span>
<span id="L248"><span class="lineNum">     248</span>              : </span>
<span id="L249"><span class="lineNum">     249</span>              : // Read data multiplexer</span>
<span id="L250"><span class="lineNum">     250</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L251"><span class="lineNum">     251</span> <span class="tlaGNC">           1 :     scu_csr_rdata = '0;</span></span>
<span id="L252"><span class="lineNum">     252</span>              : </span>
<span id="L253"><span class="lineNum">     253</span> <span class="tlaUNC tlaBgUNC">           0 :     if (tapc_dr_upd_req) begin</span></span>
<span id="L254"><span class="lineNum">     254</span> <span class="tlaUNC">           0 :         case (tapc_shift_ff.addr)</span></span>
<span id="L255"><span class="lineNum">     255</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_ADDR_CONTROL: scu_csr_rdata = scu_control_ff;</span></span>
<span id="L256"><span class="lineNum">     256</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_ADDR_MODE   : scu_csr_rdata = scu_mode_ff;</span></span>
<span id="L257"><span class="lineNum">     257</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_ADDR_STATUS : scu_csr_rdata = scu_status_ff;</span></span>
<span id="L258"><span class="lineNum">     258</span> <span class="tlaUNC">           0 :             SCR1_SCU_SYSCTRL_ADDR_STICKY : scu_csr_rdata = scu_sticky_sts_ff;</span></span>
<span id="L259"><span class="lineNum">     259</span> <span class="tlaUNC">           0 :             default                      : scu_csr_rdata = 'x;</span></span>
<span id="L260"><span class="lineNum">     260</span>              :         endcase</span>
<span id="L261"><span class="lineNum">     261</span>              :     end</span>
<span id="L262"><span class="lineNum">     262</span>              : end</span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span>              : //------------------------------------------------------------------------------</span>
<span id="L265"><span class="lineNum">     265</span>              : // SCU CSRs</span>
<span id="L266"><span class="lineNum">     266</span>              : //------------------------------------------------------------------------------</span>
<span id="L267"><span class="lineNum">     267</span>              : //</span>
<span id="L268"><span class="lineNum">     268</span>              :  // Registers:</span>
<span id="L269"><span class="lineNum">     269</span>              :  // - CONTROL register</span>
<span id="L270"><span class="lineNum">     270</span>              :  // - MODE register</span>
<span id="L271"><span class="lineNum">     271</span>              :  // - STATUS register</span>
<span id="L272"><span class="lineNum">     272</span>              :  // - STICKY_STATUS register</span>
<span id="L273"><span class="lineNum">     273</span>              : //</span>
<span id="L274"><span class="lineNum">     274</span>              : </span>
<span id="L275"><span class="lineNum">     275</span>              : // CONTROL register</span>
<span id="L276"><span class="lineNum">     276</span>              : //------------------------------------------------------------------------------</span>
<span id="L277"><span class="lineNum">     277</span>              : // Allows debugger to generate System and Core resets</span>
<span id="L278"><span class="lineNum">     278</span>              : </span>
<span id="L279"><span class="lineNum">     279</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge pwrup_rst_n_sync) begin</span></span>
<span id="L280"><span class="lineNum">     280</span> <span class="tlaGNC">        2690 :     if (~pwrup_rst_n_sync) begin</span></span>
<span id="L281"><span class="lineNum">     281</span> <span class="tlaGNC">        1345 :         scu_control_ff &lt;= '0;</span></span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (scu_control_wr_req) begin</span></span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaUNC">           0 :         scu_control_ff &lt;= scu_csr_wdata;</span></span>
<span id="L284"><span class="lineNum">     284</span>              :     end</span>
<span id="L285"><span class="lineNum">     285</span>              : end</span>
<span id="L286"><span class="lineNum">     286</span>              : </span>
<span id="L287"><span class="lineNum">     287</span>              : // MODE register</span>
<span id="L288"><span class="lineNum">     288</span>              : //------------------------------------------------------------------------------</span>
<span id="L289"><span class="lineNum">     289</span>              : // Sets reset behavior for DM Reset and HDU Reset signals</span>
<span id="L290"><span class="lineNum">     290</span>              : </span>
<span id="L291"><span class="lineNum">     291</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge pwrup_rst_n_sync) begin</span></span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaGNC">        2690 :     if (~pwrup_rst_n_sync) begin</span></span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaGNC">        1345 :         scu_mode_ff &lt;= '0;</span></span>
<span id="L294"><span class="lineNum">     294</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (scu_mode_wr_req) begin</span></span>
<span id="L295"><span class="lineNum">     295</span> <span class="tlaUNC">           0 :         scu_mode_ff &lt;= scu_csr_wdata;</span></span>
<span id="L296"><span class="lineNum">     296</span>              :     end</span>
<span id="L297"><span class="lineNum">     297</span>              : end</span>
<span id="L298"><span class="lineNum">     298</span>              : </span>
<span id="L299"><span class="lineNum">     299</span>              : // STATUS register</span>
<span id="L300"><span class="lineNum">     300</span>              : //------------------------------------------------------------------------------</span>
<span id="L301"><span class="lineNum">     301</span>              : // Holds the status of every output reset signal (System, Core, DM and HDU)</span>
<span id="L302"><span class="lineNum">     302</span>              : </span>
<span id="L303"><span class="lineNum">     303</span>              : assign scu_status_ff.sys_reset  = sys_rst_status_o ;</span>
<span id="L304"><span class="lineNum">     304</span>              : assign scu_status_ff.core_reset = core_rst_status_o;</span>
<span id="L305"><span class="lineNum">     305</span>              : assign scu_status_ff.dm_reset   = ~dm_rst_n_status;</span>
<span id="L306"><span class="lineNum">     306</span>              : assign scu_status_ff.hdu_reset  = ~hdu_rst_n_status_sync;</span>
<span id="L307"><span class="lineNum">     307</span>              : </span>
<span id="L308"><span class="lineNum">     308</span>              : // Status Register positive edge detection logic</span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge pwrup_rst_n_sync) begin</span></span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaGNC">        2690 :     if (~pwrup_rst_n_sync) begin</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaGNC">        1345 :         scu_status_ff_dly &lt;= '0;</span></span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaGNC">     1283151 :     end else begin</span></span>
<span id="L313"><span class="lineNum">     313</span> <span class="tlaGNC">     1283151 :         scu_status_ff_dly &lt;= scu_status_ff;</span></span>
<span id="L314"><span class="lineNum">     314</span>              :     end</span>
<span id="L315"><span class="lineNum">     315</span>              : end</span>
<span id="L316"><span class="lineNum">     316</span>              : </span>
<span id="L317"><span class="lineNum">     317</span>              : assign scu_status_ff_posedge = scu_status_ff &amp; ~scu_status_ff_dly;</span>
<span id="L318"><span class="lineNum">     318</span>              : </span>
<span id="L319"><span class="lineNum">     319</span>              : // STICKY_STATUS register</span>
<span id="L320"><span class="lineNum">     320</span>              : //------------------------------------------------------------------------------</span>
<span id="L321"><span class="lineNum">     321</span>              : // For every output reset signal shows if it was asserted since the last bit clearing</span>
<span id="L322"><span class="lineNum">     322</span>              : </span>
<span id="L323"><span class="lineNum">     323</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge pwrup_rst_n_sync) begin</span></span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaGNC">        2690 :     if (~pwrup_rst_n_sync) begin</span></span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaGNC">        1345 :         scu_sticky_sts_ff &lt;= '0;</span></span>
<span id="L326"><span class="lineNum">     326</span> <span class="tlaGNC">     1283151 :     end else begin</span></span>
<span id="L327"><span class="lineNum">     327</span> <span class="tlaGNC">     1283151 :         for (int unsigned i = 0; i &lt; $bits(type_scr1_scu_sysctrl_status_reg_s); ++i) begin</span></span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaGNC">        1792 :             if (scu_status_ff_posedge[i]) begin</span></span>
<span id="L329"><span class="lineNum">     329</span> <span class="tlaGNC">         896 :                 scu_sticky_sts_ff[i] &lt;= 1'b1;</span></span>
<span id="L330"><span class="lineNum">     330</span> <span class="tlaUNC tlaBgUNC">           0 :             end else if (scu_sticky_sts_wr_req) begin</span></span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaUNC">           0 :                 scu_sticky_sts_ff[i] &lt;= scu_csr_wdata[i];</span></span>
<span id="L332"><span class="lineNum">     332</span>              :             end</span>
<span id="L333"><span class="lineNum">     333</span>              :         end</span>
<span id="L334"><span class="lineNum">     334</span>              :     end</span>
<span id="L335"><span class="lineNum">     335</span>              : end</span>
<span id="L336"><span class="lineNum">     336</span>              : </span>
<span id="L337"><span class="lineNum">     337</span>              : //------------------------------------------------------------------------------</span>
<span id="L338"><span class="lineNum">     338</span>              : // Reset logic</span>
<span id="L339"><span class="lineNum">     339</span>              : //------------------------------------------------------------------------------</span>
<span id="L340"><span class="lineNum">     340</span>              : //</span>
<span id="L341"><span class="lineNum">     341</span>              :  // Consists of the following functional units:</span>
<span id="L342"><span class="lineNum">     342</span>              :  // - System Reset logic</span>
<span id="L343"><span class="lineNum">     343</span>              :  // - Core Reset logic</span>
<span id="L344"><span class="lineNum">     344</span>              :  // - Hart Debug Unit Reset logic</span>
<span id="L345"><span class="lineNum">     345</span>              :  // - Debug Module Reset logic</span>
<span id="L346"><span class="lineNum">     346</span>              : //</span>
<span id="L347"><span class="lineNum">     347</span>              : </span>
<span id="L348"><span class="lineNum">     348</span>              : // Reset inputs are assumed synchronous</span>
<span id="L349"><span class="lineNum">     349</span>              : assign pwrup_rst_n_sync = pwrup_rst_n;</span>
<span id="L350"><span class="lineNum">     350</span>              : assign rst_n_sync       = rst_n;</span>
<span id="L351"><span class="lineNum">     351</span>              : assign cpu_rst_n_sync   = cpu_rst_n;</span>
<span id="L352"><span class="lineNum">     352</span>              : </span>
<span id="L353"><span class="lineNum">     353</span>              : // Intermediate resets:</span>
<span id="L354"><span class="lineNum">     354</span>              : assign sys_reset_n  = ~scu_control_ff.sys_reset;</span>
<span id="L355"><span class="lineNum">     355</span>              : assign core_reset_n = ~scu_control_ff.core_reset;</span>
<span id="L356"><span class="lineNum">     356</span>              : </span>
<span id="L357"><span class="lineNum">     357</span>              : // System/Cluster Reset: sys_rst_n_o</span>
<span id="L358"><span class="lineNum">     358</span>              : //------------------------------------------------------------------------------</span>
<span id="L359"><span class="lineNum">     359</span>              : </span>
<span id="L360"><span class="lineNum">     360</span>              : scr1_reset_qlfy_adapter_cell_sync   i_sys_rstn_qlfy_adapter_cell_sync (</span>
<span id="L361"><span class="lineNum">     361</span>              :     .rst_n                          (pwrup_rst_n_sync),</span>
<span id="L362"><span class="lineNum">     362</span>              :     .clk                            (clk             ),</span>
<span id="L363"><span class="lineNum">     363</span>              :     .test_rst_n                     (test_rst_n      ),</span>
<span id="L364"><span class="lineNum">     364</span>              :     .test_mode                      (test_mode       ),</span>
<span id="L365"><span class="lineNum">     365</span>              :     .reset_n_in_sync                (sys_rst_n_in    ),</span>
<span id="L366"><span class="lineNum">     366</span>              :     .reset_n_out_qlfy               (sys_rst_n_qlfy  ),</span>
<span id="L367"><span class="lineNum">     367</span>              :     .reset_n_out                    (sys_rst_n_o     ),</span>
<span id="L368"><span class="lineNum">     368</span>              :     .reset_n_status                 (sys_rst_n_status)</span>
<span id="L369"><span class="lineNum">     369</span>              : );</span>
<span id="L370"><span class="lineNum">     370</span>              : </span>
<span id="L371"><span class="lineNum">     371</span>              : assign sys_rst_n_in = sys_reset_n &amp; ndm_rst_n_i &amp; rst_n_sync;</span>
<span id="L372"><span class="lineNum">     372</span>              : </span>
<span id="L373"><span class="lineNum">     373</span>              : scr1_data_sync_cell #(</span>
<span id="L374"><span class="lineNum">     374</span>              :     .STAGES_AMOUNT       (SCR1_SCU_RST_SYNC_STAGES_NUM)</span>
<span id="L375"><span class="lineNum">     375</span>              : ) i_sys_rstn_status_sync (</span>
<span id="L376"><span class="lineNum">     376</span>              :     .rst_n               (pwrup_rst_n_sync     ),</span>
<span id="L377"><span class="lineNum">     377</span>              :     .clk                 (clk                  ),</span>
<span id="L378"><span class="lineNum">     378</span>              :     .data_in             (sys_rst_n_status     ),</span>
<span id="L379"><span class="lineNum">     379</span>              :     .data_out            (sys_rst_n_status_sync)</span>
<span id="L380"><span class="lineNum">     380</span>              : );</span>
<span id="L381"><span class="lineNum">     381</span>              : </span>
<span id="L382"><span class="lineNum">     382</span>              : assign sys_rst_status_o = ~sys_rst_n_status_sync;</span>
<span id="L383"><span class="lineNum">     383</span>              : </span>
<span id="L384"><span class="lineNum">     384</span>              : // System/Cluster-to-ExternalSOC RDC qualifier</span>
<span id="L385"><span class="lineNum">     385</span>              : assign sys_rdc_qlfy_o = sys_rst_n_qlfy;</span>
<span id="L386"><span class="lineNum">     386</span>              : </span>
<span id="L387"><span class="lineNum">     387</span>              : // Core Reset: core_rst_n_o</span>
<span id="L388"><span class="lineNum">     388</span>              : //------------------------------------------------------------------------------</span>
<span id="L389"><span class="lineNum">     389</span>              : </span>
<span id="L390"><span class="lineNum">     390</span>              : scr1_reset_qlfy_adapter_cell_sync   i_core_rstn_qlfy_adapter_cell_sync (</span>
<span id="L391"><span class="lineNum">     391</span>              :     .rst_n                          (pwrup_rst_n_sync  ),</span>
<span id="L392"><span class="lineNum">     392</span>              :     .clk                            (clk               ),</span>
<span id="L393"><span class="lineNum">     393</span>              :     .test_rst_n                     (test_rst_n        ),</span>
<span id="L394"><span class="lineNum">     394</span>              :     .test_mode                      (test_mode         ),</span>
<span id="L395"><span class="lineNum">     395</span>              :     .reset_n_in_sync                (core_rst_n_in_sync),</span>
<span id="L396"><span class="lineNum">     396</span>              :     .reset_n_out_qlfy               (core_rst_n_qlfy   ),</span>
<span id="L397"><span class="lineNum">     397</span>              :     .reset_n_out                    (core_rst_n_o      ),</span>
<span id="L398"><span class="lineNum">     398</span>              :     .reset_n_status                 (core_rst_n_status )</span>
<span id="L399"><span class="lineNum">     399</span>              : );</span>
<span id="L400"><span class="lineNum">     400</span>              : </span>
<span id="L401"><span class="lineNum">     401</span>              : assign core_rst_n_in_sync   = sys_rst_n_in &amp; hart_rst_n_i &amp; core_reset_n &amp; cpu_rst_n_sync;</span>
<span id="L402"><span class="lineNum">     402</span>              : </span>
<span id="L403"><span class="lineNum">     403</span>              : scr1_data_sync_cell #(</span>
<span id="L404"><span class="lineNum">     404</span>              :     .STAGES_AMOUNT        (SCR1_SCU_RST_SYNC_STAGES_NUM)</span>
<span id="L405"><span class="lineNum">     405</span>              : ) i_core_rstn_status_sync (</span>
<span id="L406"><span class="lineNum">     406</span>              :     .rst_n                (pwrup_rst_n_sync      ),</span>
<span id="L407"><span class="lineNum">     407</span>              :     .clk                  (clk                   ),</span>
<span id="L408"><span class="lineNum">     408</span>              :     .data_in              (core_rst_n_status     ),</span>
<span id="L409"><span class="lineNum">     409</span>              :     .data_out             (core_rst_n_status_sync)</span>
<span id="L410"><span class="lineNum">     410</span>              : );</span>
<span id="L411"><span class="lineNum">     411</span>              : </span>
<span id="L412"><span class="lineNum">     412</span>              : assign core_rst_status_o = ~core_rst_n_status_sync;</span>
<span id="L413"><span class="lineNum">     413</span>              : </span>
<span id="L414"><span class="lineNum">     414</span>              : // Core Reset RDC Qualifiers:</span>
<span id="L415"><span class="lineNum">     415</span>              : //  - Core-to-ExternalSOC RDC Qlfy</span>
<span id="L416"><span class="lineNum">     416</span>              : assign core_rdc_qlfy_o = core_rst_n_qlfy;</span>
<span id="L417"><span class="lineNum">     417</span>              : //  - Core-to-HDU RDC Qlfy</span>
<span id="L418"><span class="lineNum">     418</span>              : assign core2hdu_rdc_qlfy_o = core_rst_n_qlfy;</span>
<span id="L419"><span class="lineNum">     419</span>              : //  - Core-to-DebugModule RDC Qlfy</span>
<span id="L420"><span class="lineNum">     420</span>              : assign core2dm_rdc_qlfy_o  = core_rst_n_qlfy;</span>
<span id="L421"><span class="lineNum">     421</span>              : </span>
<span id="L422"><span class="lineNum">     422</span>              : // Hart Debug Unit Reset: hdu_rst_n_o</span>
<span id="L423"><span class="lineNum">     423</span>              : //------------------------------------------------------------------------------</span>
<span id="L424"><span class="lineNum">     424</span>              : </span>
<span id="L425"><span class="lineNum">     425</span>              : scr1_reset_qlfy_adapter_cell_sync   i_hdu_rstn_qlfy_adapter_cell_sync (</span>
<span id="L426"><span class="lineNum">     426</span>              :     .rst_n                          (pwrup_rst_n_sync ),</span>
<span id="L427"><span class="lineNum">     427</span>              :     .clk                            (clk              ),</span>
<span id="L428"><span class="lineNum">     428</span>              :     .test_rst_n                     (test_rst_n       ),</span>
<span id="L429"><span class="lineNum">     429</span>              :     .test_mode                      (test_mode        ),</span>
<span id="L430"><span class="lineNum">     430</span>              :     .reset_n_in_sync                (hdu_rst_n_in_sync),</span>
<span id="L431"><span class="lineNum">     431</span>              :     .reset_n_out_qlfy               (hdu_rst_n_qlfy   ),</span>
<span id="L432"><span class="lineNum">     432</span>              :     .reset_n_out                    (hdu_rst_n_o      ),</span>
<span id="L433"><span class="lineNum">     433</span>              :     .reset_n_status                 (hdu_rst_n_status )</span>
<span id="L434"><span class="lineNum">     434</span>              : );</span>
<span id="L435"><span class="lineNum">     435</span>              : </span>
<span id="L436"><span class="lineNum">     436</span>              : assign hdu_rst_n_in_sync = scu_mode_ff.hdu_rst_bhv | core_rst_n_in_sync;</span>
<span id="L437"><span class="lineNum">     437</span>              : </span>
<span id="L438"><span class="lineNum">     438</span>              : scr1_data_sync_cell #(</span>
<span id="L439"><span class="lineNum">     439</span>              :     .STAGES_AMOUNT       (SCR1_SCU_RST_SYNC_STAGES_NUM)</span>
<span id="L440"><span class="lineNum">     440</span>              : ) i_hdu_rstn_status_sync (</span>
<span id="L441"><span class="lineNum">     441</span>              :     .rst_n               (pwrup_rst_n_sync     ),</span>
<span id="L442"><span class="lineNum">     442</span>              :     .clk                 (clk                  ),</span>
<span id="L443"><span class="lineNum">     443</span>              :     .data_in             (hdu_rst_n_status     ),</span>
<span id="L444"><span class="lineNum">     444</span>              :     .data_out            (hdu_rst_n_status_sync)</span>
<span id="L445"><span class="lineNum">     445</span>              : );</span>
<span id="L446"><span class="lineNum">     446</span>              : </span>
<span id="L447"><span class="lineNum">     447</span>              : // Hart Debug Unit Reset RDC Qualifiers:</span>
<span id="L448"><span class="lineNum">     448</span>              : //  - HDU-to-DebugModule RDC Qlfy</span>
<span id="L449"><span class="lineNum">     449</span>              : assign hdu2dm_rdc_qlfy_o = hdu_rst_n_qlfy;</span>
<span id="L450"><span class="lineNum">     450</span>              : </span>
<span id="L451"><span class="lineNum">     451</span>              : // Debug Module Reset: dm_rst_n_o</span>
<span id="L452"><span class="lineNum">     452</span>              : //------------------------------------------------------------------------------</span>
<span id="L453"><span class="lineNum">     453</span>              : </span>
<span id="L454"><span class="lineNum">     454</span>              : scr1_reset_buf_cell i_dm_rstn_buf_cell (</span>
<span id="L455"><span class="lineNum">     455</span>              :     .rst_n              (pwrup_rst_n_sync),</span>
<span id="L456"><span class="lineNum">     456</span>              :     .clk                (clk             ),</span>
<span id="L457"><span class="lineNum">     457</span>              :     .test_mode          (test_mode       ),</span>
<span id="L458"><span class="lineNum">     458</span>              :     .test_rst_n         (test_rst_n      ),</span>
<span id="L459"><span class="lineNum">     459</span>              :     .reset_n_in         (dm_rst_n_in     ),</span>
<span id="L460"><span class="lineNum">     460</span>              :     .reset_n_out        (dm_rst_n_o      ),</span>
<span id="L461"><span class="lineNum">     461</span>              :     .reset_n_status     (dm_rst_n_status )</span>
<span id="L462"><span class="lineNum">     462</span>              : );</span>
<span id="L463"><span class="lineNum">     463</span>              : </span>
<span id="L464"><span class="lineNum">     464</span>              : assign dm_rst_n_in  = ~scu_mode_ff.dm_rst_bhv | sys_reset_n;</span>
<span id="L465"><span class="lineNum">     465</span>              : </span>
<span id="L466"><span class="lineNum">     466</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L467"><span class="lineNum">     467</span>              : //--------------------------------------------------------------------</span>
<span id="L468"><span class="lineNum">     468</span>              : // Assertions</span>
<span id="L469"><span class="lineNum">     469</span>              : //--------------------------------------------------------------------</span>
<span id="L470"><span class="lineNum">     470</span>              : </span>
<span id="L471"><span class="lineNum">     471</span>              : `ifndef VERILATOR</span>
<span id="L472"><span class="lineNum">     472</span>              : // Preventing some assertions to be raised at 0 sim time or in the first cycle</span>
<span id="L473"><span class="lineNum">     473</span>              : initial begin</span>
<span id="L474"><span class="lineNum">     474</span>              : $assertoff(0, scr1_scu);</span>
<span id="L475"><span class="lineNum">     475</span>              : repeat (2) @(posedge clk) begin end</span>
<span id="L476"><span class="lineNum">     476</span>              : $asserton(0, scr1_scu);</span>
<span id="L477"><span class="lineNum">     477</span>              : end</span>
<span id="L478"><span class="lineNum">     478</span>              : `endif // VERILATOR</span>
<span id="L479"><span class="lineNum">     479</span>              : </span>
<span id="L480"><span class="lineNum">     480</span>              : // X checks</span>
<span id="L481"><span class="lineNum">     481</span>              : SCR1_SVA_SCU_RESETS_XCHECK : assert property (</span>
<span id="L482"><span class="lineNum">     482</span>              :     @(negedge clk)</span>
<span id="L483"><span class="lineNum">     483</span>              :     !$isunknown({pwrup_rst_n, rst_n, cpu_rst_n, ndm_rst_n_i, hart_rst_n_i})</span>
<span id="L484"><span class="lineNum">     484</span>              : ) else $error(&quot;SCU resets error: unknown values of input resets&quot;);</span>
<span id="L485"><span class="lineNum">     485</span>              : </span>
<span id="L486"><span class="lineNum">     486</span>              : // Qualifiers checks</span>
<span id="L487"><span class="lineNum">     487</span>              : SCR1_SVA_SCU_SYS2SOC_QLFY_CHECK : assert property (</span>
<span id="L488"><span class="lineNum">     488</span>              :     @(negedge clk) disable iff (~pwrup_rst_n)</span>
<span id="L489"><span class="lineNum">     489</span>              :     $fell(sys_rst_n_o) |-&gt; $fell($past(sys_rdc_qlfy_o))</span>
<span id="L490"><span class="lineNum">     490</span>              : ) else $error(&quot;SCU sys2soc qlfy error: qlfy wasn't raised prior to reset&quot;);</span>
<span id="L491"><span class="lineNum">     491</span>              : </span>
<span id="L492"><span class="lineNum">     492</span>              : SCR1_SVA_SCU_CORE2SOC_QLFY_CHECK : assert property (</span>
<span id="L493"><span class="lineNum">     493</span>              :     @(negedge clk) disable iff (~pwrup_rst_n)</span>
<span id="L494"><span class="lineNum">     494</span>              :     $fell(core_rst_n_o) |-&gt; $fell($past(core_rdc_qlfy_o))</span>
<span id="L495"><span class="lineNum">     495</span>              : ) else $error(&quot;SCU core2soc qlfy error: qlfy wasn't raised prior to reset&quot;);</span>
<span id="L496"><span class="lineNum">     496</span>              : </span>
<span id="L497"><span class="lineNum">     497</span>              : SCR1_SVA_SCU_CORE2HDU_QLFY_CHECK : assert property (</span>
<span id="L498"><span class="lineNum">     498</span>              :     @(negedge clk) disable iff (~pwrup_rst_n)</span>
<span id="L499"><span class="lineNum">     499</span>              :     $fell(core_rst_n_o) |-&gt; $fell($past(core2hdu_rdc_qlfy_o))</span>
<span id="L500"><span class="lineNum">     500</span>              : ) else $error(&quot;SCU core2hdu qlfy error: qlfy wasn't raised prior to reset&quot;);</span>
<span id="L501"><span class="lineNum">     501</span>              : </span>
<span id="L502"><span class="lineNum">     502</span>              : SCR1_SVA_SCU_CORE2DM_QLFY_CHECK : assert property (</span>
<span id="L503"><span class="lineNum">     503</span>              :     @(negedge clk) disable iff (~pwrup_rst_n)</span>
<span id="L504"><span class="lineNum">     504</span>              :     $fell(core_rst_n_o) |-&gt; $fell($past(core2dm_rdc_qlfy_o))</span>
<span id="L505"><span class="lineNum">     505</span>              : ) else $error(&quot;SCU core2dm qlfy error: qlfy wasn't raised prior to reset&quot;);</span>
<span id="L506"><span class="lineNum">     506</span>              : </span>
<span id="L507"><span class="lineNum">     507</span>              : SCR1_SVA_SCU_HDU2DM_QLFY_CHECK : assert property (</span>
<span id="L508"><span class="lineNum">     508</span>              :     @(negedge clk) disable iff (~pwrup_rst_n)</span>
<span id="L509"><span class="lineNum">     509</span>              :     $fell(hdu_rst_n_o) |-&gt; $fell($past(hdu2dm_rdc_qlfy_o))</span>
<span id="L510"><span class="lineNum">     510</span>              : ) else $error(&quot;SCU hdu2dm qlfy error: qlfy wasn't raised prior to reset&quot;);</span>
<span id="L511"><span class="lineNum">     511</span>              : </span>
<span id="L512"><span class="lineNum">     512</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L513"><span class="lineNum">     513</span>              : </span>
<span id="L514"><span class="lineNum">     514</span>              : endmodule : scr1_scu</span>
<span id="L515"><span class="lineNum">     515</span>              : `endif // SCR1_DBG_EN</span>
<span id="L516"><span class="lineNum">     516</span>              : </span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
