TEST_DCT_RAM.v,verilog,xil_defaultlib,../../../../DATN.gen/sources_1/ip/TEST_DCT_RAM/sim/TEST_DCT_RAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
