Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Sep 27 22:39:45 2020
| Host         : NoorWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab1_top_timing_summary_routed.rpt -pb lab1_top_timing_summary_routed.pb -rpx lab1_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (614)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (614)
--------------------------------
 There are 614 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.985        0.000                      0                 1050        0.027        0.000                      0                 1050        2.000        0.000                       0                   622  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 16.667}       33.333          30.000          
  clk_out2_clk_wiz_0_1  {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 16.667}       33.333          30.000          
  clk_out2_clk_wiz_0    {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       15.990        0.000                      0                 1008        0.158        0.000                      0                 1008       15.687        0.000                       0                   608  
  clk_out2_clk_wiz_0_1                                                                                                                                                    4.511        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         15.985        0.000                      0                 1008        0.158        0.000                      0                 1008       15.687        0.000                       0                   608  
  clk_out2_clk_wiz_0                                                                                                                                                      4.511        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       15.985        0.000                      0                 1008        0.027        0.000                      0                 1008  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         15.985        0.000                      0                 1008        0.027        0.000                      0                 1008  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         30.075        0.000                      0                   42        0.354        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         30.075        0.000                      0                   42        0.223        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       30.075        0.000                      0                   42        0.223        0.000                      0                   42  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       30.079        0.000                      0                   42        0.354        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.990ns  (required time - arrival time)
  Source:                 interface/password_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.147ns  (logic 6.309ns (36.795%)  route 10.838ns (63.205%))
  Logic Levels:           18  (CARRY4=7 LUT3=1 LUT4=5 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 31.938 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.056    -0.660    interface/clk_out1
    SLICE_X108Y101       FDRE                                         r  interface/password_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 r  interface/password_reg[27]/Q
                         net (fo=3, routed)           0.559     0.417    interface/password[27]
    SLICE_X107Y103       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.181 r  interface/mixed_a__0_carry_i_10__0/O[3]
                         net (fo=6, routed)           1.184     2.365    interface/out_3[0]
    SLICE_X105Y99        LUT3 (Prop_lut3_I2_O)        0.306     2.671 r  interface/mixed_a__0_carry_i_3__2/O
                         net (fo=2, routed)           0.556     3.227    interface/password_reg[42]_0[0]
    SLICE_X105Y100       LUT4 (Prop_lut4_I3_O)        0.124     3.351 r  interface/mixed_a__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     3.351    user_verifier/HASHPASS/HASH5/mixed_a__0_carry__0_i_1__2_0[1]
    SLICE_X105Y100       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.991 r  user_verifier/HASHPASS/HASH5/mixed_a__0_carry/O[3]
                         net (fo=10, routed)          1.066     5.057    interface/out_5[0]
    SLICE_X105Y99        LUT4 (Prop_lut4_I3_O)        0.334     5.391 r  interface/mixed_a__0_carry_i_3__0/O
                         net (fo=2, routed)           0.653     6.044    interface/password_reg[58]_0[0]
    SLICE_X104Y99        LUT5 (Prop_lut5_I4_O)        0.326     6.370 r  interface/mixed_a__0_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.370    user_verifier/HASHPASS/HASH7/S[1]
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.903 r  user_verifier/HASHPASS/HASH7/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.904    user_verifier/HASHPASS/HASH7/mixed_a__0_carry_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.219 r  user_verifier/HASHPASS/HASH7/mixed_a__0_carry__0/O[3]
                         net (fo=2, routed)           0.827     8.046    user_verifier/HASHPASS/HASH7/out_7[14]
    SLICE_X110Y100       LUT6 (Prop_lut6_I0_O)        0.307     8.353 f  user_verifier/HASHPASS/HASH7/out_carry_i_138/O
                         net (fo=4, routed)           0.824     9.177    user_verifier/HASHPASS/HASH4/out_carry_i_51
    SLICE_X109Y99        LUT4 (Prop_lut4_I3_O)        0.152     9.329 f  user_verifier/HASHPASS/HASH4/out_carry_i_88/O
                         net (fo=2, routed)           1.337    10.666    user_verifier/HASHPASS/HASH7/out_carry_i_20_0
    SLICE_X107Y95        LUT4 (Prop_lut4_I3_O)        0.362    11.028 f  user_verifier/HASHPASS/HASH7/out_carry_i_51/O
                         net (fo=2, routed)           0.873    11.901    user_verifier/HASHPASS/HASH7/out_carry_i_51_n_0
    SLICE_X107Y95        LUT4 (Prop_lut4_I0_O)        0.327    12.228 f  user_verifier/HASHPASS/HASH7/out_carry_i_20/O
                         net (fo=2, routed)           0.905    13.133    user_verifier/HASHPASS/HASH7/out_carry_i_20_n_0
    SLICE_X104Y94        LUT6 (Prop_lut6_I0_O)        0.124    13.257 r  user_verifier/HASHPASS/HASH7/out_carry_i_12/O
                         net (fo=1, routed)           1.026    14.284    user_verifier/HASHPASS/HASH7/out_carry_i_12_n_0
    SLICE_X103Y101       LUT6 (Prop_lut6_I4_O)        0.124    14.408 r  user_verifier/HASHPASS/HASH7/out_carry_i_2/O
                         net (fo=1, routed)           0.000    14.408    user_verifier/HASHPASS_n_25
    SLICE_X103Y101       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.806 r  user_verifier/out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.806    user_verifier/out_carry_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  user_verifier/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.920    user_verifier/out_carry__0_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.148 r  user_verifier/out_carry__1/CO[2]
                         net (fo=1, routed)           1.026    16.173    user_verifier/USERCAM/CO[0]
    SLICE_X104Y118       LUT6 (Prop_lut6_I0_O)        0.313    16.486 r  user_verifier/USERCAM/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    16.486    interface/valid
    SLICE_X104Y118       FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.773    31.938    interface/clk_out1
    SLICE_X104Y118       FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.522    
                         clock uncertainty           -0.127    32.395    
    SLICE_X104Y118       FDRE (Setup_fdre_C_D)        0.081    32.476    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.476    
                         arrival time                         -16.486    
  -------------------------------------------------------------------
                         slack                                 15.990    

Slack (MET) :             19.355ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.746ns  (logic 2.222ns (16.165%)  route 11.524ns (83.835%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.187    13.073    U3/inst/srldly_0/data_i[3]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.428    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         32.428    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                 19.355    

Slack (MET) :             19.358ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.739ns  (logic 2.222ns (16.173%)  route 11.517ns (83.827%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.180    13.066    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    32.423    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         32.423    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 19.358    

Slack (MET) :             19.526ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.565ns  (logic 2.222ns (16.380%)  route 11.343ns (83.620%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.006    12.892    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y125       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X112Y125       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.127    32.465    
    SLICE_X112Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.418    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         32.418    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                 19.526    

Slack (MET) :             19.553ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.746ns  (logic 2.222ns (16.165%)  route 11.524ns (83.835%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.187    13.073    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    32.626    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         32.626    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                 19.553    

Slack (MET) :             19.847ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.274ns  (logic 2.222ns (16.739%)  route 11.052ns (83.261%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.625    11.341    interface/y_dff/TMDS_Clk_p_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.124    11.465 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           1.136    12.601    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.448    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.448    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                 19.847    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.225ns  (logic 2.222ns (16.801%)  route 11.003ns (83.199%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.605    11.321    interface/x_dff/q_reg[1]_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I2_O)        0.124    11.445 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           1.107    12.552    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.428    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.428    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.909ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.270ns  (logic 3.002ns (22.622%)  route 10.268ns (77.378%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.796     7.452    interface/y_dff/U3_i_23_0[1]
    SLICE_X94Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.576 r  interface/y_dff/g5_b4__1/O
                         net (fo=2, routed)           0.692     8.268    interface/y_dff/g5_b4__1_n_0
    SLICE_X94Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  interface/y_dff/U3_i_107/O
                         net (fo=1, routed)           0.498     8.890    interface/y_dff/U3_i_107_n_0
    SLICE_X95Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  interface/y_dff/U3_i_50/O
                         net (fo=1, routed)           0.451     9.465    interface/y_dff/rom_data__0[4]
    SLICE_X98Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.589 r  interface/y_dff/U3_i_22/O
                         net (fo=3, routed)           0.824    10.413    interface/y_dff/U3_i_22_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.537 r  interface/y_dff/U3_i_8/O
                         net (fo=1, routed)           0.725    11.263    interface/y_dff/U3_i_8_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I0_O)        0.124    11.387 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           1.141    12.528    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.437    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         32.437    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                 19.909    

Slack (MET) :             19.911ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 3.002ns (22.606%)  route 10.277ns (77.394%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.796     7.452    interface/y_dff/U3_i_23_0[1]
    SLICE_X94Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.576 r  interface/y_dff/g5_b4__1/O
                         net (fo=2, routed)           0.692     8.268    interface/y_dff/g5_b4__1_n_0
    SLICE_X94Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  interface/y_dff/U3_i_107/O
                         net (fo=1, routed)           0.498     8.890    interface/y_dff/U3_i_107_n_0
    SLICE_X95Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  interface/y_dff/U3_i_50/O
                         net (fo=1, routed)           0.451     9.465    interface/y_dff/rom_data__0[4]
    SLICE_X98Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.589 r  interface/y_dff/U3_i_22/O
                         net (fo=3, routed)           0.824    10.413    interface/y_dff/U3_i_22_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.537 r  interface/y_dff/U3_i_8/O
                         net (fo=1, routed)           0.725    11.263    interface/y_dff/U3_i_8_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I0_O)        0.124    11.387 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           1.150    12.537    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.448    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         32.448    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                 19.911    

Slack (MET) :             19.929ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.262ns  (logic 2.878ns (21.701%)  route 10.384ns (78.299%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT6=7)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.684     7.340    interface/y_dff/U3_i_23_0[1]
    SLICE_X93Y122        LUT6 (Prop_lut6_I4_O)        0.124     7.464 r  interface/y_dff/g2_b3__1/O
                         net (fo=1, routed)           0.665     8.129    interface/y_dff/g2_b3__1_n_0
    SLICE_X93Y122        LUT6 (Prop_lut6_I1_O)        0.124     8.253 r  interface/y_dff/U3_i_66/O
                         net (fo=1, routed)           0.787     9.041    interface/y_dff/U3_i_66_n_0
    SLICE_X97Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.165 r  interface/y_dff/U3_i_26/O
                         net (fo=4, routed)           0.997    10.162    interface/y_dff/U3_i_26_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.286 r  interface/y_dff/U3_i_13/O
                         net (fo=2, routed)           0.963    11.249    interface/y_dff/U3_i_13_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  interface/y_dff/U3_i_3/O
                         net (fo=4, routed)           1.147    12.520    U3/inst/srldly_0/data_i[18]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.449    U3/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         32.449    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                 19.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 interface/vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.518%)  route 0.162ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.705    -0.526    interface/vga_control/clk_out1
    SLICE_X107Y123       FDRE                                         r  interface/vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  interface/vga_control/VS_reg/Q
                         net (fo=1, routed)           0.162    -0.223    U3/inst/srldly_0/data_i[1]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.271    -0.490    
    SLICE_X112Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.381    U3/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X103Y111       FDRE                                         r  interface/usr_box/value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[24]/Q
                         net (fo=4, routed)           0.115    -0.287    interface/username_tmp[24]
    SLICE_X102Y111       FDRE                                         r  interface/username_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/clk_out1
    SLICE_X102Y111       FDRE                                         r  interface/username_reg[24]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X102Y111       FDRE (Hold_fdre_C_D)         0.085    -0.445    interface/username_reg[24]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.831%)  route 0.120ns (39.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[5]/Q
                         net (fo=5, routed)           0.120    -0.262    U3/inst/encg/p_0_in1_in
    SLICE_X112Y129       LUT5 (Prop_lut5_I4_O)        0.045    -0.217 r  U3/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.217    U3/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.121    -0.387    U3/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.354%)  route 0.122ns (39.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.260    U3/inst/encg/p_0_in5_in
    SLICE_X112Y128       LUT6 (Prop_lut6_I4_O)        0.045    -0.215 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    U3/inst/encg/q_m_1
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encg/pix_clk
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.121    -0.388    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.284    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X110Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.239 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.239    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X110Y122       FDCE (Hold_fdce_C_D)         0.092    -0.418    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.271%)  route 0.103ns (35.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.103    -0.279    U3/inst/encr/q_m_reg_reg_n_0_[4]
    SLICE_X110Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.234 r  U3/inst/encr/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    U3/inst/encr/dout[4]_i_1__1_n_0
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X110Y122       FDCE (Hold_fdce_C_D)         0.092    -0.418    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.467%)  route 0.150ns (51.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.718    -0.513    interface/pass_box/clk_out1
    SLICE_X110Y104       FDRE                                         r  interface/pass_box/value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  interface/pass_box/value_reg[28]/Q
                         net (fo=4, routed)           0.150    -0.222    interface/password_tmp[28]
    SLICE_X109Y104       FDRE                                         r  interface/password_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X109Y104       FDRE                                         r  interface/password_reg[28]/C
                         clock pessimism              0.271    -0.478    
    SLICE_X109Y104       FDRE (Hold_fdre_C_D)         0.066    -0.412    interface/password_reg[28]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 interface/bpu3/sync/ff2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/bpu3/sync/ff3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/bpu3/sync/ff2/clk_out1
    SLICE_X96Y107        FDRE                                         r  interface/bpu3/sync/ff2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/bpu3/sync/ff2/q_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.263    interface/bpu3/sync/ff3/q_reg[0]_0
    SLICE_X97Y107        FDRE                                         r  interface/bpu3/sync/ff3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/bpu3/sync/ff3/clk_out1
    SLICE_X97Y107        FDRE                                         r  interface/bpu3/sync/ff3/q_reg[0]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.070    -0.460    interface/bpu3/sync/ff3/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.267%)  route 0.157ns (52.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X101Y110       FDRE                                         r  interface/usr_box/value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[23]/Q
                         net (fo=4, routed)           0.157    -0.245    interface/username_tmp[23]
    SLICE_X100Y111       FDRE                                         r  interface/username_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/clk_out1
    SLICE_X100Y111       FDRE                                         r  interface/username_reg[23]/C
                         clock pessimism              0.251    -0.527    
    SLICE_X100Y111       FDRE (Hold_fdre_C_D)         0.085    -0.442    interface/username_reg[23]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X105Y110       FDRE                                         r  interface/usr_box/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[9]/Q
                         net (fo=4, routed)           0.134    -0.268    interface/username_tmp[9]
    SLICE_X104Y110       FDRE                                         r  interface/username_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.963    -0.777    interface/clk_out1
    SLICE_X104Y110       FDRE                                         r  interface/username_reg[9]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X104Y110       FDRE (Hold_fdre_C_D)         0.064    -0.466    interface/username_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[28].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[29].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[30].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17   U2/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.985ns  (required time - arrival time)
  Source:                 interface/password_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.147ns  (logic 6.309ns (36.795%)  route 10.838ns (63.205%))
  Logic Levels:           18  (CARRY4=7 LUT3=1 LUT4=5 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 31.938 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.056    -0.660    interface/clk_out1
    SLICE_X108Y101       FDRE                                         r  interface/password_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 r  interface/password_reg[27]/Q
                         net (fo=3, routed)           0.559     0.417    interface/password[27]
    SLICE_X107Y103       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.181 r  interface/mixed_a__0_carry_i_10__0/O[3]
                         net (fo=6, routed)           1.184     2.365    interface/out_3[0]
    SLICE_X105Y99        LUT3 (Prop_lut3_I2_O)        0.306     2.671 r  interface/mixed_a__0_carry_i_3__2/O
                         net (fo=2, routed)           0.556     3.227    interface/password_reg[42]_0[0]
    SLICE_X105Y100       LUT4 (Prop_lut4_I3_O)        0.124     3.351 r  interface/mixed_a__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     3.351    user_verifier/HASHPASS/HASH5/mixed_a__0_carry__0_i_1__2_0[1]
    SLICE_X105Y100       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.991 r  user_verifier/HASHPASS/HASH5/mixed_a__0_carry/O[3]
                         net (fo=10, routed)          1.066     5.057    interface/out_5[0]
    SLICE_X105Y99        LUT4 (Prop_lut4_I3_O)        0.334     5.391 r  interface/mixed_a__0_carry_i_3__0/O
                         net (fo=2, routed)           0.653     6.044    interface/password_reg[58]_0[0]
    SLICE_X104Y99        LUT5 (Prop_lut5_I4_O)        0.326     6.370 r  interface/mixed_a__0_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.370    user_verifier/HASHPASS/HASH7/S[1]
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.903 r  user_verifier/HASHPASS/HASH7/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.904    user_verifier/HASHPASS/HASH7/mixed_a__0_carry_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.219 r  user_verifier/HASHPASS/HASH7/mixed_a__0_carry__0/O[3]
                         net (fo=2, routed)           0.827     8.046    user_verifier/HASHPASS/HASH7/out_7[14]
    SLICE_X110Y100       LUT6 (Prop_lut6_I0_O)        0.307     8.353 f  user_verifier/HASHPASS/HASH7/out_carry_i_138/O
                         net (fo=4, routed)           0.824     9.177    user_verifier/HASHPASS/HASH4/out_carry_i_51
    SLICE_X109Y99        LUT4 (Prop_lut4_I3_O)        0.152     9.329 f  user_verifier/HASHPASS/HASH4/out_carry_i_88/O
                         net (fo=2, routed)           1.337    10.666    user_verifier/HASHPASS/HASH7/out_carry_i_20_0
    SLICE_X107Y95        LUT4 (Prop_lut4_I3_O)        0.362    11.028 f  user_verifier/HASHPASS/HASH7/out_carry_i_51/O
                         net (fo=2, routed)           0.873    11.901    user_verifier/HASHPASS/HASH7/out_carry_i_51_n_0
    SLICE_X107Y95        LUT4 (Prop_lut4_I0_O)        0.327    12.228 f  user_verifier/HASHPASS/HASH7/out_carry_i_20/O
                         net (fo=2, routed)           0.905    13.133    user_verifier/HASHPASS/HASH7/out_carry_i_20_n_0
    SLICE_X104Y94        LUT6 (Prop_lut6_I0_O)        0.124    13.257 r  user_verifier/HASHPASS/HASH7/out_carry_i_12/O
                         net (fo=1, routed)           1.026    14.284    user_verifier/HASHPASS/HASH7/out_carry_i_12_n_0
    SLICE_X103Y101       LUT6 (Prop_lut6_I4_O)        0.124    14.408 r  user_verifier/HASHPASS/HASH7/out_carry_i_2/O
                         net (fo=1, routed)           0.000    14.408    user_verifier/HASHPASS_n_25
    SLICE_X103Y101       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.806 r  user_verifier/out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.806    user_verifier/out_carry_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  user_verifier/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.920    user_verifier/out_carry__0_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.148 r  user_verifier/out_carry__1/CO[2]
                         net (fo=1, routed)           1.026    16.173    user_verifier/USERCAM/CO[0]
    SLICE_X104Y118       LUT6 (Prop_lut6_I0_O)        0.313    16.486 r  user_verifier/USERCAM/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    16.486    interface/valid
    SLICE_X104Y118       FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.773    31.938    interface/clk_out1
    SLICE_X104Y118       FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.522    
                         clock uncertainty           -0.131    32.391    
    SLICE_X104Y118       FDRE (Setup_fdre_C_D)        0.081    32.472    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.472    
                         arrival time                         -16.486    
  -------------------------------------------------------------------
                         slack                                 15.985    

Slack (MET) :             19.351ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.746ns  (logic 2.222ns (16.165%)  route 11.524ns (83.835%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.187    13.073    U3/inst/srldly_0/data_i[3]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.424    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         32.424    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                 19.351    

Slack (MET) :             19.353ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.739ns  (logic 2.222ns (16.173%)  route 11.517ns (83.827%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.180    13.066    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    32.419    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         32.419    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 19.353    

Slack (MET) :             19.522ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.565ns  (logic 2.222ns (16.380%)  route 11.343ns (83.620%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.006    12.892    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y125       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X112Y125       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X112Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.414    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         32.414    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                 19.522    

Slack (MET) :             19.549ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.746ns  (logic 2.222ns (16.165%)  route 11.524ns (83.835%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.187    13.073    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    32.622    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         32.622    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                 19.549    

Slack (MET) :             19.843ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.274ns  (logic 2.222ns (16.739%)  route 11.052ns (83.261%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.625    11.341    interface/y_dff/TMDS_Clk_p_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.124    11.465 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           1.136    12.601    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.444    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.444    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                 19.843    

Slack (MET) :             19.872ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.225ns  (logic 2.222ns (16.801%)  route 11.003ns (83.199%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.605    11.321    interface/x_dff/q_reg[1]_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I2_O)        0.124    11.445 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           1.107    12.552    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.424    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.424    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                 19.872    

Slack (MET) :             19.904ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.270ns  (logic 3.002ns (22.622%)  route 10.268ns (77.378%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.796     7.452    interface/y_dff/U3_i_23_0[1]
    SLICE_X94Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.576 r  interface/y_dff/g5_b4__1/O
                         net (fo=2, routed)           0.692     8.268    interface/y_dff/g5_b4__1_n_0
    SLICE_X94Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  interface/y_dff/U3_i_107/O
                         net (fo=1, routed)           0.498     8.890    interface/y_dff/U3_i_107_n_0
    SLICE_X95Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  interface/y_dff/U3_i_50/O
                         net (fo=1, routed)           0.451     9.465    interface/y_dff/rom_data__0[4]
    SLICE_X98Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.589 r  interface/y_dff/U3_i_22/O
                         net (fo=3, routed)           0.824    10.413    interface/y_dff/U3_i_22_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.537 r  interface/y_dff/U3_i_8/O
                         net (fo=1, routed)           0.725    11.263    interface/y_dff/U3_i_8_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I0_O)        0.124    11.387 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           1.141    12.528    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.433    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         32.433    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                 19.904    

Slack (MET) :             19.906ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 3.002ns (22.606%)  route 10.277ns (77.394%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.796     7.452    interface/y_dff/U3_i_23_0[1]
    SLICE_X94Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.576 r  interface/y_dff/g5_b4__1/O
                         net (fo=2, routed)           0.692     8.268    interface/y_dff/g5_b4__1_n_0
    SLICE_X94Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  interface/y_dff/U3_i_107/O
                         net (fo=1, routed)           0.498     8.890    interface/y_dff/U3_i_107_n_0
    SLICE_X95Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  interface/y_dff/U3_i_50/O
                         net (fo=1, routed)           0.451     9.465    interface/y_dff/rom_data__0[4]
    SLICE_X98Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.589 r  interface/y_dff/U3_i_22/O
                         net (fo=3, routed)           0.824    10.413    interface/y_dff/U3_i_22_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.537 r  interface/y_dff/U3_i_8/O
                         net (fo=1, routed)           0.725    11.263    interface/y_dff/U3_i_8_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I0_O)        0.124    11.387 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           1.150    12.537    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.444    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         32.444    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                 19.906    

Slack (MET) :             19.925ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.262ns  (logic 2.878ns (21.701%)  route 10.384ns (78.299%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT6=7)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.684     7.340    interface/y_dff/U3_i_23_0[1]
    SLICE_X93Y122        LUT6 (Prop_lut6_I4_O)        0.124     7.464 r  interface/y_dff/g2_b3__1/O
                         net (fo=1, routed)           0.665     8.129    interface/y_dff/g2_b3__1_n_0
    SLICE_X93Y122        LUT6 (Prop_lut6_I1_O)        0.124     8.253 r  interface/y_dff/U3_i_66/O
                         net (fo=1, routed)           0.787     9.041    interface/y_dff/U3_i_66_n_0
    SLICE_X97Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.165 r  interface/y_dff/U3_i_26/O
                         net (fo=4, routed)           0.997    10.162    interface/y_dff/U3_i_26_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.286 r  interface/y_dff/U3_i_13/O
                         net (fo=2, routed)           0.963    11.249    interface/y_dff/U3_i_13_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  interface/y_dff/U3_i_3/O
                         net (fo=4, routed)           1.147    12.520    U3/inst/srldly_0/data_i[18]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.445    U3/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         32.445    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                 19.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 interface/vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.518%)  route 0.162ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.705    -0.526    interface/vga_control/clk_out1
    SLICE_X107Y123       FDRE                                         r  interface/vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  interface/vga_control/VS_reg/Q
                         net (fo=1, routed)           0.162    -0.223    U3/inst/srldly_0/data_i[1]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.271    -0.490    
    SLICE_X112Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.381    U3/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X103Y111       FDRE                                         r  interface/usr_box/value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[24]/Q
                         net (fo=4, routed)           0.115    -0.287    interface/username_tmp[24]
    SLICE_X102Y111       FDRE                                         r  interface/username_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/clk_out1
    SLICE_X102Y111       FDRE                                         r  interface/username_reg[24]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X102Y111       FDRE (Hold_fdre_C_D)         0.085    -0.445    interface/username_reg[24]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.831%)  route 0.120ns (39.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[5]/Q
                         net (fo=5, routed)           0.120    -0.262    U3/inst/encg/p_0_in1_in
    SLICE_X112Y129       LUT5 (Prop_lut5_I4_O)        0.045    -0.217 r  U3/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.217    U3/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.121    -0.387    U3/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.354%)  route 0.122ns (39.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.260    U3/inst/encg/p_0_in5_in
    SLICE_X112Y128       LUT6 (Prop_lut6_I4_O)        0.045    -0.215 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    U3/inst/encg/q_m_1
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encg/pix_clk
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.121    -0.388    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.284    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X110Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.239 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.239    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X110Y122       FDCE (Hold_fdce_C_D)         0.092    -0.418    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.271%)  route 0.103ns (35.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.103    -0.279    U3/inst/encr/q_m_reg_reg_n_0_[4]
    SLICE_X110Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.234 r  U3/inst/encr/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    U3/inst/encr/dout[4]_i_1__1_n_0
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X110Y122       FDCE (Hold_fdce_C_D)         0.092    -0.418    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.467%)  route 0.150ns (51.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.718    -0.513    interface/pass_box/clk_out1
    SLICE_X110Y104       FDRE                                         r  interface/pass_box/value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  interface/pass_box/value_reg[28]/Q
                         net (fo=4, routed)           0.150    -0.222    interface/password_tmp[28]
    SLICE_X109Y104       FDRE                                         r  interface/password_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X109Y104       FDRE                                         r  interface/password_reg[28]/C
                         clock pessimism              0.271    -0.478    
    SLICE_X109Y104       FDRE (Hold_fdre_C_D)         0.066    -0.412    interface/password_reg[28]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 interface/bpu3/sync/ff2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/bpu3/sync/ff3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/bpu3/sync/ff2/clk_out1
    SLICE_X96Y107        FDRE                                         r  interface/bpu3/sync/ff2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/bpu3/sync/ff2/q_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.263    interface/bpu3/sync/ff3/q_reg[0]_0
    SLICE_X97Y107        FDRE                                         r  interface/bpu3/sync/ff3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/bpu3/sync/ff3/clk_out1
    SLICE_X97Y107        FDRE                                         r  interface/bpu3/sync/ff3/q_reg[0]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.070    -0.460    interface/bpu3/sync/ff3/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.267%)  route 0.157ns (52.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X101Y110       FDRE                                         r  interface/usr_box/value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[23]/Q
                         net (fo=4, routed)           0.157    -0.245    interface/username_tmp[23]
    SLICE_X100Y111       FDRE                                         r  interface/username_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/clk_out1
    SLICE_X100Y111       FDRE                                         r  interface/username_reg[23]/C
                         clock pessimism              0.251    -0.527    
    SLICE_X100Y111       FDRE (Hold_fdre_C_D)         0.085    -0.442    interface/username_reg[23]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X105Y110       FDRE                                         r  interface/usr_box/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[9]/Q
                         net (fo=4, routed)           0.134    -0.268    interface/username_tmp[9]
    SLICE_X104Y110       FDRE                                         r  interface/username_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.963    -0.777    interface/clk_out1
    SLICE_X104Y110       FDRE                                         r  interface/username_reg[9]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X104Y110       FDRE (Hold_fdre_C_D)         0.064    -0.466    interface/username_reg[9]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   U2/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[27].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y125   U3/inst/srldly_0/srl[28].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[29].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y128   U3/inst/srldly_0/srl[30].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X112Y123   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17   U2/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.985ns  (required time - arrival time)
  Source:                 interface/password_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.147ns  (logic 6.309ns (36.795%)  route 10.838ns (63.205%))
  Logic Levels:           18  (CARRY4=7 LUT3=1 LUT4=5 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 31.938 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.056    -0.660    interface/clk_out1
    SLICE_X108Y101       FDRE                                         r  interface/password_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 r  interface/password_reg[27]/Q
                         net (fo=3, routed)           0.559     0.417    interface/password[27]
    SLICE_X107Y103       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.181 r  interface/mixed_a__0_carry_i_10__0/O[3]
                         net (fo=6, routed)           1.184     2.365    interface/out_3[0]
    SLICE_X105Y99        LUT3 (Prop_lut3_I2_O)        0.306     2.671 r  interface/mixed_a__0_carry_i_3__2/O
                         net (fo=2, routed)           0.556     3.227    interface/password_reg[42]_0[0]
    SLICE_X105Y100       LUT4 (Prop_lut4_I3_O)        0.124     3.351 r  interface/mixed_a__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     3.351    user_verifier/HASHPASS/HASH5/mixed_a__0_carry__0_i_1__2_0[1]
    SLICE_X105Y100       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.991 r  user_verifier/HASHPASS/HASH5/mixed_a__0_carry/O[3]
                         net (fo=10, routed)          1.066     5.057    interface/out_5[0]
    SLICE_X105Y99        LUT4 (Prop_lut4_I3_O)        0.334     5.391 r  interface/mixed_a__0_carry_i_3__0/O
                         net (fo=2, routed)           0.653     6.044    interface/password_reg[58]_0[0]
    SLICE_X104Y99        LUT5 (Prop_lut5_I4_O)        0.326     6.370 r  interface/mixed_a__0_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.370    user_verifier/HASHPASS/HASH7/S[1]
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.903 r  user_verifier/HASHPASS/HASH7/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.904    user_verifier/HASHPASS/HASH7/mixed_a__0_carry_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.219 r  user_verifier/HASHPASS/HASH7/mixed_a__0_carry__0/O[3]
                         net (fo=2, routed)           0.827     8.046    user_verifier/HASHPASS/HASH7/out_7[14]
    SLICE_X110Y100       LUT6 (Prop_lut6_I0_O)        0.307     8.353 f  user_verifier/HASHPASS/HASH7/out_carry_i_138/O
                         net (fo=4, routed)           0.824     9.177    user_verifier/HASHPASS/HASH4/out_carry_i_51
    SLICE_X109Y99        LUT4 (Prop_lut4_I3_O)        0.152     9.329 f  user_verifier/HASHPASS/HASH4/out_carry_i_88/O
                         net (fo=2, routed)           1.337    10.666    user_verifier/HASHPASS/HASH7/out_carry_i_20_0
    SLICE_X107Y95        LUT4 (Prop_lut4_I3_O)        0.362    11.028 f  user_verifier/HASHPASS/HASH7/out_carry_i_51/O
                         net (fo=2, routed)           0.873    11.901    user_verifier/HASHPASS/HASH7/out_carry_i_51_n_0
    SLICE_X107Y95        LUT4 (Prop_lut4_I0_O)        0.327    12.228 f  user_verifier/HASHPASS/HASH7/out_carry_i_20/O
                         net (fo=2, routed)           0.905    13.133    user_verifier/HASHPASS/HASH7/out_carry_i_20_n_0
    SLICE_X104Y94        LUT6 (Prop_lut6_I0_O)        0.124    13.257 r  user_verifier/HASHPASS/HASH7/out_carry_i_12/O
                         net (fo=1, routed)           1.026    14.284    user_verifier/HASHPASS/HASH7/out_carry_i_12_n_0
    SLICE_X103Y101       LUT6 (Prop_lut6_I4_O)        0.124    14.408 r  user_verifier/HASHPASS/HASH7/out_carry_i_2/O
                         net (fo=1, routed)           0.000    14.408    user_verifier/HASHPASS_n_25
    SLICE_X103Y101       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.806 r  user_verifier/out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.806    user_verifier/out_carry_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  user_verifier/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.920    user_verifier/out_carry__0_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.148 r  user_verifier/out_carry__1/CO[2]
                         net (fo=1, routed)           1.026    16.173    user_verifier/USERCAM/CO[0]
    SLICE_X104Y118       LUT6 (Prop_lut6_I0_O)        0.313    16.486 r  user_verifier/USERCAM/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    16.486    interface/valid
    SLICE_X104Y118       FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.773    31.938    interface/clk_out1
    SLICE_X104Y118       FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.522    
                         clock uncertainty           -0.131    32.391    
    SLICE_X104Y118       FDRE (Setup_fdre_C_D)        0.081    32.472    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.472    
                         arrival time                         -16.486    
  -------------------------------------------------------------------
                         slack                                 15.985    

Slack (MET) :             19.351ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.746ns  (logic 2.222ns (16.165%)  route 11.524ns (83.835%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.187    13.073    U3/inst/srldly_0/data_i[3]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.424    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         32.424    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                 19.351    

Slack (MET) :             19.353ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.739ns  (logic 2.222ns (16.173%)  route 11.517ns (83.827%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.180    13.066    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    32.419    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         32.419    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 19.353    

Slack (MET) :             19.522ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.565ns  (logic 2.222ns (16.380%)  route 11.343ns (83.620%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.006    12.892    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y125       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X112Y125       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X112Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.414    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         32.414    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                 19.522    

Slack (MET) :             19.549ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.746ns  (logic 2.222ns (16.165%)  route 11.524ns (83.835%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.187    13.073    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    32.622    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         32.622    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                 19.549    

Slack (MET) :             19.843ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.274ns  (logic 2.222ns (16.739%)  route 11.052ns (83.261%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.625    11.341    interface/y_dff/TMDS_Clk_p_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.124    11.465 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           1.136    12.601    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.444    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.444    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                 19.843    

Slack (MET) :             19.872ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.225ns  (logic 2.222ns (16.801%)  route 11.003ns (83.199%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.605    11.321    interface/x_dff/q_reg[1]_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I2_O)        0.124    11.445 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           1.107    12.552    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.424    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.424    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                 19.872    

Slack (MET) :             19.904ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.270ns  (logic 3.002ns (22.622%)  route 10.268ns (77.378%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.796     7.452    interface/y_dff/U3_i_23_0[1]
    SLICE_X94Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.576 r  interface/y_dff/g5_b4__1/O
                         net (fo=2, routed)           0.692     8.268    interface/y_dff/g5_b4__1_n_0
    SLICE_X94Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  interface/y_dff/U3_i_107/O
                         net (fo=1, routed)           0.498     8.890    interface/y_dff/U3_i_107_n_0
    SLICE_X95Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  interface/y_dff/U3_i_50/O
                         net (fo=1, routed)           0.451     9.465    interface/y_dff/rom_data__0[4]
    SLICE_X98Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.589 r  interface/y_dff/U3_i_22/O
                         net (fo=3, routed)           0.824    10.413    interface/y_dff/U3_i_22_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.537 r  interface/y_dff/U3_i_8/O
                         net (fo=1, routed)           0.725    11.263    interface/y_dff/U3_i_8_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I0_O)        0.124    11.387 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           1.141    12.528    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.433    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         32.433    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                 19.904    

Slack (MET) :             19.906ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 3.002ns (22.606%)  route 10.277ns (77.394%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.796     7.452    interface/y_dff/U3_i_23_0[1]
    SLICE_X94Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.576 r  interface/y_dff/g5_b4__1/O
                         net (fo=2, routed)           0.692     8.268    interface/y_dff/g5_b4__1_n_0
    SLICE_X94Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  interface/y_dff/U3_i_107/O
                         net (fo=1, routed)           0.498     8.890    interface/y_dff/U3_i_107_n_0
    SLICE_X95Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  interface/y_dff/U3_i_50/O
                         net (fo=1, routed)           0.451     9.465    interface/y_dff/rom_data__0[4]
    SLICE_X98Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.589 r  interface/y_dff/U3_i_22/O
                         net (fo=3, routed)           0.824    10.413    interface/y_dff/U3_i_22_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.537 r  interface/y_dff/U3_i_8/O
                         net (fo=1, routed)           0.725    11.263    interface/y_dff/U3_i_8_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I0_O)        0.124    11.387 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           1.150    12.537    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.444    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         32.444    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                 19.906    

Slack (MET) :             19.925ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.262ns  (logic 2.878ns (21.701%)  route 10.384ns (78.299%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT6=7)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.684     7.340    interface/y_dff/U3_i_23_0[1]
    SLICE_X93Y122        LUT6 (Prop_lut6_I4_O)        0.124     7.464 r  interface/y_dff/g2_b3__1/O
                         net (fo=1, routed)           0.665     8.129    interface/y_dff/g2_b3__1_n_0
    SLICE_X93Y122        LUT6 (Prop_lut6_I1_O)        0.124     8.253 r  interface/y_dff/U3_i_66/O
                         net (fo=1, routed)           0.787     9.041    interface/y_dff/U3_i_66_n_0
    SLICE_X97Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.165 r  interface/y_dff/U3_i_26/O
                         net (fo=4, routed)           0.997    10.162    interface/y_dff/U3_i_26_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.286 r  interface/y_dff/U3_i_13/O
                         net (fo=2, routed)           0.963    11.249    interface/y_dff/U3_i_13_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  interface/y_dff/U3_i_3/O
                         net (fo=4, routed)           1.147    12.520    U3/inst/srldly_0/data_i[18]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.445    U3/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         32.445    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                 19.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 interface/vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.518%)  route 0.162ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.705    -0.526    interface/vga_control/clk_out1
    SLICE_X107Y123       FDRE                                         r  interface/vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  interface/vga_control/VS_reg/Q
                         net (fo=1, routed)           0.162    -0.223    U3/inst/srldly_0/data_i[1]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.131    -0.359    
    SLICE_X112Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.250    U3/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X103Y111       FDRE                                         r  interface/usr_box/value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[24]/Q
                         net (fo=4, routed)           0.115    -0.287    interface/username_tmp[24]
    SLICE_X102Y111       FDRE                                         r  interface/username_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/clk_out1
    SLICE_X102Y111       FDRE                                         r  interface/username_reg[24]/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.131    -0.399    
    SLICE_X102Y111       FDRE (Hold_fdre_C_D)         0.085    -0.314    interface/username_reg[24]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.831%)  route 0.120ns (39.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[5]/Q
                         net (fo=5, routed)           0.120    -0.262    U3/inst/encg/p_0_in1_in
    SLICE_X112Y129       LUT5 (Prop_lut5_I4_O)        0.045    -0.217 r  U3/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.217    U3/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.131    -0.377    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.121    -0.256    U3/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.354%)  route 0.122ns (39.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.260    U3/inst/encg/p_0_in5_in
    SLICE_X112Y128       LUT6 (Prop_lut6_I4_O)        0.045    -0.215 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    U3/inst/encg/q_m_1
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encg/pix_clk
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.121    -0.257    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.284    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X110Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.239 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.239    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X110Y122       FDCE (Hold_fdce_C_D)         0.092    -0.287    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.271%)  route 0.103ns (35.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.103    -0.279    U3/inst/encr/q_m_reg_reg_n_0_[4]
    SLICE_X110Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.234 r  U3/inst/encr/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    U3/inst/encr/dout[4]_i_1__1_n_0
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X110Y122       FDCE (Hold_fdce_C_D)         0.092    -0.287    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.467%)  route 0.150ns (51.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.718    -0.513    interface/pass_box/clk_out1
    SLICE_X110Y104       FDRE                                         r  interface/pass_box/value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  interface/pass_box/value_reg[28]/Q
                         net (fo=4, routed)           0.150    -0.222    interface/password_tmp[28]
    SLICE_X109Y104       FDRE                                         r  interface/password_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X109Y104       FDRE                                         r  interface/password_reg[28]/C
                         clock pessimism              0.271    -0.478    
                         clock uncertainty            0.131    -0.347    
    SLICE_X109Y104       FDRE (Hold_fdre_C_D)         0.066    -0.281    interface/password_reg[28]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 interface/bpu3/sync/ff2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/bpu3/sync/ff3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/bpu3/sync/ff2/clk_out1
    SLICE_X96Y107        FDRE                                         r  interface/bpu3/sync/ff2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/bpu3/sync/ff2/q_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.263    interface/bpu3/sync/ff3/q_reg[0]_0
    SLICE_X97Y107        FDRE                                         r  interface/bpu3/sync/ff3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/bpu3/sync/ff3/clk_out1
    SLICE_X97Y107        FDRE                                         r  interface/bpu3/sync/ff3/q_reg[0]/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.131    -0.399    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.070    -0.329    interface/bpu3/sync/ff3/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.267%)  route 0.157ns (52.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X101Y110       FDRE                                         r  interface/usr_box/value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[23]/Q
                         net (fo=4, routed)           0.157    -0.245    interface/username_tmp[23]
    SLICE_X100Y111       FDRE                                         r  interface/username_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/clk_out1
    SLICE_X100Y111       FDRE                                         r  interface/username_reg[23]/C
                         clock pessimism              0.251    -0.527    
                         clock uncertainty            0.131    -0.396    
    SLICE_X100Y111       FDRE (Hold_fdre_C_D)         0.085    -0.311    interface/username_reg[23]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X105Y110       FDRE                                         r  interface/usr_box/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[9]/Q
                         net (fo=4, routed)           0.134    -0.268    interface/username_tmp[9]
    SLICE_X104Y110       FDRE                                         r  interface/username_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.963    -0.777    interface/clk_out1
    SLICE_X104Y110       FDRE                                         r  interface/username_reg[9]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.131    -0.399    
    SLICE_X104Y110       FDRE (Hold_fdre_C_D)         0.064    -0.335    interface/username_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.985ns  (required time - arrival time)
  Source:                 interface/password_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/valid_flopped_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.147ns  (logic 6.309ns (36.795%)  route 10.838ns (63.205%))
  Logic Levels:           18  (CARRY4=7 LUT3=1 LUT4=5 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 31.938 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.056    -0.660    interface/clk_out1
    SLICE_X108Y101       FDRE                                         r  interface/password_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y101       FDRE (Prop_fdre_C_Q)         0.518    -0.142 r  interface/password_reg[27]/Q
                         net (fo=3, routed)           0.559     0.417    interface/password[27]
    SLICE_X107Y103       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.181 r  interface/mixed_a__0_carry_i_10__0/O[3]
                         net (fo=6, routed)           1.184     2.365    interface/out_3[0]
    SLICE_X105Y99        LUT3 (Prop_lut3_I2_O)        0.306     2.671 r  interface/mixed_a__0_carry_i_3__2/O
                         net (fo=2, routed)           0.556     3.227    interface/password_reg[42]_0[0]
    SLICE_X105Y100       LUT4 (Prop_lut4_I3_O)        0.124     3.351 r  interface/mixed_a__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000     3.351    user_verifier/HASHPASS/HASH5/mixed_a__0_carry__0_i_1__2_0[1]
    SLICE_X105Y100       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.991 r  user_verifier/HASHPASS/HASH5/mixed_a__0_carry/O[3]
                         net (fo=10, routed)          1.066     5.057    interface/out_5[0]
    SLICE_X105Y99        LUT4 (Prop_lut4_I3_O)        0.334     5.391 r  interface/mixed_a__0_carry_i_3__0/O
                         net (fo=2, routed)           0.653     6.044    interface/password_reg[58]_0[0]
    SLICE_X104Y99        LUT5 (Prop_lut5_I4_O)        0.326     6.370 r  interface/mixed_a__0_carry_i_6__2/O
                         net (fo=1, routed)           0.000     6.370    user_verifier/HASHPASS/HASH7/S[1]
    SLICE_X104Y99        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.903 r  user_verifier/HASHPASS/HASH7/mixed_a__0_carry/CO[3]
                         net (fo=1, routed)           0.001     6.904    user_verifier/HASHPASS/HASH7/mixed_a__0_carry_n_0
    SLICE_X104Y100       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.219 r  user_verifier/HASHPASS/HASH7/mixed_a__0_carry__0/O[3]
                         net (fo=2, routed)           0.827     8.046    user_verifier/HASHPASS/HASH7/out_7[14]
    SLICE_X110Y100       LUT6 (Prop_lut6_I0_O)        0.307     8.353 f  user_verifier/HASHPASS/HASH7/out_carry_i_138/O
                         net (fo=4, routed)           0.824     9.177    user_verifier/HASHPASS/HASH4/out_carry_i_51
    SLICE_X109Y99        LUT4 (Prop_lut4_I3_O)        0.152     9.329 f  user_verifier/HASHPASS/HASH4/out_carry_i_88/O
                         net (fo=2, routed)           1.337    10.666    user_verifier/HASHPASS/HASH7/out_carry_i_20_0
    SLICE_X107Y95        LUT4 (Prop_lut4_I3_O)        0.362    11.028 f  user_verifier/HASHPASS/HASH7/out_carry_i_51/O
                         net (fo=2, routed)           0.873    11.901    user_verifier/HASHPASS/HASH7/out_carry_i_51_n_0
    SLICE_X107Y95        LUT4 (Prop_lut4_I0_O)        0.327    12.228 f  user_verifier/HASHPASS/HASH7/out_carry_i_20/O
                         net (fo=2, routed)           0.905    13.133    user_verifier/HASHPASS/HASH7/out_carry_i_20_n_0
    SLICE_X104Y94        LUT6 (Prop_lut6_I0_O)        0.124    13.257 r  user_verifier/HASHPASS/HASH7/out_carry_i_12/O
                         net (fo=1, routed)           1.026    14.284    user_verifier/HASHPASS/HASH7/out_carry_i_12_n_0
    SLICE_X103Y101       LUT6 (Prop_lut6_I4_O)        0.124    14.408 r  user_verifier/HASHPASS/HASH7/out_carry_i_2/O
                         net (fo=1, routed)           0.000    14.408    user_verifier/HASHPASS_n_25
    SLICE_X103Y101       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.806 r  user_verifier/out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.806    user_verifier/out_carry_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.920 r  user_verifier/out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.920    user_verifier/out_carry__0_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.148 r  user_verifier/out_carry__1/CO[2]
                         net (fo=1, routed)           1.026    16.173    user_verifier/USERCAM/CO[0]
    SLICE_X104Y118       LUT6 (Prop_lut6_I0_O)        0.313    16.486 r  user_verifier/USERCAM/valid_flopped_i_1/O
                         net (fo=1, routed)           0.000    16.486    interface/valid
    SLICE_X104Y118       FDRE                                         r  interface/valid_flopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.773    31.938    interface/clk_out1
    SLICE_X104Y118       FDRE                                         r  interface/valid_flopped_reg/C
                         clock pessimism              0.584    32.522    
                         clock uncertainty           -0.131    32.391    
    SLICE_X104Y118       FDRE (Setup_fdre_C_D)        0.081    32.472    interface/valid_flopped_reg
  -------------------------------------------------------------------
                         required time                         32.472    
                         arrival time                         -16.486    
  -------------------------------------------------------------------
                         slack                                 15.985    

Slack (MET) :             19.351ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.746ns  (logic 2.222ns (16.165%)  route 11.524ns (83.835%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.187    13.073    U3/inst/srldly_0/data_i[3]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.424    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         32.424    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                 19.351    

Slack (MET) :             19.353ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.739ns  (logic 2.222ns (16.173%)  route 11.517ns (83.827%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.180    13.066    U3/inst/srldly_0/data_i[4]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    32.419    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         32.419    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                 19.353    

Slack (MET) :             19.522ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.565ns  (logic 2.222ns (16.380%)  route 11.343ns (83.620%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.006    12.892    U3/inst/srldly_0/data_i[8]
    SLICE_X112Y125       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X112Y125       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.584    32.592    
                         clock uncertainty           -0.131    32.461    
    SLICE_X112Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    32.414    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         32.414    
                         arrival time                         -12.892    
  -------------------------------------------------------------------
                         slack                                 19.522    

Slack (MET) :             19.549ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.746ns  (logic 2.222ns (16.165%)  route 11.524ns (83.835%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           1.046    11.761    interface/x_dff/q_reg[1]_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.885 r  interface/x_dff/U3_i_2/O
                         net (fo=4, routed)           1.187    13.073    U3/inst/srldly_0/data_i[7]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    32.622    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         32.622    
                         arrival time                         -13.073    
  -------------------------------------------------------------------
                         slack                                 19.549    

Slack (MET) :             19.843ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.274ns  (logic 2.222ns (16.739%)  route 11.052ns (83.261%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.625    11.341    interface/y_dff/TMDS_Clk_p_0
    SLICE_X104Y121       LUT6 (Prop_lut6_I3_O)        0.124    11.465 r  interface/y_dff/U3_i_5/O
                         net (fo=4, routed)           1.136    12.601    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.444    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         32.444    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                 19.843    

Slack (MET) :             19.872ns  (required time - arrival time)
  Source:                 interface/x_dff/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.225ns  (logic 2.222ns (16.801%)  route 11.003ns (83.199%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.043    -0.673    interface/x_dff/clk_out1
    SLICE_X108Y119       FDRE                                         r  interface/x_dff/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.518    -0.155 f  interface/x_dff/q_reg[10]/Q
                         net (fo=28, routed)          2.150     1.995    interface/x_dff/q_reg_n_0_[10]
    SLICE_X105Y107       LUT4 (Prop_lut4_I3_O)        0.124     2.119 r  interface/x_dff/U3_i_12/O
                         net (fo=14, routed)          1.653     3.771    interface/x_dff/q_reg[7]_0
    SLICE_X100Y116       LUT6 (Prop_lut6_I2_O)        0.124     3.895 f  interface/x_dff/g0_b1_i_10/O
                         net (fo=4, routed)           1.128     5.023    interface/usr_box/g0_b1_i_1_0
    SLICE_X105Y118       LUT6 (Prop_lut6_I0_O)        0.124     5.147 r  interface/usr_box/g0_b1_i_5/O
                         net (fo=3, routed)           0.401     5.549    interface/usr_box/g0_b1_i_5_n_0
    SLICE_X105Y119       LUT2 (Prop_lut2_I1_O)        0.118     5.667 r  interface/usr_box/g0_b1_i_1/O
                         net (fo=56, routed)          2.088     7.755    interface/y_dff/sel[0]
    SLICE_X101Y125       LUT6 (Prop_lut6_I3_O)        0.326     8.081 r  interface/y_dff/g5_b4/O
                         net (fo=1, routed)           0.000     8.081    interface/y_dff/g5_b4_n_0
    SLICE_X101Y125       MUXF7 (Prop_muxf7_I1_O)      0.217     8.298 r  interface/y_dff/U3_i_158/O
                         net (fo=1, routed)           0.708     9.006    interface/y_dff/U3_i_158_n_0
    SLICE_X101Y124       LUT6 (Prop_lut6_I1_O)        0.299     9.305 r  interface/y_dff/U3_i_89/O
                         net (fo=1, routed)           0.572     9.877    interface/x_dff/rom_data[3]
    SLICE_X101Y122       LUT5 (Prop_lut5_I0_O)        0.124    10.001 r  interface/x_dff/U3_i_35/O
                         net (fo=1, routed)           0.591    10.592    interface/x_dff/U3_i_35_n_0
    SLICE_X102Y121       LUT5 (Prop_lut5_I2_O)        0.124    10.716 r  interface/x_dff/U3_i_11/O
                         net (fo=6, routed)           0.605    11.321    interface/x_dff/q_reg[1]_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I2_O)        0.124    11.445 r  interface/x_dff/U3_i_6/O
                         net (fo=4, routed)           1.107    12.552    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    32.424    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         32.424    
                         arrival time                         -12.552    
  -------------------------------------------------------------------
                         slack                                 19.872    

Slack (MET) :             19.904ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.270ns  (logic 3.002ns (22.622%)  route 10.268ns (77.378%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.796     7.452    interface/y_dff/U3_i_23_0[1]
    SLICE_X94Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.576 r  interface/y_dff/g5_b4__1/O
                         net (fo=2, routed)           0.692     8.268    interface/y_dff/g5_b4__1_n_0
    SLICE_X94Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  interface/y_dff/U3_i_107/O
                         net (fo=1, routed)           0.498     8.890    interface/y_dff/U3_i_107_n_0
    SLICE_X95Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  interface/y_dff/U3_i_50/O
                         net (fo=1, routed)           0.451     9.465    interface/y_dff/rom_data__0[4]
    SLICE_X98Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.589 r  interface/y_dff/U3_i_22/O
                         net (fo=3, routed)           0.824    10.413    interface/y_dff/U3_i_22_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.537 r  interface/y_dff/U3_i_8/O
                         net (fo=1, routed)           0.725    11.263    interface/y_dff/U3_i_8_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I0_O)        0.124    11.387 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           1.141    12.528    U3/inst/srldly_0/data_i[5]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    32.433    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         32.433    
                         arrival time                         -12.528    
  -------------------------------------------------------------------
                         slack                                 19.904    

Slack (MET) :             19.906ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.279ns  (logic 3.002ns (22.606%)  route 10.277ns (77.394%))
  Logic Levels:           15  (CARRY4=6 LUT3=1 LUT6=8)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.796     7.452    interface/y_dff/U3_i_23_0[1]
    SLICE_X94Y121        LUT6 (Prop_lut6_I4_O)        0.124     7.576 r  interface/y_dff/g5_b4__1/O
                         net (fo=2, routed)           0.692     8.268    interface/y_dff/g5_b4__1_n_0
    SLICE_X94Y121        LUT6 (Prop_lut6_I0_O)        0.124     8.392 r  interface/y_dff/U3_i_107/O
                         net (fo=1, routed)           0.498     8.890    interface/y_dff/U3_i_107_n_0
    SLICE_X95Y121        LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  interface/y_dff/U3_i_50/O
                         net (fo=1, routed)           0.451     9.465    interface/y_dff/rom_data__0[4]
    SLICE_X98Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.589 r  interface/y_dff/U3_i_22/O
                         net (fo=3, routed)           0.824    10.413    interface/y_dff/U3_i_22_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I1_O)        0.124    10.537 r  interface/y_dff/U3_i_8/O
                         net (fo=1, routed)           0.725    11.263    interface/y_dff/U3_i_8_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I0_O)        0.124    11.387 r  interface/y_dff/U3_i_1/O
                         net (fo=4, routed)           1.150    12.537    U3/inst/srldly_0/data_i[6]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X112Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    32.444    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         32.444    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                 19.906    

Slack (MET) :             19.925ns  (required time - arrival time)
  Source:                 interface/username_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.262ns  (logic 2.878ns (21.701%)  route 10.384ns (78.299%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT6=7)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.742ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.974    -0.742    interface/clk_out1
    SLICE_X104Y111       FDRE                                         r  interface/username_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y111       FDRE (Prop_fdre_C_Q)         0.518    -0.224 f  interface/username_reg[5]/Q
                         net (fo=10, routed)          2.245     2.021    interface/username[5]
    SLICE_X103Y114       LUT3 (Prop_lut3_I0_O)        0.124     2.145 r  interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.145    interface/i__carry_i_3_n_0
    SLICE_X103Y114       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.695 r  interface/rom_base_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.695    interface/rom_base_addr2_inferred__0/i__carry_n_0
    SLICE_X103Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.809 r  interface/rom_base_addr2_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.809    interface/rom_base_addr2_inferred__0/i__carry__0_n_0
    SLICE_X103Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.923 r  interface/rom_base_addr2_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.923    interface/rom_base_addr2_inferred__0/i__carry__1_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.037 r  interface/rom_base_addr2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.037    interface/rom_base_addr2_inferred__0/i__carry__2_n_0
    SLICE_X103Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.151 r  interface/rom_base_addr2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.151    interface/rom_base_addr2_inferred__0/i__carry__3_n_0
    SLICE_X103Y119       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.308 f  interface/rom_base_addr2_inferred__0/i__carry__4/CO[1]
                         net (fo=1, routed)           0.810     4.118    interface/y_dff/g0_b1_i_2__0_0[0]
    SLICE_X106Y119       LUT6 (Prop_lut6_I4_O)        0.329     4.447 r  interface/y_dff/U3_i_15/O
                         net (fo=19, routed)          1.085     5.532    interface/x_dff/TMDS_Clk_p_0
    SLICE_X100Y120       LUT6 (Prop_lut6_I0_O)        0.124     5.656 r  interface/x_dff/g0_b1_i_2__0/O
                         net (fo=56, routed)          1.684     7.340    interface/y_dff/U3_i_23_0[1]
    SLICE_X93Y122        LUT6 (Prop_lut6_I4_O)        0.124     7.464 r  interface/y_dff/g2_b3__1/O
                         net (fo=1, routed)           0.665     8.129    interface/y_dff/g2_b3__1_n_0
    SLICE_X93Y122        LUT6 (Prop_lut6_I1_O)        0.124     8.253 r  interface/y_dff/U3_i_66/O
                         net (fo=1, routed)           0.787     9.041    interface/y_dff/U3_i_66_n_0
    SLICE_X97Y121        LUT6 (Prop_lut6_I0_O)        0.124     9.165 r  interface/y_dff/U3_i_26/O
                         net (fo=4, routed)           0.997    10.162    interface/y_dff/U3_i_26_n_0
    SLICE_X99Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.286 r  interface/y_dff/U3_i_13/O
                         net (fo=2, routed)           0.963    11.249    interface/y_dff/U3_i_13_n_0
    SLICE_X103Y121       LUT6 (Prop_lut6_I4_O)        0.124    11.373 r  interface/y_dff/U3_i_3/O
                         net (fo=4, routed)           1.147    12.520    U3/inst/srldly_0/data_i[18]
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/srldly_0/pix_clk
    SLICE_X108Y128       SRL16E                                       r  U3/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X108Y128       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    32.445    U3/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         32.445    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                 19.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 interface/vga_control/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/srldly_0/srl[2].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.518%)  route 0.162ns (53.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.705    -0.526    interface/vga_control/clk_out1
    SLICE_X107Y123       FDRE                                         r  interface/vga_control/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  interface/vga_control/VS_reg/Q
                         net (fo=1, routed)           0.162    -0.223    U3/inst/srldly_0/data_i[1]
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.979    -0.761    U3/inst/srldly_0/pix_clk
    SLICE_X112Y123       SRL16E                                       r  U3/inst/srldly_0/srl[2].srl16_i/CLK
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.131    -0.359    
    SLICE_X112Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.250    U3/inst/srldly_0/srl[2].srl16_i
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X103Y111       FDRE                                         r  interface/usr_box/value_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y111       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[24]/Q
                         net (fo=4, routed)           0.115    -0.287    interface/username_tmp[24]
    SLICE_X102Y111       FDRE                                         r  interface/username_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/clk_out1
    SLICE_X102Y111       FDRE                                         r  interface/username_reg[24]/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.131    -0.399    
    SLICE_X102Y111       FDRE (Hold_fdre_C_D)         0.085    -0.314    interface/username_reg[24]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.831%)  route 0.120ns (39.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[5]/Q
                         net (fo=5, routed)           0.120    -0.262    U3/inst/encg/p_0_in1_in
    SLICE_X112Y129       LUT5 (Prop_lut5_I4_O)        0.045    -0.217 r  U3/inst/encg/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.217    U3/inst/encg/q_m_reg[5]_i_1__0_n_0
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDRE                                         r  U3/inst/encg/q_m_reg_reg[5]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.131    -0.377    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.121    -0.256    U3/inst/encg/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U3/inst/encg/vdin_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.354%)  route 0.122ns (39.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/vdin_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/vdin_q_reg[1]/Q
                         net (fo=8, routed)           0.122    -0.260    U3/inst/encg/p_0_in5_in
    SLICE_X112Y128       LUT6 (Prop_lut6_I4_O)        0.045    -0.215 r  U3/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    U3/inst/encg/q_m_1
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.982    -0.758    U3/inst/encg/pix_clk
    SLICE_X112Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.121    -0.257    U3/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.284    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X110Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.239 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.239    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X110Y122       FDCE (Hold_fdce_C_D)         0.092    -0.287    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.271%)  route 0.103ns (35.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X113Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.103    -0.279    U3/inst/encr/q_m_reg_reg_n_0_[4]
    SLICE_X110Y122       LUT5 (Prop_lut5_I4_O)        0.045    -0.234 r  U3/inst/encr/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.234    U3/inst/encr/dout[4]_i_1__1_n_0
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDCE                                         r  U3/inst/encr/dout_reg[4]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X110Y122       FDCE (Hold_fdce_C_D)         0.092    -0.287    U3/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 interface/pass_box/value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/password_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.467%)  route 0.150ns (51.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.718    -0.513    interface/pass_box/clk_out1
    SLICE_X110Y104       FDRE                                         r  interface/pass_box/value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  interface/pass_box/value_reg[28]/Q
                         net (fo=4, routed)           0.150    -0.222    interface/password_tmp[28]
    SLICE_X109Y104       FDRE                                         r  interface/password_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.991    -0.749    interface/clk_out1
    SLICE_X109Y104       FDRE                                         r  interface/password_reg[28]/C
                         clock pessimism              0.271    -0.478    
                         clock uncertainty            0.131    -0.347    
    SLICE_X109Y104       FDRE (Hold_fdre_C_D)         0.066    -0.281    interface/password_reg[28]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 interface/bpu3/sync/ff2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/bpu3/sync/ff3/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/bpu3/sync/ff2/clk_out1
    SLICE_X96Y107        FDRE                                         r  interface/bpu3/sync/ff2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y107        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  interface/bpu3/sync/ff2/q_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.263    interface/bpu3/sync/ff3/q_reg[0]_0
    SLICE_X97Y107        FDRE                                         r  interface/bpu3/sync/ff3/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/bpu3/sync/ff3/clk_out1
    SLICE_X97Y107        FDRE                                         r  interface/bpu3/sync/ff3/q_reg[0]/C
                         clock pessimism              0.248    -0.530    
                         clock uncertainty            0.131    -0.399    
    SLICE_X97Y107        FDRE (Hold_fdre_C_D)         0.070    -0.329    interface/bpu3/sync/ff3/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.267%)  route 0.157ns (52.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X101Y110       FDRE                                         r  interface/usr_box/value_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[23]/Q
                         net (fo=4, routed)           0.157    -0.245    interface/username_tmp[23]
    SLICE_X100Y111       FDRE                                         r  interface/username_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.962    -0.778    interface/clk_out1
    SLICE_X100Y111       FDRE                                         r  interface/username_reg[23]/C
                         clock pessimism              0.251    -0.527    
                         clock uncertainty            0.131    -0.396    
    SLICE_X100Y111       FDRE (Hold_fdre_C_D)         0.085    -0.311    interface/username_reg[23]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 interface/usr_box/value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            interface/username_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.210%)  route 0.134ns (48.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.688    -0.543    interface/usr_box/clk_out1
    SLICE_X105Y110       FDRE                                         r  interface/usr_box/value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  interface/usr_box/value_reg[9]/Q
                         net (fo=4, routed)           0.134    -0.268    interface/username_tmp[9]
    SLICE_X104Y110       FDRE                                         r  interface/username_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.963    -0.777    interface/clk_out1
    SLICE_X104Y110       FDRE                                         r  interface/username_reg[9]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.131    -0.399    
    SLICE_X104Y110       FDRE (Hold_fdre_C_D)         0.064    -0.335    interface/username_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.067    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.075ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.456ns (17.175%)  route 2.199ns (82.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.199     1.983    U3/inst/encr/AR[0]
    SLICE_X109Y121       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X109Y121       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X109Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.058    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.058    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 30.075    

Slack (MET) :             30.098ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.296%)  route 2.180ns (82.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.180     1.964    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X113Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                 30.098    

Slack (MET) :             30.209ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.456ns (18.057%)  route 2.069ns (81.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.069     1.853    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 30.209    

Slack (MET) :             30.209ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.456ns (18.057%)  route 2.069ns (81.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.069     1.853    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 30.209    

Slack (MET) :             30.213ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.456ns (18.089%)  route 2.065ns (81.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.065     1.849    U3/inst/encr/AR[0]
    SLICE_X111Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X111Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 30.213    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.075ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.456ns (17.175%)  route 2.199ns (82.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.199     1.983    U3/inst/encr/AR[0]
    SLICE_X109Y121       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X109Y121       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X109Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.058    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.058    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 30.075    

Slack (MET) :             30.098ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.296%)  route 2.180ns (82.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.180     1.964    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X113Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                 30.098    

Slack (MET) :             30.209ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.456ns (18.057%)  route 2.069ns (81.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.069     1.853    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 30.209    

Slack (MET) :             30.209ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.456ns (18.057%)  route 2.069ns (81.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.069     1.853    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 30.209    

Slack (MET) :             30.213ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.456ns (18.089%)  route 2.065ns (81.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.065     1.849    U3/inst/encr/AR[0]
    SLICE_X111Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X111Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 30.213    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.075ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.456ns (17.175%)  route 2.199ns (82.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.199     1.983    U3/inst/encr/AR[0]
    SLICE_X109Y121       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X109Y121       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.131    32.463    
    SLICE_X109Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.058    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.058    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 30.075    

Slack (MET) :             30.098ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.296%)  route 2.180ns (82.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.180     1.964    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X113Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                 30.098    

Slack (MET) :             30.209ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.456ns (18.057%)  route 2.069ns (81.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.069     1.853    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 30.209    

Slack (MET) :             30.209ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.456ns (18.057%)  route 2.069ns (81.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.069     1.853    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 30.209    

Slack (MET) :             30.213ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.456ns (18.089%)  route 2.065ns (81.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.065     1.849    U3/inst/encr/AR[0]
    SLICE_X111Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X111Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 30.213    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.131    32.466    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.061    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.061    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.421    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.271    -0.485    
                         clock uncertainty            0.131    -0.354    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.079ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.456ns (17.175%)  route 2.199ns (82.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 32.010 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.199     1.983    U3/inst/encr/AR[0]
    SLICE_X109Y121       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.845    32.010    U3/inst/encr/pix_clk
    SLICE_X109Y121       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.584    32.594    
                         clock uncertainty           -0.127    32.467    
    SLICE_X109Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.983    
  -------------------------------------------------------------------
                         slack                                 30.079    

Slack (MET) :             30.102ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.456ns (17.296%)  route 2.180ns (82.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.180     1.964    U3/inst/encr/AR[0]
    SLICE_X113Y120       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X113Y120       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X113Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                 30.102    

Slack (MET) :             30.213ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.456ns (18.057%)  route 2.069ns (81.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.069     1.853    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 30.213    

Slack (MET) :             30.213ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 0.456ns (18.057%)  route 2.069ns (81.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.069     1.853    U3/inst/encr/AR[0]
    SLICE_X110Y120       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X110Y120       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X110Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -1.853    
  -------------------------------------------------------------------
                         slack                                 30.213    

Slack (MET) :             30.218ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.456ns (18.089%)  route 2.065ns (81.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.065     1.849    U3/inst/encr/AR[0]
    SLICE_X111Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.849    32.014    U3/inst/encr/pix_clk
    SLICE_X111Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X111Y120       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 30.218    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.127    32.470    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.065    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.127    32.470    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.065    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[5]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.127    32.470    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.065    U3/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.127    32.470    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.065    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out1_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.456ns (18.201%)  route 2.049ns (81.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 32.013 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.049     1.833    U3/inst/encr/AR[0]
    SLICE_X113Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         1.848    32.013    U3/inst/encr/pix_clk
    SLICE_X113Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.584    32.597    
                         clock uncertainty           -0.127    32.470    
    SLICE_X113Y121       FDCE (Recov_fdce_C_CLR)     -0.405    32.065    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.065    
                         arrival time                          -1.833    
  -------------------------------------------------------------------
                         slack                                 30.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[3]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    U3/inst/encg/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[6]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    U3/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[7]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X112Y130       FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    U3/inst/encg/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[4]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.646%)  route 0.182ns (56.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.710    -0.521    U3/inst/pix_clk
    SLICE_X109Y131       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y131       FDPE (Prop_fdpe_C_Q)         0.141    -0.380 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.182    -0.198    U3/inst/encg/AR[0]
    SLICE_X113Y130       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=606, routed)         0.984    -0.756    U3/inst/encg/pix_clk
    SLICE_X113Y130       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.271    -0.485    
    SLICE_X113Y130       FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.379    





