<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>rrunnervar.h source code [netbsd/objdir.amd64/destdir.amd64/usr/include/dev/ic/rrunnervar.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="rr_eeprom,rr_tuning "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/objdir.amd64/destdir.amd64/usr/include/dev/ic/rrunnervar.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>objdir.amd64</a>/<a href='../../../..'>destdir.amd64</a>/<a href='../../..'>usr</a>/<a href='../..'>include</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='rrunnervar.h.html'>rrunnervar.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: rrunnervar.h,v 1.14 2012/10/27 17:18:22 chs Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/* Copyright (c) 1997, 1998 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="4">4</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This code contributed to The NetBSD Foundation by Kevin M. Lahey</i></td></tr>
<tr><th id="7">7</th><td><i> * of the Numerical Aerospace Simulation Facility, NASA Ames Research</i></td></tr>
<tr><th id="8">8</th><td><i> * Center.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Partially based on a HIPPI driver written by Essential Communications</i></td></tr>
<tr><th id="11">11</th><td><i> * Corporation.  Thanks to Jason Thorpe, Matt Jacob, and Fred Templin</i></td></tr>
<tr><th id="12">12</th><td><i> * for invaluable advice and encouragement!</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="15">15</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="16">16</th><td><i> * are met:</i></td></tr>
<tr><th id="17">17</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="18">18</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="19">19</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="20">20</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="21">21</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="24">24</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="25">25</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="26">26</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="27">27</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="28">28</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="29">29</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="30">30</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="31">31</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="32">32</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="33">33</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/* RoadRunner software status per interface */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>struct</b> <dfn class="type def" id="rr_tuning" title='rr_tuning' data-ref="rr_tuning" data-ref-filename="rr_tuning">rr_tuning</dfn> {</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>	<i>/* Performance tuning registers: */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_mode_and_status" title='rr_tuning::rt_mode_and_status' data-ref="rr_tuning::rt_mode_and_status" data-ref-filename="rr_tuning..rt_mode_and_status">rt_mode_and_status</dfn>;</td></tr>
<tr><th id="43">43</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_conn_retry_count" title='rr_tuning::rt_conn_retry_count' data-ref="rr_tuning::rt_conn_retry_count" data-ref-filename="rr_tuning..rt_conn_retry_count">rt_conn_retry_count</dfn>;</td></tr>
<tr><th id="44">44</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_conn_retry_timer" title='rr_tuning::rt_conn_retry_timer' data-ref="rr_tuning::rt_conn_retry_timer" data-ref-filename="rr_tuning..rt_conn_retry_timer">rt_conn_retry_timer</dfn>;</td></tr>
<tr><th id="45">45</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_conn_timeout" title='rr_tuning::rt_conn_timeout' data-ref="rr_tuning::rt_conn_timeout" data-ref-filename="rr_tuning..rt_conn_timeout">rt_conn_timeout</dfn>;</td></tr>
<tr><th id="46">46</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_stats_timer" title='rr_tuning::rt_stats_timer' data-ref="rr_tuning::rt_stats_timer" data-ref-filename="rr_tuning..rt_stats_timer">rt_stats_timer</dfn>;</td></tr>
<tr><th id="47">47</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_interrupt_timer" title='rr_tuning::rt_interrupt_timer' data-ref="rr_tuning::rt_interrupt_timer" data-ref-filename="rr_tuning..rt_interrupt_timer">rt_interrupt_timer</dfn>;</td></tr>
<tr><th id="48">48</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_tx_timeout" title='rr_tuning::rt_tx_timeout' data-ref="rr_tuning::rt_tx_timeout" data-ref-filename="rr_tuning..rt_tx_timeout">rt_tx_timeout</dfn>;</td></tr>
<tr><th id="49">49</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_rx_timeout" title='rr_tuning::rt_rx_timeout' data-ref="rr_tuning::rt_rx_timeout" data-ref-filename="rr_tuning..rt_rx_timeout">rt_rx_timeout</dfn>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>	<i>/* DMA performance tuning registers: */</i></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_pci_state" title='rr_tuning::rt_pci_state' data-ref="rr_tuning::rt_pci_state" data-ref-filename="rr_tuning..rt_pci_state">rt_pci_state</dfn>;</td></tr>
<tr><th id="54">54</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_dma_write_state" title='rr_tuning::rt_dma_write_state' data-ref="rr_tuning::rt_dma_write_state" data-ref-filename="rr_tuning..rt_dma_write_state">rt_dma_write_state</dfn>;</td></tr>
<tr><th id="55">55</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_dma_read_state" title='rr_tuning::rt_dma_read_state' data-ref="rr_tuning::rt_dma_read_state" data-ref-filename="rr_tuning..rt_dma_read_state">rt_dma_read_state</dfn>;</td></tr>
<tr><th id="56">56</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>		<dfn class="decl field" id="rr_tuning::rt_driver_param" title='rr_tuning::rt_driver_param' data-ref="rr_tuning::rt_driver_param" data-ref-filename="rr_tuning..rt_driver_param">rt_driver_param</dfn>;</td></tr>
<tr><th id="57">57</th><td>};</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>struct</b> <dfn class="type def" id="rr_eeprom" title='rr_eeprom' data-ref="rr_eeprom" data-ref-filename="rr_eeprom">rr_eeprom</dfn> {</td></tr>
<tr><th id="62">62</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr_eeprom::ifr_offset" title='rr_eeprom::ifr_offset' data-ref="rr_eeprom::ifr_offset" data-ref-filename="rr_eeprom..ifr_offset">ifr_offset</dfn>;	<i>/* initial offset in bytes */</i></td></tr>
<tr><th id="63">63</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="rr_eeprom::ifr_length" title='rr_eeprom::ifr_length' data-ref="rr_eeprom::ifr_length" data-ref-filename="rr_eeprom..ifr_length">ifr_length</dfn>;	<i>/* length in bytes to write */</i></td></tr>
<tr><th id="64">64</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	*<dfn class="decl field" id="rr_eeprom::ifr_buffer" title='rr_eeprom::ifr_buffer' data-ref="rr_eeprom::ifr_buffer" data-ref-filename="rr_eeprom..ifr_buffer">ifr_buffer</dfn>;	<i>/* data to be written */</i></td></tr>
<tr><th id="65">65</th><td>};</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/EIOCGTUNE" data-ref="_M/EIOCGTUNE">EIOCGTUNE</dfn>   1	/* retrieve tuning */</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/EIOCSTUNE" data-ref="_M/EIOCSTUNE">EIOCSTUNE</dfn>   2	/* set tuning */</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/EIOCGEEPROM" data-ref="_M/EIOCGEEPROM">EIOCGEEPROM</dfn> 3	/* get eeprom */</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/EIOCSEEPROM" data-ref="_M/EIOCSEEPROM">EIOCSEEPROM</dfn> 4	/* set eeprom */</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/EIOCGSTATS" data-ref="_M/EIOCGSTATS">EIOCGSTATS</dfn>  5	/* get statistics */</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/EIOCRESET" data-ref="_M/EIOCRESET">EIOCRESET</dfn>   6   /* reset the card */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#<span data-ppcond="74">ifdef</span> <span class="macro" data-ref="_M/_KERNEL">_KERNEL</span></u></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>/* Per-ring information for the SNAP (network) receive ring */</i></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><b>struct</b> esh_snap_ring_ctl {</td></tr>
<tr><th id="79">79</th><td>	bus_dmamap_t ec_dma[RR_MAX_DESCR];</td></tr>
<tr><th id="80">80</th><td>	<b>struct</b> mbuf *ec_m[RR_MAX_DESCR];</td></tr>
<tr><th id="81">81</th><td>	<b>struct</b> mbuf *ec_cur_pkt;	<i>/* current packet being processed */</i></td></tr>
<tr><th id="82">82</th><td>	<b>struct</b> mbuf *ec_cur_mbuf;	<i>/* current mbuf being processed */</i></td></tr>
<tr><th id="83">83</th><td>	<em>int</em> ec_error;			<i>/* encountered error? */</i></td></tr>
<tr><th id="84">84</th><td>	u_int16_t ec_producer;		<i>/* latest buffer driver produced */</i></td></tr>
<tr><th id="85">85</th><td>	u_int16_t ec_consumer;		<i>/* latest buffer runcode consumed */</i></td></tr>
<tr><th id="86">86</th><td>	<b>struct</b> rr_descr *ec_descr;	<i>/* array of descriptors for ring */</i></td></tr>
<tr><th id="87">87</th><td>};</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>TAILQ_HEAD(esh_dmainfo_list, esh_dmainfo);</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><b>struct</b> esh_dmainfo {</td></tr>
<tr><th id="92">92</th><td>	u_int32_t ed_flags;</td></tr>
<tr><th id="93">93</th><td><u>#define ESH_DI_BUSY	0x1</u></td></tr>
<tr><th id="94">94</th><td><u>#define ESH_DI_READING	0x2</u></td></tr>
<tr><th id="95">95</th><td>	bus_dmamap_t ed_dma;</td></tr>
<tr><th id="96">96</th><td>	<b>struct</b> buf *ed_buf;</td></tr>
<tr><th id="97">97</th><td>	<em>int</em> ed_read_len;</td></tr>
<tr><th id="98">98</th><td>	<em>int</em> ed_error;</td></tr>
<tr><th id="99">99</th><td>	TAILQ_ENTRY(esh_dmainfo) ed_list;</td></tr>
<tr><th id="100">100</th><td>};</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><b>struct</b> esh_send_ring_ctl {</td></tr>
<tr><th id="103">103</th><td>	bus_dmamap_t ec_dma;		<i>/* dmamap for data to transmit */</i></td></tr>
<tr><th id="104">104</th><td>	<em>int</em> ec_offset;			<i>/* offset in dmamap to send next */</i></td></tr>
<tr><th id="105">105</th><td>	size_t ec_len;			<i>/* total length of current buf */</i></td></tr>
<tr><th id="106">106</th><td>	<b>struct</b> mbuf *ec_cur_mbuf;	<i>/* current mbuf being processed */</i></td></tr>
<tr><th id="107">107</th><td>	<b>struct</b> buf *ec_cur_buf;		<i>/* current buf being processed */</i></td></tr>
<tr><th id="108">108</th><td>	<b>struct</b> esh_dmainfo *ec_cur_dmainfo;</td></tr>
<tr><th id="109">109</th><td>					<i>/* current dmainfo being processed */</i></td></tr>
<tr><th id="110">110</th><td>	<b>struct</b> bufq_state *ec_buf_queue;<i>/* queue of bufs to send */</i></td></tr>
<tr><th id="111">111</th><td>	<em>int</em> ec_error;			<i>/* encountered error? */</i></td></tr>
<tr><th id="112">112</th><td>	u_int16_t ec_producer;		<i>/* latest buffer driver produced */</i></td></tr>
<tr><th id="113">113</th><td>	u_int16_t ec_consumer;		<i>/* latest buffer runcode consumed */</i></td></tr>
<tr><th id="114">114</th><td>	<b>struct</b> rr_descr *ec_descr;	<i>/* array of descriptors for ring */</i></td></tr>
<tr><th id="115">115</th><td>	<b>struct</b> esh_dmainfo_list ec_di_queue;</td></tr>
<tr><th id="116">116</th><td>};</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><b>struct</b> esh_fp_ring_ctl {</td></tr>
<tr><th id="119">119</th><td>	<b>struct</b> esh_dmainfo *ec_dmainfo[RR_MAX_DESCR];</td></tr>
<tr><th id="120">120</th><td>	<b>struct</b> esh_dmainfo *ec_cur_dmainfo;</td></tr>
<tr><th id="121">121</th><td>	<em>int</em> ec_offset;			<i>/* offset of current buf */</i></td></tr>
<tr><th id="122">122</th><td>	<em>int</em> ec_error;			<i>/* encountered error? */</i></td></tr>
<tr><th id="123">123</th><td>	<em>int</em> ec_seen_end;		<i>/* seen the end of the buffer? */</i></td></tr>
<tr><th id="124">124</th><td>	<em>int</em> ec_dmainfo_count;		<i>/* dmainfo buffers in use count */</i></td></tr>
<tr><th id="125">125</th><td>	u_int16_t ec_producer;		<i>/* latest buffer driver produced */</i></td></tr>
<tr><th id="126">126</th><td>	u_int16_t ec_consumer;		<i>/* latest buffer runcode consumed */</i></td></tr>
<tr><th id="127">127</th><td>	u_int32_t ec_read_len;		<i>/* length of packet being read in */</i></td></tr>
<tr><th id="128">128</th><td>	<b>struct</b> rr_descr *ec_descr;	<i>/* array of descriptors for ring */</i></td></tr>
<tr><th id="129">129</th><td>	<b>struct</b> esh_dmainfo_list ec_queue;</td></tr>
<tr><th id="130">130</th><td>	u_int ec_ulp;			<i>/* ULP for this ring */</i></td></tr>
<tr><th id="131">131</th><td>	<em>int</em> ec_index;			<i>/* index into list of active rings */</i></td></tr>
<tr><th id="132">132</th><td>	bus_dmamap_t ec_dma;</td></tr>
<tr><th id="133">133</th><td>	bus_dma_segment_t ec_dmaseg;</td></tr>
<tr><th id="134">134</th><td>};</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><b>struct</b> esh_softc {</td></tr>
<tr><th id="138">138</th><td>	device_t		sc_dev;</td></tr>
<tr><th id="139">139</th><td>	<b>struct</b> ifnet		sc_if;</td></tr>
<tr><th id="140">140</th><td>	<b>struct</b> ifmedia		sc_media;</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>	<em>volatile</em> <em>int</em>		sc_flags;</td></tr>
<tr><th id="143">143</th><td><u>#define ESH_FL_INITIALIZING	0x001</u></td></tr>
<tr><th id="144">144</th><td><u>#define ESH_FL_INITIALIZED	0x002</u></td></tr>
<tr><th id="145">145</th><td><u>#define ESH_FL_RUNCODE_UP	0x004</u></td></tr>
<tr><th id="146">146</th><td><u>#define ESH_FL_LINK_UP		0x008</u></td></tr>
<tr><th id="147">147</th><td><u>#define ESH_FL_SNAP_RING_UP	0x010</u></td></tr>
<tr><th id="148">148</th><td><u>#define ESH_FL_FP_RING_UP	0x020</u></td></tr>
<tr><th id="149">149</th><td><u>#define ESH_FL_EEPROM_BUSY	0x040</u></td></tr>
<tr><th id="150">150</th><td><u>#define ESH_FL_FP_OPEN		0x080</u></td></tr>
<tr><th id="151">151</th><td><u>#define ESH_FL_CRASHED		0x100</u></td></tr>
<tr><th id="152">152</th><td><u>#define ESH_FL_CLOSING_SNAP	0x200</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>	<em>void</em>			*sc_ih;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>	bus_space_tag_t		sc_iot;	     <i>/* bus cookie      */</i></td></tr>
<tr><th id="157">157</th><td>	bus_space_handle_t	sc_ioh;      <i>/* bus i/o handle  */</i></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>	bus_dma_tag_t		sc_dmat;     <i>/* dma tag */</i></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>	bus_dma_segment_t	sc_dmaseg;   <i>/* segment holding the various</i></td></tr>
<tr><th id="162">162</th><td><i>					        data structures in host memory</i></td></tr>
<tr><th id="163">163</th><td><i>					        that are DMA'ed to the NIC */</i></td></tr>
<tr><th id="164">164</th><td>	bus_dmamap_t		sc_dma;	     <i>/* dma map for the segment */</i></td></tr>
<tr><th id="165">165</th><td>	<em>char</em> 		        *sc_dma_addr; <i>/* address in kernel of DMA mem */</i></td></tr>
<tr><th id="166">166</th><td>	bus_size_t		sc_dma_size; <i>/* size of dma-able region */</i></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>	u_int8_t	(*sc_bist_read)(<b>struct</b> esh_softc *);</td></tr>
<tr><th id="169">169</th><td>	<em>void</em>		(*sc_bist_write)(<b>struct</b> esh_softc *, u_int8_t);</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>	<i>/*</i></td></tr>
<tr><th id="172">172</th><td><i>	 * Definitions for the various driver structures that sit in host</i></td></tr>
<tr><th id="173">173</th><td><i>	 * memory and are read by the NIC via DMA:</i></td></tr>
<tr><th id="174">174</th><td><i>	 */</i></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>	<b>struct</b> rr_gen_info	*sc_gen_info;	<i>/* gen info block pointer */</i></td></tr>
<tr><th id="177">177</th><td>	bus_addr_t		sc_gen_info_dma;</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>	<b>struct</b> rr_ring_ctl	*sc_recv_ring_table;</td></tr>
<tr><th id="180">180</th><td>	bus_addr_t		sc_recv_ring_table_dma;</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>	<b>struct</b> rr_event		*sc_event_ring;</td></tr>
<tr><th id="183">183</th><td>	bus_addr_t		sc_event_ring_dma;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>	<b>struct</b> rr_descr		*sc_send_ring;</td></tr>
<tr><th id="186">186</th><td>	<b>struct</b> rr2_descr	*sc2_send_ring;</td></tr>
<tr><th id="187">187</th><td>	bus_addr_t		sc_send_ring_dma;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>	<b>struct</b> rr_descr		*sc_snap_recv_ring;</td></tr>
<tr><th id="190">190</th><td>	<b>struct</b> rr2_descr	*sc2_snap_recv_ring;</td></tr>
<tr><th id="191">191</th><td>	bus_addr_t		sc_snap_recv_ring_dma;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>	<i>/*</i></td></tr>
<tr><th id="194">194</th><td><i>	 * Control structures for the various rings that we definitely</i></td></tr>
<tr><th id="195">195</th><td><i>	 * know we want to keep track of.</i></td></tr>
<tr><th id="196">196</th><td><i>	 */</i></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>	<b>struct</b> esh_send_ring_ctl</td></tr>
<tr><th id="199">199</th><td>				sc_send;</td></tr>
<tr><th id="200">200</th><td>	<b>struct</b> esh_snap_ring_ctl</td></tr>
<tr><th id="201">201</th><td>				sc_snap_recv;</td></tr>
<tr><th id="202">202</th><td>	<b>struct</b> esh_fp_ring_ctl	*sc_fp_recv[RR_ULP_COUNT];</td></tr>
<tr><th id="203">203</th><td>	<b>struct</b> esh_fp_ring_ctl	*sc_fp_recv_index[RR_MAX_RECV_RING];</td></tr>
<tr><th id="204">204</th><td>	<em>int</em>			sc_event_consumer;</td></tr>
<tr><th id="205">205</th><td>	<em>int</em>			sc_event_producer;</td></tr>
<tr><th id="206">206</th><td>	<em>int</em>			sc_cmd_consumer;</td></tr>
<tr><th id="207">207</th><td>	<em>int</em>			sc_cmd_producer;</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>	<i>/*</i></td></tr>
<tr><th id="210">210</th><td><i>	 * Various maintainance values we need</i></td></tr>
<tr><th id="211">211</th><td><i>	 */</i></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>	<em>int</em>			sc_watchdog;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>	<i>/*</i></td></tr>
<tr><th id="216">216</th><td><i>	 * Various hardware parameters we need to keep track of.</i></td></tr>
<tr><th id="217">217</th><td><i>	 */</i></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>	u_int32_t		sc_sram_size;</td></tr>
<tr><th id="220">220</th><td>	u_int32_t		sc_runcode_start;</td></tr>
<tr><th id="221">221</th><td>	u_int32_t		sc_runcode_version;</td></tr>
<tr><th id="222">222</th><td>	u_int32_t		sc_version; <i>/* interface of runcode (1 or 2) */</i></td></tr>
<tr><th id="223">223</th><td>	u_int16_t		sc_options; <i>/* options in current RunCode */</i></td></tr>
<tr><th id="224">224</th><td>	u_int			sc_max_rings;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>	u_int32_t		sc_pci_latency;</td></tr>
<tr><th id="227">227</th><td>	u_int32_t		sc_pci_lat_gnt;</td></tr>
<tr><th id="228">228</th><td>	u_int32_t		sc_pci_cache_line;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td>	<i>/* ULA assigned to hardware */</i></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>	u_int8_t		sc_ula[<var>6</var>];</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>	<i>/* Tuning parameters */</i></td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>	<b>struct</b> rr_tuning	sc_tune;</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>	<i>/* Measure of how ugly this is. */</i></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>	u_int32_t		sc_misaligned_bufs;</td></tr>
<tr><th id="241">241</th><td>	u_int32_t		sc_bad_lens;</td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td>	<b>struct</b> esh_dmainfo_list sc_dmainfo_freelist;</td></tr>
<tr><th id="244">244</th><td>	u_int			sc_dmainfo_freelist_count;</td></tr>
<tr><th id="245">245</th><td>	u_int			sc_fp_rings;</td></tr>
<tr><th id="246">246</th><td>};</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><em>void</em>	eshconfig(<b>struct</b> esh_softc *);</td></tr>
<tr><th id="249">249</th><td><em>int</em>	eshintr(<em>void</em> *);</td></tr>
<tr><th id="250">250</th><td><u>#<span data-ppcond="74">endif</span> /* _KERNEL */</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i>/* Define a few constants for future use */</i></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/ESH_MAX_NSEGS" data-ref="_M/ESH_MAX_NSEGS">ESH_MAX_NSEGS</dfn>			512     /* room for 2MB of data */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/ESH_STATS_TIMER_DEFAULT" data-ref="_M/ESH_STATS_TIMER_DEFAULT">ESH_STATS_TIMER_DEFAULT</dfn>		1030900</u></td></tr>
<tr><th id="256">256</th><td>	<i>/* 1000000 usecs / 0.97 usecs/tick */</i></td></tr>
<tr><th id="257">257</th><td></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/NEXT_EVENT" data-ref="_M/NEXT_EVENT">NEXT_EVENT</dfn>(i)  (((i) + 1) &amp; (RR_EVENT_RING_SIZE - 1))</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/NEXT_SEND" data-ref="_M/NEXT_SEND">NEXT_SEND</dfn>(i)  (((i) + 1) &amp; (RR_SEND_RING_SIZE - 1))</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/NEXT_RECV" data-ref="_M/NEXT_RECV">NEXT_RECV</dfn>(i)  (((i) + 1) &amp; (RR_SNAP_RECV_RING_SIZE - 1))</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/PREV_SEND" data-ref="_M/PREV_SEND">PREV_SEND</dfn>(i)  (((i) + RR_SEND_RING_SIZE - 1) &amp; (RR_SEND_RING_SIZE - 1))</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/PREV_RECV" data-ref="_M/PREV_RECV">PREV_RECV</dfn>(i)  \</u></td></tr>
<tr><th id="264">264</th><td><u>	(((i) + RR_SNAP_RECV_RING_SIZE - 1) &amp; (RR_SNAP_RECV_RING_SIZE - 1))</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../../../usr.sbin/eshconfig/eshconfig.c.html'>netbsd/usr.sbin/eshconfig/eshconfig.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
