INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/accel_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/control_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmul_control_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/ip_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dualport_matrix_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sources_1/new/op_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singleport_matrix_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Sohai/Desktop/Academics/TU_Delft/Q4/EE4690_Hardware_Architecture_for_AI/EE4690_Hardware_Architecture_for_AI/BNN_accel/BNN_accel.srcs/sim_1/new/accel_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accel_tb
