---
name: Verilog Subissue
about: Describes feature to implement
title: Design [FEATURE SET]
labels: enhancement
assignees: ''

---

**Purpose:** 

**Main File(s)**

- [name](url)

**Sub-Files**

- [name](url)

**Related Sub-Issues (Dependencies)**
