<!DOCTYPE html>
<html lang="en">
<head>
    <!-- -------------------------------------------------------- -->
    <!-- Meta and Title -->
    <!-- -------------------------------------------------------- -->
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Project 5 - 5.12 Gbps Time-Interleaved Front-End of SerDes</title>

    <!-- CSS Stylesheets -->
    <link rel="stylesheet" href="../global.css">
    <link rel="stylesheet" href="project_05.css">

    <!-- Google Fonts -->
    <link href="https://fonts.googleapis.com/css2?family=Roboto:wght@400;700&display=swap" rel="stylesheet">
</head>
<body>

    <!-- -------------------------------------------------------- -->
    <!-- Header Section -->
    <!-- -------------------------------------------------------- -->
    <header>
        <h1>Andrew Arizaga - My Engineering Portfolio</h1>
        <nav>
            <ul>
                <li><a href="../index.html">Home</a></li>
                <li><a href="../aboutme.html">About Me</a></li>
                <li><a href="../projects.html">Projects</a></li>
                <li><a href="../experience.html">Experience</a></li>
                <li><a href="../coursework.html">Coursework</a></li>
                <li><a href="../resume.html">Resume</a></li>
                <li><a href="../contact.html">Contact</a></li>
            </ul>
        </nav>
    </header>

    <!-- -------------------------------------------------------- -->
    <!-- Disclaimer Section -->
    <!-- -------------------------------------------------------- -->
    <div class="disclaimer-banner">
        <p><strong>Disclaimer:</strong> This project is a work in progress. Updates and improvements are ongoing!</p>
    </div>

    <!-- -------------------------------------------------------- -->
    <!-- Title Section -->
    <!-- -------------------------------------------------------- -->
    <section id="project-title">
        <div class="title-container">
            <div class="title-text">
                <h1>5.12 Gbps Time-Interleaved<br>Front-End of SerDes</h1>
                <p>
                    This project involves designing a 5.12 Gbps SerDes front-end utilizing advanced time-interleaved techniques, adaptive channel equalization, and phase-picking clock/data recovery. It aims to address signal integrity challenges in high-speed serial communications.
                </p>
            </div>
            <img src="../Project_Images/Project_05_1.png" alt="Project Overview" class="title-image">
        </div>
    </section>

    <!-- -------------------------------------------------------- -->
    <!-- Project Description Section -->
    <!-- -------------------------------------------------------- -->
    <section id="project-description">
        <div class="description-container">
            <h2>Project Description</h2>

            <!-- Overview -->
            <div class="description-paragraph">
                <h3 class="subsection-title">Overview</h3>
                <p class="description-text">
                    The 5.12 Gbps Time-Interleaved Front-End of SerDes project tackles the complexities of high-speed serial data communication. By leveraging time-interleaved voltage-to-time converters and digital decision feedback equalization (DFE), the design ensures robust performance in the presence of channel impairments and PVT variations.
                </p>
            </div>

            <!-- Key Features -->
            <div class="description-paragraph">
                <h3 class="subsection-title">Key Features</h3>
                <ul class="description-text">
                    <li>Data rate: 5.12 Gbps.</li>
                    <li>Near-end pre-emphasis for channel equalization.</li>
                    <li>Time-interleaved sampling and voltage-to-time conversion.</li>
                    <li>Phase-picking clock and data recovery.</li>
                    <li>Designed using TSMC 130 nm 1.2V CMOS technology.</li>
                </ul>
            </div>

            <!-- System Architecture -->
            <div class="description-paragraph">
                <h3 class="subsection-title">System Architecture</h3>
                <img src="../Project_Images/Project_05_2.png" alt="System Architecture" class="description-image right-aligned">
                <p class="description-text">
                    The architecture comprises key components like serializers, pre-emphasis circuits, voltage-to-time converters, digitally controlled oscillators (DCO), and frequency synthesizers. Each component is meticulously designed to ensure synchronization and signal integrity across the transceiver.
                </p>
            </div>
        </div>
    </section>

    <!-- -------------------------------------------------------- -->
    <!-- Call-to-Action Section -->
    <!-- -------------------------------------------------------- -->
    <section id="call-to-action">
        <div class="cta-container">
            <a href="../projects.html" class="cta-button">Back to Projects</a>
        </div>
    </section>

    <!-- -------------------------------------------------------- -->
    <!-- Footer Section -->
    <!-- -------------------------------------------------------- -->
    <footer>
        <p>&copy; 2025 Andrew Arizaga. All rights reserved.</p>
        <p>Made with an irrational amount of caffeine and a questionable number of debug attempts.</p>
    </footer>

</body>
</html>
