INTSTYLE=ise
INFILE=C:\Users\Amin\Documents\FPGA_Project\Test1\Test\fulladder.ncd
OUTFILE=C:\Users\Amin\Documents\FPGA_Project\Test1\Test\fulladder.bit
FAMILY=Spartan6
PART=xc6slx9-3tqg144
WORKINGDIR=C:\Users\Amin\Documents\FPGA_Project\Test1\Test
LICENSE=WebPack
USER_INFO=__0_0_0
