<?xml version="1.0" ?>
<!--
#
# Copyright (c) 2019-2025 Arm Limited.
#
# SPDX-License-Identifier: MIT
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to
# deal in the Software without restriction, including without limitation the
# rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
# sell copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice shall be included in
# all copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
# FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
# IN THE SOFTWARE.
#
-->
<CounterInfoList>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliGPUActiveCy</MachineName>
    <SourceName>GPU_ACTIVE</SourceName>
    <StableID>6</StableID>
    <HumanName>GPU active cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>GPU active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The number of cycles when the GPU has a workload of any type queued for
      processing.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the GPU has any pending
      workload present in one of its processing queues. It shows the overall
      GPU processing load requested by the application.

      This counter increments when any workload is present in any processing
      queue, even if the GPU is stalled waiting for external memory. These
      cycles are counted as active time even though no progress is being made.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G31</GPU>
      <GPU>Mali-G51</GPU>
      <GPU>Mali-G52</GPU>
      <GPU>Mali-G71</GPU>
      <GPU>Mali-G72</GPU>
      <GPU>Mali-G76</GPU>
      <GPU>Mali-G77</GPU>
      <GPU>Mali-G78</GPU>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliGPUActiveRawCy</MachineName>
    <SourceName>GPU_ACTIVE</SourceName>
    <StableID>461</StableID>
    <HumanName>GPU active raw cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>GPU active raw</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles when the GPU has a workload of any type queued for
      processing.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the GPU has any pending
      workload present in one of its processing queues. It shows the overall
      GPU processing load requested by the application.

      This counter increments when any workload is present in any processing
      queue, even if the GPU is stalled waiting for external memory. These
      cycles are counted as active time even though no progress is being made.

      On Mali-G715 the GPU_ACTIVE hardware counter has an errata which means it
      erroneously includes cycles for idle CSF asynchronous operations. We
      recommend use of the {{C::MaliGPUActiveCy}} counter instead of this one.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliGPUActiveCy</MachineName>
    <StableID>6</StableID>
    <HumanName>GPU active cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>GPU active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The number of cycles when the GPU has a workload of any type queued for
      processing.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the GPU has any pending
      workload present in one of its processing queues. It shows the overall
      GPU processing load requested by the application.

      This counter increments when any workload is present in any processing
      queue, even if the GPU is stalled waiting for external memory. These
      cycles are counted as active time even though no progress is being made.
    </LongDescription>
    <Equation>
      MaliGPUAnyQueueActiveCy
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliGPUAnyQueueActiveCy</MachineName>
    <SourceName>GPU_ITER_ACTIVE</SourceName>
    <StableID>1</StableID>
    <HumanName>Any queue active cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>Any queue active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The number of cycles when any GPU queue is active.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when any GPU command queue is
      active with work for the tiler or shader cores.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliGPUIRQActiveCy</MachineName>
    <SourceName>IRQ_ACTIVE</SourceName>
    <SourceAlias>GPU_IRQ_ACTIVE</SourceAlias>
    <StableID>54</StableID>
    <HumanName>GPU interrupt pending cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>GPU interrupt active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles when the GPU has a pending interrupt.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the GPU has an interrupt
      pending and is waiting for the CPU to process it.

      Cycles with a pending interrupt do not necessarily indicate lost
      performance because the GPU can process other queued work in parallel.
      However, if {{C::MaliGPUIRQActiveCy}} are a high percentage of
      {{C::MaliGPUActiveCy}}, an underlying problem might be preventing the CPU
      from efficiently handling interrupts. This problem is normally a system
      integration issue, which an application developer cannot work around.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G31</GPU>
      <GPU>Mali-G51</GPU>
      <GPU>Mali-G52</GPU>
      <GPU>Mali-G71</GPU>
      <GPU>Mali-G72</GPU>
      <GPU>Mali-G76</GPU>
      <GPU>Mali-G77</GPU>
      <GPU>Mali-G78</GPU>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliGPUIRQUtil</MachineName>
    <StableID>65544</StableID>
    <HumanName>Interrupt pending utilization</HumanName>
    <GroupName>GPU Utilization</GroupName>
    <GroupHumanName>Interrupt utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The IRQ pending utilization compared against the GPU active cycles.
    </ShortDescription>
    <LongDescription>
      This expression defines the IRQ pending utilization compared against the
      GPU active cycles. In a well-functioning system, this expression should
      be less than 3% of the total cycles. If the value is much higher than
      this, a system issue might be preventing the CPU from efficiently
      handling interrupts.
    </LongDescription>
    <Equation>
      (MaliGPUIRQActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G31</GPU>
      <GPU>Mali-G51</GPU>
      <GPU>Mali-G52</GPU>
      <GPU>Mali-G71</GPU>
      <GPU>Mali-G72</GPU>
      <GPU>Mali-G76</GPU>
      <GPU>Mali-G77</GPU>
      <GPU>Mali-G78</GPU>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliFragQueueActiveCy</MachineName>
    <SourceName>JS0_ACTIVE</SourceName>
    <StableID>60</StableID>
    <HumanName>Fragment queue active cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>Fragment queue active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The number of cycles when work is queued for processing in the GPU
      fragment queue.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the GPU has any workload
      present in the fragment queue.

      In content achieving good parallelism, which is important for overall
      efficiency of rendering, the highest queue active cycle counter must be
      similar to the GPU active counter.

      This counter increments when any workload is present in the fragment
      queue, even if the GPU is stalled waiting for external memory. These
      cycles are counted as active time even though no progress is being made.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G31</GPU>
      <GPU>Mali-G51</GPU>
      <GPU>Mali-G52</GPU>
      <GPU>Mali-G71</GPU>
      <GPU>Mali-G72</GPU>
      <GPU>Mali-G76</GPU>
      <GPU>Mali-G77</GPU>
      <GPU>Mali-G78</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliFragQueueUtil</MachineName>
    <StableID>65538</StableID>
    <HumanName>Fragment queue utilization</HumanName>
    <GroupName>GPU Utilization</GroupName>
    <GroupHumanName>Fragment queue utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Higher better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The fragment queue utilization compared against the GPU active cycles.
    </ShortDescription>
    <LongDescription>
      This expression defines the fragment queue utilization compared against
      the GPU active cycles. For GPU bound content, the GPU queues are expected
      to process work in parallel. Aim to keep the dominant queue close to 100%
      utilized. If no queue is dominant, but the GPU is close to 100% utilized,
      then there might be a serialization or dependency problem preventing
      better queue overlap.
    </LongDescription>
    <Equation>
      (MaliFragQueueActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G31</GPU>
      <GPU>Mali-G51</GPU>
      <GPU>Mali-G52</GPU>
      <GPU>Mali-G71</GPU>
      <GPU>Mali-G72</GPU>
      <GPU>Mali-G76</GPU>
      <GPU>Mali-G77</GPU>
      <GPU>Mali-G78</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliNonFragQueueActiveCy</MachineName>
    <SourceName>JS1_ACTIVE</SourceName>
    <StableID>68</StableID>
    <HumanName>Non-fragment queue active cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>Non-fragment queue active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The number of cycles when work is queued in the GPU non-fragment queue.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the GPU has any workload
      present in the non-fragment queue. This queue is used for vertex shaders,
      tessellation shaders, geometry shaders, fixed-function tiling, and
      compute shaders. This counter can not disambiguate between these
      workloads.

      In content achieving good parallelism, which is important for overall
      efficiency of rendering, the highest queue active cycle counter must be
      similar to the GPU active counter.

      This counter increments when any workload is present in the non-fragment
      processing queue, even if the GPU is stalled waiting for external memory.
      These cycles are counted as active time even though no progress is being
      made.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G31</GPU>
      <GPU>Mali-G51</GPU>
      <GPU>Mali-G52</GPU>
      <GPU>Mali-G71</GPU>
      <GPU>Mali-G72</GPU>
      <GPU>Mali-G76</GPU>
      <GPU>Mali-G77</GPU>
      <GPU>Mali-G78</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliNonFragQueueUtil</MachineName>
    <StableID>65539</StableID>
    <HumanName>Non-fragment queue utilization</HumanName>
    <GroupName>GPU Utilization</GroupName>
    <GroupHumanName>Non-fragment queue utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Higher better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The non-fragment queue utilization compared against the GPU active
      cycles.
    </ShortDescription>
    <LongDescription>
      This expression defines the non-fragment queue utilization compared
      against the GPU active cycles. For GPU bound content, it is expected that
      the GPU queues process work in parallel. The dominant queue must be close
      to 100% utilized. If no queue is dominant, but the GPU is close to 100%
      utilized, then there might be a serialization or dependency problem
      preventing better overlap across the queues.
    </LongDescription>
    <Equation>
      (MaliNonFragQueueActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G31</GPU>
      <GPU>Mali-G51</GPU>
      <GPU>Mali-G52</GPU>
      <GPU>Mali-G71</GPU>
      <GPU>Mali-G72</GPU>
      <GPU>Mali-G76</GPU>
      <GPU>Mali-G77</GPU>
      <GPU>Mali-G78</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliFragQueuedCy</MachineName>
    <SourceName>ITER_FRAG_ACTIVE</SourceName>
    <StableID>347</StableID>
    <HumanName>Fragment work queued cycles</HumanName>
    <GroupName>GPU Queued Cycles</GroupName>
    <GroupHumanName>Fragment queued</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of cycles that the fragment queue has work queued.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the command stream
      fragment queue has work queued. The count includes cycles when the queue
      is stalled because of endpoint contention.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliFragQueueAssignStallCy</MachineName>
    <SourceName>ITER_FRAG_READY_BLOCKED</SourceName>
    <StableID>48</StableID>
    <HumanName>Fragment queue endpoint stall cycles</HumanName>
    <GroupName>GPU Wait Cycles</GroupName>
    <GroupHumanName>Fragment queue endpoint stalls</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of cycles the fragment queue is waiting for endpoints to be
      assigned.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when fragment work is queued
      but cannot start because no endpoints have been assigned.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliFragQueueActiveCy</MachineName>
    <StableID>60</StableID>
    <HumanName>Fragment queue active cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>Fragment queue active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The number of cycles that the fragment queue is processing work.
    </ShortDescription>
    <LongDescription>
      This expression increments every clock cycle when the command stream
      fragment queue has at least one task issued for processing.
    </LongDescription>
    <Equation>
      MaliFragQueuedCy - MaliFragQueueAssignStallCy
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliFragQueueUtil</MachineName>
    <StableID>65538</StableID>
    <HumanName>Fragment queue utilization</HumanName>
    <GroupName>GPU Utilization</GroupName>
    <GroupHumanName>Fragment queue utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Higher better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The fragment queue utilization compared against the GPU active cycles.
    </ShortDescription>
    <LongDescription>
      This expression defines the fragment queue utilization compared against
      the GPU active cycles. For GPU bound content, it is expected that the GPU
      queues process work in parallel. The dominant queue must be close to 100%
      utilized to get the best performance. If no queue is dominant, but the
      GPU is fully utilized, then a serialization or dependency problem might
      be preventing scheduling overlap.
    </LongDescription>
    <Equation>
      (MaliFragQueueActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliMainQueuedCy</MachineName>
    <SourceName>ITER_FRAG_ACTIVE</SourceName>
    <StableID>398</StableID>
    <HumanName>Main phase work queued cycles</HumanName>
    <GroupName>GPU Queued Cycles</GroupName>
    <GroupHumanName>Main phase queued</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of cycles that the main phase queue has work queued. The main
      phase includes deferred vertex shading and all fragment shading.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the command stream main
      phase queue has work queued. The main phase includes any deferred vertex
      processing and all fragment shading, and can include cycles when the
      queue is stalled because of endpoint contention.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliMainQueueAssignStallCy</MachineName>
    <SourceName>ITER_FRAG_READY_BLOCKED</SourceName>
    <StableID>399</StableID>
    <HumanName>Main phase queue endpoint stall cycles</HumanName>
    <GroupName>GPU Wait Cycles</GroupName>
    <GroupHumanName>Main phase queue endpoint stalls</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of cycles the main phase queue is waiting for endpoints to be
      assigned.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when main phase work is queued
      but cannot start because no endpoints have been assigned. The main phase
      includes any deferred vertex processing and all fragment shading.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliMainQueueActiveCy</MachineName>
    <StableID>400</StableID>
    <HumanName>Main phase queue active cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>Main phase queue active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The number of cycles that the main phase queue is processing work. The
      main phase includes deferred vertex shading and all fragment shading.
    </ShortDescription>
    <LongDescription>
      This expression increments every clock cycle when the command stream main
      phase queue has at least one task issued for processing. The main phase
      includes any deferred vertex processing and all fragment shading.
    </LongDescription>
    <Equation>
      MaliMainQueuedCy - MaliMainQueueAssignStallCy
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliMainQueueUtil</MachineName>
    <StableID>401</StableID>
    <HumanName>Main phase queue utilization</HumanName>
    <GroupName>GPU Utilization</GroupName>
    <GroupHumanName>Main phase queue utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Higher better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The main phase queue utilization compared against the GPU active cycles.
      The main phase includes deferred vertex shading and all fragment shading.
    </ShortDescription>
    <LongDescription>
      This expression defines the main phase queue utilization compared against
      the GPU active cycles. The main phase includes any deferred vertex
      processing and all fragment shading.

      For GPU bound content, it is expected that the GPU queues process work in
      parallel. The dominant queue must be close to 100% utilized to get the
      best performance. If no queue is dominant, but the GPU is fully utilized,
      then a serialization or dependency problem might be preventing queue
      overlap.
    </LongDescription>
    <Equation>
      (MaliMainQueueActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliVertQueuedCy</MachineName>
    <SourceName>ITER_TILER_ACTIVE</SourceName>
    <StableID>348</StableID>
    <HumanName>Vertex work queued cycles</HumanName>
    <GroupName>GPU Queued Cycles</GroupName>
    <GroupHumanName>Vertex queued</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of cycles that the vertex shading queue has work queued.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the command stream vertex
      shading queue has work queued. The count includes cycles when the queue
      is stalled because of endpoint contention.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliVertQueueAssignStallCy</MachineName>
    <SourceName>ITER_TILER_READY_BLOCKED</SourceName>
    <StableID>41</StableID>
    <HumanName>Vertex queue endpoint stall cycles</HumanName>
    <GroupName>GPU Wait Cycles</GroupName>
    <GroupHumanName>Vertex queue endpoint stalls</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of cycles the vertex queue is waiting for endpoints to be
      assigned.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when vertex work is queued but
      cannot start because no endpoints have been assigned.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliVertQueueActiveCy</MachineName>
    <StableID>34</StableID>
    <HumanName>Vertex queue active cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>Vertex queue active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The number of cycles that the vertex queue is processing work.
    </ShortDescription>
    <LongDescription>
      This expression increments every clock cycle when the command stream
      vertex queue has at least one task issued for processing.
    </LongDescription>
    <Equation>
      MaliVertQueuedCy - MaliVertQueueAssignStallCy
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliVertQueueUtil</MachineName>
    <StableID>65542</StableID>
    <HumanName>Vertex queue utilization</HumanName>
    <GroupName>GPU Utilization</GroupName>
    <GroupHumanName>Vertex queue utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Higher better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The vertex queue utilization compared against the GPU active cycles.
    </ShortDescription>
    <LongDescription>
      This expression defines the vertex queue utilization compared against the
      GPU active cycles.

      For GPU bound content, it is expected that the GPU queues process work in
      parallel. The dominant queue must be close to 100% utilized to get the
      best performance. If no queue is dominant, but the GPU is fully utilized,
      then a serialization or dependency problem might be preventing queue
      overlap.
    </LongDescription>
    <Equation>
      (MaliVertQueueActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliBinningQueuedCy</MachineName>
    <SourceName>ITER_TILER_ACTIVE</SourceName>
    <StableID>402</StableID>
    <HumanName>Binning phase work queued cycles</HumanName>
    <GroupName>GPU Queued Cycles</GroupName>
    <GroupHumanName>Binning phase queued</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of cycles that the binning phase queue has work queued. The
      binning phase includes position shading, culling, and binning.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the command stream binning
      phase queue has work queued. The binning phase includes vertex position
      shading, culling, and primitive binning, and includes cycles when the
      queue is stalled because of endpoint contention.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliBinningQueueAssignStallCy</MachineName>
    <SourceName>ITER_TILER_READY_BLOCKED</SourceName>
    <StableID>403</StableID>
    <HumanName>Binning phase queue endpoint stall cycles</HumanName>
    <GroupName>GPU Wait Cycles</GroupName>
    <GroupHumanName>Binning phase queue endpoint stalls</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of cycles the binning phase queue is waiting for endpoints to
      be assigned.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when binning phase work is
      queued but cannot start because no endpoints have been assigned. The
      binning phase includes vertex position shading and primitive binning.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliBinningQueueActiveCy</MachineName>
    <StableID>404</StableID>
    <HumanName>Binning phase queue active cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>Binning phase queue active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The number of cycles that the binning phase queue is processing work. The
      binning phase includes position shading, culling, and binning.
    </ShortDescription>
    <LongDescription>
      This expression increments every clock cycle when the command stream
      binning phase queue has at least one task issued for processing. The
      binning phase includes vertex position shading and primitive binning.
    </LongDescription>
    <Equation>
      MaliBinningQueuedCy - MaliBinningQueueAssignStallCy
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliBinningQueueUtil</MachineName>
    <StableID>405</StableID>
    <HumanName>Binning phase queue utilization</HumanName>
    <GroupName>GPU Utilization</GroupName>
    <GroupHumanName>Binning phase queue utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Higher better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The binning phase queue utilization compared against the GPU active
      cycles. The binning phase includes position shading, culling, and
      binning.
    </ShortDescription>
    <LongDescription>
      This expression defines the binning phase queue utilization compared
      against the GPU active cycles. The binning phase includes vertex position
      shading, culling, and primitive binning.

      For GPU bound content, it is expected that the GPU queues process work in
      parallel. The dominant queue must be close to 100% utilized to get the
      best performance. If no queue is dominant, but the GPU is fully utilized,
      then a serialization or dependency problem might be preventing queue
      overlap.
    </LongDescription>
    <Equation>
      (MaliBinningQueueActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCompQueuedCy</MachineName>
    <SourceName>ITER_COMP_ACTIVE</SourceName>
    <StableID>349</StableID>
    <HumanName>Compute work queued cycles</HumanName>
    <GroupName>GPU Queued Cycles</GroupName>
    <GroupHumanName>Compute queued</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of cycles that the compute queue has work queued.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the command stream compute
      queue has work queued. The count includes cycles when the queue is
      stalled because of endpoint contention.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCompQueueAssignStallCy</MachineName>
    <SourceName>ITER_COMP_READY_BLOCKED</SourceName>
    <StableID>33</StableID>
    <HumanName>Compute queue endpoint stall cycles</HumanName>
    <GroupName>GPU Wait Cycles</GroupName>
    <GroupHumanName>Compute queue endpoint stalls</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of cycles the compute queue is waiting for endpoints to be
      assigned.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when compute work is queued but
      cannot start because no endpoints have been assigned.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCompQueueActiveCy</MachineName>
    <StableID>26</StableID>
    <HumanName>Compute queue active cycles</HumanName>
    <GroupName>GPU Cycles</GroupName>
    <GroupHumanName>Compute queue active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The number of cycles that the compute queue is processing work.
    </ShortDescription>
    <LongDescription>
      This expression increments every clock cycle when the command stream
      compute queue has at least one task issued for processing.
    </LongDescription>
    <Equation>
      MaliCompQueuedCy - MaliCompQueueAssignStallCy
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCompQueueUtil</MachineName>
    <StableID>65543</StableID>
    <HumanName>Compute queue utilization</HumanName>
    <GroupName>GPU Utilization</GroupName>
    <GroupHumanName>Compute queue utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Higher better</Trend>
    <Visibility>Novice</Visibility>
    <ShortDescription>
      The compute queue utilization compared against the GPU active cycles.
    </ShortDescription>
    <LongDescription>
      This expression defines the compute queue utilization compared against
      the GPU active cycles.

      For GPU bound content, it is expected that the GPU queues process work in
      parallel. The dominant queue must be close to 100% utilized to get the
      best performance. If no queue is dominant, but the GPU is fully utilized,
      then a serialization or dependency problem might be preventing queue
      overlap.
    </LongDescription>
    <Equation>
      (MaliCompQueueActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliFragQueueTask</MachineName>
    <SourceName>JS0_TASKS</SourceName>
    <StableID>46</StableID>
    <HumanName>Fragment tasks</HumanName>
    <GroupName>GPU Tasks</GroupName>
    <GroupHumanName>Fragment tasks</GroupHumanName>
    <Units>tasks</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of fragment tasks processed.
    </ShortDescription>
    <LongDescription>
      This counter increments for every {{C::MaliFragQueueTaskSize.equation}} x
      {{C::MaliFragQueueTaskSize.equation}} pixel region of a render pass that
      is processed by the GPU. The processed region of a render pass can be
      smaller than the full size of the attached surfaces if the application's
      viewport and scissor settings prevent the whole image being rendered.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G31</GPU>
      <GPU>Mali-G51</GPU>
      <GPU>Mali-G52</GPU>
      <GPU>Mali-G71</GPU>
      <GPU>Mali-G72</GPU>
      <GPU>Mali-G76</GPU>
      <GPU>Mali-G77</GPU>
      <GPU>Mali-G78</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliFragQueueTask</MachineName>
    <SourceName>ITER_FRAG_TASK_COMPLETED</SourceName>
    <StableID>46</StableID>
    <HumanName>Fragment tasks</HumanName>
    <GroupName>GPU Tasks</GroupName>
    <GroupHumanName>Fragment tasks</GroupHumanName>
    <Units>tasks</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of fragment tasks processed.
    </ShortDescription>
    <LongDescription>
      This counter increments for every {{C::MaliFragQueueTaskSize.equation}} x
      {{C::MaliFragQueueTaskSize.equation}} pixel region of a render pass that
      is processed by the GPU. The processed region of a render pass can be
      smaller than the full size of the attached surfaces if the application's
      viewport and scissor settings prevent the whole image being rendered.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliMainQueueTask</MachineName>
    <SourceName>ITER_FRAG_TASK_COMPLETED</SourceName>
    <StableID>446</StableID>
    <HumanName>Main phase tasks</HumanName>
    <GroupName>GPU Tasks</GroupName>
    <GroupHumanName>Main phase tasks</GroupHumanName>
    <Units>tasks</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced application</Visibility>
    <ShortDescription>
      The number of fragment tasks processed.
    </ShortDescription>
    <LongDescription>
      This counter increments for every {{C::MaliMainQueueTaskSize.equation}} x
      {{C::MaliMainQueueTaskSize.equation}} pixel region of a render pass that
      is processed by the GPU. The processed region of a render pass can be
      smaller than the full size of the attached surfaces if the application's
      viewport and scissor settings prevent the whole image being rendered.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFMCUActiveCy</MachineName>
    <SourceName>MCU_ACTIVE</SourceName>
    <StableID>0</StableID>
    <HumanName>MCU active cycles</HumanName>
    <GroupName>CSF Cycles</GroupName>
    <GroupHumanName>MCU active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles when the CSF front-end MCU is actively processing.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the GPU command stream
      management microcontroller is executing. Cycles waiting for interrupts or
      events are not counted.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFMCUUtil</MachineName>
    <StableID>65541</StableID>
    <HumanName>Microcontroller utilization</HumanName>
    <GroupName>CSF Utilization</GroupName>
    <GroupHumanName>MCU utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Higher better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The CSF MCU utilization compared against the GPU active cycles.
    </ShortDescription>
    <LongDescription>
      This expression defines the microcontroller utilization compared against
      the GPU active cycles.

      High microcontroller load can be indicative of content using many
      emulated commands, such as command stream scheduling and synchronization
      operations.
    </LongDescription>
    <Equation>
      (MaliCSFMCUActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFLSUActiveCy</MachineName>
    <SourceName>LSU_ACTIVE</SourceName>
    <StableID>2</StableID>
    <HumanName>Command load/store unit active cycles</HumanName>
    <GroupName>CSF Cycles</GroupName>
    <GroupHumanName>LSU active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles that the load-store unit is processing commands.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the GPU command load/store
      unit is active.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFLSUUtil</MachineName>
    <StableID>316</StableID>
    <HumanName>Command load/store unit utilization</HumanName>
    <GroupName>CSF Utilization</GroupName>
    <GroupHumanName>LSU utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Higher better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The CSF load/store unit utilization compared against the GPU active
      cycles.
    </ShortDescription>
    <LongDescription>
      This expression defines the front-end load/store unit utilization
      compared against the GPU active cycles.
    </LongDescription>
    <Equation>
      (MaliCSFLSUActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFCEUActiveCy</MachineName>
    <SourceName>CEU_ACTIVE</SourceName>
    <StableID>5</StableID>
    <HumanName>Command execution unit active cycles</HumanName>
    <GroupName>CSF Cycles</GroupName>
    <GroupHumanName>CEU active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles that the CEU is processing commands.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when the GPU command execution
      unit is active.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFCEUUtil</MachineName>
    <StableID>317</StableID>
    <HumanName>Command execution unit utilization</HumanName>
    <GroupName>CSF Utilization</GroupName>
    <GroupHumanName>CEU utilization</GroupHumanName>
    <Units>percent</Units>
    <Trend>Higher better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The CSF command execution unit utilization compared against the GPU
      active cycles.
    </ShortDescription>
    <LongDescription>
      This expression defines the front-end command execution unit utilization
      compared against the GPU active cycles.
    </LongDescription>
    <Equation>
      (MaliCSFCEUActiveCy / MaliGPUActiveCy) * 100
    </Equation>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFCS0ActiveCy</MachineName>
    <SourceName>CSHWIF0_ENABLED</SourceName>
    <StableID>10</StableID>
    <HumanName>Command stream 0 active cycles</HumanName>
    <GroupName>CSF Stream Cycles</GroupName>
    <GroupHumanName>CS0 active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles that command stream interface 0 contained an enabled
      command stream.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when command stream interface 0
      contained a command stream. This does not necessarily indicate that the
      command stream was actively being processed by the main GPU.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFCS1ActiveCy</MachineName>
    <SourceName>CSHWIF1_ENABLED</SourceName>
    <StableID>14</StableID>
    <HumanName>Command stream 1 active cycles</HumanName>
    <GroupName>CSF Stream Cycles</GroupName>
    <GroupHumanName>CS1 active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles that command stream interface 1 contained an enabled
      command stream.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when command stream interface 1
      contained a command stream. This does not necessarily indicate that the
      command stream was actively being processed by the main GPU.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFCS2ActiveCy</MachineName>
    <SourceName>CSHWIF2_ENABLED</SourceName>
    <StableID>18</StableID>
    <HumanName>Command stream 2 active cycles</HumanName>
    <GroupName>CSF Stream Cycles</GroupName>
    <GroupHumanName>CS2 active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles that command stream interface 2 contained an enabled
      command stream.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when command stream interface 2
      contained a command stream. This does not necessarily indicate that the
      command stream was actively being processed by the main GPU.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFCS3ActiveCy</MachineName>
    <SourceName>CSHWIF3_ENABLED</SourceName>
    <StableID>22</StableID>
    <HumanName>Command stream 3 active cycles</HumanName>
    <GroupName>CSF Stream Cycles</GroupName>
    <GroupHumanName>CS3 active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles that command stream interface 3 contained an enabled
      command stream.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when command stream interface 3
      contained a command stream. This does not necessarily indicate that the
      command stream was actively being processed by the main GPU.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G710</GPU>
      <GPU>Mali-G715</GPU>
      <GPU>Mali-G720</GPU>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFCS4ActiveCy</MachineName>
    <SourceName>CSHWIF4_ENABLED</SourceName>
    <StableID>354</StableID>
    <HumanName>Command stream 4 active cycles</HumanName>
    <GroupName>CSF Stream Cycles</GroupName>
    <GroupHumanName>CS4 active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles that command stream interface 4 contained an enabled
      command stream.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when command stream interface 4
      contained a command stream. This does not necessarily indicate that the
      command stream was actively being processed by the main GPU.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
  <!-- ==================================================================== -->
  <CounterInfo>
    <MachineName>MaliCSFCS5ActiveCy</MachineName>
    <SourceName>CSHWIF5_ENABLED</SourceName>
    <StableID>355</StableID>
    <HumanName>Command stream 5 active cycles</HumanName>
    <GroupName>CSF Stream Cycles</GroupName>
    <GroupHumanName>CS5 active</GroupHumanName>
    <Units>cycles</Units>
    <Trend>Lower better</Trend>
    <Visibility>Advanced system</Visibility>
    <ShortDescription>
      The number of cycles that command stream interface 5 contained an enabled
      command stream.
    </ShortDescription>
    <LongDescription>
      This counter increments every clock cycle when command stream interface 5
      contained a command stream. This does not necessarily indicate that the
      command stream was actively being processed by the main GPU.
    </LongDescription>
    <SupportedGPUs>
      <GPU>Mali-G725</GPU>
      <GPU>Mali G1</GPU>
    </SupportedGPUs>
  </CounterInfo>
</CounterInfoList>
