
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: C:\Microchip\Libero_SoC_v2024.2\SynplifyPro
OS: Windows 10 or later
Hostname: SVD-LT-C75683

Implementation : synthesis

# Written on Wed Oct 22 21:52:20 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\tcl_monster\libero_projects\counter_demo\designer\counter\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start         Requested     Requested     Clock        Clock                Clock
Level     Clock         Frequency     Period        Type         Group                Load 
-------------------------------------------------------------------------------------------
0 -       clk_50mhz     50.0 MHz      20.000        declared     default_clkgroup     32   
===========================================================================================


Clock Load Summary
******************

              Clock     Source              Clock Pin          Non-clock Pin     Non-clock Pin
Clock         Load      Pin                 Seq Example        Seq Example       Comb Example 
----------------------------------------------------------------------------------------------
clk_50mhz     32        clk_50mhz(port)     led_reg[7:0].C     -                 I_1.A(CLKINT)
==============================================================================================
