
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003664  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08003770  08003770  00004770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003844  08003844  0000508c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003844  08003844  00004844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800384c  0800384c  0000508c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800384c  0800384c  0000484c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003850  08003850  00004850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000008c  20000000  08003854  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001320  2000008c  080038e0  0000508c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200013ac  080038e0  000053ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c67  00000000  00000000  000050b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d99  00000000  00000000  0000dd1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  0000fab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000830  00000000  00000000  00010570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001782a  00000000  00000000  00010da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c20a  00000000  00000000  000285ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000864e5  00000000  00000000  000347d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bacb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003074  00000000  00000000  000bacfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000040  00000000  00000000  000bdd70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000008c 	.word	0x2000008c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003758 	.word	0x08003758

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000090 	.word	0x20000090
 8000148:	08003758 	.word	0x08003758

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <subKeyProcess>:
int button_buffer1[N_BUTTONS];
int button_buffer2[N_BUTTONS];
int button_buffer3[N_BUTTONS];
int press_timer[N_BUTTONS];

void subKeyProcess(int index) {
 8000160:	b480      	push	{r7}
 8000162:	b083      	sub	sp, #12
 8000164:	af00      	add	r7, sp, #0
 8000166:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000168:	4a04      	ldr	r2, [pc, #16]	@ (800017c <subKeyProcess+0x1c>)
 800016a:	687b      	ldr	r3, [r7, #4]
 800016c:	2101      	movs	r1, #1
 800016e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000172:	bf00      	nop
 8000174:	370c      	adds	r7, #12
 8000176:	46bd      	mov	sp, r7
 8000178:	bc80      	pop	{r7}
 800017a:	4770      	bx	lr
 800017c:	200000a8 	.word	0x200000a8

08000180 <isButtonPressed>:

int isButtonPressed() {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
	for (int i = 0; i < N_BUTTONS; i++) {
 8000186:	2300      	movs	r3, #0
 8000188:	607b      	str	r3, [r7, #4]
 800018a:	e010      	b.n	80001ae <isButtonPressed+0x2e>
		if (button_flag[i]) {
 800018c:	4a0c      	ldr	r2, [pc, #48]	@ (80001c0 <isButtonPressed+0x40>)
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000194:	2b00      	cmp	r3, #0
 8000196:	d007      	beq.n	80001a8 <isButtonPressed+0x28>
			button_flag[i] = 0;
 8000198:	4a09      	ldr	r2, [pc, #36]	@ (80001c0 <isButtonPressed+0x40>)
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	2100      	movs	r1, #0
 800019e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return i + 1;
 80001a2:	687b      	ldr	r3, [r7, #4]
 80001a4:	3301      	adds	r3, #1
 80001a6:	e006      	b.n	80001b6 <isButtonPressed+0x36>
	for (int i = 0; i < N_BUTTONS; i++) {
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	3301      	adds	r3, #1
 80001ac:	607b      	str	r3, [r7, #4]
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	2b04      	cmp	r3, #4
 80001b2:	ddeb      	ble.n	800018c <isButtonPressed+0xc>
		}
	}
	return 0;
 80001b4:	2300      	movs	r3, #0
}
 80001b6:	4618      	mov	r0, r3
 80001b8:	370c      	adds	r7, #12
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bc80      	pop	{r7}
 80001be:	4770      	bx	lr
 80001c0:	200000a8 	.word	0x200000a8

080001c4 <getKeyInput>:
		}
	}
	return 0;
}

void getKeyInput() {
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b082      	sub	sp, #8
 80001c8:	af00      	add	r7, sp, #0
	// MODE
	button_buffer1[0] = button_buffer2[0];
 80001ca:	4b56      	ldr	r3, [pc, #344]	@ (8000324 <getKeyInput+0x160>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	4a56      	ldr	r2, [pc, #344]	@ (8000328 <getKeyInput+0x164>)
 80001d0:	6013      	str	r3, [r2, #0]
	button_buffer2[0] = button_buffer3[0];
 80001d2:	4b56      	ldr	r3, [pc, #344]	@ (800032c <getKeyInput+0x168>)
 80001d4:	681b      	ldr	r3, [r3, #0]
 80001d6:	4a53      	ldr	r2, [pc, #332]	@ (8000324 <getKeyInput+0x160>)
 80001d8:	6013      	str	r3, [r2, #0]
	button_buffer3[0] = HAL_GPIO_ReadPin(MODE_GPIO_Port, MODE_Pin);
 80001da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001de:	4854      	ldr	r0, [pc, #336]	@ (8000330 <getKeyInput+0x16c>)
 80001e0:	f001 fe04 	bl	8001dec <HAL_GPIO_ReadPin>
 80001e4:	4603      	mov	r3, r0
 80001e6:	461a      	mov	r2, r3
 80001e8:	4b50      	ldr	r3, [pc, #320]	@ (800032c <getKeyInput+0x168>)
 80001ea:	601a      	str	r2, [r3, #0]

	//INCREASE
	button_buffer1[1] = button_buffer2[1];
 80001ec:	4b4d      	ldr	r3, [pc, #308]	@ (8000324 <getKeyInput+0x160>)
 80001ee:	685b      	ldr	r3, [r3, #4]
 80001f0:	4a4d      	ldr	r2, [pc, #308]	@ (8000328 <getKeyInput+0x164>)
 80001f2:	6053      	str	r3, [r2, #4]
	button_buffer2[1] = button_buffer3[1];
 80001f4:	4b4d      	ldr	r3, [pc, #308]	@ (800032c <getKeyInput+0x168>)
 80001f6:	685b      	ldr	r3, [r3, #4]
 80001f8:	4a4a      	ldr	r2, [pc, #296]	@ (8000324 <getKeyInput+0x160>)
 80001fa:	6053      	str	r3, [r2, #4]
	button_buffer3[1] = HAL_GPIO_ReadPin(INCREASE_GPIO_Port, INCREASE_Pin);
 80001fc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000200:	484c      	ldr	r0, [pc, #304]	@ (8000334 <getKeyInput+0x170>)
 8000202:	f001 fdf3 	bl	8001dec <HAL_GPIO_ReadPin>
 8000206:	4603      	mov	r3, r0
 8000208:	461a      	mov	r2, r3
 800020a:	4b48      	ldr	r3, [pc, #288]	@ (800032c <getKeyInput+0x168>)
 800020c:	605a      	str	r2, [r3, #4]

	// SET
	button_buffer1[2] = button_buffer2[2];
 800020e:	4b45      	ldr	r3, [pc, #276]	@ (8000324 <getKeyInput+0x160>)
 8000210:	689b      	ldr	r3, [r3, #8]
 8000212:	4a45      	ldr	r2, [pc, #276]	@ (8000328 <getKeyInput+0x164>)
 8000214:	6093      	str	r3, [r2, #8]
	button_buffer2[2] = button_buffer3[2];
 8000216:	4b45      	ldr	r3, [pc, #276]	@ (800032c <getKeyInput+0x168>)
 8000218:	689b      	ldr	r3, [r3, #8]
 800021a:	4a42      	ldr	r2, [pc, #264]	@ (8000324 <getKeyInput+0x160>)
 800021c:	6093      	str	r3, [r2, #8]
	button_buffer3[2] = HAL_GPIO_ReadPin(SET_GPIO_Port, SET_Pin);
 800021e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000222:	4844      	ldr	r0, [pc, #272]	@ (8000334 <getKeyInput+0x170>)
 8000224:	f001 fde2 	bl	8001dec <HAL_GPIO_ReadPin>
 8000228:	4603      	mov	r3, r0
 800022a:	461a      	mov	r2, r3
 800022c:	4b3f      	ldr	r3, [pc, #252]	@ (800032c <getKeyInput+0x168>)
 800022e:	609a      	str	r2, [r3, #8]

	// PED1
	button_buffer1[3] = button_buffer2[3];
 8000230:	4b3c      	ldr	r3, [pc, #240]	@ (8000324 <getKeyInput+0x160>)
 8000232:	68db      	ldr	r3, [r3, #12]
 8000234:	4a3c      	ldr	r2, [pc, #240]	@ (8000328 <getKeyInput+0x164>)
 8000236:	60d3      	str	r3, [r2, #12]
	button_buffer2[3] = button_buffer3[3];
 8000238:	4b3c      	ldr	r3, [pc, #240]	@ (800032c <getKeyInput+0x168>)
 800023a:	68db      	ldr	r3, [r3, #12]
 800023c:	4a39      	ldr	r2, [pc, #228]	@ (8000324 <getKeyInput+0x160>)
 800023e:	60d3      	str	r3, [r2, #12]
	button_buffer3[3] = HAL_GPIO_ReadPin(PED1_GPIO_Port, PED1_Pin);
 8000240:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000244:	483c      	ldr	r0, [pc, #240]	@ (8000338 <getKeyInput+0x174>)
 8000246:	f001 fdd1 	bl	8001dec <HAL_GPIO_ReadPin>
 800024a:	4603      	mov	r3, r0
 800024c:	461a      	mov	r2, r3
 800024e:	4b37      	ldr	r3, [pc, #220]	@ (800032c <getKeyInput+0x168>)
 8000250:	60da      	str	r2, [r3, #12]

	// PED2
	button_buffer1[4] = button_buffer2[4];
 8000252:	4b34      	ldr	r3, [pc, #208]	@ (8000324 <getKeyInput+0x160>)
 8000254:	691b      	ldr	r3, [r3, #16]
 8000256:	4a34      	ldr	r2, [pc, #208]	@ (8000328 <getKeyInput+0x164>)
 8000258:	6113      	str	r3, [r2, #16]
	button_buffer2[4] = button_buffer3[4];
 800025a:	4b34      	ldr	r3, [pc, #208]	@ (800032c <getKeyInput+0x168>)
 800025c:	691b      	ldr	r3, [r3, #16]
 800025e:	4a31      	ldr	r2, [pc, #196]	@ (8000324 <getKeyInput+0x160>)
 8000260:	6113      	str	r3, [r2, #16]
	button_buffer3[4] = HAL_GPIO_ReadPin(PED2_GPIO_Port, PED2_Pin);
 8000262:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000266:	4834      	ldr	r0, [pc, #208]	@ (8000338 <getKeyInput+0x174>)
 8000268:	f001 fdc0 	bl	8001dec <HAL_GPIO_ReadPin>
 800026c:	4603      	mov	r3, r0
 800026e:	461a      	mov	r2, r3
 8000270:	4b2e      	ldr	r3, [pc, #184]	@ (800032c <getKeyInput+0x168>)
 8000272:	611a      	str	r2, [r3, #16]


	for (int i = 0; i < N_BUTTONS; i++) {
 8000274:	2300      	movs	r3, #0
 8000276:	607b      	str	r3, [r7, #4]
 8000278:	e04c      	b.n	8000314 <getKeyInput+0x150>
		if ((button_buffer1[i] == button_buffer2[i]) && (button_buffer2[i] == button_buffer3[i])) {
 800027a:	4a2b      	ldr	r2, [pc, #172]	@ (8000328 <getKeyInput+0x164>)
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000282:	4928      	ldr	r1, [pc, #160]	@ (8000324 <getKeyInput+0x160>)
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800028a:	429a      	cmp	r2, r3
 800028c:	d13f      	bne.n	800030e <getKeyInput+0x14a>
 800028e:	4a25      	ldr	r2, [pc, #148]	@ (8000324 <getKeyInput+0x160>)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000296:	4925      	ldr	r1, [pc, #148]	@ (800032c <getKeyInput+0x168>)
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800029e:	429a      	cmp	r2, r3
 80002a0:	d135      	bne.n	800030e <getKeyInput+0x14a>
			if (button_state[i] != button_buffer3[i]) {
 80002a2:	4a26      	ldr	r2, [pc, #152]	@ (800033c <getKeyInput+0x178>)
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002aa:	4920      	ldr	r1, [pc, #128]	@ (800032c <getKeyInput+0x168>)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d016      	beq.n	80002e4 <getKeyInput+0x120>
				button_state[i] = button_buffer3[i];
 80002b6:	4a1d      	ldr	r2, [pc, #116]	@ (800032c <getKeyInput+0x168>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002be:	491f      	ldr	r1, [pc, #124]	@ (800033c <getKeyInput+0x178>)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (button_state[i] == PRESSED_STATE) {
 80002c6:	4a1d      	ldr	r2, [pc, #116]	@ (800033c <getKeyInput+0x178>)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d11d      	bne.n	800030e <getKeyInput+0x14a>
					subKeyProcess(i);
 80002d2:	6878      	ldr	r0, [r7, #4]
 80002d4:	f7ff ff44 	bl	8000160 <subKeyProcess>
					press_timer[i] = LONG_PRESS_TIME;
 80002d8:	4a19      	ldr	r2, [pc, #100]	@ (8000340 <getKeyInput+0x17c>)
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	21c8      	movs	r1, #200	@ 0xc8
 80002de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002e2:	e014      	b.n	800030e <getKeyInput+0x14a>
				}
			} else {
				if (button_state[i] == PRESSED_STATE) {
 80002e4:	4a15      	ldr	r2, [pc, #84]	@ (800033c <getKeyInput+0x178>)
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d10e      	bne.n	800030e <getKeyInput+0x14a>
					if (press_timer[i] > 0) {
 80002f0:	4a13      	ldr	r2, [pc, #76]	@ (8000340 <getKeyInput+0x17c>)
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	dd08      	ble.n	800030e <getKeyInput+0x14a>
						press_timer[i]--;
 80002fc:	4a10      	ldr	r2, [pc, #64]	@ (8000340 <getKeyInput+0x17c>)
 80002fe:	687b      	ldr	r3, [r7, #4]
 8000300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000304:	1e5a      	subs	r2, r3, #1
 8000306:	490e      	ldr	r1, [pc, #56]	@ (8000340 <getKeyInput+0x17c>)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < N_BUTTONS; i++) {
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	3301      	adds	r3, #1
 8000312:	607b      	str	r3, [r7, #4]
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	2b04      	cmp	r3, #4
 8000318:	ddaf      	ble.n	800027a <getKeyInput+0xb6>
					}
				}
			}
		}
	}
}
 800031a:	bf00      	nop
 800031c:	bf00      	nop
 800031e:	3708      	adds	r7, #8
 8000320:	46bd      	mov	sp, r7
 8000322:	bd80      	pop	{r7, pc}
 8000324:	200000d0 	.word	0x200000d0
 8000328:	200000bc 	.word	0x200000bc
 800032c:	200000e4 	.word	0x200000e4
 8000330:	40011000 	.word	0x40011000
 8000334:	40010800 	.word	0x40010800
 8000338:	40010c00 	.word	0x40010c00
 800033c:	20000000 	.word	0x20000000
 8000340:	200000f8 	.word	0x200000f8

08000344 <Task_Button_Read>:


void Task_Button_Read(void) {
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
    getKeyInput();
 8000348:	f7ff ff3c 	bl	80001c4 <getKeyInput>
    check_button();
 800034c:	f000 fa1c 	bl	8000788 <check_button>
   // check_pedestrian_button();
}
 8000350:	bf00      	nop
 8000352:	bd80      	pop	{r7, pc}

08000354 <lcd_update_line>:

// ============================================================
// LCD UTIL
// ============================================================

void lcd_update_line(int row, const char* text) {
 8000354:	b580      	push	{r7, lr}
 8000356:	b084      	sub	sp, #16
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
 800035c:	6039      	str	r1, [r7, #0]
    char* buf = (row == 0) ? lcd_line0 : lcd_line1;
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	2b00      	cmp	r3, #0
 8000362:	d101      	bne.n	8000368 <lcd_update_line+0x14>
 8000364:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <lcd_update_line+0x4c>)
 8000366:	e000      	b.n	800036a <lcd_update_line+0x16>
 8000368:	4b0e      	ldr	r3, [pc, #56]	@ (80003a4 <lcd_update_line+0x50>)
 800036a:	60fb      	str	r3, [r7, #12]
    if (strcmp(buf, text) == 0) return;  // Không đổi → khỏi ghi
 800036c:	6839      	ldr	r1, [r7, #0]
 800036e:	68f8      	ldr	r0, [r7, #12]
 8000370:	f7ff feec 	bl	800014c <strcmp>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d00d      	beq.n	8000396 <lcd_update_line+0x42>

    strcpy(buf, text);
 800037a:	6839      	ldr	r1, [r7, #0]
 800037c:	68f8      	ldr	r0, [r7, #12]
 800037e:	f002 fd89 	bl	8002e94 <strcpy>
    LCD_GotoXY(row, 0);
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	b2db      	uxtb	r3, r3
 8000386:	2100      	movs	r1, #0
 8000388:	4618      	mov	r0, r3
 800038a:	f000 fdce 	bl	8000f2a <LCD_GotoXY>
    LCD_Send_String(text);
 800038e:	6838      	ldr	r0, [r7, #0]
 8000390:	f000 fdb6 	bl	8000f00 <LCD_Send_String>
 8000394:	e000      	b.n	8000398 <lcd_update_line+0x44>
    if (strcmp(buf, text) == 0) return;  // Không đổi → khỏi ghi
 8000396:	bf00      	nop
}
 8000398:	3710      	adds	r7, #16
 800039a:	46bd      	mov	sp, r7
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	20000154 	.word	0x20000154
 80003a4:	20000168 	.word	0x20000168

080003a8 <lcd_show_auto_mode>:

// Hiển thị AUTO MODE + Pedestrian
void lcd_show_auto_mode(int t1, int t2) {
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b08e      	sub	sp, #56	@ 0x38
 80003ac:	af02      	add	r7, sp, #8
 80003ae:	6078      	str	r0, [r7, #4]
 80003b0:	6039      	str	r1, [r7, #0]
    char line0[17];
    char line1[17];

    char p1c = (ped1_state == 0) ? 'O' : (ped1_state == 1 ? 'R' : 'G');
 80003b2:	4b21      	ldr	r3, [pc, #132]	@ (8000438 <lcd_show_auto_mode+0x90>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d007      	beq.n	80003ca <lcd_show_auto_mode+0x22>
 80003ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000438 <lcd_show_auto_mode+0x90>)
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	2b01      	cmp	r3, #1
 80003c0:	d101      	bne.n	80003c6 <lcd_show_auto_mode+0x1e>
 80003c2:	2352      	movs	r3, #82	@ 0x52
 80003c4:	e002      	b.n	80003cc <lcd_show_auto_mode+0x24>
 80003c6:	2347      	movs	r3, #71	@ 0x47
 80003c8:	e000      	b.n	80003cc <lcd_show_auto_mode+0x24>
 80003ca:	234f      	movs	r3, #79	@ 0x4f
 80003cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    char p2c = (ped2_state == 0) ? 'O' : (ped2_state == 1 ? 'R' : 'G');
 80003d0:	4b1a      	ldr	r3, [pc, #104]	@ (800043c <lcd_show_auto_mode+0x94>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d007      	beq.n	80003e8 <lcd_show_auto_mode+0x40>
 80003d8:	4b18      	ldr	r3, [pc, #96]	@ (800043c <lcd_show_auto_mode+0x94>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	2b01      	cmp	r3, #1
 80003de:	d101      	bne.n	80003e4 <lcd_show_auto_mode+0x3c>
 80003e0:	2352      	movs	r3, #82	@ 0x52
 80003e2:	e002      	b.n	80003ea <lcd_show_auto_mode+0x42>
 80003e4:	2347      	movs	r3, #71	@ 0x47
 80003e6:	e000      	b.n	80003ea <lcd_show_auto_mode+0x42>
 80003e8:	234f      	movs	r3, #79	@ 0x4f
 80003ea:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

    // Dòng 0: chế độ + trạng thái người đi bộ
    // AUTO P1:G P2:R
    snprintf(line0, sizeof(line0), "AUTO P1:%c P2:%c", p1c, p2c);
 80003ee:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80003f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80003f6:	f107 001c 	add.w	r0, r7, #28
 80003fa:	9300      	str	r3, [sp, #0]
 80003fc:	4613      	mov	r3, r2
 80003fe:	4a10      	ldr	r2, [pc, #64]	@ (8000440 <lcd_show_auto_mode+0x98>)
 8000400:	2111      	movs	r1, #17
 8000402:	f002 fcdd 	bl	8002dc0 <sniprintf>

    // Dòng 1: thời gian 2 hướng
    // R1:xx  R2:yy
    snprintf(line1, sizeof(line1), "R1:%02d  R2:%02d ", t1, t2);
 8000406:	f107 0008 	add.w	r0, r7, #8
 800040a:	683b      	ldr	r3, [r7, #0]
 800040c:	9300      	str	r3, [sp, #0]
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	4a0c      	ldr	r2, [pc, #48]	@ (8000444 <lcd_show_auto_mode+0x9c>)
 8000412:	2111      	movs	r1, #17
 8000414:	f002 fcd4 	bl	8002dc0 <sniprintf>

    lcd_update_line(0, line0);
 8000418:	f107 031c 	add.w	r3, r7, #28
 800041c:	4619      	mov	r1, r3
 800041e:	2000      	movs	r0, #0
 8000420:	f7ff ff98 	bl	8000354 <lcd_update_line>
    lcd_update_line(1, line1);
 8000424:	f107 0308 	add.w	r3, r7, #8
 8000428:	4619      	mov	r1, r3
 800042a:	2001      	movs	r0, #1
 800042c:	f7ff ff92 	bl	8000354 <lcd_update_line>
}
 8000430:	bf00      	nop
 8000432:	3730      	adds	r7, #48	@ 0x30
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	20000130 	.word	0x20000130
 800043c:	20000140 	.word	0x20000140
 8000440:	08003770 	.word	0x08003770
 8000444:	08003784 	.word	0x08003784

08000448 <lcd_show_config>:

// Hiển thị CONFIG MODE
void lcd_show_config(int mode, int inc_value) {
 8000448:	b580      	push	{r7, lr}
 800044a:	b090      	sub	sp, #64	@ 0x40
 800044c:	af02      	add	r7, sp, #8
 800044e:	6078      	str	r0, [r7, #4]
 8000450:	6039      	str	r1, [r7, #0]
    char line0[17];
    char line1[17];

    int set_value =
        (mode == MODE_2) ? red_time :
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	2b02      	cmp	r3, #2
 8000456:	d008      	beq.n	800046a <lcd_show_config+0x22>
        (mode == MODE_3) ? yellow_time :
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	2b03      	cmp	r3, #3
 800045c:	d102      	bne.n	8000464 <lcd_show_config+0x1c>
 800045e:	4b21      	ldr	r3, [pc, #132]	@ (80004e4 <lcd_show_config+0x9c>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	e004      	b.n	800046e <lcd_show_config+0x26>
 8000464:	4b20      	ldr	r3, [pc, #128]	@ (80004e8 <lcd_show_config+0xa0>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	e001      	b.n	800046e <lcd_show_config+0x26>
        (mode == MODE_2) ? red_time :
 800046a:	4b20      	ldr	r3, [pc, #128]	@ (80004ec <lcd_show_config+0xa4>)
 800046c:	681b      	ldr	r3, [r3, #0]
    int set_value =
 800046e:	637b      	str	r3, [r7, #52]	@ 0x34
                           green_time;

    if (mode == MODE_2)       snprintf(line0, sizeof(line0), "CONFIG: RED    ");
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	2b02      	cmp	r3, #2
 8000474:	d107      	bne.n	8000486 <lcd_show_config+0x3e>
 8000476:	f107 0320 	add.w	r3, r7, #32
 800047a:	4a1d      	ldr	r2, [pc, #116]	@ (80004f0 <lcd_show_config+0xa8>)
 800047c:	2111      	movs	r1, #17
 800047e:	4618      	mov	r0, r3
 8000480:	f002 fc9e 	bl	8002dc0 <sniprintf>
 8000484:	e014      	b.n	80004b0 <lcd_show_config+0x68>
    else if (mode == MODE_3)  snprintf(line0, sizeof(line0), "CONFIG:YELLOW  ");
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	2b03      	cmp	r3, #3
 800048a:	d107      	bne.n	800049c <lcd_show_config+0x54>
 800048c:	f107 0320 	add.w	r3, r7, #32
 8000490:	4a18      	ldr	r2, [pc, #96]	@ (80004f4 <lcd_show_config+0xac>)
 8000492:	2111      	movs	r1, #17
 8000494:	4618      	mov	r0, r3
 8000496:	f002 fc93 	bl	8002dc0 <sniprintf>
 800049a:	e009      	b.n	80004b0 <lcd_show_config+0x68>
    else if (mode == MODE_4)  snprintf(line0, sizeof(line0), "CONFIG: GREEN  ");
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	2b04      	cmp	r3, #4
 80004a0:	d106      	bne.n	80004b0 <lcd_show_config+0x68>
 80004a2:	f107 0320 	add.w	r3, r7, #32
 80004a6:	4a14      	ldr	r2, [pc, #80]	@ (80004f8 <lcd_show_config+0xb0>)
 80004a8:	2111      	movs	r1, #17
 80004aa:	4618      	mov	r0, r3
 80004ac:	f002 fc88 	bl	8002dc0 <sniprintf>

    snprintf(line1, sizeof(line1), "INC:%02d SET:%02d ", inc_value, set_value);
 80004b0:	f107 000c 	add.w	r0, r7, #12
 80004b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80004b6:	9300      	str	r3, [sp, #0]
 80004b8:	683b      	ldr	r3, [r7, #0]
 80004ba:	4a10      	ldr	r2, [pc, #64]	@ (80004fc <lcd_show_config+0xb4>)
 80004bc:	2111      	movs	r1, #17
 80004be:	f002 fc7f 	bl	8002dc0 <sniprintf>

    lcd_update_line(0, line0);
 80004c2:	f107 0320 	add.w	r3, r7, #32
 80004c6:	4619      	mov	r1, r3
 80004c8:	2000      	movs	r0, #0
 80004ca:	f7ff ff43 	bl	8000354 <lcd_update_line>
    lcd_update_line(1, line1);
 80004ce:	f107 030c 	add.w	r3, r7, #12
 80004d2:	4619      	mov	r1, r3
 80004d4:	2001      	movs	r0, #1
 80004d6:	f7ff ff3d 	bl	8000354 <lcd_update_line>
}
 80004da:	bf00      	nop
 80004dc:	3738      	adds	r7, #56	@ 0x38
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	20000024 	.word	0x20000024
 80004e8:	20000028 	.word	0x20000028
 80004ec:	20000020 	.word	0x20000020
 80004f0:	08003798 	.word	0x08003798
 80004f4:	080037a8 	.word	0x080037a8
 80004f8:	080037b8 	.word	0x080037b8
 80004fc:	080037c8 	.word	0x080037c8

08000500 <setTrafficLED>:

// ============================================================
// LED GIAO THÔNG & PEDESTRIAN
// ============================================================

void setTrafficLED(int r1, int y1, int g1, int r2, int y2, int g2) {
 8000500:	b580      	push	{r7, lr}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
 8000506:	60f8      	str	r0, [r7, #12]
 8000508:	60b9      	str	r1, [r7, #8]
 800050a:	607a      	str	r2, [r7, #4]
 800050c:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, NAV1R_Pin, r1 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800050e:	68fb      	ldr	r3, [r7, #12]
 8000510:	2b00      	cmp	r3, #0
 8000512:	bf0c      	ite	eq
 8000514:	2301      	moveq	r3, #1
 8000516:	2300      	movne	r3, #0
 8000518:	b2db      	uxtb	r3, r3
 800051a:	461a      	mov	r2, r3
 800051c:	2104      	movs	r1, #4
 800051e:	481f      	ldr	r0, [pc, #124]	@ (800059c <setTrafficLED+0x9c>)
 8000520:	f001 fc7b 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, NAV1Y_Pin, y1 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	2b00      	cmp	r3, #0
 8000528:	bf0c      	ite	eq
 800052a:	2301      	moveq	r3, #1
 800052c:	2300      	movne	r3, #0
 800052e:	b2db      	uxtb	r3, r3
 8000530:	461a      	mov	r2, r3
 8000532:	2102      	movs	r1, #2
 8000534:	4819      	ldr	r0, [pc, #100]	@ (800059c <setTrafficLED+0x9c>)
 8000536:	f001 fc70 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, NAV1G_Pin, g1 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b00      	cmp	r3, #0
 800053e:	bf0c      	ite	eq
 8000540:	2301      	moveq	r3, #1
 8000542:	2300      	movne	r3, #0
 8000544:	b2db      	uxtb	r3, r3
 8000546:	461a      	mov	r2, r3
 8000548:	2101      	movs	r1, #1
 800054a:	4814      	ldr	r0, [pc, #80]	@ (800059c <setTrafficLED+0x9c>)
 800054c:	f001 fc65 	bl	8001e1a <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOA, NAV2R_Pin, r2 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	2b00      	cmp	r3, #0
 8000554:	bf0c      	ite	eq
 8000556:	2301      	moveq	r3, #1
 8000558:	2300      	movne	r3, #0
 800055a:	b2db      	uxtb	r3, r3
 800055c:	461a      	mov	r2, r3
 800055e:	2120      	movs	r1, #32
 8000560:	480e      	ldr	r0, [pc, #56]	@ (800059c <setTrafficLED+0x9c>)
 8000562:	f001 fc5a 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, NAV2Y_Pin, y2 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000566:	69bb      	ldr	r3, [r7, #24]
 8000568:	2b00      	cmp	r3, #0
 800056a:	bf0c      	ite	eq
 800056c:	2301      	moveq	r3, #1
 800056e:	2300      	movne	r3, #0
 8000570:	b2db      	uxtb	r3, r3
 8000572:	461a      	mov	r2, r3
 8000574:	2110      	movs	r1, #16
 8000576:	4809      	ldr	r0, [pc, #36]	@ (800059c <setTrafficLED+0x9c>)
 8000578:	f001 fc4f 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, NAV2G_Pin, g2 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800057c:	69fb      	ldr	r3, [r7, #28]
 800057e:	2b00      	cmp	r3, #0
 8000580:	bf0c      	ite	eq
 8000582:	2301      	moveq	r3, #1
 8000584:	2300      	movne	r3, #0
 8000586:	b2db      	uxtb	r3, r3
 8000588:	461a      	mov	r2, r3
 800058a:	2108      	movs	r1, #8
 800058c:	4803      	ldr	r0, [pc, #12]	@ (800059c <setTrafficLED+0x9c>)
 800058e:	f001 fc44 	bl	8001e1a <HAL_GPIO_WritePin>
}
 8000592:	bf00      	nop
 8000594:	3710      	adds	r7, #16
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40010800 	.word	0x40010800

080005a0 <enterState>:

void enterState(int new_state, int r1, int y1, int g1, int r2, int y2, int g2) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b086      	sub	sp, #24
 80005a4:	af02      	add	r7, sp, #8
 80005a6:	60f8      	str	r0, [r7, #12]
 80005a8:	60b9      	str	r1, [r7, #8]
 80005aa:	607a      	str	r2, [r7, #4]
 80005ac:	603b      	str	r3, [r7, #0]
    status = new_state;
 80005ae:	4a08      	ldr	r2, [pc, #32]	@ (80005d0 <enterState+0x30>)
 80005b0:	68fb      	ldr	r3, [r7, #12]
 80005b2:	6013      	str	r3, [r2, #0]
    setTrafficLED(r1, y1, g1, r2, y2, g2);
 80005b4:	6a3b      	ldr	r3, [r7, #32]
 80005b6:	9301      	str	r3, [sp, #4]
 80005b8:	69fb      	ldr	r3, [r7, #28]
 80005ba:	9300      	str	r3, [sp, #0]
 80005bc:	69bb      	ldr	r3, [r7, #24]
 80005be:	683a      	ldr	r2, [r7, #0]
 80005c0:	6879      	ldr	r1, [r7, #4]
 80005c2:	68b8      	ldr	r0, [r7, #8]
 80005c4:	f7ff ff9c 	bl	8000500 <setTrafficLED>
}
 80005c8:	bf00      	nop
 80005ca:	3710      	adds	r7, #16
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	2000010c 	.word	0x2000010c

080005d4 <setPed1LED>:

// LED người đi bộ raw
void setPed1LED(int red, int green) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, PED1_R_Pin, red   ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	bf0c      	ite	eq
 80005e4:	2301      	moveq	r3, #1
 80005e6:	2300      	movne	r3, #0
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	461a      	mov	r2, r3
 80005ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005f0:	4809      	ldr	r0, [pc, #36]	@ (8000618 <setPed1LED+0x44>)
 80005f2:	f001 fc12 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, PED1_G_Pin, green ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80005f6:	683b      	ldr	r3, [r7, #0]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	bf0c      	ite	eq
 80005fc:	2301      	moveq	r3, #1
 80005fe:	2300      	movne	r3, #0
 8000600:	b2db      	uxtb	r3, r3
 8000602:	461a      	mov	r2, r3
 8000604:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000608:	4803      	ldr	r0, [pc, #12]	@ (8000618 <setPed1LED+0x44>)
 800060a:	f001 fc06 	bl	8001e1a <HAL_GPIO_WritePin>
}
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	40010800 	.word	0x40010800

0800061c <setPed2LED>:

void setPed2LED(int red, int green) {
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af00      	add	r7, sp, #0
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, PED2_R_Pin, red   ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b00      	cmp	r3, #0
 800062a:	bf0c      	ite	eq
 800062c:	2301      	moveq	r3, #1
 800062e:	2300      	movne	r3, #0
 8000630:	b2db      	uxtb	r3, r3
 8000632:	461a      	mov	r2, r3
 8000634:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000638:	4809      	ldr	r0, [pc, #36]	@ (8000660 <setPed2LED+0x44>)
 800063a:	f001 fbee 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, PED2_G_Pin, green ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	2b00      	cmp	r3, #0
 8000642:	bf0c      	ite	eq
 8000644:	2301      	moveq	r3, #1
 8000646:	2300      	movne	r3, #0
 8000648:	b2db      	uxtb	r3, r3
 800064a:	461a      	mov	r2, r3
 800064c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000650:	4803      	ldr	r0, [pc, #12]	@ (8000660 <setPed2LED+0x44>)
 8000652:	f001 fbe2 	bl	8001e1a <HAL_GPIO_WritePin>
}
 8000656:	bf00      	nop
 8000658:	3708      	adds	r7, #8
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	40010800 	.word	0x40010800

08000664 <updatePedestrianLED>:

// Áp state ped1_state / ped2_state ra GPIO
void updatePedestrianLED(void) {
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
    // Nếu không còn active và không còn request → off
    if (!ped1_active && !ped1_request) ped1_state = 0;
 8000668:	4b25      	ldr	r3, [pc, #148]	@ (8000700 <updatePedestrianLED+0x9c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d106      	bne.n	800067e <updatePedestrianLED+0x1a>
 8000670:	4b24      	ldr	r3, [pc, #144]	@ (8000704 <updatePedestrianLED+0xa0>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	2b00      	cmp	r3, #0
 8000676:	d102      	bne.n	800067e <updatePedestrianLED+0x1a>
 8000678:	4b23      	ldr	r3, [pc, #140]	@ (8000708 <updatePedestrianLED+0xa4>)
 800067a:	2200      	movs	r2, #0
 800067c:	601a      	str	r2, [r3, #0]
    if (!ped2_active && !ped2_request) ped2_state = 0;
 800067e:	4b23      	ldr	r3, [pc, #140]	@ (800070c <updatePedestrianLED+0xa8>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2b00      	cmp	r3, #0
 8000684:	d106      	bne.n	8000694 <updatePedestrianLED+0x30>
 8000686:	4b22      	ldr	r3, [pc, #136]	@ (8000710 <updatePedestrianLED+0xac>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d102      	bne.n	8000694 <updatePedestrianLED+0x30>
 800068e:	4b21      	ldr	r3, [pc, #132]	@ (8000714 <updatePedestrianLED+0xb0>)
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]

    // PED1
    if      (ped1_state == 0) setPed1LED(0, 0);  // off
 8000694:	4b1c      	ldr	r3, [pc, #112]	@ (8000708 <updatePedestrianLED+0xa4>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	2b00      	cmp	r3, #0
 800069a:	d104      	bne.n	80006a6 <updatePedestrianLED+0x42>
 800069c:	2100      	movs	r1, #0
 800069e:	2000      	movs	r0, #0
 80006a0:	f7ff ff98 	bl	80005d4 <setPed1LED>
 80006a4:	e010      	b.n	80006c8 <updatePedestrianLED+0x64>
    else if (ped1_state == 1) setPed1LED(1, 0);  // red
 80006a6:	4b18      	ldr	r3, [pc, #96]	@ (8000708 <updatePedestrianLED+0xa4>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	2b01      	cmp	r3, #1
 80006ac:	d104      	bne.n	80006b8 <updatePedestrianLED+0x54>
 80006ae:	2100      	movs	r1, #0
 80006b0:	2001      	movs	r0, #1
 80006b2:	f7ff ff8f 	bl	80005d4 <setPed1LED>
 80006b6:	e007      	b.n	80006c8 <updatePedestrianLED+0x64>
    else if (ped1_state == 2) setPed1LED(0, 1);  // green
 80006b8:	4b13      	ldr	r3, [pc, #76]	@ (8000708 <updatePedestrianLED+0xa4>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2b02      	cmp	r3, #2
 80006be:	d103      	bne.n	80006c8 <updatePedestrianLED+0x64>
 80006c0:	2101      	movs	r1, #1
 80006c2:	2000      	movs	r0, #0
 80006c4:	f7ff ff86 	bl	80005d4 <setPed1LED>

    // PED2
    if      (ped2_state == 0) setPed2LED(0, 0);
 80006c8:	4b12      	ldr	r3, [pc, #72]	@ (8000714 <updatePedestrianLED+0xb0>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d104      	bne.n	80006da <updatePedestrianLED+0x76>
 80006d0:	2100      	movs	r1, #0
 80006d2:	2000      	movs	r0, #0
 80006d4:	f7ff ffa2 	bl	800061c <setPed2LED>
    else if (ped2_state == 1) setPed2LED(1, 0);
    else if (ped2_state == 2) setPed2LED(0, 1);
}
 80006d8:	e010      	b.n	80006fc <updatePedestrianLED+0x98>
    else if (ped2_state == 1) setPed2LED(1, 0);
 80006da:	4b0e      	ldr	r3, [pc, #56]	@ (8000714 <updatePedestrianLED+0xb0>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d104      	bne.n	80006ec <updatePedestrianLED+0x88>
 80006e2:	2100      	movs	r1, #0
 80006e4:	2001      	movs	r0, #1
 80006e6:	f7ff ff99 	bl	800061c <setPed2LED>
}
 80006ea:	e007      	b.n	80006fc <updatePedestrianLED+0x98>
    else if (ped2_state == 2) setPed2LED(0, 1);
 80006ec:	4b09      	ldr	r3, [pc, #36]	@ (8000714 <updatePedestrianLED+0xb0>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2b02      	cmp	r3, #2
 80006f2:	d103      	bne.n	80006fc <updatePedestrianLED+0x98>
 80006f4:	2101      	movs	r1, #1
 80006f6:	2000      	movs	r0, #0
 80006f8:	f7ff ff90 	bl	800061c <setPed2LED>
}
 80006fc:	bf00      	nop
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	20000128 	.word	0x20000128
 8000704:	20000124 	.word	0x20000124
 8000708:	20000130 	.word	0x20000130
 800070c:	20000138 	.word	0x20000138
 8000710:	20000134 	.word	0x20000134
 8000714:	20000140 	.word	0x20000140

08000718 <Pedestrian_Init>:

void Pedestrian_Init(void) {
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
    ped1_request = ped2_request = 0;
 800071c:	4b12      	ldr	r3, [pc, #72]	@ (8000768 <Pedestrian_Init+0x50>)
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	4b11      	ldr	r3, [pc, #68]	@ (8000768 <Pedestrian_Init+0x50>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	4a11      	ldr	r2, [pc, #68]	@ (800076c <Pedestrian_Init+0x54>)
 8000728:	6013      	str	r3, [r2, #0]
    ped1_active  = ped2_active  = 0;
 800072a:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <Pedestrian_Init+0x58>)
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <Pedestrian_Init+0x58>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a0f      	ldr	r2, [pc, #60]	@ (8000774 <Pedestrian_Init+0x5c>)
 8000736:	6013      	str	r3, [r2, #0]
    ped1_cycles  = ped2_cycles  = 0;
 8000738:	4b0f      	ldr	r3, [pc, #60]	@ (8000778 <Pedestrian_Init+0x60>)
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <Pedestrian_Init+0x60>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	4a0e      	ldr	r2, [pc, #56]	@ (800077c <Pedestrian_Init+0x64>)
 8000744:	6013      	str	r3, [r2, #0]
    ped1_state   = ped2_state   = 0;
 8000746:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <Pedestrian_Init+0x68>)
 8000748:	2200      	movs	r2, #0
 800074a:	601a      	str	r2, [r3, #0]
 800074c:	4b0c      	ldr	r3, [pc, #48]	@ (8000780 <Pedestrian_Init+0x68>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a0c      	ldr	r2, [pc, #48]	@ (8000784 <Pedestrian_Init+0x6c>)
 8000752:	6013      	str	r3, [r2, #0]

    setPed1LED(0, 0);
 8000754:	2100      	movs	r1, #0
 8000756:	2000      	movs	r0, #0
 8000758:	f7ff ff3c 	bl	80005d4 <setPed1LED>
    setPed2LED(0, 0);
 800075c:	2100      	movs	r1, #0
 800075e:	2000      	movs	r0, #0
 8000760:	f7ff ff5c 	bl	800061c <setPed2LED>
}
 8000764:	bf00      	nop
 8000766:	bd80      	pop	{r7, pc}
 8000768:	20000134 	.word	0x20000134
 800076c:	20000124 	.word	0x20000124
 8000770:	20000138 	.word	0x20000138
 8000774:	20000128 	.word	0x20000128
 8000778:	2000013c 	.word	0x2000013c
 800077c:	2000012c 	.word	0x2000012c
 8000780:	20000140 	.word	0x20000140
 8000784:	20000130 	.word	0x20000130

08000788 <check_button>:

// ============================================================
// BUTTON HANDLER (MODE / INCREASE / SET / PED BUTTONS)
// ============================================================

void check_button() {
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af02      	add	r7, sp, #8
    int button_event = isButtonPressed();
 800078e:	f7ff fcf7 	bl	8000180 <isButtonPressed>
 8000792:	6078      	str	r0, [r7, #4]
    if (button_event == 0) return;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	2b00      	cmp	r3, #0
 8000798:	f000 80ac 	beq.w	80008f4 <check_button+0x16c>

    switch (button_event) {
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	3b01      	subs	r3, #1
 80007a0:	2b04      	cmp	r3, #4
 80007a2:	f200 80a9 	bhi.w	80008f8 <check_button+0x170>
 80007a6:	a201      	add	r2, pc, #4	@ (adr r2, 80007ac <check_button+0x24>)
 80007a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007ac:	080007c1 	.word	0x080007c1
 80007b0:	0800084d 	.word	0x0800084d
 80007b4:	08000887 	.word	0x08000887
 80007b8:	080008e5 	.word	0x080008e5
 80007bc:	080008ed 	.word	0x080008ed
    case 1:  // MODE
        next = (next + 1) % 4;
 80007c0:	4b50      	ldr	r3, [pc, #320]	@ (8000904 <check_button+0x17c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	3301      	adds	r3, #1
 80007c6:	425a      	negs	r2, r3
 80007c8:	f003 0303 	and.w	r3, r3, #3
 80007cc:	f002 0203 	and.w	r2, r2, #3
 80007d0:	bf58      	it	pl
 80007d2:	4253      	negpl	r3, r2
 80007d4:	4a4b      	ldr	r2, [pc, #300]	@ (8000904 <check_button+0x17c>)
 80007d6:	6013      	str	r3, [r2, #0]
        mode = MODE_1 + next;
 80007d8:	4b4a      	ldr	r3, [pc, #296]	@ (8000904 <check_button+0x17c>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	3301      	adds	r3, #1
 80007de:	4a4a      	ldr	r2, [pc, #296]	@ (8000908 <check_button+0x180>)
 80007e0:	6013      	str	r3, [r2, #0]
        cnt  = 0;
 80007e2:	4b4a      	ldr	r3, [pc, #296]	@ (800090c <check_button+0x184>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]

        flag = (mode != MODE_1);  // MODE_1: auto, còn lại config
 80007e8:	4b47      	ldr	r3, [pc, #284]	@ (8000908 <check_button+0x180>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	2b01      	cmp	r3, #1
 80007ee:	bf14      	ite	ne
 80007f0:	2301      	movne	r3, #1
 80007f2:	2300      	moveq	r3, #0
 80007f4:	b2db      	uxtb	r3, r3
 80007f6:	461a      	mov	r2, r3
 80007f8:	4b45      	ldr	r3, [pc, #276]	@ (8000910 <check_button+0x188>)
 80007fa:	601a      	str	r2, [r3, #0]

        LCD_Clear();
 80007fc:	f000 fbb1 	bl	8000f62 <LCD_Clear>
        lcd_line0[0] = 0;
 8000800:	4b44      	ldr	r3, [pc, #272]	@ (8000914 <check_button+0x18c>)
 8000802:	2200      	movs	r2, #0
 8000804:	701a      	strb	r2, [r3, #0]
        lcd_line1[0] = 0;
 8000806:	4b44      	ldr	r3, [pc, #272]	@ (8000918 <check_button+0x190>)
 8000808:	2200      	movs	r2, #0
 800080a:	701a      	strb	r2, [r3, #0]

        if (mode != MODE_1) {
 800080c:	4b3e      	ldr	r3, [pc, #248]	@ (8000908 <check_button+0x180>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2b01      	cmp	r3, #1
 8000812:	d012      	beq.n	800083a <check_button+0xb2>
            // Tắt đèn giao thông khi vào CONFIG cho dễ nhìn
            setTrafficLED(0,0,0, 0,0,0);
 8000814:	2300      	movs	r3, #0
 8000816:	9301      	str	r3, [sp, #4]
 8000818:	2300      	movs	r3, #0
 800081a:	9300      	str	r3, [sp, #0]
 800081c:	2300      	movs	r3, #0
 800081e:	2200      	movs	r2, #0
 8000820:	2100      	movs	r1, #0
 8000822:	2000      	movs	r0, #0
 8000824:	f7ff fe6c 	bl	8000500 <setTrafficLED>
            lcd_show_config(mode, cnt);
 8000828:	4b37      	ldr	r3, [pc, #220]	@ (8000908 <check_button+0x180>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a37      	ldr	r2, [pc, #220]	@ (800090c <check_button+0x184>)
 800082e:	6812      	ldr	r2, [r2, #0]
 8000830:	4611      	mov	r1, r2
 8000832:	4618      	mov	r0, r3
 8000834:	f7ff fe08 	bl	8000448 <lcd_show_config>
        } else {
            // Về AUTO → hiển thị lại auto mode
            lcd_show_auto_mode(led1_time, led2_time);
        }
        break;
 8000838:	e061      	b.n	80008fe <check_button+0x176>
            lcd_show_auto_mode(led1_time, led2_time);
 800083a:	4b38      	ldr	r3, [pc, #224]	@ (800091c <check_button+0x194>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4a38      	ldr	r2, [pc, #224]	@ (8000920 <check_button+0x198>)
 8000840:	6812      	ldr	r2, [r2, #0]
 8000842:	4611      	mov	r1, r2
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff fdaf 	bl	80003a8 <lcd_show_auto_mode>
        break;
 800084a:	e058      	b.n	80008fe <check_button+0x176>

    case 2:  // INCREASE
        if (flag) cnt++;
 800084c:	4b30      	ldr	r3, [pc, #192]	@ (8000910 <check_button+0x188>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d004      	beq.n	800085e <check_button+0xd6>
 8000854:	4b2d      	ldr	r3, [pc, #180]	@ (800090c <check_button+0x184>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	3301      	adds	r3, #1
 800085a:	4a2c      	ldr	r2, [pc, #176]	@ (800090c <check_button+0x184>)
 800085c:	6013      	str	r3, [r2, #0]
        if (cnt > 99) cnt = 0;
 800085e:	4b2b      	ldr	r3, [pc, #172]	@ (800090c <check_button+0x184>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	2b63      	cmp	r3, #99	@ 0x63
 8000864:	dd02      	ble.n	800086c <check_button+0xe4>
 8000866:	4b29      	ldr	r3, [pc, #164]	@ (800090c <check_button+0x184>)
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]

        if (mode != MODE_1)
 800086c:	4b26      	ldr	r3, [pc, #152]	@ (8000908 <check_button+0x180>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	2b01      	cmp	r3, #1
 8000872:	d043      	beq.n	80008fc <check_button+0x174>
            lcd_show_config(mode, cnt);
 8000874:	4b24      	ldr	r3, [pc, #144]	@ (8000908 <check_button+0x180>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a24      	ldr	r2, [pc, #144]	@ (800090c <check_button+0x184>)
 800087a:	6812      	ldr	r2, [r2, #0]
 800087c:	4611      	mov	r1, r2
 800087e:	4618      	mov	r0, r3
 8000880:	f7ff fde2 	bl	8000448 <lcd_show_config>
        break;
 8000884:	e03a      	b.n	80008fc <check_button+0x174>

    case 3: // SET (chỉ dùng trong CONFIG)
        switch (mode) {
 8000886:	4b20      	ldr	r3, [pc, #128]	@ (8000908 <check_button+0x180>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	2b04      	cmp	r3, #4
 800088c:	d010      	beq.n	80008b0 <check_button+0x128>
 800088e:	2b04      	cmp	r3, #4
 8000890:	dc1c      	bgt.n	80008cc <check_button+0x144>
 8000892:	2b02      	cmp	r3, #2
 8000894:	d002      	beq.n	800089c <check_button+0x114>
 8000896:	2b03      	cmp	r3, #3
 8000898:	d005      	beq.n	80008a6 <check_button+0x11e>
 800089a:	e017      	b.n	80008cc <check_button+0x144>
        case MODE_2:
            red_time = cnt;
 800089c:	4b1b      	ldr	r3, [pc, #108]	@ (800090c <check_button+0x184>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a20      	ldr	r2, [pc, #128]	@ (8000924 <check_button+0x19c>)
 80008a2:	6013      	str	r3, [r2, #0]
            break;
 80008a4:	e012      	b.n	80008cc <check_button+0x144>

        case MODE_3:
            yellow_time = cnt;
 80008a6:	4b19      	ldr	r3, [pc, #100]	@ (800090c <check_button+0x184>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	4a1f      	ldr	r2, [pc, #124]	@ (8000928 <check_button+0x1a0>)
 80008ac:	6013      	str	r3, [r2, #0]
            break;
 80008ae:	e00d      	b.n	80008cc <check_button+0x144>

        case MODE_4:
            if (red_time == yellow_time + cnt)  // hợp lệ mới set
 80008b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000928 <check_button+0x1a0>)
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	4b15      	ldr	r3, [pc, #84]	@ (800090c <check_button+0x184>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	441a      	add	r2, r3
 80008ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000924 <check_button+0x19c>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	429a      	cmp	r2, r3
 80008c0:	d103      	bne.n	80008ca <check_button+0x142>
                green_time = cnt;
 80008c2:	4b12      	ldr	r3, [pc, #72]	@ (800090c <check_button+0x184>)
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	4a19      	ldr	r2, [pc, #100]	@ (800092c <check_button+0x1a4>)
 80008c8:	6013      	str	r3, [r2, #0]
            break;
 80008ca:	bf00      	nop
        }
        cnt = 0;
 80008cc:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <check_button+0x184>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	601a      	str	r2, [r3, #0]
        lcd_show_config(mode, cnt);
 80008d2:	4b0d      	ldr	r3, [pc, #52]	@ (8000908 <check_button+0x180>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4a0d      	ldr	r2, [pc, #52]	@ (800090c <check_button+0x184>)
 80008d8:	6812      	ldr	r2, [r2, #0]
 80008da:	4611      	mov	r1, r2
 80008dc:	4618      	mov	r0, r3
 80008de:	f7ff fdb3 	bl	8000448 <lcd_show_config>
        break;
 80008e2:	e00c      	b.n	80008fe <check_button+0x176>

    // ====== PED BUTTONS ======
    case 4: // Nút xin đường PED1
        ped1_request = 1;
 80008e4:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <check_button+0x1a8>)
 80008e6:	2201      	movs	r2, #1
 80008e8:	601a      	str	r2, [r3, #0]
        break;
 80008ea:	e008      	b.n	80008fe <check_button+0x176>

    case 5: // Nút xin đường PED2
        ped2_request = 1;
 80008ec:	4b11      	ldr	r3, [pc, #68]	@ (8000934 <check_button+0x1ac>)
 80008ee:	2201      	movs	r2, #1
 80008f0:	601a      	str	r2, [r3, #0]
        break;
 80008f2:	e004      	b.n	80008fe <check_button+0x176>
    if (button_event == 0) return;
 80008f4:	bf00      	nop
 80008f6:	e002      	b.n	80008fe <check_button+0x176>

    default:
        break;
 80008f8:	bf00      	nop
 80008fa:	e000      	b.n	80008fe <check_button+0x176>
        break;
 80008fc:	bf00      	nop
    }
}
 80008fe:	3708      	adds	r7, #8
 8000900:	46bd      	mov	sp, r7
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20000118 	.word	0x20000118
 8000908:	20000014 	.word	0x20000014
 800090c:	20000114 	.word	0x20000114
 8000910:	2000011c 	.word	0x2000011c
 8000914:	20000154 	.word	0x20000154
 8000918:	20000168 	.word	0x20000168
 800091c:	20000018 	.word	0x20000018
 8000920:	2000001c 	.word	0x2000001c
 8000924:	20000020 	.word	0x20000020
 8000928:	20000024 	.word	0x20000024
 800092c:	20000028 	.word	0x20000028
 8000930:	20000124 	.word	0x20000124
 8000934:	20000134 	.word	0x20000134

08000938 <mode_normal>:

// ============================================================
// AUTO MODE + PEDESTRIAN FSM
// ============================================================

void mode_normal() {
 8000938:	b580      	push	{r7, lr}
 800093a:	b084      	sub	sp, #16
 800093c:	af04      	add	r7, sp, #16
    // 1) Cập nhật status từ tick trước bằng next_status
    if (status != next_status) {
 800093e:	4b90      	ldr	r3, [pc, #576]	@ (8000b80 <mode_normal+0x248>)
 8000940:	681a      	ldr	r2, [r3, #0]
 8000942:	4b90      	ldr	r3, [pc, #576]	@ (8000b84 <mode_normal+0x24c>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	429a      	cmp	r2, r3
 8000948:	d008      	beq.n	800095c <mode_normal+0x24>
        prev_status = status;
 800094a:	4b8d      	ldr	r3, [pc, #564]	@ (8000b80 <mode_normal+0x248>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a8e      	ldr	r2, [pc, #568]	@ (8000b88 <mode_normal+0x250>)
 8000950:	6013      	str	r3, [r2, #0]
        status      = next_status;
 8000952:	4b8c      	ldr	r3, [pc, #560]	@ (8000b84 <mode_normal+0x24c>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a8a      	ldr	r2, [pc, #552]	@ (8000b80 <mode_normal+0x248>)
 8000958:	6013      	str	r3, [r2, #0]
 800095a:	e003      	b.n	8000964 <mode_normal+0x2c>
    } else {
        prev_status = status;
 800095c:	4b88      	ldr	r3, [pc, #544]	@ (8000b80 <mode_normal+0x248>)
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a89      	ldr	r2, [pc, #548]	@ (8000b88 <mode_normal+0x250>)
 8000962:	6013      	str	r3, [r2, #0]
    }

    // 5) Cập nhật LCD (sau khi đã xử lý pedestrian & timer)
        lcd_show_auto_mode(led1_time, led2_time);
 8000964:	4b89      	ldr	r3, [pc, #548]	@ (8000b8c <mode_normal+0x254>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	4a89      	ldr	r2, [pc, #548]	@ (8000b90 <mode_normal+0x258>)
 800096a:	6812      	ldr	r2, [r2, #0]
 800096c:	4611      	mov	r1, r2
 800096e:	4618      	mov	r0, r3
 8000970:	f7ff fd1a 	bl	80003a8 <lcd_show_auto_mode>

    // 2) Giảm timer & chuẩn bị next_status
    if (led1_time > 0) led1_time--;
 8000974:	4b85      	ldr	r3, [pc, #532]	@ (8000b8c <mode_normal+0x254>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	dd04      	ble.n	8000986 <mode_normal+0x4e>
 800097c:	4b83      	ldr	r3, [pc, #524]	@ (8000b8c <mode_normal+0x254>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	3b01      	subs	r3, #1
 8000982:	4a82      	ldr	r2, [pc, #520]	@ (8000b8c <mode_normal+0x254>)
 8000984:	6013      	str	r3, [r2, #0]
    if (led2_time > 0) led2_time--;
 8000986:	4b82      	ldr	r3, [pc, #520]	@ (8000b90 <mode_normal+0x258>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	2b00      	cmp	r3, #0
 800098c:	dd04      	ble.n	8000998 <mode_normal+0x60>
 800098e:	4b80      	ldr	r3, [pc, #512]	@ (8000b90 <mode_normal+0x258>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	3b01      	subs	r3, #1
 8000994:	4a7e      	ldr	r2, [pc, #504]	@ (8000b90 <mode_normal+0x258>)
 8000996:	6013      	str	r3, [r2, #0]

    switch (status) {
 8000998:	4b79      	ldr	r3, [pc, #484]	@ (8000b80 <mode_normal+0x248>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b03      	cmp	r3, #3
 800099e:	d873      	bhi.n	8000a88 <mode_normal+0x150>
 80009a0:	a201      	add	r2, pc, #4	@ (adr r2, 80009a8 <mode_normal+0x70>)
 80009a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009a6:	bf00      	nop
 80009a8:	080009b9 	.word	0x080009b9
 80009ac:	080009e9 	.word	0x080009e9
 80009b0:	08000a21 	.word	0x08000a21
 80009b4:	08000a51 	.word	0x08000a51
    case AUTO_R1_G2:
        enterState(AUTO_R1_G2, 1,0,0, 0,0,1);
 80009b8:	2301      	movs	r3, #1
 80009ba:	9302      	str	r3, [sp, #8]
 80009bc:	2300      	movs	r3, #0
 80009be:	9301      	str	r3, [sp, #4]
 80009c0:	2300      	movs	r3, #0
 80009c2:	9300      	str	r3, [sp, #0]
 80009c4:	2300      	movs	r3, #0
 80009c6:	2200      	movs	r2, #0
 80009c8:	2101      	movs	r1, #1
 80009ca:	2000      	movs	r0, #0
 80009cc:	f7ff fde8 	bl	80005a0 <enterState>
        if (led2_time <= 0) {
 80009d0:	4b6f      	ldr	r3, [pc, #444]	@ (8000b90 <mode_normal+0x258>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	dc59      	bgt.n	8000a8c <mode_normal+0x154>
            led2_time   = yellow_time;
 80009d8:	4b6e      	ldr	r3, [pc, #440]	@ (8000b94 <mode_normal+0x25c>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	4a6c      	ldr	r2, [pc, #432]	@ (8000b90 <mode_normal+0x258>)
 80009de:	6013      	str	r3, [r2, #0]
            next_status = AUTO_R1_Y2;
 80009e0:	4b68      	ldr	r3, [pc, #416]	@ (8000b84 <mode_normal+0x24c>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	601a      	str	r2, [r3, #0]
        }
        break;
 80009e6:	e051      	b.n	8000a8c <mode_normal+0x154>

    case AUTO_R1_Y2:
        enterState(AUTO_R1_Y2, 1,0,0, 0,1,0);
 80009e8:	2300      	movs	r3, #0
 80009ea:	9302      	str	r3, [sp, #8]
 80009ec:	2301      	movs	r3, #1
 80009ee:	9301      	str	r3, [sp, #4]
 80009f0:	2300      	movs	r3, #0
 80009f2:	9300      	str	r3, [sp, #0]
 80009f4:	2300      	movs	r3, #0
 80009f6:	2200      	movs	r2, #0
 80009f8:	2101      	movs	r1, #1
 80009fa:	2001      	movs	r0, #1
 80009fc:	f7ff fdd0 	bl	80005a0 <enterState>
        if (led2_time <= 0) {
 8000a00:	4b63      	ldr	r3, [pc, #396]	@ (8000b90 <mode_normal+0x258>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	dc43      	bgt.n	8000a90 <mode_normal+0x158>
            led1_time   = green_time;
 8000a08:	4b63      	ldr	r3, [pc, #396]	@ (8000b98 <mode_normal+0x260>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a5f      	ldr	r2, [pc, #380]	@ (8000b8c <mode_normal+0x254>)
 8000a0e:	6013      	str	r3, [r2, #0]
            led2_time   = red_time;
 8000a10:	4b62      	ldr	r3, [pc, #392]	@ (8000b9c <mode_normal+0x264>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a5e      	ldr	r2, [pc, #376]	@ (8000b90 <mode_normal+0x258>)
 8000a16:	6013      	str	r3, [r2, #0]
            next_status = AUTO_G1_R2;
 8000a18:	4b5a      	ldr	r3, [pc, #360]	@ (8000b84 <mode_normal+0x24c>)
 8000a1a:	2202      	movs	r2, #2
 8000a1c:	601a      	str	r2, [r3, #0]
        }
        break;
 8000a1e:	e037      	b.n	8000a90 <mode_normal+0x158>

    case AUTO_G1_R2:
        enterState(AUTO_G1_R2, 0,0,1, 1,0,0);
 8000a20:	2300      	movs	r3, #0
 8000a22:	9302      	str	r3, [sp, #8]
 8000a24:	2300      	movs	r3, #0
 8000a26:	9301      	str	r3, [sp, #4]
 8000a28:	2301      	movs	r3, #1
 8000a2a:	9300      	str	r3, [sp, #0]
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2100      	movs	r1, #0
 8000a32:	2002      	movs	r0, #2
 8000a34:	f7ff fdb4 	bl	80005a0 <enterState>
        if (led1_time <= 0) {
 8000a38:	4b54      	ldr	r3, [pc, #336]	@ (8000b8c <mode_normal+0x254>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	dc29      	bgt.n	8000a94 <mode_normal+0x15c>
            led1_time   = yellow_time;
 8000a40:	4b54      	ldr	r3, [pc, #336]	@ (8000b94 <mode_normal+0x25c>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a51      	ldr	r2, [pc, #324]	@ (8000b8c <mode_normal+0x254>)
 8000a46:	6013      	str	r3, [r2, #0]
            next_status = AUTO_Y1_R2;
 8000a48:	4b4e      	ldr	r3, [pc, #312]	@ (8000b84 <mode_normal+0x24c>)
 8000a4a:	2203      	movs	r2, #3
 8000a4c:	601a      	str	r2, [r3, #0]
        }
        break;
 8000a4e:	e021      	b.n	8000a94 <mode_normal+0x15c>

    case AUTO_Y1_R2:
        enterState(AUTO_Y1_R2, 0,1,0, 1,0,0);
 8000a50:	2300      	movs	r3, #0
 8000a52:	9302      	str	r3, [sp, #8]
 8000a54:	2300      	movs	r3, #0
 8000a56:	9301      	str	r3, [sp, #4]
 8000a58:	2301      	movs	r3, #1
 8000a5a:	9300      	str	r3, [sp, #0]
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	2201      	movs	r2, #1
 8000a60:	2100      	movs	r1, #0
 8000a62:	2003      	movs	r0, #3
 8000a64:	f7ff fd9c 	bl	80005a0 <enterState>
        if (led1_time <= 0) {
 8000a68:	4b48      	ldr	r3, [pc, #288]	@ (8000b8c <mode_normal+0x254>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	dc13      	bgt.n	8000a98 <mode_normal+0x160>
            led1_time   = red_time;
 8000a70:	4b4a      	ldr	r3, [pc, #296]	@ (8000b9c <mode_normal+0x264>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a45      	ldr	r2, [pc, #276]	@ (8000b8c <mode_normal+0x254>)
 8000a76:	6013      	str	r3, [r2, #0]
            led2_time   = green_time;
 8000a78:	4b47      	ldr	r3, [pc, #284]	@ (8000b98 <mode_normal+0x260>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a44      	ldr	r2, [pc, #272]	@ (8000b90 <mode_normal+0x258>)
 8000a7e:	6013      	str	r3, [r2, #0]
            next_status = AUTO_R1_G2;
 8000a80:	4b40      	ldr	r3, [pc, #256]	@ (8000b84 <mode_normal+0x24c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
        }
        break;
 8000a86:	e007      	b.n	8000a98 <mode_normal+0x160>

    default:
        break;
 8000a88:	bf00      	nop
 8000a8a:	e006      	b.n	8000a9a <mode_normal+0x162>
        break;
 8000a8c:	bf00      	nop
 8000a8e:	e004      	b.n	8000a9a <mode_normal+0x162>
        break;
 8000a90:	bf00      	nop
 8000a92:	e002      	b.n	8000a9a <mode_normal+0x162>
        break;
 8000a94:	bf00      	nop
 8000a96:	e000      	b.n	8000a9a <mode_normal+0x162>
        break;
 8000a98:	bf00      	nop
    }

    // 3) Set flag chuyển pha (chỉ true đúng 1 tick khi bắt đầu RED / GREEN)
    road1_start_red   = (status == AUTO_R1_G2 && prev_status != AUTO_R1_G2);
 8000a9a:	4b39      	ldr	r3, [pc, #228]	@ (8000b80 <mode_normal+0x248>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d105      	bne.n	8000aae <mode_normal+0x176>
 8000aa2:	4b39      	ldr	r3, [pc, #228]	@ (8000b88 <mode_normal+0x250>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <mode_normal+0x176>
 8000aaa:	2301      	movs	r3, #1
 8000aac:	e000      	b.n	8000ab0 <mode_normal+0x178>
 8000aae:	2300      	movs	r3, #0
 8000ab0:	4a3b      	ldr	r2, [pc, #236]	@ (8000ba0 <mode_normal+0x268>)
 8000ab2:	6013      	str	r3, [r2, #0]
    road1_start_green = (status == AUTO_G1_R2 && prev_status != AUTO_G1_R2);
 8000ab4:	4b32      	ldr	r3, [pc, #200]	@ (8000b80 <mode_normal+0x248>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2b02      	cmp	r3, #2
 8000aba:	d105      	bne.n	8000ac8 <mode_normal+0x190>
 8000abc:	4b32      	ldr	r3, [pc, #200]	@ (8000b88 <mode_normal+0x250>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2b02      	cmp	r3, #2
 8000ac2:	d001      	beq.n	8000ac8 <mode_normal+0x190>
 8000ac4:	2301      	movs	r3, #1
 8000ac6:	e000      	b.n	8000aca <mode_normal+0x192>
 8000ac8:	2300      	movs	r3, #0
 8000aca:	4a36      	ldr	r2, [pc, #216]	@ (8000ba4 <mode_normal+0x26c>)
 8000acc:	6013      	str	r3, [r2, #0]
    road2_start_red   = (status == AUTO_G1_R2 && prev_status != AUTO_G1_R2);
 8000ace:	4b2c      	ldr	r3, [pc, #176]	@ (8000b80 <mode_normal+0x248>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	2b02      	cmp	r3, #2
 8000ad4:	d105      	bne.n	8000ae2 <mode_normal+0x1aa>
 8000ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8000b88 <mode_normal+0x250>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	2b02      	cmp	r3, #2
 8000adc:	d001      	beq.n	8000ae2 <mode_normal+0x1aa>
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e000      	b.n	8000ae4 <mode_normal+0x1ac>
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	4a30      	ldr	r2, [pc, #192]	@ (8000ba8 <mode_normal+0x270>)
 8000ae6:	6013      	str	r3, [r2, #0]
    road2_start_green = (status == AUTO_R1_G2 && prev_status != AUTO_R1_G2);
 8000ae8:	4b25      	ldr	r3, [pc, #148]	@ (8000b80 <mode_normal+0x248>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d105      	bne.n	8000afc <mode_normal+0x1c4>
 8000af0:	4b25      	ldr	r3, [pc, #148]	@ (8000b88 <mode_normal+0x250>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <mode_normal+0x1c4>
 8000af8:	2301      	movs	r3, #1
 8000afa:	e000      	b.n	8000afe <mode_normal+0x1c6>
 8000afc:	2300      	movs	r3, #0
 8000afe:	4a2b      	ldr	r2, [pc, #172]	@ (8000bac <mode_normal+0x274>)
 8000b00:	6013      	str	r3, [r2, #0]

    // ================== PED1 – ROAD1 ==================
    if (ped1_request && !ped1_active) {
 8000b02:	4b2b      	ldr	r3, [pc, #172]	@ (8000bb0 <mode_normal+0x278>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d00f      	beq.n	8000b2a <mode_normal+0x1f2>
 8000b0a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bb4 <mode_normal+0x27c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d10b      	bne.n	8000b2a <mode_normal+0x1f2>
        ped1_active  = 1;
 8000b12:	4b28      	ldr	r3, [pc, #160]	@ (8000bb4 <mode_normal+0x27c>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	601a      	str	r2, [r3, #0]
        ped1_cycles  = 0;
 8000b18:	4b27      	ldr	r3, [pc, #156]	@ (8000bb8 <mode_normal+0x280>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	601a      	str	r2, [r3, #0]
        ped1_state   = 1;   // bật ĐỎ ngay khi nhấn
 8000b1e:	4b27      	ldr	r3, [pc, #156]	@ (8000bbc <mode_normal+0x284>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	601a      	str	r2, [r3, #0]
        ped1_request = 0;
 8000b24:	4b22      	ldr	r3, [pc, #136]	@ (8000bb0 <mode_normal+0x278>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
    }

    if (ped1_active && ped1_state == 1) {
 8000b2a:	4b22      	ldr	r3, [pc, #136]	@ (8000bb4 <mode_normal+0x27c>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d00a      	beq.n	8000b48 <mode_normal+0x210>
 8000b32:	4b22      	ldr	r3, [pc, #136]	@ (8000bbc <mode_normal+0x284>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2b01      	cmp	r3, #1
 8000b38:	d106      	bne.n	8000b48 <mode_normal+0x210>
        if (road1_start_red) {
 8000b3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <mode_normal+0x268>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d002      	beq.n	8000b48 <mode_normal+0x210>
            ped1_state = 2; // GREEN
 8000b42:	4b1e      	ldr	r3, [pc, #120]	@ (8000bbc <mode_normal+0x284>)
 8000b44:	2202      	movs	r2, #2
 8000b46:	601a      	str	r2, [r3, #0]
        }
    }

    if (ped1_active && ped1_state == 2) {
 8000b48:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb4 <mode_normal+0x27c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d03a      	beq.n	8000bc6 <mode_normal+0x28e>
 8000b50:	4b1a      	ldr	r3, [pc, #104]	@ (8000bbc <mode_normal+0x284>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	2b02      	cmp	r3, #2
 8000b56:	d136      	bne.n	8000bc6 <mode_normal+0x28e>
        if (road1_start_green) {
 8000b58:	4b12      	ldr	r3, [pc, #72]	@ (8000ba4 <mode_normal+0x26c>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d032      	beq.n	8000bc6 <mode_normal+0x28e>
            ped1_cycles++;
 8000b60:	4b15      	ldr	r3, [pc, #84]	@ (8000bb8 <mode_normal+0x280>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	3301      	adds	r3, #1
 8000b66:	4a14      	ldr	r2, [pc, #80]	@ (8000bb8 <mode_normal+0x280>)
 8000b68:	6013      	str	r3, [r2, #0]
            if (ped1_cycles >= 3) {
 8000b6a:	4b13      	ldr	r3, [pc, #76]	@ (8000bb8 <mode_normal+0x280>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2b02      	cmp	r3, #2
 8000b70:	dd26      	ble.n	8000bc0 <mode_normal+0x288>
                ped1_active = 0;
 8000b72:	4b10      	ldr	r3, [pc, #64]	@ (8000bb4 <mode_normal+0x27c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
                ped1_state  = 0;
 8000b78:	4b10      	ldr	r3, [pc, #64]	@ (8000bbc <mode_normal+0x284>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	601a      	str	r2, [r3, #0]
 8000b7e:	e022      	b.n	8000bc6 <mode_normal+0x28e>
 8000b80:	2000010c 	.word	0x2000010c
 8000b84:	20000120 	.word	0x20000120
 8000b88:	2000002c 	.word	0x2000002c
 8000b8c:	20000018 	.word	0x20000018
 8000b90:	2000001c 	.word	0x2000001c
 8000b94:	20000024 	.word	0x20000024
 8000b98:	20000028 	.word	0x20000028
 8000b9c:	20000020 	.word	0x20000020
 8000ba0:	20000144 	.word	0x20000144
 8000ba4:	20000148 	.word	0x20000148
 8000ba8:	2000014c 	.word	0x2000014c
 8000bac:	20000150 	.word	0x20000150
 8000bb0:	20000124 	.word	0x20000124
 8000bb4:	20000128 	.word	0x20000128
 8000bb8:	2000012c 	.word	0x2000012c
 8000bbc:	20000130 	.word	0x20000130
            } else {
                ped1_state = 1;
 8000bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c6c <mode_normal+0x334>)
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	601a      	str	r2, [r3, #0]
            }
        }
    }

    // ================== PED2 – ROAD2 ==================
    if (ped2_request && !ped2_active) {
 8000bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8000c70 <mode_normal+0x338>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d00f      	beq.n	8000bee <mode_normal+0x2b6>
 8000bce:	4b29      	ldr	r3, [pc, #164]	@ (8000c74 <mode_normal+0x33c>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d10b      	bne.n	8000bee <mode_normal+0x2b6>
        ped2_active  = 1;
 8000bd6:	4b27      	ldr	r3, [pc, #156]	@ (8000c74 <mode_normal+0x33c>)
 8000bd8:	2201      	movs	r2, #1
 8000bda:	601a      	str	r2, [r3, #0]
        ped2_cycles  = 0;
 8000bdc:	4b26      	ldr	r3, [pc, #152]	@ (8000c78 <mode_normal+0x340>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	601a      	str	r2, [r3, #0]
        ped2_state   = 1;   // bật ĐỎ ngay khi nhấn
 8000be2:	4b26      	ldr	r3, [pc, #152]	@ (8000c7c <mode_normal+0x344>)
 8000be4:	2201      	movs	r2, #1
 8000be6:	601a      	str	r2, [r3, #0]
        ped2_request = 0;
 8000be8:	4b21      	ldr	r3, [pc, #132]	@ (8000c70 <mode_normal+0x338>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	601a      	str	r2, [r3, #0]
    }

    if (ped2_active && ped2_state == 1) {
 8000bee:	4b21      	ldr	r3, [pc, #132]	@ (8000c74 <mode_normal+0x33c>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d00a      	beq.n	8000c0c <mode_normal+0x2d4>
 8000bf6:	4b21      	ldr	r3, [pc, #132]	@ (8000c7c <mode_normal+0x344>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	2b01      	cmp	r3, #1
 8000bfc:	d106      	bne.n	8000c0c <mode_normal+0x2d4>
        if (road2_start_red) {
 8000bfe:	4b20      	ldr	r3, [pc, #128]	@ (8000c80 <mode_normal+0x348>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d002      	beq.n	8000c0c <mode_normal+0x2d4>
            ped2_state = 2; // GREEN
 8000c06:	4b1d      	ldr	r3, [pc, #116]	@ (8000c7c <mode_normal+0x344>)
 8000c08:	2202      	movs	r2, #2
 8000c0a:	601a      	str	r2, [r3, #0]
        }
    }

    if (ped2_active && ped2_state == 2) {
 8000c0c:	4b19      	ldr	r3, [pc, #100]	@ (8000c74 <mode_normal+0x33c>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d01a      	beq.n	8000c4a <mode_normal+0x312>
 8000c14:	4b19      	ldr	r3, [pc, #100]	@ (8000c7c <mode_normal+0x344>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d116      	bne.n	8000c4a <mode_normal+0x312>
        if (road2_start_green) {
 8000c1c:	4b19      	ldr	r3, [pc, #100]	@ (8000c84 <mode_normal+0x34c>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d012      	beq.n	8000c4a <mode_normal+0x312>
            ped2_cycles++;
 8000c24:	4b14      	ldr	r3, [pc, #80]	@ (8000c78 <mode_normal+0x340>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	4a13      	ldr	r2, [pc, #76]	@ (8000c78 <mode_normal+0x340>)
 8000c2c:	6013      	str	r3, [r2, #0]
            if (ped2_cycles >= 3) {
 8000c2e:	4b12      	ldr	r3, [pc, #72]	@ (8000c78 <mode_normal+0x340>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	2b02      	cmp	r3, #2
 8000c34:	dd06      	ble.n	8000c44 <mode_normal+0x30c>
                ped2_active = 0;
 8000c36:	4b0f      	ldr	r3, [pc, #60]	@ (8000c74 <mode_normal+0x33c>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
                ped2_state  = 0;
 8000c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c7c <mode_normal+0x344>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	e002      	b.n	8000c4a <mode_normal+0x312>
            } else {
                ped2_state = 1;  // quay lại đỏ chờ chu kỳ đỏ mới
 8000c44:	4b0d      	ldr	r3, [pc, #52]	@ (8000c7c <mode_normal+0x344>)
 8000c46:	2201      	movs	r2, #1
 8000c48:	601a      	str	r2, [r3, #0]
            }
        }
    }

    // 4) Cập nhật LED pedestrian thực tế
    updatePedestrianLED();
 8000c4a:	f7ff fd0b 	bl	8000664 <updatePedestrianLED>



    // 6) Reset flags (chỉ dùng 1 tick)
    road1_start_red   = 0;
 8000c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c88 <mode_normal+0x350>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
    road1_start_green = 0;
 8000c54:	4b0d      	ldr	r3, [pc, #52]	@ (8000c8c <mode_normal+0x354>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	601a      	str	r2, [r3, #0]
    road2_start_red   = 0;
 8000c5a:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <mode_normal+0x348>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
    road2_start_green = 0;
 8000c60:	4b08      	ldr	r3, [pc, #32]	@ (8000c84 <mode_normal+0x34c>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	601a      	str	r2, [r3, #0]
}
 8000c66:	bf00      	nop
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20000130 	.word	0x20000130
 8000c70:	20000134 	.word	0x20000134
 8000c74:	20000138 	.word	0x20000138
 8000c78:	2000013c 	.word	0x2000013c
 8000c7c:	20000140 	.word	0x20000140
 8000c80:	2000014c 	.word	0x2000014c
 8000c84:	20000150 	.word	0x20000150
 8000c88:	20000144 	.word	0x20000144
 8000c8c:	20000148 	.word	0x20000148

08000c90 <blinkLED>:

// ============================================================
// BLINK MODE (CONFIG)
// ============================================================

void blinkLED(int red, int yellow, int green) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b084      	sub	sp, #16
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
    blink_state = !blink_state;
 8000c9c:	4b33      	ldr	r3, [pc, #204]	@ (8000d6c <blinkLED+0xdc>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	bf0c      	ite	eq
 8000ca4:	2301      	moveq	r3, #1
 8000ca6:	2300      	movne	r3, #0
 8000ca8:	b2db      	uxtb	r3, r3
 8000caa:	461a      	mov	r2, r3
 8000cac:	4b2f      	ldr	r3, [pc, #188]	@ (8000d6c <blinkLED+0xdc>)
 8000cae:	601a      	str	r2, [r3, #0]

    if (red) {
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d017      	beq.n	8000ce6 <blinkLED+0x56>
        HAL_GPIO_WritePin(GPIOA, NAV1R_Pin, blink_state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000cb6:	4b2d      	ldr	r3, [pc, #180]	@ (8000d6c <blinkLED+0xdc>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	bf0c      	ite	eq
 8000cbe:	2301      	moveq	r3, #1
 8000cc0:	2300      	movne	r3, #0
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	461a      	mov	r2, r3
 8000cc6:	2104      	movs	r1, #4
 8000cc8:	4829      	ldr	r0, [pc, #164]	@ (8000d70 <blinkLED+0xe0>)
 8000cca:	f001 f8a6 	bl	8001e1a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, NAV2R_Pin, blink_state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000cce:	4b27      	ldr	r3, [pc, #156]	@ (8000d6c <blinkLED+0xdc>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	bf0c      	ite	eq
 8000cd6:	2301      	moveq	r3, #1
 8000cd8:	2300      	movne	r3, #0
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	461a      	mov	r2, r3
 8000cde:	2120      	movs	r1, #32
 8000ce0:	4823      	ldr	r0, [pc, #140]	@ (8000d70 <blinkLED+0xe0>)
 8000ce2:	f001 f89a 	bl	8001e1a <HAL_GPIO_WritePin>
    }
    if (yellow) {
 8000ce6:	68bb      	ldr	r3, [r7, #8]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d017      	beq.n	8000d1c <blinkLED+0x8c>
        HAL_GPIO_WritePin(GPIOA, NAV1Y_Pin, blink_state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000cec:	4b1f      	ldr	r3, [pc, #124]	@ (8000d6c <blinkLED+0xdc>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	bf0c      	ite	eq
 8000cf4:	2301      	moveq	r3, #1
 8000cf6:	2300      	movne	r3, #0
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	2102      	movs	r1, #2
 8000cfe:	481c      	ldr	r0, [pc, #112]	@ (8000d70 <blinkLED+0xe0>)
 8000d00:	f001 f88b 	bl	8001e1a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, NAV2Y_Pin, blink_state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000d04:	4b19      	ldr	r3, [pc, #100]	@ (8000d6c <blinkLED+0xdc>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	bf0c      	ite	eq
 8000d0c:	2301      	moveq	r3, #1
 8000d0e:	2300      	movne	r3, #0
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	461a      	mov	r2, r3
 8000d14:	2110      	movs	r1, #16
 8000d16:	4816      	ldr	r0, [pc, #88]	@ (8000d70 <blinkLED+0xe0>)
 8000d18:	f001 f87f 	bl	8001e1a <HAL_GPIO_WritePin>
    }
    if (green) {
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d017      	beq.n	8000d52 <blinkLED+0xc2>
        HAL_GPIO_WritePin(GPIOA, NAV1G_Pin, blink_state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000d22:	4b12      	ldr	r3, [pc, #72]	@ (8000d6c <blinkLED+0xdc>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	bf0c      	ite	eq
 8000d2a:	2301      	moveq	r3, #1
 8000d2c:	2300      	movne	r3, #0
 8000d2e:	b2db      	uxtb	r3, r3
 8000d30:	461a      	mov	r2, r3
 8000d32:	2101      	movs	r1, #1
 8000d34:	480e      	ldr	r0, [pc, #56]	@ (8000d70 <blinkLED+0xe0>)
 8000d36:	f001 f870 	bl	8001e1a <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, NAV2G_Pin, blink_state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <blinkLED+0xdc>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	bf0c      	ite	eq
 8000d42:	2301      	moveq	r3, #1
 8000d44:	2300      	movne	r3, #0
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	461a      	mov	r2, r3
 8000d4a:	2108      	movs	r1, #8
 8000d4c:	4808      	ldr	r0, [pc, #32]	@ (8000d70 <blinkLED+0xe0>)
 8000d4e:	f001 f864 	bl	8001e1a <HAL_GPIO_WritePin>
    }

    // LCD vẫn hiển thị config
    lcd_show_config(mode, cnt);
 8000d52:	4b08      	ldr	r3, [pc, #32]	@ (8000d74 <blinkLED+0xe4>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a08      	ldr	r2, [pc, #32]	@ (8000d78 <blinkLED+0xe8>)
 8000d58:	6812      	ldr	r2, [r2, #0]
 8000d5a:	4611      	mov	r1, r2
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff fb73 	bl	8000448 <lcd_show_config>
}
 8000d62:	bf00      	nop
 8000d64:	3710      	adds	r7, #16
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	20000110 	.word	0x20000110
 8000d70:	40010800 	.word	0x40010800
 8000d74:	20000014 	.word	0x20000014
 8000d78:	20000114 	.word	0x20000114

08000d7c <Task_FSM>:

// ============================================================
// TASKS
// ============================================================

void Task_FSM() {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
    check_button();
 8000d80:	f7ff fd02 	bl	8000788 <check_button>

    if (mode == MODE_1) {
 8000d84:	4b03      	ldr	r3, [pc, #12]	@ (8000d94 <Task_FSM+0x18>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	d101      	bne.n	8000d90 <Task_FSM+0x14>
        mode_normal();
 8000d8c:	f7ff fdd4 	bl	8000938 <mode_normal>
    }
}
 8000d90:	bf00      	nop
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	20000014 	.word	0x20000014

08000d98 <Task_BlinkLED>:

void Task_BlinkLED() {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0
    switch (mode) {
 8000d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000ddc <Task_BlinkLED+0x44>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2b04      	cmp	r3, #4
 8000da2:	d012      	beq.n	8000dca <Task_BlinkLED+0x32>
 8000da4:	2b04      	cmp	r3, #4
 8000da6:	dc16      	bgt.n	8000dd6 <Task_BlinkLED+0x3e>
 8000da8:	2b02      	cmp	r3, #2
 8000daa:	d002      	beq.n	8000db2 <Task_BlinkLED+0x1a>
 8000dac:	2b03      	cmp	r3, #3
 8000dae:	d006      	beq.n	8000dbe <Task_BlinkLED+0x26>
    case MODE_2: blinkLED(1,0,0); break;
    case MODE_3: blinkLED(0,1,0); break;
    case MODE_4: blinkLED(0,0,1); break;
    default: break;
 8000db0:	e011      	b.n	8000dd6 <Task_BlinkLED+0x3e>
    case MODE_2: blinkLED(1,0,0); break;
 8000db2:	2200      	movs	r2, #0
 8000db4:	2100      	movs	r1, #0
 8000db6:	2001      	movs	r0, #1
 8000db8:	f7ff ff6a 	bl	8000c90 <blinkLED>
 8000dbc:	e00c      	b.n	8000dd8 <Task_BlinkLED+0x40>
    case MODE_3: blinkLED(0,1,0); break;
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	f7ff ff64 	bl	8000c90 <blinkLED>
 8000dc8:	e006      	b.n	8000dd8 <Task_BlinkLED+0x40>
    case MODE_4: blinkLED(0,0,1); break;
 8000dca:	2201      	movs	r2, #1
 8000dcc:	2100      	movs	r1, #0
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f7ff ff5e 	bl	8000c90 <blinkLED>
 8000dd4:	e000      	b.n	8000dd8 <Task_BlinkLED+0x40>
    default: break;
 8000dd6:	bf00      	nop
    }
}
 8000dd8:	bf00      	nop
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000014 	.word	0x20000014

08000de0 <LCD_EnablePulse>:
#define D6_Pin     LCD_D6_Pin
#define D6_Port    LCD_D6_GPIO_Port
#define D7_Pin     LCD_D7_Pin
#define D7_Port    LCD_D7_GPIO_Port

void LCD_EnablePulse() {
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(E_Port, E_Pin, GPIO_PIN_SET);
 8000de4:	2201      	movs	r2, #1
 8000de6:	2102      	movs	r1, #2
 8000de8:	4807      	ldr	r0, [pc, #28]	@ (8000e08 <LCD_EnablePulse+0x28>)
 8000dea:	f001 f816 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000dee:	2001      	movs	r0, #1
 8000df0:	f000 fd4e 	bl	8001890 <HAL_Delay>
    HAL_GPIO_WritePin(E_Port, E_Pin, GPIO_PIN_RESET);
 8000df4:	2200      	movs	r2, #0
 8000df6:	2102      	movs	r1, #2
 8000df8:	4803      	ldr	r0, [pc, #12]	@ (8000e08 <LCD_EnablePulse+0x28>)
 8000dfa:	f001 f80e 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000dfe:	2001      	movs	r0, #1
 8000e00:	f000 fd46 	bl	8001890 <HAL_Delay>
}
 8000e04:	bf00      	nop
 8000e06:	bd80      	pop	{r7, pc}
 8000e08:	40010c00 	.word	0x40010c00

08000e0c <LCD_Send4Bits>:

void LCD_Send4Bits(uint8_t data) {
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	4603      	mov	r3, r0
 8000e14:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(D4_Port, D4_Pin, (data >> 0) & 1);
 8000e16:	79fb      	ldrb	r3, [r7, #7]
 8000e18:	f003 0301 	and.w	r3, r3, #1
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	461a      	mov	r2, r3
 8000e20:	2104      	movs	r1, #4
 8000e22:	4814      	ldr	r0, [pc, #80]	@ (8000e74 <LCD_Send4Bits+0x68>)
 8000e24:	f000 fff9 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_Port, D5_Pin, (data >> 1) & 1);
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	085b      	lsrs	r3, r3, #1
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	f003 0301 	and.w	r3, r3, #1
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	461a      	mov	r2, r3
 8000e36:	2108      	movs	r1, #8
 8000e38:	480e      	ldr	r0, [pc, #56]	@ (8000e74 <LCD_Send4Bits+0x68>)
 8000e3a:	f000 ffee 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_Port, D6_Pin, (data >> 2) & 1);
 8000e3e:	79fb      	ldrb	r3, [r7, #7]
 8000e40:	089b      	lsrs	r3, r3, #2
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	f003 0301 	and.w	r3, r3, #1
 8000e48:	b2db      	uxtb	r3, r3
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	2110      	movs	r1, #16
 8000e4e:	4809      	ldr	r0, [pc, #36]	@ (8000e74 <LCD_Send4Bits+0x68>)
 8000e50:	f000 ffe3 	bl	8001e1a <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_Port, D7_Pin, (data >> 3) & 1);
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	08db      	lsrs	r3, r3, #3
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	461a      	mov	r2, r3
 8000e62:	2120      	movs	r1, #32
 8000e64:	4803      	ldr	r0, [pc, #12]	@ (8000e74 <LCD_Send4Bits+0x68>)
 8000e66:	f000 ffd8 	bl	8001e1a <HAL_GPIO_WritePin>
}
 8000e6a:	bf00      	nop
 8000e6c:	3708      	adds	r7, #8
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40010c00 	.word	0x40010c00

08000e78 <LCD_Send_Cmd>:

void LCD_Send_Cmd(uint8_t cmd) {
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_Port, RS_Pin, GPIO_PIN_RESET);
 8000e82:	2200      	movs	r2, #0
 8000e84:	2101      	movs	r1, #1
 8000e86:	480c      	ldr	r0, [pc, #48]	@ (8000eb8 <LCD_Send_Cmd+0x40>)
 8000e88:	f000 ffc7 	bl	8001e1a <HAL_GPIO_WritePin>

    LCD_Send4Bits(cmd >> 4);
 8000e8c:	79fb      	ldrb	r3, [r7, #7]
 8000e8e:	091b      	lsrs	r3, r3, #4
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff ffba 	bl	8000e0c <LCD_Send4Bits>
    LCD_EnablePulse();
 8000e98:	f7ff ffa2 	bl	8000de0 <LCD_EnablePulse>
    LCD_Send4Bits(cmd & 0x0F);
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	f003 030f 	and.w	r3, r3, #15
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff ffb1 	bl	8000e0c <LCD_Send4Bits>
    LCD_EnablePulse();
 8000eaa:	f7ff ff99 	bl	8000de0 <LCD_EnablePulse>
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40010c00 	.word	0x40010c00

08000ebc <LCD_Send_Data>:

void LCD_Send_Data(uint8_t data) {
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_Port, RS_Pin, GPIO_PIN_SET);
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	2101      	movs	r1, #1
 8000eca:	480c      	ldr	r0, [pc, #48]	@ (8000efc <LCD_Send_Data+0x40>)
 8000ecc:	f000 ffa5 	bl	8001e1a <HAL_GPIO_WritePin>

    LCD_Send4Bits(data >> 4);
 8000ed0:	79fb      	ldrb	r3, [r7, #7]
 8000ed2:	091b      	lsrs	r3, r3, #4
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f7ff ff98 	bl	8000e0c <LCD_Send4Bits>
    LCD_EnablePulse();
 8000edc:	f7ff ff80 	bl	8000de0 <LCD_EnablePulse>
    LCD_Send4Bits(data & 0x0F);
 8000ee0:	79fb      	ldrb	r3, [r7, #7]
 8000ee2:	f003 030f 	and.w	r3, r3, #15
 8000ee6:	b2db      	uxtb	r3, r3
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff ff8f 	bl	8000e0c <LCD_Send4Bits>
    LCD_EnablePulse();
 8000eee:	f7ff ff77 	bl	8000de0 <LCD_EnablePulse>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40010c00 	.word	0x40010c00

08000f00 <LCD_Send_String>:

void LCD_Send_String(const char *str) {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
    while (*str) LCD_Send_Data(*str++);
 8000f08:	e006      	b.n	8000f18 <LCD_Send_String+0x18>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	1c5a      	adds	r2, r3, #1
 8000f0e:	607a      	str	r2, [r7, #4]
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff ffd2 	bl	8000ebc <LCD_Send_Data>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d1f4      	bne.n	8000f0a <LCD_Send_String+0xa>
}
 8000f20:	bf00      	nop
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <LCD_GotoXY>:

void LCD_GotoXY(uint8_t row, uint8_t col) {
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b084      	sub	sp, #16
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	4603      	mov	r3, r0
 8000f32:	460a      	mov	r2, r1
 8000f34:	71fb      	strb	r3, [r7, #7]
 8000f36:	4613      	mov	r3, r2
 8000f38:	71bb      	strb	r3, [r7, #6]
    uint8_t addr = (row == 0) ? col : (0x40 + col);
 8000f3a:	79fb      	ldrb	r3, [r7, #7]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d003      	beq.n	8000f48 <LCD_GotoXY+0x1e>
 8000f40:	79bb      	ldrb	r3, [r7, #6]
 8000f42:	3340      	adds	r3, #64	@ 0x40
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	e000      	b.n	8000f4a <LCD_GotoXY+0x20>
 8000f48:	79bb      	ldrb	r3, [r7, #6]
 8000f4a:	73fb      	strb	r3, [r7, #15]
    LCD_Send_Cmd(0x80 | addr);
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff ff8f 	bl	8000e78 <LCD_Send_Cmd>
}
 8000f5a:	bf00      	nop
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}

08000f62 <LCD_Clear>:

void LCD_Clear(void) {
 8000f62:	b580      	push	{r7, lr}
 8000f64:	af00      	add	r7, sp, #0
    LCD_Send_Cmd(0x01);
 8000f66:	2001      	movs	r0, #1
 8000f68:	f7ff ff86 	bl	8000e78 <LCD_Send_Cmd>
    HAL_Delay(3);
 8000f6c:	2003      	movs	r0, #3
 8000f6e:	f000 fc8f 	bl	8001890 <HAL_Delay>
}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <LCD_Init>:

void LCD_Init(void) {
 8000f76:	b580      	push	{r7, lr}
 8000f78:	af00      	add	r7, sp, #0
    HAL_Delay(40);
 8000f7a:	2028      	movs	r0, #40	@ 0x28
 8000f7c:	f000 fc88 	bl	8001890 <HAL_Delay>

    LCD_Send4Bits(0x03);
 8000f80:	2003      	movs	r0, #3
 8000f82:	f7ff ff43 	bl	8000e0c <LCD_Send4Bits>
    LCD_EnablePulse();
 8000f86:	f7ff ff2b 	bl	8000de0 <LCD_EnablePulse>
    LCD_Send4Bits(0x03);
 8000f8a:	2003      	movs	r0, #3
 8000f8c:	f7ff ff3e 	bl	8000e0c <LCD_Send4Bits>
    LCD_EnablePulse();
 8000f90:	f7ff ff26 	bl	8000de0 <LCD_EnablePulse>
    LCD_Send4Bits(0x03);
 8000f94:	2003      	movs	r0, #3
 8000f96:	f7ff ff39 	bl	8000e0c <LCD_Send4Bits>
    LCD_EnablePulse();
 8000f9a:	f7ff ff21 	bl	8000de0 <LCD_EnablePulse>

    LCD_Send4Bits(0x02);
 8000f9e:	2002      	movs	r0, #2
 8000fa0:	f7ff ff34 	bl	8000e0c <LCD_Send4Bits>
    LCD_EnablePulse();
 8000fa4:	f7ff ff1c 	bl	8000de0 <LCD_EnablePulse>

    LCD_Send_Cmd(0x28);
 8000fa8:	2028      	movs	r0, #40	@ 0x28
 8000faa:	f7ff ff65 	bl	8000e78 <LCD_Send_Cmd>
    LCD_Send_Cmd(0x0C);
 8000fae:	200c      	movs	r0, #12
 8000fb0:	f7ff ff62 	bl	8000e78 <LCD_Send_Cmd>
    LCD_Send_Cmd(0x06);
 8000fb4:	2006      	movs	r0, #6
 8000fb6:	f7ff ff5f 	bl	8000e78 <LCD_Send_Cmd>

    LCD_Clear();
 8000fba:	f7ff ffd2 	bl	8000f62 <LCD_Clear>
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
	...

08000fc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fca:	f000 fbff 	bl	80017cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fce:	f000 f841 	bl	8001054 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fd2:	f000 f8c7 	bl	8001164 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000fd6:	f000 f879 	bl	80010cc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Bắt đầu timer interrupt mỗi 10ms
  HAL_TIM_Base_Start_IT(&htim2);
 8000fda:	4819      	ldr	r0, [pc, #100]	@ (8001040 <main+0x7c>)
 8000fdc:	f001 fb64 	bl	80026a8 <HAL_TIM_Base_Start_IT>

  // Init scheduler
  SCH_Init();
 8000fe0:	f000 f972 	bl	80012c8 <SCH_Init>

  // Init LCD sau khi GPIO đã được cấu hình
  LCD_Init();
 8000fe4:	f7ff ffc7 	bl	8000f76 <LCD_Init>
  LCD_Clear();
 8000fe8:	f7ff ffbb 	bl	8000f62 <LCD_Clear>
  LCD_Send_String("TRAFFIC SYSTEM");
 8000fec:	4815      	ldr	r0, [pc, #84]	@ (8001044 <main+0x80>)
 8000fee:	f7ff ff87 	bl	8000f00 <LCD_Send_String>
  HAL_Delay(700);
 8000ff2:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8000ff6:	f000 fc4b 	bl	8001890 <HAL_Delay>
  LCD_Clear();
 8000ffa:	f7ff ffb2 	bl	8000f62 <LCD_Clear>

  // Init hệ người đi bộ
  Pedestrian_Init();
 8000ffe:	f7ff fb8b 	bl	8000718 <Pedestrian_Init>

  // Đăng ký task
  SCH_Add_Task(Task_Button_Read, 0, 1);      // đọc nút mỗi 10ms
 8001002:	2201      	movs	r2, #1
 8001004:	2100      	movs	r1, #0
 8001006:	4810      	ldr	r0, [pc, #64]	@ (8001048 <main+0x84>)
 8001008:	f000 fa5e 	bl	80014c8 <SCH_Add_Task>
  SCH_Add_Task(Task_FSM,        0, 100);     // FSM mỗi 100ms
 800100c:	2264      	movs	r2, #100	@ 0x64
 800100e:	2100      	movs	r1, #0
 8001010:	480e      	ldr	r0, [pc, #56]	@ (800104c <main+0x88>)
 8001012:	f000 fa59 	bl	80014c8 <SCH_Add_Task>
  SCH_Add_Task(Task_BlinkLED,   250, 50);    // blink theo mode
 8001016:	2232      	movs	r2, #50	@ 0x32
 8001018:	21fa      	movs	r1, #250	@ 0xfa
 800101a:	480d      	ldr	r0, [pc, #52]	@ (8001050 <main+0x8c>)
 800101c:	f000 fa54 	bl	80014c8 <SCH_Add_Task>

  // Trạng thái ban đầu: R1, G2
  enterState(AUTO_R1_G2, 1,0,0, 0,0,1);
 8001020:	2301      	movs	r3, #1
 8001022:	9302      	str	r3, [sp, #8]
 8001024:	2300      	movs	r3, #0
 8001026:	9301      	str	r3, [sp, #4]
 8001028:	2300      	movs	r3, #0
 800102a:	9300      	str	r3, [sp, #0]
 800102c:	2300      	movs	r3, #0
 800102e:	2200      	movs	r2, #0
 8001030:	2101      	movs	r1, #1
 8001032:	2000      	movs	r0, #0
 8001034:	f7ff fab4 	bl	80005a0 <enterState>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    SCH_Dispatch_Tasks();
 8001038:	f000 fa02 	bl	8001440 <SCH_Dispatch_Tasks>
 800103c:	e7fc      	b.n	8001038 <main+0x74>
 800103e:	bf00      	nop
 8001040:	2000017c 	.word	0x2000017c
 8001044:	080037dc 	.word	0x080037dc
 8001048:	08000345 	.word	0x08000345
 800104c:	08000d7d 	.word	0x08000d7d
 8001050:	08000d99 	.word	0x08000d99

08001054 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b090      	sub	sp, #64	@ 0x40
 8001058:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800105a:	f107 0318 	add.w	r3, r7, #24
 800105e:	2228      	movs	r2, #40	@ 0x28
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f001 fee2 	bl	8002e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001068:	1d3b      	adds	r3, r7, #4
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
 8001072:	60da      	str	r2, [r3, #12]
 8001074:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001076:	2302      	movs	r3, #2
 8001078:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800107a:	2301      	movs	r3, #1
 800107c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800107e:	2310      	movs	r3, #16
 8001080:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001082:	2300      	movs	r3, #0
 8001084:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001086:	f107 0318 	add.w	r3, r7, #24
 800108a:	4618      	mov	r0, r3
 800108c:	f000 fede 	bl	8001e4c <HAL_RCC_OscConfig>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001096:	f000 f8f9 	bl	800128c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109a:	230f      	movs	r3, #15
 800109c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800109e:	2300      	movs	r3, #0
 80010a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010aa:	2300      	movs	r3, #0
 80010ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80010ae:	1d3b      	adds	r3, r7, #4
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f001 f94c 	bl	8002350 <HAL_RCC_ClockConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80010be:	f000 f8e5 	bl	800128c <Error_Handler>
  }
}
 80010c2:	bf00      	nop
 80010c4:	3740      	adds	r7, #64	@ 0x40
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010d2:	f107 0308 	add.w	r3, r7, #8
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
 80010de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010e0:	463b      	mov	r3, r7
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001160 <MX_TIM2_Init+0x94>)
 80010ea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80010f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001160 <MX_TIM2_Init+0x94>)
 80010f2:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80010f6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f8:	4b19      	ldr	r3, [pc, #100]	@ (8001160 <MX_TIM2_Init+0x94>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80010fe:	4b18      	ldr	r3, [pc, #96]	@ (8001160 <MX_TIM2_Init+0x94>)
 8001100:	2209      	movs	r2, #9
 8001102:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001104:	4b16      	ldr	r3, [pc, #88]	@ (8001160 <MX_TIM2_Init+0x94>)
 8001106:	2200      	movs	r2, #0
 8001108:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800110a:	4b15      	ldr	r3, [pc, #84]	@ (8001160 <MX_TIM2_Init+0x94>)
 800110c:	2200      	movs	r2, #0
 800110e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001110:	4813      	ldr	r0, [pc, #76]	@ (8001160 <MX_TIM2_Init+0x94>)
 8001112:	f001 fa79 	bl	8002608 <HAL_TIM_Base_Init>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800111c:	f000 f8b6 	bl	800128c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001120:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001124:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001126:	f107 0308 	add.w	r3, r7, #8
 800112a:	4619      	mov	r1, r3
 800112c:	480c      	ldr	r0, [pc, #48]	@ (8001160 <MX_TIM2_Init+0x94>)
 800112e:	f001 fbf7 	bl	8002920 <HAL_TIM_ConfigClockSource>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001138:	f000 f8a8 	bl	800128c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800113c:	2300      	movs	r3, #0
 800113e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001140:	2300      	movs	r3, #0
 8001142:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001144:	463b      	mov	r3, r7
 8001146:	4619      	mov	r1, r3
 8001148:	4805      	ldr	r0, [pc, #20]	@ (8001160 <MX_TIM2_Init+0x94>)
 800114a:	f001 fdcf 	bl	8002cec <HAL_TIMEx_MasterConfigSynchronization>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001154:	f000 f89a 	bl	800128c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001158:	bf00      	nop
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	2000017c 	.word	0x2000017c

08001164 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b088      	sub	sp, #32
 8001168:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116a:	f107 0310 	add.w	r3, r7, #16
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001178:	4b3b      	ldr	r3, [pc, #236]	@ (8001268 <MX_GPIO_Init+0x104>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	4a3a      	ldr	r2, [pc, #232]	@ (8001268 <MX_GPIO_Init+0x104>)
 800117e:	f043 0310 	orr.w	r3, r3, #16
 8001182:	6193      	str	r3, [r2, #24]
 8001184:	4b38      	ldr	r3, [pc, #224]	@ (8001268 <MX_GPIO_Init+0x104>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	f003 0310 	and.w	r3, r3, #16
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001190:	4b35      	ldr	r3, [pc, #212]	@ (8001268 <MX_GPIO_Init+0x104>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	4a34      	ldr	r2, [pc, #208]	@ (8001268 <MX_GPIO_Init+0x104>)
 8001196:	f043 0304 	orr.w	r3, r3, #4
 800119a:	6193      	str	r3, [r2, #24]
 800119c:	4b32      	ldr	r3, [pc, #200]	@ (8001268 <MX_GPIO_Init+0x104>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	f003 0304 	and.w	r3, r3, #4
 80011a4:	60bb      	str	r3, [r7, #8]
 80011a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001268 <MX_GPIO_Init+0x104>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	4a2e      	ldr	r2, [pc, #184]	@ (8001268 <MX_GPIO_Init+0x104>)
 80011ae:	f043 0308 	orr.w	r3, r3, #8
 80011b2:	6193      	str	r3, [r2, #24]
 80011b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001268 <MX_GPIO_Init+0x104>)
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	f003 0308 	and.w	r3, r3, #8
 80011bc:	607b      	str	r3, [r7, #4]
 80011be:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NAV1G_Pin|NAV1Y_Pin|NAV1R_Pin|NAV2G_Pin
 80011c0:	2200      	movs	r2, #0
 80011c2:	f649 413f 	movw	r1, #39999	@ 0x9c3f
 80011c6:	4829      	ldr	r0, [pc, #164]	@ (800126c <MX_GPIO_Init+0x108>)
 80011c8:	f000 fe27 	bl	8001e1a <HAL_GPIO_WritePin>
                          |NAV2Y_Pin|NAV2R_Pin|PED1_R_Pin|PED1_G_Pin
                          |PED2_R_Pin|PED2_G_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RS_Pin|LCD_E_Pin|LCD_D4_Pin|LCD_D5_Pin
 80011cc:	2200      	movs	r2, #0
 80011ce:	213f      	movs	r1, #63	@ 0x3f
 80011d0:	4827      	ldr	r0, [pc, #156]	@ (8001270 <MX_GPIO_Init+0x10c>)
 80011d2:	f000 fe22 	bl	8001e1a <HAL_GPIO_WritePin>
                          |LCD_D6_Pin|LCD_D7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : MODE_Pin */
  GPIO_InitStruct.Pin = MODE_Pin;
 80011d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011dc:	2300      	movs	r3, #0
 80011de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MODE_GPIO_Port, &GPIO_InitStruct);
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	4619      	mov	r1, r3
 80011ea:	4822      	ldr	r0, [pc, #136]	@ (8001274 <MX_GPIO_Init+0x110>)
 80011ec:	f000 fc82 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NAV1G_Pin NAV1Y_Pin NAV1R_Pin NAV2G_Pin
                           NAV2Y_Pin NAV2R_Pin PED1_R_Pin PED1_G_Pin
                           PED2_R_Pin PED2_G_Pin */
  GPIO_InitStruct.Pin = NAV1G_Pin|NAV1Y_Pin|NAV1R_Pin|NAV2G_Pin
 80011f0:	f649 433f 	movw	r3, #39999	@ 0x9c3f
 80011f4:	613b      	str	r3, [r7, #16]
                          |NAV2Y_Pin|NAV2R_Pin|PED1_R_Pin|PED1_G_Pin
                          |PED2_R_Pin|PED2_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f6:	2301      	movs	r3, #1
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fe:	2302      	movs	r3, #2
 8001200:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001202:	f107 0310 	add.w	r3, r7, #16
 8001206:	4619      	mov	r1, r3
 8001208:	4818      	ldr	r0, [pc, #96]	@ (800126c <MX_GPIO_Init+0x108>)
 800120a:	f000 fc73 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_E_Pin LCD_D4_Pin LCD_D5_Pin
                           LCD_D6_Pin LCD_D7_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_E_Pin|LCD_D4_Pin|LCD_D5_Pin
 800120e:	233f      	movs	r3, #63	@ 0x3f
 8001210:	613b      	str	r3, [r7, #16]
                          |LCD_D6_Pin|LCD_D7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001212:	2301      	movs	r3, #1
 8001214:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2302      	movs	r3, #2
 800121c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121e:	f107 0310 	add.w	r3, r7, #16
 8001222:	4619      	mov	r1, r3
 8001224:	4812      	ldr	r0, [pc, #72]	@ (8001270 <MX_GPIO_Init+0x10c>)
 8001226:	f000 fc65 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PED1_Pin PED2_Pin */
  GPIO_InitStruct.Pin = PED1_Pin|PED2_Pin;
 800122a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800122e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001230:	2300      	movs	r3, #0
 8001232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001238:	f107 0310 	add.w	r3, r7, #16
 800123c:	4619      	mov	r1, r3
 800123e:	480c      	ldr	r0, [pc, #48]	@ (8001270 <MX_GPIO_Init+0x10c>)
 8001240:	f000 fc58 	bl	8001af4 <HAL_GPIO_Init>

  /*Configure GPIO pins : INCREASE_Pin SET_Pin */
  GPIO_InitStruct.Pin = INCREASE_Pin|SET_Pin;
 8001244:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001248:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001252:	f107 0310 	add.w	r3, r7, #16
 8001256:	4619      	mov	r1, r3
 8001258:	4804      	ldr	r0, [pc, #16]	@ (800126c <MX_GPIO_Init+0x108>)
 800125a:	f000 fc4b 	bl	8001af4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800125e:	bf00      	nop
 8001260:	3720      	adds	r7, #32
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40021000 	.word	0x40021000
 800126c:	40010800 	.word	0x40010800
 8001270:	40010c00 	.word	0x40010c00
 8001274:	40011000 	.word	0x40011000

08001278 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  // Nếu sau này dùng nhiều timer thì check:
  // if (htim->Instance == TIM2) { ... }
  SCH_Update();     // TICK = 10 ms
 8001280:	f000 f874 	bl	800136c <SCH_Update>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001290:	b672      	cpsid	i
}
 8001292:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <Error_Handler+0x8>

08001298 <wheel_insert>:
static Node node_pool[SCH_MAX_TASKS];
static Node* wheel[WHEEL_SIZE];
static uint16_t current_slot = 0;

/* tiện chèn node vào list */
static void wheel_insert(uint16_t slot, Node* n) {
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	80fb      	strh	r3, [r7, #6]
    n->next = wheel[slot];
 80012a4:	88fb      	ldrh	r3, [r7, #6]
 80012a6:	4a07      	ldr	r2, [pc, #28]	@ (80012c4 <wheel_insert+0x2c>)
 80012a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	605a      	str	r2, [r3, #4]
    wheel[slot] = n;
 80012b0:	88fb      	ldrh	r3, [r7, #6]
 80012b2:	4904      	ldr	r1, [pc, #16]	@ (80012c4 <wheel_insert+0x2c>)
 80012b4:	683a      	ldr	r2, [r7, #0]
 80012b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr
 80012c4:	200002b8 	.word	0x200002b8

080012c8 <SCH_Init>:

/* ================================================================
   INIT
================================================================ */
void SCH_Init(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 80012ce:	2300      	movs	r3, #0
 80012d0:	607b      	str	r3, [r7, #4]
 80012d2:	e023      	b.n	800131c <SCH_Init+0x54>
        SCH_tasks[i].pTask  = 0;
 80012d4:	4a20      	ldr	r2, [pc, #128]	@ (8001358 <SCH_Init+0x90>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	011b      	lsls	r3, r3, #4
 80012da:	4413      	add	r3, r2
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]
        SCH_tasks[i].Delay  = 0;
 80012e0:	4a1d      	ldr	r2, [pc, #116]	@ (8001358 <SCH_Init+0x90>)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	011b      	lsls	r3, r3, #4
 80012e6:	4413      	add	r3, r2
 80012e8:	3304      	adds	r3, #4
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
        SCH_tasks[i].Period = 0;
 80012ee:	4a1a      	ldr	r2, [pc, #104]	@ (8001358 <SCH_Init+0x90>)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	011b      	lsls	r3, r3, #4
 80012f4:	4413      	add	r3, r2
 80012f6:	3308      	adds	r3, #8
 80012f8:	2200      	movs	r2, #0
 80012fa:	601a      	str	r2, [r3, #0]
        SCH_tasks[i].RunMe  = 0;
 80012fc:	4a16      	ldr	r2, [pc, #88]	@ (8001358 <SCH_Init+0x90>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	011b      	lsls	r3, r3, #4
 8001302:	4413      	add	r3, r2
 8001304:	330c      	adds	r3, #12
 8001306:	2200      	movs	r2, #0
 8001308:	701a      	strb	r2, [r3, #0]

        node_pool[i].next = 0;   // <-- MUST RESET NODE
 800130a:	4a14      	ldr	r2, [pc, #80]	@ (800135c <SCH_Init+0x94>)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	4413      	add	r3, r2
 8001312:	2200      	movs	r2, #0
 8001314:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	3301      	adds	r3, #1
 800131a:	607b      	str	r3, [r7, #4]
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b09      	cmp	r3, #9
 8001320:	ddd8      	ble.n	80012d4 <SCH_Init+0xc>
    }

    for (int i = 0; i < WHEEL_SIZE; i++) {
 8001322:	2300      	movs	r3, #0
 8001324:	603b      	str	r3, [r7, #0]
 8001326:	e007      	b.n	8001338 <SCH_Init+0x70>
        wheel[i] = 0;
 8001328:	4a0d      	ldr	r2, [pc, #52]	@ (8001360 <SCH_Init+0x98>)
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	2100      	movs	r1, #0
 800132e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < WHEEL_SIZE; i++) {
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	3301      	adds	r3, #1
 8001336:	603b      	str	r3, [r7, #0]
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800133e:	dbf3      	blt.n	8001328 <SCH_Init+0x60>
    }

    current_slot = 0;
 8001340:	4b08      	ldr	r3, [pc, #32]	@ (8001364 <SCH_Init+0x9c>)
 8001342:	2200      	movs	r2, #0
 8001344:	801a      	strh	r2, [r3, #0]
    tick_ms = 0;
 8001346:	4b08      	ldr	r3, [pc, #32]	@ (8001368 <SCH_Init+0xa0>)
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	bc80      	pop	{r7}
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	200001c4 	.word	0x200001c4
 800135c:	20000268 	.word	0x20000268
 8001360:	200002b8 	.word	0x200002b8
 8001364:	20001258 	.word	0x20001258
 8001368:	20000264 	.word	0x20000264

0800136c <SCH_Update>:

/* ================================================================
   UPDATE (gọi từ TIM2 interrupt mỗi 10ms)
================================================================ */
void SCH_Update(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b086      	sub	sp, #24
 8001370:	af00      	add	r7, sp, #0
    tick_ms += 10;
 8001372:	4b2e      	ldr	r3, [pc, #184]	@ (800142c <SCH_Update+0xc0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	330a      	adds	r3, #10
 8001378:	4a2c      	ldr	r2, [pc, #176]	@ (800142c <SCH_Update+0xc0>)
 800137a:	6013      	str	r3, [r2, #0]

    Node* n = wheel[current_slot];
 800137c:	4b2c      	ldr	r3, [pc, #176]	@ (8001430 <SCH_Update+0xc4>)
 800137e:	881b      	ldrh	r3, [r3, #0]
 8001380:	461a      	mov	r2, r3
 8001382:	4b2c      	ldr	r3, [pc, #176]	@ (8001434 <SCH_Update+0xc8>)
 8001384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001388:	617b      	str	r3, [r7, #20]
    wheel[current_slot] = 0;
 800138a:	4b29      	ldr	r3, [pc, #164]	@ (8001430 <SCH_Update+0xc4>)
 800138c:	881b      	ldrh	r3, [r3, #0]
 800138e:	4619      	mov	r1, r3
 8001390:	4b28      	ldr	r3, [pc, #160]	@ (8001434 <SCH_Update+0xc8>)
 8001392:	2200      	movs	r2, #0
 8001394:	f843 2021 	str.w	r2, [r3, r1, lsl #2]

    while (n != 0) {
 8001398:	e033      	b.n	8001402 <SCH_Update+0x96>

        Node* next_node = n->next;    // <--- FIX QUAN TRỌNG
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	613b      	str	r3, [r7, #16]

        uint8_t id = n->id;
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	73fb      	strb	r3, [r7, #15]
        sTask* t = &SCH_tasks[id];
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	011b      	lsls	r3, r3, #4
 80013aa:	4a23      	ldr	r2, [pc, #140]	@ (8001438 <SCH_Update+0xcc>)
 80013ac:	4413      	add	r3, r2
 80013ae:	60bb      	str	r3, [r7, #8]

        if (t->pTask != 0) {
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d022      	beq.n	80013fe <SCH_Update+0x92>
            t->RunMe++;
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	7b1b      	ldrb	r3, [r3, #12]
 80013bc:	3301      	adds	r3, #1
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	731a      	strb	r2, [r3, #12]

            if (t->Period > 0) {
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d015      	beq.n	80013f8 <SCH_Update+0x8c>
                uint16_t next_slot = (current_slot + t->Period) % WHEEL_SIZE;
 80013cc:	4b18      	ldr	r3, [pc, #96]	@ (8001430 <SCH_Update+0xc4>)
 80013ce:	881b      	ldrh	r3, [r3, #0]
 80013d0:	461a      	mov	r2, r3
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	441a      	add	r2, r3
 80013d8:	4b18      	ldr	r3, [pc, #96]	@ (800143c <SCH_Update+0xd0>)
 80013da:	fba3 1302 	umull	r1, r3, r3, r2
 80013de:	099b      	lsrs	r3, r3, #6
 80013e0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80013e4:	fb01 f303 	mul.w	r3, r1, r3
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	80fb      	strh	r3, [r7, #6]
                wheel_insert(next_slot, n);  // reschedule
 80013ec:	88fb      	ldrh	r3, [r7, #6]
 80013ee:	6979      	ldr	r1, [r7, #20]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f7ff ff51 	bl	8001298 <wheel_insert>
 80013f6:	e002      	b.n	80013fe <SCH_Update+0x92>
            } else {
                n->next = 0; // one-shot, do not reinsert
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	2200      	movs	r2, #0
 80013fc:	605a      	str	r2, [r3, #4]
            }
        }

        n = next_node;   // move to next
 80013fe:	693b      	ldr	r3, [r7, #16]
 8001400:	617b      	str	r3, [r7, #20]
    while (n != 0) {
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1c8      	bne.n	800139a <SCH_Update+0x2e>
    }

    current_slot++;
 8001408:	4b09      	ldr	r3, [pc, #36]	@ (8001430 <SCH_Update+0xc4>)
 800140a:	881b      	ldrh	r3, [r3, #0]
 800140c:	3301      	adds	r3, #1
 800140e:	b29a      	uxth	r2, r3
 8001410:	4b07      	ldr	r3, [pc, #28]	@ (8001430 <SCH_Update+0xc4>)
 8001412:	801a      	strh	r2, [r3, #0]
    if (current_slot >= WHEEL_SIZE) current_slot = 0;
 8001414:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <SCH_Update+0xc4>)
 8001416:	881b      	ldrh	r3, [r3, #0]
 8001418:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800141c:	d302      	bcc.n	8001424 <SCH_Update+0xb8>
 800141e:	4b04      	ldr	r3, [pc, #16]	@ (8001430 <SCH_Update+0xc4>)
 8001420:	2200      	movs	r2, #0
 8001422:	801a      	strh	r2, [r3, #0]
}
 8001424:	bf00      	nop
 8001426:	3718      	adds	r7, #24
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20000264 	.word	0x20000264
 8001430:	20001258 	.word	0x20001258
 8001434:	200002b8 	.word	0x200002b8
 8001438:	200001c4 	.word	0x200001c4
 800143c:	10624dd3 	.word	0x10624dd3

08001440 <SCH_Dispatch_Tasks>:

/* ================================================================
   DISPATCH
================================================================ */
void SCH_Dispatch_Tasks(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8001446:	2300      	movs	r3, #0
 8001448:	607b      	str	r3, [r7, #4]
 800144a:	e033      	b.n	80014b4 <SCH_Dispatch_Tasks+0x74>
        if (SCH_tasks[i].RunMe > 0 && SCH_tasks[i].pTask != 0) {
 800144c:	4a1d      	ldr	r2, [pc, #116]	@ (80014c4 <SCH_Dispatch_Tasks+0x84>)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	011b      	lsls	r3, r3, #4
 8001452:	4413      	add	r3, r2
 8001454:	330c      	adds	r3, #12
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d028      	beq.n	80014ae <SCH_Dispatch_Tasks+0x6e>
 800145c:	4a19      	ldr	r2, [pc, #100]	@ (80014c4 <SCH_Dispatch_Tasks+0x84>)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	011b      	lsls	r3, r3, #4
 8001462:	4413      	add	r3, r2
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d021      	beq.n	80014ae <SCH_Dispatch_Tasks+0x6e>

            (*SCH_tasks[i].pTask)();
 800146a:	4a16      	ldr	r2, [pc, #88]	@ (80014c4 <SCH_Dispatch_Tasks+0x84>)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	011b      	lsls	r3, r3, #4
 8001470:	4413      	add	r3, r2
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4798      	blx	r3
            SCH_tasks[i].RunMe--;
 8001476:	4a13      	ldr	r2, [pc, #76]	@ (80014c4 <SCH_Dispatch_Tasks+0x84>)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	011b      	lsls	r3, r3, #4
 800147c:	4413      	add	r3, r2
 800147e:	330c      	adds	r3, #12
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	3b01      	subs	r3, #1
 8001484:	b2d9      	uxtb	r1, r3
 8001486:	4a0f      	ldr	r2, [pc, #60]	@ (80014c4 <SCH_Dispatch_Tasks+0x84>)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	011b      	lsls	r3, r3, #4
 800148c:	4413      	add	r3, r2
 800148e:	330c      	adds	r3, #12
 8001490:	460a      	mov	r2, r1
 8001492:	701a      	strb	r2, [r3, #0]

            if (SCH_tasks[i].Period == 0) {
 8001494:	4a0b      	ldr	r2, [pc, #44]	@ (80014c4 <SCH_Dispatch_Tasks+0x84>)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	011b      	lsls	r3, r3, #4
 800149a:	4413      	add	r3, r2
 800149c:	3308      	adds	r3, #8
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d104      	bne.n	80014ae <SCH_Dispatch_Tasks+0x6e>
                SCH_Delete_Task(i);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 f873 	bl	8001594 <SCH_Delete_Task>
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	3301      	adds	r3, #1
 80014b2:	607b      	str	r3, [r7, #4]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2b09      	cmp	r3, #9
 80014b8:	ddc8      	ble.n	800144c <SCH_Dispatch_Tasks+0xc>
            }
        }
    }
}
 80014ba:	bf00      	nop
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	200001c4 	.word	0x200001c4

080014c8 <SCH_Add_Task>:
   ADD TASK
================================================================ */
uint8_t SCH_Add_Task(TaskFunction_t pFunction,
                     uint32_t DELAY,
                     uint32_t PERIOD)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b086      	sub	sp, #24
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	60b9      	str	r1, [r7, #8]
 80014d2:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 80014d4:	2300      	movs	r3, #0
 80014d6:	617b      	str	r3, [r7, #20]
 80014d8:	e04b      	b.n	8001572 <SCH_Add_Task+0xaa>

        if (SCH_tasks[i].pTask == 0) {
 80014da:	4a2a      	ldr	r2, [pc, #168]	@ (8001584 <SCH_Add_Task+0xbc>)
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	011b      	lsls	r3, r3, #4
 80014e0:	4413      	add	r3, r2
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d141      	bne.n	800156c <SCH_Add_Task+0xa4>

            SCH_tasks[i].pTask  = pFunction;
 80014e8:	4a26      	ldr	r2, [pc, #152]	@ (8001584 <SCH_Add_Task+0xbc>)
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	011b      	lsls	r3, r3, #4
 80014ee:	4413      	add	r3, r2
 80014f0:	68fa      	ldr	r2, [r7, #12]
 80014f2:	601a      	str	r2, [r3, #0]
            SCH_tasks[i].Delay  = DELAY;
 80014f4:	4a23      	ldr	r2, [pc, #140]	@ (8001584 <SCH_Add_Task+0xbc>)
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	011b      	lsls	r3, r3, #4
 80014fa:	4413      	add	r3, r2
 80014fc:	3304      	adds	r3, #4
 80014fe:	68ba      	ldr	r2, [r7, #8]
 8001500:	601a      	str	r2, [r3, #0]
            SCH_tasks[i].Period = PERIOD;
 8001502:	4a20      	ldr	r2, [pc, #128]	@ (8001584 <SCH_Add_Task+0xbc>)
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	011b      	lsls	r3, r3, #4
 8001508:	4413      	add	r3, r2
 800150a:	3308      	adds	r3, #8
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	601a      	str	r2, [r3, #0]
            SCH_tasks[i].RunMe  = 0;
 8001510:	4a1c      	ldr	r2, [pc, #112]	@ (8001584 <SCH_Add_Task+0xbc>)
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	011b      	lsls	r3, r3, #4
 8001516:	4413      	add	r3, r2
 8001518:	330c      	adds	r3, #12
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]

            node_pool[i].id = i;
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	b2d9      	uxtb	r1, r3
 8001522:	4a19      	ldr	r2, [pc, #100]	@ (8001588 <SCH_Add_Task+0xc0>)
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
            node_pool[i].next = 0;
 800152a:	4a17      	ldr	r2, [pc, #92]	@ (8001588 <SCH_Add_Task+0xc0>)
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	00db      	lsls	r3, r3, #3
 8001530:	4413      	add	r3, r2
 8001532:	2200      	movs	r2, #0
 8001534:	605a      	str	r2, [r3, #4]

            uint16_t slot = (current_slot + DELAY) % WHEEL_SIZE;
 8001536:	4b15      	ldr	r3, [pc, #84]	@ (800158c <SCH_Add_Task+0xc4>)
 8001538:	881b      	ldrh	r3, [r3, #0]
 800153a:	461a      	mov	r2, r3
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	441a      	add	r2, r3
 8001540:	4b13      	ldr	r3, [pc, #76]	@ (8001590 <SCH_Add_Task+0xc8>)
 8001542:	fba3 1302 	umull	r1, r3, r3, r2
 8001546:	099b      	lsrs	r3, r3, #6
 8001548:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800154c:	fb01 f303 	mul.w	r3, r1, r3
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	827b      	strh	r3, [r7, #18]
            wheel_insert(slot, &node_pool[i]);
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	00db      	lsls	r3, r3, #3
 8001558:	4a0b      	ldr	r2, [pc, #44]	@ (8001588 <SCH_Add_Task+0xc0>)
 800155a:	441a      	add	r2, r3
 800155c:	8a7b      	ldrh	r3, [r7, #18]
 800155e:	4611      	mov	r1, r2
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff fe99 	bl	8001298 <wheel_insert>

            return i;
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	b2db      	uxtb	r3, r3
 800156a:	e006      	b.n	800157a <SCH_Add_Task+0xb2>
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	3301      	adds	r3, #1
 8001570:	617b      	str	r3, [r7, #20]
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	2b09      	cmp	r3, #9
 8001576:	ddb0      	ble.n	80014da <SCH_Add_Task+0x12>
        }
    }
    return NO_TASK_ID;
 8001578:	23ff      	movs	r3, #255	@ 0xff
}
 800157a:	4618      	mov	r0, r3
 800157c:	3718      	adds	r7, #24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	200001c4 	.word	0x200001c4
 8001588:	20000268 	.word	0x20000268
 800158c:	20001258 	.word	0x20001258
 8001590:	10624dd3 	.word	0x10624dd3

08001594 <SCH_Delete_Task>:

/* ================================================================
   DELETE TASK
================================================================ */
uint8_t SCH_Delete_Task(uint8_t id)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
    if (id >= SCH_MAX_TASKS) return 1;
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	2b09      	cmp	r3, #9
 80015a2:	d901      	bls.n	80015a8 <SCH_Delete_Task+0x14>
 80015a4:	2301      	movs	r3, #1
 80015a6:	e01b      	b.n	80015e0 <SCH_Delete_Task+0x4c>

    SCH_tasks[id].pTask  = 0;
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	4a10      	ldr	r2, [pc, #64]	@ (80015ec <SCH_Delete_Task+0x58>)
 80015ac:	011b      	lsls	r3, r3, #4
 80015ae:	4413      	add	r3, r2
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
    SCH_tasks[id].Delay  = 0;
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <SCH_Delete_Task+0x58>)
 80015b8:	011b      	lsls	r3, r3, #4
 80015ba:	4413      	add	r3, r2
 80015bc:	3304      	adds	r3, #4
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
    SCH_tasks[id].Period = 0;
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	4a09      	ldr	r2, [pc, #36]	@ (80015ec <SCH_Delete_Task+0x58>)
 80015c6:	011b      	lsls	r3, r3, #4
 80015c8:	4413      	add	r3, r2
 80015ca:	3308      	adds	r3, #8
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
    SCH_tasks[id].RunMe  = 0;
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	4a06      	ldr	r2, [pc, #24]	@ (80015ec <SCH_Delete_Task+0x58>)
 80015d4:	011b      	lsls	r3, r3, #4
 80015d6:	4413      	add	r3, r2
 80015d8:	330c      	adds	r3, #12
 80015da:	2200      	movs	r2, #0
 80015dc:	701a      	strb	r2, [r3, #0]

    return 0;
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bc80      	pop	{r7}
 80015e8:	4770      	bx	lr
 80015ea:	bf00      	nop
 80015ec:	200001c4 	.word	0x200001c4

080015f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015f6:	4b15      	ldr	r3, [pc, #84]	@ (800164c <HAL_MspInit+0x5c>)
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	4a14      	ldr	r2, [pc, #80]	@ (800164c <HAL_MspInit+0x5c>)
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	6193      	str	r3, [r2, #24]
 8001602:	4b12      	ldr	r3, [pc, #72]	@ (800164c <HAL_MspInit+0x5c>)
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	f003 0301 	and.w	r3, r3, #1
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800160e:	4b0f      	ldr	r3, [pc, #60]	@ (800164c <HAL_MspInit+0x5c>)
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	4a0e      	ldr	r2, [pc, #56]	@ (800164c <HAL_MspInit+0x5c>)
 8001614:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001618:	61d3      	str	r3, [r2, #28]
 800161a:	4b0c      	ldr	r3, [pc, #48]	@ (800164c <HAL_MspInit+0x5c>)
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001626:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <HAL_MspInit+0x60>)
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	4a04      	ldr	r2, [pc, #16]	@ (8001650 <HAL_MspInit+0x60>)
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001642:	bf00      	nop
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr
 800164c:	40021000 	.word	0x40021000
 8001650:	40010000 	.word	0x40010000

08001654 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001664:	d113      	bne.n	800168e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001666:	4b0c      	ldr	r3, [pc, #48]	@ (8001698 <HAL_TIM_Base_MspInit+0x44>)
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	4a0b      	ldr	r2, [pc, #44]	@ (8001698 <HAL_TIM_Base_MspInit+0x44>)
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	61d3      	str	r3, [r2, #28]
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <HAL_TIM_Base_MspInit+0x44>)
 8001674:	69db      	ldr	r3, [r3, #28]
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800167e:	2200      	movs	r2, #0
 8001680:	2100      	movs	r1, #0
 8001682:	201c      	movs	r0, #28
 8001684:	f000 f9ff 	bl	8001a86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001688:	201c      	movs	r0, #28
 800168a:	f000 fa18 	bl	8001abe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800168e:	bf00      	nop
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	40021000 	.word	0x40021000

0800169c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <NMI_Handler+0x4>

080016a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <HardFault_Handler+0x4>

080016ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <MemManage_Handler+0x4>

080016b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <BusFault_Handler+0x4>

080016bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <UsageFault_Handler+0x4>

080016c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c8:	bf00      	nop
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr

080016d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016d4:	bf00      	nop
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bc80      	pop	{r7}
 80016da:	4770      	bx	lr

080016dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bc80      	pop	{r7}
 80016e6:	4770      	bx	lr

080016e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ec:	f000 f8b4 	bl	8001858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016f0:	bf00      	nop
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016f8:	4802      	ldr	r0, [pc, #8]	@ (8001704 <TIM2_IRQHandler+0x10>)
 80016fa:	f001 f821 	bl	8002740 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	2000017c 	.word	0x2000017c

08001708 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b086      	sub	sp, #24
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001710:	4a14      	ldr	r2, [pc, #80]	@ (8001764 <_sbrk+0x5c>)
 8001712:	4b15      	ldr	r3, [pc, #84]	@ (8001768 <_sbrk+0x60>)
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800171c:	4b13      	ldr	r3, [pc, #76]	@ (800176c <_sbrk+0x64>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d102      	bne.n	800172a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001724:	4b11      	ldr	r3, [pc, #68]	@ (800176c <_sbrk+0x64>)
 8001726:	4a12      	ldr	r2, [pc, #72]	@ (8001770 <_sbrk+0x68>)
 8001728:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800172a:	4b10      	ldr	r3, [pc, #64]	@ (800176c <_sbrk+0x64>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4413      	add	r3, r2
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	429a      	cmp	r2, r3
 8001736:	d207      	bcs.n	8001748 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001738:	f001 fb80 	bl	8002e3c <__errno>
 800173c:	4603      	mov	r3, r0
 800173e:	220c      	movs	r2, #12
 8001740:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001742:	f04f 33ff 	mov.w	r3, #4294967295
 8001746:	e009      	b.n	800175c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001748:	4b08      	ldr	r3, [pc, #32]	@ (800176c <_sbrk+0x64>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800174e:	4b07      	ldr	r3, [pc, #28]	@ (800176c <_sbrk+0x64>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4413      	add	r3, r2
 8001756:	4a05      	ldr	r2, [pc, #20]	@ (800176c <_sbrk+0x64>)
 8001758:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800175a:	68fb      	ldr	r3, [r7, #12]
}
 800175c:	4618      	mov	r0, r3
 800175e:	3718      	adds	r7, #24
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}
 8001764:	20002800 	.word	0x20002800
 8001768:	00000400 	.word	0x00000400
 800176c:	2000125c 	.word	0x2000125c
 8001770:	200013b0 	.word	0x200013b0

08001774 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001778:	bf00      	nop
 800177a:	46bd      	mov	sp, r7
 800177c:	bc80      	pop	{r7}
 800177e:	4770      	bx	lr

08001780 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001780:	f7ff fff8 	bl	8001774 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001784:	480b      	ldr	r0, [pc, #44]	@ (80017b4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001786:	490c      	ldr	r1, [pc, #48]	@ (80017b8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001788:	4a0c      	ldr	r2, [pc, #48]	@ (80017bc <LoopFillZerobss+0x16>)
  movs r3, #0
 800178a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800178c:	e002      	b.n	8001794 <LoopCopyDataInit>

0800178e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800178e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001790:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001792:	3304      	adds	r3, #4

08001794 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001794:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001796:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001798:	d3f9      	bcc.n	800178e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800179a:	4a09      	ldr	r2, [pc, #36]	@ (80017c0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800179c:	4c09      	ldr	r4, [pc, #36]	@ (80017c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800179e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a0:	e001      	b.n	80017a6 <LoopFillZerobss>

080017a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017a4:	3204      	adds	r2, #4

080017a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017a8:	d3fb      	bcc.n	80017a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017aa:	f001 fb4d 	bl	8002e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ae:	f7ff fc09 	bl	8000fc4 <main>
  bx lr
 80017b2:	4770      	bx	lr
  ldr r0, =_sdata
 80017b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017b8:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 80017bc:	08003854 	.word	0x08003854
  ldr r2, =_sbss
 80017c0:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 80017c4:	200013ac 	.word	0x200013ac

080017c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017c8:	e7fe      	b.n	80017c8 <ADC1_2_IRQHandler>
	...

080017cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017d0:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <HAL_Init+0x28>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a07      	ldr	r2, [pc, #28]	@ (80017f4 <HAL_Init+0x28>)
 80017d6:	f043 0310 	orr.w	r3, r3, #16
 80017da:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017dc:	2003      	movs	r0, #3
 80017de:	f000 f947 	bl	8001a70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017e2:	200f      	movs	r0, #15
 80017e4:	f000 f808 	bl	80017f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017e8:	f7ff ff02 	bl	80015f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40022000 	.word	0x40022000

080017f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001800:	4b12      	ldr	r3, [pc, #72]	@ (800184c <HAL_InitTick+0x54>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4b12      	ldr	r3, [pc, #72]	@ (8001850 <HAL_InitTick+0x58>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	4619      	mov	r1, r3
 800180a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800180e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001812:	fbb2 f3f3 	udiv	r3, r2, r3
 8001816:	4618      	mov	r0, r3
 8001818:	f000 f95f 	bl	8001ada <HAL_SYSTICK_Config>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e00e      	b.n	8001844 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	2b0f      	cmp	r3, #15
 800182a:	d80a      	bhi.n	8001842 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800182c:	2200      	movs	r2, #0
 800182e:	6879      	ldr	r1, [r7, #4]
 8001830:	f04f 30ff 	mov.w	r0, #4294967295
 8001834:	f000 f927 	bl	8001a86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001838:	4a06      	ldr	r2, [pc, #24]	@ (8001854 <HAL_InitTick+0x5c>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800183e:	2300      	movs	r3, #0
 8001840:	e000      	b.n	8001844 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000030 	.word	0x20000030
 8001850:	20000038 	.word	0x20000038
 8001854:	20000034 	.word	0x20000034

08001858 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001858:	b480      	push	{r7}
 800185a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800185c:	4b05      	ldr	r3, [pc, #20]	@ (8001874 <HAL_IncTick+0x1c>)
 800185e:	781b      	ldrb	r3, [r3, #0]
 8001860:	461a      	mov	r2, r3
 8001862:	4b05      	ldr	r3, [pc, #20]	@ (8001878 <HAL_IncTick+0x20>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4413      	add	r3, r2
 8001868:	4a03      	ldr	r2, [pc, #12]	@ (8001878 <HAL_IncTick+0x20>)
 800186a:	6013      	str	r3, [r2, #0]
}
 800186c:	bf00      	nop
 800186e:	46bd      	mov	sp, r7
 8001870:	bc80      	pop	{r7}
 8001872:	4770      	bx	lr
 8001874:	20000038 	.word	0x20000038
 8001878:	20001260 	.word	0x20001260

0800187c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  return uwTick;
 8001880:	4b02      	ldr	r3, [pc, #8]	@ (800188c <HAL_GetTick+0x10>)
 8001882:	681b      	ldr	r3, [r3, #0]
}
 8001884:	4618      	mov	r0, r3
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr
 800188c:	20001260 	.word	0x20001260

08001890 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b084      	sub	sp, #16
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001898:	f7ff fff0 	bl	800187c <HAL_GetTick>
 800189c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018a8:	d005      	beq.n	80018b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018aa:	4b0a      	ldr	r3, [pc, #40]	@ (80018d4 <HAL_Delay+0x44>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	4413      	add	r3, r2
 80018b4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018b6:	bf00      	nop
 80018b8:	f7ff ffe0 	bl	800187c <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	68fa      	ldr	r2, [r7, #12]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d8f7      	bhi.n	80018b8 <HAL_Delay+0x28>
  {
  }
}
 80018c8:	bf00      	nop
 80018ca:	bf00      	nop
 80018cc:	3710      	adds	r7, #16
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	20000038 	.word	0x20000038

080018d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f003 0307 	and.w	r3, r3, #7
 80018e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018e8:	4b0c      	ldr	r3, [pc, #48]	@ (800191c <__NVIC_SetPriorityGrouping+0x44>)
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018ee:	68ba      	ldr	r2, [r7, #8]
 80018f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018f4:	4013      	ands	r3, r2
 80018f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001900:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001904:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001908:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800190a:	4a04      	ldr	r2, [pc, #16]	@ (800191c <__NVIC_SetPriorityGrouping+0x44>)
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	60d3      	str	r3, [r2, #12]
}
 8001910:	bf00      	nop
 8001912:	3714      	adds	r7, #20
 8001914:	46bd      	mov	sp, r7
 8001916:	bc80      	pop	{r7}
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001924:	4b04      	ldr	r3, [pc, #16]	@ (8001938 <__NVIC_GetPriorityGrouping+0x18>)
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	0a1b      	lsrs	r3, r3, #8
 800192a:	f003 0307 	and.w	r3, r3, #7
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001946:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194a:	2b00      	cmp	r3, #0
 800194c:	db0b      	blt.n	8001966 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	f003 021f 	and.w	r2, r3, #31
 8001954:	4906      	ldr	r1, [pc, #24]	@ (8001970 <__NVIC_EnableIRQ+0x34>)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	095b      	lsrs	r3, r3, #5
 800195c:	2001      	movs	r0, #1
 800195e:	fa00 f202 	lsl.w	r2, r0, r2
 8001962:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	bc80      	pop	{r7}
 800196e:	4770      	bx	lr
 8001970:	e000e100 	.word	0xe000e100

08001974 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	6039      	str	r1, [r7, #0]
 800197e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001984:	2b00      	cmp	r3, #0
 8001986:	db0a      	blt.n	800199e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	b2da      	uxtb	r2, r3
 800198c:	490c      	ldr	r1, [pc, #48]	@ (80019c0 <__NVIC_SetPriority+0x4c>)
 800198e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001992:	0112      	lsls	r2, r2, #4
 8001994:	b2d2      	uxtb	r2, r2
 8001996:	440b      	add	r3, r1
 8001998:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800199c:	e00a      	b.n	80019b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	b2da      	uxtb	r2, r3
 80019a2:	4908      	ldr	r1, [pc, #32]	@ (80019c4 <__NVIC_SetPriority+0x50>)
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	f003 030f 	and.w	r3, r3, #15
 80019aa:	3b04      	subs	r3, #4
 80019ac:	0112      	lsls	r2, r2, #4
 80019ae:	b2d2      	uxtb	r2, r2
 80019b0:	440b      	add	r3, r1
 80019b2:	761a      	strb	r2, [r3, #24]
}
 80019b4:	bf00      	nop
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bc80      	pop	{r7}
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop
 80019c0:	e000e100 	.word	0xe000e100
 80019c4:	e000ed00 	.word	0xe000ed00

080019c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b089      	sub	sp, #36	@ 0x24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	60b9      	str	r1, [r7, #8]
 80019d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019dc:	69fb      	ldr	r3, [r7, #28]
 80019de:	f1c3 0307 	rsb	r3, r3, #7
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	bf28      	it	cs
 80019e6:	2304      	movcs	r3, #4
 80019e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	3304      	adds	r3, #4
 80019ee:	2b06      	cmp	r3, #6
 80019f0:	d902      	bls.n	80019f8 <NVIC_EncodePriority+0x30>
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	3b03      	subs	r3, #3
 80019f6:	e000      	b.n	80019fa <NVIC_EncodePriority+0x32>
 80019f8:	2300      	movs	r3, #0
 80019fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	fa02 f303 	lsl.w	r3, r2, r3
 8001a06:	43da      	mvns	r2, r3
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	401a      	ands	r2, r3
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a10:	f04f 31ff 	mov.w	r1, #4294967295
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1a:	43d9      	mvns	r1, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a20:	4313      	orrs	r3, r2
         );
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3724      	adds	r7, #36	@ 0x24
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr

08001a2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	3b01      	subs	r3, #1
 8001a38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a3c:	d301      	bcc.n	8001a42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e00f      	b.n	8001a62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a42:	4a0a      	ldr	r2, [pc, #40]	@ (8001a6c <SysTick_Config+0x40>)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	3b01      	subs	r3, #1
 8001a48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a4a:	210f      	movs	r1, #15
 8001a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a50:	f7ff ff90 	bl	8001974 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a54:	4b05      	ldr	r3, [pc, #20]	@ (8001a6c <SysTick_Config+0x40>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a5a:	4b04      	ldr	r3, [pc, #16]	@ (8001a6c <SysTick_Config+0x40>)
 8001a5c:	2207      	movs	r2, #7
 8001a5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a60:	2300      	movs	r3, #0
}
 8001a62:	4618      	mov	r0, r3
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	e000e010 	.word	0xe000e010

08001a70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7ff ff2d 	bl	80018d8 <__NVIC_SetPriorityGrouping>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b086      	sub	sp, #24
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	60b9      	str	r1, [r7, #8]
 8001a90:	607a      	str	r2, [r7, #4]
 8001a92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a98:	f7ff ff42 	bl	8001920 <__NVIC_GetPriorityGrouping>
 8001a9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	68b9      	ldr	r1, [r7, #8]
 8001aa2:	6978      	ldr	r0, [r7, #20]
 8001aa4:	f7ff ff90 	bl	80019c8 <NVIC_EncodePriority>
 8001aa8:	4602      	mov	r2, r0
 8001aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aae:	4611      	mov	r1, r2
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff ff5f 	bl	8001974 <__NVIC_SetPriority>
}
 8001ab6:	bf00      	nop
 8001ab8:	3718      	adds	r7, #24
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b082      	sub	sp, #8
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f7ff ff35 	bl	800193c <__NVIC_EnableIRQ>
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}

08001ada <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f7ff ffa2 	bl	8001a2c <SysTick_Config>
 8001ae8:	4603      	mov	r3, r0
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
	...

08001af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b08b      	sub	sp, #44	@ 0x2c
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001afe:	2300      	movs	r3, #0
 8001b00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b02:	2300      	movs	r3, #0
 8001b04:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b06:	e161      	b.n	8001dcc <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b08:	2201      	movs	r2, #1
 8001b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	69fa      	ldr	r2, [r7, #28]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	f040 8150 	bne.w	8001dc6 <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	4a97      	ldr	r2, [pc, #604]	@ (8001d88 <HAL_GPIO_Init+0x294>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d05e      	beq.n	8001bee <HAL_GPIO_Init+0xfa>
 8001b30:	4a95      	ldr	r2, [pc, #596]	@ (8001d88 <HAL_GPIO_Init+0x294>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d875      	bhi.n	8001c22 <HAL_GPIO_Init+0x12e>
 8001b36:	4a95      	ldr	r2, [pc, #596]	@ (8001d8c <HAL_GPIO_Init+0x298>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d058      	beq.n	8001bee <HAL_GPIO_Init+0xfa>
 8001b3c:	4a93      	ldr	r2, [pc, #588]	@ (8001d8c <HAL_GPIO_Init+0x298>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d86f      	bhi.n	8001c22 <HAL_GPIO_Init+0x12e>
 8001b42:	4a93      	ldr	r2, [pc, #588]	@ (8001d90 <HAL_GPIO_Init+0x29c>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d052      	beq.n	8001bee <HAL_GPIO_Init+0xfa>
 8001b48:	4a91      	ldr	r2, [pc, #580]	@ (8001d90 <HAL_GPIO_Init+0x29c>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d869      	bhi.n	8001c22 <HAL_GPIO_Init+0x12e>
 8001b4e:	4a91      	ldr	r2, [pc, #580]	@ (8001d94 <HAL_GPIO_Init+0x2a0>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d04c      	beq.n	8001bee <HAL_GPIO_Init+0xfa>
 8001b54:	4a8f      	ldr	r2, [pc, #572]	@ (8001d94 <HAL_GPIO_Init+0x2a0>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d863      	bhi.n	8001c22 <HAL_GPIO_Init+0x12e>
 8001b5a:	4a8f      	ldr	r2, [pc, #572]	@ (8001d98 <HAL_GPIO_Init+0x2a4>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d046      	beq.n	8001bee <HAL_GPIO_Init+0xfa>
 8001b60:	4a8d      	ldr	r2, [pc, #564]	@ (8001d98 <HAL_GPIO_Init+0x2a4>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d85d      	bhi.n	8001c22 <HAL_GPIO_Init+0x12e>
 8001b66:	2b12      	cmp	r3, #18
 8001b68:	d82a      	bhi.n	8001bc0 <HAL_GPIO_Init+0xcc>
 8001b6a:	2b12      	cmp	r3, #18
 8001b6c:	d859      	bhi.n	8001c22 <HAL_GPIO_Init+0x12e>
 8001b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001b74 <HAL_GPIO_Init+0x80>)
 8001b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b74:	08001bef 	.word	0x08001bef
 8001b78:	08001bc9 	.word	0x08001bc9
 8001b7c:	08001bdb 	.word	0x08001bdb
 8001b80:	08001c1d 	.word	0x08001c1d
 8001b84:	08001c23 	.word	0x08001c23
 8001b88:	08001c23 	.word	0x08001c23
 8001b8c:	08001c23 	.word	0x08001c23
 8001b90:	08001c23 	.word	0x08001c23
 8001b94:	08001c23 	.word	0x08001c23
 8001b98:	08001c23 	.word	0x08001c23
 8001b9c:	08001c23 	.word	0x08001c23
 8001ba0:	08001c23 	.word	0x08001c23
 8001ba4:	08001c23 	.word	0x08001c23
 8001ba8:	08001c23 	.word	0x08001c23
 8001bac:	08001c23 	.word	0x08001c23
 8001bb0:	08001c23 	.word	0x08001c23
 8001bb4:	08001c23 	.word	0x08001c23
 8001bb8:	08001bd1 	.word	0x08001bd1
 8001bbc:	08001be5 	.word	0x08001be5
 8001bc0:	4a76      	ldr	r2, [pc, #472]	@ (8001d9c <HAL_GPIO_Init+0x2a8>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d013      	beq.n	8001bee <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bc6:	e02c      	b.n	8001c22 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	623b      	str	r3, [r7, #32]
          break;
 8001bce:	e029      	b.n	8001c24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	68db      	ldr	r3, [r3, #12]
 8001bd4:	3304      	adds	r3, #4
 8001bd6:	623b      	str	r3, [r7, #32]
          break;
 8001bd8:	e024      	b.n	8001c24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	3308      	adds	r3, #8
 8001be0:	623b      	str	r3, [r7, #32]
          break;
 8001be2:	e01f      	b.n	8001c24 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	330c      	adds	r3, #12
 8001bea:	623b      	str	r3, [r7, #32]
          break;
 8001bec:	e01a      	b.n	8001c24 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d102      	bne.n	8001bfc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bf6:	2304      	movs	r3, #4
 8001bf8:	623b      	str	r3, [r7, #32]
          break;
 8001bfa:	e013      	b.n	8001c24 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d105      	bne.n	8001c10 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c04:	2308      	movs	r3, #8
 8001c06:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	69fa      	ldr	r2, [r7, #28]
 8001c0c:	611a      	str	r2, [r3, #16]
          break;
 8001c0e:	e009      	b.n	8001c24 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c10:	2308      	movs	r3, #8
 8001c12:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	69fa      	ldr	r2, [r7, #28]
 8001c18:	615a      	str	r2, [r3, #20]
          break;
 8001c1a:	e003      	b.n	8001c24 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	623b      	str	r3, [r7, #32]
          break;
 8001c20:	e000      	b.n	8001c24 <HAL_GPIO_Init+0x130>
          break;
 8001c22:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	2bff      	cmp	r3, #255	@ 0xff
 8001c28:	d801      	bhi.n	8001c2e <HAL_GPIO_Init+0x13a>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	e001      	b.n	8001c32 <HAL_GPIO_Init+0x13e>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	3304      	adds	r3, #4
 8001c32:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c34:	69bb      	ldr	r3, [r7, #24]
 8001c36:	2bff      	cmp	r3, #255	@ 0xff
 8001c38:	d802      	bhi.n	8001c40 <HAL_GPIO_Init+0x14c>
 8001c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	e002      	b.n	8001c46 <HAL_GPIO_Init+0x152>
 8001c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c42:	3b08      	subs	r3, #8
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	210f      	movs	r1, #15
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	fa01 f303 	lsl.w	r3, r1, r3
 8001c54:	43db      	mvns	r3, r3
 8001c56:	401a      	ands	r2, r3
 8001c58:	6a39      	ldr	r1, [r7, #32]
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c60:	431a      	orrs	r2, r3
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f000 80a9 	beq.w	8001dc6 <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c74:	4b4a      	ldr	r3, [pc, #296]	@ (8001da0 <HAL_GPIO_Init+0x2ac>)
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	4a49      	ldr	r2, [pc, #292]	@ (8001da0 <HAL_GPIO_Init+0x2ac>)
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	6193      	str	r3, [r2, #24]
 8001c80:	4b47      	ldr	r3, [pc, #284]	@ (8001da0 <HAL_GPIO_Init+0x2ac>)
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c8c:	4a45      	ldr	r2, [pc, #276]	@ (8001da4 <HAL_GPIO_Init+0x2b0>)
 8001c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c90:	089b      	lsrs	r3, r3, #2
 8001c92:	3302      	adds	r3, #2
 8001c94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c98:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9c:	f003 0303 	and.w	r3, r3, #3
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	220f      	movs	r2, #15
 8001ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	68fa      	ldr	r2, [r7, #12]
 8001cac:	4013      	ands	r3, r2
 8001cae:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	4a3d      	ldr	r2, [pc, #244]	@ (8001da8 <HAL_GPIO_Init+0x2b4>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d00d      	beq.n	8001cd4 <HAL_GPIO_Init+0x1e0>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	4a3c      	ldr	r2, [pc, #240]	@ (8001dac <HAL_GPIO_Init+0x2b8>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d007      	beq.n	8001cd0 <HAL_GPIO_Init+0x1dc>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	4a3b      	ldr	r2, [pc, #236]	@ (8001db0 <HAL_GPIO_Init+0x2bc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d101      	bne.n	8001ccc <HAL_GPIO_Init+0x1d8>
 8001cc8:	2302      	movs	r3, #2
 8001cca:	e004      	b.n	8001cd6 <HAL_GPIO_Init+0x1e2>
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e002      	b.n	8001cd6 <HAL_GPIO_Init+0x1e2>
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e000      	b.n	8001cd6 <HAL_GPIO_Init+0x1e2>
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cd8:	f002 0203 	and.w	r2, r2, #3
 8001cdc:	0092      	lsls	r2, r2, #2
 8001cde:	4093      	lsls	r3, r2
 8001ce0:	68fa      	ldr	r2, [r7, #12]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ce6:	492f      	ldr	r1, [pc, #188]	@ (8001da4 <HAL_GPIO_Init+0x2b0>)
 8001ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cea:	089b      	lsrs	r3, r3, #2
 8001cec:	3302      	adds	r3, #2
 8001cee:	68fa      	ldr	r2, [r7, #12]
 8001cf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d006      	beq.n	8001d0e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d00:	4b2c      	ldr	r3, [pc, #176]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d02:	689a      	ldr	r2, [r3, #8]
 8001d04:	492b      	ldr	r1, [pc, #172]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	608b      	str	r3, [r1, #8]
 8001d0c:	e006      	b.n	8001d1c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d0e:	4b29      	ldr	r3, [pc, #164]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	69bb      	ldr	r3, [r7, #24]
 8001d14:	43db      	mvns	r3, r3
 8001d16:	4927      	ldr	r1, [pc, #156]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d18:	4013      	ands	r3, r2
 8001d1a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d006      	beq.n	8001d36 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d28:	4b22      	ldr	r3, [pc, #136]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d2a:	68da      	ldr	r2, [r3, #12]
 8001d2c:	4921      	ldr	r1, [pc, #132]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d2e:	69bb      	ldr	r3, [r7, #24]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	60cb      	str	r3, [r1, #12]
 8001d34:	e006      	b.n	8001d44 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d36:	4b1f      	ldr	r3, [pc, #124]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d38:	68da      	ldr	r2, [r3, #12]
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	43db      	mvns	r3, r3
 8001d3e:	491d      	ldr	r1, [pc, #116]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d40:	4013      	ands	r3, r2
 8001d42:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d006      	beq.n	8001d5e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d50:	4b18      	ldr	r3, [pc, #96]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	4917      	ldr	r1, [pc, #92]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	604b      	str	r3, [r1, #4]
 8001d5c:	e006      	b.n	8001d6c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d5e:	4b15      	ldr	r3, [pc, #84]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d60:	685a      	ldr	r2, [r3, #4]
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	43db      	mvns	r3, r3
 8001d66:	4913      	ldr	r1, [pc, #76]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d68:	4013      	ands	r3, r2
 8001d6a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d01f      	beq.n	8001db8 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d78:	4b0e      	ldr	r3, [pc, #56]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	490d      	ldr	r1, [pc, #52]	@ (8001db4 <HAL_GPIO_Init+0x2c0>)
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	600b      	str	r3, [r1, #0]
 8001d84:	e01f      	b.n	8001dc6 <HAL_GPIO_Init+0x2d2>
 8001d86:	bf00      	nop
 8001d88:	10320000 	.word	0x10320000
 8001d8c:	10310000 	.word	0x10310000
 8001d90:	10220000 	.word	0x10220000
 8001d94:	10210000 	.word	0x10210000
 8001d98:	10120000 	.word	0x10120000
 8001d9c:	10110000 	.word	0x10110000
 8001da0:	40021000 	.word	0x40021000
 8001da4:	40010000 	.word	0x40010000
 8001da8:	40010800 	.word	0x40010800
 8001dac:	40010c00 	.word	0x40010c00
 8001db0:	40011000 	.word	0x40011000
 8001db4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001db8:	4b0b      	ldr	r3, [pc, #44]	@ (8001de8 <HAL_GPIO_Init+0x2f4>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	4909      	ldr	r1, [pc, #36]	@ (8001de8 <HAL_GPIO_Init+0x2f4>)
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc8:	3301      	adds	r3, #1
 8001dca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd2:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f47f ae96 	bne.w	8001b08 <HAL_GPIO_Init+0x14>
  }
}
 8001ddc:	bf00      	nop
 8001dde:	bf00      	nop
 8001de0:	372c      	adds	r7, #44	@ 0x2c
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr
 8001de8:	40010400 	.word	0x40010400

08001dec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689a      	ldr	r2, [r3, #8]
 8001dfc:	887b      	ldrh	r3, [r7, #2]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d002      	beq.n	8001e0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e04:	2301      	movs	r3, #1
 8001e06:	73fb      	strb	r3, [r7, #15]
 8001e08:	e001      	b.n	8001e0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bc80      	pop	{r7}
 8001e18:	4770      	bx	lr

08001e1a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	b083      	sub	sp, #12
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	6078      	str	r0, [r7, #4]
 8001e22:	460b      	mov	r3, r1
 8001e24:	807b      	strh	r3, [r7, #2]
 8001e26:	4613      	mov	r3, r2
 8001e28:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e2a:	787b      	ldrb	r3, [r7, #1]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d003      	beq.n	8001e38 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e30:	887a      	ldrh	r2, [r7, #2]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e36:	e003      	b.n	8001e40 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e38:	887b      	ldrh	r3, [r7, #2]
 8001e3a:	041a      	lsls	r2, r3, #16
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	611a      	str	r2, [r3, #16]
}
 8001e40:	bf00      	nop
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bc80      	pop	{r7}
 8001e48:	4770      	bx	lr
	...

08001e4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e272      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	f000 8087 	beq.w	8001f7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e6c:	4b92      	ldr	r3, [pc, #584]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f003 030c 	and.w	r3, r3, #12
 8001e74:	2b04      	cmp	r3, #4
 8001e76:	d00c      	beq.n	8001e92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e78:	4b8f      	ldr	r3, [pc, #572]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	f003 030c 	and.w	r3, r3, #12
 8001e80:	2b08      	cmp	r3, #8
 8001e82:	d112      	bne.n	8001eaa <HAL_RCC_OscConfig+0x5e>
 8001e84:	4b8c      	ldr	r3, [pc, #560]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e90:	d10b      	bne.n	8001eaa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e92:	4b89      	ldr	r3, [pc, #548]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d06c      	beq.n	8001f78 <HAL_RCC_OscConfig+0x12c>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d168      	bne.n	8001f78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e24c      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001eb2:	d106      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x76>
 8001eb4:	4b80      	ldr	r3, [pc, #512]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a7f      	ldr	r2, [pc, #508]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001eba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ebe:	6013      	str	r3, [r2, #0]
 8001ec0:	e02e      	b.n	8001f20 <HAL_RCC_OscConfig+0xd4>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d10c      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x98>
 8001eca:	4b7b      	ldr	r3, [pc, #492]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4a7a      	ldr	r2, [pc, #488]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ed4:	6013      	str	r3, [r2, #0]
 8001ed6:	4b78      	ldr	r3, [pc, #480]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a77      	ldr	r2, [pc, #476]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ee0:	6013      	str	r3, [r2, #0]
 8001ee2:	e01d      	b.n	8001f20 <HAL_RCC_OscConfig+0xd4>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001eec:	d10c      	bne.n	8001f08 <HAL_RCC_OscConfig+0xbc>
 8001eee:	4b72      	ldr	r3, [pc, #456]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a71      	ldr	r2, [pc, #452]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ef8:	6013      	str	r3, [r2, #0]
 8001efa:	4b6f      	ldr	r3, [pc, #444]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a6e      	ldr	r2, [pc, #440]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f04:	6013      	str	r3, [r2, #0]
 8001f06:	e00b      	b.n	8001f20 <HAL_RCC_OscConfig+0xd4>
 8001f08:	4b6b      	ldr	r3, [pc, #428]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a6a      	ldr	r2, [pc, #424]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001f0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f12:	6013      	str	r3, [r2, #0]
 8001f14:	4b68      	ldr	r3, [pc, #416]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a67      	ldr	r2, [pc, #412]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001f1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d013      	beq.n	8001f50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f28:	f7ff fca8 	bl	800187c <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f30:	f7ff fca4 	bl	800187c <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b64      	cmp	r3, #100	@ 0x64
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e200      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f42:	4b5d      	ldr	r3, [pc, #372]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d0f0      	beq.n	8001f30 <HAL_RCC_OscConfig+0xe4>
 8001f4e:	e014      	b.n	8001f7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f50:	f7ff fc94 	bl	800187c <HAL_GetTick>
 8001f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f58:	f7ff fc90 	bl	800187c <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b64      	cmp	r3, #100	@ 0x64
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e1ec      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f6a:	4b53      	ldr	r3, [pc, #332]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f0      	bne.n	8001f58 <HAL_RCC_OscConfig+0x10c>
 8001f76:	e000      	b.n	8001f7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0302 	and.w	r3, r3, #2
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d063      	beq.n	800204e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f86:	4b4c      	ldr	r3, [pc, #304]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	f003 030c 	and.w	r3, r3, #12
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d00b      	beq.n	8001faa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f92:	4b49      	ldr	r3, [pc, #292]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f003 030c 	and.w	r3, r3, #12
 8001f9a:	2b08      	cmp	r3, #8
 8001f9c:	d11c      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x18c>
 8001f9e:	4b46      	ldr	r3, [pc, #280]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d116      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001faa:	4b43      	ldr	r3, [pc, #268]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d005      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x176>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	691b      	ldr	r3, [r3, #16]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d001      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e1c0      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fc2:	4b3d      	ldr	r3, [pc, #244]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	695b      	ldr	r3, [r3, #20]
 8001fce:	00db      	lsls	r3, r3, #3
 8001fd0:	4939      	ldr	r1, [pc, #228]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fd6:	e03a      	b.n	800204e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d020      	beq.n	8002022 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fe0:	4b36      	ldr	r3, [pc, #216]	@ (80020bc <HAL_RCC_OscConfig+0x270>)
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe6:	f7ff fc49 	bl	800187c <HAL_GetTick>
 8001fea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fec:	e008      	b.n	8002000 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fee:	f7ff fc45 	bl	800187c <HAL_GetTick>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d901      	bls.n	8002000 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e1a1      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002000:	4b2d      	ldr	r3, [pc, #180]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d0f0      	beq.n	8001fee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800200c:	4b2a      	ldr	r3, [pc, #168]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	695b      	ldr	r3, [r3, #20]
 8002018:	00db      	lsls	r3, r3, #3
 800201a:	4927      	ldr	r1, [pc, #156]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 800201c:	4313      	orrs	r3, r2
 800201e:	600b      	str	r3, [r1, #0]
 8002020:	e015      	b.n	800204e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002022:	4b26      	ldr	r3, [pc, #152]	@ (80020bc <HAL_RCC_OscConfig+0x270>)
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002028:	f7ff fc28 	bl	800187c <HAL_GetTick>
 800202c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800202e:	e008      	b.n	8002042 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002030:	f7ff fc24 	bl	800187c <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	693b      	ldr	r3, [r7, #16]
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	2b02      	cmp	r3, #2
 800203c:	d901      	bls.n	8002042 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800203e:	2303      	movs	r3, #3
 8002040:	e180      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002042:	4b1d      	ldr	r3, [pc, #116]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1f0      	bne.n	8002030 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f003 0308 	and.w	r3, r3, #8
 8002056:	2b00      	cmp	r3, #0
 8002058:	d03a      	beq.n	80020d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699b      	ldr	r3, [r3, #24]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d019      	beq.n	8002096 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002062:	4b17      	ldr	r3, [pc, #92]	@ (80020c0 <HAL_RCC_OscConfig+0x274>)
 8002064:	2201      	movs	r2, #1
 8002066:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002068:	f7ff fc08 	bl	800187c <HAL_GetTick>
 800206c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800206e:	e008      	b.n	8002082 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002070:	f7ff fc04 	bl	800187c <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	693b      	ldr	r3, [r7, #16]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	2b02      	cmp	r3, #2
 800207c:	d901      	bls.n	8002082 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800207e:	2303      	movs	r3, #3
 8002080:	e160      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002082:	4b0d      	ldr	r3, [pc, #52]	@ (80020b8 <HAL_RCC_OscConfig+0x26c>)
 8002084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d0f0      	beq.n	8002070 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800208e:	2001      	movs	r0, #1
 8002090:	f000 fa9c 	bl	80025cc <RCC_Delay>
 8002094:	e01c      	b.n	80020d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002096:	4b0a      	ldr	r3, [pc, #40]	@ (80020c0 <HAL_RCC_OscConfig+0x274>)
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800209c:	f7ff fbee 	bl	800187c <HAL_GetTick>
 80020a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020a2:	e00f      	b.n	80020c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020a4:	f7ff fbea 	bl	800187c <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d908      	bls.n	80020c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e146      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
 80020b6:	bf00      	nop
 80020b8:	40021000 	.word	0x40021000
 80020bc:	42420000 	.word	0x42420000
 80020c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020c4:	4b92      	ldr	r3, [pc, #584]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80020c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1e9      	bne.n	80020a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0304 	and.w	r3, r3, #4
 80020d8:	2b00      	cmp	r3, #0
 80020da:	f000 80a6 	beq.w	800222a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020de:	2300      	movs	r3, #0
 80020e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020e2:	4b8b      	ldr	r3, [pc, #556]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d10d      	bne.n	800210a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020ee:	4b88      	ldr	r3, [pc, #544]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	4a87      	ldr	r2, [pc, #540]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80020f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020f8:	61d3      	str	r3, [r2, #28]
 80020fa:	4b85      	ldr	r3, [pc, #532]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002102:	60bb      	str	r3, [r7, #8]
 8002104:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002106:	2301      	movs	r3, #1
 8002108:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800210a:	4b82      	ldr	r3, [pc, #520]	@ (8002314 <HAL_RCC_OscConfig+0x4c8>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002112:	2b00      	cmp	r3, #0
 8002114:	d118      	bne.n	8002148 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002116:	4b7f      	ldr	r3, [pc, #508]	@ (8002314 <HAL_RCC_OscConfig+0x4c8>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	4a7e      	ldr	r2, [pc, #504]	@ (8002314 <HAL_RCC_OscConfig+0x4c8>)
 800211c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002120:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002122:	f7ff fbab 	bl	800187c <HAL_GetTick>
 8002126:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002128:	e008      	b.n	800213c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800212a:	f7ff fba7 	bl	800187c <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	2b64      	cmp	r3, #100	@ 0x64
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e103      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800213c:	4b75      	ldr	r3, [pc, #468]	@ (8002314 <HAL_RCC_OscConfig+0x4c8>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002144:	2b00      	cmp	r3, #0
 8002146:	d0f0      	beq.n	800212a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d106      	bne.n	800215e <HAL_RCC_OscConfig+0x312>
 8002150:	4b6f      	ldr	r3, [pc, #444]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002152:	6a1b      	ldr	r3, [r3, #32]
 8002154:	4a6e      	ldr	r2, [pc, #440]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002156:	f043 0301 	orr.w	r3, r3, #1
 800215a:	6213      	str	r3, [r2, #32]
 800215c:	e02d      	b.n	80021ba <HAL_RCC_OscConfig+0x36e>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d10c      	bne.n	8002180 <HAL_RCC_OscConfig+0x334>
 8002166:	4b6a      	ldr	r3, [pc, #424]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002168:	6a1b      	ldr	r3, [r3, #32]
 800216a:	4a69      	ldr	r2, [pc, #420]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 800216c:	f023 0301 	bic.w	r3, r3, #1
 8002170:	6213      	str	r3, [r2, #32]
 8002172:	4b67      	ldr	r3, [pc, #412]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002174:	6a1b      	ldr	r3, [r3, #32]
 8002176:	4a66      	ldr	r2, [pc, #408]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002178:	f023 0304 	bic.w	r3, r3, #4
 800217c:	6213      	str	r3, [r2, #32]
 800217e:	e01c      	b.n	80021ba <HAL_RCC_OscConfig+0x36e>
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	2b05      	cmp	r3, #5
 8002186:	d10c      	bne.n	80021a2 <HAL_RCC_OscConfig+0x356>
 8002188:	4b61      	ldr	r3, [pc, #388]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 800218a:	6a1b      	ldr	r3, [r3, #32]
 800218c:	4a60      	ldr	r2, [pc, #384]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 800218e:	f043 0304 	orr.w	r3, r3, #4
 8002192:	6213      	str	r3, [r2, #32]
 8002194:	4b5e      	ldr	r3, [pc, #376]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002196:	6a1b      	ldr	r3, [r3, #32]
 8002198:	4a5d      	ldr	r2, [pc, #372]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 800219a:	f043 0301 	orr.w	r3, r3, #1
 800219e:	6213      	str	r3, [r2, #32]
 80021a0:	e00b      	b.n	80021ba <HAL_RCC_OscConfig+0x36e>
 80021a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80021a4:	6a1b      	ldr	r3, [r3, #32]
 80021a6:	4a5a      	ldr	r2, [pc, #360]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80021a8:	f023 0301 	bic.w	r3, r3, #1
 80021ac:	6213      	str	r3, [r2, #32]
 80021ae:	4b58      	ldr	r3, [pc, #352]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80021b0:	6a1b      	ldr	r3, [r3, #32]
 80021b2:	4a57      	ldr	r2, [pc, #348]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80021b4:	f023 0304 	bic.w	r3, r3, #4
 80021b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d015      	beq.n	80021ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021c2:	f7ff fb5b 	bl	800187c <HAL_GetTick>
 80021c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c8:	e00a      	b.n	80021e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ca:	f7ff fb57 	bl	800187c <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021d8:	4293      	cmp	r3, r2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e0b1      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021e0:	4b4b      	ldr	r3, [pc, #300]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80021e2:	6a1b      	ldr	r3, [r3, #32]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0ee      	beq.n	80021ca <HAL_RCC_OscConfig+0x37e>
 80021ec:	e014      	b.n	8002218 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ee:	f7ff fb45 	bl	800187c <HAL_GetTick>
 80021f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021f4:	e00a      	b.n	800220c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021f6:	f7ff fb41 	bl	800187c <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002204:	4293      	cmp	r3, r2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e09b      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800220c:	4b40      	ldr	r3, [pc, #256]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	2b00      	cmp	r3, #0
 8002216:	d1ee      	bne.n	80021f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002218:	7dfb      	ldrb	r3, [r7, #23]
 800221a:	2b01      	cmp	r3, #1
 800221c:	d105      	bne.n	800222a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800221e:	4b3c      	ldr	r3, [pc, #240]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002220:	69db      	ldr	r3, [r3, #28]
 8002222:	4a3b      	ldr	r2, [pc, #236]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002224:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002228:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69db      	ldr	r3, [r3, #28]
 800222e:	2b00      	cmp	r3, #0
 8002230:	f000 8087 	beq.w	8002342 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002234:	4b36      	ldr	r3, [pc, #216]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	f003 030c 	and.w	r3, r3, #12
 800223c:	2b08      	cmp	r3, #8
 800223e:	d061      	beq.n	8002304 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	69db      	ldr	r3, [r3, #28]
 8002244:	2b02      	cmp	r3, #2
 8002246:	d146      	bne.n	80022d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002248:	4b33      	ldr	r3, [pc, #204]	@ (8002318 <HAL_RCC_OscConfig+0x4cc>)
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800224e:	f7ff fb15 	bl	800187c <HAL_GetTick>
 8002252:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002254:	e008      	b.n	8002268 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002256:	f7ff fb11 	bl	800187c <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	2b02      	cmp	r3, #2
 8002262:	d901      	bls.n	8002268 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002264:	2303      	movs	r3, #3
 8002266:	e06d      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002268:	4b29      	ldr	r3, [pc, #164]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002270:	2b00      	cmp	r3, #0
 8002272:	d1f0      	bne.n	8002256 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6a1b      	ldr	r3, [r3, #32]
 8002278:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800227c:	d108      	bne.n	8002290 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800227e:	4b24      	ldr	r3, [pc, #144]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	4921      	ldr	r1, [pc, #132]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 800228c:	4313      	orrs	r3, r2
 800228e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002290:	4b1f      	ldr	r3, [pc, #124]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a19      	ldr	r1, [r3, #32]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a0:	430b      	orrs	r3, r1
 80022a2:	491b      	ldr	r1, [pc, #108]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80022a4:	4313      	orrs	r3, r2
 80022a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002318 <HAL_RCC_OscConfig+0x4cc>)
 80022aa:	2201      	movs	r2, #1
 80022ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ae:	f7ff fae5 	bl	800187c <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022b6:	f7ff fae1 	bl	800187c <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e03d      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022c8:	4b11      	ldr	r3, [pc, #68]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f0      	beq.n	80022b6 <HAL_RCC_OscConfig+0x46a>
 80022d4:	e035      	b.n	8002342 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022d6:	4b10      	ldr	r3, [pc, #64]	@ (8002318 <HAL_RCC_OscConfig+0x4cc>)
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022dc:	f7ff face 	bl	800187c <HAL_GetTick>
 80022e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022e2:	e008      	b.n	80022f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022e4:	f7ff faca 	bl	800187c <HAL_GetTick>
 80022e8:	4602      	mov	r2, r0
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	1ad3      	subs	r3, r2, r3
 80022ee:	2b02      	cmp	r3, #2
 80022f0:	d901      	bls.n	80022f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022f2:	2303      	movs	r3, #3
 80022f4:	e026      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022f6:	4b06      	ldr	r3, [pc, #24]	@ (8002310 <HAL_RCC_OscConfig+0x4c4>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1f0      	bne.n	80022e4 <HAL_RCC_OscConfig+0x498>
 8002302:	e01e      	b.n	8002342 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	69db      	ldr	r3, [r3, #28]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d107      	bne.n	800231c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e019      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
 8002310:	40021000 	.word	0x40021000
 8002314:	40007000 	.word	0x40007000
 8002318:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800231c:	4b0b      	ldr	r3, [pc, #44]	@ (800234c <HAL_RCC_OscConfig+0x500>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6a1b      	ldr	r3, [r3, #32]
 800232c:	429a      	cmp	r2, r3
 800232e:	d106      	bne.n	800233e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800233a:	429a      	cmp	r2, r3
 800233c:	d001      	beq.n	8002342 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e000      	b.n	8002344 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	3718      	adds	r7, #24
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40021000 	.word	0x40021000

08002350 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d101      	bne.n	8002364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002360:	2301      	movs	r3, #1
 8002362:	e0d0      	b.n	8002506 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002364:	4b6a      	ldr	r3, [pc, #424]	@ (8002510 <HAL_RCC_ClockConfig+0x1c0>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0307 	and.w	r3, r3, #7
 800236c:	683a      	ldr	r2, [r7, #0]
 800236e:	429a      	cmp	r2, r3
 8002370:	d910      	bls.n	8002394 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002372:	4b67      	ldr	r3, [pc, #412]	@ (8002510 <HAL_RCC_ClockConfig+0x1c0>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f023 0207 	bic.w	r2, r3, #7
 800237a:	4965      	ldr	r1, [pc, #404]	@ (8002510 <HAL_RCC_ClockConfig+0x1c0>)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	4313      	orrs	r3, r2
 8002380:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002382:	4b63      	ldr	r3, [pc, #396]	@ (8002510 <HAL_RCC_ClockConfig+0x1c0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	429a      	cmp	r2, r3
 800238e:	d001      	beq.n	8002394 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e0b8      	b.n	8002506 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0302 	and.w	r3, r3, #2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d020      	beq.n	80023e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0304 	and.w	r3, r3, #4
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d005      	beq.n	80023b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023ac:	4b59      	ldr	r3, [pc, #356]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	4a58      	ldr	r2, [pc, #352]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80023b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80023b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0308 	and.w	r3, r3, #8
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023c4:	4b53      	ldr	r3, [pc, #332]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	4a52      	ldr	r2, [pc, #328]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80023ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80023ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023d0:	4b50      	ldr	r3, [pc, #320]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	494d      	ldr	r1, [pc, #308]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80023de:	4313      	orrs	r3, r2
 80023e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0301 	and.w	r3, r3, #1
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d040      	beq.n	8002470 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d107      	bne.n	8002406 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023f6:	4b47      	ldr	r3, [pc, #284]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d115      	bne.n	800242e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e07f      	b.n	8002506 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	2b02      	cmp	r3, #2
 800240c:	d107      	bne.n	800241e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800240e:	4b41      	ldr	r3, [pc, #260]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d109      	bne.n	800242e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e073      	b.n	8002506 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800241e:	4b3d      	ldr	r3, [pc, #244]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e06b      	b.n	8002506 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800242e:	4b39      	ldr	r3, [pc, #228]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	f023 0203 	bic.w	r2, r3, #3
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	4936      	ldr	r1, [pc, #216]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 800243c:	4313      	orrs	r3, r2
 800243e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002440:	f7ff fa1c 	bl	800187c <HAL_GetTick>
 8002444:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002446:	e00a      	b.n	800245e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002448:	f7ff fa18 	bl	800187c <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002456:	4293      	cmp	r3, r2
 8002458:	d901      	bls.n	800245e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e053      	b.n	8002506 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800245e:	4b2d      	ldr	r3, [pc, #180]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f003 020c 	and.w	r2, r3, #12
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	429a      	cmp	r2, r3
 800246e:	d1eb      	bne.n	8002448 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002470:	4b27      	ldr	r3, [pc, #156]	@ (8002510 <HAL_RCC_ClockConfig+0x1c0>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0307 	and.w	r3, r3, #7
 8002478:	683a      	ldr	r2, [r7, #0]
 800247a:	429a      	cmp	r2, r3
 800247c:	d210      	bcs.n	80024a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800247e:	4b24      	ldr	r3, [pc, #144]	@ (8002510 <HAL_RCC_ClockConfig+0x1c0>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f023 0207 	bic.w	r2, r3, #7
 8002486:	4922      	ldr	r1, [pc, #136]	@ (8002510 <HAL_RCC_ClockConfig+0x1c0>)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	4313      	orrs	r3, r2
 800248c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800248e:	4b20      	ldr	r3, [pc, #128]	@ (8002510 <HAL_RCC_ClockConfig+0x1c0>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0307 	and.w	r3, r3, #7
 8002496:	683a      	ldr	r2, [r7, #0]
 8002498:	429a      	cmp	r2, r3
 800249a:	d001      	beq.n	80024a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e032      	b.n	8002506 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d008      	beq.n	80024be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024ac:	4b19      	ldr	r3, [pc, #100]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	68db      	ldr	r3, [r3, #12]
 80024b8:	4916      	ldr	r1, [pc, #88]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0308 	and.w	r3, r3, #8
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d009      	beq.n	80024de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024ca:	4b12      	ldr	r3, [pc, #72]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	691b      	ldr	r3, [r3, #16]
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	490e      	ldr	r1, [pc, #56]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024de:	f000 f821 	bl	8002524 <HAL_RCC_GetSysClockFreq>
 80024e2:	4602      	mov	r2, r0
 80024e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002514 <HAL_RCC_ClockConfig+0x1c4>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	091b      	lsrs	r3, r3, #4
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	490a      	ldr	r1, [pc, #40]	@ (8002518 <HAL_RCC_ClockConfig+0x1c8>)
 80024f0:	5ccb      	ldrb	r3, [r1, r3]
 80024f2:	fa22 f303 	lsr.w	r3, r2, r3
 80024f6:	4a09      	ldr	r2, [pc, #36]	@ (800251c <HAL_RCC_ClockConfig+0x1cc>)
 80024f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024fa:	4b09      	ldr	r3, [pc, #36]	@ (8002520 <HAL_RCC_ClockConfig+0x1d0>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff f97a 	bl	80017f8 <HAL_InitTick>

  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	40022000 	.word	0x40022000
 8002514:	40021000 	.word	0x40021000
 8002518:	080037ec 	.word	0x080037ec
 800251c:	20000030 	.word	0x20000030
 8002520:	20000034 	.word	0x20000034

08002524 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002524:	b480      	push	{r7}
 8002526:	b087      	sub	sp, #28
 8002528:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800252a:	2300      	movs	r3, #0
 800252c:	60fb      	str	r3, [r7, #12]
 800252e:	2300      	movs	r3, #0
 8002530:	60bb      	str	r3, [r7, #8]
 8002532:	2300      	movs	r3, #0
 8002534:	617b      	str	r3, [r7, #20]
 8002536:	2300      	movs	r3, #0
 8002538:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800253a:	2300      	movs	r3, #0
 800253c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800253e:	4b1e      	ldr	r3, [pc, #120]	@ (80025b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	f003 030c 	and.w	r3, r3, #12
 800254a:	2b04      	cmp	r3, #4
 800254c:	d002      	beq.n	8002554 <HAL_RCC_GetSysClockFreq+0x30>
 800254e:	2b08      	cmp	r3, #8
 8002550:	d003      	beq.n	800255a <HAL_RCC_GetSysClockFreq+0x36>
 8002552:	e027      	b.n	80025a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002554:	4b19      	ldr	r3, [pc, #100]	@ (80025bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002556:	613b      	str	r3, [r7, #16]
      break;
 8002558:	e027      	b.n	80025aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	0c9b      	lsrs	r3, r3, #18
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	4a17      	ldr	r2, [pc, #92]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002564:	5cd3      	ldrb	r3, [r2, r3]
 8002566:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800256e:	2b00      	cmp	r3, #0
 8002570:	d010      	beq.n	8002594 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002572:	4b11      	ldr	r3, [pc, #68]	@ (80025b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	0c5b      	lsrs	r3, r3, #17
 8002578:	f003 0301 	and.w	r3, r3, #1
 800257c:	4a11      	ldr	r2, [pc, #68]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800257e:	5cd3      	ldrb	r3, [r2, r3]
 8002580:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a0d      	ldr	r2, [pc, #52]	@ (80025bc <HAL_RCC_GetSysClockFreq+0x98>)
 8002586:	fb03 f202 	mul.w	r2, r3, r2
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002590:	617b      	str	r3, [r7, #20]
 8002592:	e004      	b.n	800259e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	4a0c      	ldr	r2, [pc, #48]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002598:	fb02 f303 	mul.w	r3, r2, r3
 800259c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	613b      	str	r3, [r7, #16]
      break;
 80025a2:	e002      	b.n	80025aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025a4:	4b05      	ldr	r3, [pc, #20]	@ (80025bc <HAL_RCC_GetSysClockFreq+0x98>)
 80025a6:	613b      	str	r3, [r7, #16]
      break;
 80025a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025aa:	693b      	ldr	r3, [r7, #16]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	371c      	adds	r7, #28
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bc80      	pop	{r7}
 80025b4:	4770      	bx	lr
 80025b6:	bf00      	nop
 80025b8:	40021000 	.word	0x40021000
 80025bc:	007a1200 	.word	0x007a1200
 80025c0:	080037fc 	.word	0x080037fc
 80025c4:	0800380c 	.word	0x0800380c
 80025c8:	003d0900 	.word	0x003d0900

080025cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002600 <RCC_Delay+0x34>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002604 <RCC_Delay+0x38>)
 80025da:	fba2 2303 	umull	r2, r3, r2, r3
 80025de:	0a5b      	lsrs	r3, r3, #9
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	fb02 f303 	mul.w	r3, r2, r3
 80025e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025e8:	bf00      	nop
  }
  while (Delay --);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	1e5a      	subs	r2, r3, #1
 80025ee:	60fa      	str	r2, [r7, #12]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1f9      	bne.n	80025e8 <RCC_Delay+0x1c>
}
 80025f4:	bf00      	nop
 80025f6:	bf00      	nop
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	20000030 	.word	0x20000030
 8002604:	10624dd3 	.word	0x10624dd3

08002608 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b082      	sub	sp, #8
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e041      	b.n	800269e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d106      	bne.n	8002634 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff f810 	bl	8001654 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2202      	movs	r2, #2
 8002638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3304      	adds	r3, #4
 8002644:	4619      	mov	r1, r3
 8002646:	4610      	mov	r0, r2
 8002648:	f000 fa56 	bl	8002af8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800269c:	2300      	movs	r3, #0
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
	...

080026a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d001      	beq.n	80026c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	e035      	b.n	800272c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2202      	movs	r2, #2
 80026c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	68da      	ldr	r2, [r3, #12]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 0201 	orr.w	r2, r2, #1
 80026d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a16      	ldr	r2, [pc, #88]	@ (8002738 <HAL_TIM_Base_Start_IT+0x90>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d009      	beq.n	80026f6 <HAL_TIM_Base_Start_IT+0x4e>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026ea:	d004      	beq.n	80026f6 <HAL_TIM_Base_Start_IT+0x4e>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a12      	ldr	r2, [pc, #72]	@ (800273c <HAL_TIM_Base_Start_IT+0x94>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d111      	bne.n	800271a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f003 0307 	and.w	r3, r3, #7
 8002700:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2b06      	cmp	r3, #6
 8002706:	d010      	beq.n	800272a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f042 0201 	orr.w	r2, r2, #1
 8002716:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002718:	e007      	b.n	800272a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f042 0201 	orr.w	r2, r2, #1
 8002728:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800272a:	2300      	movs	r3, #0
}
 800272c:	4618      	mov	r0, r3
 800272e:	3714      	adds	r7, #20
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	40012c00 	.word	0x40012c00
 800273c:	40000400 	.word	0x40000400

08002740 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	68db      	ldr	r3, [r3, #12]
 800274e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	691b      	ldr	r3, [r3, #16]
 8002756:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d020      	beq.n	80027a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f003 0302 	and.w	r3, r3, #2
 8002768:	2b00      	cmp	r3, #0
 800276a:	d01b      	beq.n	80027a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f06f 0202 	mvn.w	r2, #2
 8002774:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2201      	movs	r2, #1
 800277a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	2b00      	cmp	r3, #0
 8002788:	d003      	beq.n	8002792 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800278a:	6878      	ldr	r0, [r7, #4]
 800278c:	f000 f998 	bl	8002ac0 <HAL_TIM_IC_CaptureCallback>
 8002790:	e005      	b.n	800279e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f000 f98b 	bl	8002aae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f99a 	bl	8002ad2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	f003 0304 	and.w	r3, r3, #4
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d020      	beq.n	80027f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	f003 0304 	and.w	r3, r3, #4
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d01b      	beq.n	80027f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f06f 0204 	mvn.w	r2, #4
 80027c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2202      	movs	r2, #2
 80027c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	699b      	ldr	r3, [r3, #24]
 80027ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d003      	beq.n	80027de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f972 	bl	8002ac0 <HAL_TIM_IC_CaptureCallback>
 80027dc:	e005      	b.n	80027ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f000 f965 	bl	8002aae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 f974 	bl	8002ad2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	f003 0308 	and.w	r3, r3, #8
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d020      	beq.n	800283c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f003 0308 	and.w	r3, r3, #8
 8002800:	2b00      	cmp	r3, #0
 8002802:	d01b      	beq.n	800283c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f06f 0208 	mvn.w	r2, #8
 800280c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2204      	movs	r2, #4
 8002812:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b00      	cmp	r3, #0
 8002820:	d003      	beq.n	800282a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 f94c 	bl	8002ac0 <HAL_TIM_IC_CaptureCallback>
 8002828:	e005      	b.n	8002836 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f93f 	bl	8002aae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 f94e 	bl	8002ad2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	f003 0310 	and.w	r3, r3, #16
 8002842:	2b00      	cmp	r3, #0
 8002844:	d020      	beq.n	8002888 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f003 0310 	and.w	r3, r3, #16
 800284c:	2b00      	cmp	r3, #0
 800284e:	d01b      	beq.n	8002888 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f06f 0210 	mvn.w	r2, #16
 8002858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2208      	movs	r2, #8
 800285e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	69db      	ldr	r3, [r3, #28]
 8002866:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800286a:	2b00      	cmp	r3, #0
 800286c:	d003      	beq.n	8002876 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800286e:	6878      	ldr	r0, [r7, #4]
 8002870:	f000 f926 	bl	8002ac0 <HAL_TIM_IC_CaptureCallback>
 8002874:	e005      	b.n	8002882 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f919 	bl	8002aae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800287c:	6878      	ldr	r0, [r7, #4]
 800287e:	f000 f928 	bl	8002ad2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d00c      	beq.n	80028ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	f003 0301 	and.w	r3, r3, #1
 8002898:	2b00      	cmp	r3, #0
 800289a:	d007      	beq.n	80028ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f06f 0201 	mvn.w	r2, #1
 80028a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7fe fce6 	bl	8001278 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d00c      	beq.n	80028d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d007      	beq.n	80028d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80028c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028ca:	6878      	ldr	r0, [r7, #4]
 80028cc:	f000 fa6f 	bl	8002dae <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00c      	beq.n	80028f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d007      	beq.n	80028f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80028ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	f000 f8f8 	bl	8002ae4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	f003 0320 	and.w	r3, r3, #32
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d00c      	beq.n	8002918 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f003 0320 	and.w	r3, r3, #32
 8002904:	2b00      	cmp	r3, #0
 8002906:	d007      	beq.n	8002918 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f06f 0220 	mvn.w	r2, #32
 8002910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 fa42 	bl	8002d9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002918:	bf00      	nop
 800291a:	3710      	adds	r7, #16
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}

08002920 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002934:	2b01      	cmp	r3, #1
 8002936:	d101      	bne.n	800293c <HAL_TIM_ConfigClockSource+0x1c>
 8002938:	2302      	movs	r3, #2
 800293a:	e0b4      	b.n	8002aa6 <HAL_TIM_ConfigClockSource+0x186>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2201      	movs	r2, #1
 8002940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2202      	movs	r2, #2
 8002948:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800295a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002962:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	68ba      	ldr	r2, [r7, #8]
 800296a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002974:	d03e      	beq.n	80029f4 <HAL_TIM_ConfigClockSource+0xd4>
 8002976:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800297a:	f200 8087 	bhi.w	8002a8c <HAL_TIM_ConfigClockSource+0x16c>
 800297e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002982:	f000 8086 	beq.w	8002a92 <HAL_TIM_ConfigClockSource+0x172>
 8002986:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800298a:	d87f      	bhi.n	8002a8c <HAL_TIM_ConfigClockSource+0x16c>
 800298c:	2b70      	cmp	r3, #112	@ 0x70
 800298e:	d01a      	beq.n	80029c6 <HAL_TIM_ConfigClockSource+0xa6>
 8002990:	2b70      	cmp	r3, #112	@ 0x70
 8002992:	d87b      	bhi.n	8002a8c <HAL_TIM_ConfigClockSource+0x16c>
 8002994:	2b60      	cmp	r3, #96	@ 0x60
 8002996:	d050      	beq.n	8002a3a <HAL_TIM_ConfigClockSource+0x11a>
 8002998:	2b60      	cmp	r3, #96	@ 0x60
 800299a:	d877      	bhi.n	8002a8c <HAL_TIM_ConfigClockSource+0x16c>
 800299c:	2b50      	cmp	r3, #80	@ 0x50
 800299e:	d03c      	beq.n	8002a1a <HAL_TIM_ConfigClockSource+0xfa>
 80029a0:	2b50      	cmp	r3, #80	@ 0x50
 80029a2:	d873      	bhi.n	8002a8c <HAL_TIM_ConfigClockSource+0x16c>
 80029a4:	2b40      	cmp	r3, #64	@ 0x40
 80029a6:	d058      	beq.n	8002a5a <HAL_TIM_ConfigClockSource+0x13a>
 80029a8:	2b40      	cmp	r3, #64	@ 0x40
 80029aa:	d86f      	bhi.n	8002a8c <HAL_TIM_ConfigClockSource+0x16c>
 80029ac:	2b30      	cmp	r3, #48	@ 0x30
 80029ae:	d064      	beq.n	8002a7a <HAL_TIM_ConfigClockSource+0x15a>
 80029b0:	2b30      	cmp	r3, #48	@ 0x30
 80029b2:	d86b      	bhi.n	8002a8c <HAL_TIM_ConfigClockSource+0x16c>
 80029b4:	2b20      	cmp	r3, #32
 80029b6:	d060      	beq.n	8002a7a <HAL_TIM_ConfigClockSource+0x15a>
 80029b8:	2b20      	cmp	r3, #32
 80029ba:	d867      	bhi.n	8002a8c <HAL_TIM_ConfigClockSource+0x16c>
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d05c      	beq.n	8002a7a <HAL_TIM_ConfigClockSource+0x15a>
 80029c0:	2b10      	cmp	r3, #16
 80029c2:	d05a      	beq.n	8002a7a <HAL_TIM_ConfigClockSource+0x15a>
 80029c4:	e062      	b.n	8002a8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80029d6:	f000 f96a 	bl	8002cae <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80029e8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	609a      	str	r2, [r3, #8]
      break;
 80029f2:	e04f      	b.n	8002a94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002a04:	f000 f953 	bl	8002cae <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689a      	ldr	r2, [r3, #8]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002a16:	609a      	str	r2, [r3, #8]
      break;
 8002a18:	e03c      	b.n	8002a94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a26:	461a      	mov	r2, r3
 8002a28:	f000 f8ca 	bl	8002bc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2150      	movs	r1, #80	@ 0x50
 8002a32:	4618      	mov	r0, r3
 8002a34:	f000 f921 	bl	8002c7a <TIM_ITRx_SetConfig>
      break;
 8002a38:	e02c      	b.n	8002a94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a46:	461a      	mov	r2, r3
 8002a48:	f000 f8e8 	bl	8002c1c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2160      	movs	r1, #96	@ 0x60
 8002a52:	4618      	mov	r0, r3
 8002a54:	f000 f911 	bl	8002c7a <TIM_ITRx_SetConfig>
      break;
 8002a58:	e01c      	b.n	8002a94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a66:	461a      	mov	r2, r3
 8002a68:	f000 f8aa 	bl	8002bc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2140      	movs	r1, #64	@ 0x40
 8002a72:	4618      	mov	r0, r3
 8002a74:	f000 f901 	bl	8002c7a <TIM_ITRx_SetConfig>
      break;
 8002a78:	e00c      	b.n	8002a94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681a      	ldr	r2, [r3, #0]
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4619      	mov	r1, r3
 8002a84:	4610      	mov	r0, r2
 8002a86:	f000 f8f8 	bl	8002c7a <TIM_ITRx_SetConfig>
      break;
 8002a8a:	e003      	b.n	8002a94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a90:	e000      	b.n	8002a94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002a92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2201      	movs	r2, #1
 8002a98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	3710      	adds	r7, #16
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aae:	b480      	push	{r7}
 8002ab0:	b083      	sub	sp, #12
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ab6:	bf00      	nop
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr

08002ac0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr

08002ad2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ad2:	b480      	push	{r7}
 8002ad4:	b083      	sub	sp, #12
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bc80      	pop	{r7}
 8002ae2:	4770      	bx	lr

08002ae4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002aec:	bf00      	nop
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bc80      	pop	{r7}
 8002af4:	4770      	bx	lr
	...

08002af8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4a2b      	ldr	r2, [pc, #172]	@ (8002bb8 <TIM_Base_SetConfig+0xc0>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d007      	beq.n	8002b20 <TIM_Base_SetConfig+0x28>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b16:	d003      	beq.n	8002b20 <TIM_Base_SetConfig+0x28>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	4a28      	ldr	r2, [pc, #160]	@ (8002bbc <TIM_Base_SetConfig+0xc4>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d108      	bne.n	8002b32 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	4a20      	ldr	r2, [pc, #128]	@ (8002bb8 <TIM_Base_SetConfig+0xc0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d007      	beq.n	8002b4a <TIM_Base_SetConfig+0x52>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b40:	d003      	beq.n	8002b4a <TIM_Base_SetConfig+0x52>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	4a1d      	ldr	r2, [pc, #116]	@ (8002bbc <TIM_Base_SetConfig+0xc4>)
 8002b46:	4293      	cmp	r3, r2
 8002b48:	d108      	bne.n	8002b5c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	695b      	ldr	r3, [r3, #20]
 8002b66:	4313      	orrs	r3, r2
 8002b68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	68fa      	ldr	r2, [r7, #12]
 8002b6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb8 <TIM_Base_SetConfig+0xc0>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d103      	bne.n	8002b90 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	691a      	ldr	r2, [r3, #16]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d005      	beq.n	8002bae <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f023 0201 	bic.w	r2, r3, #1
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	611a      	str	r2, [r3, #16]
  }
}
 8002bae:	bf00      	nop
 8002bb0:	3714      	adds	r7, #20
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bc80      	pop	{r7}
 8002bb6:	4770      	bx	lr
 8002bb8:	40012c00 	.word	0x40012c00
 8002bbc:	40000400 	.word	0x40000400

08002bc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b087      	sub	sp, #28
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6a1b      	ldr	r3, [r3, #32]
 8002bd6:	f023 0201 	bic.w	r2, r3, #1
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002bea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	011b      	lsls	r3, r3, #4
 8002bf0:	693a      	ldr	r2, [r7, #16]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	f023 030a 	bic.w	r3, r3, #10
 8002bfc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002bfe:	697a      	ldr	r2, [r7, #20]
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	693a      	ldr	r2, [r7, #16]
 8002c0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	621a      	str	r2, [r3, #32]
}
 8002c12:	bf00      	nop
 8002c14:	371c      	adds	r7, #28
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr

08002c1c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b087      	sub	sp, #28
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	60f8      	str	r0, [r7, #12]
 8002c24:	60b9      	str	r1, [r7, #8]
 8002c26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6a1b      	ldr	r3, [r3, #32]
 8002c2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6a1b      	ldr	r3, [r3, #32]
 8002c32:	f023 0210 	bic.w	r2, r3, #16
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002c46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	031b      	lsls	r3, r3, #12
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002c58:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	011b      	lsls	r3, r3, #4
 8002c5e:	697a      	ldr	r2, [r7, #20]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	693a      	ldr	r2, [r7, #16]
 8002c68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	697a      	ldr	r2, [r7, #20]
 8002c6e:	621a      	str	r2, [r3, #32]
}
 8002c70:	bf00      	nop
 8002c72:	371c      	adds	r7, #28
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bc80      	pop	{r7}
 8002c78:	4770      	bx	lr

08002c7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	b085      	sub	sp, #20
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
 8002c82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c92:	683a      	ldr	r2, [r7, #0]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f043 0307 	orr.w	r3, r3, #7
 8002c9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68fa      	ldr	r2, [r7, #12]
 8002ca2:	609a      	str	r2, [r3, #8]
}
 8002ca4:	bf00      	nop
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bc80      	pop	{r7}
 8002cac:	4770      	bx	lr

08002cae <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cae:	b480      	push	{r7}
 8002cb0:	b087      	sub	sp, #28
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	60f8      	str	r0, [r7, #12]
 8002cb6:	60b9      	str	r1, [r7, #8]
 8002cb8:	607a      	str	r2, [r7, #4]
 8002cba:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002cc8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	021a      	lsls	r2, r3, #8
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	431a      	orrs	r2, r3
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	697a      	ldr	r2, [r7, #20]
 8002ce0:	609a      	str	r2, [r3, #8]
}
 8002ce2:	bf00      	nop
 8002ce4:	371c      	adds	r7, #28
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr

08002cec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cfc:	2b01      	cmp	r3, #1
 8002cfe:	d101      	bne.n	8002d04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d00:	2302      	movs	r3, #2
 8002d02:	e041      	b.n	8002d88 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689b      	ldr	r3, [r3, #8]
 8002d22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a14      	ldr	r2, [pc, #80]	@ (8002d94 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d009      	beq.n	8002d5c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d50:	d004      	beq.n	8002d5c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a10      	ldr	r2, [pc, #64]	@ (8002d98 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d10c      	bne.n	8002d76 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d62:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	68ba      	ldr	r2, [r7, #8]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	68ba      	ldr	r2, [r7, #8]
 8002d74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3714      	adds	r7, #20
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bc80      	pop	{r7}
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	40012c00 	.word	0x40012c00
 8002d98:	40000400 	.word	0x40000400

08002d9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr

08002dae <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dae:	b480      	push	{r7}
 8002db0:	b083      	sub	sp, #12
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002db6:	bf00      	nop
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <sniprintf>:
 8002dc0:	b40c      	push	{r2, r3}
 8002dc2:	b530      	push	{r4, r5, lr}
 8002dc4:	4b18      	ldr	r3, [pc, #96]	@ (8002e28 <sniprintf+0x68>)
 8002dc6:	1e0c      	subs	r4, r1, #0
 8002dc8:	681d      	ldr	r5, [r3, #0]
 8002dca:	b09d      	sub	sp, #116	@ 0x74
 8002dcc:	da08      	bge.n	8002de0 <sniprintf+0x20>
 8002dce:	238b      	movs	r3, #139	@ 0x8b
 8002dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd4:	602b      	str	r3, [r5, #0]
 8002dd6:	b01d      	add	sp, #116	@ 0x74
 8002dd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002ddc:	b002      	add	sp, #8
 8002dde:	4770      	bx	lr
 8002de0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002de4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002de8:	f04f 0300 	mov.w	r3, #0
 8002dec:	931b      	str	r3, [sp, #108]	@ 0x6c
 8002dee:	bf0c      	ite	eq
 8002df0:	4623      	moveq	r3, r4
 8002df2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002df6:	9304      	str	r3, [sp, #16]
 8002df8:	9307      	str	r3, [sp, #28]
 8002dfa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002dfe:	9002      	str	r0, [sp, #8]
 8002e00:	9006      	str	r0, [sp, #24]
 8002e02:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002e06:	4628      	mov	r0, r5
 8002e08:	ab21      	add	r3, sp, #132	@ 0x84
 8002e0a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8002e0c:	a902      	add	r1, sp, #8
 8002e0e:	9301      	str	r3, [sp, #4]
 8002e10:	f000 f99a 	bl	8003148 <_svfiprintf_r>
 8002e14:	1c43      	adds	r3, r0, #1
 8002e16:	bfbc      	itt	lt
 8002e18:	238b      	movlt	r3, #139	@ 0x8b
 8002e1a:	602b      	strlt	r3, [r5, #0]
 8002e1c:	2c00      	cmp	r4, #0
 8002e1e:	d0da      	beq.n	8002dd6 <sniprintf+0x16>
 8002e20:	2200      	movs	r2, #0
 8002e22:	9b02      	ldr	r3, [sp, #8]
 8002e24:	701a      	strb	r2, [r3, #0]
 8002e26:	e7d6      	b.n	8002dd6 <sniprintf+0x16>
 8002e28:	2000003c 	.word	0x2000003c

08002e2c <memset>:
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	4402      	add	r2, r0
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d100      	bne.n	8002e36 <memset+0xa>
 8002e34:	4770      	bx	lr
 8002e36:	f803 1b01 	strb.w	r1, [r3], #1
 8002e3a:	e7f9      	b.n	8002e30 <memset+0x4>

08002e3c <__errno>:
 8002e3c:	4b01      	ldr	r3, [pc, #4]	@ (8002e44 <__errno+0x8>)
 8002e3e:	6818      	ldr	r0, [r3, #0]
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	2000003c 	.word	0x2000003c

08002e48 <__libc_init_array>:
 8002e48:	b570      	push	{r4, r5, r6, lr}
 8002e4a:	2600      	movs	r6, #0
 8002e4c:	4d0c      	ldr	r5, [pc, #48]	@ (8002e80 <__libc_init_array+0x38>)
 8002e4e:	4c0d      	ldr	r4, [pc, #52]	@ (8002e84 <__libc_init_array+0x3c>)
 8002e50:	1b64      	subs	r4, r4, r5
 8002e52:	10a4      	asrs	r4, r4, #2
 8002e54:	42a6      	cmp	r6, r4
 8002e56:	d109      	bne.n	8002e6c <__libc_init_array+0x24>
 8002e58:	f000 fc7e 	bl	8003758 <_init>
 8002e5c:	2600      	movs	r6, #0
 8002e5e:	4d0a      	ldr	r5, [pc, #40]	@ (8002e88 <__libc_init_array+0x40>)
 8002e60:	4c0a      	ldr	r4, [pc, #40]	@ (8002e8c <__libc_init_array+0x44>)
 8002e62:	1b64      	subs	r4, r4, r5
 8002e64:	10a4      	asrs	r4, r4, #2
 8002e66:	42a6      	cmp	r6, r4
 8002e68:	d105      	bne.n	8002e76 <__libc_init_array+0x2e>
 8002e6a:	bd70      	pop	{r4, r5, r6, pc}
 8002e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e70:	4798      	blx	r3
 8002e72:	3601      	adds	r6, #1
 8002e74:	e7ee      	b.n	8002e54 <__libc_init_array+0xc>
 8002e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e7a:	4798      	blx	r3
 8002e7c:	3601      	adds	r6, #1
 8002e7e:	e7f2      	b.n	8002e66 <__libc_init_array+0x1e>
 8002e80:	0800384c 	.word	0x0800384c
 8002e84:	0800384c 	.word	0x0800384c
 8002e88:	0800384c 	.word	0x0800384c
 8002e8c:	08003850 	.word	0x08003850

08002e90 <__retarget_lock_acquire_recursive>:
 8002e90:	4770      	bx	lr

08002e92 <__retarget_lock_release_recursive>:
 8002e92:	4770      	bx	lr

08002e94 <strcpy>:
 8002e94:	4603      	mov	r3, r0
 8002e96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002e9a:	f803 2b01 	strb.w	r2, [r3], #1
 8002e9e:	2a00      	cmp	r2, #0
 8002ea0:	d1f9      	bne.n	8002e96 <strcpy+0x2>
 8002ea2:	4770      	bx	lr

08002ea4 <_free_r>:
 8002ea4:	b538      	push	{r3, r4, r5, lr}
 8002ea6:	4605      	mov	r5, r0
 8002ea8:	2900      	cmp	r1, #0
 8002eaa:	d040      	beq.n	8002f2e <_free_r+0x8a>
 8002eac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002eb0:	1f0c      	subs	r4, r1, #4
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	bfb8      	it	lt
 8002eb6:	18e4      	addlt	r4, r4, r3
 8002eb8:	f000 f8de 	bl	8003078 <__malloc_lock>
 8002ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8002f30 <_free_r+0x8c>)
 8002ebe:	6813      	ldr	r3, [r2, #0]
 8002ec0:	b933      	cbnz	r3, 8002ed0 <_free_r+0x2c>
 8002ec2:	6063      	str	r3, [r4, #4]
 8002ec4:	6014      	str	r4, [r2, #0]
 8002ec6:	4628      	mov	r0, r5
 8002ec8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002ecc:	f000 b8da 	b.w	8003084 <__malloc_unlock>
 8002ed0:	42a3      	cmp	r3, r4
 8002ed2:	d908      	bls.n	8002ee6 <_free_r+0x42>
 8002ed4:	6820      	ldr	r0, [r4, #0]
 8002ed6:	1821      	adds	r1, r4, r0
 8002ed8:	428b      	cmp	r3, r1
 8002eda:	bf01      	itttt	eq
 8002edc:	6819      	ldreq	r1, [r3, #0]
 8002ede:	685b      	ldreq	r3, [r3, #4]
 8002ee0:	1809      	addeq	r1, r1, r0
 8002ee2:	6021      	streq	r1, [r4, #0]
 8002ee4:	e7ed      	b.n	8002ec2 <_free_r+0x1e>
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	b10b      	cbz	r3, 8002ef0 <_free_r+0x4c>
 8002eec:	42a3      	cmp	r3, r4
 8002eee:	d9fa      	bls.n	8002ee6 <_free_r+0x42>
 8002ef0:	6811      	ldr	r1, [r2, #0]
 8002ef2:	1850      	adds	r0, r2, r1
 8002ef4:	42a0      	cmp	r0, r4
 8002ef6:	d10b      	bne.n	8002f10 <_free_r+0x6c>
 8002ef8:	6820      	ldr	r0, [r4, #0]
 8002efa:	4401      	add	r1, r0
 8002efc:	1850      	adds	r0, r2, r1
 8002efe:	4283      	cmp	r3, r0
 8002f00:	6011      	str	r1, [r2, #0]
 8002f02:	d1e0      	bne.n	8002ec6 <_free_r+0x22>
 8002f04:	6818      	ldr	r0, [r3, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	4408      	add	r0, r1
 8002f0a:	6010      	str	r0, [r2, #0]
 8002f0c:	6053      	str	r3, [r2, #4]
 8002f0e:	e7da      	b.n	8002ec6 <_free_r+0x22>
 8002f10:	d902      	bls.n	8002f18 <_free_r+0x74>
 8002f12:	230c      	movs	r3, #12
 8002f14:	602b      	str	r3, [r5, #0]
 8002f16:	e7d6      	b.n	8002ec6 <_free_r+0x22>
 8002f18:	6820      	ldr	r0, [r4, #0]
 8002f1a:	1821      	adds	r1, r4, r0
 8002f1c:	428b      	cmp	r3, r1
 8002f1e:	bf01      	itttt	eq
 8002f20:	6819      	ldreq	r1, [r3, #0]
 8002f22:	685b      	ldreq	r3, [r3, #4]
 8002f24:	1809      	addeq	r1, r1, r0
 8002f26:	6021      	streq	r1, [r4, #0]
 8002f28:	6063      	str	r3, [r4, #4]
 8002f2a:	6054      	str	r4, [r2, #4]
 8002f2c:	e7cb      	b.n	8002ec6 <_free_r+0x22>
 8002f2e:	bd38      	pop	{r3, r4, r5, pc}
 8002f30:	200013a8 	.word	0x200013a8

08002f34 <sbrk_aligned>:
 8002f34:	b570      	push	{r4, r5, r6, lr}
 8002f36:	4e0f      	ldr	r6, [pc, #60]	@ (8002f74 <sbrk_aligned+0x40>)
 8002f38:	460c      	mov	r4, r1
 8002f3a:	6831      	ldr	r1, [r6, #0]
 8002f3c:	4605      	mov	r5, r0
 8002f3e:	b911      	cbnz	r1, 8002f46 <sbrk_aligned+0x12>
 8002f40:	f000 fba8 	bl	8003694 <_sbrk_r>
 8002f44:	6030      	str	r0, [r6, #0]
 8002f46:	4621      	mov	r1, r4
 8002f48:	4628      	mov	r0, r5
 8002f4a:	f000 fba3 	bl	8003694 <_sbrk_r>
 8002f4e:	1c43      	adds	r3, r0, #1
 8002f50:	d103      	bne.n	8002f5a <sbrk_aligned+0x26>
 8002f52:	f04f 34ff 	mov.w	r4, #4294967295
 8002f56:	4620      	mov	r0, r4
 8002f58:	bd70      	pop	{r4, r5, r6, pc}
 8002f5a:	1cc4      	adds	r4, r0, #3
 8002f5c:	f024 0403 	bic.w	r4, r4, #3
 8002f60:	42a0      	cmp	r0, r4
 8002f62:	d0f8      	beq.n	8002f56 <sbrk_aligned+0x22>
 8002f64:	1a21      	subs	r1, r4, r0
 8002f66:	4628      	mov	r0, r5
 8002f68:	f000 fb94 	bl	8003694 <_sbrk_r>
 8002f6c:	3001      	adds	r0, #1
 8002f6e:	d1f2      	bne.n	8002f56 <sbrk_aligned+0x22>
 8002f70:	e7ef      	b.n	8002f52 <sbrk_aligned+0x1e>
 8002f72:	bf00      	nop
 8002f74:	200013a4 	.word	0x200013a4

08002f78 <_malloc_r>:
 8002f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f7c:	1ccd      	adds	r5, r1, #3
 8002f7e:	f025 0503 	bic.w	r5, r5, #3
 8002f82:	3508      	adds	r5, #8
 8002f84:	2d0c      	cmp	r5, #12
 8002f86:	bf38      	it	cc
 8002f88:	250c      	movcc	r5, #12
 8002f8a:	2d00      	cmp	r5, #0
 8002f8c:	4606      	mov	r6, r0
 8002f8e:	db01      	blt.n	8002f94 <_malloc_r+0x1c>
 8002f90:	42a9      	cmp	r1, r5
 8002f92:	d904      	bls.n	8002f9e <_malloc_r+0x26>
 8002f94:	230c      	movs	r3, #12
 8002f96:	6033      	str	r3, [r6, #0]
 8002f98:	2000      	movs	r0, #0
 8002f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f9e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003074 <_malloc_r+0xfc>
 8002fa2:	f000 f869 	bl	8003078 <__malloc_lock>
 8002fa6:	f8d8 3000 	ldr.w	r3, [r8]
 8002faa:	461c      	mov	r4, r3
 8002fac:	bb44      	cbnz	r4, 8003000 <_malloc_r+0x88>
 8002fae:	4629      	mov	r1, r5
 8002fb0:	4630      	mov	r0, r6
 8002fb2:	f7ff ffbf 	bl	8002f34 <sbrk_aligned>
 8002fb6:	1c43      	adds	r3, r0, #1
 8002fb8:	4604      	mov	r4, r0
 8002fba:	d158      	bne.n	800306e <_malloc_r+0xf6>
 8002fbc:	f8d8 4000 	ldr.w	r4, [r8]
 8002fc0:	4627      	mov	r7, r4
 8002fc2:	2f00      	cmp	r7, #0
 8002fc4:	d143      	bne.n	800304e <_malloc_r+0xd6>
 8002fc6:	2c00      	cmp	r4, #0
 8002fc8:	d04b      	beq.n	8003062 <_malloc_r+0xea>
 8002fca:	6823      	ldr	r3, [r4, #0]
 8002fcc:	4639      	mov	r1, r7
 8002fce:	4630      	mov	r0, r6
 8002fd0:	eb04 0903 	add.w	r9, r4, r3
 8002fd4:	f000 fb5e 	bl	8003694 <_sbrk_r>
 8002fd8:	4581      	cmp	r9, r0
 8002fda:	d142      	bne.n	8003062 <_malloc_r+0xea>
 8002fdc:	6821      	ldr	r1, [r4, #0]
 8002fde:	4630      	mov	r0, r6
 8002fe0:	1a6d      	subs	r5, r5, r1
 8002fe2:	4629      	mov	r1, r5
 8002fe4:	f7ff ffa6 	bl	8002f34 <sbrk_aligned>
 8002fe8:	3001      	adds	r0, #1
 8002fea:	d03a      	beq.n	8003062 <_malloc_r+0xea>
 8002fec:	6823      	ldr	r3, [r4, #0]
 8002fee:	442b      	add	r3, r5
 8002ff0:	6023      	str	r3, [r4, #0]
 8002ff2:	f8d8 3000 	ldr.w	r3, [r8]
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	bb62      	cbnz	r2, 8003054 <_malloc_r+0xdc>
 8002ffa:	f8c8 7000 	str.w	r7, [r8]
 8002ffe:	e00f      	b.n	8003020 <_malloc_r+0xa8>
 8003000:	6822      	ldr	r2, [r4, #0]
 8003002:	1b52      	subs	r2, r2, r5
 8003004:	d420      	bmi.n	8003048 <_malloc_r+0xd0>
 8003006:	2a0b      	cmp	r2, #11
 8003008:	d917      	bls.n	800303a <_malloc_r+0xc2>
 800300a:	1961      	adds	r1, r4, r5
 800300c:	42a3      	cmp	r3, r4
 800300e:	6025      	str	r5, [r4, #0]
 8003010:	bf18      	it	ne
 8003012:	6059      	strne	r1, [r3, #4]
 8003014:	6863      	ldr	r3, [r4, #4]
 8003016:	bf08      	it	eq
 8003018:	f8c8 1000 	streq.w	r1, [r8]
 800301c:	5162      	str	r2, [r4, r5]
 800301e:	604b      	str	r3, [r1, #4]
 8003020:	4630      	mov	r0, r6
 8003022:	f000 f82f 	bl	8003084 <__malloc_unlock>
 8003026:	f104 000b 	add.w	r0, r4, #11
 800302a:	1d23      	adds	r3, r4, #4
 800302c:	f020 0007 	bic.w	r0, r0, #7
 8003030:	1ac2      	subs	r2, r0, r3
 8003032:	bf1c      	itt	ne
 8003034:	1a1b      	subne	r3, r3, r0
 8003036:	50a3      	strne	r3, [r4, r2]
 8003038:	e7af      	b.n	8002f9a <_malloc_r+0x22>
 800303a:	6862      	ldr	r2, [r4, #4]
 800303c:	42a3      	cmp	r3, r4
 800303e:	bf0c      	ite	eq
 8003040:	f8c8 2000 	streq.w	r2, [r8]
 8003044:	605a      	strne	r2, [r3, #4]
 8003046:	e7eb      	b.n	8003020 <_malloc_r+0xa8>
 8003048:	4623      	mov	r3, r4
 800304a:	6864      	ldr	r4, [r4, #4]
 800304c:	e7ae      	b.n	8002fac <_malloc_r+0x34>
 800304e:	463c      	mov	r4, r7
 8003050:	687f      	ldr	r7, [r7, #4]
 8003052:	e7b6      	b.n	8002fc2 <_malloc_r+0x4a>
 8003054:	461a      	mov	r2, r3
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	42a3      	cmp	r3, r4
 800305a:	d1fb      	bne.n	8003054 <_malloc_r+0xdc>
 800305c:	2300      	movs	r3, #0
 800305e:	6053      	str	r3, [r2, #4]
 8003060:	e7de      	b.n	8003020 <_malloc_r+0xa8>
 8003062:	230c      	movs	r3, #12
 8003064:	4630      	mov	r0, r6
 8003066:	6033      	str	r3, [r6, #0]
 8003068:	f000 f80c 	bl	8003084 <__malloc_unlock>
 800306c:	e794      	b.n	8002f98 <_malloc_r+0x20>
 800306e:	6005      	str	r5, [r0, #0]
 8003070:	e7d6      	b.n	8003020 <_malloc_r+0xa8>
 8003072:	bf00      	nop
 8003074:	200013a8 	.word	0x200013a8

08003078 <__malloc_lock>:
 8003078:	4801      	ldr	r0, [pc, #4]	@ (8003080 <__malloc_lock+0x8>)
 800307a:	f7ff bf09 	b.w	8002e90 <__retarget_lock_acquire_recursive>
 800307e:	bf00      	nop
 8003080:	200013a0 	.word	0x200013a0

08003084 <__malloc_unlock>:
 8003084:	4801      	ldr	r0, [pc, #4]	@ (800308c <__malloc_unlock+0x8>)
 8003086:	f7ff bf04 	b.w	8002e92 <__retarget_lock_release_recursive>
 800308a:	bf00      	nop
 800308c:	200013a0 	.word	0x200013a0

08003090 <__ssputs_r>:
 8003090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003094:	461f      	mov	r7, r3
 8003096:	688e      	ldr	r6, [r1, #8]
 8003098:	4682      	mov	sl, r0
 800309a:	42be      	cmp	r6, r7
 800309c:	460c      	mov	r4, r1
 800309e:	4690      	mov	r8, r2
 80030a0:	680b      	ldr	r3, [r1, #0]
 80030a2:	d82d      	bhi.n	8003100 <__ssputs_r+0x70>
 80030a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80030a8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80030ac:	d026      	beq.n	80030fc <__ssputs_r+0x6c>
 80030ae:	6965      	ldr	r5, [r4, #20]
 80030b0:	6909      	ldr	r1, [r1, #16]
 80030b2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80030b6:	eba3 0901 	sub.w	r9, r3, r1
 80030ba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80030be:	1c7b      	adds	r3, r7, #1
 80030c0:	444b      	add	r3, r9
 80030c2:	106d      	asrs	r5, r5, #1
 80030c4:	429d      	cmp	r5, r3
 80030c6:	bf38      	it	cc
 80030c8:	461d      	movcc	r5, r3
 80030ca:	0553      	lsls	r3, r2, #21
 80030cc:	d527      	bpl.n	800311e <__ssputs_r+0x8e>
 80030ce:	4629      	mov	r1, r5
 80030d0:	f7ff ff52 	bl	8002f78 <_malloc_r>
 80030d4:	4606      	mov	r6, r0
 80030d6:	b360      	cbz	r0, 8003132 <__ssputs_r+0xa2>
 80030d8:	464a      	mov	r2, r9
 80030da:	6921      	ldr	r1, [r4, #16]
 80030dc:	f000 faf8 	bl	80036d0 <memcpy>
 80030e0:	89a3      	ldrh	r3, [r4, #12]
 80030e2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80030e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80030ea:	81a3      	strh	r3, [r4, #12]
 80030ec:	6126      	str	r6, [r4, #16]
 80030ee:	444e      	add	r6, r9
 80030f0:	6026      	str	r6, [r4, #0]
 80030f2:	463e      	mov	r6, r7
 80030f4:	6165      	str	r5, [r4, #20]
 80030f6:	eba5 0509 	sub.w	r5, r5, r9
 80030fa:	60a5      	str	r5, [r4, #8]
 80030fc:	42be      	cmp	r6, r7
 80030fe:	d900      	bls.n	8003102 <__ssputs_r+0x72>
 8003100:	463e      	mov	r6, r7
 8003102:	4632      	mov	r2, r6
 8003104:	4641      	mov	r1, r8
 8003106:	6820      	ldr	r0, [r4, #0]
 8003108:	f000 faaa 	bl	8003660 <memmove>
 800310c:	2000      	movs	r0, #0
 800310e:	68a3      	ldr	r3, [r4, #8]
 8003110:	1b9b      	subs	r3, r3, r6
 8003112:	60a3      	str	r3, [r4, #8]
 8003114:	6823      	ldr	r3, [r4, #0]
 8003116:	4433      	add	r3, r6
 8003118:	6023      	str	r3, [r4, #0]
 800311a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800311e:	462a      	mov	r2, r5
 8003120:	f000 fae4 	bl	80036ec <_realloc_r>
 8003124:	4606      	mov	r6, r0
 8003126:	2800      	cmp	r0, #0
 8003128:	d1e0      	bne.n	80030ec <__ssputs_r+0x5c>
 800312a:	4650      	mov	r0, sl
 800312c:	6921      	ldr	r1, [r4, #16]
 800312e:	f7ff feb9 	bl	8002ea4 <_free_r>
 8003132:	230c      	movs	r3, #12
 8003134:	f8ca 3000 	str.w	r3, [sl]
 8003138:	89a3      	ldrh	r3, [r4, #12]
 800313a:	f04f 30ff 	mov.w	r0, #4294967295
 800313e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003142:	81a3      	strh	r3, [r4, #12]
 8003144:	e7e9      	b.n	800311a <__ssputs_r+0x8a>
	...

08003148 <_svfiprintf_r>:
 8003148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800314c:	4698      	mov	r8, r3
 800314e:	898b      	ldrh	r3, [r1, #12]
 8003150:	4607      	mov	r7, r0
 8003152:	061b      	lsls	r3, r3, #24
 8003154:	460d      	mov	r5, r1
 8003156:	4614      	mov	r4, r2
 8003158:	b09d      	sub	sp, #116	@ 0x74
 800315a:	d510      	bpl.n	800317e <_svfiprintf_r+0x36>
 800315c:	690b      	ldr	r3, [r1, #16]
 800315e:	b973      	cbnz	r3, 800317e <_svfiprintf_r+0x36>
 8003160:	2140      	movs	r1, #64	@ 0x40
 8003162:	f7ff ff09 	bl	8002f78 <_malloc_r>
 8003166:	6028      	str	r0, [r5, #0]
 8003168:	6128      	str	r0, [r5, #16]
 800316a:	b930      	cbnz	r0, 800317a <_svfiprintf_r+0x32>
 800316c:	230c      	movs	r3, #12
 800316e:	603b      	str	r3, [r7, #0]
 8003170:	f04f 30ff 	mov.w	r0, #4294967295
 8003174:	b01d      	add	sp, #116	@ 0x74
 8003176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800317a:	2340      	movs	r3, #64	@ 0x40
 800317c:	616b      	str	r3, [r5, #20]
 800317e:	2300      	movs	r3, #0
 8003180:	9309      	str	r3, [sp, #36]	@ 0x24
 8003182:	2320      	movs	r3, #32
 8003184:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003188:	2330      	movs	r3, #48	@ 0x30
 800318a:	f04f 0901 	mov.w	r9, #1
 800318e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003192:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800332c <_svfiprintf_r+0x1e4>
 8003196:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800319a:	4623      	mov	r3, r4
 800319c:	469a      	mov	sl, r3
 800319e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80031a2:	b10a      	cbz	r2, 80031a8 <_svfiprintf_r+0x60>
 80031a4:	2a25      	cmp	r2, #37	@ 0x25
 80031a6:	d1f9      	bne.n	800319c <_svfiprintf_r+0x54>
 80031a8:	ebba 0b04 	subs.w	fp, sl, r4
 80031ac:	d00b      	beq.n	80031c6 <_svfiprintf_r+0x7e>
 80031ae:	465b      	mov	r3, fp
 80031b0:	4622      	mov	r2, r4
 80031b2:	4629      	mov	r1, r5
 80031b4:	4638      	mov	r0, r7
 80031b6:	f7ff ff6b 	bl	8003090 <__ssputs_r>
 80031ba:	3001      	adds	r0, #1
 80031bc:	f000 80a7 	beq.w	800330e <_svfiprintf_r+0x1c6>
 80031c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80031c2:	445a      	add	r2, fp
 80031c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80031c6:	f89a 3000 	ldrb.w	r3, [sl]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	f000 809f 	beq.w	800330e <_svfiprintf_r+0x1c6>
 80031d0:	2300      	movs	r3, #0
 80031d2:	f04f 32ff 	mov.w	r2, #4294967295
 80031d6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031da:	f10a 0a01 	add.w	sl, sl, #1
 80031de:	9304      	str	r3, [sp, #16]
 80031e0:	9307      	str	r3, [sp, #28]
 80031e2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80031e6:	931a      	str	r3, [sp, #104]	@ 0x68
 80031e8:	4654      	mov	r4, sl
 80031ea:	2205      	movs	r2, #5
 80031ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031f0:	484e      	ldr	r0, [pc, #312]	@ (800332c <_svfiprintf_r+0x1e4>)
 80031f2:	f000 fa5f 	bl	80036b4 <memchr>
 80031f6:	9a04      	ldr	r2, [sp, #16]
 80031f8:	b9d8      	cbnz	r0, 8003232 <_svfiprintf_r+0xea>
 80031fa:	06d0      	lsls	r0, r2, #27
 80031fc:	bf44      	itt	mi
 80031fe:	2320      	movmi	r3, #32
 8003200:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003204:	0711      	lsls	r1, r2, #28
 8003206:	bf44      	itt	mi
 8003208:	232b      	movmi	r3, #43	@ 0x2b
 800320a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800320e:	f89a 3000 	ldrb.w	r3, [sl]
 8003212:	2b2a      	cmp	r3, #42	@ 0x2a
 8003214:	d015      	beq.n	8003242 <_svfiprintf_r+0xfa>
 8003216:	4654      	mov	r4, sl
 8003218:	2000      	movs	r0, #0
 800321a:	f04f 0c0a 	mov.w	ip, #10
 800321e:	9a07      	ldr	r2, [sp, #28]
 8003220:	4621      	mov	r1, r4
 8003222:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003226:	3b30      	subs	r3, #48	@ 0x30
 8003228:	2b09      	cmp	r3, #9
 800322a:	d94b      	bls.n	80032c4 <_svfiprintf_r+0x17c>
 800322c:	b1b0      	cbz	r0, 800325c <_svfiprintf_r+0x114>
 800322e:	9207      	str	r2, [sp, #28]
 8003230:	e014      	b.n	800325c <_svfiprintf_r+0x114>
 8003232:	eba0 0308 	sub.w	r3, r0, r8
 8003236:	fa09 f303 	lsl.w	r3, r9, r3
 800323a:	4313      	orrs	r3, r2
 800323c:	46a2      	mov	sl, r4
 800323e:	9304      	str	r3, [sp, #16]
 8003240:	e7d2      	b.n	80031e8 <_svfiprintf_r+0xa0>
 8003242:	9b03      	ldr	r3, [sp, #12]
 8003244:	1d19      	adds	r1, r3, #4
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	9103      	str	r1, [sp, #12]
 800324a:	2b00      	cmp	r3, #0
 800324c:	bfbb      	ittet	lt
 800324e:	425b      	neglt	r3, r3
 8003250:	f042 0202 	orrlt.w	r2, r2, #2
 8003254:	9307      	strge	r3, [sp, #28]
 8003256:	9307      	strlt	r3, [sp, #28]
 8003258:	bfb8      	it	lt
 800325a:	9204      	strlt	r2, [sp, #16]
 800325c:	7823      	ldrb	r3, [r4, #0]
 800325e:	2b2e      	cmp	r3, #46	@ 0x2e
 8003260:	d10a      	bne.n	8003278 <_svfiprintf_r+0x130>
 8003262:	7863      	ldrb	r3, [r4, #1]
 8003264:	2b2a      	cmp	r3, #42	@ 0x2a
 8003266:	d132      	bne.n	80032ce <_svfiprintf_r+0x186>
 8003268:	9b03      	ldr	r3, [sp, #12]
 800326a:	3402      	adds	r4, #2
 800326c:	1d1a      	adds	r2, r3, #4
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	9203      	str	r2, [sp, #12]
 8003272:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003276:	9305      	str	r3, [sp, #20]
 8003278:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003330 <_svfiprintf_r+0x1e8>
 800327c:	2203      	movs	r2, #3
 800327e:	4650      	mov	r0, sl
 8003280:	7821      	ldrb	r1, [r4, #0]
 8003282:	f000 fa17 	bl	80036b4 <memchr>
 8003286:	b138      	cbz	r0, 8003298 <_svfiprintf_r+0x150>
 8003288:	2240      	movs	r2, #64	@ 0x40
 800328a:	9b04      	ldr	r3, [sp, #16]
 800328c:	eba0 000a 	sub.w	r0, r0, sl
 8003290:	4082      	lsls	r2, r0
 8003292:	4313      	orrs	r3, r2
 8003294:	3401      	adds	r4, #1
 8003296:	9304      	str	r3, [sp, #16]
 8003298:	f814 1b01 	ldrb.w	r1, [r4], #1
 800329c:	2206      	movs	r2, #6
 800329e:	4825      	ldr	r0, [pc, #148]	@ (8003334 <_svfiprintf_r+0x1ec>)
 80032a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80032a4:	f000 fa06 	bl	80036b4 <memchr>
 80032a8:	2800      	cmp	r0, #0
 80032aa:	d036      	beq.n	800331a <_svfiprintf_r+0x1d2>
 80032ac:	4b22      	ldr	r3, [pc, #136]	@ (8003338 <_svfiprintf_r+0x1f0>)
 80032ae:	bb1b      	cbnz	r3, 80032f8 <_svfiprintf_r+0x1b0>
 80032b0:	9b03      	ldr	r3, [sp, #12]
 80032b2:	3307      	adds	r3, #7
 80032b4:	f023 0307 	bic.w	r3, r3, #7
 80032b8:	3308      	adds	r3, #8
 80032ba:	9303      	str	r3, [sp, #12]
 80032bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80032be:	4433      	add	r3, r6
 80032c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80032c2:	e76a      	b.n	800319a <_svfiprintf_r+0x52>
 80032c4:	460c      	mov	r4, r1
 80032c6:	2001      	movs	r0, #1
 80032c8:	fb0c 3202 	mla	r2, ip, r2, r3
 80032cc:	e7a8      	b.n	8003220 <_svfiprintf_r+0xd8>
 80032ce:	2300      	movs	r3, #0
 80032d0:	f04f 0c0a 	mov.w	ip, #10
 80032d4:	4619      	mov	r1, r3
 80032d6:	3401      	adds	r4, #1
 80032d8:	9305      	str	r3, [sp, #20]
 80032da:	4620      	mov	r0, r4
 80032dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032e0:	3a30      	subs	r2, #48	@ 0x30
 80032e2:	2a09      	cmp	r2, #9
 80032e4:	d903      	bls.n	80032ee <_svfiprintf_r+0x1a6>
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d0c6      	beq.n	8003278 <_svfiprintf_r+0x130>
 80032ea:	9105      	str	r1, [sp, #20]
 80032ec:	e7c4      	b.n	8003278 <_svfiprintf_r+0x130>
 80032ee:	4604      	mov	r4, r0
 80032f0:	2301      	movs	r3, #1
 80032f2:	fb0c 2101 	mla	r1, ip, r1, r2
 80032f6:	e7f0      	b.n	80032da <_svfiprintf_r+0x192>
 80032f8:	ab03      	add	r3, sp, #12
 80032fa:	9300      	str	r3, [sp, #0]
 80032fc:	462a      	mov	r2, r5
 80032fe:	4638      	mov	r0, r7
 8003300:	4b0e      	ldr	r3, [pc, #56]	@ (800333c <_svfiprintf_r+0x1f4>)
 8003302:	a904      	add	r1, sp, #16
 8003304:	f3af 8000 	nop.w
 8003308:	1c42      	adds	r2, r0, #1
 800330a:	4606      	mov	r6, r0
 800330c:	d1d6      	bne.n	80032bc <_svfiprintf_r+0x174>
 800330e:	89ab      	ldrh	r3, [r5, #12]
 8003310:	065b      	lsls	r3, r3, #25
 8003312:	f53f af2d 	bmi.w	8003170 <_svfiprintf_r+0x28>
 8003316:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003318:	e72c      	b.n	8003174 <_svfiprintf_r+0x2c>
 800331a:	ab03      	add	r3, sp, #12
 800331c:	9300      	str	r3, [sp, #0]
 800331e:	462a      	mov	r2, r5
 8003320:	4638      	mov	r0, r7
 8003322:	4b06      	ldr	r3, [pc, #24]	@ (800333c <_svfiprintf_r+0x1f4>)
 8003324:	a904      	add	r1, sp, #16
 8003326:	f000 f87d 	bl	8003424 <_printf_i>
 800332a:	e7ed      	b.n	8003308 <_svfiprintf_r+0x1c0>
 800332c:	0800380e 	.word	0x0800380e
 8003330:	08003814 	.word	0x08003814
 8003334:	08003818 	.word	0x08003818
 8003338:	00000000 	.word	0x00000000
 800333c:	08003091 	.word	0x08003091

08003340 <_printf_common>:
 8003340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003344:	4616      	mov	r6, r2
 8003346:	4698      	mov	r8, r3
 8003348:	688a      	ldr	r2, [r1, #8]
 800334a:	690b      	ldr	r3, [r1, #16]
 800334c:	4607      	mov	r7, r0
 800334e:	4293      	cmp	r3, r2
 8003350:	bfb8      	it	lt
 8003352:	4613      	movlt	r3, r2
 8003354:	6033      	str	r3, [r6, #0]
 8003356:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800335a:	460c      	mov	r4, r1
 800335c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003360:	b10a      	cbz	r2, 8003366 <_printf_common+0x26>
 8003362:	3301      	adds	r3, #1
 8003364:	6033      	str	r3, [r6, #0]
 8003366:	6823      	ldr	r3, [r4, #0]
 8003368:	0699      	lsls	r1, r3, #26
 800336a:	bf42      	ittt	mi
 800336c:	6833      	ldrmi	r3, [r6, #0]
 800336e:	3302      	addmi	r3, #2
 8003370:	6033      	strmi	r3, [r6, #0]
 8003372:	6825      	ldr	r5, [r4, #0]
 8003374:	f015 0506 	ands.w	r5, r5, #6
 8003378:	d106      	bne.n	8003388 <_printf_common+0x48>
 800337a:	f104 0a19 	add.w	sl, r4, #25
 800337e:	68e3      	ldr	r3, [r4, #12]
 8003380:	6832      	ldr	r2, [r6, #0]
 8003382:	1a9b      	subs	r3, r3, r2
 8003384:	42ab      	cmp	r3, r5
 8003386:	dc2b      	bgt.n	80033e0 <_printf_common+0xa0>
 8003388:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800338c:	6822      	ldr	r2, [r4, #0]
 800338e:	3b00      	subs	r3, #0
 8003390:	bf18      	it	ne
 8003392:	2301      	movne	r3, #1
 8003394:	0692      	lsls	r2, r2, #26
 8003396:	d430      	bmi.n	80033fa <_printf_common+0xba>
 8003398:	4641      	mov	r1, r8
 800339a:	4638      	mov	r0, r7
 800339c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80033a0:	47c8      	blx	r9
 80033a2:	3001      	adds	r0, #1
 80033a4:	d023      	beq.n	80033ee <_printf_common+0xae>
 80033a6:	6823      	ldr	r3, [r4, #0]
 80033a8:	6922      	ldr	r2, [r4, #16]
 80033aa:	f003 0306 	and.w	r3, r3, #6
 80033ae:	2b04      	cmp	r3, #4
 80033b0:	bf14      	ite	ne
 80033b2:	2500      	movne	r5, #0
 80033b4:	6833      	ldreq	r3, [r6, #0]
 80033b6:	f04f 0600 	mov.w	r6, #0
 80033ba:	bf08      	it	eq
 80033bc:	68e5      	ldreq	r5, [r4, #12]
 80033be:	f104 041a 	add.w	r4, r4, #26
 80033c2:	bf08      	it	eq
 80033c4:	1aed      	subeq	r5, r5, r3
 80033c6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80033ca:	bf08      	it	eq
 80033cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033d0:	4293      	cmp	r3, r2
 80033d2:	bfc4      	itt	gt
 80033d4:	1a9b      	subgt	r3, r3, r2
 80033d6:	18ed      	addgt	r5, r5, r3
 80033d8:	42b5      	cmp	r5, r6
 80033da:	d11a      	bne.n	8003412 <_printf_common+0xd2>
 80033dc:	2000      	movs	r0, #0
 80033de:	e008      	b.n	80033f2 <_printf_common+0xb2>
 80033e0:	2301      	movs	r3, #1
 80033e2:	4652      	mov	r2, sl
 80033e4:	4641      	mov	r1, r8
 80033e6:	4638      	mov	r0, r7
 80033e8:	47c8      	blx	r9
 80033ea:	3001      	adds	r0, #1
 80033ec:	d103      	bne.n	80033f6 <_printf_common+0xb6>
 80033ee:	f04f 30ff 	mov.w	r0, #4294967295
 80033f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033f6:	3501      	adds	r5, #1
 80033f8:	e7c1      	b.n	800337e <_printf_common+0x3e>
 80033fa:	2030      	movs	r0, #48	@ 0x30
 80033fc:	18e1      	adds	r1, r4, r3
 80033fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003402:	1c5a      	adds	r2, r3, #1
 8003404:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003408:	4422      	add	r2, r4
 800340a:	3302      	adds	r3, #2
 800340c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003410:	e7c2      	b.n	8003398 <_printf_common+0x58>
 8003412:	2301      	movs	r3, #1
 8003414:	4622      	mov	r2, r4
 8003416:	4641      	mov	r1, r8
 8003418:	4638      	mov	r0, r7
 800341a:	47c8      	blx	r9
 800341c:	3001      	adds	r0, #1
 800341e:	d0e6      	beq.n	80033ee <_printf_common+0xae>
 8003420:	3601      	adds	r6, #1
 8003422:	e7d9      	b.n	80033d8 <_printf_common+0x98>

08003424 <_printf_i>:
 8003424:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003428:	7e0f      	ldrb	r7, [r1, #24]
 800342a:	4691      	mov	r9, r2
 800342c:	2f78      	cmp	r7, #120	@ 0x78
 800342e:	4680      	mov	r8, r0
 8003430:	460c      	mov	r4, r1
 8003432:	469a      	mov	sl, r3
 8003434:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003436:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800343a:	d807      	bhi.n	800344c <_printf_i+0x28>
 800343c:	2f62      	cmp	r7, #98	@ 0x62
 800343e:	d80a      	bhi.n	8003456 <_printf_i+0x32>
 8003440:	2f00      	cmp	r7, #0
 8003442:	f000 80d1 	beq.w	80035e8 <_printf_i+0x1c4>
 8003446:	2f58      	cmp	r7, #88	@ 0x58
 8003448:	f000 80b8 	beq.w	80035bc <_printf_i+0x198>
 800344c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003450:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003454:	e03a      	b.n	80034cc <_printf_i+0xa8>
 8003456:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800345a:	2b15      	cmp	r3, #21
 800345c:	d8f6      	bhi.n	800344c <_printf_i+0x28>
 800345e:	a101      	add	r1, pc, #4	@ (adr r1, 8003464 <_printf_i+0x40>)
 8003460:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003464:	080034bd 	.word	0x080034bd
 8003468:	080034d1 	.word	0x080034d1
 800346c:	0800344d 	.word	0x0800344d
 8003470:	0800344d 	.word	0x0800344d
 8003474:	0800344d 	.word	0x0800344d
 8003478:	0800344d 	.word	0x0800344d
 800347c:	080034d1 	.word	0x080034d1
 8003480:	0800344d 	.word	0x0800344d
 8003484:	0800344d 	.word	0x0800344d
 8003488:	0800344d 	.word	0x0800344d
 800348c:	0800344d 	.word	0x0800344d
 8003490:	080035cf 	.word	0x080035cf
 8003494:	080034fb 	.word	0x080034fb
 8003498:	08003589 	.word	0x08003589
 800349c:	0800344d 	.word	0x0800344d
 80034a0:	0800344d 	.word	0x0800344d
 80034a4:	080035f1 	.word	0x080035f1
 80034a8:	0800344d 	.word	0x0800344d
 80034ac:	080034fb 	.word	0x080034fb
 80034b0:	0800344d 	.word	0x0800344d
 80034b4:	0800344d 	.word	0x0800344d
 80034b8:	08003591 	.word	0x08003591
 80034bc:	6833      	ldr	r3, [r6, #0]
 80034be:	1d1a      	adds	r2, r3, #4
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	6032      	str	r2, [r6, #0]
 80034c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80034c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80034cc:	2301      	movs	r3, #1
 80034ce:	e09c      	b.n	800360a <_printf_i+0x1e6>
 80034d0:	6833      	ldr	r3, [r6, #0]
 80034d2:	6820      	ldr	r0, [r4, #0]
 80034d4:	1d19      	adds	r1, r3, #4
 80034d6:	6031      	str	r1, [r6, #0]
 80034d8:	0606      	lsls	r6, r0, #24
 80034da:	d501      	bpl.n	80034e0 <_printf_i+0xbc>
 80034dc:	681d      	ldr	r5, [r3, #0]
 80034de:	e003      	b.n	80034e8 <_printf_i+0xc4>
 80034e0:	0645      	lsls	r5, r0, #25
 80034e2:	d5fb      	bpl.n	80034dc <_printf_i+0xb8>
 80034e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80034e8:	2d00      	cmp	r5, #0
 80034ea:	da03      	bge.n	80034f4 <_printf_i+0xd0>
 80034ec:	232d      	movs	r3, #45	@ 0x2d
 80034ee:	426d      	negs	r5, r5
 80034f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80034f4:	230a      	movs	r3, #10
 80034f6:	4858      	ldr	r0, [pc, #352]	@ (8003658 <_printf_i+0x234>)
 80034f8:	e011      	b.n	800351e <_printf_i+0xfa>
 80034fa:	6821      	ldr	r1, [r4, #0]
 80034fc:	6833      	ldr	r3, [r6, #0]
 80034fe:	0608      	lsls	r0, r1, #24
 8003500:	f853 5b04 	ldr.w	r5, [r3], #4
 8003504:	d402      	bmi.n	800350c <_printf_i+0xe8>
 8003506:	0649      	lsls	r1, r1, #25
 8003508:	bf48      	it	mi
 800350a:	b2ad      	uxthmi	r5, r5
 800350c:	2f6f      	cmp	r7, #111	@ 0x6f
 800350e:	6033      	str	r3, [r6, #0]
 8003510:	bf14      	ite	ne
 8003512:	230a      	movne	r3, #10
 8003514:	2308      	moveq	r3, #8
 8003516:	4850      	ldr	r0, [pc, #320]	@ (8003658 <_printf_i+0x234>)
 8003518:	2100      	movs	r1, #0
 800351a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800351e:	6866      	ldr	r6, [r4, #4]
 8003520:	2e00      	cmp	r6, #0
 8003522:	60a6      	str	r6, [r4, #8]
 8003524:	db05      	blt.n	8003532 <_printf_i+0x10e>
 8003526:	6821      	ldr	r1, [r4, #0]
 8003528:	432e      	orrs	r6, r5
 800352a:	f021 0104 	bic.w	r1, r1, #4
 800352e:	6021      	str	r1, [r4, #0]
 8003530:	d04b      	beq.n	80035ca <_printf_i+0x1a6>
 8003532:	4616      	mov	r6, r2
 8003534:	fbb5 f1f3 	udiv	r1, r5, r3
 8003538:	fb03 5711 	mls	r7, r3, r1, r5
 800353c:	5dc7      	ldrb	r7, [r0, r7]
 800353e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003542:	462f      	mov	r7, r5
 8003544:	42bb      	cmp	r3, r7
 8003546:	460d      	mov	r5, r1
 8003548:	d9f4      	bls.n	8003534 <_printf_i+0x110>
 800354a:	2b08      	cmp	r3, #8
 800354c:	d10b      	bne.n	8003566 <_printf_i+0x142>
 800354e:	6823      	ldr	r3, [r4, #0]
 8003550:	07df      	lsls	r7, r3, #31
 8003552:	d508      	bpl.n	8003566 <_printf_i+0x142>
 8003554:	6923      	ldr	r3, [r4, #16]
 8003556:	6861      	ldr	r1, [r4, #4]
 8003558:	4299      	cmp	r1, r3
 800355a:	bfde      	ittt	le
 800355c:	2330      	movle	r3, #48	@ 0x30
 800355e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003562:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003566:	1b92      	subs	r2, r2, r6
 8003568:	6122      	str	r2, [r4, #16]
 800356a:	464b      	mov	r3, r9
 800356c:	4621      	mov	r1, r4
 800356e:	4640      	mov	r0, r8
 8003570:	f8cd a000 	str.w	sl, [sp]
 8003574:	aa03      	add	r2, sp, #12
 8003576:	f7ff fee3 	bl	8003340 <_printf_common>
 800357a:	3001      	adds	r0, #1
 800357c:	d14a      	bne.n	8003614 <_printf_i+0x1f0>
 800357e:	f04f 30ff 	mov.w	r0, #4294967295
 8003582:	b004      	add	sp, #16
 8003584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003588:	6823      	ldr	r3, [r4, #0]
 800358a:	f043 0320 	orr.w	r3, r3, #32
 800358e:	6023      	str	r3, [r4, #0]
 8003590:	2778      	movs	r7, #120	@ 0x78
 8003592:	4832      	ldr	r0, [pc, #200]	@ (800365c <_printf_i+0x238>)
 8003594:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003598:	6823      	ldr	r3, [r4, #0]
 800359a:	6831      	ldr	r1, [r6, #0]
 800359c:	061f      	lsls	r7, r3, #24
 800359e:	f851 5b04 	ldr.w	r5, [r1], #4
 80035a2:	d402      	bmi.n	80035aa <_printf_i+0x186>
 80035a4:	065f      	lsls	r7, r3, #25
 80035a6:	bf48      	it	mi
 80035a8:	b2ad      	uxthmi	r5, r5
 80035aa:	6031      	str	r1, [r6, #0]
 80035ac:	07d9      	lsls	r1, r3, #31
 80035ae:	bf44      	itt	mi
 80035b0:	f043 0320 	orrmi.w	r3, r3, #32
 80035b4:	6023      	strmi	r3, [r4, #0]
 80035b6:	b11d      	cbz	r5, 80035c0 <_printf_i+0x19c>
 80035b8:	2310      	movs	r3, #16
 80035ba:	e7ad      	b.n	8003518 <_printf_i+0xf4>
 80035bc:	4826      	ldr	r0, [pc, #152]	@ (8003658 <_printf_i+0x234>)
 80035be:	e7e9      	b.n	8003594 <_printf_i+0x170>
 80035c0:	6823      	ldr	r3, [r4, #0]
 80035c2:	f023 0320 	bic.w	r3, r3, #32
 80035c6:	6023      	str	r3, [r4, #0]
 80035c8:	e7f6      	b.n	80035b8 <_printf_i+0x194>
 80035ca:	4616      	mov	r6, r2
 80035cc:	e7bd      	b.n	800354a <_printf_i+0x126>
 80035ce:	6833      	ldr	r3, [r6, #0]
 80035d0:	6825      	ldr	r5, [r4, #0]
 80035d2:	1d18      	adds	r0, r3, #4
 80035d4:	6961      	ldr	r1, [r4, #20]
 80035d6:	6030      	str	r0, [r6, #0]
 80035d8:	062e      	lsls	r6, r5, #24
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	d501      	bpl.n	80035e2 <_printf_i+0x1be>
 80035de:	6019      	str	r1, [r3, #0]
 80035e0:	e002      	b.n	80035e8 <_printf_i+0x1c4>
 80035e2:	0668      	lsls	r0, r5, #25
 80035e4:	d5fb      	bpl.n	80035de <_printf_i+0x1ba>
 80035e6:	8019      	strh	r1, [r3, #0]
 80035e8:	2300      	movs	r3, #0
 80035ea:	4616      	mov	r6, r2
 80035ec:	6123      	str	r3, [r4, #16]
 80035ee:	e7bc      	b.n	800356a <_printf_i+0x146>
 80035f0:	6833      	ldr	r3, [r6, #0]
 80035f2:	2100      	movs	r1, #0
 80035f4:	1d1a      	adds	r2, r3, #4
 80035f6:	6032      	str	r2, [r6, #0]
 80035f8:	681e      	ldr	r6, [r3, #0]
 80035fa:	6862      	ldr	r2, [r4, #4]
 80035fc:	4630      	mov	r0, r6
 80035fe:	f000 f859 	bl	80036b4 <memchr>
 8003602:	b108      	cbz	r0, 8003608 <_printf_i+0x1e4>
 8003604:	1b80      	subs	r0, r0, r6
 8003606:	6060      	str	r0, [r4, #4]
 8003608:	6863      	ldr	r3, [r4, #4]
 800360a:	6123      	str	r3, [r4, #16]
 800360c:	2300      	movs	r3, #0
 800360e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003612:	e7aa      	b.n	800356a <_printf_i+0x146>
 8003614:	4632      	mov	r2, r6
 8003616:	4649      	mov	r1, r9
 8003618:	4640      	mov	r0, r8
 800361a:	6923      	ldr	r3, [r4, #16]
 800361c:	47d0      	blx	sl
 800361e:	3001      	adds	r0, #1
 8003620:	d0ad      	beq.n	800357e <_printf_i+0x15a>
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	079b      	lsls	r3, r3, #30
 8003626:	d413      	bmi.n	8003650 <_printf_i+0x22c>
 8003628:	68e0      	ldr	r0, [r4, #12]
 800362a:	9b03      	ldr	r3, [sp, #12]
 800362c:	4298      	cmp	r0, r3
 800362e:	bfb8      	it	lt
 8003630:	4618      	movlt	r0, r3
 8003632:	e7a6      	b.n	8003582 <_printf_i+0x15e>
 8003634:	2301      	movs	r3, #1
 8003636:	4632      	mov	r2, r6
 8003638:	4649      	mov	r1, r9
 800363a:	4640      	mov	r0, r8
 800363c:	47d0      	blx	sl
 800363e:	3001      	adds	r0, #1
 8003640:	d09d      	beq.n	800357e <_printf_i+0x15a>
 8003642:	3501      	adds	r5, #1
 8003644:	68e3      	ldr	r3, [r4, #12]
 8003646:	9903      	ldr	r1, [sp, #12]
 8003648:	1a5b      	subs	r3, r3, r1
 800364a:	42ab      	cmp	r3, r5
 800364c:	dcf2      	bgt.n	8003634 <_printf_i+0x210>
 800364e:	e7eb      	b.n	8003628 <_printf_i+0x204>
 8003650:	2500      	movs	r5, #0
 8003652:	f104 0619 	add.w	r6, r4, #25
 8003656:	e7f5      	b.n	8003644 <_printf_i+0x220>
 8003658:	0800381f 	.word	0x0800381f
 800365c:	08003830 	.word	0x08003830

08003660 <memmove>:
 8003660:	4288      	cmp	r0, r1
 8003662:	b510      	push	{r4, lr}
 8003664:	eb01 0402 	add.w	r4, r1, r2
 8003668:	d902      	bls.n	8003670 <memmove+0x10>
 800366a:	4284      	cmp	r4, r0
 800366c:	4623      	mov	r3, r4
 800366e:	d807      	bhi.n	8003680 <memmove+0x20>
 8003670:	1e43      	subs	r3, r0, #1
 8003672:	42a1      	cmp	r1, r4
 8003674:	d008      	beq.n	8003688 <memmove+0x28>
 8003676:	f811 2b01 	ldrb.w	r2, [r1], #1
 800367a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800367e:	e7f8      	b.n	8003672 <memmove+0x12>
 8003680:	4601      	mov	r1, r0
 8003682:	4402      	add	r2, r0
 8003684:	428a      	cmp	r2, r1
 8003686:	d100      	bne.n	800368a <memmove+0x2a>
 8003688:	bd10      	pop	{r4, pc}
 800368a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800368e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003692:	e7f7      	b.n	8003684 <memmove+0x24>

08003694 <_sbrk_r>:
 8003694:	b538      	push	{r3, r4, r5, lr}
 8003696:	2300      	movs	r3, #0
 8003698:	4d05      	ldr	r5, [pc, #20]	@ (80036b0 <_sbrk_r+0x1c>)
 800369a:	4604      	mov	r4, r0
 800369c:	4608      	mov	r0, r1
 800369e:	602b      	str	r3, [r5, #0]
 80036a0:	f7fe f832 	bl	8001708 <_sbrk>
 80036a4:	1c43      	adds	r3, r0, #1
 80036a6:	d102      	bne.n	80036ae <_sbrk_r+0x1a>
 80036a8:	682b      	ldr	r3, [r5, #0]
 80036aa:	b103      	cbz	r3, 80036ae <_sbrk_r+0x1a>
 80036ac:	6023      	str	r3, [r4, #0]
 80036ae:	bd38      	pop	{r3, r4, r5, pc}
 80036b0:	2000139c 	.word	0x2000139c

080036b4 <memchr>:
 80036b4:	4603      	mov	r3, r0
 80036b6:	b510      	push	{r4, lr}
 80036b8:	b2c9      	uxtb	r1, r1
 80036ba:	4402      	add	r2, r0
 80036bc:	4293      	cmp	r3, r2
 80036be:	4618      	mov	r0, r3
 80036c0:	d101      	bne.n	80036c6 <memchr+0x12>
 80036c2:	2000      	movs	r0, #0
 80036c4:	e003      	b.n	80036ce <memchr+0x1a>
 80036c6:	7804      	ldrb	r4, [r0, #0]
 80036c8:	3301      	adds	r3, #1
 80036ca:	428c      	cmp	r4, r1
 80036cc:	d1f6      	bne.n	80036bc <memchr+0x8>
 80036ce:	bd10      	pop	{r4, pc}

080036d0 <memcpy>:
 80036d0:	440a      	add	r2, r1
 80036d2:	4291      	cmp	r1, r2
 80036d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80036d8:	d100      	bne.n	80036dc <memcpy+0xc>
 80036da:	4770      	bx	lr
 80036dc:	b510      	push	{r4, lr}
 80036de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036e2:	4291      	cmp	r1, r2
 80036e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036e8:	d1f9      	bne.n	80036de <memcpy+0xe>
 80036ea:	bd10      	pop	{r4, pc}

080036ec <_realloc_r>:
 80036ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036f0:	4607      	mov	r7, r0
 80036f2:	4614      	mov	r4, r2
 80036f4:	460d      	mov	r5, r1
 80036f6:	b921      	cbnz	r1, 8003702 <_realloc_r+0x16>
 80036f8:	4611      	mov	r1, r2
 80036fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036fe:	f7ff bc3b 	b.w	8002f78 <_malloc_r>
 8003702:	b92a      	cbnz	r2, 8003710 <_realloc_r+0x24>
 8003704:	f7ff fbce 	bl	8002ea4 <_free_r>
 8003708:	4625      	mov	r5, r4
 800370a:	4628      	mov	r0, r5
 800370c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003710:	f000 f81a 	bl	8003748 <_malloc_usable_size_r>
 8003714:	4284      	cmp	r4, r0
 8003716:	4606      	mov	r6, r0
 8003718:	d802      	bhi.n	8003720 <_realloc_r+0x34>
 800371a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800371e:	d8f4      	bhi.n	800370a <_realloc_r+0x1e>
 8003720:	4621      	mov	r1, r4
 8003722:	4638      	mov	r0, r7
 8003724:	f7ff fc28 	bl	8002f78 <_malloc_r>
 8003728:	4680      	mov	r8, r0
 800372a:	b908      	cbnz	r0, 8003730 <_realloc_r+0x44>
 800372c:	4645      	mov	r5, r8
 800372e:	e7ec      	b.n	800370a <_realloc_r+0x1e>
 8003730:	42b4      	cmp	r4, r6
 8003732:	4622      	mov	r2, r4
 8003734:	4629      	mov	r1, r5
 8003736:	bf28      	it	cs
 8003738:	4632      	movcs	r2, r6
 800373a:	f7ff ffc9 	bl	80036d0 <memcpy>
 800373e:	4629      	mov	r1, r5
 8003740:	4638      	mov	r0, r7
 8003742:	f7ff fbaf 	bl	8002ea4 <_free_r>
 8003746:	e7f1      	b.n	800372c <_realloc_r+0x40>

08003748 <_malloc_usable_size_r>:
 8003748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800374c:	1f18      	subs	r0, r3, #4
 800374e:	2b00      	cmp	r3, #0
 8003750:	bfbc      	itt	lt
 8003752:	580b      	ldrlt	r3, [r1, r0]
 8003754:	18c0      	addlt	r0, r0, r3
 8003756:	4770      	bx	lr

08003758 <_init>:
 8003758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375a:	bf00      	nop
 800375c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800375e:	bc08      	pop	{r3}
 8003760:	469e      	mov	lr, r3
 8003762:	4770      	bx	lr

08003764 <_fini>:
 8003764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003766:	bf00      	nop
 8003768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800376a:	bc08      	pop	{r3}
 800376c:	469e      	mov	lr, r3
 800376e:	4770      	bx	lr
