[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"genrtl"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~naiveCompressorWrapped|naiveCompressorWrapped>M_AXIS_TDATA",
    "sources":[
      "~naiveCompressorWrapped|naiveCompressorWrapped>S_AXIS_TDATA"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~naiveCompressorWrapped|naiveCompressorWrapped>S_AXIS_TREADY",
    "sources":[
      "~naiveCompressorWrapped|naiveCompressorWrapped>M_AXIS_TREADY"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~naiveCompressorWrapped|naiveCompressorWrapped>M_AXIS_TLAST",
    "sources":[
      "~naiveCompressorWrapped|naiveCompressorWrapped>S_AXIS_TLAST"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~naiveCompressorWrapped|naiveCompressorWrapped>M_AXIS_TVALID",
    "sources":[
      "~naiveCompressorWrapped|naiveCompressorWrapped>S_AXIS_TVALID"
    ]
  }
]