
*** Running vivado
    with args -log Eight_Digit_BCD_teller.vdi -applog -m32 -messageDb vivado.pb -mode batch -source Eight_Digit_BCD_teller.tcl -notrace


****** Vivado v2014.2
  **** SW Build 932637 on Wed Jun 11 13:24:38 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Eight_Digit_BCD_teller.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_Teller_DEF/BCD_Teller_DEF.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
Finished Parsing XDC File [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_Teller_DEF/BCD_Teller_DEF.srcs/constrs_1/imports/Downloads/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 381.938 ; gain = 166.938
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 384.355 ; gain = 2.414
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-194] Inserted BUFG Scan_teller/xlnx_opt_BUFG to drive 38 load(s) on clock net Scan_teller/scan_out
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1428211c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 38 cells.
Phase 2 Constant Propagation | Checksum: fdf5b96f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 141 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 4 unconnected cells.
Phase 3 Sweep | Checksum: 88632918

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 652.781 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 88632918

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 652.781 ; gain = 0.000
Implement Debug Cores | Checksum: e7de5537
Logic Optimization | Checksum: e7de5537

Starting Power Optimization Task
INFO: [Pwropt 34-132] Will skip clock gating for clocks with period < 3.13 ns.
Ending Power Optimization Task | Checksum: 88632918

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 652.781 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 652.781 ; gain = 270.840
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 652.781 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 6f593892

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.1 Mandatory Logic Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 652.781 ; gain = 0.000
Phase 2.1.1 Mandatory Logic Optimization | Checksum: 6100005c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.2 Build Super Logic Region (SLR) Database
Phase 2.1.2 Build Super Logic Region (SLR) Database | Checksum: 6100005c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.3 Add Constraints
Phase 2.1.3 Add Constraints | Checksum: 6100005c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.4 Build Shapes/ HD Config

Phase 2.1.4.1 Build Macros
Phase 2.1.4.1 Build Macros | Checksum: 112911de1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 652.781 ; gain = 0.000
Phase 2.1.4 Build Shapes/ HD Config | Checksum: 112911de1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.5.1 Pre-Place Cells
Phase 2.1.5.1 Pre-Place Cells | Checksum: 6100005c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 652.781 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.5.2 IO & Clk Clean Up
Phase 2.1.5.2 IO & Clk Clean Up | Checksum: 6100005c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.5.3 Implementation Feasibility check On IDelay
Phase 2.1.5.3 Implementation Feasibility check On IDelay | Checksum: 6100005c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.5.4 Commit IO Placement
Phase 2.1.5.4 Commit IO Placement | Checksum: dbbf4364

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 652.781 ; gain = 0.000
Phase 2.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18d5060e9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.6 Build Placer Netlist Model

Phase 2.1.6.1 Place Init Design

Phase 2.1.6.1.1 Init Lut Pin Assignment
Phase 2.1.6.1.1 Init Lut Pin Assignment | Checksum: 1cc029c4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.6.1.2 Build Clock Data
Phase 2.1.6.1.2 Build Clock Data | Checksum: 1a634beed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.6.1.3 setBudgets in placeInitDesign
Phase 2.1.6.1.3 setBudgets in placeInitDesign | Checksum: 28b3bba02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 652.781 ; gain = 0.000
Phase 2.1.6.1 Place Init Design | Checksum: 25740e2f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 652.781 ; gain = 0.000
Phase 2.1.6 Build Placer Netlist Model | Checksum: 25740e2f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 2.1.7 Constrain Clocks/Macros

Phase 2.1.7.1 Constrain Global/Regional Clocks
Phase 2.1.7.1 Constrain Global/Regional Clocks | Checksum: 25740e2f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 652.781 ; gain = 0.000
Phase 2.1.7 Constrain Clocks/Macros | Checksum: 25740e2f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 652.781 ; gain = 0.000
Phase 2.1 Placer Initialization Core | Checksum: 25740e2f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 652.781 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 25740e2f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 3 Global Placement

Phase 3.1 Run Budgeter
Phase 3.1 Run Budgeter | Checksum: 22568fbdd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 652.781 ; gain = 0.000
Phase 3 Global Placement | Checksum: 25100e7c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 25100e7c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 652.781 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1a8df17ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 653.453 ; gain = 0.672

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: e72b54f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 653.453 ; gain = 0.672

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 16f9b6939

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 653.453 ; gain = 0.672

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: e92016b8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 653.453 ; gain = 0.672
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 1a82f8ba0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.668 ; gain = 2.887

Phase 4.6 Re-assign LUT pins
Phase 4.6 Re-assign LUT pins | Checksum: 1a82f8ba0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891
Phase 4 Detail Placement | Checksum: 1a82f8ba0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 15ab97243

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.911. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 16f1c2b48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891
Phase 5.2 Post Placement Optimization | Checksum: 16f1c2b48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 16f1c2b48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 16f1c2b48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891
Phase 5.4 Placer Reporting | Checksum: 16f1c2b48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 8ae0e960

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 8ae0e960

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891
Ending Placer Task | Checksum: 34aae091

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 655.672 ; gain = 2.891
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 655.672 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 655.672 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bbb9026a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 851.070 ; gain = 189.363

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bbb9026a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 851.070 ; gain = 189.363
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: bca76896

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.91   | TNS=0      | WHS=-0.02  | THS=-0.53  |

Phase 2 Router Initialization | Checksum: bca76896

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10fd32e4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X53Y87/FAN_ALT5
Overlapping nets: 2
	mux/tellers[2].andere.tel/carry_out
	mux/tellers[3].andere.tel/carry_out
2. INT_R_X53Y87/FAN_BOUNCE5
Overlapping nets: 2
	mux/tellers[2].andere.tel/carry_out
	mux/tellers[3].andere.tel/carry_out

 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e591eb4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.27   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e591eb4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000
Phase 4 Rip-up And Reroute | Checksum: 1e591eb4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1e591eb4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.37   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1e591eb4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1e591eb4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1e591eb4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.37   | TNS=0      | WHS=0.251  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 1e591eb4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0571006 %
  Global Horizontal Routing Utilization  = 0.0207445 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1e591eb4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1e591eb4e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 15caebddf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.37   | TNS=0      | WHS=0.251  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 15caebddf

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 15caebddf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:43 . Memory (MB): peak = 856.707 ; gain = 195.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 856.707 ; gain = 201.035
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 856.707 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_Teller_DEF/BCD_Teller_DEF.runs/impl_1/Eight_Digit_BCD_teller_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue May 09 01:27:31 2017...

*** Running vivado
    with args -log Eight_Digit_BCD_teller.vdi -applog -m32 -messageDb vivado.pb -mode batch -source Eight_Digit_BCD_teller.tcl -notrace


****** Vivado v2014.2
  **** SW Build 932637 on Wed Jun 11 13:24:38 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Eight_Digit_BCD_teller.tcl -notrace
Command: open_checkpoint Eight_Digit_BCD_teller_routed.dcp
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/artix7/ConfigModes.xml
Parsing XDC File [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_Teller_DEF/BCD_Teller_DEF.runs/impl_1/.Xil/Vivado-760-JELLECOREMA4D78/dcp/Eight_Digit_BCD_teller.xdc]
Finished Parsing XDC File [V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_Teller_DEF/BCD_Teller_DEF.runs/impl_1/.Xil/Vivado-760-JELLECOREMA4D78/dcp/Eight_Digit_BCD_teller.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 382.551 ; gain = 1.023
Restoring placement.
Restored 92 out of 92 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 932637
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 382.555 ; gain = 175.930
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Eight_Digit_BCD_teller.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'V:/4_VHDL_labo/__OPDRACHTEN/VHDL_C/VHDL-Project_github/BCD_Teller_DEF/BCD_Teller_DEF.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue May 09 01:29:03 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:55 ; elapsed = 00:01:14 . Memory (MB): peak = 616.535 ; gain = 233.980
INFO: [Common 17-206] Exiting Vivado at Tue May 09 01:29:03 2017...
