#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jan  9 11:47:45 2025
# Process ID: 19504
# Current directory: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18676 C:\Users\fossu\Desktop\ML_DSA_Syn\IMP\SHA3_imp\Keccak_Dilithium\Keccak_Dilithium.xpr
# Log file: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/vivado.log
# Journal file: C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1460.395 ; gain = 313.125
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Keccak_Dilithium_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1504.398 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'byte_num' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v:32]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1504.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Keccak_Dilithium_tb_behav -key {Behavioral:sim_1:Functional:Keccak_Dilithium_tb} -tclbatch {Keccak_Dilithium_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg
source Keccak_Dilithium_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
out: 0000000000000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx.
out: 0000000000000000000000000000000000000000000000000000000000000000xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx.
$finish called at time : 955 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Keccak_Dilithium_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 1728.016 ; gain = 223.617
run 1 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Keccak_Dilithium_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1757.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1757.148 ; gain = 0.000
Time resolution is 1 ps
out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
out: 000000000000000000000000000000000000000000000000000000000000000068c68eade1d48559603e19d660ba8bead7e8fa38425f1caa4ce9c1d3fed54e4b42719aff1dcb5ea668ed1e465eef4088d981aa057c9aec60d899f9b918d8009d6480ddb87f372cb9ae66ee30b67149e45e1068e12c19844bca68213b16685a09b8f690a1850656e7d54bd64968d7714f423652de705df6454125dcc3e332f30179e530de34c07740.
$finish called at time : 955 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1757.148 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
out: 0000000000000000000000000000000000000000000000000000000000000000687472ff7e4102c1398326aa170394215ebe7b6d59c2bcc3d8e26d2e7cbf281da2e3fa11cfd0c837250e3ea52fa44714bcfff53d09e08401227181c43da704e1f726c1ba5946e012e0345e6427f7c03dc77e88cb00cbd4502341d52c945108250bdc8972bd24d2e1b3cec5e4c4b4618f174b345c4f9994edddf6314084c9a45954a8abd9874479ba.
out: 0000000000000000000000000000000000000000000000000000000000000000097af516cc1d7d3a08d6df0273e52671448ce9bd032ed110dcc3b078fe2f86cf73da4f994c29db938e07ae9f06fd5c649ad971542df5369c6e62f3b04a7125b1858672e91b3e17d2bc349f49a1b590500fb65da44e0454afb6bb08c61c26606a18e85e25b5d478d411982598d5bb7d6945aebef3772064f67937713bd1f3f63ea47a07a47f9d87d0.
$finish called at time : 955 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 94
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.918 ; gain = 0.000
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg}
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
out: 0000000000000000000000000000000000000000000000000000000000000000f89f55cca2528a401fa2496045f99b5089ded07ec2fc14e76b4500b16abd292bea1644b4dd91ba549358e5a627c2872995cb1c760abc8f1622a5ac969d008b1997cb048870c57cb2ae2b28a31403c10dde0f02e5f7a004b27004d965d7da80faadd2ea42be3a259540456d80ba7932ef3c0b4939fe23c11347e564e8443c110877bd255c953d03a3.
out: 0000000000000000000000000000000000000000000000000000000000000000f89f55cca2528a401fa2496045f99b5089ded07ec2fc14e76b4500b16abd292bea1644b4dd91ba549358e5a627c2872995cb1c760abc8f1622a5ac969d008b1997cb048870c57cb2ae2b28a31403c10dde0f02e5f7a004b27004d965d7da80faadd2ea42be3a259540456d80ba7932ef3c0b4939fe23c11347e564e8443c110877bd255c953d03a3.
out: 0000000000000000000000000000000000000000000000000000000000000000f89f55cca2528a401fa2496045f99b5089ded07ec2fc14e76b4500b16abd292bea1644b4dd91ba549358e5a627c2872995cb1c760abc8f1622a5ac969d008b1997cb048870c57cb2ae2b28a31403c10dde0f02e5f7a004b27004d965d7da80faadd2ea42be3a259540456d80ba7932ef3c0b4939fe23c11347e564e8443c110877bd255c953d03a3.
out: 0000000000000000000000000000000000000000000000000000000000000000f89f55cca2528a401fa2496045f99b5089ded07ec2fc14e76b4500b16abd292bea1644b4dd91ba549358e5a627c2872995cb1c760abc8f1622a5ac969d008b1997cb048870c57cb2ae2b28a31403c10dde0f02e5f7a004b27004d965d7da80faadd2ea42be3a259540456d80ba7932ef3c0b4939fe23c11347e564e8443c110877bd255c953d03a3.
out: 0000000000000000000000000000000000000000000000000000000000000000f89f55cca2528a401fa2496045f99b5089ded07ec2fc14e76b4500b16abd292bea1644b4dd91ba549358e5a627c2872995cb1c760abc8f1622a5ac969d008b1997cb048870c57cb2ae2b28a31403c10dde0f02e5f7a004b27004d965d7da80faadd2ea42be3a259540456d80ba7932ef3c0b4939fe23c11347e564e8443c110877bd255c953d03a3.
out: 0000000000000000000000000000000000000000000000000000000000000000f89f55cca2528a401fa2496045f99b5089ded07ec2fc14e76b4500b16abd292bea1644b4dd91ba549358e5a627c2872995cb1c760abc8f1622a5ac969d008b1997cb048870c57cb2ae2b28a31403c10dde0f02e5f7a004b27004d965d7da80faadd2ea42be3a259540456d80ba7932ef3c0b4939fe23c11347e564e8443c110877bd255c953d03a3.
out: 0000000000000000000000000000000000000000000000000000000000000000f89f55cca2528a401fa2496045f99b5089ded07ec2fc14e76b4500b16abd292bea1644b4dd91ba549358e5a627c2872995cb1c760abc8f1622a5ac969d008b1997cb048870c57cb2ae2b28a31403c10dde0f02e5f7a004b27004d965d7da80faadd2ea42be3a259540456d80ba7932ef3c0b4939fe23c11347e564e8443c110877bd255c953d03a3.
out: 0000000000000000000000000000000000000000000000000000000000000000f89f55cca2528a401fa2496045f99b5089ded07ec2fc14e76b4500b16abd292bea1644b4dd91ba549358e5a627c2872995cb1c760abc8f1622a5ac969d008b1997cb048870c57cb2ae2b28a31403c10dde0f02e5f7a004b27004d965d7da80faadd2ea42be3a259540456d80ba7932ef3c0b4939fe23c11347e564e8443c110877bd255c953d03a3.
out: 0000000000000000000000000000000000000000000000000000000000000000f89f55cca2528a401fa2496045f99b5089ded07ec2fc14e76b4500b16abd292bea1644b4dd91ba549358e5a627c2872995cb1c760abc8f1622a5ac969d008b1997cb048870c57cb2ae2b28a31403c10dde0f02e5f7a004b27004d965d7da80faadd2ea42be3a259540456d80ba7932ef3c0b4939fe23c11347e564e8443c110877bd255c953d03a3.
$finish called at time : 865 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.918 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 625 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.918 ; gain = 0.000
run 1 us
out: 0000000000000000000000000000000000000000000000000000000000000000235247f7898a0ca3754f11d7a35b02381236c71544c6839c75d90c4ab453687cfd02e395230db589c484554044b0cd614c9d18ee9223c86ce814e165190fa903e6d32d8f9ca24779b4c7c24f804dabc037be8c3f2fcc1b9a73619244cd3d616be4fef99024409cfddafc100b95115d3d1efb12656c7259aae9f1e4d4d1d77bb8467dc9d0a7830cc9.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 625 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.918 ; gain = 0.000
run 1 us
out: 00000000000000000000000000000000000000000000000000000000000000003d635e2eff2164d9daa9dea451128cdf67feedf171b6b40918ececb9516e28774254e7ddd61d2ca5a5ffd3f5ba255c0dccee984c80d4098d45a3321d28ae18ad7050aaabbd1693cb671c23e2bbf397ec40bf9e1c576544ac520ce844292cd71e285314bbd0af00f0c8a2ae5052c46143a2b46e8b4648e51abaffaf4f0946b560450f615d62f84fd6.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1831.918 ; gain = 0.000
run 1 us
out: 00000000000000000000000000000000000000000000000000000000000000003d635e2eff2164d9daa9dea451128cdf67feedf171b6b40918ececb9516e28774254e7ddd61d2ca5a5ffd3f5ba255c0dccee984c80d4098d45a3321d28ae18ad7050aaabbd1693cb671c23e2bbf397ec40bf9e1c576544ac520ce844292cd71e285314bbd0af00f0c8a2ae5052c46143a2b46e8b4648e51abaffaf4f0946b560450f615d62f84fd6.
run 1 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 100
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.918 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000000000000.
padder_out: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 100
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.918 ; gain = 0.000
current_wave_config {Keccak_Dilithium_tb_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg
add_wave {{/Keccak_Dilithium_tb/in}} {{/Keccak_Dilithium_tb/in_ready}} {{/Keccak_Dilithium_tb/is_last}} {{/Keccak_Dilithium_tb/squeeze}} {{/Keccak_Dilithium_tb/mode}} {{/Keccak_Dilithium_tb/sha_hold}} {{/Keccak_Dilithium_tb/byte_num}} {{/Keccak_Dilithium_tb/buffer_full}} {{/Keccak_Dilithium_tb/buffer_last}} {{/Keccak_Dilithium_tb/out}} {{/Keccak_Dilithium_tb/out_ready}} {{/Keccak_Dilithium_tb/padder_out}} {{/Keccak_Dilithium_tb/padder_out_ready}} 
current_wave_config {Keccak_Dilithium_tb_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg
add_wave {{/Keccak_Dilithium_tb/uut/padder_/in}} {{/Keccak_Dilithium_tb/uut/padder_/in_ready}} {{/Keccak_Dilithium_tb/uut/padder_/is_last}} {{/Keccak_Dilithium_tb/uut/padder_/mode}} {{/Keccak_Dilithium_tb/uut/padder_/byte_num}} {{/Keccak_Dilithium_tb/uut/padder_/buffer_full}} {{/Keccak_Dilithium_tb/uut/padder_/i_last}} {{/Keccak_Dilithium_tb/uut/padder_/out}} {{/Keccak_Dilithium_tb/uut/padder_/out_ready}} {{/Keccak_Dilithium_tb/uut/padder_/f_ack}} {{/Keccak_Dilithium_tb/uut/padder_/state}} {{/Keccak_Dilithium_tb/uut/padder_/done}} {{/Keccak_Dilithium_tb/uut/padder_/i}} {{/Keccak_Dilithium_tb/uut/padder_/v1}} {{/Keccak_Dilithium_tb/uut/padder_/v0}} {{/Keccak_Dilithium_tb/uut/padder_/accept}} {{/Keccak_Dilithium_tb/uut/padder_/update}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff0000000000000000.
padder_out: 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 100
run 1 us
out: 00000000000000000000000000000000000000000000000000000000000000003d635e2eff2164d9daa9dea451128cdf67feedf171b6b40918ececb9516e28774254e7ddd61d2ca5a5ffd3f5ba255c0dccee984c80d4098d45a3321d28ae18ad7050aaabbd1693cb671c23e2bbf397ec40bf9e1c576544ac520ce844292cd71e285314bbd0af00f0c8a2ae5052c46143a2b46e8b4648e51abaffaf4f0946b560450f615d62f84fd6.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 100
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1831.918 ; gain = 0.000
run 1 us
out: 00000000000000000000000000000000000000000000000000000000000000003d635e2eff2164d9daa9dea451128cdf67feedf171b6b40918ececb9516e28774254e7ddd61d2ca5a5ffd3f5ba255c0dccee984c80d4098d45a3321d28ae18ad7050aaabbd1693cb671c23e2bbf397ec40bf9e1c576544ac520ce844292cd71e285314bbd0af00f0c8a2ae5052c46143a2b46e8b4648e51abaffaf4f0946b560450f615d62f84fd6.
current_wave_config {Keccak_Dilithium_tb_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg
add_wave {{/Keccak_Dilithium_tb/uut/f_permutation_/in}} {{/Keccak_Dilithium_tb/uut/f_permutation_/in_ready}} {{/Keccak_Dilithium_tb/uut/f_permutation_/squeeze}} {{/Keccak_Dilithium_tb/uut/f_permutation_/mode}} {{/Keccak_Dilithium_tb/uut/f_permutation_/sha_hold}} {{/Keccak_Dilithium_tb/uut/f_permutation_/ack}} {{/Keccak_Dilithium_tb/uut/f_permutation_/out}} {{/Keccak_Dilithium_tb/uut/f_permutation_/out_ready}} {{/Keccak_Dilithium_tb/uut/f_permutation_/i}} {{/Keccak_Dilithium_tb/uut/f_permutation_/round_out}} {{/Keccak_Dilithium_tb/uut/f_permutation_/rc}} {{/Keccak_Dilithium_tb/uut/f_permutation_/update}} {{/Keccak_Dilithium_tb/uut/f_permutation_/accept}} {{/Keccak_Dilithium_tb/uut/f_permutation_/calc}} {{/Keccak_Dilithium_tb/uut/f_permutation_/i_sti_buf}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 100
run 1 us
out: 00000000000000000000000000000000000000000000000000000000000000003d635e2eff2164d9daa9dea451128cdf67feedf171b6b40918ececb9516e28774254e7ddd61d2ca5a5ffd3f5ba255c0dccee984c80d4098d45a3321d28ae18ad7050aaabbd1693cb671c23e2bbf397ec40bf9e1c576544ac520ce844292cd71e285314bbd0af00f0c8a2ae5052c46143a2b46e8b4648e51abaffaf4f0946b560450f615d62f84fd6.
current_wave_config {Keccak_Dilithium_tb_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg
add_wave {{/Keccak_Dilithium_tb/uut/out}} {{/Keccak_Dilithium_tb/uut/out_ready}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 100
run 1 us
out: 00000000000000000000000000000000000000000000000000000000000000003d635e2eff2164d9daa9dea451128cdf67feedf171b6b40918ececb9516e28774254e7ddd61d2ca5a5ffd3f5ba255c0dccee984c80d4098d45a3321d28ae18ad7050aaabbd1693cb671c23e2bbf397ec40bf9e1c576544ac520ce844292cd71e285314bbd0af00f0c8a2ae5052c46143a2b46e8b4648e51abaffaf4f0946b560450f615d62f84fd6.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'f_out_ready' is not allowed [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 1600 for port 'f_out' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v:42]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
f_out: 1.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 102
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.918 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 103
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1831.918 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1831.918 ; gain = 0.000
run 1 us
f_out: e6cfec4ab3a2d991d6a17107eae9ab2e0f437688c71f9f8bfe7df593beefdd35758fb24a46651e5b88887d8510f127e43f597948c7f857538fe508391dd9fae83d635e2eff2164d9daa9dea451128cdf67feedf171b6b40918ececb9516e28774254e7ddd61d2ca5a5ffd3f5ba255c0dccee984c80d4098d45a3321d28ae18ad7050aaabbd1693cb671c23e2bbf397ec40bf9e1c576544ac520ce844292cd71e285314bbd0af00f0c8a2ae5052c46143a2b46e8b4648e51abaffaf4f0946b560450f615d62f84fd6.
out: 00000000000000000000000000000000000000000000000000000000000000003d635e2eff2164d9daa9dea451128cdf67feedf171b6b40918ececb9516e28774254e7ddd61d2ca5a5ffd3f5ba255c0dccee984c80d4098d45a3321d28ae18ad7050aaabbd1693cb671c23e2bbf397ec40bf9e1c576544ac520ce844292cd71e285314bbd0af00f0c8a2ae5052c46143a2b46e8b4648e51abaffaf4f0946b560450f615d62f84fd6.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 00000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 58c65c73eb071e5e45abf99f1f5b5e85e12628f7ec2d403da8bab6787d17c6a4d50623e22dd3ba93bff46d8e6d7544af93c74b7c454fff33cafefe17f61ab12d49e02429dfcbb0361d8fe285549a78abf822a2aaa3f5c2c2fa0f3bbf17fb1d9e6b74e25424bfe68aa741872dbcb533bde7814f7f3fc707024fd347d6331550d734d8424b21bc95e7ad7b152dcf52364f1eff2e2d6d2085b6698e2ce267777b122b7d00979cd80428dc8c299328edaf943b9c6b51e7c9a501a12d27f95def9f9749e122226675ffd4.
out: 000000000000000000000000000000000000000000000000000000000000000049e02429dfcbb0361d8fe285549a78abf822a2aaa3f5c2c2fa0f3bbf17fb1d9e6b74e25424bfe68aa741872dbcb533bde7814f7f3fc707024fd347d6331550d734d8424b21bc95e7ad7b152dcf52364f1eff2e2d6d2085b6698e2ce267777b122b7d00979cd80428dc8c299328edaf943b9c6b51e7c9a501a12d27f95def9f9749e122226675ffd4.
$finish called at time : 620 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.918 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 2713488ea467d5db78165f3d9bcc2a8af18e0fa36e075442efa73554949f57c42969e975b9ee9e61294d39f944829030df4d44a7616b7e78f0f5affe7535c2244f72fa70272fd39d2ec0f5dbcece10b67ebef0eb450f2a83f7ee32a8a35ae1195a4131f152ebdfa1046804aaaa9723f6dde543d6642ed80d69e34586e52b11be054e95d2d2df04985ed9a107b843454325a8fd7aef338ccd337256af0a1267b3a788aaa7e8e2ad8cdb566f68492b42647c7084e7163e7881b476199fccf282facd25ee0160ef203d.
out: 00000000000000000000000000000000000000000000000000000000000000004f72fa70272fd39d2ec0f5dbcece10b67ebef0eb450f2a83f7ee32a8a35ae1195a4131f152ebdfa1046804aaaa9723f6dde543d6642ed80d69e34586e52b11be054e95d2d2df04985ed9a107b843454325a8fd7aef338ccd337256af0a1267b3a788aaa7e8e2ad8cdb566f68492b42647c7084e7163e7881b476199fccf282facd25ee0160ef203d.
$finish called at time : 620 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.918 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.918 ; gain = 0.000
run 1 us
f_out: 0f4af7cfdc4aac3a42a472280d88f41d483aaf78ad04cc91c55811fcd0ecdc0ab8a70f5b3cae359529c018f1045890969a983425f9842bc4500944252bad84f9dda72b46110b9ada633679b728ff1a16830940736087bae1bb45566c387862eaec3abf27fba434d8c388854e335ede3623e604c108752a6751fe84373e1d9d1c1d1491bfde05d2bdc4ce8c8a19ff3f8a833c18ae5f61824796231d6dd026b98188c77dcb28153cc3b442b26a47cfc1052649ae5e04f888829c13f5b441024ffb36b9e7ecbe538efc.
out: 0000000000000000000000000000000000000000000000000000000000000000dda72b46110b9ada633679b728ff1a16830940736087bae1bb45566c387862eaec3abf27fba434d8c388854e335ede3623e604c108752a6751fe84373e1d9d1c1d1491bfde05d2bdc4ce8c8a19ff3f8a833c18ae5f61824796231d6dd026b98188c77dcb28153cc3b442b26a47cfc1052649ae5e04f888829c13f5b441024ffb36b9e7ecbe538efc.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
run 1 us
f_out: 0f4af7cfdc4aac3a42a472280d88f41d483aaf78ad04cc91c55811fcd0ecdc0ab8a70f5b3cae359529c018f1045890969a983425f9842bc4500944252bad84f9dda72b46110b9ada633679b728ff1a16830940736087bae1bb45566c387862eaec3abf27fba434d8c388854e335ede3623e604c108752a6751fe84373e1d9d1c1d1491bfde05d2bdc4ce8c8a19ff3f8a833c18ae5f61824796231d6dd026b98188c77dcb28153cc3b442b26a47cfc1052649ae5e04f888829c13f5b441024ffb36b9e7ecbe538efc.
out: 0000000000000000000000000000000000000000000000000000000000000000dda72b46110b9ada633679b728ff1a16830940736087bae1bb45566c387862eaec3abf27fba434d8c388854e335ede3623e604c108752a6751fe84373e1d9d1c1d1491bfde05d2bdc4ce8c8a19ff3f8a833c18ae5f61824796231d6dd026b98188c77dcb28153cc3b442b26a47cfc1052649ae5e04f888829c13f5b441024ffb36b9e7ecbe538efc.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 106
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.918 ; gain = 0.000
run 1 us
f_out: b821d673e817b35e25a67f945cb0a830f69eab36013f7c9ebd092990931e2d2d342078464a2bd6ceda106979191943ebf1370bcf6b597433e41f429d4438d5c9530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
out: 0000000000000000000000000000000000000000000000000000000000000000530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
run 1 us
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg}
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 106
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.918 ; gain = 0.000
run 1 us
f_out: b821d673e817b35e25a67f945cb0a830f69eab36013f7c9ebd092990931e2d2d342078464a2bd6ceda106979191943ebf1370bcf6b597433e41f429d4438d5c9530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
out: 0000000000000000000000000000000000000000000000000000000000000000530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1831.918 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 106
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.918 ; gain = 0.000
run 1 us
f_out: b821d673e817b35e25a67f945cb0a830f69eab36013f7c9ebd092990931e2d2d342078464a2bd6ceda106979191943ebf1370bcf6b597433e41f429d4438d5c9530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
out: 0000000000000000000000000000000000000000000000000000000000000000530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2141.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2141.398 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 106
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2141.398 ; gain = 18.699
run 1 us
f_out: b821d673e817b35e25a67f945cb0a830f69eab36013f7c9ebd092990931e2d2d342078464a2bd6ceda106979191943ebf1370bcf6b597433e41f429d4438d5c9530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
out: 0000000000000000000000000000000000000000000000000000000000000000530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
current_wave_config {Keccak_Dilithium_tb_behav.wcfg}
C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg
add_wave {{/Keccak_Dilithium_tb/uut/padder_/padder_done}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2141.398 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2141.398 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 106
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2141.398 ; gain = 0.000
run 1 us
f_out: b821d673e817b35e25a67f945cb0a830f69eab36013f7c9ebd092990931e2d2d342078464a2bd6ceda106979191943ebf1370bcf6b597433e41f429d4438d5c9530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
out: 0000000000000000000000000000000000000000000000000000000000000000530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 253e663a57f375b80d79f793c822efa038fe9381cccf86bbd97af2103f8b2055184638f0a425c3278a32184382bfc1e17017eb39048f6c5571e462c1513131020e4a2c0f60f37f9634152a7cb105f531761287569eb1aba6ab0df62e073c6a31fc20ddc2c6830229b6bac52a5e14e0ef9f3812f64492e37cd010e4a0fd954bd35cc9205c784967abaa4b5bf5516d33b96f8a948d31a06e9fa907ec3349af72adbe301a2254008ee38c9f4b4dccae070c9c09335e6d2d91afcb2ec3232bb0f8ba8ed4d7093f1dd50f.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 88ef041a63cf8c3a1143160facbf9bb92e96a8c131a5fb03fc735c5cef968c2a32179a1b5f12a357c0da33ba510f3e7ae4ab8d58683a08ffbacff73752c9aba0f3bf1a423744b33bb88d8fef71ca0da42f9a803f7c69829ffab64b7bd3635b6adaaffba6028c6e91662f59115dad47406aafaec581460cd81a6d24dcc525a3b7c8394d75b7a46397ee8c305d421049b4259d299dbac9de7526f2b762cc17bfb5444562953116b4ad88c50df9f949a78e94010ed61578cb75a9d4365541f7cb81e2dfce68781ff00f.
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2263.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2263.098 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
$finish called at time : 630 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 107
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2263.098 ; gain = 0.000
run 1 us
f_out: b821d673e817b35e25a67f945cb0a830f69eab36013f7c9ebd092990931e2d2d342078464a2bd6ceda106979191943ebf1370bcf6b597433e41f429d4438d5c9530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
out: 0000000000000000000000000000000000000000000000000000000000000000530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2269.262 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: b821d673e817b35e25a67f945cb0a830f69eab36013f7c9ebd092990931e2d2d342078464a2bd6ceda106979191943ebf1370bcf6b597433e41f429d4438d5c9530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
out: 0000000000000000000000000000000000000000000000000000000000000000530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
$finish called at time : 950 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 119
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2269.262 ; gain = 0.000
run 1 us
padder_out: 0000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: b3fe9afcfec1be34cedd51a7e0d2aea87302e49d14c8447aa2d080bc761316faff78f1e2840f597fa95819bf13ca6d9cbc94c014737be0cd6f1bf4ba10c4b5d4413fdd203d71f769e7b0a96318f7858938ba34e6fe3f8e70bdd8237a9af2c87f1a0f6435032d233bc0754945068aeebf539b8efa7db81857ad714569aed81b157ac502ea87a5afc0c95edcc25235622706c1bd1f097fbc22966febeec0eea4932e9d7cdb58d55dbf2a3c25685d5aabbcbfd8172a12fb9d65bf385650e725ce1119b29a090d6567a7.
out: 0000000000000000000000000000000000000000000000000000000000000000413fdd203d71f769e7b0a96318f7858938ba34e6fe3f8e70bdd8237a9af2c87f1a0f6435032d233bc0754945068aeebf539b8efa7db81857ad714569aed81b157ac502ea87a5afc0c95edcc25235622706c1bd1f097fbc22966febeec0eea4932e9d7cdb58d55dbf2a3c25685d5aabbcbfd8172a12fb9d65bf385650e725ce1119b29a090d6567a7.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Keccak_Dilithium_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder_Dilithium
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Dilithium_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'Keccak_Dilithium_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Keccak_Dilithium_tb_behav xil_defaultlib.Keccak_Dilithium_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Keccak_dilithium.v" Line 1. Module Keccak_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/Padder_Dilithium.v" Line 1. Module Padder_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/padder1.v" Line 9. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/F_Permutation_Dilithium.v" Line 1. Module F_Permutation_Dilithium doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/rconst.v" Line 18. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sources_1/imports/Keccak_Dilithium/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder_Dilithium
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium
Compiling module xil_defaultlib.Keccak_Dilithium_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_Dilithium_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2269.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2269.262 ; gain = 0.000
Time resolution is 1 ps
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 4f331239af8ddb602070ae28725dd357dae3ff0148fd98b4f7095ff9d68f863b43f36ea525d5972e7c79e1ccd695e798c0cfeaa266695f32a2c3dd7442e8e2b66c196f00b3f1889fb25e71dcab8b81c37556904cbede57a981ba542cb96244c274b3181bdfb2ca001272d32422363c746a4cc3a1e70fccbaf118edc6b797f57a74eab272461dd5fa87f047884598c686bdc39bc0faf767a470205637bdbd81b9fe0e855c4c4b987ade6137f6465008434280ab6addbb6319b5805c7858ccdad7980b848c76df9961.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: b821d673e817b35e25a67f945cb0a830f69eab36013f7c9ebd092990931e2d2d342078464a2bd6ceda106979191943ebf1370bcf6b597433e41f429d4438d5c9530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
out: 0000000000000000000000000000000000000000000000000000000000000000530f05e48f7446209a1a8a034348754ba3dc1c40ece2d15687d1d03f445ab530b05770d7e1d45fac2f5458e2955cc7c20c6a4a7037a3487ec4c6718edc9a5786b294500ea4942a729097dcac3624caf80b11adbae4d6f59f2026674f94c4ee0a1387227065a22e4ede2cd588195c1868b589500417b408dcf1d34559b641919771ea0b0e8355050a.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2269.262 ; gain = 0.000
run all
padder_out: 0000000000000000000000000000000000000000000000000000000000000000ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$finish called at time : 1641 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium.srcs/sim_1/new/Keccak_Dilithium_tb.v" Line 118
run 1 us
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 253e663a57f375b80d79f793c822efa038fe9381cccf86bbd97af2103f8b2055184638f0a425c3278a32184382bfc1e17017eb39048f6c5571e462c1513131020e4a2c0f60f37f9634152a7cb105f531761287569eb1aba6ab0df62e073c6a31fc20ddc2c6830229b6bac52a5e14e0ef9f3812f64492e37cd010e4a0fd954bd35cc9205c784967abaa4b5bf5516d33b96f8a948d31a06e9fa907ec3349af72adbe301a2254008ee38c9f4b4dccae070c9c09335e6d2d91afcb2ec3232bb0f8ba8ed4d7093f1dd50f.
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001fffffffffffffffffffffffffffffffffffffffffffffffffff.
f_out: 97e5430020faa4e7624978670a20eaefda9dfcf019727aa82fbb803bbc731919d89ea6cec7b5c4d6540a0f835e3024e96795e731cd23ea8b6e68f9446073a39418fa4be85f490883ca0f7730b0fb054470a58c2845a19ac57c4b8fd10bdb62db96a4a2d1294d614b719f59e8876c8907f75267984438053818124c04b613703999e254693f210e66891c547cc3c8124be0cf35b35d15871fde9d673c429903f0ef4cf7961b88fa17b40ab72f060f81efb11229edc33df810ca2ff49103769367e4c4bef8df0de847.
out: 000000000000000000000000000000000000000000000000000000000000000018fa4be85f490883ca0f7730b0fb054470a58c2845a19ac57c4b8fd10bdb62db96a4a2d1294d614b719f59e8876c8907f75267984438053818124c04b613703999e254693f210e66891c547cc3c8124be0cf35b35d15871fde9d673c429903f0ef4cf7961b88fa17b40ab72f060f81efb11229edc33df810ca2ff49103769367e4c4bef8df0de847.
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/SHA3_imp/Keccak_Dilithium/Keccak_Dilithium_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 01:21:12 2025...
