vendor_name = ModelSim
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/micro_Rom_wire.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/micro_Rom_reg.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/PROGREM_SRAM_me.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_test.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/test2.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/test_1.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/tristimulus_8.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/tristimulus_1.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_p_test.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/p_test.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/tb_top.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_IR_register.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_PRO_SRAM.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/top.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_tristimulus.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/IR_register.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_DATA_SRAM.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/DATA_SRAM.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_2.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/the_mux_switch_1.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/register_stack.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/PC_counter.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/fenpin_notuse.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/counter.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/ALU.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/src/addr_reg.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_2.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_the_mux_switch_1.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_register_stack.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_pc_counter.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_fenpin.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_counter.v
source_file = 1, E:/the_all_project/fpga_project/cpu/user/sim/tb_ALU.v
source_file = 1, E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.qip
source_file = 1, E:/the_all_project/fpga_project/cpu/prj/ip_core/PROGRAM_RAM_16_256/PROGRAM_RAM.v
source_file = 1, E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.qip
source_file = 1, E:/the_all_project/fpga_project/cpu/prj/ip_core/DATARAM_RAM_8_256/DATARAM_RAM_8_256.v
source_file = 1, E:/the_all_project/fpga_project/cpu/prj/db/cpu.cbx.xml
source_file = 1, d:/quartus_2/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus_2/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus_2/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus_2/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus_2/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/quartus_2/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus_2/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus_2/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartus_2/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/quartus_2/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_l6g1.tdf
source_file = 1, E:/the_all_project/fpga_project/cpu/prj/db/altsyncram_7lf1.tdf
design_name = top
instance = comp, \u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0 , u_DATARAM_RAM_8_256|altsyncram_component|auto_generated|ram_block1a0, top, 1
instance = comp, \u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0 , u_PROGRAM_RAM|altsyncram_component|auto_generated|ram_block1a0, top, 1
instance = comp, \u_ALU|Add1~0 , u_ALU|Add1~0, top, 1
instance = comp, \u_ALU|Add4~4 , u_ALU|Add4~4, top, 1
instance = comp, \u_ALU|Add4~10 , u_ALU|Add4~10, top, 1
instance = comp, \u_ALU|Add3~10 , u_ALU|Add3~10, top, 1
instance = comp, \u_ALU|Add1~12 , u_ALU|Add1~12, top, 1
instance = comp, \u_p_test|output_micro_op[18] , u_p_test|output_micro_op[18], top, 1
instance = comp, \u_register_stack|out_R3[0] , u_register_stack|out_R3[0], top, 1
instance = comp, \u_ALU|alu_b[1] , u_ALU|alu_b[1], top, 1
instance = comp, \u_register_stack|out_R3[1] , u_register_stack|out_R3[1], top, 1
instance = comp, \u_ALU|alu_b[2] , u_ALU|alu_b[2], top, 1
instance = comp, \u_ADDR_tristimulus_8|out[2]~32 , u_ADDR_tristimulus_8|out[2]~32, top, 1
instance = comp, \u_register_stack|out_R2[2] , u_register_stack|out_R2[2], top, 1
instance = comp, \u_register_stack|out_R1[2] , u_register_stack|out_R1[2], top, 1
instance = comp, \u_ALU|alu_b[3] , u_ALU|alu_b[3], top, 1
instance = comp, \u_ADDR_tristimulus_8|out[3]~35 , u_ADDR_tristimulus_8|out[3]~35, top, 1
instance = comp, \u_ALU|alu_b[4] , u_ALU|alu_b[4], top, 1
instance = comp, \u_register_stack|out_R2[4] , u_register_stack|out_R2[4], top, 1
instance = comp, \u_register_stack|out_R1[4] , u_register_stack|out_R1[4], top, 1
instance = comp, \u_ALU|alu_b[5] , u_ALU|alu_b[5], top, 1
instance = comp, \u_register_stack|out_R2[5] , u_register_stack|out_R2[5], top, 1
instance = comp, \u_register_stack|out_R3[5] , u_register_stack|out_R3[5], top, 1
instance = comp, \u_register_stack|out_R1[6] , u_register_stack|out_R1[6], top, 1
instance = comp, \u_register_stack|out_R3[7] , u_register_stack|out_R3[7], top, 1
instance = comp, \DATA_WD~0 , DATA_WD~0, top, 1
instance = comp, \u_ALU|alu_b[4]~0 , u_ALU|alu_b[4]~0, top, 1
instance = comp, \u_the_mux_switch_2|Mux7~0 , u_the_mux_switch_2|Mux7~0, top, 1
instance = comp, \u_the_mux_switch_2|Mux7~1 , u_the_mux_switch_2|Mux7~1, top, 1
instance = comp, \u_p_test|output_micro_op[12] , u_p_test|output_micro_op[12], top, 1
instance = comp, \u_ALU|alu_b~3 , u_ALU|alu_b~3, top, 1
instance = comp, \u_ALU|alu_b~4 , u_ALU|alu_b~4, top, 1
instance = comp, \u_ALU|alu_b~5 , u_ALU|alu_b~5, top, 1
instance = comp, \u_the_mux_switch_2|Mux5~0 , u_the_mux_switch_2|Mux5~0, top, 1
instance = comp, \u_the_mux_switch_2|Mux5~1 , u_the_mux_switch_2|Mux5~1, top, 1
instance = comp, \u_ALU|alu_b~6 , u_ALU|alu_b~6, top, 1
instance = comp, \u_ALU|alu_b~7 , u_ALU|alu_b~7, top, 1
instance = comp, \u_ALU|alu_b~8 , u_ALU|alu_b~8, top, 1
instance = comp, \u_ALU|alu_b~9 , u_ALU|alu_b~9, top, 1
instance = comp, \u_the_mux_switch_2|Mux3~0 , u_the_mux_switch_2|Mux3~0, top, 1
instance = comp, \u_the_mux_switch_2|Mux3~1 , u_the_mux_switch_2|Mux3~1, top, 1
instance = comp, \u_ALU|alu_b~10 , u_ALU|alu_b~10, top, 1
instance = comp, \u_ALU|alu_b~11 , u_ALU|alu_b~11, top, 1
instance = comp, \u_the_mux_switch_2|Mux2~0 , u_the_mux_switch_2|Mux2~0, top, 1
instance = comp, \u_the_mux_switch_2|Mux2~1 , u_the_mux_switch_2|Mux2~1, top, 1
instance = comp, \u_ALU|alu_b~12 , u_ALU|alu_b~12, top, 1
instance = comp, \u_the_mux_switch_2|Mux1~0 , u_the_mux_switch_2|Mux1~0, top, 1
instance = comp, \u_the_mux_switch_2|Mux1~1 , u_the_mux_switch_2|Mux1~1, top, 1
instance = comp, \u_p_test|output_micro_op[25] , u_p_test|output_micro_op[25], top, 1
instance = comp, \DATA_RAM_IN_WD~0 , DATA_RAM_IN_WD~0, top, 1
instance = comp, \u_p_test|output_micro_op[13] , u_p_test|output_micro_op[13], top, 1
instance = comp, \dec~0 , dec~0, top, 1
instance = comp, \u_micro|micro_op[12]~6 , u_micro|micro_op[12]~6, top, 1
instance = comp, \u_PC_counter|count , u_PC_counter|count, top, 1
instance = comp, \u_micro|micro_op[9]~8 , u_micro|micro_op[9]~8, top, 1
instance = comp, \u_micro|micro_op~13 , u_micro|micro_op~13, top, 1
instance = comp, \u_micro|micro_op[25]~15 , u_micro|micro_op[25]~15, top, 1
instance = comp, \u_micro|micro_op[25]~16 , u_micro|micro_op[25]~16, top, 1
instance = comp, \u_p_test|output_micro_op[4] , u_p_test|output_micro_op[4], top, 1
instance = comp, \u_PC_counter|count~0 , u_PC_counter|count~0, top, 1
instance = comp, \u_micro|micro_op[18]~22 , u_micro|micro_op[18]~22, top, 1
instance = comp, \u_p_test|Mux1~0 , u_p_test|Mux1~0, top, 1
instance = comp, \u_p_test|Mux0~0 , u_p_test|Mux0~0, top, 1
instance = comp, \u_p_test|Mux6~0 , u_p_test|Mux6~0, top, 1
instance = comp, \u_ALU|ZF~3 , u_ALU|ZF~3, top, 1
instance = comp, \u_micro|micro_op[13]~25 , u_micro|micro_op[13]~25, top, 1
instance = comp, \u_ALU|ZF~13 , u_ALU|ZF~13, top, 1
instance = comp, \u_micro|Equal1~1 , u_micro|Equal1~1, top, 1
instance = comp, \DATA_RAM_OUT_DIN[0]~input , DATA_RAM_OUT_DIN[0]~input, top, 1
instance = comp, \DATA_RAM_OUT_DIN[1]~input , DATA_RAM_OUT_DIN[1]~input, top, 1
instance = comp, \DATA_RAM_OUT_DIN[3]~input , DATA_RAM_OUT_DIN[3]~input, top, 1
instance = comp, \DATA_RAM_OUT_DIN[6]~input , DATA_RAM_OUT_DIN[6]~input, top, 1
instance = comp, \DATA_RAM_out_WD~input , DATA_RAM_out_WD~input, top, 1
instance = comp, \DATA_RAM_OUT_ADDR[3]~input , DATA_RAM_OUT_ADDR[3]~input, top, 1
instance = comp, \PROGREM_WD~input , PROGREM_WD~input, top, 1
instance = comp, \u_register_stack|out_R3[0]~feeder , u_register_stack|out_R3[0]~feeder, top, 1
instance = comp, \u_register_stack|out_R3[7]~feeder , u_register_stack|out_R3[7]~feeder, top, 1
instance = comp, \out_to_wave[0]~output , out_to_wave[0]~output, top, 1
instance = comp, \out_to_wave[1]~output , out_to_wave[1]~output, top, 1
instance = comp, \out_to_wave[2]~output , out_to_wave[2]~output, top, 1
instance = comp, \out_to_wave[3]~output , out_to_wave[3]~output, top, 1
instance = comp, \out_to_wave[4]~output , out_to_wave[4]~output, top, 1
instance = comp, \out_to_wave[5]~output , out_to_wave[5]~output, top, 1
instance = comp, \out_to_wave[6]~output , out_to_wave[6]~output, top, 1
instance = comp, \out_to_wave[7]~output , out_to_wave[7]~output, top, 1
instance = comp, \clk~input , clk~input, top, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, top, 1
instance = comp, \PROGREM_DIN[0]~input , PROGREM_DIN[0]~input, top, 1
instance = comp, \PROGREM_RAM_OUT_ADDR[0]~input , PROGREM_RAM_OUT_ADDR[0]~input, top, 1
instance = comp, \ABUSI[0]~0 , ABUSI[0]~0, top, 1
instance = comp, \PROGREM_RAM_OUT_ADDR[1]~input , PROGREM_RAM_OUT_ADDR[1]~input, top, 1
instance = comp, \u_PC_counter|ABUSI[0]~8 , u_PC_counter|ABUSI[0]~8, top, 1
instance = comp, \u_micro|Equal1~0 , u_micro|Equal1~0, top, 1
instance = comp, \u_micro|micro_op[20]~12 , u_micro|micro_op[20]~12, top, 1
instance = comp, \u_p_test|Mux10~0 , u_p_test|Mux10~0, top, 1
instance = comp, \u_micro|micro_op[15]~9 , u_micro|micro_op[15]~9, top, 1
instance = comp, \u_micro|micro_op[9]~10 , u_micro|micro_op[9]~10, top, 1
instance = comp, \u_micro|micro_op[9]~11 , u_micro|micro_op[9]~11, top, 1
instance = comp, \rst_n~input , rst_n~input, top, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, top, 1
instance = comp, \u_p_test|output_micro_op[9] , u_p_test|output_micro_op[9], top, 1
instance = comp, \RG_B~0 , RG_B~0, top, 1
instance = comp, \DATA_RAM_OUT_DIN[7]~input , DATA_RAM_OUT_DIN[7]~input, top, 1
instance = comp, \u_PC_counter|ABUSI[1]~11 , u_PC_counter|ABUSI[1]~11, top, 1
instance = comp, \u_PC_counter|ABUSI[2]~13 , u_PC_counter|ABUSI[2]~13, top, 1
instance = comp, \u_PC_counter|ABUSI[3]~15 , u_PC_counter|ABUSI[3]~15, top, 1
instance = comp, \PROGREM_RAM_OUT_ADDR[4]~input , PROGREM_RAM_OUT_ADDR[4]~input, top, 1
instance = comp, \ABUSI[4]~4 , ABUSI[4]~4, top, 1
instance = comp, \PROGREM_RAM_OUT_ADDR[5]~input , PROGREM_RAM_OUT_ADDR[5]~input, top, 1
instance = comp, \u_PC_counter|ABUSI[4]~17 , u_PC_counter|ABUSI[4]~17, top, 1
instance = comp, \u_PC_counter|ABUSI[5]~19 , u_PC_counter|ABUSI[5]~19, top, 1
instance = comp, \u_PC_counter|ABUSI[6]~21 , u_PC_counter|ABUSI[6]~21, top, 1
instance = comp, \u_PC_counter|ABUSI[7]~23 , u_PC_counter|ABUSI[7]~23, top, 1
instance = comp, \u_micro|Equal2~0 , u_micro|Equal2~0, top, 1
instance = comp, \u_micro|Equal2~1 , u_micro|Equal2~1, top, 1
instance = comp, \u_p_test|output_micro_op[21] , u_p_test|output_micro_op[21], top, 1
instance = comp, \LDPC~0 , LDPC~0, top, 1
instance = comp, \u_p_test|output_micro_op[22]~feeder , u_p_test|output_micro_op[22]~feeder, top, 1
instance = comp, \u_p_test|output_micro_op[22] , u_p_test|output_micro_op[22], top, 1
instance = comp, \LOAD~0 , LOAD~0, top, 1
instance = comp, \u_PC_counter|always0~0 , u_PC_counter|always0~0, top, 1
instance = comp, \u_PC_counter|ABUSI~10 , u_PC_counter|ABUSI~10, top, 1
instance = comp, \u_PC_counter|ABUSI[7] , u_PC_counter|ABUSI[7], top, 1
instance = comp, \PROGREM_RAM_OUT_ADDR[7]~input , PROGREM_RAM_OUT_ADDR[7]~input, top, 1
instance = comp, \ABUSI[7]~7 , ABUSI[7]~7, top, 1
instance = comp, \PROGREM_DIN[1]~input , PROGREM_DIN[1]~input, top, 1
instance = comp, \PROGREM_DIN[2]~input , PROGREM_DIN[2]~input, top, 1
instance = comp, \PROGREM_DIN[3]~input , PROGREM_DIN[3]~input, top, 1
instance = comp, \PROGREM_DIN[4]~input , PROGREM_DIN[4]~input, top, 1
instance = comp, \PROGREM_DIN[5]~input , PROGREM_DIN[5]~input, top, 1
instance = comp, \PROGREM_DIN[6]~input , PROGREM_DIN[6]~input, top, 1
instance = comp, \PROGREM_DIN[7]~input , PROGREM_DIN[7]~input, top, 1
instance = comp, \PROGREM_DIN[8]~input , PROGREM_DIN[8]~input, top, 1
instance = comp, \PROGREM_DIN[9]~input , PROGREM_DIN[9]~input, top, 1
instance = comp, \PROGREM_DIN[10]~input , PROGREM_DIN[10]~input, top, 1
instance = comp, \PROGREM_DIN[11]~input , PROGREM_DIN[11]~input, top, 1
instance = comp, \PROGREM_DIN[12]~input , PROGREM_DIN[12]~input, top, 1
instance = comp, \PROGREM_DIN[13]~input , PROGREM_DIN[13]~input, top, 1
instance = comp, \PROGREM_DIN[14]~input , PROGREM_DIN[14]~input, top, 1
instance = comp, \PROGREM_DIN[15]~input , PROGREM_DIN[15]~input, top, 1
instance = comp, \u_p_test|output_micro_op[24]~feeder , u_p_test|output_micro_op[24]~feeder, top, 1
instance = comp, \u_p_test|output_micro_op[24] , u_p_test|output_micro_op[24], top, 1
instance = comp, \DATA_RD~0 , DATA_RD~0, top, 1
instance = comp, \LDAR~0 , LDAR~0, top, 1
instance = comp, \u_addr_reg|ABUSD[0] , u_addr_reg|ABUSD[0], top, 1
instance = comp, \DATA_RAM_OUT_ADDR[0]~input , DATA_RAM_OUT_ADDR[0]~input, top, 1
instance = comp, \ABUSD[0]~0 , ABUSD[0]~0, top, 1
instance = comp, \ALU_B~0 , ALU_B~0, top, 1
instance = comp, \u_micro|micro_op[10]~7 , u_micro|micro_op[10]~7, top, 1
instance = comp, \u_p_test|output_micro_op[10] , u_p_test|output_micro_op[10], top, 1
instance = comp, \DATA_RAM_B~0 , DATA_RAM_B~0, top, 1
instance = comp, \u_addr_reg|ABUSD[2] , u_addr_reg|ABUSD[2], top, 1
instance = comp, \DATA_RAM_OUT_ADDR[2]~input , DATA_RAM_OUT_ADDR[2]~input, top, 1
instance = comp, \ABUSD[2]~2 , ABUSD[2]~2, top, 1
instance = comp, \u_addr_reg|ABUSD[3] , u_addr_reg|ABUSD[3], top, 1
instance = comp, \ABUSD[3]~3 , ABUSD[3]~3, top, 1
instance = comp, \DATA_RAM_OUT_ADDR[4]~input , DATA_RAM_OUT_ADDR[4]~input, top, 1
instance = comp, \u_addr_reg|ABUSD[4] , u_addr_reg|ABUSD[4], top, 1
instance = comp, \ABUSD[4]~4 , ABUSD[4]~4, top, 1
instance = comp, \DATA_RAM_OUT_DIN[5]~input , DATA_RAM_OUT_DIN[5]~input, top, 1
instance = comp, \u_micro|micro_op[17]~19 , u_micro|micro_op[17]~19, top, 1
instance = comp, \u_micro|micro_op[17]~20 , u_micro|micro_op[17]~20, top, 1
instance = comp, \u_p_test|output_micro_op[17] , u_p_test|output_micro_op[17], top, 1
instance = comp, \LDPI~0 , LDPI~0, top, 1
instance = comp, \u_register_stack|Decoder0~1 , u_register_stack|Decoder0~1, top, 1
instance = comp, \u_register_stack|out_R1[5] , u_register_stack|out_R1[5], top, 1
instance = comp, \u_register_stack|Decoder0~3 , u_register_stack|Decoder0~3, top, 1
instance = comp, \u_register_stack|out_R0[5] , u_register_stack|out_R0[5], top, 1
instance = comp, \u_the_mux_switch_1|Mux2~0 , u_the_mux_switch_1|Mux2~0, top, 1
instance = comp, \u_the_mux_switch_1|Mux2~1 , u_the_mux_switch_1|Mux2~1, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[5]~42 , u_ADDR_tristimulus_8|out[5]~42, top, 1
instance = comp, \DATA_RAM_OUT_ADDR[6]~input , DATA_RAM_OUT_ADDR[6]~input, top, 1
instance = comp, \u_addr_reg|ABUSD[6] , u_addr_reg|ABUSD[6], top, 1
instance = comp, \ABUSD[6]~6 , ABUSD[6]~6, top, 1
instance = comp, \DATA_RAM_OUT_ADDR[7]~input , DATA_RAM_OUT_ADDR[7]~input, top, 1
instance = comp, \u_addr_reg|ABUSD[7] , u_addr_reg|ABUSD[7], top, 1
instance = comp, \ABUSD[7]~7 , ABUSD[7]~7, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[5]~41 , u_ADDR_tristimulus_8|out[5]~41, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[5]~43 , u_ADDR_tristimulus_8|out[5]~43, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[5]~55 , u_ADDR_tristimulus_8|out[5]~55, top, 1
instance = comp, \u_addr_reg|ABUSD[5] , u_addr_reg|ABUSD[5], top, 1
instance = comp, \DATA_RAM_OUT_ADDR[5]~input , DATA_RAM_OUT_ADDR[5]~input, top, 1
instance = comp, \ABUSD[5]~5 , ABUSD[5]~5, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[1]~29 , u_ADDR_tristimulus_8|out[1]~29, top, 1
instance = comp, \u_register_stack|out_R1[1] , u_register_stack|out_R1[1], top, 1
instance = comp, \u_register_stack|out_R0[1] , u_register_stack|out_R0[1], top, 1
instance = comp, \u_the_mux_switch_1|Mux6~0 , u_the_mux_switch_1|Mux6~0, top, 1
instance = comp, \u_the_mux_switch_1|Mux6~1 , u_the_mux_switch_1|Mux6~1, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[1]~30 , u_ADDR_tristimulus_8|out[1]~30, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[1]~31 , u_ADDR_tristimulus_8|out[1]~31, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[1]~51 , u_ADDR_tristimulus_8|out[1]~51, top, 1
instance = comp, \u_addr_reg|ABUSD[1] , u_addr_reg|ABUSD[1], top, 1
instance = comp, \DATA_RAM_OUT_ADDR[1]~input , DATA_RAM_OUT_ADDR[1]~input, top, 1
instance = comp, \ABUSD[1]~1 , ABUSD[1]~1, top, 1
instance = comp, \u_micro|micro_op[14]~18 , u_micro|micro_op[14]~18, top, 1
instance = comp, \u_p_test|output_micro_op[14] , u_p_test|output_micro_op[14], top, 1
instance = comp, \inc~0 , inc~0, top, 1
instance = comp, \u_micro|micro_op[15]~17 , u_micro|micro_op[15]~17, top, 1
instance = comp, \u_p_test|output_micro_op[15] , u_p_test|output_micro_op[15], top, 1
instance = comp, \sub~0 , sub~0, top, 1
instance = comp, \u_ALU|ZF~2 , u_ALU|ZF~2, top, 1
instance = comp, \u_register_stack|Decoder0~0 , u_register_stack|Decoder0~0, top, 1
instance = comp, \u_register_stack|out_R3[6] , u_register_stack|out_R3[6], top, 1
instance = comp, \u_register_stack|Decoder0~2 , u_register_stack|Decoder0~2, top, 1
instance = comp, \u_register_stack|out_R2[6] , u_register_stack|out_R2[6], top, 1
instance = comp, \u_register_stack|out_R0[6] , u_register_stack|out_R0[6], top, 1
instance = comp, \u_the_mux_switch_1|Mux1~0 , u_the_mux_switch_1|Mux1~0, top, 1
instance = comp, \u_the_mux_switch_1|Mux1~1 , u_the_mux_switch_1|Mux1~1, top, 1
instance = comp, \u_register_stack|out_R1[3] , u_register_stack|out_R1[3], top, 1
instance = comp, \u_register_stack|out_R0[3] , u_register_stack|out_R0[3], top, 1
instance = comp, \u_the_mux_switch_1|Mux4~0 , u_the_mux_switch_1|Mux4~0, top, 1
instance = comp, \u_the_mux_switch_1|Mux4~1 , u_the_mux_switch_1|Mux4~1, top, 1
instance = comp, \u_register_stack|out_R1[0] , u_register_stack|out_R1[0], top, 1
instance = comp, \u_register_stack|out_R0[0] , u_register_stack|out_R0[0], top, 1
instance = comp, \u_register_stack|out_R2[0] , u_register_stack|out_R2[0], top, 1
instance = comp, \u_the_mux_switch_1|Mux7~0 , u_the_mux_switch_1|Mux7~0, top, 1
instance = comp, \u_the_mux_switch_1|Mux7~1 , u_the_mux_switch_1|Mux7~1, top, 1
instance = comp, \u_ALU|Add3~0 , u_ALU|Add3~0, top, 1
instance = comp, \u_ALU|Add3~2 , u_ALU|Add3~2, top, 1
instance = comp, \u_ALU|Add3~4 , u_ALU|Add3~4, top, 1
instance = comp, \u_ALU|Add3~6 , u_ALU|Add3~6, top, 1
instance = comp, \u_ALU|Add3~8 , u_ALU|Add3~8, top, 1
instance = comp, \u_ALU|Add3~12 , u_ALU|Add3~12, top, 1
instance = comp, \u_register_stack|out_R3[4] , u_register_stack|out_R3[4], top, 1
instance = comp, \u_register_stack|out_R0[4] , u_register_stack|out_R0[4], top, 1
instance = comp, \u_the_mux_switch_1|Mux3~0 , u_the_mux_switch_1|Mux3~0, top, 1
instance = comp, \u_the_mux_switch_1|Mux3~1 , u_the_mux_switch_1|Mux3~1, top, 1
instance = comp, \u_ALU|Add4~0 , u_ALU|Add4~0, top, 1
instance = comp, \u_ALU|Add4~2 , u_ALU|Add4~2, top, 1
instance = comp, \u_ALU|Add4~6 , u_ALU|Add4~6, top, 1
instance = comp, \u_ALU|Add4~8 , u_ALU|Add4~8, top, 1
instance = comp, \u_ALU|Add4~12 , u_ALU|Add4~12, top, 1
instance = comp, \u_ALU|alu_b~13 , u_ALU|alu_b~13, top, 1
instance = comp, \u_ALU|alu_b~14 , u_ALU|alu_b~14, top, 1
instance = comp, \u_ALU|alu_b[6] , u_ALU|alu_b[6], top, 1
instance = comp, \u_ADDR_tristimulus_8|out[6]~44 , u_ADDR_tristimulus_8|out[6]~44, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[6]~45 , u_ADDR_tristimulus_8|out[6]~45, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[6]~46 , u_ADDR_tristimulus_8|out[6]~46, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[6]~56 , u_ADDR_tristimulus_8|out[6]~56, top, 1
instance = comp, \u_PC_counter|ABUSI[6] , u_PC_counter|ABUSI[6], top, 1
instance = comp, \PROGREM_RAM_OUT_ADDR[6]~input , PROGREM_RAM_OUT_ADDR[6]~input, top, 1
instance = comp, \ABUSI[6]~6 , ABUSI[6]~6, top, 1
instance = comp, \DATA_RAM_OUT_DIN[4]~input , DATA_RAM_OUT_DIN[4]~input, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[4]~39 , u_ADDR_tristimulus_8|out[4]~39, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[4]~38 , u_ADDR_tristimulus_8|out[4]~38, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[4]~40 , u_ADDR_tristimulus_8|out[4]~40, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[4]~54 , u_ADDR_tristimulus_8|out[4]~54, top, 1
instance = comp, \u_PC_counter|ABUSI[4] , u_PC_counter|ABUSI[4], top, 1
instance = comp, \u_PC_counter|ABUSI[5] , u_PC_counter|ABUSI[5], top, 1
instance = comp, \ABUSI[5]~5 , ABUSI[5]~5, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[3]~36 , u_ADDR_tristimulus_8|out[3]~36, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[3]~37 , u_ADDR_tristimulus_8|out[3]~37, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[3]~53 , u_ADDR_tristimulus_8|out[3]~53, top, 1
instance = comp, \u_PC_counter|ABUSI[3] , u_PC_counter|ABUSI[3], top, 1
instance = comp, \PROGREM_RAM_OUT_ADDR[3]~input , PROGREM_RAM_OUT_ADDR[3]~input, top, 1
instance = comp, \ABUSI[3]~3 , ABUSI[3]~3, top, 1
instance = comp, \DATA_RAM_OUT_DIN[2]~input , DATA_RAM_OUT_DIN[2]~input, top, 1
instance = comp, \u_register_stack|out_R3[2] , u_register_stack|out_R3[2], top, 1
instance = comp, \u_register_stack|out_R0[2] , u_register_stack|out_R0[2], top, 1
instance = comp, \u_the_mux_switch_1|Mux5~0 , u_the_mux_switch_1|Mux5~0, top, 1
instance = comp, \u_the_mux_switch_1|Mux5~1 , u_the_mux_switch_1|Mux5~1, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[2]~33 , u_ADDR_tristimulus_8|out[2]~33, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[2]~34 , u_ADDR_tristimulus_8|out[2]~34, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[2]~52 , u_ADDR_tristimulus_8|out[2]~52, top, 1
instance = comp, \u_PC_counter|ABUSI[2] , u_PC_counter|ABUSI[2], top, 1
instance = comp, \PROGREM_RAM_OUT_ADDR[2]~input , PROGREM_RAM_OUT_ADDR[2]~input, top, 1
instance = comp, \ABUSI[2]~2 , ABUSI[2]~2, top, 1
instance = comp, \u_register_stack|out_R0[7] , u_register_stack|out_R0[7], top, 1
instance = comp, \u_the_mux_switch_1|Mux0~0 , u_the_mux_switch_1|Mux0~0, top, 1
instance = comp, \u_the_mux_switch_1|Mux0~1 , u_the_mux_switch_1|Mux0~1, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[7]~48 , u_ADDR_tristimulus_8|out[7]~48, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[7]~47 , u_ADDR_tristimulus_8|out[7]~47, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[7]~49 , u_ADDR_tristimulus_8|out[7]~49, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[7]~57 , u_ADDR_tristimulus_8|out[7]~57, top, 1
instance = comp, \u_register_stack|out_R1[7] , u_register_stack|out_R1[7], top, 1
instance = comp, \u_register_stack|out_R2[7]~feeder , u_register_stack|out_R2[7]~feeder, top, 1
instance = comp, \u_register_stack|out_R2[7] , u_register_stack|out_R2[7], top, 1
instance = comp, \u_the_mux_switch_2|Mux0~0 , u_the_mux_switch_2|Mux0~0, top, 1
instance = comp, \u_the_mux_switch_2|Mux0~1 , u_the_mux_switch_2|Mux0~1, top, 1
instance = comp, \u_register_stack|out_R3[3]~feeder , u_register_stack|out_R3[3]~feeder, top, 1
instance = comp, \u_register_stack|out_R3[3] , u_register_stack|out_R3[3], top, 1
instance = comp, \u_register_stack|out_R2[3]~feeder , u_register_stack|out_R2[3]~feeder, top, 1
instance = comp, \u_register_stack|out_R2[3] , u_register_stack|out_R2[3], top, 1
instance = comp, \u_the_mux_switch_2|Mux4~0 , u_the_mux_switch_2|Mux4~0, top, 1
instance = comp, \u_the_mux_switch_2|Mux4~1 , u_the_mux_switch_2|Mux4~1, top, 1
instance = comp, \u_register_stack|out_R2[1]~feeder , u_register_stack|out_R2[1]~feeder, top, 1
instance = comp, \u_register_stack|out_R2[1] , u_register_stack|out_R2[1], top, 1
instance = comp, \u_the_mux_switch_2|Mux6~0 , u_the_mux_switch_2|Mux6~0, top, 1
instance = comp, \u_the_mux_switch_2|Mux6~1 , u_the_mux_switch_2|Mux6~1, top, 1
instance = comp, \u_ALU|Add1~2 , u_ALU|Add1~2, top, 1
instance = comp, \u_ALU|Add1~4 , u_ALU|Add1~4, top, 1
instance = comp, \u_ALU|Add1~6 , u_ALU|Add1~6, top, 1
instance = comp, \u_ALU|Add1~8 , u_ALU|Add1~8, top, 1
instance = comp, \u_ALU|Add1~10 , u_ALU|Add1~10, top, 1
instance = comp, \u_ALU|Add1~14 , u_ALU|Add1~14, top, 1
instance = comp, \u_ALU|Add4~14 , u_ALU|Add4~14, top, 1
instance = comp, \u_ALU|Add3~14 , u_ALU|Add3~14, top, 1
instance = comp, \u_ALU|SF~0 , u_ALU|SF~0, top, 1
instance = comp, \u_ALU|SF~1 , u_ALU|SF~1, top, 1
instance = comp, \u_ALU|alu_b[7] , u_ALU|alu_b[7], top, 1
instance = comp, \u_p_test|Mux10~1 , u_p_test|Mux10~1, top, 1
instance = comp, \u_p_test|Mux4~0 , u_p_test|Mux4~0, top, 1
instance = comp, \u_p_test|Mux10~2 , u_p_test|Mux10~2, top, 1
instance = comp, \u_p_test|Mux10~3 , u_p_test|Mux10~3, top, 1
instance = comp, \u_p_test|Mux10~4 , u_p_test|Mux10~4, top, 1
instance = comp, \u_p_test|output_micro_op[0] , u_p_test|output_micro_op[0], top, 1
instance = comp, \micro_addr~2 , micro_addr~2, top, 1
instance = comp, \micro_addr[0] , micro_addr[0], top, 1
instance = comp, \u_p_test|Mux9~3 , u_p_test|Mux9~3, top, 1
instance = comp, \u_p_test|Mux9~9 , u_p_test|Mux9~9, top, 1
instance = comp, \u_p_test|Mux7~2 , u_p_test|Mux7~2, top, 1
instance = comp, \u_ALU|ZF~10 , u_ALU|ZF~10, top, 1
instance = comp, \u_ALU|ZF~11 , u_ALU|ZF~11, top, 1
instance = comp, \u_ALU|ZF~4 , u_ALU|ZF~4, top, 1
instance = comp, \u_ALU|ZF~5 , u_ALU|ZF~5, top, 1
instance = comp, \u_ALU|ZF~6 , u_ALU|ZF~6, top, 1
instance = comp, \u_ALU|ZF~7 , u_ALU|ZF~7, top, 1
instance = comp, \u_ALU|ZF~8 , u_ALU|ZF~8, top, 1
instance = comp, \u_ALU|ZF~9 , u_ALU|ZF~9, top, 1
instance = comp, \u_ALU|ZF~12 , u_ALU|ZF~12, top, 1
instance = comp, \u_ALU|ZF , u_ALU|ZF, top, 1
instance = comp, \u_p_test|output_micro_op[2]~0 , u_p_test|output_micro_op[2]~0, top, 1
instance = comp, \u_p_test|output_micro_op[2]~3 , u_p_test|output_micro_op[2]~3, top, 1
instance = comp, \u_p_test|output_micro_op[2]~4 , u_p_test|output_micro_op[2]~4, top, 1
instance = comp, \u_p_test|Mux9~6 , u_p_test|Mux9~6, top, 1
instance = comp, \u_p_test|Mux9~7 , u_p_test|Mux9~7, top, 1
instance = comp, \u_p_test|Mux9~8 , u_p_test|Mux9~8, top, 1
instance = comp, \u_p_test|output_micro_op[1] , u_p_test|output_micro_op[1], top, 1
instance = comp, \micro_addr~4 , micro_addr~4, top, 1
instance = comp, \micro_addr[1] , micro_addr[1], top, 1
instance = comp, \u_micro|Equal5~0 , u_micro|Equal5~0, top, 1
instance = comp, \u_micro|micro_op~26 , u_micro|micro_op~26, top, 1
instance = comp, \u_p_test|output_micro_op[2]~1 , u_p_test|output_micro_op[2]~1, top, 1
instance = comp, \u_p_test|output_micro_op[2]~5 , u_p_test|output_micro_op[2]~5, top, 1
instance = comp, \u_p_test|output_micro_op[2]~2 , u_p_test|output_micro_op[2]~2, top, 1
instance = comp, \u_p_test|Mux8~0 , u_p_test|Mux8~0, top, 1
instance = comp, \u_p_test|Mux8~1 , u_p_test|Mux8~1, top, 1
instance = comp, \u_p_test|Mux8~2 , u_p_test|Mux8~2, top, 1
instance = comp, \u_p_test|Mux8~3 , u_p_test|Mux8~3, top, 1
instance = comp, \u_p_test|output_micro_op[2] , u_p_test|output_micro_op[2], top, 1
instance = comp, \micro_addr~3 , micro_addr~3, top, 1
instance = comp, \micro_addr[2] , micro_addr[2], top, 1
instance = comp, \u_micro|micro_op[6]~23 , u_micro|micro_op[6]~23, top, 1
instance = comp, \u_p_test|Mux7~0 , u_p_test|Mux7~0, top, 1
instance = comp, \u_p_test|Mux7~1 , u_p_test|Mux7~1, top, 1
instance = comp, \u_p_test|output_micro_op[3] , u_p_test|output_micro_op[3], top, 1
instance = comp, \micro_addr~0 , micro_addr~0, top, 1
instance = comp, \micro_addr[3] , micro_addr[3], top, 1
instance = comp, \u_micro|micro_op[11]~24 , u_micro|micro_op[11]~24, top, 1
instance = comp, \u_micro|micro_op[11]~14 , u_micro|micro_op[11]~14, top, 1
instance = comp, \u_p_test|output_micro_op[11] , u_p_test|output_micro_op[11], top, 1
instance = comp, \ADDR_B~0 , ADDR_B~0, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[0]~27 , u_ADDR_tristimulus_8|out[0]~27, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[0]~50 , u_ADDR_tristimulus_8|out[0]~50, top, 1
instance = comp, \u_PC_counter|ABUSI[0] , u_PC_counter|ABUSI[0], top, 1
instance = comp, \u_PC_counter|ABUSI[1] , u_PC_counter|ABUSI[1], top, 1
instance = comp, \ABUSI[1]~1 , ABUSI[1]~1, top, 1
instance = comp, \state_big~7 , state_big~7, top, 1
instance = comp, \always0~2 , always0~2, top, 1
instance = comp, \state_big~8 , state_big~8, top, 1
instance = comp, \state_big.START , state_big.START, top, 1
instance = comp, \micro_addr~1 , micro_addr~1, top, 1
instance = comp, \micro_addr[4] , micro_addr[4], top, 1
instance = comp, \u_micro|Equal0~0 , u_micro|Equal0~0, top, 1
instance = comp, \u_micro|Equal0~1 , u_micro|Equal0~1, top, 1
instance = comp, \u_micro|micro_op[20]~21 , u_micro|micro_op[20]~21, top, 1
instance = comp, \u_p_test|output_micro_op[20] , u_p_test|output_micro_op[20], top, 1
instance = comp, \PROGREM_RD~0 , PROGREM_RD~0, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[0]~25 , u_ADDR_tristimulus_8|out[0]~25, top, 1
instance = comp, \u_ALU|alu_b~1 , u_ALU|alu_b~1, top, 1
instance = comp, \u_ALU|alu_b~2 , u_ALU|alu_b~2, top, 1
instance = comp, \u_ALU|alu_b[0] , u_ALU|alu_b[0], top, 1
instance = comp, \u_ADDR_tristimulus_8|out[0]~24 , u_ADDR_tristimulus_8|out[0]~24, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[0]~26 , u_ADDR_tristimulus_8|out[0]~26, top, 1
instance = comp, \u_ADDR_tristimulus_8|out[0]~28 , u_ADDR_tristimulus_8|out[0]~28, top, 1
instance = comp, \PROGREM_SRAM_out_CS_D~input , PROGREM_SRAM_out_CS_D~input, top, 1
instance = comp, \DATA_RAM_SRAM_out_CS_D~input , DATA_RAM_SRAM_out_CS_D~input, top, 1
