{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 19 14:56:24 2016 " "Info: Processing started: Tue Jul 19 14:56:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab5 -c lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50 " "Info: Assuming node \"clock_50\" is an undefined clock" {  } { { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 61 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "OneHzModCLK " "Info: Detected ripple clock \"OneHzModCLK\" as buffer" {  } { { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OneHzModCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "TenHzModCLK " "Info: Detected ripple clock \"TenHzModCLK\" as buffer" {  } { { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 120 -1 0 } } { "c:/software/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/software/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "TenHzModCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50 register mod_counter1\[11\] register OneHzModCLK 236.29 MHz 4.232 ns Internal " "Info: Clock \"clock_50\" has Internal fmax of 236.29 MHz between source register \"mod_counter1\[11\]\" and destination register \"OneHzModCLK\" (period= 4.232 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.726 ns + Longest register register " "Info: + Longest register to register delay is 2.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mod_counter1\[11\] 1 REG LCFF_X29_Y5_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'mod_counter1\[11\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mod_counter1[11] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.398 ns) 1.440 ns Equal1~3 2 COMB LCCOMB_X30_Y4_N10 1 " "Info: 2: + IC(1.042 ns) + CELL(0.398 ns) = 1.440 ns; Loc. = LCCOMB_X30_Y4_N10; Fanout = 1; COMB Node = 'Equal1~3'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { mod_counter1[11] Equal1~3 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 1.840 ns Equal1~4 3 COMB LCCOMB_X30_Y4_N2 1 " "Info: 3: + IC(0.250 ns) + CELL(0.150 ns) = 1.840 ns; Loc. = LCCOMB_X30_Y4_N2; Fanout = 1; COMB Node = 'Equal1~4'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Equal1~3 Equal1~4 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 2.232 ns Equal1~7 4 COMB LCCOMB_X30_Y4_N6 3 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 2.232 ns; Loc. = LCCOMB_X30_Y4_N6; Fanout = 3; COMB Node = 'Equal1~7'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Equal1~4 Equal1~7 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 2.642 ns OneHzModCLK~0 5 COMB LCCOMB_X30_Y4_N22 1 " "Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 2.642 ns; Loc. = LCCOMB_X30_Y4_N22; Fanout = 1; COMB Node = 'OneHzModCLK~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Equal1~7 OneHzModCLK~0 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.726 ns OneHzModCLK 6 REG LCFF_X30_Y4_N23 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.726 ns; Loc. = LCFF_X30_Y4_N23; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { OneHzModCLK~0 OneHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.932 ns ( 34.19 % ) " "Info: Total cell delay = 0.932 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.794 ns ( 65.81 % ) " "Info: Total interconnect delay = 1.794 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { mod_counter1[11] Equal1~3 Equal1~4 Equal1~7 OneHzModCLK~0 OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { mod_counter1[11] {} Equal1~3 {} Equal1~4 {} Equal1~7 {} OneHzModCLK~0 {} OneHzModCLK {} } { 0.000ns 1.042ns 0.250ns 0.242ns 0.260ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.292 ns - Smallest " "Info: - Smallest clock skew is -1.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 5.034 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50\" to destination register is 5.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.787 ns) 3.693 ns TenHzModCLK 2 REG LCFF_X30_Y2_N13 8 " "Info: 2: + IC(1.907 ns) + CELL(0.787 ns) = 3.693 ns; Loc. = LCFF_X30_Y2_N13; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.537 ns) 5.034 ns OneHzModCLK 3 REG LCFF_X30_Y4_N23 3 " "Info: 3: + IC(0.804 ns) + CELL(0.537 ns) = 5.034 ns; Loc. = LCFF_X30_Y4_N23; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 46.15 % ) " "Info: Total cell delay = 2.323 ns ( 46.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.711 ns ( 53.85 % ) " "Info: Total interconnect delay = 2.711 ns ( 53.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { clock_50 TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "5.034 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} } { 0.000ns 0.000ns 1.907ns 0.804ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 6.326 ns - Longest register " "Info: - Longest clock path from clock \"clock_50\" to source register is 6.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.787 ns) 3.693 ns TenHzModCLK 2 REG LCFF_X30_Y2_N13 8 " "Info: 2: + IC(1.907 ns) + CELL(0.787 ns) = 3.693 ns; Loc. = LCFF_X30_Y2_N13; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.000 ns) 4.758 ns TenHzModCLK~clkctrl 3 COMB CLKCTRL_G13 25 " "Info: 3: + IC(1.065 ns) + CELL(0.000 ns) = 4.758 ns; Loc. = CLKCTRL_G13; Fanout = 25; COMB Node = 'TenHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.065 ns" { TenHzModCLK TenHzModCLK~clkctrl } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 6.326 ns mod_counter1\[11\] 4 REG LCFF_X29_Y5_N31 3 " "Info: 4: + IC(1.031 ns) + CELL(0.537 ns) = 6.326 ns; Loc. = LCFF_X29_Y5_N31; Fanout = 3; REG Node = 'mod_counter1\[11\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { TenHzModCLK~clkctrl mod_counter1[11] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.72 % ) " "Info: Total cell delay = 2.323 ns ( 36.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 63.28 % ) " "Info: Total interconnect delay = 4.003 ns ( 63.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { clock_50 TenHzModCLK TenHzModCLK~clkctrl mod_counter1[11] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} TenHzModCLK~clkctrl {} mod_counter1[11] {} } { 0.000ns 0.000ns 1.907ns 1.065ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { clock_50 TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "5.034 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} } { 0.000ns 0.000ns 1.907ns 0.804ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { clock_50 TenHzModCLK TenHzModCLK~clkctrl mod_counter1[11] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} TenHzModCLK~clkctrl {} mod_counter1[11] {} } { 0.000ns 0.000ns 1.907ns 1.065ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.726 ns" { mod_counter1[11] Equal1~3 Equal1~4 Equal1~7 OneHzModCLK~0 OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "2.726 ns" { mod_counter1[11] {} Equal1~3 {} Equal1~4 {} Equal1~7 {} OneHzModCLK~0 {} OneHzModCLK {} } { 0.000ns 1.042ns 0.250ns 0.242ns 0.260ns 0.000ns } { 0.000ns 0.398ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { clock_50 TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "5.034 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} } { 0.000ns 0.000ns 1.907ns 0.804ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { clock_50 TenHzModCLK TenHzModCLK~clkctrl mod_counter1[11] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.326 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} TenHzModCLK~clkctrl {} mod_counter1[11] {} } { 0.000ns 0.000ns 1.907ns 1.065ns 1.031ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "state_counter\[0\] sw\[16\] clock_50 1.204 ns register " "Info: tsu for register \"state_counter\[0\]\" (data pin = \"sw\[16\]\", clock pin = \"clock_50\") is 1.204 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.154 ns + Longest pin register " "Info: + Longest pin to register delay is 9.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns sw\[16\] 1 PIN PIN_V1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 6; PIN Node = 'sw\[16\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[16] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.588 ns) + CELL(0.438 ns) 6.878 ns Selector7~0 2 COMB LCCOMB_X29_Y12_N30 1 " "Info: 2: + IC(5.588 ns) + CELL(0.438 ns) = 6.878 ns; Loc. = LCCOMB_X29_Y12_N30; Fanout = 1; COMB Node = 'Selector7~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.026 ns" { sw[16] Selector7~0 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.420 ns) 7.554 ns Selector7~1 3 COMB LCCOMB_X29_Y12_N14 2 " "Info: 3: + IC(0.256 ns) + CELL(0.420 ns) = 7.554 ns; Loc. = LCCOMB_X29_Y12_N14; Fanout = 2; COMB Node = 'Selector7~1'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Selector7~0 Selector7~1 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 150 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.438 ns) 8.423 ns WideNor0~2 4 COMB LCCOMB_X30_Y12_N14 4 " "Info: 4: + IC(0.431 ns) + CELL(0.438 ns) = 8.423 ns; Loc. = LCCOMB_X30_Y12_N14; Fanout = 4; COMB Node = 'WideNor0~2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { Selector7~1 WideNor0~2 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.371 ns) 9.070 ns state_counter~8 5 COMB LCCOMB_X30_Y12_N28 1 " "Info: 5: + IC(0.276 ns) + CELL(0.371 ns) = 9.070 ns; Loc. = LCCOMB_X30_Y12_N28; Fanout = 1; COMB Node = 'state_counter~8'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { WideNor0~2 state_counter~8 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.154 ns state_counter\[0\] 6 REG LCFF_X30_Y12_N29 11 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 9.154 ns; Loc. = LCFF_X30_Y12_N29; Fanout = 11; REG Node = 'state_counter\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { state_counter~8 state_counter[0] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.603 ns ( 28.44 % ) " "Info: Total cell delay = 2.603 ns ( 28.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.551 ns ( 71.56 % ) " "Info: Total interconnect delay = 6.551 ns ( 71.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.154 ns" { sw[16] Selector7~0 Selector7~1 WideNor0~2 state_counter~8 state_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "9.154 ns" { sw[16] {} sw[16]~combout {} Selector7~0 {} Selector7~1 {} WideNor0~2 {} state_counter~8 {} state_counter[0] {} } { 0.000ns 0.000ns 5.588ns 0.256ns 0.431ns 0.276ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.420ns 0.438ns 0.371ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 7.914 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50\" to destination register is 7.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.787 ns) 3.693 ns TenHzModCLK 2 REG LCFF_X30_Y2_N13 8 " "Info: 2: + IC(1.907 ns) + CELL(0.787 ns) = 3.693 ns; Loc. = LCFF_X30_Y2_N13; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.787 ns) 5.284 ns OneHzModCLK 3 REG LCFF_X30_Y4_N23 3 " "Info: 3: + IC(0.804 ns) + CELL(0.787 ns) = 5.284 ns; Loc. = LCFF_X30_Y4_N23; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.000 ns) 6.350 ns OneHzModCLK~clkctrl 4 COMB CLKCTRL_G14 22 " "Info: 4: + IC(1.066 ns) + CELL(0.000 ns) = 6.350 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'OneHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { OneHzModCLK OneHzModCLK~clkctrl } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 7.914 ns state_counter\[0\] 5 REG LCFF_X30_Y12_N29 11 " "Info: 5: + IC(1.027 ns) + CELL(0.537 ns) = 7.914 ns; Loc. = LCFF_X30_Y12_N29; Fanout = 11; REG Node = 'state_counter\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { OneHzModCLK~clkctrl state_counter[0] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 39.30 % ) " "Info: Total cell delay = 3.110 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.804 ns ( 60.70 % ) " "Info: Total interconnect delay = 4.804 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.914 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl state_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.914 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} state_counter[0] {} } { 0.000ns 0.000ns 1.907ns 0.804ns 1.066ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.154 ns" { sw[16] Selector7~0 Selector7~1 WideNor0~2 state_counter~8 state_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "9.154 ns" { sw[16] {} sw[16]~combout {} Selector7~0 {} Selector7~1 {} WideNor0~2 {} state_counter~8 {} state_counter[0] {} } { 0.000ns 0.000ns 5.588ns 0.256ns 0.431ns 0.276ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.420ns 0.438ns 0.371ns 0.084ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.914 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl state_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.914 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} state_counter[0] {} } { 0.000ns 0.000ns 1.907ns 0.804ns 1.066ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50 hex0\[2\] state.STATE2 16.893 ns register " "Info: tco from clock \"clock_50\" to destination pin \"hex0\[2\]\" through register \"state.STATE2\" is 16.893 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 source 7.913 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to source register is 7.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.787 ns) 3.693 ns TenHzModCLK 2 REG LCFF_X30_Y2_N13 8 " "Info: 2: + IC(1.907 ns) + CELL(0.787 ns) = 3.693 ns; Loc. = LCFF_X30_Y2_N13; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.787 ns) 5.284 ns OneHzModCLK 3 REG LCFF_X30_Y4_N23 3 " "Info: 3: + IC(0.804 ns) + CELL(0.787 ns) = 5.284 ns; Loc. = LCFF_X30_Y4_N23; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.000 ns) 6.350 ns OneHzModCLK~clkctrl 4 COMB CLKCTRL_G14 22 " "Info: 4: + IC(1.066 ns) + CELL(0.000 ns) = 6.350 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'OneHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { OneHzModCLK OneHzModCLK~clkctrl } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 7.913 ns state.STATE2 5 REG LCFF_X29_Y12_N5 8 " "Info: 5: + IC(1.026 ns) + CELL(0.537 ns) = 7.913 ns; Loc. = LCFF_X29_Y12_N5; Fanout = 8; REG Node = 'state.STATE2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { OneHzModCLK~clkctrl state.STATE2 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 39.30 % ) " "Info: Total cell delay = 3.110 ns ( 39.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.803 ns ( 60.70 % ) " "Info: Total interconnect delay = 4.803 ns ( 60.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.913 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.913 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE2 {} } { 0.000ns 0.000ns 1.907ns 0.804ns 1.066ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 96 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.730 ns + Longest register pin " "Info: + Longest register to pin delay is 8.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.STATE2 1 REG LCFF_X29_Y12_N5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y12_N5; Fanout = 8; REG Node = 'state.STATE2'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.STATE2 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.420 ns) 2.365 ns state_number\[1\] 2 COMB LCCOMB_X30_Y2_N8 5 " "Info: 2: + IC(1.945 ns) + CELL(0.420 ns) = 2.365 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 5; COMB Node = 'state_number\[1\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { state.STATE2 state_number[1] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.438 ns) 4.424 ns SevenSegment:D7S0\|Mux4~0 3 COMB LCCOMB_X28_Y12_N0 1 " "Info: 3: + IC(1.621 ns) + CELL(0.438 ns) = 4.424 ns; Loc. = LCCOMB_X28_Y12_N0; Fanout = 1; COMB Node = 'SevenSegment:D7S0\|Mux4~0'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { state_number[1] SevenSegment:D7S0|Mux4~0 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(2.778 ns) 8.730 ns hex0\[2\] 4 PIN PIN_AC12 0 " "Info: 4: + IC(1.528 ns) + CELL(2.778 ns) = 8.730 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'hex0\[2\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.306 ns" { SevenSegment:D7S0|Mux4~0 hex0[2] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.636 ns ( 41.65 % ) " "Info: Total cell delay = 3.636 ns ( 41.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.094 ns ( 58.35 % ) " "Info: Total interconnect delay = 5.094 ns ( 58.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.730 ns" { state.STATE2 state_number[1] SevenSegment:D7S0|Mux4~0 hex0[2] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "8.730 ns" { state.STATE2 {} state_number[1] {} SevenSegment:D7S0|Mux4~0 {} hex0[2] {} } { 0.000ns 1.945ns 1.621ns 1.528ns } { 0.000ns 0.420ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.913 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl state.STATE2 } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.913 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} state.STATE2 {} } { 0.000ns 0.000ns 1.907ns 0.804ns 1.066ns 1.026ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.730 ns" { state.STATE2 state_number[1] SevenSegment:D7S0|Mux4~0 hex0[2] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "8.730 ns" { state.STATE2 {} state_number[1] {} SevenSegment:D7S0|Mux4~0 {} hex0[2] {} } { 0.000ns 1.945ns 1.621ns 1.528ns } { 0.000ns 0.420ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ew_wait_counter\[0\] sw\[14\] clock_50 1.752 ns register " "Info: th for register \"ew_wait_counter\[0\]\" (data pin = \"sw\[14\]\", clock pin = \"clock_50\") is 1.752 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50 destination 7.911 ns + Longest register " "Info: + Longest clock path from clock \"clock_50\" to destination register is 7.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.787 ns) 3.693 ns TenHzModCLK 2 REG LCFF_X30_Y2_N13 8 " "Info: 2: + IC(1.907 ns) + CELL(0.787 ns) = 3.693 ns; Loc. = LCFF_X30_Y2_N13; Fanout = 8; REG Node = 'TenHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clock_50 TenHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.787 ns) 5.284 ns OneHzModCLK 3 REG LCFF_X30_Y4_N23 3 " "Info: 3: + IC(0.804 ns) + CELL(0.787 ns) = 5.284 ns; Loc. = LCFF_X30_Y4_N23; Fanout = 3; REG Node = 'OneHzModCLK'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { TenHzModCLK OneHzModCLK } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.000 ns) 6.350 ns OneHzModCLK~clkctrl 4 COMB CLKCTRL_G14 22 " "Info: 4: + IC(1.066 ns) + CELL(0.000 ns) = 6.350 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'OneHzModCLK~clkctrl'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.066 ns" { OneHzModCLK OneHzModCLK~clkctrl } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 7.911 ns ew_wait_counter\[0\] 5 REG LCFF_X1_Y16_N17 11 " "Info: 5: + IC(1.024 ns) + CELL(0.537 ns) = 7.911 ns; Loc. = LCFF_X1_Y16_N17; Fanout = 11; REG Node = 'ew_wait_counter\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { OneHzModCLK~clkctrl ew_wait_counter[0] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 39.31 % ) " "Info: Total cell delay = 3.110 ns ( 39.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.801 ns ( 60.69 % ) " "Info: Total interconnect delay = 4.801 ns ( 60.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.911 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl ew_wait_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.911 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} ew_wait_counter[0] {} } { 0.000ns 0.000ns 1.907ns 0.804ns 1.066ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.425 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns sw\[14\] 1 PIN PIN_U3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 5; PIN Node = 'sw\[14\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[14] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.061 ns) + CELL(0.438 ns) 6.341 ns ew_wait_counter~6 2 COMB LCCOMB_X1_Y16_N16 1 " "Info: 2: + IC(5.061 ns) + CELL(0.438 ns) = 6.341 ns; Loc. = LCCOMB_X1_Y16_N16; Fanout = 1; COMB Node = 'ew_wait_counter~6'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.499 ns" { sw[14] ew_wait_counter~6 } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.425 ns ew_wait_counter\[0\] 3 REG LCFF_X1_Y16_N17 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.425 ns; Loc. = LCFF_X1_Y16_N17; Fanout = 11; REG Node = 'ew_wait_counter\[0\]'" {  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ew_wait_counter~6 ew_wait_counter[0] } "NODE_NAME" } } { "lab5.vhd" "" { Text "N:/ECE124/Lab5/lab5.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 21.23 % ) " "Info: Total cell delay = 1.364 ns ( 21.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.061 ns ( 78.77 % ) " "Info: Total interconnect delay = 5.061 ns ( 78.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.425 ns" { sw[14] ew_wait_counter~6 ew_wait_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.425 ns" { sw[14] {} sw[14]~combout {} ew_wait_counter~6 {} ew_wait_counter[0] {} } { 0.000ns 0.000ns 5.061ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.911 ns" { clock_50 TenHzModCLK OneHzModCLK OneHzModCLK~clkctrl ew_wait_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "7.911 ns" { clock_50 {} clock_50~combout {} TenHzModCLK {} OneHzModCLK {} OneHzModCLK~clkctrl {} ew_wait_counter[0] {} } { 0.000ns 0.000ns 1.907ns 0.804ns 1.066ns 1.024ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/software/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.425 ns" { sw[14] ew_wait_counter~6 ew_wait_counter[0] } "NODE_NAME" } } { "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/software/altera/90/quartus/bin/Technology_Viewer.qrui" "6.425 ns" { sw[14] {} sw[14]~combout {} ew_wait_counter~6 {} ew_wait_counter[0] {} } { 0.000ns 0.000ns 5.061ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 19 14:56:25 2016 " "Info: Processing ended: Tue Jul 19 14:56:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
