
AVRASM ver. 2.2.8  C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\krti in krtine\krti in krtine\main.asm Wed Jan 03 15:03:25 2024

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\doria\OneDrive\Namizje\ASSEMBLY KRT IGRA\krti in krtine\krti in krtine\main.asm(3): warning: Register r26 already defined by the .DEF directive
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 .def tocke_to_ascii_enice = r21
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .def tocke_to_ascii_desetice = r22
                                 .def temp_reg = r26
                                 .def gumb_checker = r23
                                 .def random = r19
                                 .def gumb_stanje = r24
                                 .org 0x0034
                                 setup:
000034 ef0f                      	ldi r16, 0xff
000035 b904                      	out ddrb, r16
000036 b90a                      	out ddrd, r16
000037 9828                      	cbi portb, 0
000038 d37d                      	rcall inicializacija_loop
000039 e0f6                      	ldi zh, high(load * 2)
00003a e0e0                      	ldi zl, low(load * 2)
00003b 9822                      	cbi ddrb, 2
00003c 9823                      	cbi ddrb, 3
00003d 9824                      	cbi ddrb, 4
00003e 9825                      	cbi ddrb, 5
00003f 982a                      	cbi portb, 2
000040 982b                      	cbi portb, 3
000041 982c                      	cbi portb, 4
000042 982d                      	cbi portb, 5
                                 
                                 	.org 0x0300
                                 load:
000300 0103
000301 0204
000302 0403
000303 0301
000304 0402
000305 0301
000306 0402
000307 0301
000308 0102
000309 0104
00030a 0403
00030b 0103
00030c 0402
00030d 0103
00030e 0203
00030f 0103
000310 0302
000311 0104
000312 0203
000313 0301
000314 0402
000315 0301
000316 0302
000317 0301
000318 0204
000319 0103
00031a 0004                      	.db 3,1,4,2,3,4,1,3,2,4,1,3,2,4,1,3,2,1,4,1,3,4,3,1,2,4,3,1,3,2,3,1,2,3,4,1,3,2,1,3,2,4,1,3,2,3,1,3,4,2,3,1,4,0
00031b 940c 031d                 	jmp program
                                 
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////// GLAVNI PROGRAM //////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 program:
00031d 940e 036d                 	call display1_loop
00031f 940e 08b8                 	call delay_seconds
000321 940e 0340                 	call read
000323 940e 08b8                 	call delay_seconds
000325 940c 031d                 	jmp program
                                 
                                 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 ///////////////////////////////////////////// TUKAJ SO FUNKCIJE ZA PRAVILNE PRITISKE GUMBOV ////////////////////////////////////////////
                                 
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 you_lost_loop:
000327 940c 03bd                 	jmp you_lost_screen
000329 940e 032b                 	call loop
                                 	loop:
00032b cfff                      		rjmp loop
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 load_tocke:
00032c 940e 0331                 	call deljenje_r20
00032e 940e 033c                 	call ascii_converter
000330 9508                      	ret
                                 	deljenje_r20:
000331 2f54                      		mov tocke_to_ascii_enice, r20
000332 e0aa                      		ldi temp_reg, 10
000333 c000                      		rjmp deljenje
                                 	deljenje:
000334 9563                      		inc tocke_to_ascii_desetice
000335 1b5a                      		sub tocke_to_ascii_enice, temp_reg
000336 f010                      		brcs rezultat
000337 940c 0334                 		jmp deljenje
                                 	rezultat:
000339 0f5a                      		add tocke_to_ascii_enice, temp_reg
00033a 956a                      		dec tocke_to_ascii_desetice
00033b 9508                      		ret
                                 	ascii_converter:
00033c e3a0                      		ldi temp_reg, '0'
00033d 0f5a                      		add tocke_to_ascii_enice, temp_reg
00033e 0f6a                      		add tocke_to_ascii_desetice, temp_reg
00033f 9508                      		ret
                                 
                                 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 
                                 read:
000340 940c 0342                 	jmp read_r19
                                 	read_r19:
000342 9135                      		lpm r19, z+
000343 3030                      		cpi r19, 0
000344 f429                      		brne pick_random_krt
000345 940c 0348                 		jmp end
000347 9508                      		ret
                                 	end:
000348 940c 0327                 		jmp you_lost_loop
                                 	pick_random_krt:
00034a 3031                      		cpi r19, 1
00034b f131                      		breq krt1_ven_loop
00034c 3032                      		cpi r19, 2
00034d f149                      		breq krt2_ven_loop
00034e 3033                      		cpi r19, 3
00034f f161                      		breq krt3_ven_loop
000350 3034                      		cpi r19, 4
000351 f179                      		breq krt4_ven_loop
000352 9508                      		ret
                                 		
                                 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 gumb_pritisk:
000353 2f73                      	mov gumb_checker, r19
000354 1778                      	cp gumb_checker, gumb_stanje
000355 f011                      	breq dodaj_tocke
000356 940c 0364                 	jmp krt_narobe
                                 dodaj_tocke:
000358 9543                      	inc r20
000359 940c 035b                 	jmp krt_pravilno
                                 krt_pravilno:
00035b 3081                      	cpi gumb_stanje, 1
00035c f149                      	breq krt1_ven_pravilno_loop
00035d 3082                      	cpi gumb_stanje, 2
00035e f171                      	breq krt2_ven_pravilno_loop
00035f 3083                      	cpi gumb_stanje, 3
000360 f199                      	breq krt3_ven_pravilno_loop
000361 3084                      	cpi gumb_stanje, 4
000362 f1c1                      	breq krt4_ven_pravilno_loop	
000363 9508                      	ret
                                 krt_narobe:
000364 3081                      	cpi gumb_stanje, 1
000365 f1e1                      	breq krt1_ven_narobe_loop
000366 3082                      	cpi gumb_stanje, 2
000367 f1f9                      	breq krt2_ven_narobe_loop
000368 3083                      	cpi gumb_stanje, 3
000369 f151                      	breq krt3_ven_pravilno_loop
00036a 3084                      	cpi gumb_stanje, 4
00036b f179                      	breq krt4_ven_pravilno_loop	
00036c 9508                      	ret
                                 
                                 /////////////////////////////////////////////// FUNKCIJE ZA PRIKLIC ZASLONOV /////////////////////////////////////////////////////////	
                                 display1_loop:
00036d 940e 032c                 	call load_tocke
00036f 940e 0406                 	call display1
000371 9508                      	ret 
                                 
                                 krt1_ven_loop:
000372 940e 032c                 	call load_tocke
000374 940e 046a                 	call krt1_ven
000376 9508                      	ret 
                                 krt2_ven_loop:
000377 940e 032c                 	call load_tocke
000379 940e 04ce                 	call krt2_ven
00037b 9508                      	ret
                                 krt3_ven_loop:
00037c 940e 032c                 	call load_tocke
00037e 940e 0532                 	call krt3_ven
000380 9508                      	ret
                                 krt4_ven_loop:
000381 940e 032c                 	call load_tocke
000383 940e 0594                 	call krt4_ven
000385 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 krt1_ven_pravilno_loop:
000386 940e 032c                 	call load_tocke
000388 940e 072e                 	call krt1_ven_pravilno
00038a 940e 08b8                 	call delay_seconds
00038c 9508                      	ret
                                 krt2_ven_pravilno_loop:
00038d 940e 032c                 	call load_tocke
00038f 940e 076e                 	call krt2_ven_pravilno
000391 940e 08b8                 	call delay_seconds
000393 9508                      	ret
                                 krt3_ven_pravilno_loop:
000394 940e 032c                 	call load_tocke
000396 940e 07b7                 	call krt3_ven_pravilno
000398 940e 08b8                 	call delay_seconds
00039a 9508                      	ret
                                 krt4_ven_pravilno_loop:
00039b 940e 032c                 	call load_tocke
00039d 940e 0809                 	call krt4_ven_pravilno
00039f 940e 08b8                 	call delay_seconds
0003a1 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 krt1_ven_narobe_loop:
0003a2 940e 05f8                 	call krt1_ven_narobe
0003a4 940e 032c                 	call load_tocke
0003a6 9508                      	ret
                                 krt2_ven_narobe_loop:
0003a7 940e 0638                 	call krt2_ven_narobe
0003a9 940e 032c                 	call load_tocke
0003ab 9508                      	ret
                                 krt3_ven_narobe_loop:
0003ac 940e 0681                 	call krt3_ven_narobe
0003ae 940e 032c                 	call load_tocke
0003b0 9508                      	ret
                                 krt4_ven_narobe_loop:
0003b1 940e 06d3                 	call krt4_ven_narobe
0003b3 940e 032c                 	call load_tocke
0003b5 9508                      	ret
                                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                                 inicializacija_loop:
0003b6 940e 0864                 	call inicializacija
0003b8 9508                      	ret
                                 
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////// TUKAJ SO SLIKE KRTOV IN NJIHOVE FUNKCIJE ////////////////////////////////////////////////
                                 lcd_off:
0003b9 e001                      	ldi   R16, 0x01         ;zbriemo LCD
0003ba d4ba                          rcall komanda           ;polemo komando
0003bb d4e3                          rcall delay_ms
0003bc 9508                      	ret
                                 
                                 you_lost_screen:
0003bd e200                      	LDI   R16, ' '
0003be d4c7                      	RCALL podatki          
0003bf d4df                          RCALL delay_ms
0003c0 e200                      	LDI   R16, ' '
0003c1 d4c4                      	RCALL podatki          
0003c2 d4dc                          RCALL delay_ms
0003c3 e200                      	LDI   R16, ' '
0003c4 d4c1                      	RCALL podatki          
0003c5 d4d9                          RCALL delay_ms
0003c6 e200                      	LDI   R16, ' '
0003c7 d4be                      	RCALL podatki          
0003c8 d4d6                          RCALL delay_ms
0003c9 e509                      	LDI   R16, 'Y'
0003ca d4bb                      	RCALL podatki          
0003cb d4d3                          RCALL delay_ms
0003cc e40f                      	LDI   R16, 'O'
0003cd d4b8                      	RCALL podatki          
0003ce d4d0                          RCALL delay_ms
0003cf e505                      	LDI   R16, 'U'
0003d0 d4b5                      	RCALL podatki          
0003d1 d4cd                          RCALL delay_ms
0003d2 e200                      	LDI   R16, ' '
0003d3 d4b2                      	RCALL podatki          
0003d4 d4ca                          RCALL delay_ms
0003d5 e40c                      	LDI   R16, 'L'
0003d6 d4af                      	RCALL podatki          
0003d7 d4c7                          RCALL delay_ms
0003d8 e40f                      	LDI   R16, 'O'
0003d9 d4ac                      	RCALL podatki          
0003da d4c4                          RCALL delay_ms
0003db e503                      	LDI   R16, 'S'
0003dc d4a9                      	RCALL podatki          
0003dd d4c1                          RCALL delay_ms
0003de e504                      	LDI   R16, 'T'
0003df d4a6                      	RCALL podatki          
0003e0 d4be                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
0003e1 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0003e2 d492                          RCALL komanda
0003e3 d4bb                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
0003e4 e200                      	LDI   R16, ' '
0003e5 d4a0                      	RCALL podatki          
0003e6 d4b8                          RCALL delay_ms
0003e7 e200                      	LDI   R16, ' '
0003e8 d49d                      	RCALL podatki          
0003e9 d4b5                          RCALL delay_ms
0003ea e200                      	LDI   R16, ' '
0003eb d49a                      	RCALL podatki          
0003ec d4b2                          RCALL delay_ms
0003ed e200                      	LDI   R16, ' '
0003ee d497                      	RCALL podatki          
0003ef d4af                          RCALL delay_ms
0003f0 e200                      	LDI   R16, ' '
0003f1 d494                      	RCALL podatki          
0003f2 d4ac                          RCALL delay_ms
0003f3 e40c                      	LDI   R16, 'L'
0003f4 d491                      	RCALL podatki          
0003f5 d4a9                          RCALL delay_ms
0003f6 e40f                      	LDI   R16, 'O'
0003f7 d48e                      	RCALL podatki          
0003f8 d4a6                          RCALL delay_ms
0003f9 e40f                      	LDI   R16, 'O'
0003fa d48b                      	RCALL podatki          
0003fb d4a3                          RCALL delay_ms
0003fc e503                      	LDI   R16, 'S'
0003fd d488                      	RCALL podatki          
0003fe d4a0                          RCALL delay_ms
0003ff e405                      	LDI   R16, 'E'
000400 d485                      	RCALL podatki          
000401 d49d                          RCALL delay_ms
000402 e502                      	LDI   R16, 'R'
000403 d482                      	RCALL podatki          
000404 d49a                          RCALL delay_ms
000405 9508                      	ret
                                 
                                 display1:
000406 e200                      	LDI   R16, ' '
000407 d47e                      	RCALL podatki          
000408 d496                          RCALL delay_ms
000409 e200                      	LDI   R16, ' '
00040a d47b                      	RCALL podatki          
00040b d493                          RCALL delay_ms
00040c e200                      	LDI   R16, ' '
00040d d478                      	RCALL podatki          
00040e d490                          RCALL delay_ms
00040f e200                      	LDI   R16, ' '
000410 d475                      	RCALL podatki          
000411 d48d                          RCALL delay_ms
000412 e200                      	LDI   R16, ' '
000413 d472                      	RCALL podatki          
000414 d48a                          RCALL delay_ms
000415 e200                      	LDI   R16, ' '
000416 d46f                      	RCALL podatki          
000417 d487                          RCALL delay_ms
000418 e200                      	LDI   R16, ' '
000419 d46c                      	RCALL podatki          
00041a d484                          RCALL delay_ms
00041b e200                      	LDI   R16, ' '
00041c d469                      	RCALL podatki          
00041d d481                          RCALL delay_ms
00041e e200                      	LDI   R16, ' '
00041f d466                      	RCALL podatki          
000420 d47e                          RCALL delay_ms
000421 e200                      	LDI   R16, ' '
000422 d463                      	RCALL podatki          
000423 d47b                          RCALL delay_ms
000424 e200                      	LDI   R16, ' '
000425 d460                      	RCALL podatki          
000426 d478                          RCALL delay_ms
000427 e200                      	LDI   R16, ' '
000428 d45d                      	RCALL podatki          
000429 d475                          RCALL delay_ms
00042a e200                      	LDI   R16, ' '
00042b d45a                      	RCALL podatki          
00042c d472                          RCALL delay_ms
00042d e200                      	LDI   R16, ' '
00042e d457                      	RCALL podatki          
00042f d46f                          RCALL delay_ms
000430 e200                      	LDI   R16, ' '
000431 d454                      	RCALL podatki          
000432 d46c                          RCALL delay_ms
000433 e200                      	LDI   R16, ' '
000434 d451                      	RCALL podatki          
000435 d469                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000436 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000437 d43d                          RCALL komanda
000438 d466                          RCALL delay_ms
                                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
000439 e505                      	LDI   R16, 'U'
00043a d44b                      	RCALL podatki          
00043b d463                          RCALL delay_ms
00043c e200                      	LDI   R16, ' '
00043d d448                      	RCALL podatki          
00043e d460                          RCALL delay_ms
00043f e200                      	LDI   R16, ' '
000440 d445                      	RCALL podatki          
000441 d45d                          RCALL delay_ms
000442 e505                      	LDI   R16, 'U'
000443 d442                      	RCALL podatki          
000444 d45a                          RCALL delay_ms
000445 e200                      	LDI   R16, ' '
000446 d43f                      	RCALL podatki          
000447 d457                          RCALL delay_ms
000448 e200                      	LDI   R16, ' '
000449 d43c                      	RCALL podatki          
00044a d454                          RCALL delay_ms
00044b e505                      	LDI   R16, 'U'
00044c d439                      	RCALL podatki          
00044d d451                          RCALL delay_ms
00044e e200                      	LDI   R16, ' '
00044f d436                      	RCALL podatki          
000450 d44e                          RCALL delay_ms
000451 e200                      	LDI   R16, ' '
000452 d433                      	RCALL podatki          
000453 d44b                          RCALL delay_ms
000454 e505                      	LDI   R16, 'U'
000455 d430                      	RCALL podatki          
000456 d448                          RCALL delay_ms
000457 e200                      	LDI   R16, ' '
000458 d42d                      	RCALL podatki          
000459 d445                          RCALL delay_ms
00045a e200                      	LDI   R16, ' '
00045b d42a                      	RCALL podatki          
00045c d442                          RCALL delay_ms
00045d e200                      	LDI   R16, ' '
00045e d427                      	RCALL podatki          
00045f d43f                          RCALL delay_ms
000460 e200                      	LDI   R16, ' '
000461 d424                      	RCALL podatki          
000462 d43c                          RCALL delay_ms
000463 2f06                      	mov   R16, tocke_to_ascii_desetice
000464 d421                      	RCALL podatki          
000465 d439                          RCALL delay_ms
000466 2f05                      	mov   R16, tocke_to_ascii_enice
000467 d41e                      	RCALL podatki          
000468 d436                          RCALL delay_ms
000469 9508                      	ret
                                 
                                 krt1_ven:
00046a e40f                      	LDI   R16, 'O'
00046b d41a                      	RCALL podatki          
00046c d432                          RCALL delay_ms
00046d e200                      	LDI   R16, ' '
00046e d417                      	RCALL podatki          
00046f d42f                          RCALL delay_ms
000470 e200                      	LDI   R16, ' '
000471 d414                      	RCALL podatki          
000472 d42c                          RCALL delay_ms
000473 e200                      	LDI   R16, ' '
000474 d411                      	RCALL podatki          
000475 d429                          RCALL delay_ms
000476 e200                      	LDI   R16, ' '
000477 d40e                      	RCALL podatki          
000478 d426                          RCALL delay_ms
000479 e200                      	LDI   R16, ' '
00047a d40b                      	RCALL podatki          
00047b d423                          RCALL delay_ms
00047c e200                      	LDI   R16, ' '
00047d d408                      	RCALL podatki          
00047e d420                          RCALL delay_ms
00047f e200                      	LDI   R16, ' '
000480 d405                      	RCALL podatki          
000481 d41d                          RCALL delay_ms
000482 e200                      	LDI   R16, ' '
000483 d402                      	RCALL podatki          
000484 d41a                          RCALL delay_ms
000485 e200                      	LDI   R16, ' '
000486 d3ff                      	RCALL podatki          
000487 d417                          RCALL delay_ms
000488 e200                      	LDI   R16, ' '
000489 d3fc                      	RCALL podatki          
00048a d414                          RCALL delay_ms
00048b e200                      	LDI   R16, ' '
00048c d3f9                      	RCALL podatki          
00048d d411                          RCALL delay_ms
00048e e200                      	LDI   R16, ' '
00048f d3f6                      	RCALL podatki          
000490 d40e                          RCALL delay_ms
000491 e200                      	LDI   R16, ' '
000492 d3f3                      	RCALL podatki          
000493 d40b                          RCALL delay_ms
000494 e200                      	LDI   R16, ' '
000495 d3f0                      	RCALL podatki          
000496 d408                          RCALL delay_ms
000497 e200                      	LDI   R16, ' '
000498 d3ed                      	RCALL podatki          
000499 d405                          RCALL delay_ms
                                 	////////////////////////////////////
00049a ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00049b d3d9                          RCALL komanda
00049c d402                          RCALL delay_ms
                                 	///////////////////////////////////
00049d e505                      	LDI   R16, 'U'
00049e d3e7                      	RCALL podatki          
00049f d3ff                          RCALL delay_ms
0004a0 e200                      	LDI   R16, ' '
0004a1 d3e4                      	RCALL podatki          
0004a2 d3fc                          RCALL delay_ms
0004a3 e200                      	LDI   R16, ' '
0004a4 d3e1                      	RCALL podatki          
0004a5 d3f9                          RCALL delay_ms
0004a6 e505                      	LDI   R16, 'U'
0004a7 d3de                      	RCALL podatki          
0004a8 d3f6                          RCALL delay_ms
0004a9 e200                      	LDI   R16, ' '
0004aa d3db                      	RCALL podatki          
0004ab d3f3                          RCALL delay_ms
0004ac e200                      	LDI   R16, ' '
0004ad d3d8                      	RCALL podatki          
0004ae d3f0                          RCALL delay_ms
0004af e505                      	LDI   R16, 'U'
0004b0 d3d5                      	RCALL podatki          
0004b1 d3ed                          RCALL delay_ms
0004b2 e200                      	LDI   R16, ' '
0004b3 d3d2                      	RCALL podatki          
0004b4 d3ea                          RCALL delay_ms
0004b5 e200                      	LDI   R16, ' '
0004b6 d3cf                      	RCALL podatki          
0004b7 d3e7                          RCALL delay_ms
0004b8 e505                      	LDI   R16, 'U'
0004b9 d3cc                      	RCALL podatki          
0004ba d3e4                          RCALL delay_ms
0004bb e200                      	LDI   R16, ' '
0004bc d3c9                      	RCALL podatki          
0004bd d3e1                          RCALL delay_ms
0004be e200                      	LDI   R16, ' '
0004bf d3c6                      	RCALL podatki          
0004c0 d3de                          RCALL delay_ms
0004c1 e200                      	LDI   R16, ' '
0004c2 d3c3                      	RCALL podatki          
0004c3 d3db                          RCALL delay_ms
0004c4 e200                      	LDI   R16, ' '
0004c5 d3c0                      	RCALL podatki          
0004c6 d3d8                          RCALL delay_ms
0004c7 2f06                      	mov   R16, tocke_to_ascii_desetice
0004c8 d3bd                      	RCALL podatki          
0004c9 d3d5                          RCALL delay_ms
0004ca 2f05                      	mov   R16, tocke_to_ascii_enice
0004cb d3ba                      	RCALL podatki          
0004cc d3d2                          RCALL delay_ms
0004cd 9508                      	ret
                                 
                                 krt2_ven:
0004ce e200                      	LDI   R16, ' '
0004cf d3b6                      	RCALL podatki          
0004d0 d3ce                          RCALL delay_ms
0004d1 e200                      	LDI   R16, ' '
0004d2 d3b3                      	RCALL podatki          
0004d3 d3cb                          RCALL delay_ms
0004d4 e200                      	LDI   R16, ' '
0004d5 d3b0                      	RCALL podatki          
0004d6 d3c8                          RCALL delay_ms
0004d7 e40f                      	LDI   R16, 'O'
0004d8 d3ad                      	RCALL podatki          
0004d9 d3c5                          RCALL delay_ms
0004da e200                      	LDI   R16, ' '
0004db d3aa                      	RCALL podatki          
0004dc d3c2                          RCALL delay_ms
0004dd e200                      	LDI   R16, ' '
0004de d3a7                      	RCALL podatki          
0004df d3bf                          RCALL delay_ms
0004e0 e200                      	LDI   R16, ' '
0004e1 d3a4                      	RCALL podatki          
0004e2 d3bc                          RCALL delay_ms
0004e3 e200                      	LDI   R16, ' '
0004e4 d3a1                      	RCALL podatki          
0004e5 d3b9                          RCALL delay_ms
0004e6 e200                      	LDI   R16, ' '
0004e7 d39e                      	RCALL podatki          
0004e8 d3b6                          RCALL delay_ms
0004e9 e200                      	LDI   R16, ' '
0004ea d39b                      	RCALL podatki          
0004eb d3b3                          RCALL delay_ms
0004ec e200                      	LDI   R16, ' '
0004ed d398                      	RCALL podatki          
0004ee d3b0                          RCALL delay_ms
0004ef e200                      	LDI   R16, ' '
0004f0 d395                      	RCALL podatki          
0004f1 d3ad                          RCALL delay_ms
0004f2 e200                      	LDI   R16, ' '
0004f3 d392                      	RCALL podatki          
0004f4 d3aa                          RCALL delay_ms
0004f5 e200                      	LDI   R16, ' '
0004f6 d38f                      	RCALL podatki          
0004f7 d3a7                          RCALL delay_ms
0004f8 e200                      	LDI   R16, ' '
0004f9 d38c                      	RCALL podatki          
0004fa d3a4                          RCALL delay_ms
0004fb e200                      	LDI   R16, ' '
0004fc d389                      	RCALL podatki          
0004fd d3a1                          RCALL delay_ms
                                 	////////////////////////////////////
0004fe ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0004ff d375                          RCALL komanda
000500 d39e                          RCALL delay_ms
                                 	///////////////////////////////////
000501 e505                      	LDI   R16, 'U'
000502 d383                      	RCALL podatki          
000503 d39b                          RCALL delay_ms
000504 e200                      	LDI   R16, ' '
000505 d380                      	RCALL podatki          
000506 d398                          RCALL delay_ms
000507 e200                      	LDI   R16, ' '
000508 d37d                      	RCALL podatki          
000509 d395                          RCALL delay_ms
00050a e505                      	LDI   R16, 'U'
00050b d37a                      	RCALL podatki          
00050c d392                          RCALL delay_ms
00050d e200                      	LDI   R16, ' '
00050e d377                      	RCALL podatki          
00050f d38f                          RCALL delay_ms
000510 e200                      	LDI   R16, ' '
000511 d374                      	RCALL podatki          
000512 d38c                          RCALL delay_ms
000513 e505                      	LDI   R16, 'U'
000514 d371                      	RCALL podatki          
000515 d389                          RCALL delay_ms
000516 e200                      	LDI   R16, ' '
000517 d36e                      	RCALL podatki          
000518 d386                          RCALL delay_ms
000519 e200                      	LDI   R16, ' '
00051a d36b                      	RCALL podatki          
00051b d383                          RCALL delay_ms
00051c e505                      	LDI   R16, 'U'
00051d d368                      	RCALL podatki          
00051e d380                          RCALL delay_ms
00051f e200                      	LDI   R16, ' '
000520 d365                      	RCALL podatki          
000521 d37d                          RCALL delay_ms
000522 e200                      	LDI   R16, ' '
000523 d362                      	RCALL podatki          
000524 d37a                          RCALL delay_ms
000525 e200                      	LDI   R16, ' '
000526 d35f                      	RCALL podatki          
000527 d377                          RCALL delay_ms
000528 e200                      	LDI   R16, ' '
000529 d35c                      	RCALL podatki          
00052a d374                          RCALL delay_ms
00052b 2f06                      	mov   R16, tocke_to_ascii_desetice
00052c d359                      	RCALL podatki          
00052d d371                          RCALL delay_ms
00052e 2f05                      	mov   R16, tocke_to_ascii_enice
00052f d356                      	RCALL podatki          
000530 d36e                          RCALL delay_ms
000531 9508                      	ret
                                 
                                 krt3_ven:
000532 e200                      	LDI   R16, ' '
000533 d352                      	RCALL podatki          
000534 d36a                          RCALL delay_ms
000535 e200                      	LDI   R16, ' '
000536 d34f                      	RCALL podatki          
000537 d367                          RCALL delay_ms
000538 e200                      	LDI   R16, ' '
000539 d34c                      	RCALL podatki          
00053a d364                          RCALL delay_ms
00053b e200                      	LDI   R16, ' '
00053c d349                      	RCALL podatki          
00053d d361                          RCALL delay_ms
00053e e200                      	LDI   R16, ' '
00053f d346                      	RCALL podatki          
000540 d35e                          RCALL delay_ms
000541 e200                      	LDI   R16, ' '
000542 d343                      	RCALL podatki          
000543 d35b                          RCALL delay_ms
000544 e40f                      	LDI   R16, 'O'
000545 d340                      	RCALL podatki          
000546 d358                          RCALL delay_ms
000547 e200                      	LDI   R16, ' '
000548 d33d                      	RCALL podatki          
000549 d355                          RCALL delay_ms
00054a e200                      	LDI   R16, ' '
00054b d33a                      	RCALL podatki          
00054c d352                          RCALL delay_ms
00054d e200                      	LDI   R16, ' '
00054e d337                      	RCALL podatki          
00054f d34f                          RCALL delay_ms
000550 e200                      	LDI   R16, ' '
000551 d334                      	RCALL podatki          
000552 d34c                          RCALL delay_ms
000553 e200                      	LDI   R16, ' '
000554 d331                      	RCALL podatki          
000555 d349                          RCALL delay_ms
000556 e200                      	LDI   R16, ' '
000557 d32e                      	RCALL podatki          
000558 d346                          RCALL delay_ms
000559 e200                      	LDI   R16, ' '
00055a d32b                      	RCALL podatki          
00055b d343                          RCALL delay_ms
00055c e200                      	LDI   R16, ' '
00055d d328                      	RCALL podatki          
00055e d340                          RCALL delay_ms
00055f e200                      	LDI   R16, ' '
000560 d325                      	RCALL podatki          
000561 d33d                          RCALL delay_ms
                                 	////////////////////////////////////
000562 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000563 d311                          RCALL komanda
000564 d33a                          RCALL delay_ms
                                 	///////////////////////////////////
000565 e505                      	LDI   R16, 'U'
000566 d31f                      	RCALL podatki          
000567 d337                          RCALL delay_ms
000568 e200                      	LDI   R16, ' '
000569 d31c                      	RCALL podatki          
00056a d334                          RCALL delay_ms
00056b e200                      	LDI   R16, ' '
00056c d319                      	RCALL podatki          
00056d d331                          RCALL delay_ms
00056e e505                      	LDI   R16, 'U'
00056f d316                      	RCALL podatki          
000570 d32e                          RCALL delay_ms
000571 e200                      	LDI   R16, ' '
000572 d313                      	RCALL podatki          
000573 d32b                          RCALL delay_ms
000574 e200                      	LDI   R16, ' '
000575 d310                      	RCALL podatki          
000576 d328                          RCALL delay_ms
000577 e505                      	LDI   R16, 'U'
000578 d30d                      	RCALL podatki          
000579 d325                          RCALL delay_ms
00057a e200                      	LDI   R16, ' '
00057b d30a                      	RCALL podatki          
00057c d322                          RCALL delay_ms
00057d e200                      	LDI   R16, ' '
00057e d307                      	RCALL podatki          
00057f d31f                          RCALL delay_ms
000580 e505                      	LDI   R16, 'U'
000581 e200                      	LDI   R16, ' '
000582 d303                      	RCALL podatki          
000583 d31b                          RCALL delay_ms
000584 e200                      	LDI   R16, ' '
000585 d300                      	RCALL podatki          
000586 d318                          RCALL delay_ms
000587 e200                      	LDI   R16, ' '
000588 d2fd                      	RCALL podatki          
000589 d315                          RCALL delay_ms
00058a e200                      	LDI   R16, ' '
00058b d2fa                      	RCALL podatki          
00058c d312                          RCALL delay_ms
00058d 2f06                      	mov   R16, tocke_to_ascii_desetice
00058e d2f7                      	RCALL podatki          
00058f d30f                          RCALL delay_ms
000590 2f05                      	mov   R16, tocke_to_ascii_enice
000591 d2f4                      	RCALL podatki          
000592 d30c                          RCALL delay_ms
000593 9508                      	ret
                                 
                                 krt4_ven:
000594 e200                      	LDI   R16, ' '
000595 d2f0                      	RCALL podatki          
000596 d308                          RCALL delay_ms
000597 e200                      	LDI   R16, ' '
000598 d2ed                      	RCALL podatki          
000599 d305                          RCALL delay_ms
00059a e200                      	LDI   R16, ' '
00059b d2ea                      	RCALL podatki          
00059c d302                          RCALL delay_ms
00059d e200                      	LDI   R16, ' '
00059e d2e7                      	RCALL podatki          
00059f d2ff                          RCALL delay_ms
0005a0 e200                      	LDI   R16, ' '
0005a1 d2e4                      	RCALL podatki          
0005a2 d2fc                          RCALL delay_ms
0005a3 e200                      	LDI   R16, ' '
0005a4 d2e1                      	RCALL podatki          
0005a5 d2f9                          RCALL delay_ms
0005a6 e200                      	LDI   R16, ' '
0005a7 d2de                      	RCALL podatki          
0005a8 d2f6                          RCALL delay_ms
0005a9 e200                      	LDI   R16, ' '
0005aa d2db                      	RCALL podatki          
0005ab d2f3                          RCALL delay_ms
0005ac e200                      	LDI   R16, ' '
0005ad d2d8                      	RCALL podatki          
0005ae d2f0                          RCALL delay_ms
0005af e40f                      	LDI   R16, 'O'
0005b0 d2d5                      	RCALL podatki          
0005b1 d2ed                          RCALL delay_ms
0005b2 e200                      	LDI   R16, ' '
0005b3 d2d2                      	RCALL podatki          
0005b4 d2ea                          RCALL delay_ms
0005b5 e200                      	LDI   R16, ' '
0005b6 d2cf                      	RCALL podatki          
0005b7 d2e7                          RCALL delay_ms
0005b8 e200                      	LDI   R16, ' '
0005b9 d2cc                      	RCALL podatki          
0005ba d2e4                          RCALL delay_ms
0005bb e200                      	LDI   R16, ' '
0005bc d2c9                      	RCALL podatki          
0005bd d2e1                          RCALL delay_ms
0005be e200                      	LDI   R16, ' '
0005bf d2c6                      	RCALL podatki          
0005c0 d2de                          RCALL delay_ms
0005c1 e200                      	LDI   R16, ' '
0005c2 d2c3                      	RCALL podatki          
0005c3 d2db                          RCALL delay_ms
                                 	////////////////////////////////////
0005c4 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0005c5 d2af                          RCALL komanda
0005c6 d2d8                          RCALL delay_ms
                                 	///////////////////////////////////
0005c7 e505                      	LDI   R16, 'U'
0005c8 d2bd                      	RCALL podatki          
0005c9 d2d5                          RCALL delay_ms
0005ca e200                      	LDI   R16, ' '
0005cb d2ba                      	RCALL podatki          
0005cc d2d2                          RCALL delay_ms
0005cd e200                      	LDI   R16, ' '
0005ce d2b7                      	RCALL podatki          
0005cf d2cf                          RCALL delay_ms
0005d0 e505                      	LDI   R16, 'U'
0005d1 d2b4                      	RCALL podatki          
0005d2 d2cc                          RCALL delay_ms
0005d3 e200                      	LDI   R16, ' '
0005d4 d2b1                      	RCALL podatki          
0005d5 d2c9                          RCALL delay_ms
0005d6 e200                      	LDI   R16, ' '
0005d7 d2ae                      	RCALL podatki          
0005d8 d2c6                          RCALL delay_ms
0005d9 e505                      	LDI   R16, 'U'
0005da d2ab                      	RCALL podatki          
0005db d2c3                          RCALL delay_ms
0005dc e200                      	LDI   R16, ' '
0005dd d2a8                      	RCALL podatki          
0005de d2c0                          RCALL delay_ms
0005df e200                      	LDI   R16, ' '
0005e0 d2a5                      	RCALL podatki          
0005e1 d2bd                          RCALL delay_ms
0005e2 e505                      	LDI   R16, 'U'
0005e3 d2a2                      	RCALL podatki          
0005e4 d2ba                          RCALL delay_ms
0005e5 e200                      	LDI   R16, ' '
0005e6 d29f                      	RCALL podatki          
0005e7 d2b7                          RCALL delay_ms
0005e8 e200                      	LDI   R16, ' '
0005e9 d29c                      	RCALL podatki          
0005ea d2b4                          RCALL delay_ms
0005eb e200                      	LDI   R16, ' '
0005ec d299                      	RCALL podatki          
0005ed d2b1                          RCALL delay_ms
0005ee e200                      	LDI   R16, ' '
0005ef d296                      	RCALL podatki          
0005f0 d2ae                          RCALL delay_ms
0005f1 2f06                      	mov   R16, tocke_to_ascii_desetice
0005f2 d293                      	RCALL podatki          
0005f3 d2ab                          RCALL delay_ms
0005f4 2f05                      	mov   R16, tocke_to_ascii_enice
0005f5 d290                      	RCALL podatki          
0005f6 d2a8                          RCALL delay_ms
0005f7 9508                      	ret
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////// TUKAJ SO VSE SLIKE ZA PRAVILNE IN NAPA?NE PRITISKE GUMBOV //////////////////////////////////////////////////////
                                 	krt1_ven_narobe:
0005f8 e508                      	LDI   R16, 'X'
0005f9 d28c                      	RCALL podatki          
0005fa d2a4                          RCALL delay_ms
                                 	////////////////////////////////////
0005fb ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0005fc d278                          RCALL komanda
0005fd d2a1                          RCALL delay_ms
                                 	///////////////////////////////////
0005fe e505                      	LDI   R16, 'U'
0005ff d286                      	RCALL podatki          
000600 d29e                          RCALL delay_ms
000601 e200                      	LDI   R16, ' '
000602 d283                      	RCALL podatki          
000603 d29b                          RCALL delay_ms
000604 e200                      	LDI   R16, ' '
000605 d280                      	RCALL podatki          
000606 d298                          RCALL delay_ms
000607 e505                      	LDI   R16, 'U'
000608 d27d                      	RCALL podatki          
000609 d295                          RCALL delay_ms
00060a e200                      	LDI   R16, ' '
00060b d27a                      	RCALL podatki          
00060c d292                          RCALL delay_ms
00060d e200                      	LDI   R16, ' '
00060e d277                      	RCALL podatki          
00060f d28f                          RCALL delay_ms
000610 e505                      	LDI   R16, 'U'
000611 d274                      	RCALL podatki          
000612 d28c                          RCALL delay_ms
000613 e200                      	LDI   R16, ' '
000614 d271                      	RCALL podatki          
000615 d289                          RCALL delay_ms
000616 e200                      	LDI   R16, ' '
000617 d26e                      	RCALL podatki          
000618 d286                          RCALL delay_ms
000619 e505                      	LDI   R16, 'U'
00061a d26b                      	RCALL podatki          
00061b d283                          RCALL delay_ms
00061c e200                      	LDI   R16, ' '
00061d d268                      	RCALL podatki          
00061e d280                          RCALL delay_ms
00061f e200                      	LDI   R16, ' '
000620 d265                      	RCALL podatki          
000621 d27d                          RCALL delay_ms
000622 e505                      	LDI   R16, 'U'
000623 d262                      	RCALL podatki          
000624 d27a                          RCALL delay_ms
000625 e200                      	LDI   R16, ' '
000626 d25f                      	RCALL podatki          
000627 d277                          RCALL delay_ms
000628 e200                      	LDI   R16, ' '
000629 d25c                      	RCALL podatki          
00062a d274                          RCALL delay_ms
00062b e200                      	LDI   R16, ' '
00062c d259                      	RCALL podatki          
00062d d271                          RCALL delay_ms
00062e e200                      	LDI   R16, ' '
00062f d256                      	RCALL podatki          
000630 d26e                          RCALL delay_ms
000631 2f06                      	mov   R16, tocke_to_ascii_desetice
000632 d253                      	RCALL podatki          
000633 d26b                          RCALL delay_ms
000634 2f05                      	mov   R16, tocke_to_ascii_enice
000635 d250                      	RCALL podatki          
000636 d268                          RCALL delay_ms
000637 9508                      	ret
                                 
                                 krt2_ven_narobe:
000638 e200                      	LDI   R16, ' '
000639 d24c                      	RCALL podatki          
00063a d264                          RCALL delay_ms
00063b e200                      	LDI   R16, ' '
00063c d249                      	RCALL podatki          
00063d d261                          RCALL delay_ms
00063e e200                      	LDI   R16, ' '
00063f d246                      	RCALL podatki          
000640 d25e                          RCALL delay_ms
000641 e508                      	LDI   R16, 'X'
000642 d243                      	RCALL podatki          
000643 d25b                          RCALL delay_ms
                                 	////////////////////////////////////
000644 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000645 d22f                          RCALL komanda
000646 d258                          RCALL delay_ms
                                 	///////////////////////////////////
000647 e505                      	LDI   R16, 'U'
000648 d23d                      	RCALL podatki          
000649 d255                          RCALL delay_ms
00064a e200                      	LDI   R16, ' '
00064b d23a                      	RCALL podatki          
00064c d252                          RCALL delay_ms
00064d e200                      	LDI   R16, ' '
00064e d237                      	RCALL podatki          
00064f d24f                          RCALL delay_ms
000650 e505                      	LDI   R16, 'U'
000651 d234                      	RCALL podatki          
000652 d24c                          RCALL delay_ms
000653 e200                      	LDI   R16, ' '
000654 d231                      	RCALL podatki          
000655 d249                          RCALL delay_ms
000656 e200                      	LDI   R16, ' '
000657 d22e                      	RCALL podatki          
000658 d246                          RCALL delay_ms
000659 e505                      	LDI   R16, 'U'
00065a d22b                      	RCALL podatki          
00065b d243                          RCALL delay_ms
00065c e200                      	LDI   R16, ' '
00065d d228                      	RCALL podatki          
00065e d240                          RCALL delay_ms
00065f e200                      	LDI   R16, ' '
000660 d225                      	RCALL podatki          
000661 d23d                          RCALL delay_ms
000662 e505                      	LDI   R16, 'U'
000663 d222                      	RCALL podatki          
000664 d23a                          RCALL delay_ms
000665 e200                      	LDI   R16, ' '
000666 d21f                      	RCALL podatki          
000667 d237                          RCALL delay_ms
000668 e200                      	LDI   R16, ' '
000669 d21c                      	RCALL podatki          
00066a d234                          RCALL delay_ms
00066b e505                      	LDI   R16, 'U'
00066c d219                      	RCALL podatki          
00066d d231                          RCALL delay_ms
00066e e200                      	LDI   R16, ' '
00066f d216                      	RCALL podatki          
000670 d22e                          RCALL delay_ms
000671 e200                      	LDI   R16, ' '
000672 d213                      	RCALL podatki          
000673 d22b                          RCALL delay_ms
000674 e200                      	LDI   R16, ' '
000675 d210                      	RCALL podatki          
000676 d228                          RCALL delay_ms
000677 e200                      	LDI   R16, ' '
000678 d20d                      	RCALL podatki          
000679 d225                          RCALL delay_ms
00067a 2f06                      	mov   R16, tocke_to_ascii_desetice
00067b d20a                      	RCALL podatki          
00067c d222                          RCALL delay_ms
00067d 2f05                      	mov   R16, tocke_to_ascii_enice
00067e d207                      	RCALL podatki          
00067f d21f                          RCALL delay_ms
000680 9508                      	ret
                                 
                                 krt3_ven_narobe:
000681 e200                      	LDI   R16, ' '
000682 d203                      	RCALL podatki          
000683 d21b                          RCALL delay_ms
000684 e200                      	LDI   R16, ' '
000685 d200                      	RCALL podatki          
000686 d218                          RCALL delay_ms
000687 e200                      	LDI   R16, ' '
000688 d1fd                      	RCALL podatki          
000689 d215                          RCALL delay_ms
00068a e200                      	LDI   R16, ' '
00068b d1fa                      	RCALL podatki          
00068c d212                          RCALL delay_ms
00068d e200                      	LDI   R16, ' '
00068e d1f7                      	RCALL podatki          
00068f d20f                          RCALL delay_ms
000690 e200                      	LDI   R16, ' '
000691 d1f4                      	RCALL podatki          
000692 d20c                          RCALL delay_ms
000693 e508                      	LDI   R16, 'X'
000694 d1f1                      	RCALL podatki          
000695 d209                          RCALL delay_ms
                                 	////////////////////////////////////
000696 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000697 d1dd                          RCALL komanda
000698 d206                          RCALL delay_ms
                                 	///////////////////////////////////
000699 e505                      	LDI   R16, 'U'
00069a d1eb                      	RCALL podatki          
00069b d203                          RCALL delay_ms
00069c e200                      	LDI   R16, ' '
00069d d1e8                      	RCALL podatki          
00069e d200                          RCALL delay_ms
00069f e200                      	LDI   R16, ' '
0006a0 d1e5                      	RCALL podatki          
0006a1 d1fd                          RCALL delay_ms
0006a2 e505                      	LDI   R16, 'U'
0006a3 d1e2                      	RCALL podatki          
0006a4 d1fa                          RCALL delay_ms
0006a5 e200                      	LDI   R16, ' '
0006a6 d1df                      	RCALL podatki          
0006a7 d1f7                          RCALL delay_ms
0006a8 e200                      	LDI   R16, ' '
0006a9 d1dc                      	RCALL podatki          
0006aa d1f4                          RCALL delay_ms
0006ab e505                      	LDI   R16, 'U'
0006ac d1d9                      	RCALL podatki          
0006ad d1f1                          RCALL delay_ms
0006ae e200                      	LDI   R16, ' '
0006af d1d6                      	RCALL podatki          
0006b0 d1ee                          RCALL delay_ms
0006b1 e200                      	LDI   R16, ' '
0006b2 d1d3                      	RCALL podatki          
0006b3 d1eb                          RCALL delay_ms
0006b4 e505                      	LDI   R16, 'U'
0006b5 d1d0                      	RCALL podatki          
0006b6 d1e8                          RCALL delay_ms
0006b7 e200                      	LDI   R16, ' '
0006b8 d1cd                      	RCALL podatki          
0006b9 d1e5                          RCALL delay_ms
0006ba e200                      	LDI   R16, ' '
0006bb d1ca                      	RCALL podatki          
0006bc d1e2                          RCALL delay_ms
0006bd e505                      	LDI   R16, 'U'
0006be d1c7                      	RCALL podatki          
0006bf d1df                          RCALL delay_ms
0006c0 e200                      	LDI   R16, ' '
0006c1 d1c4                      	RCALL podatki          
0006c2 d1dc                          RCALL delay_ms
0006c3 e200                      	LDI   R16, ' '
0006c4 d1c1                      	RCALL podatki          
0006c5 d1d9                          RCALL delay_ms
0006c6 e200                      	LDI   R16, ' '
0006c7 d1be                      	RCALL podatki          
0006c8 d1d6                          RCALL delay_ms
0006c9 e200                      	LDI   R16, ' '
0006ca d1bb                      	RCALL podatki          
0006cb d1d3                          RCALL delay_ms
0006cc 2f06                      	mov   R16, tocke_to_ascii_desetice
0006cd d1b8                      	RCALL podatki          
0006ce d1d0                          RCALL delay_ms
0006cf 2f05                      	mov   R16, tocke_to_ascii_enice
0006d0 d1b5                      	RCALL podatki          
0006d1 d1cd                          RCALL delay_ms
0006d2 9508                      	ret
                                 
                                 krt4_ven_narobe:
0006d3 e200                      	LDI   R16, ' '
0006d4 d1b1                      	RCALL podatki          
0006d5 d1c9                          RCALL delay_ms
0006d6 e200                      	LDI   R16, ' '
0006d7 d1ae                      	RCALL podatki          
0006d8 d1c6                          RCALL delay_ms
0006d9 e200                      	LDI   R16, ' '
0006da d1ab                      	RCALL podatki          
0006db d1c3                          RCALL delay_ms
0006dc e200                      	LDI   R16, ' '
0006dd d1a8                      	RCALL podatki          
0006de d1c0                          RCALL delay_ms
0006df e200                      	LDI   R16, ' '
0006e0 d1a5                      	RCALL podatki          
0006e1 d1bd                          RCALL delay_ms
0006e2 e200                      	LDI   R16, ' '
0006e3 d1a2                      	RCALL podatki          
0006e4 d1ba                          RCALL delay_ms
0006e5 e200                      	LDI   R16, ' '
0006e6 d19f                      	RCALL podatki          
0006e7 d1b7                          RCALL delay_ms
0006e8 e200                      	LDI   R16, ' '
0006e9 d19c                      	RCALL podatki          
0006ea d1b4                          RCALL delay_ms
0006eb e200                      	LDI   R16, ' '
0006ec d199                      	RCALL podatki          
0006ed d1b1                          RCALL delay_ms
0006ee e508                      	LDI   R16, 'X'
0006ef d196                      	RCALL podatki          
0006f0 d1ae                          RCALL delay_ms
                                 	////////////////////////////////////
0006f1 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0006f2 d182                          RCALL komanda
0006f3 d1ab                          RCALL delay_ms
                                 	///////////////////////////////////
0006f4 e505                      	LDI   R16, 'U'
0006f5 d190                      	RCALL podatki          
0006f6 d1a8                          RCALL delay_ms
0006f7 e200                      	LDI   R16, ' '
0006f8 d18d                      	RCALL podatki          
0006f9 d1a5                          RCALL delay_ms
0006fa e200                      	LDI   R16, ' '
0006fb d18a                      	RCALL podatki          
0006fc d1a2                          RCALL delay_ms
0006fd e505                      	LDI   R16, 'U'
0006fe d187                      	RCALL podatki          
0006ff d19f                          RCALL delay_ms
000700 e200                      	LDI   R16, ' '
000701 d184                      	RCALL podatki          
000702 d19c                          RCALL delay_ms
000703 e200                      	LDI   R16, ' '
000704 d181                      	RCALL podatki          
000705 d199                          RCALL delay_ms
000706 e505                      	LDI   R16, 'U'
000707 d17e                      	RCALL podatki          
000708 d196                          RCALL delay_ms
000709 e200                      	LDI   R16, ' '
00070a d17b                      	RCALL podatki          
00070b d193                          RCALL delay_ms
00070c e200                      	LDI   R16, ' '
00070d d178                      	RCALL podatki          
00070e d190                          RCALL delay_ms
00070f e505                      	LDI   R16, 'U'
000710 d175                      	RCALL podatki          
000711 d18d                          RCALL delay_ms
000712 e200                      	LDI   R16, ' '
000713 d172                      	RCALL podatki          
000714 d18a                          RCALL delay_ms
000715 e200                      	LDI   R16, ' '
000716 d16f                      	RCALL podatki          
000717 d187                          RCALL delay_ms
000718 e505                      	LDI   R16, 'U'
000719 d16c                      	RCALL podatki          
00071a d184                          RCALL delay_ms
00071b e200                      	LDI   R16, ' '
00071c d169                      	RCALL podatki          
00071d d181                          RCALL delay_ms
00071e e200                      	LDI   R16, ' '
00071f d166                      	RCALL podatki          
000720 d17e                          RCALL delay_ms
000721 e200                      	LDI   R16, ' '
000722 d163                      	RCALL podatki          
000723 d17b                          RCALL delay_ms
000724 e200                      	LDI   R16, ' '
000725 d160                      	RCALL podatki          
000726 d178                          RCALL delay_ms
000727 2f06                      	mov   R16, tocke_to_ascii_desetice
000728 d15d                      	RCALL podatki          
000729 d175                          RCALL delay_ms
00072a 2f05                      	mov   R16, tocke_to_ascii_enice
00072b d15a                      	RCALL podatki          
00072c d172                          RCALL delay_ms
00072d 9508                      	ret
                                 
                                 krt1_ven_pravilno:
00072e ef0f                      	LDI   R16, 0b1111_1111
00072f d156                      	RCALL podatki          
000730 d16e                          RCALL delay_ms
                                 	////////////////////////////////////
000731 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000732 d142                          RCALL komanda
000733 d16b                          RCALL delay_ms
                                 	///////////////////////////////////
000734 e505                      	LDI   R16, 'U'
000735 d150                      	RCALL podatki          
000736 d168                          RCALL delay_ms
000737 e200                      	LDI   R16, ' '
000738 d14d                      	RCALL podatki          
000739 d165                          RCALL delay_ms
00073a e200                      	LDI   R16, ' '
00073b d14a                      	RCALL podatki          
00073c d162                          RCALL delay_ms
00073d e505                      	LDI   R16, 'U'
00073e d147                      	RCALL podatki          
00073f d15f                          RCALL delay_ms
000740 e200                      	LDI   R16, ' '
000741 d144                      	RCALL podatki          
000742 d15c                          RCALL delay_ms
000743 e200                      	LDI   R16, ' '
000744 d141                      	RCALL podatki          
000745 d159                          RCALL delay_ms
000746 e505                      	LDI   R16, 'U'
000747 d13e                      	RCALL podatki          
000748 d156                          RCALL delay_ms
000749 e200                      	LDI   R16, ' '
00074a d13b                      	RCALL podatki          
00074b d153                          RCALL delay_ms
00074c e200                      	LDI   R16, ' '
00074d d138                      	RCALL podatki          
00074e d150                          RCALL delay_ms
00074f e505                      	LDI   R16, 'U'
000750 d135                      	RCALL podatki          
000751 d14d                          RCALL delay_ms
000752 e200                      	LDI   R16, ' '
000753 d132                      	RCALL podatki          
000754 d14a                          RCALL delay_ms
000755 e200                      	LDI   R16, ' '
000756 d12f                      	RCALL podatki          
000757 d147                          RCALL delay_ms
000758 e505                      	LDI   R16, 'U'
000759 d12c                      	RCALL podatki          
00075a d144                          RCALL delay_ms
00075b e200                      	LDI   R16, ' '
00075c d129                      	RCALL podatki          
00075d d141                          RCALL delay_ms
00075e e200                      	LDI   R16, ' '
00075f d126                      	RCALL podatki          
000760 d13e                          RCALL delay_ms
000761 e200                      	LDI   R16, ' '
000762 d123                      	RCALL podatki          
000763 d13b                          RCALL delay_ms
000764 e200                      	LDI   R16, ' '
000765 d120                      	RCALL podatki          
000766 d138                          RCALL delay_ms
000767 2f06                      	mov   R16, tocke_to_ascii_desetice
000768 d11d                      	RCALL podatki          
000769 d135                          RCALL delay_ms
00076a 2f05                      	mov   R16, tocke_to_ascii_enice
00076b d11a                      	RCALL podatki          
00076c d132                          RCALL delay_ms
00076d 9508                      	ret
                                 
                                 krt2_ven_pravilno:
00076e e200                      	LDI   R16, ' '
00076f d116                      	RCALL podatki          
000770 d12e                          RCALL delay_ms
000771 e200                      	LDI   R16, ' '
000772 d113                      	RCALL podatki          
000773 d12b                          RCALL delay_ms
000774 e200                      	LDI   R16, ' '
000775 d110                      	RCALL podatki          
000776 d128                          RCALL delay_ms
000777 ef0f                      	LDI   R16, 0b1111_1111
000778 d10d                      	RCALL podatki          
000779 d125                          RCALL delay_ms
                                 	////////////////////////////////////
00077a ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
00077b d0f9                          RCALL komanda
00077c d122                          RCALL delay_ms
                                 	///////////////////////////////////
00077d e505                      	LDI   R16, 'U'
00077e d107                      	RCALL podatki          
00077f d11f                          RCALL delay_ms
000780 e200                      	LDI   R16, ' '
000781 d104                      	RCALL podatki          
000782 d11c                          RCALL delay_ms
000783 e200                      	LDI   R16, ' '
000784 d101                      	RCALL podatki          
000785 d119                          RCALL delay_ms
000786 e505                      	LDI   R16, 'U'
000787 d0fe                      	RCALL podatki          
000788 d116                          RCALL delay_ms
000789 e200                      	LDI   R16, ' '
00078a d0fb                      	RCALL podatki          
00078b d113                          RCALL delay_ms
00078c e200                      	LDI   R16, ' '
00078d d0f8                      	RCALL podatki          
00078e d110                          RCALL delay_ms
00078f e505                      	LDI   R16, 'U'
000790 d0f5                      	RCALL podatki          
000791 d10d                          RCALL delay_ms
000792 e200                      	LDI   R16, ' '
000793 d0f2                      	RCALL podatki          
000794 d10a                          RCALL delay_ms
000795 e200                      	LDI   R16, ' '
000796 d0ef                      	RCALL podatki          
000797 d107                          RCALL delay_ms
000798 e505                      	LDI   R16, 'U'
000799 d0ec                      	RCALL podatki          
00079a d104                          RCALL delay_ms
00079b e200                      	LDI   R16, ' '
00079c d0e9                      	RCALL podatki          
00079d d101                          RCALL delay_ms
00079e e200                      	LDI   R16, ' '
00079f d0e6                      	RCALL podatki          
0007a0 d0fe                          RCALL delay_ms
0007a1 e505                      	LDI   R16, 'U'
0007a2 d0e3                      	RCALL podatki          
0007a3 d0fb                          RCALL delay_ms
0007a4 e200                      	LDI   R16, ' '
0007a5 d0e0                      	RCALL podatki          
0007a6 d0f8                          RCALL delay_ms
0007a7 e200                      	LDI   R16, ' '
0007a8 d0dd                      	RCALL podatki          
0007a9 d0f5                          RCALL delay_ms
0007aa e200                      	LDI   R16, ' '
0007ab d0da                      	RCALL podatki          
0007ac d0f2                          RCALL delay_ms
0007ad e200                      	LDI   R16, ' '
0007ae d0d7                      	RCALL podatki          
0007af d0ef                          RCALL delay_ms
0007b0 2f06                      	mov   R16, tocke_to_ascii_desetice
0007b1 d0d4                      	RCALL podatki          
0007b2 d0ec                          RCALL delay_ms
0007b3 2f05                      	mov   R16, tocke_to_ascii_enice
0007b4 d0d1                      	RCALL podatki          
0007b5 d0e9                          RCALL delay_ms
0007b6 9508                      	ret
                                 
                                 krt3_ven_pravilno:
0007b7 e200                      	LDI   R16, ' '
0007b8 d0cd                      	RCALL podatki          
0007b9 d0e5                          RCALL delay_ms
0007ba e200                      	LDI   R16, ' '
0007bb d0ca                      	RCALL podatki          
0007bc d0e2                          RCALL delay_ms
0007bd e200                      	LDI   R16, ' '
0007be d0c7                      	RCALL podatki          
0007bf d0df                          RCALL delay_ms
0007c0 e200                      	LDI   R16, ' '
0007c1 d0c4                      	RCALL podatki          
0007c2 d0dc                          RCALL delay_ms
0007c3 e200                      	LDI   R16, ' '
0007c4 d0c1                      	RCALL podatki          
0007c5 d0d9                          RCALL delay_ms
0007c6 e200                      	LDI   R16, ' '
0007c7 d0be                      	RCALL podatki          
0007c8 d0d6                          RCALL delay_ms
0007c9 ef0f                      	LDI   R16, 0b1111_1111
0007ca d0bb                      	RCALL podatki          
0007cb d0d3                          RCALL delay_ms
                                 	////////////////////////////////////
0007cc ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
0007cd d0a7                          RCALL komanda
0007ce d0d0                          RCALL delay_ms
                                 	///////////////////////////////////
0007cf e505                      	LDI   R16, 'U'
0007d0 d0b5                      	RCALL podatki          
0007d1 d0cd                          RCALL delay_ms
0007d2 e200                      	LDI   R16, ' '
0007d3 d0b2                      	RCALL podatki          
0007d4 d0ca                          RCALL delay_ms
0007d5 e200                      	LDI   R16, ' '
0007d6 d0af                      	RCALL podatki          
0007d7 d0c7                          RCALL delay_ms
0007d8 e505                      	LDI   R16, 'U'
0007d9 d0ac                      	RCALL podatki          
0007da d0c4                          RCALL delay_ms
0007db e200                      	LDI   R16, ' '
0007dc d0a9                      	RCALL podatki          
0007dd d0c1                          RCALL delay_ms
0007de e200                      	LDI   R16, ' '
0007df d0a6                      	RCALL podatki          
0007e0 d0be                          RCALL delay_ms
0007e1 e505                      	LDI   R16, 'U'
0007e2 d0a3                      	RCALL podatki          
0007e3 d0bb                          RCALL delay_ms
0007e4 e200                      	LDI   R16, ' '
0007e5 d0a0                      	RCALL podatki          
0007e6 d0b8                          RCALL delay_ms
0007e7 e200                      	LDI   R16, ' '
0007e8 d09d                      	RCALL podatki          
0007e9 d0b5                          RCALL delay_ms
0007ea e505                      	LDI   R16, 'U'
0007eb d09a                      	RCALL podatki          
0007ec d0b2                          RCALL delay_ms
0007ed e200                      	LDI   R16, ' '
0007ee d097                      	RCALL podatki          
0007ef d0af                          RCALL delay_ms
0007f0 e200                      	LDI   R16, ' '
0007f1 d094                      	RCALL podatki          
0007f2 d0ac                          RCALL delay_ms
0007f3 e505                      	LDI   R16, 'U'
0007f4 d091                      	RCALL podatki          
0007f5 d0a9                          RCALL delay_ms
0007f6 e200                      	LDI   R16, ' '
0007f7 d08e                      	RCALL podatki          
0007f8 d0a6                          RCALL delay_ms
0007f9 e200                      	LDI   R16, ' '
0007fa d08b                      	RCALL podatki          
0007fb d0a3                          RCALL delay_ms
0007fc e200                      	LDI   R16, ' '
0007fd d088                      	RCALL podatki          
0007fe d0a0                          RCALL delay_ms
0007ff e200                      	LDI   R16, ' '
000800 d085                      	RCALL podatki          
000801 d09d                          RCALL delay_ms
000802 2f06                      	mov   R16, tocke_to_ascii_desetice
000803 d082                      	RCALL podatki          
000804 d09a                          RCALL delay_ms
000805 2f05                      	mov   R16, tocke_to_ascii_enice
000806 d07f                      	RCALL podatki          
000807 d097                          RCALL delay_ms
000808 9508                      	ret
                                 
                                 krt4_ven_pravilno:
000809 e200                      	LDI   R16, ' '
00080a d07b                      	RCALL podatki          
00080b d093                          RCALL delay_ms
00080c e200                      	LDI   R16, ' '
00080d d078                      	RCALL podatki          
00080e d090                          RCALL delay_ms
00080f e200                      	LDI   R16, ' '
000810 d075                      	RCALL podatki          
000811 d08d                          RCALL delay_ms
000812 e200                      	LDI   R16, ' '
000813 d072                      	RCALL podatki          
000814 d08a                          RCALL delay_ms
000815 e200                      	LDI   R16, ' '
000816 d06f                      	RCALL podatki          
000817 d087                          RCALL delay_ms
000818 e200                      	LDI   R16, ' '
000819 d06c                      	RCALL podatki          
00081a d084                          RCALL delay_ms
00081b e200                      	LDI   R16, ' '
00081c d069                      	RCALL podatki          
00081d d081                          RCALL delay_ms
00081e e200                      	LDI   R16, ' '
00081f d066                      	RCALL podatki          
000820 d07e                          RCALL delay_ms
000821 e200                      	LDI   R16, ' '
000822 d063                      	RCALL podatki          
000823 d07b                          RCALL delay_ms
000824 ef0f                      	LDI   R16, 0b1111_1111
000825 d060                      	RCALL podatki          
000826 d078                          RCALL delay_ms
                                 	////////////////////////////////////
000827 ec00                      	LDI   R16, 0xC0         ;kursor natimamo na drugo vrstico
000828 d04c                          RCALL komanda
000829 d075                          RCALL delay_ms
                                 	///////////////////////////////////
00082a e505                      	LDI   R16, 'U'
00082b d05a                      	RCALL podatki          
00082c d072                          RCALL delay_ms
00082d e200                      	LDI   R16, ' '
00082e d057                      	RCALL podatki          
00082f d06f                          RCALL delay_ms
000830 e200                      	LDI   R16, ' '
000831 d054                      	RCALL podatki          
000832 d06c                          RCALL delay_ms
000833 e505                      	LDI   R16, 'U'
000834 d051                      	RCALL podatki          
000835 d069                          RCALL delay_ms
000836 e200                      	LDI   R16, ' '
000837 d04e                      	RCALL podatki          
000838 d066                          RCALL delay_ms
000839 e200                      	LDI   R16, ' '
00083a d04b                      	RCALL podatki          
00083b d063                          RCALL delay_ms
00083c e505                      	LDI   R16, 'U'
00083d d048                      	RCALL podatki          
00083e d060                          RCALL delay_ms
00083f e200                      	LDI   R16, ' '
000840 d045                      	RCALL podatki          
000841 d05d                          RCALL delay_ms
000842 e200                      	LDI   R16, ' '
000843 d042                      	RCALL podatki          
000844 d05a                          RCALL delay_ms
000845 e505                      	LDI   R16, 'U'
000846 d03f                      	RCALL podatki          
000847 d057                          RCALL delay_ms
000848 e200                      	LDI   R16, ' '
000849 d03c                      	RCALL podatki          
00084a d054                          RCALL delay_ms
00084b e200                      	LDI   R16, ' '
00084c d039                      	RCALL podatki          
00084d d051                          RCALL delay_ms
00084e e505                      	LDI   R16, 'U'
00084f d036                      	RCALL podatki          
000850 d04e                          RCALL delay_ms
000851 e200                      	LDI   R16, ' '
000852 d033                      	RCALL podatki          
000853 d04b                          RCALL delay_ms
000854 e200                      	LDI   R16, ' '
000855 d030                      	RCALL podatki          
000856 d048                          RCALL delay_ms
000857 e200                      	LDI   R16, ' '
000858 d02d                      	RCALL podatki          
000859 d045                          RCALL delay_ms
00085a e200                      	LDI   R16, ' '
00085b d02a                      	RCALL podatki          
00085c d042                          RCALL delay_ms
00085d 2f06                      	mov   R16, tocke_to_ascii_desetice
00085e d027                      	RCALL podatki          
00085f d03f                          RCALL delay_ms
000860 2f05                      	mov   R16, tocke_to_ascii_enice
000861 d024                      	RCALL podatki          
000862 d03c                          RCALL delay_ms
000863 9508                      	ret
                                 /////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 /////////////////////////////////////////////// FUNKCIJE PODATEK, INICIALIZACIJA IN KOMANDA /////////////////////////////////////////////////////////////
                                 inicializacija:
000864 e303                      	LDI   R16, 0x33         ;inicializiramo lcd za 4bitno poiljanje podatkov
000865 d00f                          RCALL komanda       ;poljemo v komandni register
000866 d038                          RCALL delay_ms
000867 e302                          LDI   R16, 0x32         ;inicializiramo lcd za 4bitno poiljanje podatkov
000868 d00c                          RCALL komanda
000869 d035                          RCALL delay_ms
00086a e208                          LDI   R16, 0x28         ;povemo, da ima zaslon 2 liniji, 5x7 matrix
00086b d009                          RCALL komanda
00086c d032                          RCALL delay_ms
00086d e00c                          LDI   R16, 0x0C         ;disp ON, cursor OFF
00086e d006                          RCALL komanda
00086f e001                          LDI   R16, 0x01         ;zbriemo lcd
000870 d004                          RCALL komanda
000871 d02d                          RCALL delay_ms
000872 e006                          LDI   R16, 0x06         ;premaknemo kursor desno
000873 d001                          RCALL komanda
000874 9508                          RET  
                                 
                                 komanda:
000875 2fb0                      	MOV   R27, R16
000876 7fb0                          ANDI  R27, 0xF0         ;zbriemo spodnje 4 bite
000877 b9bb                          OUT   PORTD, R27        ;poljemo zgornje 4bite zaslonu
000878 9829                          CBI   PORTB, 1          ;pin rs=0 za komando
000879 9a28                          SBI   PORTB, 0          ;en = 1
00087a d01c                          RCALL delay_short       ;podaljamo pulz
00087b 9828                          CBI   PORTB, 0          
00087c d01d                          RCALL delay_us          ;delajamo
                                     ;----------------------------------------------------
00087d 2fb0                          MOV   R27, R16
00087e 95b2                          SWAP  R27               ;zamenjamo zgornje 4 bite za spodnje
00087f 7fb0                          ANDI  R27, 0xF0         ;ponovimo masko
000880 b9bb                          OUT   PORTD, R27        ;ponovno poljemo 4 bitne podatke
000881 9a28                          SBI   PORTB, 0          ;EN = 1
000882 d014                          RCALL delay_short       
000883 9828                          CBI   PORTB, 0          
000884 d015                          RCALL delay_us          
000885 9508                          RET
                                 
                                 podatki:              //isto kot komanda
000886 2fb0                          MOV   R27, R16
000887 7fb0                          ANDI  R27, 0xF0         
000888 b9bb                          OUT   PORTD, R27        
000889 9a29                          SBI   PORTB, 1          
00088a 9a28                          SBI   PORTB, 0          
00088b d00b                          RCALL delay_short      
00088c 9828                          CBI   PORTB, 0          
00088d d00c                          RCALL delay_us          
                                     ;----------------------------------------------------
00088e 2fb0                          MOV   R27, R16
00088f 95b2                          SWAP  R27              
000890 7fb0                          ANDI  R27, 0xF0        
000891 b9bb                          OUT   PORTD, R27       
000892 9a28                          SBI   PORTB, 0         
000893 d003                          RCALL delay_short       
000894 9828                          CBI   PORTB, 0          
000895 d004                          RCALL delay_us          
000896 9508                          RET
                                 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
                                 //////////////////////////////////////////////////////// DELAJI ///////////////////////////////////////////////////////////////////
                                 
                                 delay_short:
000897 0000                            NOP
000898 0000                            NOP
000899 9508                            RET
                                 
                                 delay_us:
00089a e5ca                            LDI   R28, 90
00089b dffb                      l3:   RCALL delay_short
00089c 95ca                            DEC   R28
00089d f7e9                            BRNE  l3
00089e 9508                            RET
                                 
                                 delay_ms:
00089f e2c8                            LDI   R28, 40
0008a0 dff9                      l4:   RCALL delay_us
0008a1 991a                      	sbic pinb, 2
0008a2 e081                      	ldi  r24, 1
0008a3 991a                      	sbic pinb, 2
0008a4 940c 08d6                 	jmp gumb_pritisk_loop
0008a6 991b                      	sbic pinb, 3
0008a7 e082                      	ldi r24, 2
0008a8 991b                      	sbic pinb, 3
0008a9 940c 08d6                 	jmp gumb_pritisk_loop
0008ab 991c                      	sbic pinb, 4
0008ac e083                      	ldi r24, 3
0008ad 991c                      	sbic pinb, 4
0008ae 940c 08d6                 	jmp   gumb_pritisk_loop
0008b0 991d                      	sbic pinb, 5
0008b1 e084                      	ldi r24, 4
0008b2 991d                      	sbic pinb, 5
0008b3 940c 08d6                 	jmp gumb_pritisk_loop  
0008b5 95ca                            DEC   R28
0008b6 f749                            BRNE  l4
0008b7 9508                            RET
                                 
                                 delay_seconds:        ;nested loop subroutine (max delay 3.11s)
0008b8 efcf                          LDI   R28, 255    ;outer loop counter 
0008b9 efdf                      l5: LDI   R29, 255    ;mid loop counter
0008ba e124                      l6: LDI   R18, 20     ;inner loop counter to give 0.25s delay
0008bb 952a                      l7: DEC   R18  
0008bc 991a                      	sbic pinb, 2
0008bd e081                      	ldi  r24, 1
0008be 991a                      	sbic pinb, 2
0008bf 940c 08d6                 	jmp gumb_pritisk_loop
0008c1 991b                      	sbic pinb, 3
0008c2 e082                      	ldi r24, 2
0008c3 991b                      	sbic pinb, 3
0008c4 940c 08d6                 	jmp gumb_pritisk_loop
0008c6 991c                      	sbic pinb, 4
0008c7 e083                      	ldi r24, 3
0008c8 991c                      	sbic pinb, 4
0008c9 940c 08d6                 	jmp   gumb_pritisk_loop
0008cb 991d                      	sbic pinb, 5
0008cc e084                      	ldi r24, 4
0008cd 991d                      	sbic pinb, 5
0008ce 940c 08d6                 	jmp gumb_pritisk_loop 
0008d0 f751                          BRNE  l7          ;loop if not zero
0008d1 95da                          DEC   R29         ;decrement mid loop
0008d2 f739                          BRNE  l6          ;loop if not zero
0008d3 95ca                          DEC   R28         ;decrement outer loop
0008d4 f721                          BRNE  l5          ;loop if not zero
0008d5 9508                          RET               ;return to calle
                                 
                                 gumb_pritisk_loop:
0008d6 940e 0353                 	call gumb_pritisk
0008d8 9508                      	ret


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   1 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 407 r17:   0 r18:   2 r19:   7 r20:   2 
r21:  17 r22:  16 r23:   2 r24:  17 r25:   0 r26:   6 r27:  14 r28:   6 
r29:   2 r30:   1 r31:   1 
Registers used: 15 out of 35 (42.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   3 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   1 break :   0 breq  :  13 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   6 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  39 cbi   :  14 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :   0 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 
cpi   :  13 cpse  :   0 dec   :   6 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 inc   :   2 jmp   :  17 
ld    :   0 ldd   :   0 ldi   : 392 lds   :   0 lpm   :   1 lsl   :   0 
lsr   :   0 mov   :  32 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   2 or    :   0 ori   :   0 out   :   6 pop   :   0 
push  :   0 rcall : 807 ret   :  44 reti  :   0 rjmp  :   2 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :   5 sbic  :  16 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   0 
sub   :   1 subi  :   0 swap  :   2 tst   :   0 wdr   :   0 
Instructions used: 24 out of 113 (21.2%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000068 0x0011b2   2970     54   3024   32768   9.2%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 1 warnings
