library verilog;
use verilog.vl_types.all;
entity RstGen is
    port(
        reset           : out    vl_logic
    );
end RstGen;
