{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606013823927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606013823935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 10:57:03 2020 " "Processing started: Sun Nov 22 10:57:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606013823935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606013823935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off study -c study " "Command: quartus_map --read_settings_files=on --write_settings_files=off study -c study" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606013823935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606013824365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606013824365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/20185/desktop/qt_test/project_for_study/rtl/flop.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/20185/desktop/qt_test/project_for_study/rtl/flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flop " "Found entity 1: flop" {  } { { "../rtl/flop.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/project_for_study/rtl/flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606013837385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606013837385 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" study.v(29) " "Verilog HDL syntax error at study.v(29) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../rtl/study.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/project_for_study/rtl/study.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1606013837389 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "study study.v(1) " "Ignored design unit \"study\" at study.v(1) due to previous errors" {  } { { "../rtl/study.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/project_for_study/rtl/study.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1606013837390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/20185/desktop/qt_test/project_for_study/rtl/study.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/20185/desktop/qt_test/project_for_study/rtl/study.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606013837390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/20185/desktop/qt_test/project_for_study/rtl/hardreg_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/20185/desktop/qt_test/project_for_study/rtl/hardreg_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hardreg_top " "Found entity 1: hardreg_top" {  } { { "../rtl/hardreg_top.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/project_for_study/rtl/hardreg_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606013837395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606013837395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/20185/desktop/qt_test/project_for_study/rtl/add_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/20185/desktop/qt_test/project_for_study/rtl/add_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_4b " "Found entity 1: add_4b" {  } { { "../rtl/add_4b.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/project_for_study/rtl/add_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606013837401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606013837401 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "RS.v(11) " "Verilog HDL Compiler Directive error at RS.v(11): missing Compiler Directive" {  } { { "../rtl/RS.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/project_for_study/rtl/RS.v" 11 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Analysis & Synthesis" 0 -1 1606013837405 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "RS RS.v(1) " "Ignored design unit \"RS\" at RS.v(1) due to previous errors" {  } { { "../rtl/RS.v" "" { Text "C:/Users/20185/Desktop/QT_TEST/project_for_study/rtl/RS.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1606013837406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/20185/desktop/qt_test/project_for_study/rtl/rs.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/20185/desktop/qt_test/project_for_study/rtl/rs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606013837406 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606013837456 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 22 10:57:17 2020 " "Processing ended: Sun Nov 22 10:57:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606013837456 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606013837456 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606013837456 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606013837456 ""}
