verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/ec67/hdl" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/34f8/hdl" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/25b7/hdl/verilog" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/896c/hdl/verilog" \
"../../../bd/BD/ip/BD_processing_system7_0_0/sim/BD_processing_system7_0_0.v" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/sim/bd_5c0d.v" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_0/sim/bd_5c0d_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/ec67/hdl" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/34f8/hdl" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/25b7/hdl/verilog" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/896c/hdl/verilog" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_2/sim/bd_5c0d_arsw_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_3/sim/bd_5c0d_rsw_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_4/sim/bd_5c0d_awsw_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_5/sim/bd_5c0d_wsw_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_6/sim/bd_5c0d_bsw_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_7/sim/bd_5c0d_s00mmu_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_8/sim/bd_5c0d_s00tr_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_9/sim/bd_5c0d_s00sic_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_10/sim/bd_5c0d_s00a2s_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_11/sim/bd_5c0d_sarn_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_12/sim/bd_5c0d_srn_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_13/sim/bd_5c0d_s01mmu_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_14/sim/bd_5c0d_s01tr_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_15/sim/bd_5c0d_s01sic_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_16/sim/bd_5c0d_s01a2s_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_17/sim/bd_5c0d_sawn_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_18/sim/bd_5c0d_swn_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_19/sim/bd_5c0d_sbn_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_20/sim/bd_5c0d_m00s2a_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_21/sim/bd_5c0d_m00arn_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_22/sim/bd_5c0d_m00rn_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_23/sim/bd_5c0d_m00awn_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_24/sim/bd_5c0d_m00wn_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_25/sim/bd_5c0d_m00bn_0.sv" \
"../../../bd/BD/ip/BD_axi_smc_0/bd_0/ip/ip_26/sim/bd_5c0d_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/ec67/hdl" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/34f8/hdl" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/25b7/hdl/verilog" --include "../../../../MS2XS_01.srcs/sources_1/bd/BD/ipshared/896c/hdl/verilog" \
"../../../bd/BD/ip/BD_axi_smc_0/sim/BD_axi_smc_0.v" \
"../../../bd/BD/ipshared/0846/src/AU_11x11.v" \
"../../../bd/BD/ipshared/0846/src/AUs.v" \
"../../../bd/BD/ipshared/0846/src/Control.v" \
"../../../bd/BD/ipshared/0846/src/MS2XS.v" \
"../../../bd/BD/ipshared/0846/src/Mems.v" \
"../../../bd/BD/ipshared/0846/src/axis_in.v" \
"../../../bd/BD/ipshared/0846/src/axis_out.v" \
"../../../bd/BD/ipshared/0846/hdl/ms2xs_mult11bit_v1_0.v" \
"../../../bd/BD/ip/BD_ms2xs_mult11bit_0_1/sim/BD_ms2xs_mult11bit_0_1.v" \
"../../../bd/BD/ip/BD_auto_pc_0/sim/BD_auto_pc_0.v" \
"../../../bd/BD/sim/BD.v" \

verilog xil_defaultlib "glbl.v"

nosort
