

================================================================
== Vivado HLS Report for 'Layer_norm'
================================================================
* Date:           Thu Aug 31 04:03:52 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.397 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   424445|   424445| 4.244 ms | 4.244 ms |  424445|  424445|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |       12|       12|         1|          -|          -|    12|    no    |
        |- Loop 2          |       12|       12|         1|          -|          -|    12|    no    |
        |- l_sum_i12       |   110616|   110616|      9218|          -|          -|    12|    no    |
        | + l_j12          |     9216|     9216|        12|          -|          -|   768|    no    |
        |- l_mean_var_i13  |      324|      324|        27|          -|          -|    12|    no    |
        |- l_norm_i14      |   313476|   313476|     26123|          -|          -|    12|    no    |
        | + l_j13          |    26112|    26112|        34|          -|          -|   768|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 17 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 
17 --> 18 44 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 17 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 44 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 54 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%mean = alloca [12 x float], align 16" [kernel.cpp:222]   --->   Operation 88 'alloca' 'mean' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%mean2 = alloca [12 x float], align 16" [kernel.cpp:226]   --->   Operation 89 'alloca' 'mean2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%var = alloca [12 x float], align 16" [kernel.cpp:230]   --->   Operation 90 'alloca' 'var' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 91 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:223]   --->   Operation 91 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%v116_0 = phi i4 [ 0, %0 ], [ %v116, %2 ]"   --->   Operation 92 'phi' 'v116_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (1.30ns)   --->   "%icmp_ln223 = icmp eq i4 %v116_0, -4" [kernel.cpp:223]   --->   Operation 93 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 94 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.73ns)   --->   "%v116 = add i4 %v116_0, 1" [kernel.cpp:223]   --->   Operation 95 'add' 'v116' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln223, label %.preheader3.preheader, label %2" [kernel.cpp:223]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i4 %v116_0 to i64" [kernel.cpp:224]   --->   Operation 97 'zext' 'zext_ln224' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln224" [kernel.cpp:224]   --->   Operation 98 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %mean_addr, align 4" [kernel.cpp:224]   --->   Operation 99 'store' <Predicate = (!icmp_ln223)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:223]   --->   Operation 100 'br' <Predicate = (!icmp_ln223)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.76ns)   --->   "br label %.preheader3" [kernel.cpp:227]   --->   Operation 101 'br' <Predicate = (icmp_ln223)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%v118_0 = phi i4 [ %v118, %3 ], [ 0, %.preheader3.preheader ]"   --->   Operation 102 'phi' 'v118_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.30ns)   --->   "%icmp_ln227 = icmp eq i4 %v118_0, -4" [kernel.cpp:227]   --->   Operation 103 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%empty_383 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 104 'speclooptripcount' 'empty_383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.73ns)   --->   "%v118 = add i4 %v118_0, 1" [kernel.cpp:227]   --->   Operation 105 'add' 'v118' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln227, label %.preheader2.preheader, label %3" [kernel.cpp:227]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i4 %v118_0 to i64" [kernel.cpp:228]   --->   Operation 107 'zext' 'zext_ln228' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%mean2_addr = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln228" [kernel.cpp:228]   --->   Operation 108 'getelementptr' 'mean2_addr' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %mean2_addr, align 4" [kernel.cpp:228]   --->   Operation 109 'store' <Predicate = (!icmp_ln227)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader3" [kernel.cpp:227]   --->   Operation 110 'br' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:231]   --->   Operation 111 'br' <Predicate = (icmp_ln227)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%i12_0 = phi i4 [ %i12, %l_sum_i12_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 112 'phi' 'i12_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.30ns)   --->   "%icmp_ln231 = icmp eq i4 %i12_0, -4" [kernel.cpp:231]   --->   Operation 113 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%empty_384 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 114 'speclooptripcount' 'empty_384' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (1.73ns)   --->   "%i12 = add i4 %i12_0, 1" [kernel.cpp:231]   --->   Operation 115 'add' 'i12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln231, label %.preheader1.preheader, label %l_sum_i12_begin" [kernel.cpp:231]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str29) nounwind" [kernel.cpp:231]   --->   Operation 117 'specloopname' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str29)" [kernel.cpp:231]   --->   Operation 118 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i4 %i12_0 to i64" [kernel.cpp:233]   --->   Operation 119 'zext' 'zext_ln233' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_60 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i12_0, i10 0)" [kernel.cpp:233]   --->   Operation 120 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i14 %tmp_60 to i15" [kernel.cpp:233]   --->   Operation 121 'zext' 'zext_ln233_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_61 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i12_0, i8 0)" [kernel.cpp:233]   --->   Operation 122 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln233_2 = zext i12 %tmp_61 to i15" [kernel.cpp:233]   --->   Operation 123 'zext' 'zext_ln233_2' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (1.81ns)   --->   "%sub_ln233 = sub i15 %zext_ln233_1, %zext_ln233_2" [kernel.cpp:233]   --->   Operation 124 'sub' 'sub_ln233' <Predicate = (!icmp_ln231)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%mean_addr_1 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln233" [kernel.cpp:234]   --->   Operation 125 'getelementptr' 'mean_addr_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%mean2_addr_1 = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln233" [kernel.cpp:239]   --->   Operation 126 'getelementptr' 'mean2_addr_1' <Predicate = (!icmp_ln231)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:232]   --->   Operation 127 'br' <Predicate = (!icmp_ln231)> <Delay = 1.76>
ST_4 : Operation 128 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:244]   --->   Operation 128 'br' <Predicate = (icmp_ln231)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%j12_0 = phi i10 [ 0, %l_sum_i12_begin ], [ %j12, %5 ]"   --->   Operation 129 'phi' 'j12_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.77ns)   --->   "%icmp_ln232 = icmp eq i10 %j12_0, -256" [kernel.cpp:232]   --->   Operation 130 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%empty_385 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 131 'speclooptripcount' 'empty_385' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.73ns)   --->   "%j12 = add i10 %j12_0, 1" [kernel.cpp:232]   --->   Operation 132 'add' 'j12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %l_sum_i12_end, label %5" [kernel.cpp:232]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln233_3 = zext i10 %j12_0 to i15" [kernel.cpp:233]   --->   Operation 134 'zext' 'zext_ln233_3' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (1.94ns)   --->   "%add_ln233 = add i15 %sub_ln233, %zext_ln233_3" [kernel.cpp:233]   --->   Operation 135 'add' 'add_ln233' <Predicate = (!icmp_ln232)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i15 %add_ln233 to i64" [kernel.cpp:233]   --->   Operation 136 'sext' 'sext_ln233' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%v111_addr = getelementptr [9216 x float]* %v111, i64 0, i64 %sext_ln233" [kernel.cpp:233]   --->   Operation 137 'getelementptr' 'v111_addr' <Predicate = (!icmp_ln232)> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (3.25ns)   --->   "%v122 = load float* %v111_addr, align 4" [kernel.cpp:233]   --->   Operation 138 'load' 'v122' <Predicate = (!icmp_ln232)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 139 [2/2] (2.32ns)   --->   "%v123 = load float* %mean_addr_1, align 4" [kernel.cpp:234]   --->   Operation 139 'load' 'v123' <Predicate = (!icmp_ln232)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%empty_386 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str29, i32 %tmp_1)" [kernel.cpp:243]   --->   Operation 140 'specregionend' 'empty_386' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:231]   --->   Operation 141 'br' <Predicate = (icmp_ln232)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 142 [1/2] (3.25ns)   --->   "%v122 = load float* %v111_addr, align 4" [kernel.cpp:233]   --->   Operation 142 'load' 'v122' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 143 [1/2] (2.32ns)   --->   "%v123 = load float* %mean_addr_1, align 4" [kernel.cpp:234]   --->   Operation 143 'load' 'v123' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 144 [5/5] (7.25ns)   --->   "%v124 = fadd float %v123, %v122" [kernel.cpp:235]   --->   Operation 144 'fadd' 'v124' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [4/4] (5.70ns)   --->   "%v126 = fmul float %v122, %v122" [kernel.cpp:238]   --->   Operation 145 'fmul' 'v126' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 146 [4/5] (7.25ns)   --->   "%v124 = fadd float %v123, %v122" [kernel.cpp:235]   --->   Operation 146 'fadd' 'v124' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [3/4] (5.70ns)   --->   "%v126 = fmul float %v122, %v122" [kernel.cpp:238]   --->   Operation 147 'fmul' 'v126' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 148 [3/5] (7.25ns)   --->   "%v124 = fadd float %v123, %v122" [kernel.cpp:235]   --->   Operation 148 'fadd' 'v124' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [2/4] (5.70ns)   --->   "%v126 = fmul float %v122, %v122" [kernel.cpp:238]   --->   Operation 149 'fmul' 'v126' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [2/2] (2.32ns)   --->   "%v127 = load float* %mean2_addr_1, align 4" [kernel.cpp:239]   --->   Operation 150 'load' 'v127' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 151 [2/5] (7.25ns)   --->   "%v124 = fadd float %v123, %v122" [kernel.cpp:235]   --->   Operation 151 'fadd' 'v124' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/4] (5.70ns)   --->   "%v126 = fmul float %v122, %v122" [kernel.cpp:238]   --->   Operation 152 'fmul' 'v126' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 153 [1/2] (2.32ns)   --->   "%v127 = load float* %mean2_addr_1, align 4" [kernel.cpp:239]   --->   Operation 153 'load' 'v127' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 154 [1/5] (7.25ns)   --->   "%v124 = fadd float %v123, %v122" [kernel.cpp:235]   --->   Operation 154 'fadd' 'v124' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [5/5] (7.25ns)   --->   "%v128 = fadd float %v127, %v126" [kernel.cpp:240]   --->   Operation 155 'fadd' 'v128' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 156 [1/1] (2.32ns)   --->   "store float %v124, float* %mean_addr_1, align 4" [kernel.cpp:236]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_12 : Operation 157 [4/5] (7.25ns)   --->   "%v128 = fadd float %v127, %v126" [kernel.cpp:240]   --->   Operation 157 'fadd' 'v128' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 158 [3/5] (7.25ns)   --->   "%v128 = fadd float %v127, %v126" [kernel.cpp:240]   --->   Operation 158 'fadd' 'v128' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 159 [2/5] (7.25ns)   --->   "%v128 = fadd float %v127, %v126" [kernel.cpp:240]   --->   Operation 159 'fadd' 'v128' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 160 [1/5] (7.25ns)   --->   "%v128 = fadd float %v127, %v126" [kernel.cpp:240]   --->   Operation 160 'fadd' 'v128' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str30) nounwind" [kernel.cpp:232]   --->   Operation 161 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (2.32ns)   --->   "store float %v128, float* %mean2_addr_1, align 4" [kernel.cpp:241]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:232]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 2.32>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%i13_0 = phi i4 [ %i13, %6 ], [ 0, %.preheader1.preheader ]"   --->   Operation 164 'phi' 'i13_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (1.30ns)   --->   "%icmp_ln244 = icmp eq i4 %i13_0, -4" [kernel.cpp:244]   --->   Operation 165 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 166 'speclooptripcount' 'empty_387' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (1.73ns)   --->   "%i13 = add i4 %i13_0, 1" [kernel.cpp:244]   --->   Operation 167 'add' 'i13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %.preheader.preheader, label %6" [kernel.cpp:244]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i4 %i13_0 to i64" [kernel.cpp:245]   --->   Operation 169 'zext' 'zext_ln245' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%mean_addr_2 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln245" [kernel.cpp:245]   --->   Operation 170 'getelementptr' 'mean_addr_2' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_17 : Operation 171 [2/2] (2.32ns)   --->   "%v130 = load float* %mean_addr_2, align 4" [kernel.cpp:246]   --->   Operation 171 'load' 'v130' <Predicate = (!icmp_ln244)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 172 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:257]   --->   Operation 172 'br' <Predicate = (icmp_ln244)> <Delay = 1.76>

State 18 <SV = 5> <Delay = 8.39>
ST_18 : Operation 173 [1/2] (2.32ns)   --->   "%v130 = load float* %mean_addr_2, align 4" [kernel.cpp:246]   --->   Operation 173 'load' 'v130' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_18 : Operation 174 [16/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 174 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 6.07>
ST_19 : Operation 175 [15/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 175 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 7> <Delay = 6.07>
ST_20 : Operation 176 [14/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 176 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 8> <Delay = 6.07>
ST_21 : Operation 177 [13/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 177 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%mean2_addr_2 = getelementptr inbounds [12 x float]* %mean2, i64 0, i64 %zext_ln245" [kernel.cpp:248]   --->   Operation 178 'getelementptr' 'mean2_addr_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 179 [2/2] (2.32ns)   --->   "%v132 = load float* %mean2_addr_2, align 4" [kernel.cpp:249]   --->   Operation 179 'load' 'v132' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 22 <SV = 9> <Delay = 8.39>
ST_22 : Operation 180 [12/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 180 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 181 [1/2] (2.32ns)   --->   "%v132 = load float* %mean2_addr_2, align 4" [kernel.cpp:249]   --->   Operation 181 'load' 'v132' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 182 [16/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 182 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 10> <Delay = 6.07>
ST_23 : Operation 183 [11/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 183 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 184 [15/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 184 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 11> <Delay = 6.07>
ST_24 : Operation 185 [10/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 185 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 186 [14/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 186 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 12> <Delay = 6.07>
ST_25 : Operation 187 [9/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 187 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 188 [13/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 188 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 13> <Delay = 6.07>
ST_26 : Operation 189 [8/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 189 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 190 [12/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 190 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 14> <Delay = 6.07>
ST_27 : Operation 191 [7/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 191 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 192 [11/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 192 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 6.07>
ST_28 : Operation 193 [6/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 193 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 194 [10/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 194 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 16> <Delay = 6.07>
ST_29 : Operation 195 [5/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 195 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 196 [9/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 196 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 17> <Delay = 6.07>
ST_30 : Operation 197 [4/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 197 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 198 [8/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 198 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 18> <Delay = 6.07>
ST_31 : Operation 199 [3/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 199 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 200 [7/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 200 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 19> <Delay = 6.07>
ST_32 : Operation 201 [2/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 201 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 202 [6/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 202 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 20> <Delay = 8.39>
ST_33 : Operation 203 [1/16] (6.07ns)   --->   "%v131 = fdiv float %v130, 7.680000e+02" [kernel.cpp:246]   --->   Operation 203 'fdiv' 'v131' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 204 [1/1] (2.32ns)   --->   "store float %v131, float* %mean_addr_2, align 4" [kernel.cpp:247]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 205 [5/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 205 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 21> <Delay = 6.07>
ST_34 : Operation 206 [4/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 206 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 207 [4/4] (5.70ns)   --->   "%v136 = fmul float %v131, %v131" [kernel.cpp:253]   --->   Operation 207 'fmul' 'v136' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 22> <Delay = 6.07>
ST_35 : Operation 208 [3/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 208 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 209 [3/4] (5.70ns)   --->   "%v136 = fmul float %v131, %v131" [kernel.cpp:253]   --->   Operation 209 'fmul' 'v136' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 23> <Delay = 6.07>
ST_36 : Operation 210 [2/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 210 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 211 [2/4] (5.70ns)   --->   "%v136 = fmul float %v131, %v131" [kernel.cpp:253]   --->   Operation 211 'fmul' 'v136' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 24> <Delay = 8.39>
ST_37 : Operation 212 [1/16] (6.07ns)   --->   "%v133 = fdiv float %v132, 7.680000e+02" [kernel.cpp:249]   --->   Operation 212 'fdiv' 'v133' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 213 [1/1] (2.32ns)   --->   "store float %v133, float* %mean2_addr_2, align 4" [kernel.cpp:250]   --->   Operation 213 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_37 : Operation 214 [1/4] (5.70ns)   --->   "%v136 = fmul float %v131, %v131" [kernel.cpp:253]   --->   Operation 214 'fmul' 'v136' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 25> <Delay = 7.25>
ST_38 : Operation 215 [5/5] (7.25ns)   --->   "%v137 = fsub float %v133, %v136" [kernel.cpp:254]   --->   Operation 215 'fsub' 'v137' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 26> <Delay = 7.25>
ST_39 : Operation 216 [4/5] (7.25ns)   --->   "%v137 = fsub float %v133, %v136" [kernel.cpp:254]   --->   Operation 216 'fsub' 'v137' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 27> <Delay = 7.25>
ST_40 : Operation 217 [3/5] (7.25ns)   --->   "%v137 = fsub float %v133, %v136" [kernel.cpp:254]   --->   Operation 217 'fsub' 'v137' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 28> <Delay = 7.25>
ST_41 : Operation 218 [2/5] (7.25ns)   --->   "%v137 = fsub float %v133, %v136" [kernel.cpp:254]   --->   Operation 218 'fsub' 'v137' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 29> <Delay = 7.25>
ST_42 : Operation 219 [1/5] (7.25ns)   --->   "%v137 = fsub float %v133, %v136" [kernel.cpp:254]   --->   Operation 219 'fsub' 'v137' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 30> <Delay = 2.32>
ST_43 : Operation 220 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str31) nounwind" [kernel.cpp:244]   --->   Operation 220 'specloopname' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 221 [1/1] (0.00ns)   --->   "%var_addr = getelementptr inbounds [12 x float]* %var, i64 0, i64 %zext_ln245" [kernel.cpp:255]   --->   Operation 221 'getelementptr' 'var_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 222 [1/1] (2.32ns)   --->   "store float %v137, float* %var_addr, align 4" [kernel.cpp:255]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_43 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:244]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 5> <Delay = 2.32>
ST_44 : Operation 224 [1/1] (0.00ns)   --->   "%i14_0 = phi i4 [ %i14, %l_norm_i14_end ], [ 0, %.preheader.preheader ]"   --->   Operation 224 'phi' 'i14_0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 225 [1/1] (1.30ns)   --->   "%icmp_ln257 = icmp eq i4 %i14_0, -4" [kernel.cpp:257]   --->   Operation 225 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 226 [1/1] (0.00ns)   --->   "%empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 226 'speclooptripcount' 'empty_388' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 227 [1/1] (1.73ns)   --->   "%i14 = add i4 %i14_0, 1" [kernel.cpp:257]   --->   Operation 227 'add' 'i14' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %icmp_ln257, label %9, label %l_norm_i14_begin" [kernel.cpp:257]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i4 %i14_0 to i64" [kernel.cpp:260]   --->   Operation 229 'zext' 'zext_ln260' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_44 : Operation 230 [1/1] (0.00ns)   --->   "%mean_addr_3 = getelementptr inbounds [12 x float]* %mean, i64 0, i64 %zext_ln260" [kernel.cpp:261]   --->   Operation 230 'getelementptr' 'mean_addr_3' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_44 : Operation 231 [2/2] (2.32ns)   --->   "%v142 = load float* %mean_addr_3, align 4" [kernel.cpp:261]   --->   Operation 231 'load' 'v142' <Predicate = (!icmp_ln257)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_44 : Operation 232 [1/1] (0.00ns)   --->   "%var_addr_1 = getelementptr inbounds [12 x float]* %var, i64 0, i64 %zext_ln260" [kernel.cpp:264]   --->   Operation 232 'getelementptr' 'var_addr_1' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_44 : Operation 233 [2/2] (2.32ns)   --->   "%v145 = load float* %var_addr_1, align 4" [kernel.cpp:264]   --->   Operation 233 'load' 'v145' <Predicate = (!icmp_ln257)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_44 : Operation 234 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:273]   --->   Operation 234 'ret' <Predicate = (icmp_ln257)> <Delay = 0.00>

State 45 <SV = 6> <Delay = 6.75>
ST_45 : Operation 235 [1/2] (2.32ns)   --->   "%v142 = load float* %mean_addr_3, align 4" [kernel.cpp:261]   --->   Operation 235 'load' 'v142' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_45 : Operation 236 [1/2] (2.32ns)   --->   "%v145 = load float* %var_addr_1, align 4" [kernel.cpp:264]   --->   Operation 236 'load' 'v145' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_45 : Operation 237 [2/2] (4.43ns)   --->   "%tmp = fpext float %v145 to double" [kernel.cpp:265]   --->   Operation 237 'fpext' 'tmp' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 7> <Delay = 4.43>
ST_46 : Operation 238 [1/2] (4.43ns)   --->   "%tmp = fpext float %v145 to double" [kernel.cpp:265]   --->   Operation 238 'fpext' 'tmp' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 8> <Delay = 8.23>
ST_47 : Operation 239 [5/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 1.000000e-05" [kernel.cpp:265]   --->   Operation 239 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 9> <Delay = 8.23>
ST_48 : Operation 240 [4/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 1.000000e-05" [kernel.cpp:265]   --->   Operation 240 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 10> <Delay = 8.23>
ST_49 : Operation 241 [3/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 1.000000e-05" [kernel.cpp:265]   --->   Operation 241 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 11> <Delay = 8.23>
ST_50 : Operation 242 [2/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 1.000000e-05" [kernel.cpp:265]   --->   Operation 242 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 12> <Delay = 8.23>
ST_51 : Operation 243 [1/5] (8.23ns)   --->   "%tmp_s = fadd double %tmp, 1.000000e-05" [kernel.cpp:265]   --->   Operation 243 'dadd' 'tmp_s' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 13> <Delay = 5.20>
ST_52 : Operation 244 [2/2] (5.20ns)   --->   "%v146 = fptrunc double %tmp_s to float" [kernel.cpp:265]   --->   Operation 244 'fptrunc' 'v146' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 14> <Delay = 5.20>
ST_53 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str32) nounwind" [kernel.cpp:257]   --->   Operation 245 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str32)" [kernel.cpp:257]   --->   Operation 246 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_62 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i14_0, i10 0)" [kernel.cpp:260]   --->   Operation 247 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i14 %tmp_62 to i15" [kernel.cpp:260]   --->   Operation 248 'zext' 'zext_ln260_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_63 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i14_0, i8 0)" [kernel.cpp:260]   --->   Operation 249 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln260_2 = zext i12 %tmp_63 to i15" [kernel.cpp:260]   --->   Operation 250 'zext' 'zext_ln260_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 251 [1/1] (1.81ns)   --->   "%sub_ln260 = sub i15 %zext_ln260_1, %zext_ln260_2" [kernel.cpp:260]   --->   Operation 251 'sub' 'sub_ln260' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 252 [1/2] (5.20ns)   --->   "%v146 = fptrunc double %tmp_s to float" [kernel.cpp:265]   --->   Operation 252 'fptrunc' 'v146' <Predicate = true> <Delay = 5.20> <Core = "Double2Float">   --->   Core 123 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 253 [1/1] (1.76ns)   --->   "br label %7" [kernel.cpp:258]   --->   Operation 253 'br' <Predicate = true> <Delay = 1.76>

State 54 <SV = 15> <Delay = 8.12>
ST_54 : Operation 254 [1/1] (0.00ns)   --->   "%j13_0 = phi i10 [ 0, %l_norm_i14_begin ], [ %j13, %8 ]"   --->   Operation 254 'phi' 'j13_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 255 [1/1] (1.77ns)   --->   "%icmp_ln258 = icmp eq i10 %j13_0, -256" [kernel.cpp:258]   --->   Operation 255 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 256 [1/1] (0.00ns)   --->   "%empty_389 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 256 'speclooptripcount' 'empty_389' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 257 [1/1] (1.73ns)   --->   "%j13 = add i10 %j13_0, 1" [kernel.cpp:258]   --->   Operation 257 'add' 'j13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %icmp_ln258, label %l_norm_i14_end, label %8" [kernel.cpp:258]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 259 [12/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 259 'fsqrt' 'v147' <Predicate = (!icmp_ln258)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 260 [1/1] (0.00ns)   --->   "%empty_390 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str32, i32 %tmp_2)" [kernel.cpp:272]   --->   Operation 260 'specregionend' 'empty_390' <Predicate = (icmp_ln258)> <Delay = 0.00>
ST_54 : Operation 261 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:257]   --->   Operation 261 'br' <Predicate = (icmp_ln258)> <Delay = 0.00>

State 55 <SV = 16> <Delay = 8.12>
ST_55 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln260_3 = zext i10 %j13_0 to i15" [kernel.cpp:260]   --->   Operation 262 'zext' 'zext_ln260_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 263 [1/1] (1.94ns)   --->   "%add_ln260 = add i15 %sub_ln260, %zext_ln260_3" [kernel.cpp:260]   --->   Operation 263 'add' 'add_ln260' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i15 %add_ln260 to i64" [kernel.cpp:260]   --->   Operation 264 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 265 [1/1] (0.00ns)   --->   "%v111_addr_1 = getelementptr [9216 x float]* %v111, i64 0, i64 %sext_ln260" [kernel.cpp:260]   --->   Operation 265 'getelementptr' 'v111_addr_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 266 [2/2] (3.25ns)   --->   "%v141 = load float* %v111_addr_1, align 4" [kernel.cpp:260]   --->   Operation 266 'load' 'v141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_55 : Operation 267 [11/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 267 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 17> <Delay = 8.12>
ST_56 : Operation 268 [1/2] (3.25ns)   --->   "%v141 = load float* %v111_addr_1, align 4" [kernel.cpp:260]   --->   Operation 268 'load' 'v141' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_56 : Operation 269 [10/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 269 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 18> <Delay = 8.12>
ST_57 : Operation 270 [5/5] (7.25ns)   --->   "%v143 = fsub float %v141, %v142" [kernel.cpp:262]   --->   Operation 270 'fsub' 'v143' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 271 [9/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 271 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 19> <Delay = 8.12>
ST_58 : Operation 272 [4/5] (7.25ns)   --->   "%v143 = fsub float %v141, %v142" [kernel.cpp:262]   --->   Operation 272 'fsub' 'v143' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 273 [8/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 273 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 20> <Delay = 8.12>
ST_59 : Operation 274 [3/5] (7.25ns)   --->   "%v143 = fsub float %v141, %v142" [kernel.cpp:262]   --->   Operation 274 'fsub' 'v143' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 275 [7/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 275 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 21> <Delay = 8.12>
ST_60 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i10 %j13_0 to i64" [kernel.cpp:259]   --->   Operation 276 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 277 [1/1] (0.00ns)   --->   "%v112_addr = getelementptr [768 x float]* %v112, i64 0, i64 %zext_ln259" [kernel.cpp:259]   --->   Operation 277 'getelementptr' 'v112_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 278 [2/2] (3.25ns)   --->   "%v140 = load float* %v112_addr, align 4" [kernel.cpp:259]   --->   Operation 278 'load' 'v140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_60 : Operation 279 [2/5] (7.25ns)   --->   "%v143 = fsub float %v141, %v142" [kernel.cpp:262]   --->   Operation 279 'fsub' 'v143' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 280 [6/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 280 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 281 [1/1] (0.00ns)   --->   "%v113_addr = getelementptr [768 x float]* %v113, i64 0, i64 %zext_ln259" [kernel.cpp:268]   --->   Operation 281 'getelementptr' 'v113_addr' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 282 [2/2] (3.25ns)   --->   "%v149 = load float* %v113_addr, align 4" [kernel.cpp:268]   --->   Operation 282 'load' 'v149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 61 <SV = 22> <Delay = 8.12>
ST_61 : Operation 283 [1/2] (3.25ns)   --->   "%v140 = load float* %v112_addr, align 4" [kernel.cpp:259]   --->   Operation 283 'load' 'v140' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_61 : Operation 284 [1/5] (7.25ns)   --->   "%v143 = fsub float %v141, %v142" [kernel.cpp:262]   --->   Operation 284 'fsub' 'v143' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 285 [5/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 285 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 286 [1/2] (3.25ns)   --->   "%v149 = load float* %v113_addr, align 4" [kernel.cpp:268]   --->   Operation 286 'load' 'v149' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 62 <SV = 23> <Delay = 8.12>
ST_62 : Operation 287 [4/4] (5.70ns)   --->   "%v144 = fmul float %v140, %v143" [kernel.cpp:263]   --->   Operation 287 'fmul' 'v144' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 288 [4/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 288 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 24> <Delay = 8.12>
ST_63 : Operation 289 [3/4] (5.70ns)   --->   "%v144 = fmul float %v140, %v143" [kernel.cpp:263]   --->   Operation 289 'fmul' 'v144' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 290 [3/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 290 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 25> <Delay = 8.12>
ST_64 : Operation 291 [2/4] (5.70ns)   --->   "%v144 = fmul float %v140, %v143" [kernel.cpp:263]   --->   Operation 291 'fmul' 'v144' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 292 [2/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 292 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 26> <Delay = 8.12>
ST_65 : Operation 293 [1/4] (5.70ns)   --->   "%v144 = fmul float %v140, %v143" [kernel.cpp:263]   --->   Operation 293 'fmul' 'v144' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 294 [1/12] (8.12ns)   --->   "%v147 = call float @llvm.sqrt.f32(float %v146) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266]   --->   Operation 294 'fsqrt' 'v147' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 27> <Delay = 6.07>
ST_66 : Operation 295 [16/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 295 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 28> <Delay = 6.07>
ST_67 : Operation 296 [15/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 296 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 29> <Delay = 6.07>
ST_68 : Operation 297 [14/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 297 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 30> <Delay = 6.07>
ST_69 : Operation 298 [13/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 298 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 31> <Delay = 6.07>
ST_70 : Operation 299 [12/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 299 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 32> <Delay = 6.07>
ST_71 : Operation 300 [11/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 300 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 33> <Delay = 6.07>
ST_72 : Operation 301 [10/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 301 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 34> <Delay = 6.07>
ST_73 : Operation 302 [9/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 302 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 35> <Delay = 6.07>
ST_74 : Operation 303 [8/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 303 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 36> <Delay = 6.07>
ST_75 : Operation 304 [7/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 304 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 37> <Delay = 6.07>
ST_76 : Operation 305 [6/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 305 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 38> <Delay = 6.07>
ST_77 : Operation 306 [5/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 306 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 39> <Delay = 6.07>
ST_78 : Operation 307 [4/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 307 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 40> <Delay = 6.07>
ST_79 : Operation 308 [3/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 308 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 41> <Delay = 6.07>
ST_80 : Operation 309 [2/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 309 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 42> <Delay = 6.07>
ST_81 : Operation 310 [1/16] (6.07ns)   --->   "%v148 = fdiv float %v144, %v147" [kernel.cpp:267]   --->   Operation 310 'fdiv' 'v148' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 43> <Delay = 7.25>
ST_82 : Operation 311 [5/5] (7.25ns)   --->   "%v150 = fadd float %v148, %v149" [kernel.cpp:269]   --->   Operation 311 'fadd' 'v150' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 44> <Delay = 7.25>
ST_83 : Operation 312 [4/5] (7.25ns)   --->   "%v150 = fadd float %v148, %v149" [kernel.cpp:269]   --->   Operation 312 'fadd' 'v150' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 45> <Delay = 7.25>
ST_84 : Operation 313 [3/5] (7.25ns)   --->   "%v150 = fadd float %v148, %v149" [kernel.cpp:269]   --->   Operation 313 'fadd' 'v150' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 46> <Delay = 7.25>
ST_85 : Operation 314 [2/5] (7.25ns)   --->   "%v150 = fadd float %v148, %v149" [kernel.cpp:269]   --->   Operation 314 'fadd' 'v150' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 47> <Delay = 7.25>
ST_86 : Operation 315 [1/5] (7.25ns)   --->   "%v150 = fadd float %v148, %v149" [kernel.cpp:269]   --->   Operation 315 'fadd' 'v150' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 48> <Delay = 3.25>
ST_87 : Operation 316 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str33) nounwind" [kernel.cpp:258]   --->   Operation 316 'specloopname' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 317 [1/1] (0.00ns)   --->   "%v114_addr = getelementptr [9216 x float]* %v114, i64 0, i64 %sext_ln260" [kernel.cpp:270]   --->   Operation 317 'getelementptr' 'v114_addr' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 318 [1/1] (3.25ns)   --->   "store float %v150, float* %v114_addr, align 4" [kernel.cpp:270]   --->   Operation 318 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_87 : Operation 319 [1/1] (0.00ns)   --->   "br label %7" [kernel.cpp:258]   --->   Operation 319 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v116') with incoming values : ('v116', kernel.cpp:223) [10]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v116') with incoming values : ('v116', kernel.cpp:223) [10]  (0 ns)
	'getelementptr' operation ('mean_addr', kernel.cpp:224) [17]  (0 ns)
	'store' operation ('store_ln224', kernel.cpp:224) of constant 0 on array 'mean', kernel.cpp:222 [18]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v118') with incoming values : ('v118', kernel.cpp:227) [23]  (0 ns)
	'getelementptr' operation ('mean2_addr', kernel.cpp:228) [30]  (0 ns)
	'store' operation ('store_ln228', kernel.cpp:228) of constant 0 on array 'mean2', kernel.cpp:226 [31]  (2.32 ns)

 <State 4>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i12') with incoming values : ('i12', kernel.cpp:231) [36]  (0 ns)
	'sub' operation ('sub_ln233', kernel.cpp:233) [49]  (1.81 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j12') with incoming values : ('j12', kernel.cpp:232) [54]  (0 ns)
	'add' operation ('add_ln233', kernel.cpp:233) [62]  (1.94 ns)
	'getelementptr' operation ('v111_addr', kernel.cpp:233) [64]  (0 ns)
	'load' operation ('v122', kernel.cpp:233) on array 'v111' [65]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('v122', kernel.cpp:233) on array 'v111' [65]  (3.25 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v124', kernel.cpp:235) [67]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v124', kernel.cpp:235) [67]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v124', kernel.cpp:235) [67]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v124', kernel.cpp:235) [67]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v124', kernel.cpp:235) [67]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v128', kernel.cpp:240) [71]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v128', kernel.cpp:240) [71]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v128', kernel.cpp:240) [71]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v128', kernel.cpp:240) [71]  (7.26 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln241', kernel.cpp:241) of variable 'v128', kernel.cpp:240 on array 'mean2', kernel.cpp:226 [72]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i13') with incoming values : ('i13', kernel.cpp:244) [80]  (0 ns)
	'getelementptr' operation ('mean_addr_2', kernel.cpp:245) [88]  (0 ns)
	'load' operation ('v130', kernel.cpp:246) on array 'mean', kernel.cpp:222 [89]  (2.32 ns)

 <State 18>: 8.4ns
The critical path consists of the following:
	'load' operation ('v130', kernel.cpp:246) on array 'mean', kernel.cpp:222 [89]  (2.32 ns)
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 22>: 8.4ns
The critical path consists of the following:
	'load' operation ('v132', kernel.cpp:249) on array 'mean2', kernel.cpp:226 [93]  (2.32 ns)
	'fdiv' operation ('v133', kernel.cpp:249) [94]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)

 <State 33>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v131', kernel.cpp:246) [90]  (6.08 ns)
	'store' operation ('store_ln247', kernel.cpp:247) of variable 'v131', kernel.cpp:246 on array 'mean', kernel.cpp:222 [91]  (2.32 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v133', kernel.cpp:249) [94]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v133', kernel.cpp:249) [94]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v133', kernel.cpp:249) [94]  (6.08 ns)

 <State 37>: 8.4ns
The critical path consists of the following:
	'fdiv' operation ('v133', kernel.cpp:249) [94]  (6.08 ns)
	'store' operation ('store_ln250', kernel.cpp:250) of variable 'v133', kernel.cpp:249 on array 'mean2', kernel.cpp:226 [95]  (2.32 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v137', kernel.cpp:254) [97]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v137', kernel.cpp:254) [97]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v137', kernel.cpp:254) [97]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v137', kernel.cpp:254) [97]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('v137', kernel.cpp:254) [97]  (7.26 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('var_addr', kernel.cpp:255) [98]  (0 ns)
	'store' operation ('store_ln255', kernel.cpp:255) of variable 'v137', kernel.cpp:254 on array 'var', kernel.cpp:230 [99]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i14') with incoming values : ('i14', kernel.cpp:257) [104]  (0 ns)
	'getelementptr' operation ('mean_addr_3', kernel.cpp:261) [118]  (0 ns)
	'load' operation ('v142', kernel.cpp:261) on array 'mean', kernel.cpp:222 [119]  (2.32 ns)

 <State 45>: 6.76ns
The critical path consists of the following:
	'load' operation ('v145', kernel.cpp:264) on array 'var', kernel.cpp:230 [121]  (2.32 ns)
	'fpext' operation ('tmp', kernel.cpp:265) [122]  (4.44 ns)

 <State 46>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('tmp', kernel.cpp:265) [122]  (4.44 ns)

 <State 47>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', kernel.cpp:265) [123]  (8.23 ns)

 <State 48>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', kernel.cpp:265) [123]  (8.23 ns)

 <State 49>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', kernel.cpp:265) [123]  (8.23 ns)

 <State 50>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', kernel.cpp:265) [123]  (8.23 ns)

 <State 51>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('tmp_s', kernel.cpp:265) [123]  (8.23 ns)

 <State 52>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v146', kernel.cpp:265) [124]  (5.2 ns)

 <State 53>: 5.2ns
The critical path consists of the following:
	'fptrunc' operation ('v146', kernel.cpp:265) [124]  (5.2 ns)

 <State 54>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 55>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 56>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 57>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 58>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 59>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 60>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 61>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 62>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 63>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 64>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 65>: 8.13ns
The critical path consists of the following:
	'fsqrt' operation ('v147', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:416->kernel.cpp:266) [145]  (8.13 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 72>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 73>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 74>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 75>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 76>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 77>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 78>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 79>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 80>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 81>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v148', kernel.cpp:267) [146]  (6.08 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v150', kernel.cpp:269) [149]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v150', kernel.cpp:269) [149]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v150', kernel.cpp:269) [149]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v150', kernel.cpp:269) [149]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v150', kernel.cpp:269) [149]  (7.26 ns)

 <State 87>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v114_addr', kernel.cpp:270) [139]  (0 ns)
	'store' operation ('store_ln270', kernel.cpp:270) of variable 'v150', kernel.cpp:269 on array 'v114' [150]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
