// Seed: 1493184299
module module_0 (
    output tri1  id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3
);
  assign module_1.id_7 = 0;
  assign id_0 = (-1 == 1'b0) - -1;
  assign id_1 = 1;
  logic id_5;
  ;
  logic [1 : -1] id_6;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input wor id_2,
    input supply0 id_3,
    output tri id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    input wire id_8,
    output logic id_9,
    output logic id_10
);
  assign id_10 = id_7;
  always_latch @(posedge id_2 or id_8) begin : LABEL_0
    id_10 <= #id_3(1);
    id_9 = "";
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_7,
      id_7
  );
endmodule
