{
  "design": {
    "design_info": {
      "boundary_crc": "0x6848D106303DE180",
      "device": "xc7z010clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "axi_isa_0": "",
      "clk_wiz_0": "",
      "rst_ps_0_50M": "",
      "ps7_0_axi_periph_1": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "axi_isa_1": "",
      "xlconcat_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "irq5": {
        "direction": "I"
      },
      "dir_isa_in": {
        "direction": "O"
      },
      "dir_isa_out": {
        "direction": "O"
      },
      "dir_isa_sa1": {
        "direction": "O"
      },
      "dir_isa_sa2": {
        "direction": "O"
      },
      "dir_isa_sd1": {
        "direction": "O"
      },
      "dir_isa_sd2": {
        "direction": "O"
      },
      "iocs16": {
        "direction": "I"
      },
      "isa_aen": {
        "direction": "O"
      },
      "isa_ior": {
        "direction": "O"
      },
      "isa_iow": {
        "direction": "O"
      },
      "isa_rst_drv": {
        "direction": "O"
      },
      "isa_sa": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "isa_sd_in": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "isa_sd_out": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "isa_tri_en": {
        "direction": "O"
      },
      "oe_isa_in": {
        "direction": "O"
      },
      "oe_isa_out": {
        "direction": "O"
      },
      "oe_isa_sa1": {
        "direction": "O"
      },
      "oe_isa_sa2": {
        "direction": "O"
      },
      "oe_isa_sd1": {
        "direction": "O"
      },
      "oe_isa_sd2": {
        "direction": "O"
      },
      "oe_isa_sd1_1": {
        "direction": "O"
      },
      "oe_isa_sd2_1": {
        "direction": "O"
      },
      "oe_isa_sa2_1": {
        "direction": "O"
      },
      "oe_isa_sa1_1": {
        "direction": "O"
      },
      "oe_isa_in_1": {
        "direction": "O"
      },
      "oe_isa_out_1": {
        "direction": "O"
      },
      "dir_isa_sd1_1": {
        "direction": "O"
      },
      "dir_isa_sd2_1": {
        "direction": "O"
      },
      "dir_isa_sa1_1": {
        "direction": "O"
      },
      "dir_isa_sa2_1": {
        "direction": "O"
      },
      "dir_isa_in_1": {
        "direction": "O"
      },
      "dir_isa_out_1": {
        "direction": "O"
      },
      "isa_sa_1": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "isa_iow_1": {
        "direction": "O"
      },
      "isa_ior_1": {
        "direction": "O"
      },
      "isa_rst_drv_1": {
        "direction": "O"
      },
      "isa_aen_1": {
        "direction": "O"
      },
      "isa_sd_out_1": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "isa_tri_en_1": {
        "direction": "O"
      },
      "isa_sd_in_1": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "iocs16_1": {
        "direction": "I"
      },
      "irq5_1": {
        "direction": "I"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_1_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#SD 0#UART 1#UART 1#unassigned#unassigned#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#cd#tx#rx#unassigned#unassigned#mdc#mdio"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-125"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          }
        }
      },
      "axi_isa_0": {
        "vlnv": "xilinx.com:user:axi_isa:1.0",
        "xci_name": "design_1_axi_isa_0_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_1_1",
        "parameters": {
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "rst_ps_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "4"
          },
          "C_NUM_PERP_ARESETN": {
            "value": "2"
          },
          "C_NUM_PERP_RST": {
            "value": "1"
          }
        }
      },
      "ps7_0_axi_periph_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_0_0",
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "1"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "1"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "1"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "1"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "1"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "1"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_isa_1": {
        "vlnv": "xilinx.com:user:axi_isa:1.0",
        "xci_name": "design_1_axi_isa_1_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_0"
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "ps7_0_axi_periph_1_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph_1/M01_AXI",
          "axi_isa_1/s00_axi"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "ps7_0_axi_periph_1_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph_1/M00_AXI",
          "axi_isa_0/s00_axi"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "ps7_0_axi_periph_1/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_isa_0/s00_axi_aclk",
          "clk_wiz_0/clk_in1",
          "rst_ps_0_50M/slowest_sync_clk",
          "ps7_0_axi_periph_1/ACLK",
          "ps7_0_axi_periph_1/S00_ACLK",
          "ps7_0_axi_periph_1/M01_ACLK",
          "ps7_0_axi_periph_1/M00_ACLK",
          "axi_isa_1/s00_axi_aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps_0_50M/ext_reset_in",
          "clk_wiz_0/resetn"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps_0_50M/peripheral_aresetn",
          "axi_isa_0/s00_axi_aresetn",
          "ps7_0_axi_periph_1/S00_ARESETN",
          "ps7_0_axi_periph_1/M01_ARESETN",
          "ps7_0_axi_periph_1/M00_ARESETN",
          "axi_isa_1/s00_axi_aresetn"
        ]
      },
      "irq5_0_1": {
        "ports": [
          "irq5",
          "axi_isa_0/irq5"
        ]
      },
      "axi_isa_0_dir_isa_in": {
        "ports": [
          "axi_isa_0/dir_isa_in",
          "dir_isa_in"
        ]
      },
      "axi_isa_0_dir_isa_out": {
        "ports": [
          "axi_isa_0/dir_isa_out",
          "dir_isa_out"
        ]
      },
      "axi_isa_0_dir_isa_sa1": {
        "ports": [
          "axi_isa_0/dir_isa_sa1",
          "dir_isa_sa1"
        ]
      },
      "axi_isa_0_dir_isa_sa2": {
        "ports": [
          "axi_isa_0/dir_isa_sa2",
          "dir_isa_sa2"
        ]
      },
      "axi_isa_0_dir_isa_sd1": {
        "ports": [
          "axi_isa_0/dir_isa_sd1",
          "dir_isa_sd1"
        ]
      },
      "axi_isa_0_dir_isa_sd2": {
        "ports": [
          "axi_isa_0/dir_isa_sd2",
          "dir_isa_sd2"
        ]
      },
      "iocs16_0_1": {
        "ports": [
          "iocs16",
          "axi_isa_0/iocs16"
        ]
      },
      "axi_isa_0_isa_aen": {
        "ports": [
          "axi_isa_0/isa_aen",
          "isa_aen"
        ]
      },
      "axi_isa_0_isa_ior": {
        "ports": [
          "axi_isa_0/isa_ior",
          "isa_ior"
        ]
      },
      "axi_isa_0_isa_iow": {
        "ports": [
          "axi_isa_0/isa_iow",
          "isa_iow"
        ]
      },
      "axi_isa_0_isa_rst_drv": {
        "ports": [
          "axi_isa_0/isa_rst_drv",
          "isa_rst_drv"
        ]
      },
      "axi_isa_0_isa_sa": {
        "ports": [
          "axi_isa_0/isa_sa",
          "isa_sa"
        ]
      },
      "isa_sd_in_0_1": {
        "ports": [
          "isa_sd_in",
          "axi_isa_0/isa_sd_in"
        ]
      },
      "axi_isa_0_isa_sd_out": {
        "ports": [
          "axi_isa_0/isa_sd_out",
          "isa_sd_out"
        ]
      },
      "axi_isa_0_isa_tri_en": {
        "ports": [
          "axi_isa_0/isa_tri_en",
          "isa_tri_en"
        ]
      },
      "axi_isa_0_oe_isa_in": {
        "ports": [
          "axi_isa_0/oe_isa_in",
          "oe_isa_in"
        ]
      },
      "axi_isa_0_oe_isa_out": {
        "ports": [
          "axi_isa_0/oe_isa_out",
          "oe_isa_out"
        ]
      },
      "axi_isa_0_oe_isa_sa1": {
        "ports": [
          "axi_isa_0/oe_isa_sa1",
          "oe_isa_sa1"
        ]
      },
      "axi_isa_0_oe_isa_sa2": {
        "ports": [
          "axi_isa_0/oe_isa_sa2",
          "oe_isa_sa2"
        ]
      },
      "axi_isa_0_oe_isa_sd1": {
        "ports": [
          "axi_isa_0/oe_isa_sd1",
          "oe_isa_sd1"
        ]
      },
      "axi_isa_0_oe_isa_sd2": {
        "ports": [
          "axi_isa_0/oe_isa_sd2",
          "oe_isa_sd2"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axi_isa_0/clk_16m_i",
          "axi_isa_1/clk_16m_i"
        ]
      },
      "rst_ps_0_50M_interconnect_aresetn": {
        "ports": [
          "rst_ps_0_50M/interconnect_aresetn",
          "ps7_0_axi_periph_1/ARESETN"
        ]
      },
      "axi_isa_0_irq": {
        "ports": [
          "axi_isa_0/irq",
          "xlconcat_0/In0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "axi_isa_1_irq": {
        "ports": [
          "axi_isa_1/irq",
          "xlconcat_0/In1"
        ]
      },
      "axi_isa_1_oe_isa_sd1": {
        "ports": [
          "axi_isa_1/oe_isa_sd1",
          "oe_isa_sd1_1"
        ]
      },
      "axi_isa_1_oe_isa_sd2": {
        "ports": [
          "axi_isa_1/oe_isa_sd2",
          "oe_isa_sd2_1"
        ]
      },
      "axi_isa_1_oe_isa_sa1": {
        "ports": [
          "axi_isa_1/oe_isa_sa1",
          "oe_isa_sa1_1"
        ]
      },
      "axi_isa_1_oe_isa_sa2": {
        "ports": [
          "axi_isa_1/oe_isa_sa2",
          "oe_isa_sa2_1"
        ]
      },
      "axi_isa_1_oe_isa_in": {
        "ports": [
          "axi_isa_1/oe_isa_in",
          "oe_isa_in_1"
        ]
      },
      "axi_isa_1_oe_isa_out": {
        "ports": [
          "axi_isa_1/oe_isa_out",
          "oe_isa_out_1"
        ]
      },
      "axi_isa_1_dir_isa_sd1": {
        "ports": [
          "axi_isa_1/dir_isa_sd1",
          "dir_isa_sd1_1"
        ]
      },
      "axi_isa_1_dir_isa_sd2": {
        "ports": [
          "axi_isa_1/dir_isa_sd2",
          "dir_isa_sd2_1"
        ]
      },
      "axi_isa_1_dir_isa_sa1": {
        "ports": [
          "axi_isa_1/dir_isa_sa1",
          "dir_isa_sa1_1"
        ]
      },
      "axi_isa_1_dir_isa_sa2": {
        "ports": [
          "axi_isa_1/dir_isa_sa2",
          "dir_isa_sa2_1"
        ]
      },
      "axi_isa_1_dir_isa_in": {
        "ports": [
          "axi_isa_1/dir_isa_in",
          "dir_isa_in_1"
        ]
      },
      "axi_isa_1_dir_isa_out": {
        "ports": [
          "axi_isa_1/dir_isa_out",
          "dir_isa_out_1"
        ]
      },
      "axi_isa_1_isa_sa": {
        "ports": [
          "axi_isa_1/isa_sa",
          "isa_sa_1"
        ]
      },
      "axi_isa_1_isa_iow": {
        "ports": [
          "axi_isa_1/isa_iow",
          "isa_iow_1"
        ]
      },
      "axi_isa_1_isa_ior": {
        "ports": [
          "axi_isa_1/isa_ior",
          "isa_ior_1"
        ]
      },
      "axi_isa_1_isa_rst_drv": {
        "ports": [
          "axi_isa_1/isa_rst_drv",
          "isa_rst_drv_1"
        ]
      },
      "axi_isa_1_isa_aen": {
        "ports": [
          "axi_isa_1/isa_aen",
          "isa_aen_1"
        ]
      },
      "axi_isa_1_isa_sd_out": {
        "ports": [
          "axi_isa_1/isa_sd_out",
          "isa_sd_out_1"
        ]
      },
      "axi_isa_1_isa_tri_en": {
        "ports": [
          "axi_isa_1/isa_tri_en",
          "isa_tri_en_1"
        ]
      },
      "isa_sd_in_1_1": {
        "ports": [
          "isa_sd_in_1",
          "axi_isa_1/isa_sd_in"
        ]
      },
      "iocs16_1_1": {
        "ports": [
          "iocs16_1",
          "axi_isa_1/iocs16"
        ]
      },
      "irq5_1_1": {
        "ports": [
          "irq5_1",
          "axi_isa_1/irq5"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_isa_0_reg0": {
                "address_block": "/axi_isa_0/s00_axi/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_axi_isa_1_reg0": {
                "address_block": "/axi_isa_1/s00_axi/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}