ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 23, 1
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"n32g430_rcc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.file 1 "n32g430_std_periph_driver/src/n32g430_rcc.c"
  16              		.section	.text.RCC_Reset,"ax",%progbits
  17              		.align	1
  18              		.global	RCC_Reset
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	RCC_Reset:
  24              	.LFB123:
   1:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
   2:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Copyright (c) 2022, Nations Technologies Inc.
   3:n32g430_std_periph_driver/src/n32g430_rcc.c **** * 
   4:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     All rights reserved.
   5:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
   6:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     This software is the exclusive property of Nations Technologies Inc. (Hereinafter 
   7:n32g430_std_periph_driver/src/n32g430_rcc.c **** * referred to as NATIONS). This software, and the product of NATIONS described herein 
   8:n32g430_std_periph_driver/src/n32g430_rcc.c **** * (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties
   9:n32g430_std_periph_driver/src/n32g430_rcc.c **** * of the People's Republic of China and other applicable jurisdictions worldwide.
  10:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  11:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS does not grant any license under its patents, copyrights, trademarks, or other 
  12:n32g430_std_periph_driver/src/n32g430_rcc.c **** * intellectual property rights. Names and brands of third party may be mentioned or referred 
  13:n32g430_std_periph_driver/src/n32g430_rcc.c **** * thereto (if any) for identification purposes only.
  14:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  15:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS reserves the right to make changes, corrections, enhancements, modifications, and 
  16:n32g430_std_periph_driver/src/n32g430_rcc.c **** * improvements to this software at any time without notice. Please contact NATIONS and obtain 
  17:n32g430_std_periph_driver/src/n32g430_rcc.c **** * the latest version of this software before placing orders.
  18:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  19:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes 
  20:n32g430_std_periph_driver/src/n32g430_rcc.c **** * no responsibility for the accuracy and reliability of this software.
  21:n32g430_std_periph_driver/src/n32g430_rcc.c **** * 
  22:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     It is the responsibility of the user of this software to properly design, program, and test 
  23:n32g430_std_periph_driver/src/n32g430_rcc.c **** * the functionality and safety of any application made of this information and any resulting produc
  24:n32g430_std_periph_driver/src/n32g430_rcc.c **** * In no event shall NATIONS be liable for any direct, indirect, incidental, special,exemplary, or 
  25:n32g430_std_periph_driver/src/n32g430_rcc.c **** * consequential damages arising in any way out of the use of this software or the Product.
  26:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  27:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS Products are neither intended nor warranted for usage in systems or equipment, any
  28:n32g430_std_periph_driver/src/n32g430_rcc.c **** * malfunction or failure of which may cause loss of human life, bodily injury or severe property 
  29:n32g430_std_periph_driver/src/n32g430_rcc.c **** * damage. Such applications are deemed, "Insecure Usage".
  30:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  31:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     All Insecure Usage shall be made at user's risk. User shall indemnify NATIONS and hold NATION
  32:n32g430_std_periph_driver/src/n32g430_rcc.c **** * harmless from and against all claims, costs, damages, and other liabilities, arising from or rela
  33:n32g430_std_periph_driver/src/n32g430_rcc.c **** * to any customer's Insecure Usage.
  34:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 2


  35:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Any express or implied warranty with regard to this software or the Product, including,but no
  36:n32g430_std_periph_driver/src/n32g430_rcc.c **** * limited to, the warranties of merchantability, fitness for a particular purpose and non-infringem
  37:n32g430_std_periph_driver/src/n32g430_rcc.c **** * are disclaimed to the fullest extent permitted by law.
  38:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  39:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Unless otherwise explicitly permitted by NATIONS, anyone may not duplicate, modify, transcrib
  40:n32g430_std_periph_driver/src/n32g430_rcc.c **** * or otherwise distribute this software for any purposes, in whole or in part.
  41:n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  42:n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS products and technologies shall not be used for or incorporated into any products or 
  43:n32g430_std_periph_driver/src/n32g430_rcc.c **** * whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or re
  44:n32g430_std_periph_driver/src/n32g430_rcc.c **** * User shall comply with any applicable export control laws and regulations promulgated and adminis
  45:n32g430_std_periph_driver/src/n32g430_rcc.c **** * the governments of any countries asserting jurisdiction over the parties or transactions.
  46:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  47:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  48:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
  49:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\file n32g430_rcc.c
  50:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\author Nations
  51:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\version v1.0.2
  52:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\copyright Copyright (c) 2022, Nations Technologies Inc. All rights reserved. 
  53:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  54:n32g430_std_periph_driver/src/n32g430_rcc.c **** #include "n32g430_rcc.h"
  55:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  56:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  57:n32g430_std_periph_driver/src/n32g430_rcc.c **** /** RCC Private Defines **/
  58:n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint8_t APBAHBPresTable[16]     = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
  59:n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint8_t ADCHCLKPresTable[16]    = {1, 2, 4, 6, 8, 10, 12, 16, 32, 32, 32, 32, 32, 32, 
  60:n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint16_t ADCPLLCLKPresTable[16] = {1, 2, 4, 6, 8, 10, 12, 16, 32, 64, 128, 256, 256, 2
  61:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  62:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  63:n32g430_std_periph_driver/src/n32g430_rcc.c **** /** RCC Driving Functions Declaration **/ 
  64:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  65:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
  66:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Reset.
  67:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Reset the RCC registers.
  68:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none 
  69:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
  70:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  71:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Reset(void)
  72:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
  25              		.loc 1 72 1 view -0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  73:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set HSIEN bit */
  74:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL |= RCC_CTRL_HSIEN;            
  30              		.loc 1 74 5 view .LVU1
  31              		.loc 1 74 8 is_stmt 0 view .LVU2
  32 0000 114B     		ldr	r3, .L2
  33 0002 1A68     		ldr	r2, [r3]
  34              		.loc 1 74 15 view .LVU3
  35 0004 42F00102 		orr	r2, r2, #1
  36 0008 1A60     		str	r2, [r3]
  75:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  76:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset SCLKSW, AHBPRES, APB1PRES, APB2PRES and MCO bits */   
  77:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG &= ~(RCC_CFG_SCLKSW|RCC_CFG_AHBPRES|RCC_CFG_APB1PRES|RCC_CFG_APB2PRES|RCC_CFG_MCO);
  37              		.loc 1 77 5 is_stmt 1 view .LVU4
  38              		.loc 1 77 8 is_stmt 0 view .LVU5
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 3


  39 000a 5968     		ldr	r1, [r3, #4]
  40              		.loc 1 77 14 view .LVU6
  41 000c 0F4A     		ldr	r2, .L2+4
  42 000e 0A40     		ands	r2, r2, r1
  43 0010 5A60     		str	r2, [r3, #4]
  78:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  79:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN, CLKSSEN and PLLEN bits */
  80:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= ~(RCC_CTRL_HSEEN|RCC_CTRL_CLKSSEN|RCC_CTRL_PLLEN);
  44              		.loc 1 80 5 is_stmt 1 view .LVU7
  45              		.loc 1 80 8 is_stmt 0 view .LVU8
  46 0012 1A68     		ldr	r2, [r3]
  47              		.loc 1 80 15 view .LVU9
  48 0014 22F08472 		bic	r2, r2, #17301504
  49 0018 22F48032 		bic	r2, r2, #65536
  50 001c 1A60     		str	r2, [r3]
  81:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  82:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEBP bit */
  83:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= ~RCC_CTRL_HSEBP;
  51              		.loc 1 83 5 is_stmt 1 view .LVU10
  52              		.loc 1 83 8 is_stmt 0 view .LVU11
  53 001e 1A68     		ldr	r2, [r3]
  54              		.loc 1 83 15 view .LVU12
  55 0020 22F48022 		bic	r2, r2, #262144
  56 0024 1A60     		str	r2, [r3]
  84:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  85:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset PLLSRC, PLLHSEPRES, PLLMULFCT bits */
  86:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG &= ~(RCC_CFG_PLLSRC|RCC_CFG_PLLHSEPRES|RCC_CFG_PLLMULFCT);
  57              		.loc 1 86 5 is_stmt 1 view .LVU13
  58              		.loc 1 86 8 is_stmt 0 view .LVU14
  59 0026 5A68     		ldr	r2, [r3, #4]
  60              		.loc 1 86 14 view .LVU15
  61 0028 22F00362 		bic	r2, r2, #137363456
  62 002c 22F47022 		bic	r2, r2, #983040
  63 0030 5A60     		str	r2, [r3, #4]
  87:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  88:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset CFG2 register */
  89:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = RCC_CFG2_ADC1MPRES_DIV8;
  64              		.loc 1 89 5 is_stmt 1 view .LVU16
  65              		.loc 1 89 15 is_stmt 0 view .LVU17
  66 0032 4FF46052 		mov	r2, #14336
  67 0036 DA62     		str	r2, [r3, #44]
  90:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  91:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset PLLHSIPRE register */
  92:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->PLLHSIPRE |= RCC_PLLHSIPRE_PLLHSIPRE;
  68              		.loc 1 92 5 is_stmt 1 view .LVU18
  69              		.loc 1 92 8 is_stmt 0 view .LVU19
  70 0038 1A6C     		ldr	r2, [r3, #64]
  71              		.loc 1 92 20 view .LVU20
  72 003a 42F00102 		orr	r2, r2, #1
  73 003e 1A64     		str	r2, [r3, #64]
  93:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  94:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Disable all interrupts and clear pending bits  */
  95:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT = (RCC_CLKINT_LSIRDICLR|RCC_CLKINT_LSERDICLR|RCC_CLKINT_HSIRDICLR
  74              		.loc 1 95 5 is_stmt 1 view .LVU21
  75              		.loc 1 95 17 is_stmt 0 view .LVU22
  76 0040 034A     		ldr	r2, .L2+8
  77 0042 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 4


  96:n32g430_std_periph_driver/src/n32g430_rcc.c ****                   |RCC_CLKINT_HSERDICLR|RCC_CLKINT_PLLRDICLR
  97:n32g430_std_periph_driver/src/n32g430_rcc.c ****                   |RCC_CLKINT_CLKSSICLR|RCC_CLKINT_LSESSICLR);
  98:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
  78              		.loc 1 98 1 view .LVU23
  79 0044 7047     		bx	lr
  80              	.L3:
  81 0046 00BF     		.align	2
  82              	.L2:
  83 0048 00100240 		.word	1073876992
  84 004c 0CC07FF8 		.word	-125845492
  85 0050 00009F04 		.word	77529088
  86              		.cfi_endproc
  87              	.LFE123:
  89              		.section	.text.RCC_HSE_Config,"ax",%progbits
  90              		.align	1
  91              		.global	RCC_HSE_Config
  92              		.syntax unified
  93              		.thumb
  94              		.thumb_func
  96              	RCC_HSE_Config:
  97              	.LVL0:
  98              	.LFB124:
  99:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 100:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 101:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 102:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSE_Config.
 103:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the External High Speed oscillator (HSE).
 104:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_HSE :
 105:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_DISABLE    HSE oscillator OFF 
 106:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_ENABLE     HSE oscillator ON
 107:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_BYPASS     HSE oscillator bypassed with external clock
 108:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none:
 109:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    HSE can not be stopped if it is used directly or through the PLL as system clock
 110:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 111:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSE_Config(uint32_t RCC_HSE)
 112:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
  99              		.loc 1 112 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		@ link register save eliminated.
 113:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN and HSEBP bits before configuring the HSE */
 114:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN bit */
 115:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= (~RCC_HSE_ENABLE);
 104              		.loc 1 115 5 view .LVU25
 105              		.loc 1 115 8 is_stmt 0 view .LVU26
 106 0000 0D4B     		ldr	r3, .L9
 107 0002 1A68     		ldr	r2, [r3]
 108              		.loc 1 115 15 view .LVU27
 109 0004 22F48032 		bic	r2, r2, #65536
 110 0008 1A60     		str	r2, [r3]
 116:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEBP bit */
 117:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= (~RCC_HSE_BYPASS);
 111              		.loc 1 117 5 is_stmt 1 view .LVU28
 112              		.loc 1 117 8 is_stmt 0 view .LVU29
 113 000a 1A68     		ldr	r2, [r3]
 114              		.loc 1 117 15 view .LVU30
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 5


 115 000c 22F48022 		bic	r2, r2, #262144
 116 0010 1A60     		str	r2, [r3]
 118:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure HSE (RC_HSE_DISABLE is already covered by the code section above) */
 119:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if(RCC_HSE == RCC_HSE_ENABLE)
 117              		.loc 1 119 5 is_stmt 1 view .LVU31
 118              		.loc 1 119 7 is_stmt 0 view .LVU32
 119 0012 B0F5803F 		cmp	r0, #65536
 120 0016 03D0     		beq	.L7
 120:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 121:n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* Set HSEEN bit */
 122:n32g430_std_periph_driver/src/n32g430_rcc.c ****         RCC->CTRL |= RCC_HSE_ENABLE;
 123:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }   
 124:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else if (RCC_HSE == RCC_HSE_BYPASS)
 121              		.loc 1 124 10 is_stmt 1 view .LVU33
 122              		.loc 1 124 13 is_stmt 0 view .LVU34
 123 0018 B0F5802F 		cmp	r0, #262144
 124 001c 06D0     		beq	.L8
 125              	.L4:
 125:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 126:n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* Set HSEBP and HSEEN bits */
 127:n32g430_std_periph_driver/src/n32g430_rcc.c ****         RCC->CTRL |= RCC_HSE_BYPASS | RCC_HSE_ENABLE;
 128:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 129:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 130:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 131:n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* No process */
 132:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 133:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 134:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 126              		.loc 1 134 1 view .LVU35
 127 001e 7047     		bx	lr
 128              	.L7:
 122:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }   
 129              		.loc 1 122 9 is_stmt 1 view .LVU36
 122:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }   
 130              		.loc 1 122 12 is_stmt 0 view .LVU37
 131 0020 1A46     		mov	r2, r3
 132 0022 1B68     		ldr	r3, [r3]
 122:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }   
 133              		.loc 1 122 19 view .LVU38
 134 0024 43F48033 		orr	r3, r3, #65536
 135 0028 1360     		str	r3, [r2]
 136 002a 7047     		bx	lr
 137              	.L8:
 127:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 138              		.loc 1 127 9 is_stmt 1 view .LVU39
 127:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 139              		.loc 1 127 12 is_stmt 0 view .LVU40
 140 002c 024A     		ldr	r2, .L9
 141 002e 1368     		ldr	r3, [r2]
 127:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 142              		.loc 1 127 19 view .LVU41
 143 0030 43F4A023 		orr	r3, r3, #327680
 144 0034 1360     		str	r3, [r2]
 132:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 145              		.loc 1 132 5 is_stmt 1 view .LVU42
 146              		.loc 1 134 1 is_stmt 0 view .LVU43
 147 0036 F2E7     		b	.L4
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 6


 148              	.L10:
 149              		.align	2
 150              	.L9:
 151 0038 00100240 		.word	1073876992
 152              		.cfi_endproc
 153              	.LFE124:
 155              		.section	.text.RCC_Clock_Security_System_Enable,"ax",%progbits
 156              		.align	1
 157              		.global	RCC_Clock_Security_System_Enable
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 162              	RCC_Clock_Security_System_Enable:
 163              	.LFB126:
 135:n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 136:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 137:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSE_Stable_Wait.
 138:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for HSE start-up.
 139:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 140:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 141:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    HSE oscillator is stable and ready to use
 142:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      HSE oscillator not yet ready
 143:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 144:n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_HSE_Stable_Wait(void)
 145:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 146:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 147:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 148:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 149:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 150:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 151:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 152:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 153:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 154:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till HSE is ready and if Time out is reached exit */
 155:n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 156:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 157:n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_HSERD);
 158:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 159:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 160:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 161:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_HSERD) != RESET)
 162:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 163:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 164:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 165:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 166:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 167:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 168:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 169:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 170:n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 171:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 172:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clock_Security_System_Enable.
 173:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the HSE Clock Security System.
 174:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 175:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 176:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 177:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clock_Security_System_Enable(void)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 7


 178:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 164              		.loc 1 178 1 is_stmt 1 view -0
 165              		.cfi_startproc
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              		@ link register save eliminated.
 179:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_CLKSSEN_BITBAND = (uint32_t)ENABLE;
 169              		.loc 1 179 5 view .LVU45
 170              		.loc 1 179 42 is_stmt 0 view .LVU46
 171 0000 014B     		ldr	r3, .L12
 172 0002 0122     		movs	r2, #1
 173 0004 DA64     		str	r2, [r3, #76]
 180:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 174              		.loc 1 180 1 view .LVU47
 175 0006 7047     		bx	lr
 176              	.L13:
 177              		.align	2
 178              	.L12:
 179 0008 00004242 		.word	1111621632
 180              		.cfi_endproc
 181              	.LFE126:
 183              		.section	.text.RCC_Clock_Security_System_Disable,"ax",%progbits
 184              		.align	1
 185              		.global	RCC_Clock_Security_System_Disable
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 190              	RCC_Clock_Security_System_Disable:
 191              	.LFB127:
 181:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 182:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 183:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clock_Security_System_Disable.
 184:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the HSE Clock Security System.
 185:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 186:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 187:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 188:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clock_Security_System_Disable(void)
 189:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 192              		.loc 1 189 1 is_stmt 1 view -0
 193              		.cfi_startproc
 194              		@ args = 0, pretend = 0, frame = 0
 195              		@ frame_needed = 0, uses_anonymous_args = 0
 196              		@ link register save eliminated.
 190:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_CLKSSEN_BITBAND = (uint32_t)DISABLE;
 197              		.loc 1 190 5 view .LVU49
 198              		.loc 1 190 42 is_stmt 0 view .LVU50
 199 0000 014B     		ldr	r3, .L15
 200 0002 0022     		movs	r2, #0
 201 0004 DA64     		str	r2, [r3, #76]
 191:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 202              		.loc 1 191 1 view .LVU51
 203 0006 7047     		bx	lr
 204              	.L16:
 205              		.align	2
 206              	.L15:
 207 0008 00004242 		.word	1111621632
 208              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 8


 209              	.LFE127:
 211              		.section	.text.RCC_HSI_Calibration_Value_Set,"ax",%progbits
 212              		.align	1
 213              		.global	RCC_HSI_Calibration_Value_Set
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 218              	RCC_HSI_Calibration_Value_Set:
 219              	.LVL1:
 220              	.LFB128:
 192:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 193:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 194:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Calibration_Value_Set.
 195:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Adjusts the Internal High Speed oscillator (HSI) calibration value.
 196:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   calibration_value(the calibration trimming value):
 197:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        This parameter must be a number between 0 and 0x1F
 198:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 199:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 200:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Calibration_Value_Set(uint8_t calibration_value) 
 201:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 221              		.loc 1 201 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		@ link register save eliminated.
 202:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 226              		.loc 1 202 5 view .LVU53
 203:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 204:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CTRL;
 227              		.loc 1 204 5 view .LVU54
 228              		.loc 1 204 16 is_stmt 0 view .LVU55
 229 0000 034A     		ldr	r2, .L18
 230 0002 1368     		ldr	r3, [r2]
 231              	.LVL2:
 205:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear HSITRIM[4:0] bits */
 206:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_HSITRIM_MASK;
 232              		.loc 1 206 5 is_stmt 1 view .LVU56
 233              		.loc 1 206 16 is_stmt 0 view .LVU57
 234 0004 23F0F803 		bic	r3, r3, #248
 235              	.LVL3:
 207:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 208:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= (uint32_t)calibration_value << RCC_CTRL_HSITRIM_OFFSET; 
 236              		.loc 1 208 5 is_stmt 1 view .LVU58
 237              		.loc 1 208 16 is_stmt 0 view .LVU59
 238 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 239              	.LVL4:
 209:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 210:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL = temp_value;
 240              		.loc 1 210 5 is_stmt 1 view .LVU60
 241              		.loc 1 210 15 is_stmt 0 view .LVU61
 242 000c 1360     		str	r3, [r2]
 211:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 243              		.loc 1 211 1 view .LVU62
 244 000e 7047     		bx	lr
 245              	.L19:
 246              		.align	2
 247              	.L18:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 9


 248 0010 00100240 		.word	1073876992
 249              		.cfi_endproc
 250              	.LFE128:
 252              		.section	.text.RCC_HSI_Enable,"ax",%progbits
 253              		.align	1
 254              		.global	RCC_HSI_Enable
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 259              	RCC_HSI_Enable:
 260              	.LFB129:
 212:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 213:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 214:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Enable.
 215:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the Internal High Speed oscillator (HSI).
 216:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 217:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 218:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 219:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Enable(void)
 220:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 261              		.loc 1 220 1 is_stmt 1 view -0
 262              		.cfi_startproc
 263              		@ args = 0, pretend = 0, frame = 0
 264              		@ frame_needed = 0, uses_anonymous_args = 0
 265              		@ link register save eliminated.
 221:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_HSIEN_BITBAND = (uint32_t)ENABLE;
 266              		.loc 1 221 5 view .LVU64
 267              		.loc 1 221 40 is_stmt 0 view .LVU65
 268 0000 014B     		ldr	r3, .L21
 269 0002 0122     		movs	r2, #1
 270 0004 1A60     		str	r2, [r3]
 222:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 271              		.loc 1 222 1 view .LVU66
 272 0006 7047     		bx	lr
 273              	.L22:
 274              		.align	2
 275              	.L21:
 276 0008 00004242 		.word	1111621632
 277              		.cfi_endproc
 278              	.LFE129:
 280              		.section	.text.RCC_HSI_Disable,"ax",%progbits
 281              		.align	1
 282              		.global	RCC_HSI_Disable
 283              		.syntax unified
 284              		.thumb
 285              		.thumb_func
 287              	RCC_HSI_Disable:
 288              	.LFB130:
 223:n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 224:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 225:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Disable.
 226:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the Internal High Speed oscillator (HSI).
 227:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 228:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 229:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 230:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Disable(void)
 231:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 10


 289              		.loc 1 231 1 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293              		@ link register save eliminated.
 232:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_HSIEN_BITBAND = (uint32_t)DISABLE;
 294              		.loc 1 232 5 view .LVU68
 295              		.loc 1 232 40 is_stmt 0 view .LVU69
 296 0000 014B     		ldr	r3, .L24
 297 0002 0022     		movs	r2, #0
 298 0004 1A60     		str	r2, [r3]
 233:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 299              		.loc 1 233 1 view .LVU70
 300 0006 7047     		bx	lr
 301              	.L25:
 302              		.align	2
 303              	.L24:
 304 0008 00004242 		.word	1111621632
 305              		.cfi_endproc
 306              	.LFE130:
 308              		.section	.text.RCC_PLL_Config,"ax",%progbits
 309              		.align	1
 310              		.global	RCC_PLL_Config
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 315              	RCC_PLL_Config:
 316              	.LVL5:
 317              	.LFB132:
 234:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 235:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 236:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Stable_Wait.
 237:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for HSI start-up.
 238:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 239:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 240:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    HSI oscillator is stable and ready to use
 241:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      HSI oscillator not yet ready
 242:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 243:n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_HSI_Stable_Wait(void)
 244:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 245:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 246:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 247:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 248:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 249:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 250:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 251:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 252:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 253:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till HSI is ready and if Time out is reached exit */
 254:n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 255:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 256:n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_HSIRD);
 257:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 258:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 259:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 260:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_HSIRD) != RESET)
 261:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 11


 262:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 263:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 264:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 265:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 266:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 267:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 268:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 269:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 270:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 271:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Config.
 272:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the PLL clock source and multiplication factor.
 273:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   PLL_source(PLL entry clock source):
 274:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSI_DIV1    HSI oscillator clock selected as PLL clock entry
 275:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSI_DIV2    HSI oscillator clock divided by 2 selected as PLL clock ent
 276:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSE_DIV1    HSE oscillator clock selected as PLL clock entry
 277:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSE_DIV2    HSE oscillator clock divided by 2 selected as PLL clock ent
 278:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   PLL_multiplication(PLL multiplication factor):
 279:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_2 
 280:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_3  
 281:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_4  
 282:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_5  
 283:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_6  
 284:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_7  
 285:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_8  
 286:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_9  
 287:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_10 
 288:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_11 
 289:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_12 
 290:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_13 
 291:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_14 
 292:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_15
 293:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_16
 294:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_17
 295:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_18
 296:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_19
 297:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_20
 298:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_21
 299:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_22
 300:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_23
 301:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_24
 302:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_25
 303:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_26
 304:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_27
 305:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_28
 306:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_29
 307:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_30
 308:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_31
 309:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_32 
 310:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 311:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    This function must be used only when the PLL is disabled.
 312:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    PLL frequency must be greater than or equal to 32MHz.
 313:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 314:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Config(uint32_t PLL_source, uint32_t PLL_multiplication)
 315:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 318              		.loc 1 315 1 is_stmt 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 12


 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322              		@ link register save eliminated.
 316:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value1,temp_value2 = 0;  
 323              		.loc 1 316 5 view .LVU72
 317:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 318:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value1 = RCC->CFG;
 324              		.loc 1 318 5 view .LVU73
 325              		.loc 1 318 17 is_stmt 0 view .LVU74
 326 0000 094A     		ldr	r2, .L30
 327 0002 5368     		ldr	r3, [r2, #4]
 328              	.LVL6:
 319:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value2 = RCC->PLLHSIPRE;
 329              		.loc 1 319 5 is_stmt 1 view .LVU75
 330              		.loc 1 319 17 is_stmt 0 view .LVU76
 331 0004 126C     		ldr	r2, [r2, #64]
 332              	.LVL7:
 320:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear PLLSRC, PLLHSEPRES and PLLMULFCT[4:0] bits */
 321:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value1 &= RCC_PLL_MASK;
 333              		.loc 1 321 5 is_stmt 1 view .LVU77
 334              		.loc 1 321 17 is_stmt 0 view .LVU78
 335 0006 23F00363 		bic	r3, r3, #137363456
 336              	.LVL8:
 337              		.loc 1 321 17 view .LVU79
 338 000a 23F47023 		bic	r3, r3, #983040
 339              	.LVL9:
 322:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear PLLHSIPRE bits */
 323:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value2 &= RCC_PLLHSIPRE_MASK;
 340              		.loc 1 323 5 is_stmt 1 view .LVU80
 341              		.loc 1 323 17 is_stmt 0 view .LVU81
 342 000e 22F00102 		bic	r2, r2, #1
 343              	.LVL10:
 324:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set the PLL configuration bits */
 325:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if((PLL_source == RCC_PLL_SRC_HSI_DIV1) || (PLL_source == RCC_PLL_SRC_HSI_DIV2))
 344              		.loc 1 325 5 is_stmt 1 view .LVU82
 345              		.loc 1 325 7 is_stmt 0 view .LVU83
 346 0012 0128     		cmp	r0, #1
 347 0014 05D9     		bls	.L29
 326:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 327:n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value1 |= PLL_multiplication;
 328:n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value2 |= PLL_source;
 329:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 330:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* (PLL_source == RCC_PLL_SRC_HSE_DIV1) || (PLL_source == RCC_PLL_SRC_HSE_DIV2) */
 331:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 332:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 333:n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value1 |= PLL_source | PLL_multiplication;
 348              		.loc 1 333 9 is_stmt 1 view .LVU84
 349              		.loc 1 333 35 is_stmt 0 view .LVU85
 350 0016 0843     		orrs	r0, r0, r1
 351              	.LVL11:
 352              		.loc 1 333 21 view .LVU86
 353 0018 0343     		orrs	r3, r3, r0
 354              	.LVL12:
 355              	.L28:
 334:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 335:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 336:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG       = temp_value1;
 356              		.loc 1 336 5 is_stmt 1 view .LVU87
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 13


 357              		.loc 1 336 20 is_stmt 0 view .LVU88
 358 001a 0349     		ldr	r1, .L30
 359              	.LVL13:
 360              		.loc 1 336 20 view .LVU89
 361 001c 4B60     		str	r3, [r1, #4]
 337:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->PLLHSIPRE = temp_value2;
 362              		.loc 1 337 5 is_stmt 1 view .LVU90
 363              		.loc 1 337 20 is_stmt 0 view .LVU91
 364 001e 0A64     		str	r2, [r1, #64]
 338:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 365              		.loc 1 338 1 view .LVU92
 366 0020 7047     		bx	lr
 367              	.LVL14:
 368              	.L29:
 327:n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value2 |= PLL_source;
 369              		.loc 1 327 9 is_stmt 1 view .LVU93
 327:n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value2 |= PLL_source;
 370              		.loc 1 327 21 is_stmt 0 view .LVU94
 371 0022 0B43     		orrs	r3, r3, r1
 372              	.LVL15:
 328:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 373              		.loc 1 328 9 is_stmt 1 view .LVU95
 328:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 374              		.loc 1 328 21 is_stmt 0 view .LVU96
 375 0024 0243     		orrs	r2, r2, r0
 376              	.LVL16:
 328:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 377              		.loc 1 328 21 view .LVU97
 378 0026 F8E7     		b	.L28
 379              	.L31:
 380              		.align	2
 381              	.L30:
 382 0028 00100240 		.word	1073876992
 383              		.cfi_endproc
 384              	.LFE132:
 386              		.section	.text.RCC_PLL_Enable,"ax",%progbits
 387              		.align	1
 388              		.global	RCC_PLL_Enable
 389              		.syntax unified
 390              		.thumb
 391              		.thumb_func
 393              	RCC_PLL_Enable:
 394              	.LFB133:
 339:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 340:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 341:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Enable.
 342:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the PLL.
 343:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 344:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 345:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 346:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Enable(void)
 347:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 395              		.loc 1 347 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 0
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399              		@ link register save eliminated.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 14


 348:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_PLLEN_BITBAND = (uint32_t)ENABLE;
 400              		.loc 1 348 5 view .LVU99
 401              		.loc 1 348 40 is_stmt 0 view .LVU100
 402 0000 014B     		ldr	r3, .L33
 403 0002 0122     		movs	r2, #1
 404 0004 1A66     		str	r2, [r3, #96]
 349:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 405              		.loc 1 349 1 view .LVU101
 406 0006 7047     		bx	lr
 407              	.L34:
 408              		.align	2
 409              	.L33:
 410 0008 00004242 		.word	1111621632
 411              		.cfi_endproc
 412              	.LFE133:
 414              		.section	.text.RCC_PLL_Disable,"ax",%progbits
 415              		.align	1
 416              		.global	RCC_PLL_Disable
 417              		.syntax unified
 418              		.thumb
 419              		.thumb_func
 421              	RCC_PLL_Disable:
 422              	.LFB134:
 350:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 351:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 352:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Disable.
 353:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the PLL.
 354:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 355:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 356:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 357:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Disable(void)
 358:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 423              		.loc 1 358 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 0
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 359:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_PLLEN_BITBAND = (uint32_t)DISABLE;
 428              		.loc 1 359 5 view .LVU103
 429              		.loc 1 359 40 is_stmt 0 view .LVU104
 430 0000 014B     		ldr	r3, .L36
 431 0002 0022     		movs	r2, #0
 432 0004 1A66     		str	r2, [r3, #96]
 360:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 433              		.loc 1 360 1 view .LVU105
 434 0006 7047     		bx	lr
 435              	.L37:
 436              		.align	2
 437              	.L36:
 438 0008 00004242 		.word	1111621632
 439              		.cfi_endproc
 440              	.LFE134:
 442              		.section	.text.RCC_Sysclk_Config,"ax",%progbits
 443              		.align	1
 444              		.global	RCC_Sysclk_Config
 445              		.syntax unified
 446              		.thumb
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 15


 447              		.thumb_func
 449              	RCC_Sysclk_Config:
 450              	.LVL17:
 451              	.LFB135:
 361:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 362:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 363:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Sysclk_Config.
 364:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the system clock (SYSCLK).
 365:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   sysclk_source(clock source used as system clock):
 366:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_SRC_HSI       HSI selected as system clock
 367:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_SRC_HSE       HSE selected as system clock
 368:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_SRC_PLLCLK    PLL selected as system clock
 369:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 370:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 371:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Sysclk_Config(uint32_t sysclk_source)
 372:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 452              		.loc 1 372 1 is_stmt 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 0
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456              		@ link register save eliminated.
 373:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 457              		.loc 1 373 5 view .LVU107
 374:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 375:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 458              		.loc 1 375 5 view .LVU108
 459              		.loc 1 375 16 is_stmt 0 view .LVU109
 460 0000 034A     		ldr	r2, .L39
 461 0002 5368     		ldr	r3, [r2, #4]
 462              	.LVL18:
 376:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear SCLKSW[1:0] bits */
 377:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_SYSCLK_SRC_MASK;
 463              		.loc 1 377 5 is_stmt 1 view .LVU110
 464              		.loc 1 377 16 is_stmt 0 view .LVU111
 465 0004 23F00303 		bic	r3, r3, #3
 466              	.LVL19:
 378:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set SCLKSW[1:0] bits according to sysclk_source value */
 379:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= sysclk_source;
 467              		.loc 1 379 5 is_stmt 1 view .LVU112
 468              		.loc 1 379 16 is_stmt 0 view .LVU113
 469 0008 0343     		orrs	r3, r3, r0
 470              	.LVL20:
 380:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 381:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 471              		.loc 1 381 5 is_stmt 1 view .LVU114
 472              		.loc 1 381 14 is_stmt 0 view .LVU115
 473 000a 5360     		str	r3, [r2, #4]
 382:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 474              		.loc 1 382 1 view .LVU116
 475 000c 7047     		bx	lr
 476              	.L40:
 477 000e 00BF     		.align	2
 478              	.L39:
 479 0010 00100240 		.word	1073876992
 480              		.cfi_endproc
 481              	.LFE135:
 483              		.section	.text.RCC_Sysclk_Source_Get,"ax",%progbits
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 16


 484              		.align	1
 485              		.global	RCC_Sysclk_Source_Get
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	RCC_Sysclk_Source_Get:
 491              	.LFB136:
 383:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 384:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 385:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Sysclk_Source_Get.
 386:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Returns the clock source used as system clock.
 387:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 388:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  (The clock source used as system clock):
 389:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x00    HSI used as system clock  
 390:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x04    HSE used as system clock
 391:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x08    PLL used as system clock
 392:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 393:n32g430_std_periph_driver/src/n32g430_rcc.c **** uint8_t RCC_Sysclk_Source_Get(void)  
 394:n32g430_std_periph_driver/src/n32g430_rcc.c **** {  
 492              		.loc 1 394 1 is_stmt 1 view -0
 493              		.cfi_startproc
 494              		@ args = 0, pretend = 0, frame = 0
 495              		@ frame_needed = 0, uses_anonymous_args = 0
 496              		@ link register save eliminated.
 395:n32g430_std_periph_driver/src/n32g430_rcc.c ****     return ((uint8_t)(RCC->CFG & RCC_SYSCLK_STS_MASK));
 497              		.loc 1 395 5 view .LVU118
 498              		.loc 1 395 26 is_stmt 0 view .LVU119
 499 0000 024B     		ldr	r3, .L42
 500 0002 5868     		ldr	r0, [r3, #4]
 396:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 501              		.loc 1 396 1 view .LVU120
 502 0004 00F00C00 		and	r0, r0, #12
 503 0008 7047     		bx	lr
 504              	.L43:
 505 000a 00BF     		.align	2
 506              	.L42:
 507 000c 00100240 		.word	1073876992
 508              		.cfi_endproc
 509              	.LFE136:
 511              		.section	.text.RCC_Hclk_Config,"ax",%progbits
 512              		.align	1
 513              		.global	RCC_Hclk_Config
 514              		.syntax unified
 515              		.thumb
 516              		.thumb_func
 518              	RCC_Hclk_Config:
 519              	.LVL21:
 520              	.LFB137:
 397:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 398:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 399:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Hclk_Config.
 400:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the AHB clock (HCLK).
 401:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   sysclk_div(AHB clock is derived from the system clock (SYSCLK)):
 402:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV1      AHB clock = SYSCLK
 403:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV2      AHB clock = SYSCLK/2
 404:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV4      AHB clock = SYSCLK/4
 405:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV8      AHB clock = SYSCLK/8
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 17


 406:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV16     AHB clock = SYSCLK/16
 407:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV64     AHB clock = SYSCLK/64
 408:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV128    AHB clock = SYSCLK/128
 409:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV256    AHB clock = SYSCLK/256
 410:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV512    AHB clock = SYSCLK/512
 411:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 412:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 413:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Hclk_Config(uint32_t sysclk_div)
 414:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 521              		.loc 1 414 1 is_stmt 1 view -0
 522              		.cfi_startproc
 523              		@ args = 0, pretend = 0, frame = 0
 524              		@ frame_needed = 0, uses_anonymous_args = 0
 525              		@ link register save eliminated.
 415:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 526              		.loc 1 415 5 view .LVU122
 416:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 527              		.loc 1 416 5 view .LVU123
 528              		.loc 1 416 16 is_stmt 0 view .LVU124
 529 0000 034A     		ldr	r2, .L45
 530 0002 5368     		ldr	r3, [r2, #4]
 531              	.LVL22:
 417:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear AHBPRES[3:0] bits */
 418:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_SYSCLK_DIV_MASK;
 532              		.loc 1 418 5 is_stmt 1 view .LVU125
 533              		.loc 1 418 16 is_stmt 0 view .LVU126
 534 0004 23F0F003 		bic	r3, r3, #240
 535              	.LVL23:
 419:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set AHBPRES[3:0] bits according to rcc_sysclk value */
 420:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= sysclk_div;
 536              		.loc 1 420 5 is_stmt 1 view .LVU127
 537              		.loc 1 420 16 is_stmt 0 view .LVU128
 538 0008 0343     		orrs	r3, r3, r0
 539              	.LVL24:
 421:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 422:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 540              		.loc 1 422 5 is_stmt 1 view .LVU129
 541              		.loc 1 422 14 is_stmt 0 view .LVU130
 542 000a 5360     		str	r3, [r2, #4]
 423:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 543              		.loc 1 423 1 view .LVU131
 544 000c 7047     		bx	lr
 545              	.L46:
 546 000e 00BF     		.align	2
 547              	.L45:
 548 0010 00100240 		.word	1073876992
 549              		.cfi_endproc
 550              	.LFE137:
 552              		.section	.text.RCC_Pclk1_Config,"ax",%progbits
 553              		.align	1
 554              		.global	RCC_Pclk1_Config
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 559              	RCC_Pclk1_Config:
 560              	.LVL25:
 561              	.LFB138:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 18


 424:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 425:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 426:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Pclk1_Config.
 427:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the Low Speed APB clock (PCLK1).
 428:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   hclk_div(APB1 clock is derived from the AHB clock (HCLK)):
 429:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV1     APB1 clock = HCLK
 430:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV2     APB1 clock = HCLK/2
 431:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV4     APB1 clock = HCLK/4
 432:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV8     APB1 clock = HCLK/8
 433:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV16    APB1 clock = HCLK/16
 434:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 435:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 436:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Pclk1_Config(uint32_t hclk_div)
 437:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 562              		.loc 1 437 1 is_stmt 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 438:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 567              		.loc 1 438 5 view .LVU133
 439:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 568              		.loc 1 439 5 view .LVU134
 569              		.loc 1 439 16 is_stmt 0 view .LVU135
 570 0000 034A     		ldr	r2, .L48
 571 0002 5368     		ldr	r3, [r2, #4]
 572              	.LVL26:
 440:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear APB1PRES[2:0] bits */
 441:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_APB1_DIV_MASK;
 573              		.loc 1 441 5 is_stmt 1 view .LVU136
 574              		.loc 1 441 16 is_stmt 0 view .LVU137
 575 0004 23F4E063 		bic	r3, r3, #1792
 576              	.LVL27:
 442:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set APB1PRES[2:0] bits according to hclk_div value */
 443:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= hclk_div;
 577              		.loc 1 443 5 is_stmt 1 view .LVU138
 578              		.loc 1 443 16 is_stmt 0 view .LVU139
 579 0008 0343     		orrs	r3, r3, r0
 580              	.LVL28:
 444:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 445:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 581              		.loc 1 445 5 is_stmt 1 view .LVU140
 582              		.loc 1 445 14 is_stmt 0 view .LVU141
 583 000a 5360     		str	r3, [r2, #4]
 446:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 584              		.loc 1 446 1 view .LVU142
 585 000c 7047     		bx	lr
 586              	.L49:
 587 000e 00BF     		.align	2
 588              	.L48:
 589 0010 00100240 		.word	1073876992
 590              		.cfi_endproc
 591              	.LFE138:
 593              		.section	.text.RCC_Pclk2_Config,"ax",%progbits
 594              		.align	1
 595              		.global	RCC_Pclk2_Config
 596              		.syntax unified
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 19


 597              		.thumb
 598              		.thumb_func
 600              	RCC_Pclk2_Config:
 601              	.LVL29:
 602              	.LFB139:
 447:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 448:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 449:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Pclk2_Config.
 450:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the High Speed APB clock (PCLK2).
 451:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   hclk_div(APB2 clock is derived from the AHB clock (HCLK)):
 452:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV1     APB2 clock = HCLK
 453:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV2     APB2 clock = HCLK/2
 454:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV4     APB2 clock = HCLK/4
 455:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV8     APB2 clock = HCLK/8
 456:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV16    APB2 clock = HCLK/16
 457:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 458:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 459:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Pclk2_Config(uint32_t hclk_div)
 460:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 603              		.loc 1 460 1 is_stmt 1 view -0
 604              		.cfi_startproc
 605              		@ args = 0, pretend = 0, frame = 0
 606              		@ frame_needed = 0, uses_anonymous_args = 0
 607              		@ link register save eliminated.
 461:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 608              		.loc 1 461 5 view .LVU144
 462:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 609              		.loc 1 462 5 view .LVU145
 610              		.loc 1 462 16 is_stmt 0 view .LVU146
 611 0000 034A     		ldr	r2, .L51
 612 0002 5368     		ldr	r3, [r2, #4]
 613              	.LVL30:
 463:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear APB2PRES[2:0] bits */
 464:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_APB2_DIV_MASK;
 614              		.loc 1 464 5 is_stmt 1 view .LVU147
 615              		.loc 1 464 16 is_stmt 0 view .LVU148
 616 0004 23F46053 		bic	r3, r3, #14336
 617              	.LVL31:
 465:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set APB2PRES[2:0] bits according to hclk_div value */
 466:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= hclk_div << RCC_APB2PRES_OFFSET; 
 618              		.loc 1 466 5 is_stmt 1 view .LVU149
 619              		.loc 1 466 16 is_stmt 0 view .LVU150
 620 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 621              	.LVL32:
 467:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 468:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 622              		.loc 1 468 5 is_stmt 1 view .LVU151
 623              		.loc 1 468 14 is_stmt 0 view .LVU152
 624 000c 5360     		str	r3, [r2, #4]
 469:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 625              		.loc 1 469 1 view .LVU153
 626 000e 7047     		bx	lr
 627              	.L52:
 628              		.align	2
 629              	.L51:
 630 0010 00100240 		.word	1073876992
 631              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 20


 632              	.LFE139:
 634              		.section	.text.RCC_Interrupt_Enable,"ax",%progbits
 635              		.align	1
 636              		.global	RCC_Interrupt_Enable
 637              		.syntax unified
 638              		.thumb
 639              		.thumb_func
 641              	RCC_Interrupt_Enable:
 642              	.LVL33:
 643              	.LFB140:
 470:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 471:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 472:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Enable.
 473:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the specified RCC interrupts.
 474:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt(the RCC interrupt sources to be enabled):
 475:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIEN    LSI ready interrupt
 476:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIEN    LSE ready interrupt
 477:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIEN    HSI ready interrupt
 478:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIEN    HSE ready interrupt
 479:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIEN    PLL ready interrupt
 480:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIEN (Clock security system interrupt in LSE
 481:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 482:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 483:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Enable(uint32_t interrupt)
 484:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 644              		.loc 1 484 1 is_stmt 1 view -0
 645              		.cfi_startproc
 646              		@ args = 0, pretend = 0, frame = 0
 647              		@ frame_needed = 0, uses_anonymous_args = 0
 648              		@ link register save eliminated.
 485:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Perform Byte access to RCC_CLKINT bits to enable the selected interrupts */
 486:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT |= interrupt;
 649              		.loc 1 486 5 view .LVU155
 650              		.loc 1 486 8 is_stmt 0 view .LVU156
 651 0000 024A     		ldr	r2, .L54
 652 0002 9368     		ldr	r3, [r2, #8]
 653              		.loc 1 486 17 view .LVU157
 654 0004 0343     		orrs	r3, r3, r0
 655 0006 9360     		str	r3, [r2, #8]
 487:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 656              		.loc 1 487 1 view .LVU158
 657 0008 7047     		bx	lr
 658              	.L55:
 659 000a 00BF     		.align	2
 660              	.L54:
 661 000c 00100240 		.word	1073876992
 662              		.cfi_endproc
 663              	.LFE140:
 665              		.section	.text.RCC_Interrupt_Disable,"ax",%progbits
 666              		.align	1
 667              		.global	RCC_Interrupt_Disable
 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 672              	RCC_Interrupt_Disable:
 673              	.LVL34:
 674              	.LFB141:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 21


 488:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 489:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 490:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Disable.
 491:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the specified RCC interrupts.
 492:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt(the RCC interrupt sources to be disabled):
 493:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIEN    LSI ready interrupt
 494:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIEN    LSE ready interrupt
 495:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIEN    HSI ready interrupt
 496:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIEN    HSE ready interrupt
 497:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIEN    PLL ready interrupt
 498:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIEN    Clock security system interrupt in LSE
 499:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 500:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 501:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Disable(uint32_t interrupt)
 502:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 675              		.loc 1 502 1 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 0
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              		@ link register save eliminated.
 503:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Perform Byte access to RCC_CLKINT bits to disable the selected interrupts */
 504:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT &= (~interrupt);
 680              		.loc 1 504 5 view .LVU160
 681              		.loc 1 504 8 is_stmt 0 view .LVU161
 682 0000 024A     		ldr	r2, .L57
 683 0002 9368     		ldr	r3, [r2, #8]
 684              		.loc 1 504 17 view .LVU162
 685 0004 23EA0003 		bic	r3, r3, r0
 686 0008 9360     		str	r3, [r2, #8]
 505:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 687              		.loc 1 505 1 view .LVU163
 688 000a 7047     		bx	lr
 689              	.L58:
 690              		.align	2
 691              	.L57:
 692 000c 00100240 		.word	1073876992
 693              		.cfi_endproc
 694              	.LFE141:
 696              		.section	.text.RCC_TIM1_8_Clock_Config,"ax",%progbits
 697              		.align	1
 698              		.global	RCC_TIM1_8_Clock_Config
 699              		.syntax unified
 700              		.thumb
 701              		.thumb_func
 703              	RCC_TIM1_8_Clock_Config:
 704              	.LVL35:
 705              	.LFB142:
 506:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 507:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 508:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_TIM1_8_Clock_Config.
 509:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the TIM1/8 clock source(TIM1/8CLK).
 510:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   timer1_8_clksrc(TIM1/8 clock source):
 511:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_TIM1_8_CLKSRC_PCLK2 
 512:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_TIM1_8_CLKSRC_SYSCLK
 513:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 514:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 515:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_TIM1_8_Clock_Config(uint32_t timer1_8_clksrc)  
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 22


 516:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 706              		.loc 1 516 1 is_stmt 1 view -0
 707              		.cfi_startproc
 708              		@ args = 0, pretend = 0, frame = 0
 709              		@ frame_needed = 0, uses_anonymous_args = 0
 710              		@ link register save eliminated.
 517:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 711              		.loc 1 517 5 view .LVU165
 518:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 519:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 712              		.loc 1 519 5 view .LVU166
 713              		.loc 1 519 16 is_stmt 0 view .LVU167
 714 0000 034A     		ldr	r2, .L60
 715 0002 D36A     		ldr	r3, [r2, #44]
 716              	.LVL36:
 520:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear TIMCLK_SEL bits */
 521:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_TIM1_8_CLKSRC_MASK;
 717              		.loc 1 521 5 is_stmt 1 view .LVU168
 718              		.loc 1 521 16 is_stmt 0 view .LVU169
 719 0004 23F00053 		bic	r3, r3, #536870912
 720              	.LVL37:
 522:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set TIMCLK_SEL bits according to timer1_8_clksrc value */
 523:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= timer1_8_clksrc;
 721              		.loc 1 523 5 is_stmt 1 view .LVU170
 722              		.loc 1 523 16 is_stmt 0 view .LVU171
 723 0008 0343     		orrs	r3, r3, r0
 724              	.LVL38:
 524:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 525:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 526:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 725              		.loc 1 526 5 is_stmt 1 view .LVU172
 726              		.loc 1 526 15 is_stmt 0 view .LVU173
 727 000a D362     		str	r3, [r2, #44]
 527:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 728              		.loc 1 527 1 view .LVU174
 729 000c 7047     		bx	lr
 730              	.L61:
 731 000e 00BF     		.align	2
 732              	.L60:
 733 0010 00100240 		.word	1073876992
 734              		.cfi_endproc
 735              	.LFE142:
 737              		.section	.text.RCC_ADC_1M_Clock_Config,"ax",%progbits
 738              		.align	1
 739              		.global	RCC_ADC_1M_Clock_Config
 740              		.syntax unified
 741              		.thumb
 742              		.thumb_func
 744              	RCC_ADC_1M_Clock_Config:
 745              	.LVL39:
 746              	.LFB143:
 528:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 529:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 530:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_1M_Clock_Config.
 531:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCx 1M clock (ADC1MCLK).
 532:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC1M_clksrc(ADC1M clock source):
 533:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_SRC_HSI
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 23


 534:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_SRC_HSE
 535:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC1M_prescaler(ADC1M clock prescaler):
 536:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV1 
 537:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV2 
 538:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV3 
 539:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV4 
 540:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV5 
 541:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV6 
 542:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV7 
 543:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV8 
 544:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV9 
 545:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV10
 546:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV11
 547:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV12
 548:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV13
 549:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV14
 550:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV15
 551:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV16
 552:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV17
 553:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV18
 554:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV19
 555:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV20
 556:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV21
 557:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV22
 558:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV23
 559:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV24
 560:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV25
 561:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV26
 562:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV27
 563:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV28
 564:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV29
 565:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV30
 566:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV31
 567:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV32
 568:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 569:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 570:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_1M_Clock_Config(uint32_t ADC1M_clksrc, uint32_t ADC1M_prescaler)
 571:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 747              		.loc 1 571 1 is_stmt 1 view -0
 748              		.cfi_startproc
 749              		@ args = 0, pretend = 0, frame = 0
 750              		@ frame_needed = 0, uses_anonymous_args = 0
 751              		@ link register save eliminated.
 572:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 752              		.loc 1 572 5 view .LVU176
 573:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 574:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 753              		.loc 1 574 5 view .LVU177
 754              		.loc 1 574 16 is_stmt 0 view .LVU178
 755 0000 034A     		ldr	r2, .L63
 756 0002 D36A     		ldr	r3, [r2, #44]
 757              	.LVL40:
 575:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADC1MSEL and ADC1MPRE[4:0] bits */
 576:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADC1MCLK_SRC_MASK;
 758              		.loc 1 576 5 is_stmt 1 view .LVU179
 577:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADC1MCLK_DIV_MASK;
 759              		.loc 1 577 5 view .LVU180
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 24


 760              		.loc 1 577 16 is_stmt 0 view .LVU181
 761 0004 23F47C43 		bic	r3, r3, #64512
 762              	.LVL41:
 578:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADC1MSEL bits according to ADC1M_clksrc value */
 579:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC1M_clksrc;
 763              		.loc 1 579 5 is_stmt 1 view .LVU182
 764              		.loc 1 579 16 is_stmt 0 view .LVU183
 765 0008 0343     		orrs	r3, r3, r0
 766              	.LVL42:
 580:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADC1MPRE[4:0] bits according to ADC1M_prescaler value */
 581:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC1M_prescaler;
 767              		.loc 1 581 5 is_stmt 1 view .LVU184
 768              		.loc 1 581 16 is_stmt 0 view .LVU185
 769 000a 0B43     		orrs	r3, r3, r1
 770              	.LVL43:
 582:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 583:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 584:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 771              		.loc 1 584 5 is_stmt 1 view .LVU186
 772              		.loc 1 584 15 is_stmt 0 view .LVU187
 773 000c D362     		str	r3, [r2, #44]
 585:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 774              		.loc 1 585 1 view .LVU188
 775 000e 7047     		bx	lr
 776              	.L64:
 777              		.align	2
 778              	.L63:
 779 0010 00100240 		.word	1073876992
 780              		.cfi_endproc
 781              	.LFE143:
 783              		.section	.text.RCC_ADC_PLL_Clock_Prescaler_Enable,"ax",%progbits
 784              		.align	1
 785              		.global	RCC_ADC_PLL_Clock_Prescaler_Enable
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 790              	RCC_ADC_PLL_Clock_Prescaler_Enable:
 791              	.LVL44:
 792              	.LFB144:
 586:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 587:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 588:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_PLL_Clock_Prescaler_Enable.
 589:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCPLLCLK prescaler, and enable ADCPLLCLK.
 590:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC_PLLCLK_prescaler(ADCPLLCLK prescaler):
 591:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV1       ADCPLLCLKPRES[4:0] = 10000, Pll Clock Divided By 1
 592:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV2       ADCPLLCLKPRES[4:0] = 10001, Pll Clock Divided By 2
 593:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV4       ADCPLLCLKPRES[4:0] = 10010, Pll Clock Divided By 4
 594:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV6       ADCPLLCLKPRES[4:0] = 10011, Pll Clock Divided By 6
 595:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV8       ADCPLLCLKPRES[4:0] = 10100, Pll Clock Divided By 8
 596:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV10      ADCPLLCLKPRES[4:0] = 10101, Pll Clock Divided By 10
 597:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV12      ADCPLLCLKPRES[4:0] = 10110, Pll Clock Divided By 12
 598:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV16      ADCPLLCLKPRES[4:0] = 10111, Pll Clock Divided By 16
 599:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV32      ADCPLLCLKPRES[4:0] = 11000, Pll Clock Divided By 32
 600:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV64      ADCPLLCLKPRES[4:0] = 11001, Pll Clock Divided By 64
 601:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV128     ADCPLLCLKPRES[4:0] = 11010, Pll Clock Divided By 128
 602:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV256     ADCPLLCLKPRES[4:0] = 11011, Pll Clock Divided By 256
 603:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV_OTHERS ADCPLLCLKPRES[4:0] = others, Pll Clock Divided By 256
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 25


 604:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 605:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 606:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_PLL_Clock_Prescaler_Enable(uint32_t ADC_PLLCLK_prescaler)
 607:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 793              		.loc 1 607 1 is_stmt 1 view -0
 794              		.cfi_startproc
 795              		@ args = 0, pretend = 0, frame = 0
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797              		@ link register save eliminated.
 608:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 798              		.loc 1 608 5 view .LVU190
 609:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 610:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 799              		.loc 1 610 5 view .LVU191
 800              		.loc 1 610 16 is_stmt 0 view .LVU192
 801 0000 034A     		ldr	r2, .L66
 802 0002 D36A     		ldr	r3, [r2, #44]
 803              	.LVL45:
 611:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCPLLPRES[4:0] bits */
 612:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADCPLLCLK_MASK;
 804              		.loc 1 612 5 is_stmt 1 view .LVU193
 805              		.loc 1 612 16 is_stmt 0 view .LVU194
 806 0004 23F4F873 		bic	r3, r3, #496
 807              	.LVL46:
 613:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 614:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC_PLLCLK_prescaler;
 808              		.loc 1 614 5 is_stmt 1 view .LVU195
 809              		.loc 1 614 16 is_stmt 0 view .LVU196
 810 0008 0343     		orrs	r3, r3, r0
 811              	.LVL47:
 615:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 616:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 617:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 812              		.loc 1 617 5 is_stmt 1 view .LVU197
 813              		.loc 1 617 15 is_stmt 0 view .LVU198
 814 000a D362     		str	r3, [r2, #44]
 618:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 815              		.loc 1 618 1 view .LVU199
 816 000c 7047     		bx	lr
 817              	.L67:
 818 000e 00BF     		.align	2
 819              	.L66:
 820 0010 00100240 		.word	1073876992
 821              		.cfi_endproc
 822              	.LFE144:
 824              		.section	.text.RCC_ADC_PLL_Clock_Disable,"ax",%progbits
 825              		.align	1
 826              		.global	RCC_ADC_PLL_Clock_Disable
 827              		.syntax unified
 828              		.thumb
 829              		.thumb_func
 831              	RCC_ADC_PLL_Clock_Disable:
 832              	.LFB145:
 619:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 620:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 621:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_PLL_Clock_Disable.
 622:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disable ADCPLLCLK (ADCPLLCLKPRES[4:0] = 0xxxx, ADC Pll Clock Disable).
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 26


 623:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 624:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 625:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 626:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_PLL_Clock_Disable(void)
 627:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 833              		.loc 1 627 1 is_stmt 1 view -0
 834              		.cfi_startproc
 835              		@ args = 0, pretend = 0, frame = 0
 836              		@ frame_needed = 0, uses_anonymous_args = 0
 837              		@ link register save eliminated.
 628:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCPLLPRES[4:0] bit4 */
 629:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 &= RCC_ADCPLLCLK_DISABLE;
 838              		.loc 1 629 5 view .LVU201
 839              		.loc 1 629 8 is_stmt 0 view .LVU202
 840 0000 024A     		ldr	r2, .L69
 841 0002 D36A     		ldr	r3, [r2, #44]
 842              		.loc 1 629 15 view .LVU203
 843 0004 23F48073 		bic	r3, r3, #256
 844 0008 D362     		str	r3, [r2, #44]
 630:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 845              		.loc 1 630 1 view .LVU204
 846 000a 7047     		bx	lr
 847              	.L70:
 848              		.align	2
 849              	.L69:
 850 000c 00100240 		.word	1073876992
 851              		.cfi_endproc
 852              	.LFE145:
 854              		.section	.text.RCC_ADC_Hclk_Config,"ax",%progbits
 855              		.align	1
 856              		.global	RCC_ADC_Hclk_Config
 857              		.syntax unified
 858              		.thumb
 859              		.thumb_func
 861              	RCC_ADC_Hclk_Config:
 862              	.LVL48:
 863              	.LFB146:
 631:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 632:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 633:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Config.
 634:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCHCLK prescaler.
 635:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC_hclk_prescaler(ADCHCLK prescaler):
 636:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV1        ADCHCLKPRE[3:0] = 0000, HCLK Clock Divided By 1
 637:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV2        ADCHCLKPRE[3:0] = 0001, HCLK Clock Divided By 2
 638:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV4        ADCHCLKPRE[3:0] = 0010, HCLK Clock Divided By 4
 639:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV6        ADCHCLKPRE[3:0] = 0011, HCLK Clock Divided By 6
 640:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV8        ADCHCLKPRE[3:0] = 0100, HCLK Clock Divided By 8
 641:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV10       ADCHCLKPRE[3:0] = 0101, HCLK Clock Divided By 10
 642:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV12       ADCHCLKPRE[3:0] = 0110, HCLK Clock Divided By 12
 643:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV16       ADCHCLKPRE[3:0] = 0111, HCLK Clock Divided By 16
 644:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV32       ADCHCLKPRE[3:0] = 1000, HCLK Clock Divided By 32
 645:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV_OTHERS  ADCHCLKPRE[3:0] = others, HCLK Clock Divided By 32
 646:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 647:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 648:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Config(uint32_t ADC_hclk_prescaler)
 649:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 864              		.loc 1 649 1 is_stmt 1 view -0
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 27


 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 0
 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868              		@ link register save eliminated.
 650:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 869              		.loc 1 650 5 view .LVU206
 651:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 652:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 870              		.loc 1 652 5 view .LVU207
 871              		.loc 1 652 16 is_stmt 0 view .LVU208
 872 0000 034A     		ldr	r2, .L72
 873 0002 D36A     		ldr	r3, [r2, #44]
 874              	.LVL49:
 653:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCHPRE[3:0] bits */
 654:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADCHCLK_DIV_MASK;
 875              		.loc 1 654 5 is_stmt 1 view .LVU209
 876              		.loc 1 654 16 is_stmt 0 view .LVU210
 877 0004 23F00F03 		bic	r3, r3, #15
 878              	.LVL50:
 655:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADCHPRE[3:0] bits according to ADC_hclk_prescaler value */
 656:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC_hclk_prescaler;
 879              		.loc 1 656 5 is_stmt 1 view .LVU211
 880              		.loc 1 656 16 is_stmt 0 view .LVU212
 881 0008 0343     		orrs	r3, r3, r0
 882              	.LVL51:
 657:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 658:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 659:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 883              		.loc 1 659 5 is_stmt 1 view .LVU213
 884              		.loc 1 659 15 is_stmt 0 view .LVU214
 885 000a D362     		str	r3, [r2, #44]
 660:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 886              		.loc 1 660 1 view .LVU215
 887 000c 7047     		bx	lr
 888              	.L73:
 889 000e 00BF     		.align	2
 890              	.L72:
 891 0010 00100240 		.word	1073876992
 892              		.cfi_endproc
 893              	.LFE146:
 895              		.section	.text.RCC_ADC_Hclk_Enable,"ax",%progbits
 896              		.align	1
 897              		.global	RCC_ADC_Hclk_Enable
 898              		.syntax unified
 899              		.thumb
 900              		.thumb_func
 902              	RCC_ADC_Hclk_Enable:
 903              	.LFB147:
 661:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 662:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 663:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Enable.
 664:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the ADC AHB peripheral clock.
 665:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 666:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 667:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 668:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Enable(void)
 669:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 28


 904              		.loc 1 669 1 is_stmt 1 view -0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 0
 907              		@ frame_needed = 0, uses_anonymous_args = 0
 908              		@ link register save eliminated.
 670:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 671:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHB1CLKEN |= RCC_ADCHCLK_ENABLE;
 909              		.loc 1 671 5 view .LVU217
 910              		.loc 1 671 8 is_stmt 0 view .LVU218
 911 0000 034A     		ldr	r2, .L75
 912 0002 D2F88030 		ldr	r3, [r2, #128]
 913              		.loc 1 671 20 view .LVU219
 914 0006 43F00103 		orr	r3, r3, #1
 915 000a C2F88030 		str	r3, [r2, #128]
 672:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 916              		.loc 1 672 1 view .LVU220
 917 000e 7047     		bx	lr
 918              	.L76:
 919              		.align	2
 920              	.L75:
 921 0010 00100240 		.word	1073876992
 922              		.cfi_endproc
 923              	.LFE147:
 925              		.section	.text.RCC_ADC_Hclk_Disable,"ax",%progbits
 926              		.align	1
 927              		.global	RCC_ADC_Hclk_Disable
 928              		.syntax unified
 929              		.thumb
 930              		.thumb_func
 932              	RCC_ADC_Hclk_Disable:
 933              	.LFB148:
 673:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 674:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 675:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Disable.
 676:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the ADC AHB peripheral clock.
 677:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 678:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 679:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 680:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Disable(void)
 681:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 934              		.loc 1 681 1 is_stmt 1 view -0
 935              		.cfi_startproc
 936              		@ args = 0, pretend = 0, frame = 0
 937              		@ frame_needed = 0, uses_anonymous_args = 0
 938              		@ link register save eliminated.
 682:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 683:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHB1CLKEN &= (~RCC_ADCHCLK_ENABLE);
 939              		.loc 1 683 5 view .LVU222
 940              		.loc 1 683 8 is_stmt 0 view .LVU223
 941 0000 034A     		ldr	r2, .L78
 942 0002 D2F88030 		ldr	r3, [r2, #128]
 943              		.loc 1 683 20 view .LVU224
 944 0006 23F00103 		bic	r3, r3, #1
 945 000a C2F88030 		str	r3, [r2, #128]
 684:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 946              		.loc 1 684 1 view .LVU225
 947 000e 7047     		bx	lr
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 29


 948              	.L79:
 949              		.align	2
 950              	.L78:
 951 0010 00100240 		.word	1073876992
 952              		.cfi_endproc
 953              	.LFE148:
 955              		.section	.text.RCC_LSE_Trim_Config,"ax",%progbits
 956              		.align	1
 957              		.global	RCC_LSE_Trim_Config
 958              		.syntax unified
 959              		.thumb
 960              		.thumb_func
 962              	RCC_LSE_Trim_Config:
 963              	.LVL52:
 964              	.LFB149:
 685:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 686:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 687:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name  RCC_LSE_Trim_Config.
 688:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun  Configures the External Low Speed oscillator (LSE) Trim.
 689:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   LSE_Trim(LSE Driver Trim Level):
 690:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x00~0x1FF    
 691:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 692:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 693:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Trim_Config(uint16_t LSE_Trim)
 694:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 965              		.loc 1 694 1 is_stmt 1 view -0
 966              		.cfi_startproc
 967              		@ args = 0, pretend = 0, frame = 0
 968              		@ frame_needed = 0, uses_anonymous_args = 0
 969              		@ link register save eliminated.
 695:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 970              		.loc 1 695 5 view .LVU227
 696:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 697:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = *(__IO uint32_t*)LSE_TRIMR_ADDR;
 971              		.loc 1 697 5 view .LVU228
 972              		.loc 1 697 16 is_stmt 0 view .LVU229
 973 0000 084B     		ldr	r3, .L83
 974 0002 1B69     		ldr	r3, [r3, #16]
 975              	.LVL53:
 698:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*clear lse trim[8:0]*/
 699:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= (~(LSE_GM_MASK_VALUE));
 976              		.loc 1 699 5 is_stmt 1 view .LVU230
 977              		.loc 1 699 16 is_stmt 0 view .LVU231
 978 0004 6FF30803 		bfc	r3, #0, #9
 979              	.LVL54:
 700:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*Check and set trim value */
 701:n32g430_std_periph_driver/src/n32g430_rcc.c ****     (LSE_Trim>LSE_GM_MAX_VALUE) ? (LSE_Trim = LSE_GM_MAX_VALUE):(LSE_Trim &= LSE_GM_MASK_VALUE);
 980              		.loc 1 701 5 is_stmt 1 view .LVU232
 981              		.loc 1 701 64 is_stmt 0 view .LVU233
 982 0008 B0F5007F 		cmp	r0, #512
 983 000c 07D2     		bcs	.L82
 984              		.loc 1 701 75 discriminator 2 view .LVU234
 985 000e C0F30800 		ubfx	r0, r0, #0, #9
 986              	.LVL55:
 987              	.L81:
 702:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*Set PWR_CR4 bit15 and bit[8:0] */
 703:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= (LSE_NIM_MASK_VALUE|LSE_Trim);
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 30


 988              		.loc 1 703 5 is_stmt 1 view .LVU235
 989              		.loc 1 703 38 is_stmt 0 view .LVU236
 990 0012 40F48060 		orr	r0, r0, #1024
 991              	.LVL56:
 992              		.loc 1 703 16 view .LVU237
 993 0016 1843     		orrs	r0, r0, r3
 994              	.LVL57:
 704:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 705:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)LSE_TRIMR_ADDR = temp_value;
 995              		.loc 1 705 5 is_stmt 1 view .LVU238
 996              		.loc 1 705 37 is_stmt 0 view .LVU239
 997 0018 024B     		ldr	r3, .L83
 998 001a 1861     		str	r0, [r3, #16]
 706:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 999              		.loc 1 706 1 view .LVU240
 1000 001c 7047     		bx	lr
 1001              	.LVL58:
 1002              	.L82:
 701:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*Set PWR_CR4 bit15 and bit[8:0] */
 1003              		.loc 1 701 45 discriminator 1 view .LVU241
 1004 001e 40F2FF10 		movw	r0, #511
 1005              	.LVL59:
 701:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*Set PWR_CR4 bit15 and bit[8:0] */
 1006              		.loc 1 701 45 discriminator 1 view .LVU242
 1007 0022 F6E7     		b	.L81
 1008              	.L84:
 1009              		.align	2
 1010              	.L83:
 1011 0024 00700040 		.word	1073770496
 1012              		.cfi_endproc
 1013              	.LFE149:
 1015              		.section	.text.RCC_LSE_Clock_Security_System_Enable,"ax",%progbits
 1016              		.align	1
 1017              		.global	RCC_LSE_Clock_Security_System_Enable
 1018              		.syntax unified
 1019              		.thumb
 1020              		.thumb_func
 1022              	RCC_LSE_Clock_Security_System_Enable:
 1023              	.LFB151:
 707:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 708:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 709:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Config.
 710:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the External Low Speed oscillator (LSE).
 711:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_LSE(the new state of the LSE):
 712:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_DISABLE    LSE oscillator OFF
 713:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_ENABLE     LSE oscillator ON
 714:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_BYPASS     LSE oscillator bypassed with external clock
 715:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   LSE_Trim(LSE Driver Trim Level):
 716:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x00~0x1FF(recommended value:0x1D7)    
 717:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 718:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 719:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Config(uint32_t RCC_LSE,uint16_t LSE_Trim)
 720:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 721:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Enable PWR Clock */
 722:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_APB1_Peripheral_Clock_Enable(RCC_APB1_PERIPH_PWR);
 723:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PWR DBKP set 1 */
 724:n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 31


 725:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 726:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset LSEEN LSEBP bits before configuring the LSE */
 727:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDCTRL_ADDR &= (~(RCC_LSE_ENABLE | RCC_LSE_BYPASS));
 728:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 729:n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch (RCC_LSE)
 730:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 731:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case RCC_LSE_ENABLE:
 732:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* Set LSEON bit */
 733:n32g430_std_periph_driver/src/n32g430_rcc.c ****             *(__IO uint32_t*)RCC_BDCTRL_ADDR |= RCC_LSE_ENABLE;
 734:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_LSE_Trim_Config(LSE_Trim);
 735:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 736:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case RCC_LSE_BYPASS:
 737:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* Set LSEBYP and LSEON bits */
 738:n32g430_std_periph_driver/src/n32g430_rcc.c ****             *(__IO uint32_t*)RCC_BDCTRL_ADDR |= (RCC_LSE_BYPASS | RCC_LSE_ENABLE);
 739:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 740:n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:
 741:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 742:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 743:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 744:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 745:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 746:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Enable.
 747:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the LSE Clock Security System.
 748:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 749:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 750:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 751:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Clock_Security_System_Enable(void)
 752:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1024              		.loc 1 752 1 is_stmt 1 view -0
 1025              		.cfi_startproc
 1026              		@ args = 0, pretend = 0, frame = 0
 1027              		@ frame_needed = 0, uses_anonymous_args = 0
 1028              		@ link register save eliminated.
 753:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSECLKSSEN_BITBAND = (uint32_t)ENABLE;
 1029              		.loc 1 753 5 view .LVU244
 1030              		.loc 1 753 45 is_stmt 0 view .LVU245
 1031 0000 024B     		ldr	r3, .L86
 1032 0002 0122     		movs	r2, #1
 1033 0004 C3F80C24 		str	r2, [r3, #1036]
 754:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1034              		.loc 1 754 1 view .LVU246
 1035 0008 7047     		bx	lr
 1036              	.L87:
 1037 000a 00BF     		.align	2
 1038              	.L86:
 1039 000c 00004242 		.word	1111621632
 1040              		.cfi_endproc
 1041              	.LFE151:
 1043              		.section	.text.RCC_LSE_Clock_Security_System_Disable,"ax",%progbits
 1044              		.align	1
 1045              		.global	RCC_LSE_Clock_Security_System_Disable
 1046              		.syntax unified
 1047              		.thumb
 1048              		.thumb_func
 1050              	RCC_LSE_Clock_Security_System_Disable:
 1051              	.LFB152:
 755:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 32


 756:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 757:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Disable.
 758:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the LSE Clock Security System.
 759:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 760:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 761:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 762:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Clock_Security_System_Disable(void)
 763:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1052              		.loc 1 763 1 is_stmt 1 view -0
 1053              		.cfi_startproc
 1054              		@ args = 0, pretend = 0, frame = 0
 1055              		@ frame_needed = 0, uses_anonymous_args = 0
 1056              		@ link register save eliminated.
 764:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSECLKSSEN_BITBAND = (uint32_t)DISABLE;
 1057              		.loc 1 764 5 view .LVU248
 1058              		.loc 1 764 45 is_stmt 0 view .LVU249
 1059 0000 024B     		ldr	r3, .L89
 1060 0002 0022     		movs	r2, #0
 1061 0004 C3F80C24 		str	r2, [r3, #1036]
 765:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1062              		.loc 1 765 1 view .LVU250
 1063 0008 7047     		bx	lr
 1064              	.L90:
 1065 000a 00BF     		.align	2
 1066              	.L89:
 1067 000c 00004242 		.word	1111621632
 1068              		.cfi_endproc
 1069              	.LFE152:
 1071              		.section	.text.RCC_LSE_Clock_Security_System_Status_Get,"ax",%progbits
 1072              		.align	1
 1073              		.global	RCC_LSE_Clock_Security_System_Status_Get
 1074              		.syntax unified
 1075              		.thumb
 1076              		.thumb_func
 1078              	RCC_LSE_Clock_Security_System_Status_Get:
 1079              	.LFB153:
 766:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 767:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 768:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Status_Get.
 769:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Get LSE Clock Security System failure status.
 770:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 771:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  FlagStatus: SET or RESET
 772:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 773:n32g430_std_periph_driver/src/n32g430_rcc.c **** FlagStatus RCC_LSE_Clock_Security_System_Status_Get(void)
 774:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1080              		.loc 1 774 1 is_stmt 1 view -0
 1081              		.cfi_startproc
 1082              		@ args = 0, pretend = 0, frame = 0
 1083              		@ frame_needed = 0, uses_anonymous_args = 0
 1084              		@ link register save eliminated.
 775:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Check the status of LSE Clock Security System */
 776:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((RCC->BDCTRL & RCC_LSE_LSECLKSSF) != (uint32_t)RESET)
 1085              		.loc 1 776 5 view .LVU252
 1086              		.loc 1 776 13 is_stmt 0 view .LVU253
 1087 0000 044B     		ldr	r3, .L94
 1088 0002 1B6A     		ldr	r3, [r3, #32]
 1089              		.loc 1 776 8 view .LVU254
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 33


 1090 0004 13F0100F 		tst	r3, #16
 1091 0008 01D0     		beq	.L93
 777:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 778:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
 1092              		.loc 1 778 16 view .LVU255
 1093 000a 0120     		movs	r0, #1
 1094 000c 7047     		bx	lr
 1095              	.L93:
 779:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 780:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 781:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 782:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
 1096              		.loc 1 782 16 view .LVU256
 1097 000e 0020     		movs	r0, #0
 783:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 784:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 785:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1098              		.loc 1 785 1 view .LVU257
 1099 0010 7047     		bx	lr
 1100              	.L95:
 1101 0012 00BF     		.align	2
 1102              	.L94:
 1103 0014 00100240 		.word	1073876992
 1104              		.cfi_endproc
 1105              	.LFE153:
 1107              		.section	.text.RCC_LSI_Enable,"ax",%progbits
 1108              		.align	1
 1109              		.global	RCC_LSI_Enable
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1114              	RCC_LSI_Enable:
 1115              	.LFB155:
 786:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 787:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 788:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Stable_Wait.
 789:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for LSE start-up.
 790:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 791:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 792:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    LSE oscillator is stable and ready to use
 793:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      LSE oscillator not yet ready
 794:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 795:n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_LSE_Stable_Wait(void)
 796:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 797:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 798:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 799:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 800:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 801:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 802:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 803:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 804:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 805:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till LSE is ready and if Time out is reached exit */
 806:n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 807:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 808:n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_LSERD);
 809:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 34


 810:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 811:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 812:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_LSERD) != RESET)
 813:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 814:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 815:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 816:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 817:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 818:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 819:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 820:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 821:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 822:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 823:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Enable.
 824:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the Internal Low Speed oscillator (LSI).
 825:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 826:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 827:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 828:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSI_Enable(void)
 829:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1116              		.loc 1 829 1 is_stmt 1 view -0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 0
 1119              		@ frame_needed = 0, uses_anonymous_args = 0
 1120              		@ link register save eliminated.
 830:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSIEN_BITBAND = (uint32_t)ENABLE;
 1121              		.loc 1 830 5 view .LVU259
 1122              		.loc 1 830 40 is_stmt 0 view .LVU260
 1123 0000 024B     		ldr	r3, .L97
 1124 0002 0122     		movs	r2, #1
 1125 0004 C3F88024 		str	r2, [r3, #1152]
 831:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1126              		.loc 1 831 1 view .LVU261
 1127 0008 7047     		bx	lr
 1128              	.L98:
 1129 000a 00BF     		.align	2
 1130              	.L97:
 1131 000c 00004242 		.word	1111621632
 1132              		.cfi_endproc
 1133              	.LFE155:
 1135              		.section	.text.RCC_LSI_Disable,"ax",%progbits
 1136              		.align	1
 1137              		.global	RCC_LSI_Disable
 1138              		.syntax unified
 1139              		.thumb
 1140              		.thumb_func
 1142              	RCC_LSI_Disable:
 1143              	.LFB156:
 832:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 833:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 834:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Disable.
 835:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the Internal Low Speed oscillator (LSI).
 836:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 837:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 838:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note   LSI can not be disabled if the IWDG is running.
 839:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 840:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSI_Disable(void)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 35


 841:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1144              		.loc 1 841 1 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 0
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148              		@ link register save eliminated.
 842:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSIEN_BITBAND = (uint32_t)DISABLE;
 1149              		.loc 1 842 5 view .LVU263
 1150              		.loc 1 842 40 is_stmt 0 view .LVU264
 1151 0000 024B     		ldr	r3, .L100
 1152 0002 0022     		movs	r2, #0
 1153 0004 C3F88024 		str	r2, [r3, #1152]
 843:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1154              		.loc 1 843 1 view .LVU265
 1155 0008 7047     		bx	lr
 1156              	.L101:
 1157 000a 00BF     		.align	2
 1158              	.L100:
 1159 000c 00004242 		.word	1111621632
 1160              		.cfi_endproc
 1161              	.LFE156:
 1163              		.section	.text.RCC_RTC_Clock_Config,"ax",%progbits
 1164              		.align	1
 1165              		.global	RCC_RTC_Clock_Config
 1166              		.syntax unified
 1167              		.thumb
 1168              		.thumb_func
 1170              	RCC_RTC_Clock_Config:
 1171              	.LVL60:
 1172              	.LFB158:
 844:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 845:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 846:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Stable_Wait.
 847:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for LSI start-up.
 848:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 849:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 850:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    LSI oscillator is stable and ready to use
 851:n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      LSI oscillator not yet ready
 852:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 853:n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_LSI_Stable_Wait(void)
 854:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 855:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 856:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 857:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 858:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 859:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 860:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 861:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 862:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 863:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till LSI is ready and if Time out is reached exit */
 864:n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 865:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 866:n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_LSIRD);
 867:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 868:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 869:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 870:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_LSIRD) != RESET)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 36


 871:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 872:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 873:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 874:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 875:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 876:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 877:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 878:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 879:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 880:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 881:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Config.
 882:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the RTC clock (RTCCLK).
 883:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   rtcclk_source(the RTC clock source):
 884:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_NONE          No clock selected as RTC clock)
 885:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_LSE           LSE selected as RTC clock)
 886:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_LSI           LSI selected as RTC clock)
 887:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_HSE_DIV128    HSE clock divided by 128 selected as RTC clock
 888:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 889:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 890:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 891:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Config(uint32_t rtcclk_source)
 892:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1173              		.loc 1 892 1 is_stmt 1 view -0
 1174              		.cfi_startproc
 1175              		@ args = 0, pretend = 0, frame = 0
 1176              		@ frame_needed = 0, uses_anonymous_args = 0
 1177              		@ link register save eliminated.
 893:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the RTC clock source */
 894:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->BDCTRL &= RCC_RTCCLK_SRC_MASK;
 1178              		.loc 1 894 5 view .LVU267
 1179              		.loc 1 894 8 is_stmt 0 view .LVU268
 1180 0000 044B     		ldr	r3, .L103
 1181 0002 1A6A     		ldr	r2, [r3, #32]
 1182              		.loc 1 894 17 view .LVU269
 1183 0004 22F44072 		bic	r2, r2, #768
 1184 0008 1A62     		str	r2, [r3, #32]
 895:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Select the RTC clock source */
 896:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->BDCTRL |= rtcclk_source;
 1185              		.loc 1 896 5 is_stmt 1 view .LVU270
 1186              		.loc 1 896 8 is_stmt 0 view .LVU271
 1187 000a 1A6A     		ldr	r2, [r3, #32]
 1188              		.loc 1 896 17 view .LVU272
 1189 000c 0243     		orrs	r2, r2, r0
 1190 000e 1A62     		str	r2, [r3, #32]
 897:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1191              		.loc 1 897 1 view .LVU273
 1192 0010 7047     		bx	lr
 1193              	.L104:
 1194 0012 00BF     		.align	2
 1195              	.L103:
 1196 0014 00100240 		.word	1073876992
 1197              		.cfi_endproc
 1198              	.LFE158:
 1200              		.section	.text.RCC_RTC_Clock_Enable,"ax",%progbits
 1201              		.align	1
 1202              		.global	RCC_RTC_Clock_Enable
 1203              		.syntax unified
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 37


 1204              		.thumb
 1205              		.thumb_func
 1207              	RCC_RTC_Clock_Enable:
 1208              	.LFB159:
 898:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 899:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 900:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Enable.
 901:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the RTC clock.
 902:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 903:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 904:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    This function must be used only after the RTC clock was selected 
 905:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        using the RCC_Config_Rtc_Clock function.
 906:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 907:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Enable(void)
 908:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1209              		.loc 1 908 1 is_stmt 1 view -0
 1210              		.cfi_startproc
 1211              		@ args = 0, pretend = 0, frame = 0
 1212              		@ frame_needed = 0, uses_anonymous_args = 0
 1213              		@ link register save eliminated.
 909:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_RTCEN_BITBAND = (uint32_t)ENABLE;
 1214              		.loc 1 909 5 view .LVU275
 1215              		.loc 1 909 40 is_stmt 0 view .LVU276
 1216 0000 024B     		ldr	r3, .L106
 1217 0002 0122     		movs	r2, #1
 1218 0004 C3F83C24 		str	r2, [r3, #1084]
 910:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1219              		.loc 1 910 1 view .LVU277
 1220 0008 7047     		bx	lr
 1221              	.L107:
 1222 000a 00BF     		.align	2
 1223              	.L106:
 1224 000c 00004242 		.word	1111621632
 1225              		.cfi_endproc
 1226              	.LFE159:
 1228              		.section	.text.RCC_RTC_Clock_Disable,"ax",%progbits
 1229              		.align	1
 1230              		.global	RCC_RTC_Clock_Disable
 1231              		.syntax unified
 1232              		.thumb
 1233              		.thumb_func
 1235              	RCC_RTC_Clock_Disable:
 1236              	.LFB160:
 911:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 912:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 913:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Disable.
 914:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the RTC clock.
 915:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 916:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 917:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 918:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Disable(void)
 919:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1237              		.loc 1 919 1 is_stmt 1 view -0
 1238              		.cfi_startproc
 1239              		@ args = 0, pretend = 0, frame = 0
 1240              		@ frame_needed = 0, uses_anonymous_args = 0
 1241              		@ link register save eliminated.
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 38


 920:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_RTCEN_BITBAND = (uint32_t)DISABLE;
 1242              		.loc 1 920 5 view .LVU279
 1243              		.loc 1 920 40 is_stmt 0 view .LVU280
 1244 0000 024B     		ldr	r3, .L109
 1245 0002 0022     		movs	r2, #0
 1246 0004 C3F83C24 		str	r2, [r3, #1084]
 921:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1247              		.loc 1 921 1 view .LVU281
 1248 0008 7047     		bx	lr
 1249              	.L110:
 1250 000a 00BF     		.align	2
 1251              	.L109:
 1252 000c 00004242 		.word	1111621632
 1253              		.cfi_endproc
 1254              	.LFE160:
 1256              		.section	.text.RCC_LPTIM_Reset,"ax",%progbits
 1257              		.align	1
 1258              		.global	RCC_LPTIM_Reset
 1259              		.syntax unified
 1260              		.thumb
 1261              		.thumb_func
 1263              	RCC_LPTIM_Reset:
 1264              	.LFB162:
 922:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 923:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 924:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name  RCC_LPTIM_Clock_Config.
 925:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun   Configures the LPTIM clock (LPTIMCLK).
 926:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param clock_source  (specifies the LPTIM clock source).
 927:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_APB1  APB1 clock selected as LPTIM clock
 928:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_LSI   LSI selected as LPTIM clock
 929:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_HSI   HSI selected as LPTIM clock
 930:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_LSE   LSE selected as LPTIM clock
 931:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note When switching from comparator1/2 to other clock sources,
 932:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\      it is suggested to disable comparators first.
 933:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 934:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Clock_Config(uint32_t clock_source)
 935:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 936:n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 937:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_APB1_Peripheral_Clock_Enable(RCC_APB1_PERIPH_PWR);
 938:n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 939:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 940:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= RCC_LPTIMCLK_SRC_MASK;
 941:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 942:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Select the LPTIM clock source */
 943:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= clock_source;
 944:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 945:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 946:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 947:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Reset.
 948:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     LPTIM reset.
 949:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 950:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 951:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 952:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Reset(void)
 953:n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 1265              		.loc 1 953 1 is_stmt 1 view -0
 1266              		.cfi_startproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 39


 1267              		@ args = 0, pretend = 0, frame = 0
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		@ link register save eliminated.
 954:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= (RCC_LPTIMCLK_RESET);
 1270              		.loc 1 954 5 view .LVU283
 1271              		.loc 1 954 8 is_stmt 0 view .LVU284
 1272 0000 044B     		ldr	r3, .L112
 1273 0002 5A6B     		ldr	r2, [r3, #52]
 1274              		.loc 1 954 17 view .LVU285
 1275 0004 42F48062 		orr	r2, r2, #1024
 1276 0008 5A63     		str	r2, [r3, #52]
 955:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= (~RCC_LPTIMCLK_RESET);
 1277              		.loc 1 955 5 is_stmt 1 view .LVU286
 1278              		.loc 1 955 8 is_stmt 0 view .LVU287
 1279 000a 5A6B     		ldr	r2, [r3, #52]
 1280              		.loc 1 955 17 view .LVU288
 1281 000c 22F48062 		bic	r2, r2, #1024
 1282 0010 5A63     		str	r2, [r3, #52]
 956:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1283              		.loc 1 956 1 view .LVU289
 1284 0012 7047     		bx	lr
 1285              	.L113:
 1286              		.align	2
 1287              	.L112:
 1288 0014 00100240 		.word	1073876992
 1289              		.cfi_endproc
 1290              	.LFE162:
 1292              		.section	.text.RCC_LPTIM_Enable,"ax",%progbits
 1293              		.align	1
 1294              		.global	RCC_LPTIM_Enable
 1295              		.syntax unified
 1296              		.thumb
 1297              		.thumb_func
 1299              	RCC_LPTIM_Enable:
 1300              	.LFB163:
 957:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 958:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 959:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Enable.
 960:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables LPTIM.
 961:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 962:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 963:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 964:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Enable(void)
 965:n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 1301              		.loc 1 965 1 is_stmt 1 view -0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 0
 1304              		@ frame_needed = 0, uses_anonymous_args = 0
 1305              		@ link register save eliminated.
 966:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= (RCC_LPTIMCLK_ENBLE);
 1306              		.loc 1 966 5 view .LVU291
 1307              		.loc 1 966 8 is_stmt 0 view .LVU292
 1308 0000 024A     		ldr	r2, .L115
 1309 0002 536B     		ldr	r3, [r2, #52]
 1310              		.loc 1 966 17 view .LVU293
 1311 0004 43F04003 		orr	r3, r3, #64
 1312 0008 5363     		str	r3, [r2, #52]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 40


 967:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1313              		.loc 1 967 1 view .LVU294
 1314 000a 7047     		bx	lr
 1315              	.L116:
 1316              		.align	2
 1317              	.L115:
 1318 000c 00100240 		.word	1073876992
 1319              		.cfi_endproc
 1320              	.LFE163:
 1322              		.section	.text.RCC_LPTIM_Disable,"ax",%progbits
 1323              		.align	1
 1324              		.global	RCC_LPTIM_Disable
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1329              	RCC_LPTIM_Disable:
 1330              	.LFB164:
 968:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 969:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 970:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Disable.
 971:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables LPTIM.
 972:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 973:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 974:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 975:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Disable(void)
 976:n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 1331              		.loc 1 976 1 is_stmt 1 view -0
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 0
 1334              		@ frame_needed = 0, uses_anonymous_args = 0
 1335              		@ link register save eliminated.
 977:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= (~RCC_LPTIMCLK_ENBLE);
 1336              		.loc 1 977 5 view .LVU296
 1337              		.loc 1 977 8 is_stmt 0 view .LVU297
 1338 0000 024A     		ldr	r2, .L118
 1339 0002 536B     		ldr	r3, [r2, #52]
 1340              		.loc 1 977 17 view .LVU298
 1341 0004 23F04003 		bic	r3, r3, #64
 1342 0008 5363     		str	r3, [r2, #52]
 978:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1343              		.loc 1 978 1 view .LVU299
 1344 000a 7047     		bx	lr
 1345              	.L119:
 1346              		.align	2
 1347              	.L118:
 1348 000c 00100240 		.word	1073876992
 1349              		.cfi_endproc
 1350              	.LFE164:
 1352              		.section	.text.RCC_Clocks_Frequencies_Value_Get,"ax",%progbits
 1353              		.align	1
 1354              		.global	RCC_Clocks_Frequencies_Value_Get
 1355              		.syntax unified
 1356              		.thumb
 1357              		.thumb_func
 1359              	RCC_Clocks_Frequencies_Value_Get:
 1360              	.LVL61:
 1361              	.LFB165:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 41


 979:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 980:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 981:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clocks_Frequencies_Value_Get.
 982:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Returns the frequencies of different on chip clocks.
 983:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_clocks pointer to a RCC_ClocksType structure which will hold
 984:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        the clocks frequencies.
 985:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 986:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    The result of this function could be not correct when using
 987:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        fractional value for HSE crystal.
 988:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 989:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clocks_Frequencies_Value_Get(RCC_ClocksType* RCC_clocks)
 990:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1362              		.loc 1 990 1 is_stmt 1 view -0
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 0
 1365              		@ frame_needed = 0, uses_anonymous_args = 0
 1366              		@ link register save eliminated.
 1367              		.loc 1 990 1 is_stmt 0 view .LVU301
 1368 0000 30B4     		push	{r4, r5}
 1369              	.LCFI0:
 1370              		.cfi_def_cfa_offset 8
 1371              		.cfi_offset 4, -8
 1372              		.cfi_offset 5, -4
 991:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = SYSCLK_SRC_HSI;
 1373              		.loc 1 991 5 is_stmt 1 view .LVU302
 1374              	.LVL62:
 992:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t pllclk_value = 0, pllmull_value = 0,pllsource_value = 0, presc_value = 0;
 1375              		.loc 1 992 5 view .LVU303
 993:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 994:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PLL clock source and multiplication factor */
 995:n32g430_std_periph_driver/src/n32g430_rcc.c ****     pllmull_value   = RCC->CFG & RCC_CFG_PLLMULFCT;
 1376              		.loc 1 995 5 view .LVU304
 1377              		.loc 1 995 26 is_stmt 0 view .LVU305
 1378 0002 364A     		ldr	r2, .L132
 1379 0004 5168     		ldr	r1, [r2, #4]
 1380              		.loc 1 995 21 view .LVU306
 1381 0006 364B     		ldr	r3, .L132+4
 1382 0008 0B40     		ands	r3, r3, r1
 1383              	.LVL63:
 996:n32g430_std_periph_driver/src/n32g430_rcc.c ****     pllsource_value = RCC->CFG & RCC_CFG_PLLSRC;
 1384              		.loc 1 996 5 is_stmt 1 view .LVU307
 1385              		.loc 1 996 26 is_stmt 0 view .LVU308
 1386 000a 5268     		ldr	r2, [r2, #4]
 1387              		.loc 1 996 21 view .LVU309
 1388 000c 02F48032 		and	r2, r2, #65536
 1389              	.LVL64:
 997:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 998:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Calculate the frequency division factor */
 999:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((pllmull_value & RCC_CFG_PLLMULFCT_4) == 0)
 1390              		.loc 1 999 5 is_stmt 1 view .LVU310
 1391              		.loc 1 999 8 is_stmt 0 view .LVU311
 1392 0010 11F0006F 		tst	r1, #134217728
 1393 0014 45D1     		bne	.L121
1000:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1001:n32g430_std_periph_driver/src/n32g430_rcc.c ****         /*  PLLMULFCT[4] = 0 */
1002:n32g430_std_periph_driver/src/n32g430_rcc.c ****         pllmull_value = (pllmull_value >> RCC_CFG_PLLMULFCT_OFFSET) + 2; 
 1394              		.loc 1 1002 9 is_stmt 1 view .LVU312
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 42


 1395              		.loc 1 1002 40 is_stmt 0 view .LVU313
 1396 0016 9B0C     		lsrs	r3, r3, #18
 1397              	.LVL65:
 1398              		.loc 1 1002 23 view .LVU314
 1399 0018 0233     		adds	r3, r3, #2
 1400              	.LVL66:
 1401              	.L122:
1003:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1004:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1005:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1006:n32g430_std_periph_driver/src/n32g430_rcc.c ****         // PLLMULFCT[4] = 1
1007:n32g430_std_periph_driver/src/n32g430_rcc.c ****         pllmull_value = ((pllmull_value >> RCC_CFG_PLLMULFCT_OFFSET) - 496) + 1; 
1008:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1009:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1010:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (pllsource_value == 0) /* HSI as PLL input clock  */
 1402              		.loc 1 1010 5 is_stmt 1 view .LVU315
 1403              		.loc 1 1010 8 is_stmt 0 view .LVU316
 1404 001a 002A     		cmp	r2, #0
 1405 001c 49D1     		bne	.L123
1011:n32g430_std_periph_driver/src/n32g430_rcc.c ****     { 
1012:n32g430_std_periph_driver/src/n32g430_rcc.c ****          /* HSI selected as PLL clock entry */
1013:n32g430_std_periph_driver/src/n32g430_rcc.c ****         if ((RCC->PLLHSIPRE & RCC_PLLHSIPRE_PLLHSIPRE) != (uint32_t)RESET)
 1406              		.loc 1 1013 9 is_stmt 1 view .LVU317
 1407              		.loc 1 1013 17 is_stmt 0 view .LVU318
 1408 001e 02F18042 		add	r2, r2, #1073741824
 1409              	.LVL67:
 1410              		.loc 1 1013 17 view .LVU319
 1411 0022 02F50432 		add	r2, r2, #135168
 1412              	.LVL68:
 1413              		.loc 1 1013 17 view .LVU320
 1414 0026 126C     		ldr	r2, [r2, #64]
 1415              	.LVL69:
 1416              		.loc 1 1013 12 view .LVU321
 1417 0028 12F0010F 		tst	r2, #1
 1418 002c 3DD0     		beq	.L124
1014:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSI oscillator clock divided by 2 */
1015:n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = (HSI_VALUE >> RCC_CLOCK_DIV2_OFFSET) * pllmull_value;
 1419              		.loc 1 1015 13 is_stmt 1 view .LVU322
 1420              		.loc 1 1015 26 is_stmt 0 view .LVU323
 1421 002e 2D4A     		ldr	r2, .L132+8
 1422 0030 02FB03F3 		mul	r3, r2, r3
 1423              	.LVL70:
 1424              	.L125:
1016:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1017:n32g430_std_periph_driver/src/n32g430_rcc.c ****         else
1018:n32g430_std_periph_driver/src/n32g430_rcc.c ****         {
1019:n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = HSI_VALUE * pllmull_value;
1020:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1021:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1022:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else /* HSE as PLL input clock  */
1023:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1024:n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* HSE selected as PLL clock entry */
1025:n32g430_std_periph_driver/src/n32g430_rcc.c ****         if ((RCC->CFG & RCC_CFG_PLLHSEPRES) != (uint32_t)RESET)
1026:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
1027:n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = (HSE_VALUE >> RCC_CLOCK_DIV2_OFFSET) * pllmull_value;
1028:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1029:n32g430_std_periph_driver/src/n32g430_rcc.c ****         else
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 43


1030:n32g430_std_periph_driver/src/n32g430_rcc.c ****         {
1031:n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = HSE_VALUE * pllmull_value;
1032:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1033:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1034:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1035:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get SYSCLK source -------------------------------------------------------*/
1036:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG & RCC_CFG_SCLKSTS;
 1425              		.loc 1 1036 5 is_stmt 1 view .LVU324
 1426              		.loc 1 1036 21 is_stmt 0 view .LVU325
 1427 0034 294A     		ldr	r2, .L132
 1428 0036 5268     		ldr	r2, [r2, #4]
 1429              		.loc 1 1036 16 view .LVU326
 1430 0038 02F00C02 		and	r2, r2, #12
 1431              	.LVL71:
1037:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1038:n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch (temp_value)
 1432              		.loc 1 1038 5 is_stmt 1 view .LVU327
 1433 003c 042A     		cmp	r2, #4
 1434 003e 45D0     		beq	.L127
 1435 0040 082A     		cmp	r2, #8
 1436 0042 46D0     		beq	.L128
 1437 0044 002A     		cmp	r2, #0
 1438 0046 46D1     		bne	.L129
1039:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1040:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_HSI: 
1041:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* HSI used as system clock */
1042:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSI_VALUE;
 1439              		.loc 1 1042 13 view .LVU328
 1440              		.loc 1 1042 36 is_stmt 0 view .LVU329
 1441 0048 274A     		ldr	r2, .L132+12
 1442              	.LVL72:
 1443              		.loc 1 1042 36 view .LVU330
 1444 004a 0260     		str	r2, [r0]
1043:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1445              		.loc 1 1043 13 is_stmt 1 view .LVU331
 1446              	.L130:
1044:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_HSE: 
1045:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* HSE used as system clock */
1046:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSE_VALUE;
1047:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1048:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_PLL: 
1049:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* PLL used as system clock */
1050:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = pllclk_value;
1051:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1052:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1053:n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:
1054:n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* default HSI used as system clock */
1055:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSI_VALUE;
1056:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1057:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1058:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1059:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1060:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get HCLK prescaler */
1061:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_AHBPRES) >> RCC_CFG_AHBPRES_OFFSET; 
 1447              		.loc 1 1061 5 view .LVU332
 1448              		.loc 1 1061 24 is_stmt 0 view .LVU333
 1449 004c 2349     		ldr	r1, .L132
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 44


 1450 004e 4A68     		ldr	r2, [r1, #4]
 1451              		.loc 1 1061 18 view .LVU334
 1452 0050 C2F30312 		ubfx	r2, r2, #4, #4
 1453              	.LVL73:
1062:n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1454              		.loc 1 1062 5 is_stmt 1 view .LVU335
 1455              		.loc 1 1062 34 is_stmt 0 view .LVU336
 1456 0054 254D     		ldr	r5, .L132+16
 1457 0056 AC5C     		ldrb	r4, [r5, r2]	@ zero_extendqisi2
 1458              	.LVL74:
1063:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* HCLK clock frequency */
1064:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->HclkFreq = RCC_clocks->SysclkFreq >> presc_value;
 1459              		.loc 1 1064 5 is_stmt 1 view .LVU337
 1460              		.loc 1 1064 38 is_stmt 0 view .LVU338
 1461 0058 0268     		ldr	r2, [r0]
 1462              	.LVL75:
 1463              		.loc 1 1064 51 view .LVU339
 1464 005a E240     		lsrs	r2, r2, r4
 1465              		.loc 1 1064 26 view .LVU340
 1466 005c 4260     		str	r2, [r0, #4]
1065:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PCLK1 prescaler */
1066:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_APB1PRES) >> RCC_CFG_APB1PRES_OFFSET; 
 1467              		.loc 1 1066 5 is_stmt 1 view .LVU341
 1468              		.loc 1 1066 24 is_stmt 0 view .LVU342
 1469 005e 4C68     		ldr	r4, [r1, #4]
 1470              	.LVL76:
 1471              		.loc 1 1066 18 view .LVU343
 1472 0060 C4F30224 		ubfx	r4, r4, #8, #3
 1473              	.LVL77:
1067:n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1474              		.loc 1 1067 5 is_stmt 1 view .LVU344
 1475              		.loc 1 1067 34 is_stmt 0 view .LVU345
 1476 0064 2C5D     		ldrb	r4, [r5, r4]	@ zero_extendqisi2
 1477              	.LVL78:
1068:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PCLK1 clock frequency */
1069:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->Pclk1Freq = RCC_clocks->HclkFreq >> presc_value;
 1478              		.loc 1 1069 5 is_stmt 1 view .LVU346
 1479              		.loc 1 1069 50 is_stmt 0 view .LVU347
 1480 0066 22FA04F4 		lsr	r4, r2, r4
 1481              	.LVL79:
 1482              		.loc 1 1069 27 view .LVU348
 1483 006a 8460     		str	r4, [r0, #8]
1070:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PCLK2 prescaler */
1071:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_APB2PRES) >> RCC_CFG_APB2PRES_OFFSET; 
 1484              		.loc 1 1071 5 is_stmt 1 view .LVU349
 1485              		.loc 1 1071 24 is_stmt 0 view .LVU350
 1486 006c 4C68     		ldr	r4, [r1, #4]
 1487              		.loc 1 1071 18 view .LVU351
 1488 006e C4F3C224 		ubfx	r4, r4, #11, #3
 1489              	.LVL80:
1072:n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 1490              		.loc 1 1072 5 is_stmt 1 view .LVU352
 1491              		.loc 1 1072 34 is_stmt 0 view .LVU353
 1492 0072 2C5D     		ldrb	r4, [r5, r4]	@ zero_extendqisi2
 1493              	.LVL81:
1073:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PCLK2 clock frequency */
1074:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->Pclk2Freq = RCC_clocks->HclkFreq >> presc_value;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 45


 1494              		.loc 1 1074 5 is_stmt 1 view .LVU354
 1495              		.loc 1 1074 50 is_stmt 0 view .LVU355
 1496 0074 22FA04F4 		lsr	r4, r2, r4
 1497              	.LVL82:
 1498              		.loc 1 1074 27 view .LVU356
 1499 0078 C460     		str	r4, [r0, #12]
1075:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1076:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get ADCHCLK prescaler */
1077:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = RCC->CFG2 & RCC_CFG2_ADCHPRES;
 1500              		.loc 1 1077 5 is_stmt 1 view .LVU357
 1501              		.loc 1 1077 23 is_stmt 0 view .LVU358
 1502 007a CC6A     		ldr	r4, [r1, #44]
 1503              		.loc 1 1077 18 view .LVU359
 1504 007c 04F00F0C 		and	ip, r4, #15
 1505              	.LVL83:
1078:n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCHCLKPresTable[temp_value];
 1506              		.loc 1 1078 5 is_stmt 1 view .LVU360
 1507              		.loc 1 1078 35 is_stmt 0 view .LVU361
 1508 0080 1B4C     		ldr	r4, .L132+20
 1509 0082 14F80C40 		ldrb	r4, [r4, ip]	@ zero_extendqisi2
 1510              	.LVL84:
1079:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* ADCHCLK clock frequency */
1080:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->AdcHclkFreq = RCC_clocks->HclkFreq / presc_value;
 1511              		.loc 1 1080 5 is_stmt 1 view .LVU362
 1512              		.loc 1 1080 52 is_stmt 0 view .LVU363
 1513 0086 B2FBF4F2 		udiv	r2, r2, r4
 1514              		.loc 1 1080 29 view .LVU364
 1515 008a 4261     		str	r2, [r0, #20]
1081:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get ADCPLLCLK prescaler */
1082:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG2 & RCC_CFG2_ADCPLLPRES) >> RCC_CFG2_ADCPLLPRES_OFFSET; 
 1516              		.loc 1 1082 5 is_stmt 1 view .LVU365
 1517              		.loc 1 1082 24 is_stmt 0 view .LVU366
 1518 008c CA6A     		ldr	r2, [r1, #44]
 1519              	.LVL85:
1083:n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCPLLCLKPresTable[(temp_value & 0x0F)]; // ignore BIT5
 1520              		.loc 1 1083 5 is_stmt 1 view .LVU367
 1521              		.loc 1 1083 50 is_stmt 0 view .LVU368
 1522 008e C2F30312 		ubfx	r2, r2, #4, #4
 1523              	.LVL86:
 1524              		.loc 1 1083 37 view .LVU369
 1525 0092 1849     		ldr	r1, .L132+24
 1526 0094 31F81220 		ldrh	r2, [r1, r2, lsl #1]
 1527              	.LVL87:
1084:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* ADCPLLCLK clock frequency */
1085:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->AdcPllClkFreq = pllclk_value / presc_value;
 1528              		.loc 1 1085 5 is_stmt 1 view .LVU370
 1529              		.loc 1 1085 46 is_stmt 0 view .LVU371
 1530 0098 B3FBF2F3 		udiv	r3, r3, r2
 1531              	.LVL88:
 1532              		.loc 1 1085 31 view .LVU372
 1533 009c 0361     		str	r3, [r0, #16]
1086:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1534              		.loc 1 1086 1 view .LVU373
 1535 009e 30BC     		pop	{r4, r5}
 1536              	.LCFI1:
 1537              		.cfi_remember_state
 1538              		.cfi_restore 5
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 46


 1539              		.cfi_restore 4
 1540              		.cfi_def_cfa_offset 0
 1541 00a0 7047     		bx	lr
 1542              	.LVL89:
 1543              	.L121:
 1544              	.LCFI2:
 1545              		.cfi_restore_state
1007:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 1546              		.loc 1 1007 9 is_stmt 1 view .LVU374
1007:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 1547              		.loc 1 1007 41 is_stmt 0 view .LVU375
 1548 00a2 9B0C     		lsrs	r3, r3, #18
 1549              	.LVL90:
1007:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 1550              		.loc 1 1007 23 view .LVU376
 1551 00a4 A3F2EF13 		subw	r3, r3, #495
 1552 00a8 B7E7     		b	.L122
 1553              	.LVL91:
 1554              	.L124:
1019:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1555              		.loc 1 1019 13 is_stmt 1 view .LVU377
1019:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1556              		.loc 1 1019 26 is_stmt 0 view .LVU378
 1557 00aa 0F4A     		ldr	r2, .L132+12
 1558 00ac 02FB03F3 		mul	r3, r2, r3
 1559              	.LVL92:
1019:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1560              		.loc 1 1019 26 view .LVU379
 1561 00b0 C0E7     		b	.L125
 1562              	.LVL93:
 1563              	.L123:
1025:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1564              		.loc 1 1025 9 is_stmt 1 view .LVU380
1025:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1565              		.loc 1 1025 17 is_stmt 0 view .LVU381
 1566 00b2 0A4A     		ldr	r2, .L132
 1567              	.LVL94:
1025:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1568              		.loc 1 1025 17 view .LVU382
 1569 00b4 5268     		ldr	r2, [r2, #4]
1025:n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
 1570              		.loc 1 1025 12 view .LVU383
 1571 00b6 12F4003F 		tst	r2, #131072
 1572 00ba 03D0     		beq	.L126
1027:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1573              		.loc 1 1027 13 is_stmt 1 view .LVU384
1027:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1574              		.loc 1 1027 26 is_stmt 0 view .LVU385
 1575 00bc 094A     		ldr	r2, .L132+8
 1576 00be 02FB03F3 		mul	r3, r2, r3
 1577              	.LVL95:
1027:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1578              		.loc 1 1027 26 view .LVU386
 1579 00c2 B7E7     		b	.L125
 1580              	.LVL96:
 1581              	.L126:
1031:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 47


 1582              		.loc 1 1031 13 is_stmt 1 view .LVU387
1031:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1583              		.loc 1 1031 26 is_stmt 0 view .LVU388
 1584 00c4 084A     		ldr	r2, .L132+12
 1585 00c6 02FB03F3 		mul	r3, r2, r3
 1586              	.LVL97:
1031:n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
 1587              		.loc 1 1031 26 view .LVU389
 1588 00ca B3E7     		b	.L125
 1589              	.LVL98:
 1590              	.L127:
1046:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1591              		.loc 1 1046 13 is_stmt 1 view .LVU390
1046:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1592              		.loc 1 1046 36 is_stmt 0 view .LVU391
 1593 00cc 064A     		ldr	r2, .L132+12
 1594              	.LVL99:
1046:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1595              		.loc 1 1046 36 view .LVU392
 1596 00ce 0260     		str	r2, [r0]
1047:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_PLL: 
 1597              		.loc 1 1047 13 is_stmt 1 view .LVU393
 1598 00d0 BCE7     		b	.L130
 1599              	.LVL100:
 1600              	.L128:
1050:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1601              		.loc 1 1050 13 view .LVU394
1050:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1602              		.loc 1 1050 36 is_stmt 0 view .LVU395
 1603 00d2 0360     		str	r3, [r0]
1051:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1604              		.loc 1 1051 13 is_stmt 1 view .LVU396
 1605 00d4 BAE7     		b	.L130
 1606              	.L129:
1055:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1607              		.loc 1 1055 13 view .LVU397
1055:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1608              		.loc 1 1055 36 is_stmt 0 view .LVU398
 1609 00d6 044A     		ldr	r2, .L132+12
 1610              	.LVL101:
1055:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1611              		.loc 1 1055 36 view .LVU399
 1612 00d8 0260     		str	r2, [r0]
1056:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 1613              		.loc 1 1056 13 is_stmt 1 view .LVU400
 1614 00da B7E7     		b	.L130
 1615              	.L133:
 1616              		.align	2
 1617              	.L132:
 1618 00dc 00100240 		.word	1073876992
 1619 00e0 00003C08 		.word	138149888
 1620 00e4 00093D00 		.word	4000000
 1621 00e8 00127A00 		.word	8000000
 1622 00ec 00000000 		.word	APBAHBPresTable
 1623 00f0 00000000 		.word	ADCHCLKPresTable
 1624 00f4 00000000 		.word	ADCPLLCLKPresTable
 1625              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 48


 1626              	.LFE165:
 1628              		.section	.text.RCC_AHB_Peripheral_Clock_Enable,"ax",%progbits
 1629              		.align	1
 1630              		.global	RCC_AHB_Peripheral_Clock_Enable
 1631              		.syntax unified
 1632              		.thumb
 1633              		.thumb_func
 1635              	RCC_AHB_Peripheral_Clock_Enable:
 1636              	.LVL102:
 1637              	.LFB166:
1087:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1088:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1089:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Clock_Enable.
1090:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the AHB peripheral clock.
1091:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph (AHB peripheral to gates its clock):
1092:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_DMA    
1093:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_SRAM   
1094:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_FLITF  
1095:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_CRC    
1096:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1097:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1098:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1099:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1100:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC     
1101:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1102:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1103:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Clock_Enable(uint32_t AHB_periph)
1104:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1638              		.loc 1 1104 1 view -0
 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 0
 1641              		@ frame_needed = 0, uses_anonymous_args = 0
 1642              		@ link register save eliminated.
1105:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPCLKEN |= AHB_periph;
 1643              		.loc 1 1105 5 view .LVU402
 1644              		.loc 1 1105 8 is_stmt 0 view .LVU403
 1645 0000 024A     		ldr	r2, .L135
 1646 0002 5369     		ldr	r3, [r2, #20]
 1647              		.loc 1 1105 20 view .LVU404
 1648 0004 0343     		orrs	r3, r3, r0
 1649 0006 5361     		str	r3, [r2, #20]
1106:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1650              		.loc 1 1106 1 view .LVU405
 1651 0008 7047     		bx	lr
 1652              	.L136:
 1653 000a 00BF     		.align	2
 1654              	.L135:
 1655 000c 00100240 		.word	1073876992
 1656              		.cfi_endproc
 1657              	.LFE166:
 1659              		.section	.text.RCC_AHB_Peripheral_Clock_Disable,"ax",%progbits
 1660              		.align	1
 1661              		.global	RCC_AHB_Peripheral_Clock_Disable
 1662              		.syntax unified
 1663              		.thumb
 1664              		.thumb_func
 1666              	RCC_AHB_Peripheral_Clock_Disable:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 49


 1667              	.LVL103:
 1668              	.LFB167:
1107:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1108:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1109:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Clock_Disable.
1110:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the AHB peripheral clock.
1111:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph (AHB peripheral to gates its clock):
1112:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_DMA    
1113:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_SRAM   
1114:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_FLITF  
1115:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_CRC    
1116:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1117:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1118:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1119:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1120:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC     
1121:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1122:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    SRAM and FLITF clock can be disabled only during sleep mode.
1123:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1124:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Clock_Disable(uint32_t AHB_periph)
1125:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1669              		.loc 1 1125 1 is_stmt 1 view -0
 1670              		.cfi_startproc
 1671              		@ args = 0, pretend = 0, frame = 0
 1672              		@ frame_needed = 0, uses_anonymous_args = 0
 1673              		@ link register save eliminated.
1126:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPCLKEN &= ~AHB_periph;
 1674              		.loc 1 1126 5 view .LVU407
 1675              		.loc 1 1126 8 is_stmt 0 view .LVU408
 1676 0000 024A     		ldr	r2, .L138
 1677 0002 5369     		ldr	r3, [r2, #20]
 1678              		.loc 1 1126 20 view .LVU409
 1679 0004 23EA0003 		bic	r3, r3, r0
 1680 0008 5361     		str	r3, [r2, #20]
1127:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1681              		.loc 1 1127 1 view .LVU410
 1682 000a 7047     		bx	lr
 1683              	.L139:
 1684              		.align	2
 1685              	.L138:
 1686 000c 00100240 		.word	1073876992
 1687              		.cfi_endproc
 1688              	.LFE167:
 1690              		.section	.text.RCC_APB2_Peripheral_Clock_Enable,"ax",%progbits
 1691              		.align	1
 1692              		.global	RCC_APB2_Peripheral_Clock_Enable
 1693              		.syntax unified
 1694              		.thumb
 1695              		.thumb_func
 1697              	RCC_APB2_Peripheral_Clock_Enable:
 1698              	.LVL104:
 1699              	.LFB168:
1128:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1129:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1130:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Clock_Enable.
1131:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the High Speed APB (APB2) peripheral clock.
1132:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph (APB2 peripheral to gates its clock):
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 50


1133:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1134:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1135:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1136:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1137:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1138:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1139:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1140:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1141:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2   
1142:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1143:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1144:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Clock_Enable(uint32_t APB2_periph)
1145:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1700              		.loc 1 1145 1 is_stmt 1 view -0
 1701              		.cfi_startproc
 1702              		@ args = 0, pretend = 0, frame = 0
 1703              		@ frame_needed = 0, uses_anonymous_args = 0
 1704              		@ link register save eliminated.
1146:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PCLKEN |= APB2_periph;
 1705              		.loc 1 1146 5 view .LVU412
 1706              		.loc 1 1146 8 is_stmt 0 view .LVU413
 1707 0000 024A     		ldr	r2, .L141
 1708 0002 9369     		ldr	r3, [r2, #24]
 1709              		.loc 1 1146 21 view .LVU414
 1710 0004 0343     		orrs	r3, r3, r0
 1711 0006 9361     		str	r3, [r2, #24]
1147:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1712              		.loc 1 1147 1 view .LVU415
 1713 0008 7047     		bx	lr
 1714              	.L142:
 1715 000a 00BF     		.align	2
 1716              	.L141:
 1717 000c 00100240 		.word	1073876992
 1718              		.cfi_endproc
 1719              	.LFE168:
 1721              		.section	.text.RCC_APB2_Peripheral_Clock_Disable,"ax",%progbits
 1722              		.align	1
 1723              		.global	RCC_APB2_Peripheral_Clock_Disable
 1724              		.syntax unified
 1725              		.thumb
 1726              		.thumb_func
 1728              	RCC_APB2_Peripheral_Clock_Disable:
 1729              	.LVL105:
 1730              	.LFB169:
1148:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1149:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1150:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Clock_Disable.
1151:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the High Speed APB (APB2) peripheral clock.
1152:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph (APB2 peripheral to gates its clock):
1153:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1154:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1155:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1156:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1157:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1158:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1159:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1160:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 51


1161:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2   
1162:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1163:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1164:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Clock_Disable(uint32_t APB2_periph)
1165:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1731              		.loc 1 1165 1 is_stmt 1 view -0
 1732              		.cfi_startproc
 1733              		@ args = 0, pretend = 0, frame = 0
 1734              		@ frame_needed = 0, uses_anonymous_args = 0
 1735              		@ link register save eliminated.
1166:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PCLKEN &= ~APB2_periph;
 1736              		.loc 1 1166 5 view .LVU417
 1737              		.loc 1 1166 8 is_stmt 0 view .LVU418
 1738 0000 024A     		ldr	r2, .L144
 1739 0002 9369     		ldr	r3, [r2, #24]
 1740              		.loc 1 1166 21 view .LVU419
 1741 0004 23EA0003 		bic	r3, r3, r0
 1742 0008 9361     		str	r3, [r2, #24]
1167:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1743              		.loc 1 1167 1 view .LVU420
 1744 000a 7047     		bx	lr
 1745              	.L145:
 1746              		.align	2
 1747              	.L144:
 1748 000c 00100240 		.word	1073876992
 1749              		.cfi_endproc
 1750              	.LFE169:
 1752              		.section	.text.RCC_APB1_Peripheral_Clock_Enable,"ax",%progbits
 1753              		.align	1
 1754              		.global	RCC_APB1_Peripheral_Clock_Enable
 1755              		.syntax unified
 1756              		.thumb
 1757              		.thumb_func
 1759              	RCC_APB1_Peripheral_Clock_Enable:
 1760              	.LVL106:
 1761              	.LFB170:
1168:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1169:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1170:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Clock_Enable.
1171:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the High Speed APB (APB1) peripheral clock.
1172:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph (APB1 peripheral to gates its clock):
1173:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1174:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1175:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1176:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1177:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1178:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP       
1179:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP_FILT  
1180:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1181:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1182:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1183:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1184:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1185:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR        
1186:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1187:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1188:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Clock_Enable(uint32_t APB1_periph)
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 52


1189:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1762              		.loc 1 1189 1 is_stmt 1 view -0
 1763              		.cfi_startproc
 1764              		@ args = 0, pretend = 0, frame = 0
 1765              		@ frame_needed = 0, uses_anonymous_args = 0
 1766              		@ link register save eliminated.
1190:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PCLKEN |= APB1_periph;
 1767              		.loc 1 1190 5 view .LVU422
 1768              		.loc 1 1190 8 is_stmt 0 view .LVU423
 1769 0000 024A     		ldr	r2, .L147
 1770 0002 D369     		ldr	r3, [r2, #28]
 1771              		.loc 1 1190 21 view .LVU424
 1772 0004 0343     		orrs	r3, r3, r0
 1773 0006 D361     		str	r3, [r2, #28]
1191:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1774              		.loc 1 1191 1 view .LVU425
 1775 0008 7047     		bx	lr
 1776              	.L148:
 1777 000a 00BF     		.align	2
 1778              	.L147:
 1779 000c 00100240 		.word	1073876992
 1780              		.cfi_endproc
 1781              	.LFE170:
 1783              		.section	.text.RCC_LSE_Config,"ax",%progbits
 1784              		.align	1
 1785              		.global	RCC_LSE_Config
 1786              		.syntax unified
 1787              		.thumb
 1788              		.thumb_func
 1790              	RCC_LSE_Config:
 1791              	.LVL107:
 1792              	.LFB150:
 720:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Enable PWR Clock */
 1793              		.loc 1 720 1 is_stmt 1 view -0
 1794              		.cfi_startproc
 1795              		@ args = 0, pretend = 0, frame = 0
 1796              		@ frame_needed = 0, uses_anonymous_args = 0
 720:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Enable PWR Clock */
 1797              		.loc 1 720 1 is_stmt 0 view .LVU427
 1798 0000 38B5     		push	{r3, r4, r5, lr}
 1799              	.LCFI3:
 1800              		.cfi_def_cfa_offset 16
 1801              		.cfi_offset 3, -16
 1802              		.cfi_offset 4, -12
 1803              		.cfi_offset 5, -8
 1804              		.cfi_offset 14, -4
 1805 0002 0446     		mov	r4, r0
 1806 0004 0D46     		mov	r5, r1
 722:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PWR DBKP set 1 */
 1807              		.loc 1 722 5 is_stmt 1 view .LVU428
 1808 0006 4FF08050 		mov	r0, #268435456
 1809              	.LVL108:
 722:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PWR DBKP set 1 */
 1810              		.loc 1 722 5 is_stmt 0 view .LVU429
 1811 000a FFF7FEFF 		bl	RCC_APB1_Peripheral_Clock_Enable
 1812              	.LVL109:
 724:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 53


 1813              		.loc 1 724 5 is_stmt 1 view .LVU430
 724:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 1814              		.loc 1 724 8 is_stmt 0 view .LVU431
 1815 000e 0F4A     		ldr	r2, .L154
 1816 0010 1368     		ldr	r3, [r2]
 724:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 1817              		.loc 1 724 15 view .LVU432
 1818 0012 43F48073 		orr	r3, r3, #256
 1819 0016 1360     		str	r3, [r2]
 727:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 1820              		.loc 1 727 5 is_stmt 1 view .LVU433
 1821 0018 02F5D032 		add	r2, r2, #106496
 1822 001c 136A     		ldr	r3, [r2, #32]
 727:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 1823              		.loc 1 727 38 is_stmt 0 view .LVU434
 1824 001e 23F00503 		bic	r3, r3, #5
 1825 0022 1362     		str	r3, [r2, #32]
 729:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 1826              		.loc 1 729 5 is_stmt 1 view .LVU435
 1827 0024 012C     		cmp	r4, #1
 1828 0026 07D0     		beq	.L150
 1829 0028 042C     		cmp	r4, #4
 1830 002a 0DD1     		bne	.L149
 738:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1831              		.loc 1 738 13 view .LVU436
 1832 002c 084A     		ldr	r2, .L154+4
 1833 002e 136A     		ldr	r3, [r2, #32]
 738:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1834              		.loc 1 738 46 is_stmt 0 view .LVU437
 1835 0030 43F00503 		orr	r3, r3, #5
 1836 0034 1362     		str	r3, [r2, #32]
 739:n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:
 1837              		.loc 1 739 13 is_stmt 1 view .LVU438
 743:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1838              		.loc 1 743 1 is_stmt 0 view .LVU439
 1839 0036 07E0     		b	.L149
 1840              	.L150:
 733:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_LSE_Trim_Config(LSE_Trim);
 1841              		.loc 1 733 13 is_stmt 1 view .LVU440
 1842 0038 054A     		ldr	r2, .L154+4
 1843 003a 136A     		ldr	r3, [r2, #32]
 733:n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_LSE_Trim_Config(LSE_Trim);
 1844              		.loc 1 733 46 is_stmt 0 view .LVU441
 1845 003c 43F00103 		orr	r3, r3, #1
 1846 0040 1362     		str	r3, [r2, #32]
 734:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1847              		.loc 1 734 13 is_stmt 1 view .LVU442
 1848 0042 2846     		mov	r0, r5
 1849 0044 FFF7FEFF 		bl	RCC_LSE_Trim_Config
 1850              	.LVL110:
 735:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case RCC_LSE_BYPASS:
 1851              		.loc 1 735 13 view .LVU443
 1852              	.L149:
 743:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1853              		.loc 1 743 1 is_stmt 0 view .LVU444
 1854 0048 38BD     		pop	{r3, r4, r5, pc}
 1855              	.LVL111:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 54


 1856              	.L155:
 743:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1857              		.loc 1 743 1 view .LVU445
 1858 004a 00BF     		.align	2
 1859              	.L154:
 1860 004c 00700040 		.word	1073770496
 1861 0050 00100240 		.word	1073876992
 1862              		.cfi_endproc
 1863              	.LFE150:
 1865              		.section	.text.RCC_LPTIM_Clock_Config,"ax",%progbits
 1866              		.align	1
 1867              		.global	RCC_LPTIM_Clock_Config
 1868              		.syntax unified
 1869              		.thumb
 1870              		.thumb_func
 1872              	RCC_LPTIM_Clock_Config:
 1873              	.LVL112:
 1874              	.LFB161:
 935:n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 1875              		.loc 1 935 1 is_stmt 1 view -0
 1876              		.cfi_startproc
 1877              		@ args = 0, pretend = 0, frame = 0
 1878              		@ frame_needed = 0, uses_anonymous_args = 0
 935:n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 1879              		.loc 1 935 1 is_stmt 0 view .LVU447
 1880 0000 10B5     		push	{r4, lr}
 1881              	.LCFI4:
 1882              		.cfi_def_cfa_offset 8
 1883              		.cfi_offset 4, -8
 1884              		.cfi_offset 14, -4
 1885 0002 0446     		mov	r4, r0
 937:n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 1886              		.loc 1 937 5 is_stmt 1 view .LVU448
 1887 0004 4FF08050 		mov	r0, #268435456
 1888              	.LVL113:
 937:n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 1889              		.loc 1 937 5 is_stmt 0 view .LVU449
 1890 0008 FFF7FEFF 		bl	RCC_APB1_Peripheral_Clock_Enable
 1891              	.LVL114:
 938:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 1892              		.loc 1 938 5 is_stmt 1 view .LVU450
 938:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 1893              		.loc 1 938 8 is_stmt 0 view .LVU451
 1894 000c 064A     		ldr	r2, .L158
 1895 000e 1368     		ldr	r3, [r2]
 938:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 1896              		.loc 1 938 15 view .LVU452
 1897 0010 43F48073 		orr	r3, r3, #256
 1898 0014 1360     		str	r3, [r2]
 940:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1899              		.loc 1 940 5 is_stmt 1 view .LVU453
 940:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1900              		.loc 1 940 8 is_stmt 0 view .LVU454
 1901 0016 054B     		ldr	r3, .L158+4
 1902 0018 5A6B     		ldr	r2, [r3, #52]
 940:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1903              		.loc 1 940 17 view .LVU455
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 55


 1904 001a 22F00702 		bic	r2, r2, #7
 1905 001e 5A63     		str	r2, [r3, #52]
 943:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1906              		.loc 1 943 5 is_stmt 1 view .LVU456
 943:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1907              		.loc 1 943 8 is_stmt 0 view .LVU457
 1908 0020 5A6B     		ldr	r2, [r3, #52]
 943:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1909              		.loc 1 943 17 view .LVU458
 1910 0022 2243     		orrs	r2, r2, r4
 1911 0024 5A63     		str	r2, [r3, #52]
 944:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1912              		.loc 1 944 1 view .LVU459
 1913 0026 10BD     		pop	{r4, pc}
 1914              	.LVL115:
 1915              	.L159:
 944:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 1916              		.loc 1 944 1 view .LVU460
 1917              		.align	2
 1918              	.L158:
 1919 0028 00700040 		.word	1073770496
 1920 002c 00100240 		.word	1073876992
 1921              		.cfi_endproc
 1922              	.LFE161:
 1924              		.section	.text.RCC_APB1_Peripheral_Clock_Disable,"ax",%progbits
 1925              		.align	1
 1926              		.global	RCC_APB1_Peripheral_Clock_Disable
 1927              		.syntax unified
 1928              		.thumb
 1929              		.thumb_func
 1931              	RCC_APB1_Peripheral_Clock_Disable:
 1932              	.LVL116:
 1933              	.LFB171:
1192:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1193:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1194:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Clock_Disable.
1195:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the High Speed APB (APB1) peripheral clock.
1196:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph (APB1 peripheral to gates its clock):
1197:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1198:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1199:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1200:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1201:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1202:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP       
1203:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP_FILT  
1204:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1205:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1206:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1207:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1208:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1209:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR  
1210:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1211:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1212:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Clock_Disable(uint32_t APB1_periph)
1213:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1934              		.loc 1 1213 1 is_stmt 1 view -0
 1935              		.cfi_startproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 56


 1936              		@ args = 0, pretend = 0, frame = 0
 1937              		@ frame_needed = 0, uses_anonymous_args = 0
 1938              		@ link register save eliminated.
1214:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PCLKEN &= ~APB1_periph;
 1939              		.loc 1 1214 5 view .LVU462
 1940              		.loc 1 1214 8 is_stmt 0 view .LVU463
 1941 0000 024A     		ldr	r2, .L161
 1942 0002 D369     		ldr	r3, [r2, #28]
 1943              		.loc 1 1214 21 view .LVU464
 1944 0004 23EA0003 		bic	r3, r3, r0
 1945 0008 D361     		str	r3, [r2, #28]
1215:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1946              		.loc 1 1215 1 view .LVU465
 1947 000a 7047     		bx	lr
 1948              	.L162:
 1949              		.align	2
 1950              	.L161:
 1951 000c 00100240 		.word	1073876992
 1952              		.cfi_endproc
 1953              	.LFE171:
 1955              		.section	.text.RCC_AHB_Peripheral_Reset,"ax",%progbits
 1956              		.align	1
 1957              		.global	RCC_AHB_Peripheral_Reset
 1958              		.syntax unified
 1959              		.thumb
 1960              		.thumb_func
 1962              	RCC_AHB_Peripheral_Reset:
 1963              	.LVL117:
 1964              	.LFB172:
1216:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1217:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1218:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Reset.
1219:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     AHB peripheral reset.
1220:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph specifies the AHB peripheral to reset.    
1221:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1222:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1223:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1224:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1225:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC  
1226:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none.
1227:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1228:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Reset(uint32_t AHB_periph)
1229:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1965              		.loc 1 1229 1 is_stmt 1 view -0
 1966              		.cfi_startproc
 1967              		@ args = 0, pretend = 0, frame = 0
 1968              		@ frame_needed = 0, uses_anonymous_args = 0
 1969              		@ link register save eliminated.
1230:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPRST |= AHB_periph;
 1970              		.loc 1 1230 5 view .LVU467
 1971              		.loc 1 1230 8 is_stmt 0 view .LVU468
 1972 0000 044B     		ldr	r3, .L164
 1973 0002 9A6A     		ldr	r2, [r3, #40]
 1974              		.loc 1 1230 18 view .LVU469
 1975 0004 0243     		orrs	r2, r2, r0
 1976 0006 9A62     		str	r2, [r3, #40]
1231:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPRST &= ~AHB_periph;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 57


 1977              		.loc 1 1231 5 is_stmt 1 view .LVU470
 1978              		.loc 1 1231 8 is_stmt 0 view .LVU471
 1979 0008 9A6A     		ldr	r2, [r3, #40]
 1980              		.loc 1 1231 18 view .LVU472
 1981 000a 22EA0002 		bic	r2, r2, r0
 1982 000e 9A62     		str	r2, [r3, #40]
1232:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1983              		.loc 1 1232 1 view .LVU473
 1984 0010 7047     		bx	lr
 1985              	.L165:
 1986 0012 00BF     		.align	2
 1987              	.L164:
 1988 0014 00100240 		.word	1073876992
 1989              		.cfi_endproc
 1990              	.LFE172:
 1992              		.section	.text.RCC_APB2_Peripheral_Reset,"ax",%progbits
 1993              		.align	1
 1994              		.global	RCC_APB2_Peripheral_Reset
 1995              		.syntax unified
 1996              		.thumb
 1997              		.thumb_func
 1999              	RCC_APB2_Peripheral_Reset:
 2000              	.LVL118:
 2001              	.LFB173:
1233:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1234:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1235:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Reset.
1236:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     High Speed APB (APB2) peripheral reset.
1237:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph specifies the APB2 peripheral to reset.
1238:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1239:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1240:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1241:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1242:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1243:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1244:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1245:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1246:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2 
1247:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none.
1248:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1249:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Reset(uint32_t APB2_periph)
1250:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2002              		.loc 1 1250 1 is_stmt 1 view -0
 2003              		.cfi_startproc
 2004              		@ args = 0, pretend = 0, frame = 0
 2005              		@ frame_needed = 0, uses_anonymous_args = 0
 2006              		@ link register save eliminated.
1251:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PRST |= APB2_periph;
 2007              		.loc 1 1251 5 view .LVU475
 2008              		.loc 1 1251 8 is_stmt 0 view .LVU476
 2009 0000 044B     		ldr	r3, .L167
 2010 0002 DA68     		ldr	r2, [r3, #12]
 2011              		.loc 1 1251 19 view .LVU477
 2012 0004 0243     		orrs	r2, r2, r0
 2013 0006 DA60     		str	r2, [r3, #12]
1252:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PRST &= ~APB2_periph;
 2014              		.loc 1 1252 5 is_stmt 1 view .LVU478
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 58


 2015              		.loc 1 1252 8 is_stmt 0 view .LVU479
 2016 0008 DA68     		ldr	r2, [r3, #12]
 2017              		.loc 1 1252 19 view .LVU480
 2018 000a 22EA0002 		bic	r2, r2, r0
 2019 000e DA60     		str	r2, [r3, #12]
1253:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2020              		.loc 1 1253 1 view .LVU481
 2021 0010 7047     		bx	lr
 2022              	.L168:
 2023 0012 00BF     		.align	2
 2024              	.L167:
 2025 0014 00100240 		.word	1073876992
 2026              		.cfi_endproc
 2027              	.LFE173:
 2029              		.section	.text.RCC_APB1_Peripheral_Reset,"ax",%progbits
 2030              		.align	1
 2031              		.global	RCC_APB1_Peripheral_Reset
 2032              		.syntax unified
 2033              		.thumb
 2034              		.thumb_func
 2036              	RCC_APB1_Peripheral_Reset:
 2037              	.LVL119:
 2038              	.LFB174:
1254:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1255:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1256:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Reset.
1257:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Low Speed APB (APB1) peripheral reset.
1258:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph specifies the APB1 peripheral to reset.
1259:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1260:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1261:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1262:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1263:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1264:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP               
1265:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1266:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1267:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1268:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1269:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1270:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR  
1271:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1272:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1273:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Reset(uint32_t APB1_periph)
1274:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2039              		.loc 1 1274 1 is_stmt 1 view -0
 2040              		.cfi_startproc
 2041              		@ args = 0, pretend = 0, frame = 0
 2042              		@ frame_needed = 0, uses_anonymous_args = 0
 2043              		@ link register save eliminated.
1275:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PRST |= APB1_periph;
 2044              		.loc 1 1275 5 view .LVU483
 2045              		.loc 1 1275 8 is_stmt 0 view .LVU484
 2046 0000 044B     		ldr	r3, .L170
 2047 0002 1A69     		ldr	r2, [r3, #16]
 2048              		.loc 1 1275 19 view .LVU485
 2049 0004 0243     		orrs	r2, r2, r0
 2050 0006 1A61     		str	r2, [r3, #16]
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 59


1276:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PRST &= ~APB1_periph;
 2051              		.loc 1 1276 5 is_stmt 1 view .LVU486
 2052              		.loc 1 1276 8 is_stmt 0 view .LVU487
 2053 0008 1A69     		ldr	r2, [r3, #16]
 2054              		.loc 1 1276 19 view .LVU488
 2055 000a 22EA0002 		bic	r2, r2, r0
 2056 000e 1A61     		str	r2, [r3, #16]
1277:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2057              		.loc 1 1277 1 view .LVU489
 2058 0010 7047     		bx	lr
 2059              	.L171:
 2060 0012 00BF     		.align	2
 2061              	.L170:
 2062 0014 00100240 		.word	1073876992
 2063              		.cfi_endproc
 2064              	.LFE174:
 2066              		.section	.text.RCC_Backup_Reset,"ax",%progbits
 2067              		.align	1
 2068              		.global	RCC_Backup_Reset
 2069              		.syntax unified
 2070              		.thumb
 2071              		.thumb_func
 2073              	RCC_Backup_Reset:
 2074              	.LFB175:
1278:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1279:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1280:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Backup_Reset.
1281:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Backup domain reset.
1282:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
1283:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1284:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1285:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Backup_Reset(void)
1286:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2075              		.loc 1 1286 1 is_stmt 1 view -0
 2076              		.cfi_startproc
 2077              		@ args = 0, pretend = 0, frame = 0
 2078              		@ frame_needed = 0, uses_anonymous_args = 0
 2079              		@ link register save eliminated.
1287:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDSFTRST_BITBAND = (uint32_t)ENABLE;
 2080              		.loc 1 1287 5 view .LVU491
 2081              		.loc 1 1287 43 is_stmt 0 view .LVU492
 2082 0000 034B     		ldr	r3, .L173
 2083 0002 0122     		movs	r2, #1
 2084 0004 C3F84024 		str	r2, [r3, #1088]
1288:n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDSFTRST_BITBAND = (uint32_t)DISABLE;
 2085              		.loc 1 1288 5 is_stmt 1 view .LVU493
 2086              		.loc 1 1288 43 is_stmt 0 view .LVU494
 2087 0008 0022     		movs	r2, #0
 2088 000a C3F84024 		str	r2, [r3, #1088]
1289:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2089              		.loc 1 1289 1 view .LVU495
 2090 000e 7047     		bx	lr
 2091              	.L174:
 2092              		.align	2
 2093              	.L173:
 2094 0010 00004242 		.word	1111621632
 2095              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 60


 2096              	.LFE175:
 2098              		.section	.text.RCC_MCO_PLL_Prescaler_Config,"ax",%progbits
 2099              		.align	1
 2100              		.global	RCC_MCO_PLL_Prescaler_Config
 2101              		.syntax unified
 2102              		.thumb
 2103              		.thumb_func
 2105              	RCC_MCO_PLL_Prescaler_Config:
 2106              	.LVL120:
 2107              	.LFB176:
1290:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1291:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1292:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name   RCC_MCO_PLL_Prescaler_Config.
1293:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun    Configures the MCO PLL clock prescaler.
1294:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param  MCO_PLL_prescaler(MCO PLL clock prescaler): 
1295:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV2 
1296:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV3 
1297:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV4 
1298:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV5 
1299:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV6 
1300:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV7 
1301:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV8 
1302:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV9 
1303:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV10
1304:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV11
1305:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV12
1306:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV13
1307:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV14
1308:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV15 
1309:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1310:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1311:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_MCO_PLL_Prescaler_Config(uint32_t MCO_PLL_prescaler)
1312:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2108              		.loc 1 1312 1 is_stmt 1 view -0
 2109              		.cfi_startproc
 2110              		@ args = 0, pretend = 0, frame = 0
 2111              		@ frame_needed = 0, uses_anonymous_args = 0
 2112              		@ link register save eliminated.
1313:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 2113              		.loc 1 1313 5 view .LVU497
1314:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1315:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 2114              		.loc 1 1315 5 view .LVU498
 2115              		.loc 1 1315 16 is_stmt 0 view .LVU499
 2116 0000 034A     		ldr	r2, .L176
 2117 0002 5368     		ldr	r3, [r2, #4]
 2118              	.LVL121:
1316:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear MCOPRE[3:0] bits */
1317:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_MCO_PLLCLK_DIV_MASK;
 2119              		.loc 1 1317 5 is_stmt 1 view .LVU500
 2120              		.loc 1 1317 16 is_stmt 0 view .LVU501
 2121 0004 23F07043 		bic	r3, r3, #-268435456
 2122              	.LVL122:
1318:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set MCOPRE[3:0] bits according to MCO_PLL_prescaler value */
1319:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= MCO_PLL_prescaler;
 2123              		.loc 1 1319 5 is_stmt 1 view .LVU502
 2124              		.loc 1 1319 16 is_stmt 0 view .LVU503
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 61


 2125 0008 0343     		orrs	r3, r3, r0
 2126              	.LVL123:
1320:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1321:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
1322:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 2127              		.loc 1 1322 5 is_stmt 1 view .LVU504
 2128              		.loc 1 1322 14 is_stmt 0 view .LVU505
 2129 000a 5360     		str	r3, [r2, #4]
1323:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2130              		.loc 1 1323 1 view .LVU506
 2131 000c 7047     		bx	lr
 2132              	.L177:
 2133 000e 00BF     		.align	2
 2134              	.L176:
 2135 0010 00100240 		.word	1073876992
 2136              		.cfi_endproc
 2137              	.LFE176:
 2139              		.section	.text.RCC_MCO_Source_Config,"ax",%progbits
 2140              		.align	1
 2141              		.global	RCC_MCO_Source_Config
 2142              		.syntax unified
 2143              		.thumb
 2144              		.thumb_func
 2146              	RCC_MCO_Source_Config:
 2147              	.LVL124:
 2148              	.LFB177:
1324:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1325:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1326:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name   RCC_MCO_Source_Config.
1327:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun    Selects the clock source to output on MCO pin.
1328:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param  MCO_source(clock source to output): 
1329:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_NOCLK      
1330:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_SYSCLK     
1331:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_HSI        
1332:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_HSE       
1333:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_PLLCLK     
1334:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_LSI     
1335:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_LSE     
1336:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1337:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1338:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_MCO_Source_Config(uint32_t MCO_source)
1339:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2149              		.loc 1 1339 1 is_stmt 1 view -0
 2150              		.cfi_startproc
 2151              		@ args = 0, pretend = 0, frame = 0
 2152              		@ frame_needed = 0, uses_anonymous_args = 0
 2153              		@ link register save eliminated.
1340:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 2154              		.loc 1 1340 5 view .LVU508
1341:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1342:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 2155              		.loc 1 1342 5 view .LVU509
 2156              		.loc 1 1342 16 is_stmt 0 view .LVU510
 2157 0000 034A     		ldr	r2, .L179
 2158 0002 5368     		ldr	r3, [r2, #4]
 2159              	.LVL125:
1343:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear MCO[3:0] bits */
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 62


1344:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_MCO_MASK;
 2160              		.loc 1 1344 5 is_stmt 1 view .LVU511
 2161              		.loc 1 1344 16 is_stmt 0 view .LVU512
 2162 0004 23F0F063 		bic	r3, r3, #125829120
 2163              	.LVL126:
1345:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set MCO[3:0] bits according to MCO_source value */
1346:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= MCO_source;
 2164              		.loc 1 1346 5 is_stmt 1 view .LVU513
 2165              		.loc 1 1346 16 is_stmt 0 view .LVU514
 2166 0008 0343     		orrs	r3, r3, r0
 2167              	.LVL127:
1347:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1348:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
1349:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 2168              		.loc 1 1349 5 is_stmt 1 view .LVU515
 2169              		.loc 1 1349 14 is_stmt 0 view .LVU516
 2170 000a 5360     		str	r3, [r2, #4]
1350:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2171              		.loc 1 1350 1 view .LVU517
 2172 000c 7047     		bx	lr
 2173              	.L180:
 2174 000e 00BF     		.align	2
 2175              	.L179:
 2176 0010 00100240 		.word	1073876992
 2177              		.cfi_endproc
 2178              	.LFE177:
 2180              		.section	.text.RCC_Flag_Status_Get,"ax",%progbits
 2181              		.align	1
 2182              		.global	RCC_Flag_Status_Get
 2183              		.syntax unified
 2184              		.thumb
 2185              		.thumb_func
 2187              	RCC_Flag_Status_Get:
 2188              	.LVL128:
 2189              	.LFB178:
1351:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1352:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1353:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Flag_Status_Get.
1354:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Checks whether the specified RCC flag is set or not.
1355:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_flag:
1356:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_HSIRD      HSI oscillator clock ready
1357:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_HSERD      HSE oscillator clock ready
1358:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_PLLRD      PLL clock ready
1359:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_LSERD      LSE oscillator clock ready
1360:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_LSIRD      LSI oscillator clock ready
1361:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_BKPEMC     BackUp EMC reset flag
1362:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_MMURST     Mmu reset flag
1363:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_PINRST     Pin reset
1364:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_PORRST     POR/PDR reset
1365:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_SFTRST     Software reset
1366:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_IWDGRST    Independent Watchdog reset
1367:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_WWDGRST    Window Watchdog reset
1368:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_LPWRRST    Low Power reset
1369:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  FlagStatus:
1370:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - SET 
1371:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RESET
1372:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 63


1373:n32g430_std_periph_driver/src/n32g430_rcc.c **** FlagStatus RCC_Flag_Status_Get(uint8_t RCC_flag)
1374:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2190              		.loc 1 1374 1 is_stmt 1 view -0
 2191              		.cfi_startproc
 2192              		@ args = 0, pretend = 0, frame = 0
 2193              		@ frame_needed = 0, uses_anonymous_args = 0
 2194              		@ link register save eliminated.
1375:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 2195              		.loc 1 1375 5 view .LVU519
1376:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t reg_value  = 0;
 2196              		.loc 1 1376 5 view .LVU520
1377:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1378:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get the RCC register index */
1379:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC_flag >> RCC_FLAG_OFFSET;
 2197              		.loc 1 1379 5 view .LVU521
 2198              		.loc 1 1379 27 is_stmt 0 view .LVU522
 2199 0000 4309     		lsrs	r3, r0, #5
 2200              	.LVL129:
1380:n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch(temp_value)
 2201              		.loc 1 1380 5 is_stmt 1 view .LVU523
 2202 0002 012B     		cmp	r3, #1
 2203 0004 04D0     		beq	.L182
 2204 0006 022B     		cmp	r3, #2
 2205 0008 0CD0     		beq	.L183
1381:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1382:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 1: /* The flag to check is in CTRL register */
1383:n32g430_std_periph_driver/src/n32g430_rcc.c ****             reg_value = RCC->CTRL;
1384:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
1385:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 2: /* The flag to check is in BDCTRL register */
1386:n32g430_std_periph_driver/src/n32g430_rcc.c ****            reg_value = RCC->BDCTRL;
1387:n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
1388:n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:/* The flag to check is in CTRLSTS register */
1389:n32g430_std_periph_driver/src/n32g430_rcc.c ****             reg_value = RCC->CTRLSTS;
 2206              		.loc 1 1389 13 view .LVU524
 2207              		.loc 1 1389 23 is_stmt 0 view .LVU525
 2208 000a 094B     		ldr	r3, .L189
 2209              	.LVL130:
 2210              		.loc 1 1389 23 view .LVU526
 2211 000c 5B6A     		ldr	r3, [r3, #36]
 2212              	.LVL131:
1390:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2213              		.loc 1 1390 13 is_stmt 1 view .LVU527
 2214 000e 01E0     		b	.L185
 2215              	.LVL132:
 2216              	.L182:
1383:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2217              		.loc 1 1383 13 view .LVU528
1383:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2218              		.loc 1 1383 23 is_stmt 0 view .LVU529
 2219 0010 074B     		ldr	r3, .L189
 2220              	.LVL133:
1383:n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2221              		.loc 1 1383 23 view .LVU530
 2222 0012 1B68     		ldr	r3, [r3]
 2223              	.LVL134:
1384:n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 2: /* The flag to check is in BDCTRL register */
 2224              		.loc 1 1384 13 is_stmt 1 view .LVU531
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 64


 2225              	.L185:
1391:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1392:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1393:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get the flag position */
1394:n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC_flag & RCC_FLAG_MASK;
 2226              		.loc 1 1394 5 view .LVU532
 2227              		.loc 1 1394 16 is_stmt 0 view .LVU533
 2228 0014 00F01F00 		and	r0, r0, #31
 2229              	.LVL135:
1395:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((reg_value & ((uint32_t)1 << temp_value)) != (uint32_t)RESET)
 2230              		.loc 1 1395 5 is_stmt 1 view .LVU534
 2231              		.loc 1 1395 51 is_stmt 0 view .LVU535
 2232 0018 C340     		lsrs	r3, r3, r0
 2233              	.LVL136:
 2234              		.loc 1 1395 8 view .LVU536
 2235 001a 13F0010F 		tst	r3, #1
 2236 001e 04D0     		beq	.L187
1396:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1397:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
 2237              		.loc 1 1397 16 view .LVU537
 2238 0020 0120     		movs	r0, #1
 2239              	.LVL137:
 2240              		.loc 1 1397 16 view .LVU538
 2241 0022 7047     		bx	lr
 2242              	.LVL138:
 2243              	.L183:
1386:n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
 2244              		.loc 1 1386 12 is_stmt 1 view .LVU539
1386:n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
 2245              		.loc 1 1386 22 is_stmt 0 view .LVU540
 2246 0024 024B     		ldr	r3, .L189
 2247              	.LVL139:
1386:n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
 2248              		.loc 1 1386 22 view .LVU541
 2249 0026 1B6A     		ldr	r3, [r3, #32]
 2250              	.LVL140:
1387:n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:/* The flag to check is in CTRLSTS register */
 2251              		.loc 1 1387 12 is_stmt 1 view .LVU542
 2252 0028 F4E7     		b	.L185
 2253              	.LVL141:
 2254              	.L187:
1398:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1399:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1400:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1401:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
 2255              		.loc 1 1401 16 is_stmt 0 view .LVU543
 2256 002a 0020     		movs	r0, #0
 2257              	.LVL142:
1402:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1403:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2258              		.loc 1 1403 1 view .LVU544
 2259 002c 7047     		bx	lr
 2260              	.L190:
 2261 002e 00BF     		.align	2
 2262              	.L189:
 2263 0030 00100240 		.word	1073876992
 2264              		.cfi_endproc
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 65


 2265              	.LFE178:
 2267              		.section	.text.RCC_HSE_Stable_Wait,"ax",%progbits
 2268              		.align	1
 2269              		.global	RCC_HSE_Stable_Wait
 2270              		.syntax unified
 2271              		.thumb
 2272              		.thumb_func
 2274              	RCC_HSE_Stable_Wait:
 2275              	.LFB125:
 145:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2276              		.loc 1 145 1 is_stmt 1 view -0
 2277              		.cfi_startproc
 2278              		@ args = 0, pretend = 0, frame = 32
 2279              		@ frame_needed = 0, uses_anonymous_args = 0
 2280 0000 10B5     		push	{r4, lr}
 2281              	.LCFI5:
 2282              		.cfi_def_cfa_offset 8
 2283              		.cfi_offset 4, -8
 2284              		.cfi_offset 14, -4
 2285 0002 88B0     		sub	sp, sp, #32
 2286              	.LCFI6:
 2287              		.cfi_def_cfa_offset 40
 146:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2288              		.loc 1 146 5 view .LVU546
 146:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2289              		.loc 1 146 19 is_stmt 0 view .LVU547
 2290 0004 0023     		movs	r3, #0
 2291 0006 0793     		str	r3, [sp, #28]
 147:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2292              		.loc 1 147 5 is_stmt 1 view .LVU548
 2293              	.LVL143:
 148:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 2294              		.loc 1 148 5 view .LVU549
 149:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2295              		.loc 1 149 5 view .LVU550
 151:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2296              		.loc 1 151 5 view .LVU551
 2297 0008 01A8     		add	r0, sp, #4
 2298 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2299              	.LVL144:
 152:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2300              		.loc 1 152 5 view .LVU552
 152:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2301              		.loc 1 152 69 is_stmt 0 view .LVU553
 2302 000e 019A     		ldr	r2, [sp, #4]
 2303 0010 0C4B     		ldr	r3, .L196
 2304 0012 B3FBF2F3 		udiv	r3, r3, r2
 152:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2305              		.loc 1 152 19 view .LVU554
 2306 0016 4FF40054 		mov	r4, #8192
 2307 001a B4FBF3F4 		udiv	r4, r4, r3
 2308              	.LVL145:
 2309              	.L193:
 155:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2310              		.loc 1 155 5 is_stmt 1 view .LVU555
 157:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2311              		.loc 1 157 9 view .LVU556
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 66


 157:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2312              		.loc 1 157 24 is_stmt 0 view .LVU557
 2313 001e 3120     		movs	r0, #49
 2314 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2315              	.LVL146:
 158:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2316              		.loc 1 158 9 is_stmt 1 view .LVU558
 158:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2317              		.loc 1 158 22 is_stmt 0 view .LVU559
 2318 0024 079B     		ldr	r3, [sp, #28]
 2319 0026 0133     		adds	r3, r3, #1
 2320 0028 0793     		str	r3, [sp, #28]
 159:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2321              		.loc 1 159 47 is_stmt 1 discriminator 2 view .LVU560
 159:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2322              		.loc 1 159 29 is_stmt 0 discriminator 2 view .LVU561
 2323 002a 079B     		ldr	r3, [sp, #28]
 159:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2324              		.loc 1 159 47 discriminator 2 view .LVU562
 2325 002c A342     		cmp	r3, r4
 2326 002e 01D0     		beq	.L192
 159:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2327              		.loc 1 159 47 discriminator 1 view .LVU563
 2328 0030 0028     		cmp	r0, #0
 2329 0032 F4D0     		beq	.L193
 2330              	.L192:
 161:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2331              		.loc 1 161 5 is_stmt 1 view .LVU564
 161:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2332              		.loc 1 161 9 is_stmt 0 view .LVU565
 2333 0034 3120     		movs	r0, #49
 2334              	.LVL147:
 161:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2335              		.loc 1 161 9 view .LVU566
 2336 0036 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2337              	.LVL148:
 161:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2338              		.loc 1 161 8 discriminator 1 view .LVU567
 2339 003a 00B1     		cbz	r0, .L194
 163:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 2340              		.loc 1 163 16 view .LVU568
 2341 003c 0120     		movs	r0, #1
 2342              	.L194:
 169:n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 2343              		.loc 1 169 1 view .LVU569
 2344 003e 08B0     		add	sp, sp, #32
 2345              	.LCFI7:
 2346              		.cfi_def_cfa_offset 8
 2347              		@ sp needed
 2348 0040 10BD     		pop	{r4, pc}
 2349              	.LVL149:
 2350              	.L197:
 169:n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 2351              		.loc 1 169 1 view .LVU570
 2352 0042 00BF     		.align	2
 2353              	.L196:
 2354 0044 0020A107 		.word	128000000
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 67


 2355              		.cfi_endproc
 2356              	.LFE125:
 2358              		.section	.text.RCC_HSI_Stable_Wait,"ax",%progbits
 2359              		.align	1
 2360              		.global	RCC_HSI_Stable_Wait
 2361              		.syntax unified
 2362              		.thumb
 2363              		.thumb_func
 2365              	RCC_HSI_Stable_Wait:
 2366              	.LFB131:
 244:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2367              		.loc 1 244 1 is_stmt 1 view -0
 2368              		.cfi_startproc
 2369              		@ args = 0, pretend = 0, frame = 32
 2370              		@ frame_needed = 0, uses_anonymous_args = 0
 2371 0000 10B5     		push	{r4, lr}
 2372              	.LCFI8:
 2373              		.cfi_def_cfa_offset 8
 2374              		.cfi_offset 4, -8
 2375              		.cfi_offset 14, -4
 2376 0002 88B0     		sub	sp, sp, #32
 2377              	.LCFI9:
 2378              		.cfi_def_cfa_offset 40
 245:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2379              		.loc 1 245 5 view .LVU572
 245:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 2380              		.loc 1 245 19 is_stmt 0 view .LVU573
 2381 0004 0023     		movs	r3, #0
 2382 0006 0793     		str	r3, [sp, #28]
 246:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2383              		.loc 1 246 5 is_stmt 1 view .LVU574
 2384              	.LVL150:
 247:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 2385              		.loc 1 247 5 view .LVU575
 248:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2386              		.loc 1 248 5 view .LVU576
 250:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2387              		.loc 1 250 5 view .LVU577
 2388 0008 01A8     		add	r0, sp, #4
 2389 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2390              	.LVL151:
 251:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2391              		.loc 1 251 5 view .LVU578
 251:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2392              		.loc 1 251 69 is_stmt 0 view .LVU579
 2393 000e 019A     		ldr	r2, [sp, #4]
 2394 0010 0C4B     		ldr	r3, .L203
 2395 0012 B3FBF2F3 		udiv	r3, r3, r2
 251:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2396              		.loc 1 251 19 view .LVU580
 2397 0016 4FF40054 		mov	r4, #8192
 2398 001a B4FBF3F4 		udiv	r4, r4, r3
 2399              	.LVL152:
 2400              	.L200:
 254:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2401              		.loc 1 254 5 is_stmt 1 view .LVU581
 256:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 68


 2402              		.loc 1 256 9 view .LVU582
 256:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2403              		.loc 1 256 24 is_stmt 0 view .LVU583
 2404 001e 2120     		movs	r0, #33
 2405 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2406              	.LVL153:
 257:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2407              		.loc 1 257 9 is_stmt 1 view .LVU584
 257:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2408              		.loc 1 257 22 is_stmt 0 view .LVU585
 2409 0024 079B     		ldr	r3, [sp, #28]
 2410 0026 0133     		adds	r3, r3, #1
 2411 0028 0793     		str	r3, [sp, #28]
 258:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2412              		.loc 1 258 47 is_stmt 1 discriminator 2 view .LVU586
 258:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2413              		.loc 1 258 29 is_stmt 0 discriminator 2 view .LVU587
 2414 002a 079B     		ldr	r3, [sp, #28]
 258:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2415              		.loc 1 258 47 discriminator 2 view .LVU588
 2416 002c A342     		cmp	r3, r4
 2417 002e 01D0     		beq	.L199
 258:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2418              		.loc 1 258 47 discriminator 1 view .LVU589
 2419 0030 0028     		cmp	r0, #0
 2420 0032 F4D0     		beq	.L200
 2421              	.L199:
 260:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2422              		.loc 1 260 5 is_stmt 1 view .LVU590
 260:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2423              		.loc 1 260 9 is_stmt 0 view .LVU591
 2424 0034 2120     		movs	r0, #33
 2425              	.LVL154:
 260:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2426              		.loc 1 260 9 view .LVU592
 2427 0036 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2428              	.LVL155:
 260:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2429              		.loc 1 260 8 discriminator 1 view .LVU593
 2430 003a 00B1     		cbz	r0, .L201
 262:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 2431              		.loc 1 262 16 view .LVU594
 2432 003c 0120     		movs	r0, #1
 2433              	.L201:
 268:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2434              		.loc 1 268 1 view .LVU595
 2435 003e 08B0     		add	sp, sp, #32
 2436              	.LCFI10:
 2437              		.cfi_def_cfa_offset 8
 2438              		@ sp needed
 2439 0040 10BD     		pop	{r4, pc}
 2440              	.LVL156:
 2441              	.L204:
 268:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2442              		.loc 1 268 1 view .LVU596
 2443 0042 00BF     		.align	2
 2444              	.L203:
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 69


 2445 0044 0020A107 		.word	128000000
 2446              		.cfi_endproc
 2447              	.LFE131:
 2449              		.section	.text.RCC_LSE_Stable_Wait,"ax",%progbits
 2450              		.align	1
 2451              		.global	RCC_LSE_Stable_Wait
 2452              		.syntax unified
 2453              		.thumb
 2454              		.thumb_func
 2456              	RCC_LSE_Stable_Wait:
 2457              	.LFB154:
 796:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2458              		.loc 1 796 1 is_stmt 1 view -0
 2459              		.cfi_startproc
 2460              		@ args = 0, pretend = 0, frame = 32
 2461              		@ frame_needed = 0, uses_anonymous_args = 0
 2462 0000 10B5     		push	{r4, lr}
 2463              	.LCFI11:
 2464              		.cfi_def_cfa_offset 8
 2465              		.cfi_offset 4, -8
 2466              		.cfi_offset 14, -4
 2467 0002 88B0     		sub	sp, sp, #32
 2468              	.LCFI12:
 2469              		.cfi_def_cfa_offset 40
 797:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2470              		.loc 1 797 5 view .LVU598
 797:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2471              		.loc 1 797 19 is_stmt 0 view .LVU599
 2472 0004 0023     		movs	r3, #0
 2473 0006 0793     		str	r3, [sp, #28]
 798:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2474              		.loc 1 798 5 is_stmt 1 view .LVU600
 2475              	.LVL157:
 799:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 2476              		.loc 1 799 5 view .LVU601
 800:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2477              		.loc 1 800 5 view .LVU602
 802:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2478              		.loc 1 802 5 view .LVU603
 2479 0008 01A8     		add	r0, sp, #4
 2480 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2481              	.LVL158:
 803:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2482              		.loc 1 803 5 view .LVU604
 803:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2483              		.loc 1 803 69 is_stmt 0 view .LVU605
 2484 000e 019A     		ldr	r2, [sp, #4]
 2485 0010 0C4B     		ldr	r3, .L210
 2486 0012 B3FBF2F3 		udiv	r3, r3, r2
 803:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2487              		.loc 1 803 19 view .LVU606
 2488 0016 4FF40054 		mov	r4, #8192
 2489 001a B4FBF3F4 		udiv	r4, r4, r3
 2490              	.LVL159:
 2491              	.L207:
 806:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2492              		.loc 1 806 5 is_stmt 1 view .LVU607
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 70


 808:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2493              		.loc 1 808 9 view .LVU608
 808:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2494              		.loc 1 808 24 is_stmt 0 view .LVU609
 2495 001e 4120     		movs	r0, #65
 2496 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2497              	.LVL160:
 809:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2498              		.loc 1 809 9 is_stmt 1 view .LVU610
 809:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2499              		.loc 1 809 22 is_stmt 0 view .LVU611
 2500 0024 079B     		ldr	r3, [sp, #28]
 2501 0026 0133     		adds	r3, r3, #1
 2502 0028 0793     		str	r3, [sp, #28]
 810:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2503              		.loc 1 810 47 is_stmt 1 discriminator 2 view .LVU612
 810:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2504              		.loc 1 810 29 is_stmt 0 discriminator 2 view .LVU613
 2505 002a 079B     		ldr	r3, [sp, #28]
 810:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2506              		.loc 1 810 47 discriminator 2 view .LVU614
 2507 002c A342     		cmp	r3, r4
 2508 002e 01D0     		beq	.L206
 810:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2509              		.loc 1 810 47 discriminator 1 view .LVU615
 2510 0030 0028     		cmp	r0, #0
 2511 0032 F4D0     		beq	.L207
 2512              	.L206:
 812:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2513              		.loc 1 812 5 is_stmt 1 view .LVU616
 812:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2514              		.loc 1 812 9 is_stmt 0 view .LVU617
 2515 0034 4120     		movs	r0, #65
 2516              	.LVL161:
 812:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2517              		.loc 1 812 9 view .LVU618
 2518 0036 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2519              	.LVL162:
 812:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2520              		.loc 1 812 8 discriminator 1 view .LVU619
 2521 003a 00B1     		cbz	r0, .L208
 814:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 2522              		.loc 1 814 16 view .LVU620
 2523 003c 0120     		movs	r0, #1
 2524              	.L208:
 820:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2525              		.loc 1 820 1 view .LVU621
 2526 003e 08B0     		add	sp, sp, #32
 2527              	.LCFI13:
 2528              		.cfi_def_cfa_offset 8
 2529              		@ sp needed
 2530 0040 10BD     		pop	{r4, pc}
 2531              	.LVL163:
 2532              	.L211:
 820:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2533              		.loc 1 820 1 view .LVU622
 2534 0042 00BF     		.align	2
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 71


 2535              	.L210:
 2536 0044 0020A107 		.word	128000000
 2537              		.cfi_endproc
 2538              	.LFE154:
 2540              		.section	.text.RCC_LSI_Stable_Wait,"ax",%progbits
 2541              		.align	1
 2542              		.global	RCC_LSI_Stable_Wait
 2543              		.syntax unified
 2544              		.thumb
 2545              		.thumb_func
 2547              	RCC_LSI_Stable_Wait:
 2548              	.LFB157:
 854:n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2549              		.loc 1 854 1 is_stmt 1 view -0
 2550              		.cfi_startproc
 2551              		@ args = 0, pretend = 0, frame = 32
 2552              		@ frame_needed = 0, uses_anonymous_args = 0
 2553 0000 10B5     		push	{r4, lr}
 2554              	.LCFI14:
 2555              		.cfi_def_cfa_offset 8
 2556              		.cfi_offset 4, -8
 2557              		.cfi_offset 14, -4
 2558 0002 88B0     		sub	sp, sp, #32
 2559              	.LCFI15:
 2560              		.cfi_def_cfa_offset 40
 855:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2561              		.loc 1 855 5 view .LVU624
 855:n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2562              		.loc 1 855 19 is_stmt 0 view .LVU625
 2563 0004 0023     		movs	r3, #0
 2564 0006 0793     		str	r3, [sp, #28]
 856:n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2565              		.loc 1 856 5 is_stmt 1 view .LVU626
 2566              	.LVL164:
 857:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 2567              		.loc 1 857 5 view .LVU627
 858:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2568              		.loc 1 858 5 view .LVU628
 860:n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2569              		.loc 1 860 5 view .LVU629
 2570 0008 01A8     		add	r0, sp, #4
 2571 000a FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 2572              	.LVL165:
 861:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2573              		.loc 1 861 5 view .LVU630
 861:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2574              		.loc 1 861 69 is_stmt 0 view .LVU631
 2575 000e 019A     		ldr	r2, [sp, #4]
 2576 0010 0C4B     		ldr	r3, .L217
 2577 0012 B3FBF2F3 		udiv	r3, r3, r2
 861:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2578              		.loc 1 861 19 view .LVU632
 2579 0016 4FF40054 		mov	r4, #8192
 2580 001a B4FBF3F4 		udiv	r4, r4, r3
 2581              	.LVL166:
 2582              	.L214:
 864:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 72


 2583              		.loc 1 864 5 is_stmt 1 view .LVU633
 866:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2584              		.loc 1 866 9 view .LVU634
 866:n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2585              		.loc 1 866 24 is_stmt 0 view .LVU635
 2586 001e 6120     		movs	r0, #97
 2587 0020 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2588              	.LVL167:
 867:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2589              		.loc 1 867 9 is_stmt 1 view .LVU636
 867:n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2590              		.loc 1 867 22 is_stmt 0 view .LVU637
 2591 0024 079B     		ldr	r3, [sp, #28]
 2592 0026 0133     		adds	r3, r3, #1
 2593 0028 0793     		str	r3, [sp, #28]
 868:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2594              		.loc 1 868 47 is_stmt 1 discriminator 2 view .LVU638
 868:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2595              		.loc 1 868 29 is_stmt 0 discriminator 2 view .LVU639
 2596 002a 079B     		ldr	r3, [sp, #28]
 868:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2597              		.loc 1 868 47 discriminator 2 view .LVU640
 2598 002c A342     		cmp	r3, r4
 2599 002e 01D0     		beq	.L213
 868:n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 2600              		.loc 1 868 47 discriminator 1 view .LVU641
 2601 0030 0028     		cmp	r0, #0
 2602 0032 F4D0     		beq	.L214
 2603              	.L213:
 870:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2604              		.loc 1 870 5 is_stmt 1 view .LVU642
 870:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2605              		.loc 1 870 9 is_stmt 0 view .LVU643
 2606 0034 6120     		movs	r0, #97
 2607              	.LVL168:
 870:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2608              		.loc 1 870 9 view .LVU644
 2609 0036 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2610              	.LVL169:
 870:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 2611              		.loc 1 870 8 discriminator 1 view .LVU645
 2612 003a 00B1     		cbz	r0, .L215
 872:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 2613              		.loc 1 872 16 view .LVU646
 2614 003c 0120     		movs	r0, #1
 2615              	.L215:
 878:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2616              		.loc 1 878 1 view .LVU647
 2617 003e 08B0     		add	sp, sp, #32
 2618              	.LCFI16:
 2619              		.cfi_def_cfa_offset 8
 2620              		@ sp needed
 2621 0040 10BD     		pop	{r4, pc}
 2622              	.LVL170:
 2623              	.L218:
 878:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 2624              		.loc 1 878 1 view .LVU648
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 73


 2625 0042 00BF     		.align	2
 2626              	.L217:
 2627 0044 0020A107 		.word	128000000
 2628              		.cfi_endproc
 2629              	.LFE157:
 2631              		.section	.text.RCC_Reset_Flag_Clear,"ax",%progbits
 2632              		.align	1
 2633              		.global	RCC_Reset_Flag_Clear
 2634              		.syntax unified
 2635              		.thumb
 2636              		.thumb_func
 2638              	RCC_Reset_Flag_Clear:
 2639              	.LFB179:
1404:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1405:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1406:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Reset_Flag_Clear.
1407:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Clears the RCC reset flags.
1408:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
1409:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1410:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1411:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Reset_Flag_Clear(void)
1412:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2640              		.loc 1 1412 1 is_stmt 1 view -0
 2641              		.cfi_startproc
 2642              		@ args = 0, pretend = 0, frame = 0
 2643              		@ frame_needed = 0, uses_anonymous_args = 0
 2644              		@ link register save eliminated.
1413:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set RMRSTF bit to clear the reset flags */
1414:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRLSTS |= RCC_REMOVE_RESET_FLAG;
 2645              		.loc 1 1414 5 view .LVU650
 2646              		.loc 1 1414 8 is_stmt 0 view .LVU651
 2647 0000 044B     		ldr	r3, .L220
 2648 0002 5A6A     		ldr	r2, [r3, #36]
 2649              		.loc 1 1414 18 view .LVU652
 2650 0004 42F08072 		orr	r2, r2, #16777216
 2651 0008 5A62     		str	r2, [r3, #36]
1415:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* RMRSTF bit should be reset */
1416:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRLSTS &= ~RCC_REMOVE_RESET_FLAG;
 2652              		.loc 1 1416 5 is_stmt 1 view .LVU653
 2653              		.loc 1 1416 8 is_stmt 0 view .LVU654
 2654 000a 5A6A     		ldr	r2, [r3, #36]
 2655              		.loc 1 1416 18 view .LVU655
 2656 000c 22F08072 		bic	r2, r2, #16777216
 2657 0010 5A62     		str	r2, [r3, #36]
1417:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2658              		.loc 1 1417 1 view .LVU656
 2659 0012 7047     		bx	lr
 2660              	.L221:
 2661              		.align	2
 2662              	.L220:
 2663 0014 00100240 		.word	1073876992
 2664              		.cfi_endproc
 2665              	.LFE179:
 2667              		.section	.text.RCC_Interrupt_Status_Get,"ax",%progbits
 2668              		.align	1
 2669              		.global	RCC_Interrupt_Status_Get
 2670              		.syntax unified
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 74


 2671              		.thumb
 2672              		.thumb_func
 2674              	RCC_Interrupt_Status_Get:
 2675              	.LVL171:
 2676              	.LFB180:
1418:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1419:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1420:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Status_Get.
1421:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Checks whether the specified RCC interrupt has occurred or not.
1422:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt_flag(RCC interrupt source to check):
1423:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIF    LSI ready interrupt
1424:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIF    LSE ready interrupt
1425:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIF    HSI ready interrupt
1426:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIF    HSE ready interrupt
1427:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIF    PLL ready interrupt
1428:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_CLKSSIF    Clock Security System interrupt in HSE
1429:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIF    Clock security system interrupt in LSE
1430:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  The new state of RccInt 
1431:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - SET
1432:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RESET
1433:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1434:n32g430_std_periph_driver/src/n32g430_rcc.c **** INTStatus RCC_Interrupt_Status_Get(uint32_t interrupt_flag)
1435:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2677              		.loc 1 1435 1 is_stmt 1 view -0
 2678              		.cfi_startproc
 2679              		@ args = 0, pretend = 0, frame = 0
 2680              		@ frame_needed = 0, uses_anonymous_args = 0
 2681              		@ link register save eliminated.
1436:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1437:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Check the status of the specified RCC interrupt */
1438:n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((RCC->CLKINT & interrupt_flag) != (uint32_t)RESET)
 2682              		.loc 1 1438 5 view .LVU658
 2683              		.loc 1 1438 13 is_stmt 0 view .LVU659
 2684 0000 034B     		ldr	r3, .L225
 2685 0002 9B68     		ldr	r3, [r3, #8]
 2686              		.loc 1 1438 8 view .LVU660
 2687 0004 0342     		tst	r3, r0
 2688 0006 01D0     		beq	.L224
1439:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1440:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
 2689              		.loc 1 1440 16 view .LVU661
 2690 0008 0120     		movs	r0, #1
 2691              	.LVL172:
 2692              		.loc 1 1440 16 view .LVU662
 2693 000a 7047     		bx	lr
 2694              	.LVL173:
 2695              	.L224:
1441:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1442:n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1443:n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1444:n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
 2696              		.loc 1 1444 16 view .LVU663
 2697 000c 0020     		movs	r0, #0
 2698              	.LVL174:
1445:n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1446:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2699              		.loc 1 1446 1 view .LVU664
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 75


 2700 000e 7047     		bx	lr
 2701              	.L226:
 2702              		.align	2
 2703              	.L225:
 2704 0010 00100240 		.word	1073876992
 2705              		.cfi_endproc
 2706              	.LFE180:
 2708              		.section	.text.RCC_Interrupt_Status_Clear,"ax",%progbits
 2709              		.align	1
 2710              		.global	RCC_Interrupt_Status_Clear
 2711              		.syntax unified
 2712              		.thumb
 2713              		.thumb_func
 2715              	RCC_Interrupt_Status_Clear:
 2716              	.LVL175:
 2717              	.LFB181:
1447:n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1448:n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1449:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Status_Clear.
1450:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Clears the RCC's interrupt pending bits.
1451:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt_clear(interrupt pending bit to clear):
1452:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDICLR    LSI ready interrupt
1453:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDICLR    LSE ready interrupt
1454:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDICLR    HSI ready interrupt
1455:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDICLR    HSE ready interrupt
1456:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDICLR    PLL ready interrupt
1457:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_CLKSSICLR    Clock Security System interrupt in HSE
1458:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSICLR    Clock security system interrupt in LSE
1459:n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1460:n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1461:n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Status_Clear(uint32_t interrupt_clear)
1462:n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2718              		.loc 1 1462 1 is_stmt 1 view -0
 2719              		.cfi_startproc
 2720              		@ args = 0, pretend = 0, frame = 0
 2721              		@ frame_needed = 0, uses_anonymous_args = 0
 2722              		@ link register save eliminated.
1463:n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Software set this bit to clear INT flag. */
1464:n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT |= interrupt_clear;
 2723              		.loc 1 1464 5 view .LVU666
 2724              		.loc 1 1464 8 is_stmt 0 view .LVU667
 2725 0000 024A     		ldr	r2, .L228
 2726 0002 9368     		ldr	r3, [r2, #8]
 2727              		.loc 1 1464 17 view .LVU668
 2728 0004 0343     		orrs	r3, r3, r0
 2729 0006 9360     		str	r3, [r2, #8]
1465:n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2730              		.loc 1 1465 1 view .LVU669
 2731 0008 7047     		bx	lr
 2732              	.L229:
 2733 000a 00BF     		.align	2
 2734              	.L228:
 2735 000c 00100240 		.word	1073876992
 2736              		.cfi_endproc
 2737              	.LFE181:
 2739              		.section	.rodata.ADCPLLCLKPresTable,"a"
 2740              		.align	2
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 76


 2743              	ADCPLLCLKPresTable:
 2744 0000 0100     		.short	1
 2745 0002 0200     		.short	2
 2746 0004 0400     		.short	4
 2747 0006 0600     		.short	6
 2748 0008 0800     		.short	8
 2749 000a 0A00     		.short	10
 2750 000c 0C00     		.short	12
 2751 000e 1000     		.short	16
 2752 0010 2000     		.short	32
 2753 0012 4000     		.short	64
 2754 0014 8000     		.short	128
 2755 0016 0001     		.short	256
 2756 0018 0001     		.short	256
 2757 001a 0001     		.short	256
 2758 001c 0001     		.short	256
 2759 001e 0001     		.short	256
 2760              		.section	.rodata.ADCHCLKPresTable,"a"
 2761              		.align	2
 2764              	ADCHCLKPresTable:
 2765 0000 01020406 		.ascii	"\001\002\004\006\010\012\014\020        "
 2765      080A0C10 
 2765      20202020 
 2765      20202020 
 2766              		.section	.rodata.APBAHBPresTable,"a"
 2767              		.align	2
 2770              	APBAHBPresTable:
 2771 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 2771      01020304 
 2771      01020304 
 2771      06
 2772 000d 070809   		.ascii	"\007\010\011"
 2773              		.text
 2774              	.Letext0:
 2775              		.file 2 "D:/Tools/arm-gnu-toolchain/arm-none-eabi/include/machine/_default_types.h"
 2776              		.file 3 "D:/Tools/arm-gnu-toolchain/arm-none-eabi/include/sys/_stdint.h"
 2777              		.file 4 "CMSIS/device/n32g430.h"
 2778              		.file 5 "n32g430_std_periph_driver/inc/n32g430_rcc.h"
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 77


DEFINED SYMBOLS
                            *ABS*:00000000 n32g430_rcc.c
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:17     .text.RCC_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:23     .text.RCC_Reset:00000000 RCC_Reset
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:83     .text.RCC_Reset:00000048 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:90     .text.RCC_HSE_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:96     .text.RCC_HSE_Config:00000000 RCC_HSE_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:151    .text.RCC_HSE_Config:00000038 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:156    .text.RCC_Clock_Security_System_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:162    .text.RCC_Clock_Security_System_Enable:00000000 RCC_Clock_Security_System_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:179    .text.RCC_Clock_Security_System_Enable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:184    .text.RCC_Clock_Security_System_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:190    .text.RCC_Clock_Security_System_Disable:00000000 RCC_Clock_Security_System_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:207    .text.RCC_Clock_Security_System_Disable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:212    .text.RCC_HSI_Calibration_Value_Set:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:218    .text.RCC_HSI_Calibration_Value_Set:00000000 RCC_HSI_Calibration_Value_Set
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:248    .text.RCC_HSI_Calibration_Value_Set:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:253    .text.RCC_HSI_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:259    .text.RCC_HSI_Enable:00000000 RCC_HSI_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:276    .text.RCC_HSI_Enable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:281    .text.RCC_HSI_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:287    .text.RCC_HSI_Disable:00000000 RCC_HSI_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:304    .text.RCC_HSI_Disable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:309    .text.RCC_PLL_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:315    .text.RCC_PLL_Config:00000000 RCC_PLL_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:382    .text.RCC_PLL_Config:00000028 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:387    .text.RCC_PLL_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:393    .text.RCC_PLL_Enable:00000000 RCC_PLL_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:410    .text.RCC_PLL_Enable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:415    .text.RCC_PLL_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:421    .text.RCC_PLL_Disable:00000000 RCC_PLL_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:438    .text.RCC_PLL_Disable:00000008 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:443    .text.RCC_Sysclk_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:449    .text.RCC_Sysclk_Config:00000000 RCC_Sysclk_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:479    .text.RCC_Sysclk_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:484    .text.RCC_Sysclk_Source_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:490    .text.RCC_Sysclk_Source_Get:00000000 RCC_Sysclk_Source_Get
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:507    .text.RCC_Sysclk_Source_Get:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:512    .text.RCC_Hclk_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:518    .text.RCC_Hclk_Config:00000000 RCC_Hclk_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:548    .text.RCC_Hclk_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:553    .text.RCC_Pclk1_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:559    .text.RCC_Pclk1_Config:00000000 RCC_Pclk1_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:589    .text.RCC_Pclk1_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:594    .text.RCC_Pclk2_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:600    .text.RCC_Pclk2_Config:00000000 RCC_Pclk2_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:630    .text.RCC_Pclk2_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:635    .text.RCC_Interrupt_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:641    .text.RCC_Interrupt_Enable:00000000 RCC_Interrupt_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:661    .text.RCC_Interrupt_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:666    .text.RCC_Interrupt_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:672    .text.RCC_Interrupt_Disable:00000000 RCC_Interrupt_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:692    .text.RCC_Interrupt_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:697    .text.RCC_TIM1_8_Clock_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:703    .text.RCC_TIM1_8_Clock_Config:00000000 RCC_TIM1_8_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:733    .text.RCC_TIM1_8_Clock_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:738    .text.RCC_ADC_1M_Clock_Config:00000000 $t
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 78


C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:744    .text.RCC_ADC_1M_Clock_Config:00000000 RCC_ADC_1M_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:779    .text.RCC_ADC_1M_Clock_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:784    .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:790    .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000000 RCC_ADC_PLL_Clock_Prescaler_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:820    .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:825    .text.RCC_ADC_PLL_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:831    .text.RCC_ADC_PLL_Clock_Disable:00000000 RCC_ADC_PLL_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:850    .text.RCC_ADC_PLL_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:855    .text.RCC_ADC_Hclk_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:861    .text.RCC_ADC_Hclk_Config:00000000 RCC_ADC_Hclk_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:891    .text.RCC_ADC_Hclk_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:896    .text.RCC_ADC_Hclk_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:902    .text.RCC_ADC_Hclk_Enable:00000000 RCC_ADC_Hclk_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:921    .text.RCC_ADC_Hclk_Enable:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:926    .text.RCC_ADC_Hclk_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:932    .text.RCC_ADC_Hclk_Disable:00000000 RCC_ADC_Hclk_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:951    .text.RCC_ADC_Hclk_Disable:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:956    .text.RCC_LSE_Trim_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:962    .text.RCC_LSE_Trim_Config:00000000 RCC_LSE_Trim_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1011   .text.RCC_LSE_Trim_Config:00000024 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1016   .text.RCC_LSE_Clock_Security_System_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1022   .text.RCC_LSE_Clock_Security_System_Enable:00000000 RCC_LSE_Clock_Security_System_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1039   .text.RCC_LSE_Clock_Security_System_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1044   .text.RCC_LSE_Clock_Security_System_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1050   .text.RCC_LSE_Clock_Security_System_Disable:00000000 RCC_LSE_Clock_Security_System_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1067   .text.RCC_LSE_Clock_Security_System_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1072   .text.RCC_LSE_Clock_Security_System_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1078   .text.RCC_LSE_Clock_Security_System_Status_Get:00000000 RCC_LSE_Clock_Security_System_Status_Get
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1103   .text.RCC_LSE_Clock_Security_System_Status_Get:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1108   .text.RCC_LSI_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1114   .text.RCC_LSI_Enable:00000000 RCC_LSI_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1131   .text.RCC_LSI_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1136   .text.RCC_LSI_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1142   .text.RCC_LSI_Disable:00000000 RCC_LSI_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1159   .text.RCC_LSI_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1164   .text.RCC_RTC_Clock_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1170   .text.RCC_RTC_Clock_Config:00000000 RCC_RTC_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1196   .text.RCC_RTC_Clock_Config:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1201   .text.RCC_RTC_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1207   .text.RCC_RTC_Clock_Enable:00000000 RCC_RTC_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1224   .text.RCC_RTC_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1229   .text.RCC_RTC_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1235   .text.RCC_RTC_Clock_Disable:00000000 RCC_RTC_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1252   .text.RCC_RTC_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1257   .text.RCC_LPTIM_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1263   .text.RCC_LPTIM_Reset:00000000 RCC_LPTIM_Reset
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1288   .text.RCC_LPTIM_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1293   .text.RCC_LPTIM_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1299   .text.RCC_LPTIM_Enable:00000000 RCC_LPTIM_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1318   .text.RCC_LPTIM_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1323   .text.RCC_LPTIM_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1329   .text.RCC_LPTIM_Disable:00000000 RCC_LPTIM_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1348   .text.RCC_LPTIM_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1353   .text.RCC_Clocks_Frequencies_Value_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1359   .text.RCC_Clocks_Frequencies_Value_Get:00000000 RCC_Clocks_Frequencies_Value_Get
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1618   .text.RCC_Clocks_Frequencies_Value_Get:000000dc $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2770   .rodata.APBAHBPresTable:00000000 APBAHBPresTable
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 79


C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2764   .rodata.ADCHCLKPresTable:00000000 ADCHCLKPresTable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2743   .rodata.ADCPLLCLKPresTable:00000000 ADCPLLCLKPresTable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1629   .text.RCC_AHB_Peripheral_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1635   .text.RCC_AHB_Peripheral_Clock_Enable:00000000 RCC_AHB_Peripheral_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1655   .text.RCC_AHB_Peripheral_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1660   .text.RCC_AHB_Peripheral_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1666   .text.RCC_AHB_Peripheral_Clock_Disable:00000000 RCC_AHB_Peripheral_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1686   .text.RCC_AHB_Peripheral_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1691   .text.RCC_APB2_Peripheral_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1697   .text.RCC_APB2_Peripheral_Clock_Enable:00000000 RCC_APB2_Peripheral_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1717   .text.RCC_APB2_Peripheral_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1722   .text.RCC_APB2_Peripheral_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1728   .text.RCC_APB2_Peripheral_Clock_Disable:00000000 RCC_APB2_Peripheral_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1748   .text.RCC_APB2_Peripheral_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1753   .text.RCC_APB1_Peripheral_Clock_Enable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1759   .text.RCC_APB1_Peripheral_Clock_Enable:00000000 RCC_APB1_Peripheral_Clock_Enable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1779   .text.RCC_APB1_Peripheral_Clock_Enable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1784   .text.RCC_LSE_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1790   .text.RCC_LSE_Config:00000000 RCC_LSE_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1860   .text.RCC_LSE_Config:0000004c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1866   .text.RCC_LPTIM_Clock_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1872   .text.RCC_LPTIM_Clock_Config:00000000 RCC_LPTIM_Clock_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1919   .text.RCC_LPTIM_Clock_Config:00000028 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1925   .text.RCC_APB1_Peripheral_Clock_Disable:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1931   .text.RCC_APB1_Peripheral_Clock_Disable:00000000 RCC_APB1_Peripheral_Clock_Disable
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1951   .text.RCC_APB1_Peripheral_Clock_Disable:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1956   .text.RCC_AHB_Peripheral_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1962   .text.RCC_AHB_Peripheral_Reset:00000000 RCC_AHB_Peripheral_Reset
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1988   .text.RCC_AHB_Peripheral_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1993   .text.RCC_APB2_Peripheral_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:1999   .text.RCC_APB2_Peripheral_Reset:00000000 RCC_APB2_Peripheral_Reset
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2025   .text.RCC_APB2_Peripheral_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2030   .text.RCC_APB1_Peripheral_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2036   .text.RCC_APB1_Peripheral_Reset:00000000 RCC_APB1_Peripheral_Reset
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2062   .text.RCC_APB1_Peripheral_Reset:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2067   .text.RCC_Backup_Reset:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2073   .text.RCC_Backup_Reset:00000000 RCC_Backup_Reset
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2094   .text.RCC_Backup_Reset:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2099   .text.RCC_MCO_PLL_Prescaler_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2105   .text.RCC_MCO_PLL_Prescaler_Config:00000000 RCC_MCO_PLL_Prescaler_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2135   .text.RCC_MCO_PLL_Prescaler_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2140   .text.RCC_MCO_Source_Config:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2146   .text.RCC_MCO_Source_Config:00000000 RCC_MCO_Source_Config
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2176   .text.RCC_MCO_Source_Config:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2181   .text.RCC_Flag_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2187   .text.RCC_Flag_Status_Get:00000000 RCC_Flag_Status_Get
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2263   .text.RCC_Flag_Status_Get:00000030 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2268   .text.RCC_HSE_Stable_Wait:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2274   .text.RCC_HSE_Stable_Wait:00000000 RCC_HSE_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2354   .text.RCC_HSE_Stable_Wait:00000044 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2359   .text.RCC_HSI_Stable_Wait:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2365   .text.RCC_HSI_Stable_Wait:00000000 RCC_HSI_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2445   .text.RCC_HSI_Stable_Wait:00000044 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2450   .text.RCC_LSE_Stable_Wait:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2456   .text.RCC_LSE_Stable_Wait:00000000 RCC_LSE_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2536   .text.RCC_LSE_Stable_Wait:00000044 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2541   .text.RCC_LSI_Stable_Wait:00000000 $t
ARM GAS  C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s 			page 80


C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2547   .text.RCC_LSI_Stable_Wait:00000000 RCC_LSI_Stable_Wait
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2627   .text.RCC_LSI_Stable_Wait:00000044 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2632   .text.RCC_Reset_Flag_Clear:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2638   .text.RCC_Reset_Flag_Clear:00000000 RCC_Reset_Flag_Clear
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2663   .text.RCC_Reset_Flag_Clear:00000014 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2668   .text.RCC_Interrupt_Status_Get:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2674   .text.RCC_Interrupt_Status_Get:00000000 RCC_Interrupt_Status_Get
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2704   .text.RCC_Interrupt_Status_Get:00000010 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2709   .text.RCC_Interrupt_Status_Clear:00000000 $t
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2715   .text.RCC_Interrupt_Status_Clear:00000000 RCC_Interrupt_Status_Clear
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2735   .text.RCC_Interrupt_Status_Clear:0000000c $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2740   .rodata.ADCPLLCLKPresTable:00000000 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2761   .rodata.ADCHCLKPresTable:00000000 $d
C:\Users\Dawn\AppData\Local\Temp\ccpIQLJf.s:2767   .rodata.APBAHBPresTable:00000000 $d

NO UNDEFINED SYMBOLS
