
16_input_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002cc  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000474  0800047c  0001047c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000474  08000474  0001047c  2**0
                  CONTENTS
  4 .ARM          00000000  08000474  08000474  0001047c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000474  0800047c  0001047c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000474  08000474  00010474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000478  08000478  00010478  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  0001047c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  0800047c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  0800047c  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001047c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000232f  00000000  00000000  000104ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000005c4  00000000  00000000  000127db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000d0  00000000  00000000  00012da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000098  00000000  00000000  00012e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000005a7  00000000  00000000  00012f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001443  00000000  00000000  000134af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c2f3  00000000  00000000  000148f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a0be5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001e4  00000000  00000000  000a0c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	0800045c 	.word	0x0800045c

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	0800045c 	.word	0x0800045c

080001e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	4603      	mov	r3, r0
 80001f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f6:	2b00      	cmp	r3, #0
 80001f8:	db0b      	blt.n	8000212 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001fa:	79fb      	ldrb	r3, [r7, #7]
 80001fc:	f003 021f 	and.w	r2, r3, #31
 8000200:	4907      	ldr	r1, [pc, #28]	; (8000220 <__NVIC_EnableIRQ+0x38>)
 8000202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000206:	095b      	lsrs	r3, r3, #5
 8000208:	2001      	movs	r0, #1
 800020a:	fa00 f202 	lsl.w	r2, r0, r2
 800020e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000212:	bf00      	nop
 8000214:	370c      	adds	r7, #12
 8000216:	46bd      	mov	sp, r7
 8000218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	e000e100 	.word	0xe000e100

08000224 <pc13_exti_init>:

#define GPIOCENA	(1U<<2)
#define SYSCNFG		(1U<<14)

void pc13_exti_init()
{
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000228:	b672      	cpsid	i
}
 800022a:	bf00      	nop
	//disable global interrupts
	__disable_irq();

	//Enable clock access for GPIOC
	RCC->AHB1ENR |= GPIOCENA;
 800022c:	4b18      	ldr	r3, [pc, #96]	; (8000290 <pc13_exti_init+0x6c>)
 800022e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000230:	4a17      	ldr	r2, [pc, #92]	; (8000290 <pc13_exti_init+0x6c>)
 8000232:	f043 0304 	orr.w	r3, r3, #4
 8000236:	6313      	str	r3, [r2, #48]	; 0x30

	GPIOC->MODER &= ~(1U<<26);
 8000238:	4b16      	ldr	r3, [pc, #88]	; (8000294 <pc13_exti_init+0x70>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	4a15      	ldr	r2, [pc, #84]	; (8000294 <pc13_exti_init+0x70>)
 800023e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8000242:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= ~(1U<<27);
 8000244:	4b13      	ldr	r3, [pc, #76]	; (8000294 <pc13_exti_init+0x70>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	4a12      	ldr	r2, [pc, #72]	; (8000294 <pc13_exti_init+0x70>)
 800024a:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800024e:	6013      	str	r3, [r2, #0]
	//Enable clock for SysConfig
	RCC->APB2ENR |= SYSCNFG;
 8000250:	4b0f      	ldr	r3, [pc, #60]	; (8000290 <pc13_exti_init+0x6c>)
 8000252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000254:	4a0e      	ldr	r2, [pc, #56]	; (8000290 <pc13_exti_init+0x6c>)
 8000256:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800025a:	6453      	str	r3, [r2, #68]	; 0x44

	//Select PortC for EXTI
	SYSCFG->EXTICR[3] |= (1U<<5);
 800025c:	4b0e      	ldr	r3, [pc, #56]	; (8000298 <pc13_exti_init+0x74>)
 800025e:	695b      	ldr	r3, [r3, #20]
 8000260:	4a0d      	ldr	r2, [pc, #52]	; (8000298 <pc13_exti_init+0x74>)
 8000262:	f043 0320 	orr.w	r3, r3, #32
 8000266:	6153      	str	r3, [r2, #20]
	//unmask exti13
	EXTI->IMR |= (1U<<13);
 8000268:	4b0c      	ldr	r3, [pc, #48]	; (800029c <pc13_exti_init+0x78>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	4a0b      	ldr	r2, [pc, #44]	; (800029c <pc13_exti_init+0x78>)
 800026e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000272:	6013      	str	r3, [r2, #0]
	//Select falling edge trigger
	EXTI->FTSR |= (1U<<13);
 8000274:	4b09      	ldr	r3, [pc, #36]	; (800029c <pc13_exti_init+0x78>)
 8000276:	68db      	ldr	r3, [r3, #12]
 8000278:	4a08      	ldr	r2, [pc, #32]	; (800029c <pc13_exti_init+0x78>)
 800027a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800027e:	60d3      	str	r3, [r2, #12]
	//Enable EXTI line in NVIC
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000280:	2028      	movs	r0, #40	; 0x28
 8000282:	f7ff ffb1 	bl	80001e8 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000286:	b662      	cpsie	i
}
 8000288:	bf00      	nop
	__enable_irq();
}
 800028a:	bf00      	nop
 800028c:	bd80      	pop	{r7, pc}
 800028e:	bf00      	nop
 8000290:	40023800 	.word	0x40023800
 8000294:	40020800 	.word	0x40020800
 8000298:	40013800 	.word	0x40013800
 800029c:	40013c00 	.word	0x40013c00

080002a0 <main>:
#define RCC_GPIOD_EN			(1U<<3)
#define LED_PIN					12
#define SR_UIF_TIM2				(1U<<0)

int main()
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
	//Enable clock for GPIOD
	RCC->AHB1ENR |= (RCC_GPIOD_EN);
 80002a4:	4b0b      	ldr	r3, [pc, #44]	; (80002d4 <main+0x34>)
 80002a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002a8:	4a0a      	ldr	r2, [pc, #40]	; (80002d4 <main+0x34>)
 80002aa:	f043 0308 	orr.w	r3, r3, #8
 80002ae:	6313      	str	r3, [r2, #48]	; 0x30

		//Set PD12 as output pin
	GPIOD->MODER |= (1U<<24);
 80002b0:	4b09      	ldr	r3, [pc, #36]	; (80002d8 <main+0x38>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	4a08      	ldr	r2, [pc, #32]	; (80002d8 <main+0x38>)
 80002b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002ba:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~(1U<25);
 80002bc:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <main+0x38>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a05      	ldr	r2, [pc, #20]	; (80002d8 <main+0x38>)
 80002c2:	f023 0301 	bic.w	r3, r3, #1
 80002c6:	6013      	str	r3, [r2, #0]

	uart_TX_init();
 80002c8:	f000 f808 	bl	80002dc <uart_TX_init>
	pc13_exti_init();
 80002cc:	f7ff ffaa 	bl	8000224 <pc13_exti_init>
	while(1)
 80002d0:	e7fe      	b.n	80002d0 <main+0x30>
 80002d2:	bf00      	nop
 80002d4:	40023800 	.word	0x40023800
 80002d8:	40020c00 	.word	0x40020c00

080002dc <uart_TX_init>:
	USART2->CR1 |= CR1_UE;
}


void uart_TX_init()
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
	//Enable clock for gpioa
	RCC->AHB1ENR |= GPIOA_ENABLE;
 80002e0:	4b20      	ldr	r3, [pc, #128]	; (8000364 <uart_TX_init+0x88>)
 80002e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002e4:	4a1f      	ldr	r2, [pc, #124]	; (8000364 <uart_TX_init+0x88>)
 80002e6:	f043 0301 	orr.w	r3, r3, #1
 80002ea:	6313      	str	r3, [r2, #48]	; 0x30

	//Enable the alternate functionality for Port2 - PA2 (USART2_TX)
	GPIOA->MODER &= ~(1U<<4);
 80002ec:	4b1e      	ldr	r3, [pc, #120]	; (8000368 <uart_TX_init+0x8c>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	4a1d      	ldr	r2, [pc, #116]	; (8000368 <uart_TX_init+0x8c>)
 80002f2:	f023 0310 	bic.w	r3, r3, #16
 80002f6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 80002f8:	4b1b      	ldr	r3, [pc, #108]	; (8000368 <uart_TX_init+0x8c>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	4a1a      	ldr	r2, [pc, #104]	; (8000368 <uart_TX_init+0x8c>)
 80002fe:	f043 0320 	orr.w	r3, r3, #32
 8000302:	6013      	str	r3, [r2, #0]

	//set alternate function type to Tx
	GPIOA->AFR[0] |= (1U<<8);
 8000304:	4b18      	ldr	r3, [pc, #96]	; (8000368 <uart_TX_init+0x8c>)
 8000306:	6a1b      	ldr	r3, [r3, #32]
 8000308:	4a17      	ldr	r2, [pc, #92]	; (8000368 <uart_TX_init+0x8c>)
 800030a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800030e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);
 8000310:	4b15      	ldr	r3, [pc, #84]	; (8000368 <uart_TX_init+0x8c>)
 8000312:	6a1b      	ldr	r3, [r3, #32]
 8000314:	4a14      	ldr	r2, [pc, #80]	; (8000368 <uart_TX_init+0x8c>)
 8000316:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800031a:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10);
 800031c:	4b12      	ldr	r3, [pc, #72]	; (8000368 <uart_TX_init+0x8c>)
 800031e:	6a1b      	ldr	r3, [r3, #32]
 8000320:	4a11      	ldr	r2, [pc, #68]	; (8000368 <uart_TX_init+0x8c>)
 8000322:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000326:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 8000328:	4b0f      	ldr	r3, [pc, #60]	; (8000368 <uart_TX_init+0x8c>)
 800032a:	6a1b      	ldr	r3, [r3, #32]
 800032c:	4a0e      	ldr	r2, [pc, #56]	; (8000368 <uart_TX_init+0x8c>)
 800032e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000332:	6213      	str	r3, [r2, #32]

	//enable usart2 clock
	RCC->APB1ENR |= UART2EN;
 8000334:	4b0b      	ldr	r3, [pc, #44]	; (8000364 <uart_TX_init+0x88>)
 8000336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000338:	4a0a      	ldr	r2, [pc, #40]	; (8000364 <uart_TX_init+0x88>)
 800033a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800033e:	6413      	str	r3, [r2, #64]	; 0x40

	//baudrate
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 8000340:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000344:	4909      	ldr	r1, [pc, #36]	; (800036c <uart_TX_init+0x90>)
 8000346:	480a      	ldr	r0, [pc, #40]	; (8000370 <uart_TX_init+0x94>)
 8000348:	f000 f814 	bl	8000374 <uart_set_baudrate>

	//transfer direction
	USART2->CR1 = CR1_TE;
 800034c:	4b08      	ldr	r3, [pc, #32]	; (8000370 <uart_TX_init+0x94>)
 800034e:	2208      	movs	r2, #8
 8000350:	60da      	str	r2, [r3, #12]

	//enable usart2 module
	USART2->CR1 |= CR1_UE;
 8000352:	4b07      	ldr	r3, [pc, #28]	; (8000370 <uart_TX_init+0x94>)
 8000354:	68db      	ldr	r3, [r3, #12]
 8000356:	4a06      	ldr	r2, [pc, #24]	; (8000370 <uart_TX_init+0x94>)
 8000358:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800035c:	60d3      	str	r3, [r2, #12]
}
 800035e:	bf00      	nop
 8000360:	bd80      	pop	{r7, pc}
 8000362:	bf00      	nop
 8000364:	40023800 	.word	0x40023800
 8000368:	40020000 	.word	0x40020000
 800036c:	00f42400 	.word	0x00f42400
 8000370:	40004400 	.word	0x40004400

08000374 <uart_set_baudrate>:

static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t baudrate)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b084      	sub	sp, #16
 8000378:	af00      	add	r7, sp, #0
 800037a:	60f8      	str	r0, [r7, #12]
 800037c:	60b9      	str	r1, [r7, #8]
 800037e:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, baudrate);
 8000380:	6879      	ldr	r1, [r7, #4]
 8000382:	68b8      	ldr	r0, [r7, #8]
 8000384:	f000 f808 	bl	8000398 <compute_uart_bd>
 8000388:	4603      	mov	r3, r0
 800038a:	461a      	mov	r2, r3
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	609a      	str	r2, [r3, #8]
}
 8000390:	bf00      	nop
 8000392:	3710      	adds	r7, #16
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}

08000398 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t baudrate)
{
 8000398:	b480      	push	{r7}
 800039a:	b083      	sub	sp, #12
 800039c:	af00      	add	r7, sp, #0
 800039e:	6078      	str	r0, [r7, #4]
 80003a0:	6039      	str	r1, [r7, #0]

	return ((PeriphClk + (baudrate/2U))/baudrate);
 80003a2:	683b      	ldr	r3, [r7, #0]
 80003a4:	085a      	lsrs	r2, r3, #1
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	441a      	add	r2, r3
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80003b0:	b29b      	uxth	r3, r3
}
 80003b2:	4618      	mov	r0, r3
 80003b4:	370c      	adds	r7, #12
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr
	...

080003c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003c0:	480d      	ldr	r0, [pc, #52]	; (80003f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003c2:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80003c4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003c8:	480c      	ldr	r0, [pc, #48]	; (80003fc <LoopForever+0x6>)
  ldr r1, =_edata
 80003ca:	490d      	ldr	r1, [pc, #52]	; (8000400 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003cc:	4a0d      	ldr	r2, [pc, #52]	; (8000404 <LoopForever+0xe>)
  movs r3, #0
 80003ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003d0:	e002      	b.n	80003d8 <LoopCopyDataInit>

080003d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003d6:	3304      	adds	r3, #4

080003d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003dc:	d3f9      	bcc.n	80003d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003de:	4a0a      	ldr	r2, [pc, #40]	; (8000408 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003e0:	4c0a      	ldr	r4, [pc, #40]	; (800040c <LoopForever+0x16>)
  movs r3, #0
 80003e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003e4:	e001      	b.n	80003ea <LoopFillZerobss>

080003e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003e8:	3204      	adds	r2, #4

080003ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003ec:	d3fb      	bcc.n	80003e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003ee:	f000 f811 	bl	8000414 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003f2:	f7ff ff55 	bl	80002a0 <main>

080003f6 <LoopForever>:

LoopForever:
    b LoopForever
 80003f6:	e7fe      	b.n	80003f6 <LoopForever>
  ldr   r0, =_estack
 80003f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000400:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000404:	0800047c 	.word	0x0800047c
  ldr r2, =_sbss
 8000408:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800040c:	2000001c 	.word	0x2000001c

08000410 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000410:	e7fe      	b.n	8000410 <ADC_IRQHandler>
	...

08000414 <__libc_init_array>:
 8000414:	b570      	push	{r4, r5, r6, lr}
 8000416:	4d0d      	ldr	r5, [pc, #52]	; (800044c <__libc_init_array+0x38>)
 8000418:	4c0d      	ldr	r4, [pc, #52]	; (8000450 <__libc_init_array+0x3c>)
 800041a:	1b64      	subs	r4, r4, r5
 800041c:	10a4      	asrs	r4, r4, #2
 800041e:	2600      	movs	r6, #0
 8000420:	42a6      	cmp	r6, r4
 8000422:	d109      	bne.n	8000438 <__libc_init_array+0x24>
 8000424:	4d0b      	ldr	r5, [pc, #44]	; (8000454 <__libc_init_array+0x40>)
 8000426:	4c0c      	ldr	r4, [pc, #48]	; (8000458 <__libc_init_array+0x44>)
 8000428:	f000 f818 	bl	800045c <_init>
 800042c:	1b64      	subs	r4, r4, r5
 800042e:	10a4      	asrs	r4, r4, #2
 8000430:	2600      	movs	r6, #0
 8000432:	42a6      	cmp	r6, r4
 8000434:	d105      	bne.n	8000442 <__libc_init_array+0x2e>
 8000436:	bd70      	pop	{r4, r5, r6, pc}
 8000438:	f855 3b04 	ldr.w	r3, [r5], #4
 800043c:	4798      	blx	r3
 800043e:	3601      	adds	r6, #1
 8000440:	e7ee      	b.n	8000420 <__libc_init_array+0xc>
 8000442:	f855 3b04 	ldr.w	r3, [r5], #4
 8000446:	4798      	blx	r3
 8000448:	3601      	adds	r6, #1
 800044a:	e7f2      	b.n	8000432 <__libc_init_array+0x1e>
 800044c:	08000474 	.word	0x08000474
 8000450:	08000474 	.word	0x08000474
 8000454:	08000474 	.word	0x08000474
 8000458:	08000478 	.word	0x08000478

0800045c <_init>:
 800045c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800045e:	bf00      	nop
 8000460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000462:	bc08      	pop	{r3}
 8000464:	469e      	mov	lr, r3
 8000466:	4770      	bx	lr

08000468 <_fini>:
 8000468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800046a:	bf00      	nop
 800046c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800046e:	bc08      	pop	{r3}
 8000470:	469e      	mov	lr, r3
 8000472:	4770      	bx	lr
