

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Sat Nov  4 22:43:38 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  25306711|  25307476|  0.253 sec|  0.253 sec|  25306711|  25307476|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_load_input_buffer_c3_fu_619              |load_input_buffer_c3              |    57355|    57355|   0.574 ms|   0.574 ms|  57355|  57355|       no|
        |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |      803|      803|   8.030 us|   8.030 us|    803|    803|       no|
        |grp_conv3_Pipeline_COL_fu_686                |conv3_Pipeline_COL                |     2460|     2460|  24.600 us|  24.600 us|   2460|   2460|       no|
        |grp_conv3_Pipeline_RELU_fu_750               |conv3_Pipeline_RELU               |      517|      517|   5.170 us|   5.170 us|    517|    517|       no|
        |grp_conv3_Pipeline_4_fu_758                  |conv3_Pipeline_4                  |      258|      258|   2.580 us|   2.580 us|    258|    258|       no|
        |grp_conv3_Pipeline_RELU3_fu_768              |conv3_Pipeline_RELU3              |      517|      517|   5.170 us|   5.170 us|    517|    517|       no|
        |grp_conv3_Pipeline_CLEARW_fu_776             |conv3_Pipeline_CLEARW             |      257|      257|   2.570 us|   2.570 us|    257|    257|       no|
        |grp_conv3_Pipeline_6_fu_782                  |conv3_Pipeline_6                  |      258|      258|   2.580 us|   2.580 us|    258|    258|       no|
        |grp_conv3_Pipeline_CLEARW4_fu_792            |conv3_Pipeline_CLEARW4            |      257|      257|   2.570 us|   2.570 us|    257|    257|       no|
        |grp_conv3_Pipeline_CLEARW5_fu_798            |conv3_Pipeline_CLEARW5            |      257|      257|   2.570 us|   2.570 us|    257|    257|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |            |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |  Loop Name |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW  |  25306710|  25307475|  297726 ~ 297735|          -|          -|    85|        no|
        | + IN_ROW   |    236448|    236448|             2463|          -|          -|    96|        no|
        | + EXPORTH  |      3134|      3142|             1567|          -|          -|     2|        no|
        +------------+----------+----------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    538|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|    3298|  13728|    -|
|Memory           |      135|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   2046|    -|
|Register         |        -|    -|    1326|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      135|    7|    4624|  16312|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       31|    1|       3|     23|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+-------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+-------+-----+
    |grp_conv3_Pipeline_4_fu_758                  |conv3_Pipeline_4                  |        0|   0|    46|     96|    0|
    |grp_conv3_Pipeline_6_fu_782                  |conv3_Pipeline_6                  |        0|   0|    46|     96|    0|
    |grp_conv3_Pipeline_CLEARW_fu_776             |conv3_Pipeline_CLEARW             |        0|   0|    10|     57|    0|
    |grp_conv3_Pipeline_CLEARW4_fu_792            |conv3_Pipeline_CLEARW4            |        0|   0|    10|     73|    0|
    |grp_conv3_Pipeline_CLEARW5_fu_798            |conv3_Pipeline_CLEARW5            |        0|   0|    10|     74|    0|
    |grp_conv3_Pipeline_COL_fu_686                |conv3_Pipeline_COL                |        0|   0|  2292|   2083|    0|
    |grp_conv3_Pipeline_RELU_fu_750               |conv3_Pipeline_RELU               |        0|   0|   156|    235|    0|
    |grp_conv3_Pipeline_RELU3_fu_768              |conv3_Pipeline_RELU3              |        0|   0|   156|    235|    0|
    |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |        0|   0|    73|    217|    0|
    |grp_load_input_buffer_c3_fu_619              |load_input_buffer_c3              |        0|   2|   499|  10537|    0|
    |mul_11s_10ns_16_1_1_U460                     |mul_11s_10ns_16_1_1               |        0|   1|     0|      5|    0|
    |mul_11s_10ns_16_1_1_U461                     |mul_11s_10ns_16_1_1               |        0|   1|     0|      5|    0|
    |mul_11s_10ns_16_1_1_U462                     |mul_11s_10ns_16_1_1               |        0|   1|     0|      5|    0|
    |mul_11s_10ns_16_1_1_U463                     |mul_11s_10ns_16_1_1               |        0|   1|     0|      5|    0|
    |mul_11s_10ns_16_1_1_U464                     |mul_11s_10ns_16_1_1               |        0|   1|     0|      5|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+-------+-----+
    |Total                                        |                                  |        0|   7|  3298|  13728|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                              Memory                             |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_fm_buffer_U                                                |conv3_input_fm_buffer_RAM_AUTO_1R1W                                               |      108|  0|   0|    0|  58016|   32|     1|      1856512|
    |output_fm_buffer_0_U                                             |conv3_output_fm_buffer_0_RAM_AUTO_1R1W                                            |        2|  0|   0|    0|    765|   32|     1|        24480|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_U  |conv3_p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_RAM_AUTO_hbi  |        1|  0|   0|    0|     32|   32|     1|         1024|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                            |                                                                                  |      135|  0|   0|    0|  59581|  864|    27|      1906592|
    +-----------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln134_fu_1264_p2              |         +|   0|  0|  10|           3|           2|
    |add_ln137_1_fu_1154_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln137_2_fu_1179_p2            |         +|   0|  0|  16|           9|           9|
    |add_ln137_3_fu_1218_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln137_fu_1115_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln30_fu_1270_p2               |         +|   0|  0|  15|           8|           2|
    |add_ln37_1_fu_847_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln37_fu_853_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln54_1_fu_940_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln54_2_fu_983_p2              |         +|   0|  0|  18|          11|          11|
    |add_ln54_3_fu_1010_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln54_4_fu_1037_p2             |         +|   0|  0|  18|          11|          11|
    |add_ln54_5_fu_1065_p2             |         +|   0|  0|  18|          11|          11|
    |empty_332_fu_1000_p2              |         +|   0|  0|  10|           3|           2|
    |empty_333_fu_1027_p2              |         +|   0|  0|  10|           3|           2|
    |indvars_iv_next77_fu_974_p2       |         +|   0|  0|   9|           2|           1|
    |empty_331_fu_964_p2               |         -|   0|  0|  17|          10|          10|
    |sub_ln137_1_fu_1208_p2            |         -|   0|  0|  27|          20|          20|
    |sub_ln137_fu_1144_p2              |         -|   0|  0|  27|          20|          20|
    |sub_ln140_1_fu_1243_p2            |         -|   0|  0|  17|          10|          10|
    |sub_ln140_fu_1104_p2              |         -|   0|  0|  17|          10|          10|
    |sub_ln54_fu_924_p2                |         -|   0|  0|  17|          10|          10|
    |ap_block_state24                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln134_1_fu_1250_p2           |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln134_fu_1086_p2             |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln30_fu_832_p2               |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln37_fu_841_p2               |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln39_fu_859_p2               |      icmp|   0|  0|   9|           2|           2|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |or_ln137_fu_1169_p2               |        or|   0|  0|   2|           2|           1|
    |select_ln37_1_fu_873_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln37_fu_865_p3             |    select|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 538|         341|         317|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                  Name                                  | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                               |  169|         38|    1|         38|
    |bh_reg_607                                                              |    9|          2|    3|          6|
    |grp_fu_1704_ce                                                          |   20|          4|    1|          4|
    |grp_fu_1704_p0                                                          |   20|          4|   32|        128|
    |grp_fu_1704_p1                                                          |   20|          4|   32|        128|
    |grp_fu_1708_ce                                                          |    9|          2|    1|          2|
    |grp_fu_1712_ce                                                          |    9|          2|    1|          2|
    |grp_fu_1716_ce                                                          |    9|          2|    1|          2|
    |grp_fu_1720_ce                                                          |    9|          2|    1|          2|
    |grp_fu_1724_ce                                                          |    9|          2|    1|          2|
    |grp_fu_1728_ce                                                          |    9|          2|    1|          2|
    |grp_fu_1732_ce                                                          |   14|          3|    1|          3|
    |grp_fu_1732_opcode                                                      |   14|          3|    5|         15|
    |grp_fu_1732_p0                                                          |   14|          3|   32|         96|
    |grp_fu_1732_p1                                                          |   14|          3|   32|         96|
    |h_fu_198                                                                |    9|          2|    8|         16|
    |i_reg_585                                                               |    9|          2|    6|         12|
    |indvar_flatten67_reg_574                                                |    9|          2|    7|         14|
    |input_fm_buffer_address0                                                |   14|          3|   16|         48|
    |input_fm_buffer_address1                                                |   14|          3|   16|         48|
    |input_fm_buffer_ce0                                                     |   14|          3|    1|          3|
    |input_fm_buffer_ce1                                                     |   14|          3|    1|          3|
    |input_fm_buffer_we0                                                     |    9|          2|    1|          2|
    |input_fm_buffer_we1                                                     |    9|          2|    1|          2|
    |m_axi_i3_ARVALID                                                        |    9|          2|    1|          2|
    |m_axi_i3_RREADY                                                         |    9|          2|    1|          2|
    |m_axi_o_AWADDR                                                          |   26|          5|   64|        320|
    |m_axi_o_AWBURST                                                         |   14|          3|    2|          6|
    |m_axi_o_AWCACHE                                                         |   14|          3|    4|         12|
    |m_axi_o_AWID                                                            |   14|          3|    1|          3|
    |m_axi_o_AWLEN                                                           |   20|          4|   32|        128|
    |m_axi_o_AWLOCK                                                          |   14|          3|    2|          6|
    |m_axi_o_AWPROT                                                          |   14|          3|    3|          9|
    |m_axi_o_AWQOS                                                           |   14|          3|    4|         12|
    |m_axi_o_AWREGION                                                        |   14|          3|    4|         12|
    |m_axi_o_AWSIZE                                                          |   14|          3|    3|          9|
    |m_axi_o_AWUSER                                                          |   14|          3|    1|          3|
    |m_axi_o_AWVALID                                                         |   20|          4|    1|          4|
    |m_axi_o_BREADY                                                          |   20|          4|    1|          4|
    |m_axi_o_WDATA                                                           |   14|          3|   32|         96|
    |m_axi_o_WID                                                             |   14|          3|    1|          3|
    |m_axi_o_WLAST                                                           |   14|          3|    1|          3|
    |m_axi_o_WSTRB                                                           |   14|          3|    4|         12|
    |m_axi_o_WUSER                                                           |   14|          3|    1|          3|
    |m_axi_o_WVALID                                                          |   14|          3|    1|          3|
    |m_axi_w3_ARADDR                                                         |   14|          3|   64|        192|
    |m_axi_w3_ARBURST                                                        |    9|          2|    2|          4|
    |m_axi_w3_ARCACHE                                                        |    9|          2|    4|          8|
    |m_axi_w3_ARID                                                           |    9|          2|    1|          2|
    |m_axi_w3_ARLEN                                                          |   14|          3|   32|         96|
    |m_axi_w3_ARLOCK                                                         |    9|          2|    2|          4|
    |m_axi_w3_ARPROT                                                         |    9|          2|    3|          6|
    |m_axi_w3_ARQOS                                                          |    9|          2|    4|          8|
    |m_axi_w3_ARREGION                                                       |    9|          2|    4|          8|
    |m_axi_w3_ARSIZE                                                         |    9|          2|    3|          6|
    |m_axi_w3_ARUSER                                                         |    9|          2|    1|          2|
    |m_axi_w3_ARVALID                                                        |   14|          3|    1|          3|
    |m_axi_w3_RREADY                                                         |    9|          2|    1|          2|
    |o_blk_n_AW                                                              |    9|          2|    1|          2|
    |o_blk_n_B                                                               |    9|          2|    1|          2|
    |output_fm_buffer_0_address0                                             |   49|          9|   10|         90|
    |output_fm_buffer_0_ce0                                                  |   49|          9|    1|          9|
    |output_fm_buffer_0_ce1                                                  |    9|          2|    1|          2|
    |output_fm_buffer_0_d0                                                   |   37|          7|   32|        224|
    |output_fm_buffer_0_we0                                                  |   37|          7|    1|          7|
    |output_fm_buffer_0_we1                                                  |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_we0       |    9|          2|    1|          2|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_address0  |   14|          3|    5|         15|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_ce0       |   14|          3|    1|          3|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_we0       |    9|          2|    1|          2|
    |r_reg_596                                                               |    9|          2|    2|          4|
    |w3_blk_n_AR                                                             |    9|          2|    1|          2|
    +------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                   | 2046|        437|  714|       2511|
    +------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln134_reg_1694                                                           |   3|   0|    3|          0|
    |add_ln137_3_reg_1669                                                         |  64|   0|   64|          0|
    |add_ln37_1_reg_1339                                                          |   7|   0|    7|          0|
    |ap_CS_fsm                                                                    |  37|   0|   37|          0|
    |bh_reg_607                                                                   |   3|   0|    3|          0|
    |empty_331_reg_1616                                                           |  10|   0|   10|          0|
    |grp_conv3_Pipeline_4_fu_758_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_conv3_Pipeline_6_fu_782_ap_start_reg                                     |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW4_fu_792_ap_start_reg                               |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW5_fu_798_ap_start_reg                               |   1|   0|    1|          0|
    |grp_conv3_Pipeline_CLEARW_fu_776_ap_start_reg                                |   1|   0|    1|          0|
    |grp_conv3_Pipeline_COL_fu_686_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU3_fu_768_ap_start_reg                                 |   1|   0|    1|          0|
    |grp_conv3_Pipeline_RELU_fu_750_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629_ap_start_reg                     |   1|   0|    1|          0|
    |grp_load_input_buffer_c3_fu_619_ap_start_reg                                 |   1|   0|    1|          0|
    |h_fu_198                                                                     |   8|   0|    8|          0|
    |i_reg_585                                                                    |   6|   0|    6|          0|
    |icmp_ln134_reg_1646                                                          |   1|   0|    1|          0|
    |indvar_flatten67_reg_574                                                     |   7|   0|    7|          0|
    |indvars_iv_next77_reg_1621                                                   |   2|   0|    2|          0|
    |mul_ln41_1_reg_1641                                                          |  16|   0|   16|          0|
    |mul_ln41_reg_1636                                                            |  16|   0|   16|          0|
    |mul_ln54_1_reg_1626                                                          |  16|   0|   16|          0|
    |mul_ln54_2_reg_1631                                                          |  16|   0|   16|          0|
    |mul_ln54_reg_1611                                                            |  16|   0|   16|          0|
    |or_ln137_reg_1662                                                            |   1|   0|    2|          1|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_reg_1486  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_reg_1491  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_reg_1496  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_reg_1501  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_reg_1506  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_reg_1511  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_reg_1516  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_reg_1521  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_reg_1526  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_reg_1531  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_reg_1536  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_reg_1541  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_reg_1546  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_reg_1551  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_reg_1556  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_reg_1561  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_reg_1566  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_reg_1571  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_reg_1576  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_reg_1581  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_reg_1586  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_reg_1591  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_reg_1596  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_reg_1601  |  32|   0|   32|          0|
    |p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_reg_1606  |  32|   0|   32|          0|
    |r_reg_596                                                                    |   2|   0|    2|          0|
    |select_ln37_1_reg_1354                                                       |   6|   0|    6|          0|
    |select_ln37_reg_1344                                                         |   2|   0|    2|          0|
    |sub_ln140_1_reg_1679                                                         |   9|   0|   10|          1|
    |sub_ln140_reg_1650                                                           |  10|   0|   10|          0|
    |trunc_ln147_1_reg_1688                                                       |  62|   0|   62|          0|
    |trunc_ln9_reg_1656                                                           |  62|   0|   62|          0|
    |trunc_ln_reg_1314                                                            |  62|   0|   62|          0|
    |w3_addr_reg_1319                                                             |  64|   0|   64|          0|
    |zext_ln130_reg_1330                                                          |   8|   0|    9|          1|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |1326|   0| 1329|          3|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_497_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_497_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_497_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_497_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_497_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_501_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_501_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_501_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_501_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_501_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_505_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_505_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_505_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_505_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_505_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_509_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_509_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_509_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_509_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_509_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_513_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_513_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_513_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_513_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_517_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_517_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_517_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_517_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_521_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_521_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_521_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_521_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_525_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_525_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_525_p_opcode   |  out|    5|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_525_p_dout0    |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_525_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|m_axi_i3_AWVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_AWID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_AWSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_AWCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_AWQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_AWUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WVALID       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WREADY       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WDATA        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_WSTRB        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_WLAST        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WID          |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_WUSER        |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARVALID      |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREADY      |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARADDR       |  out|   64|       m_axi|                    i3|       pointer|
|m_axi_i3_ARID         |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLEN        |  out|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_ARSIZE       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARBURST      |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARLOCK       |  out|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_ARCACHE      |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARPROT       |  out|    3|       m_axi|                    i3|       pointer|
|m_axi_i3_ARQOS        |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARREGION     |  out|    4|       m_axi|                    i3|       pointer|
|m_axi_i3_ARUSER       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RDATA        |   in|   32|       m_axi|                    i3|       pointer|
|m_axi_i3_RLAST        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RFIFONUM     |   in|   13|       m_axi|                    i3|       pointer|
|m_axi_i3_RUSER        |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_RRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BVALID       |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BREADY       |  out|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BRESP        |   in|    2|       m_axi|                    i3|       pointer|
|m_axi_i3_BID          |   in|    1|       m_axi|                    i3|       pointer|
|m_axi_i3_BUSER        |   in|    1|       m_axi|                    i3|       pointer|
|input_ftmap           |   in|   64|     ap_none|           input_ftmap|        scalar|
|m_axi_w3_AWVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_AWID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_AWSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_AWCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_AWQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_AWUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WVALID       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WREADY       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WDATA        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_WSTRB        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_WLAST        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WID          |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_WUSER        |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARVALID      |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREADY      |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARADDR       |  out|   64|       m_axi|                    w3|       pointer|
|m_axi_w3_ARID         |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLEN        |  out|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_ARSIZE       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARBURST      |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARLOCK       |  out|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_ARCACHE      |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARPROT       |  out|    3|       m_axi|                    w3|       pointer|
|m_axi_w3_ARQOS        |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARREGION     |  out|    4|       m_axi|                    w3|       pointer|
|m_axi_w3_ARUSER       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RDATA        |   in|   32|       m_axi|                    w3|       pointer|
|m_axi_w3_RLAST        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RFIFONUM     |   in|   13|       m_axi|                    w3|       pointer|
|m_axi_w3_RUSER        |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_RRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BVALID       |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BREADY       |  out|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BRESP        |   in|    2|       m_axi|                    w3|       pointer|
|m_axi_w3_BID          |   in|    1|       m_axi|                    w3|       pointer|
|m_axi_w3_BUSER        |   in|    1|       m_axi|                    w3|       pointer|
|conv3_weights         |   in|   64|     ap_none|         conv3_weights|        scalar|
|conv3_biases_0_0_val  |   in|   32|     ap_none|  conv3_biases_0_0_val|        scalar|
|m_axi_o_AWVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_AWID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_AWLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_AWSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_AWCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_AWQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_AWUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WVALID        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WREADY        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_WDATA         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_WSTRB         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_WLAST         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WID           |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_WUSER         |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARVALID       |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARREADY       |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARADDR        |  out|   64|       m_axi|                     o|       pointer|
|m_axi_o_ARID          |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_ARLEN         |  out|   32|       m_axi|                     o|       pointer|
|m_axi_o_ARSIZE        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARBURST       |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARLOCK        |  out|    2|       m_axi|                     o|       pointer|
|m_axi_o_ARCACHE       |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARPROT        |  out|    3|       m_axi|                     o|       pointer|
|m_axi_o_ARQOS         |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARREGION      |  out|    4|       m_axi|                     o|       pointer|
|m_axi_o_ARUSER        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_RDATA         |   in|   32|       m_axi|                     o|       pointer|
|m_axi_o_RLAST         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RFIFONUM      |   in|   13|       m_axi|                     o|       pointer|
|m_axi_o_RUSER         |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_RRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BVALID        |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BREADY        |  out|    1|       m_axi|                     o|       pointer|
|m_axi_o_BRESP         |   in|    2|       m_axi|                     o|       pointer|
|m_axi_o_BID           |   in|    1|       m_axi|                     o|       pointer|
|m_axi_o_BUSER         |   in|    1|       m_axi|                     o|       pointer|
|output_ftmap          |   in|   64|     ap_none|          output_ftmap|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 16 
14 --> 15 
15 --> 13 
16 --> 17 24 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 33 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 16 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 38 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_3, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_4, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_34, i32 0, i32 0, void @empty_36, i32 0, i32 512, void @empty_10, void @empty_31, void @empty_36, i32 16, i32 16, i32 256, i32 256, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 42 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 43 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 44 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 45 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln117 = sext i62 %trunc_ln" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 47 'sext' 'sext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln117" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 48 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %h" [src/conv3.cpp:30]   --->   Operation 49 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_IN" [src/conv3.cpp:30]   --->   Operation 50 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h" [src/conv3.cpp:30]   --->   Operation 51 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:30]   --->   Operation 52 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %TILE_IN.split, void %for.end77" [src/conv3.cpp:30]   --->   Operation 53 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln66 = ret" [src/conv3.cpp:66]   --->   Operation 54 'ret' 'ret_ln66' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 55 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 56 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 57 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 58 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 58 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 59 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 60 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 60 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 61 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 62 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %w3_addr, i32 800" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 4.44>
ST_11 : Operation 63 [2/2] (4.44ns)   --->   "%call_ln33 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %input_fm_buffer" [src/conv3.cpp:33]   --->   Operation 63 'call' 'call_ln33' <Predicate = true> <Delay = 4.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln117 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 64 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i8 %h_2" [src/conv3.cpp:130->src/conv3.cpp:63]   --->   Operation 65 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv3.cpp:30]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv3.cpp:30]   --->   Operation 67 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln33 = call void @load_input_buffer_c3, i32 %i3, i64 %input_ftmap_read, i8 %h_2, i32 %input_fm_buffer" [src/conv3.cpp:33]   --->   Operation 68 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln117 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0" [src/conv3.cpp:117->src/conv3.cpp:34]   --->   Operation 69 'call' 'call_ln117' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln37 = br void %COL" [src/conv3.cpp:37]   --->   Operation 70 'br' 'br_ln37' <Predicate = true> <Delay = 0.42>

State 13 <SV = 12> <Delay = 2.40>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%indvar_flatten67 = phi i7 %add_ln37_1, void %for.inc63, i7 0, void %TILE_IN.split" [src/conv3.cpp:37]   --->   Operation 71 'phi' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i6 %select_ln37_1, void %for.inc63, i6 0, void %TILE_IN.split" [src/conv3.cpp:37]   --->   Operation 72 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%r = phi i2 %indvars_iv_next77, void %for.inc63, i2 0, void %TILE_IN.split" [src/conv3.cpp:37]   --->   Operation 73 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (0.77ns)   --->   "%icmp_ln37 = icmp_eq  i7 %indvar_flatten67, i7 96" [src/conv3.cpp:37]   --->   Operation 74 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 75 [1/1] (0.77ns)   --->   "%add_ln37_1 = add i7 %indvar_flatten67, i7 1" [src/conv3.cpp:37]   --->   Operation 75 'add' 'add_ln37_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc63, void %RELU.0.i.preheader" [src/conv3.cpp:37]   --->   Operation 76 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (0.78ns)   --->   "%add_ln37 = add i6 %i, i6 1" [src/conv3.cpp:37]   --->   Operation 77 'add' 'add_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [1/1] (0.54ns)   --->   "%icmp_ln39 = icmp_eq  i2 %r, i2 3" [src/conv3.cpp:39]   --->   Operation 78 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [1/1] (0.17ns)   --->   "%select_ln37 = select i1 %icmp_ln39, i2 0, i2 %r" [src/conv3.cpp:37]   --->   Operation 79 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 80 [1/1] (0.38ns)   --->   "%select_ln37_1 = select i1 %icmp_ln39, i6 %add_ln37, i6 %i" [src/conv3.cpp:37]   --->   Operation 80 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %select_ln37_1" [src/conv3.cpp:37]   --->   Operation 81 'zext' 'zext_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 82 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 83 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:37]   --->   Operation 83 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 84 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 84 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 85 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:37]   --->   Operation 85 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 86 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 87 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr" [src/conv3.cpp:37]   --->   Operation 87 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 88 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 89 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr" [src/conv3.cpp:37]   --->   Operation 89 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 90 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 91 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr" [src/conv3.cpp:37]   --->   Operation 91 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 92 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:37]   --->   Operation 93 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 94 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 95 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:37]   --->   Operation 95 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 96 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 97 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr" [src/conv3.cpp:37]   --->   Operation 97 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 98 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 99 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr" [src/conv3.cpp:37]   --->   Operation 99 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 100 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr" [src/conv3.cpp:37]   --->   Operation 101 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 102 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 103 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:37]   --->   Operation 103 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 104 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 105 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:37]   --->   Operation 105 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 106 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 107 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr" [src/conv3.cpp:37]   --->   Operation 107 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 108 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 109 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr" [src/conv3.cpp:37]   --->   Operation 109 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 110 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 111 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr" [src/conv3.cpp:37]   --->   Operation 111 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 112 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 113 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr" [src/conv3.cpp:37]   --->   Operation 113 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 114 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 115 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr" [src/conv3.cpp:37]   --->   Operation 115 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 116 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 117 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr" [src/conv3.cpp:37]   --->   Operation 117 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 118 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 119 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr" [src/conv3.cpp:37]   --->   Operation 119 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 120 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 121 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr" [src/conv3.cpp:37]   --->   Operation 121 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 122 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr" [src/conv3.cpp:37]   --->   Operation 123 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 124 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 125 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr" [src/conv3.cpp:37]   --->   Operation 125 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 126 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 127 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr" [src/conv3.cpp:37]   --->   Operation 127 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 128 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 129 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr" [src/conv3.cpp:37]   --->   Operation 129 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr = getelementptr i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0, i64 0, i64 %zext_ln37" [src/conv3.cpp:37]   --->   Operation 130 'getelementptr' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_13 : Operation 131 [2/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr" [src/conv3.cpp:37]   --->   Operation 131 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load' <Predicate = (!icmp_ln37)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_13 : Operation 132 [1/1] (0.42ns)   --->   "%br_ln134 = br void %RELU.0.i" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 132 'br' 'br_ln134' <Predicate = (icmp_ln37)> <Delay = 0.42>

State 14 <SV = 13> <Delay = 5.79>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %select_ln37_1" [src/conv3.cpp:54]   --->   Operation 133 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln37_1, i3 0" [src/conv3.cpp:54]   --->   Operation 134 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln54_38 = zext i9 %tmp_s" [src/conv3.cpp:54]   --->   Operation 135 'zext' 'zext_ln54_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.77ns)   --->   "%sub_ln54 = sub i10 %zext_ln54_38, i10 %zext_ln54" [src/conv3.cpp:54]   --->   Operation 136 'sub' 'sub_ln54' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%sub_ln54_cast = sext i10 %sub_ln54" [src/conv3.cpp:54]   --->   Operation 137 'sext' 'sub_ln54_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr" [src/conv3.cpp:37]   --->   Operation 138 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 139 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr" [src/conv3.cpp:37]   --->   Operation 139 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 140 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr" [src/conv3.cpp:37]   --->   Operation 140 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 141 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr" [src/conv3.cpp:37]   --->   Operation 141 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 142 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr" [src/conv3.cpp:37]   --->   Operation 142 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 143 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr" [src/conv3.cpp:37]   --->   Operation 143 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 144 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr" [src/conv3.cpp:37]   --->   Operation 144 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 145 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr" [src/conv3.cpp:37]   --->   Operation 145 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 146 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr" [src/conv3.cpp:37]   --->   Operation 146 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 147 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr" [src/conv3.cpp:37]   --->   Operation 147 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 148 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr" [src/conv3.cpp:37]   --->   Operation 148 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 149 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr" [src/conv3.cpp:37]   --->   Operation 149 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 150 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr" [src/conv3.cpp:37]   --->   Operation 150 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 151 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr" [src/conv3.cpp:37]   --->   Operation 151 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 152 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr" [src/conv3.cpp:37]   --->   Operation 152 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 153 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr" [src/conv3.cpp:37]   --->   Operation 153 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 154 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr" [src/conv3.cpp:37]   --->   Operation 154 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 155 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr" [src/conv3.cpp:37]   --->   Operation 155 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 156 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr" [src/conv3.cpp:37]   --->   Operation 156 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 157 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr" [src/conv3.cpp:37]   --->   Operation 157 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 158 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr" [src/conv3.cpp:37]   --->   Operation 158 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 159 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr" [src/conv3.cpp:37]   --->   Operation 159 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 160 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr" [src/conv3.cpp:37]   --->   Operation 160 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 161 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr" [src/conv3.cpp:37]   --->   Operation 161 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 162 [1/2] (1.23ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load = load i5 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr" [src/conv3.cpp:37]   --->   Operation 162 'load' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln54_39 = zext i2 %select_ln37" [src/conv3.cpp:54]   --->   Operation 163 'zext' 'zext_ln54_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln54_40 = zext i2 %select_ln37" [src/conv3.cpp:54]   --->   Operation 164 'zext' 'zext_ln54_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.78ns)   --->   "%add_ln54_1 = add i11 %sub_ln54_cast, i11 %zext_ln54_40" [src/conv3.cpp:54]   --->   Operation 165 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%add_ln54_1_cast = sext i11 %add_ln54_1" [src/conv3.cpp:54]   --->   Operation 166 'sext' 'add_ln54_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (2.14ns)   --->   "%mul_ln54 = mul i16 %add_ln54_1_cast, i16 259" [src/conv3.cpp:54]   --->   Operation 167 'mul' 'mul_ln54' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %select_ln37, i8 0" [src/conv3.cpp:37]   --->   Operation 168 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.78ns)   --->   "%empty_331 = sub i10 %tmp_24, i10 %zext_ln54_39" [src/conv3.cpp:37]   --->   Operation 169 'sub' 'empty_331' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i2 %select_ln37" [src/conv3.cpp:39]   --->   Operation 170 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.54ns)   --->   "%indvars_iv_next77 = add i2 %select_ln37, i2 1" [src/conv3.cpp:37]   --->   Operation 171 'add' 'indvars_iv_next77' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln54_41 = zext i2 %indvars_iv_next77" [src/conv3.cpp:54]   --->   Operation 172 'zext' 'zext_ln54_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.78ns)   --->   "%add_ln54_2 = add i11 %sub_ln54_cast, i11 %zext_ln54_41" [src/conv3.cpp:54]   --->   Operation 173 'add' 'add_ln54_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%add_ln54_2_cast = sext i11 %add_ln54_2" [src/conv3.cpp:54]   --->   Operation 174 'sext' 'add_ln54_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (2.14ns)   --->   "%mul_ln54_1 = mul i16 %add_ln54_2_cast, i16 259" [src/conv3.cpp:54]   --->   Operation 175 'mul' 'mul_ln54_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.67ns)   --->   "%empty_332 = add i3 %zext_ln39, i3 2" [src/conv3.cpp:39]   --->   Operation 176 'add' 'empty_332' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln54_42 = zext i3 %empty_332" [src/conv3.cpp:54]   --->   Operation 177 'zext' 'zext_ln54_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.78ns)   --->   "%add_ln54_3 = add i11 %sub_ln54_cast, i11 %zext_ln54_42" [src/conv3.cpp:54]   --->   Operation 178 'add' 'add_ln54_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%add_ln54_3_cast = sext i11 %add_ln54_3" [src/conv3.cpp:54]   --->   Operation 179 'sext' 'add_ln54_3_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (2.14ns)   --->   "%mul_ln54_2 = mul i16 %add_ln54_3_cast, i16 259" [src/conv3.cpp:54]   --->   Operation 180 'mul' 'mul_ln54_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.67ns)   --->   "%empty_333 = add i3 %zext_ln39, i3 3" [src/conv3.cpp:39]   --->   Operation 181 'add' 'empty_333' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln54_43 = zext i3 %empty_333" [src/conv3.cpp:54]   --->   Operation 182 'zext' 'zext_ln54_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.78ns)   --->   "%add_ln54_4 = add i11 %sub_ln54_cast, i11 %zext_ln54_43" [src/conv3.cpp:54]   --->   Operation 183 'add' 'add_ln54_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i11 %add_ln54_4" [src/conv3.cpp:41]   --->   Operation 184 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [1/1] (2.14ns)   --->   "%mul_ln41 = mul i16 %sext_ln41, i16 259" [src/conv3.cpp:41]   --->   Operation 185 'mul' 'mul_ln41' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln41_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 1, i2 %select_ln37" [src/conv3.cpp:54]   --->   Operation 186 'bitconcatenate' 'zext_ln41_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln54_44 = zext i3 %zext_ln41_cast" [src/conv3.cpp:54]   --->   Operation 187 'zext' 'zext_ln54_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln54_5 = add i11 %sub_ln54_cast, i11 %zext_ln54_44" [src/conv3.cpp:54]   --->   Operation 188 'add' 'add_ln54_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i11 %add_ln54_5" [src/conv3.cpp:41]   --->   Operation 189 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (2.14ns)   --->   "%mul_ln41_1 = mul i16 %sext_ln41_1, i16 259" [src/conv3.cpp:41]   --->   Operation 190 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 191 [2/2] (2.09ns)   --->   "%call_ln54 = call void @conv3_Pipeline_COL, i16 %mul_ln54, i16 %mul_ln54_1, i16 %mul_ln54_2, i16 %mul_ln41, i16 %mul_ln41_1, i10 %empty_331, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/conv3.cpp:54]   --->   Operation 191 'call' 'call_ln54' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_str"   --->   Operation 192 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96"   --->   Operation 193 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv3.cpp:39]   --->   Operation 194 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln54 = call void @conv3_Pipeline_COL, i16 %mul_ln54, i16 %mul_ln54_1, i16 %mul_ln54_2, i16 %mul_ln41, i16 %mul_ln41_1, i10 %empty_331, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load, i32 %input_fm_buffer, i32 %output_fm_buffer_0" [src/conv3.cpp:54]   --->   Operation 195 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln39 = br void %COL" [src/conv3.cpp:39]   --->   Operation 196 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 2.81>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln134, void %for.body8.1.i.preheader, i3 0, void %RELU.0.i.preheader" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 197 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i3 %bh" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 198 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.67ns)   --->   "%icmp_ln134 = icmp_ult  i3 %bh, i3 3" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 199 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 200 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i3 %bh" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 201 'zext' 'zext_ln140' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln134, i8 0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 202 'bitconcatenate' 'tmp_25' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.78ns)   --->   "%sub_ln140 = sub i10 %tmp_25, i10 %zext_ln140" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 203 'sub' 'sub_ln140' <Predicate = (icmp_ln134)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %bh" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 204 'zext' 'zext_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 205 [2/2] (2.02ns)   --->   "%call_ln140 = call void @conv3_Pipeline_RELU, i10 %sub_ln140, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 205 'call' 'call_ln140' <Predicate = (icmp_ln134)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 206 [1/1] (0.76ns)   --->   "%add_ln137 = add i9 %zext_ln134, i9 %zext_ln130" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 206 'add' 'add_ln137' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137, i10 0" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 207 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i19 %shl_ln" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 208 'zext' 'zext_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln137_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137, i2 0" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 209 'bitconcatenate' 'shl_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i11 %shl_ln137_1" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 210 'zext' 'zext_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.88ns)   --->   "%sub_ln137 = sub i20 %zext_ln137, i20 %zext_ln137_1" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 211 'sub' 'sub_ln137' <Predicate = (icmp_ln134)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln137 = sext i20 %sub_ln137" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 212 'sext' 'sext_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (1.08ns)   --->   "%add_ln137_1 = add i64 %sext_ln137, i64 %output_ftmap_read" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 213 'add' 'add_ln137_1' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_1, i32 2, i32 63" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 214 'partselect' 'trunc_ln9' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln137 = or i2 %trunc_ln134, i2 1" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 215 'or' 'or_ln137' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i2 %or_ln137" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 216 'zext' 'zext_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.76ns)   --->   "%add_ln137_2 = add i9 %zext_ln137_2, i9 %zext_ln130" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 217 'add' 'add_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln137_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln137_2, i10 0" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 218 'bitconcatenate' 'shl_ln137_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln137_3 = zext i19 %shl_ln137_2" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 219 'zext' 'zext_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln137_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln137_2, i2 0" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 220 'bitconcatenate' 'shl_ln137_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln137_4 = zext i11 %shl_ln137_3" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 221 'zext' 'zext_ln137_4' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.88ns)   --->   "%sub_ln137_1 = sub i20 %zext_ln137_3, i20 %zext_ln137_4" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 222 'sub' 'sub_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln137_1 = sext i20 %sub_ln137_1" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 223 'sext' 'sext_ln137_1' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (1.08ns)   --->   "%add_ln137_3 = add i64 %sext_ln137_1, i64 %output_ftmap_read" [src/conv3.cpp:137->src/conv3.cpp:63]   --->   Operation 224 'add' 'add_ln137_3' <Predicate = (icmp_ln134)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln140 = call void @conv3_Pipeline_RELU, i10 %sub_ln140, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 225 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i62 %trunc_ln9" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 226 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln147" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 227 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (7.30ns)   --->   "%empty_334 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr, i32 255" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 228 'writereq' 'empty_334' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.02>
ST_18 : Operation 229 [2/2] (2.02ns)   --->   "%call_ln147 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln9, i10 %sub_ln140, i32 %output_fm_buffer_0" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 229 'call' 'call_ln147' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 0.00>
ST_19 : Operation 230 [1/2] (0.00ns)   --->   "%call_ln147 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln9, i10 %sub_ln140, i32 %output_fm_buffer_0" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 230 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 17> <Delay = 7.30>
ST_20 : Operation 231 [5/5] (7.30ns)   --->   "%empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 231 'writeresp' 'empty_335' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 232 [4/5] (7.30ns)   --->   "%empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 232 'writeresp' 'empty_335' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 233 [3/5] (7.30ns)   --->   "%empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 233 'writeresp' 'empty_335' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 234 [2/5] (7.30ns)   --->   "%empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 234 'writeresp' 'empty_335' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 235 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 236 'specloopname' 'specloopname_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_24 : Operation 237 [1/5] (7.30ns)   --->   "%empty_335 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 237 'writeresp' 'empty_335' <Predicate = (icmp_ln134)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i2 %or_ln137" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 238 'zext' 'zext_ln140_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_24 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %or_ln137, i8 0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 239 'bitconcatenate' 'tmp_26' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_24 : Operation 240 [1/1] (0.78ns)   --->   "%sub_ln140_1 = sub i10 %tmp_26, i10 %zext_ln140_3" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 240 'sub' 'sub_ln140_1' <Predicate = (icmp_ln134)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (0.54ns)   --->   "%icmp_ln134_1 = icmp_eq  i2 %or_ln137, i2 3" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 241 'icmp' 'icmp_ln134_1' <Predicate = (icmp_ln134)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134_1, void %for.body8.1.i.preheader, void %for.end50.i" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 242 'br' 'br_ln134' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_24 : Operation 243 [2/2] (2.02ns)   --->   "%call_ln140 = call void @conv3_Pipeline_RELU3, i10 %sub_ln140_1, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 243 'call' 'call_ln140' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln137_3, i32 2, i32 63" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 244 'partselect' 'trunc_ln147_1' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 0.00>
ST_24 : Operation 245 [1/1] (0.67ns)   --->   "%add_ln134 = add i3 %bh, i3 2" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 245 'add' 'add_ln134' <Predicate = (icmp_ln134 & !icmp_ln134_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW, i32 %output_fm_buffer_0"   --->   Operation 246 'call' 'call_ln0' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 247 [1/1] (0.76ns)   --->   "%add_ln30 = add i8 %h_2, i8 3" [src/conv3.cpp:30]   --->   Operation 247 'add' 'add_ln30' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 248 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 %add_ln30, i8 %h" [src/conv3.cpp:30]   --->   Operation 248 'store' 'store_ln30' <Predicate = (icmp_ln134_1) | (!icmp_ln134)> <Delay = 0.42>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln140 = call void @conv3_Pipeline_RELU3, i10 %sub_ln140_1, i32 %conv3_biases_0_0_val_read, i32 %output_fm_buffer_0" [src/conv3.cpp:140->src/conv3.cpp:63]   --->   Operation 249 'call' 'call_ln140' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i62 %trunc_ln147_1" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 250 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln147_1" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 251 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 252 [1/1] (7.30ns)   --->   "%empty_336 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %o_addr_1, i32 255" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 252 'writereq' 'empty_336' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 2.02>
ST_26 : Operation 253 [2/2] (2.02ns)   --->   "%call_ln147 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln147_1, i10 %sub_ln140_1, i32 %output_fm_buffer_0" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 253 'call' 'call_ln147' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 24> <Delay = 0.00>
ST_27 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln147 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln147_1, i10 %sub_ln140_1, i32 %output_fm_buffer_0" [src/conv3.cpp:147->src/conv3.cpp:63]   --->   Operation 254 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 255 [5/5] (7.30ns)   --->   "%empty_337 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 255 'writeresp' 'empty_337' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 256 [4/5] (7.30ns)   --->   "%empty_337 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 256 'writeresp' 'empty_337' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 257 [3/5] (7.30ns)   --->   "%empty_337 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 257 'writeresp' 'empty_337' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 28> <Delay = 7.30>
ST_31 : Operation 258 [2/5] (7.30ns)   --->   "%empty_337 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 258 'writeresp' 'empty_337' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 259 [1/5] (7.30ns)   --->   "%empty_337 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %o_addr_1" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 259 'writeresp' 'empty_337' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln134 = br void %RELU.0.i" [src/conv3.cpp:134->src/conv3.cpp:63]   --->   Operation 260 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 33 <SV = 22> <Delay = 0.00>
ST_33 : Operation 261 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW, i32 %output_fm_buffer_0"   --->   Operation 261 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 23> <Delay = 0.00>
ST_34 : Operation 262 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW4, i32 %output_fm_buffer_0"   --->   Operation 262 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 24> <Delay = 0.00>
ST_35 : Operation 263 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW4, i32 %output_fm_buffer_0"   --->   Operation 263 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 25> <Delay = 0.00>
ST_36 : Operation 264 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW5, i32 %output_fm_buffer_0"   --->   Operation 264 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 26> <Delay = 0.00>
ST_37 : Operation 265 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_CLEARW5, i32 %output_fm_buffer_0"   --->   Operation 265 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_IN" [src/conv3.cpp:30]   --->   Operation 266 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                                                                  (alloca           ) [ 01111111111111111111111111111111111111]
specinterface_ln0                                                  (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0                                                  (specinterface    ) [ 00000000000000000000000000000000000000]
specinterface_ln0                                                  (specinterface    ) [ 00000000000000000000000000000000000000]
output_ftmap_read                                                  (read             ) [ 00111111111111111111111111111111111111]
conv3_biases_0_0_val_read                                          (read             ) [ 00111111111111111111111111111111111111]
conv3_weights_read                                                 (read             ) [ 00000000000000000000000000000000000000]
input_ftmap_read                                                   (read             ) [ 00111111111111111111111111111111111111]
trunc_ln                                                           (partselect       ) [ 00111111111111111111111111111111111111]
sext_ln117                                                         (sext             ) [ 00000000000000000000000000000000000000]
w3_addr                                                            (getelementptr    ) [ 00111111111111111111111111111111111111]
store_ln30                                                         (store            ) [ 00000000000000000000000000000000000000]
br_ln30                                                            (br               ) [ 00000000000000000000000000000000000000]
h_2                                                                (load             ) [ 00011111111111111111111111111111100000]
icmp_ln30                                                          (icmp             ) [ 00111111111111111111111111111111111111]
br_ln30                                                            (br               ) [ 00000000000000000000000000000000000000]
ret_ln66                                                           (ret              ) [ 00000000000000000000000000000000000000]
empty                                                              (readreq          ) [ 00000000000000000000000000000000000000]
zext_ln130                                                         (zext             ) [ 00000000000001111111111111111111100000]
speclooptripcount_ln30                                             (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln30                                                  (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln33                                                          (call             ) [ 00000000000000000000000000000000000000]
call_ln117                                                         (call             ) [ 00000000000000000000000000000000000000]
br_ln37                                                            (br               ) [ 00111111111111111111111111111111111111]
indvar_flatten67                                                   (phi              ) [ 00000000000001000000000000000000000000]
i                                                                  (phi              ) [ 00000000000001000000000000000000000000]
r                                                                  (phi              ) [ 00000000000001000000000000000000000000]
icmp_ln37                                                          (icmp             ) [ 00111111111111111111111111111111111111]
add_ln37_1                                                         (add              ) [ 00111111111111111111111111111111111111]
br_ln37                                                            (br               ) [ 00000000000000000000000000000000000000]
add_ln37                                                           (add              ) [ 00000000000000000000000000000000000000]
icmp_ln39                                                          (icmp             ) [ 00000000000000000000000000000000000000]
select_ln37                                                        (select           ) [ 00000000000000100000000000000000000000]
select_ln37_1                                                      (select           ) [ 00111111111111111111111111111111111111]
zext_ln37                                                          (zext             ) [ 00000000000000000000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr (getelementptr    ) [ 00000000000000100000000000000000000000]
br_ln134                                                           (br               ) [ 00111111111111111111111111111111111111]
zext_ln54                                                          (zext             ) [ 00000000000000000000000000000000000000]
tmp_s                                                              (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln54_38                                                       (zext             ) [ 00000000000000000000000000000000000000]
sub_ln54                                                           (sub              ) [ 00000000000000000000000000000000000000]
sub_ln54_cast                                                      (sext             ) [ 00000000000000000000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load (load             ) [ 00000000000000010000000000000000000000]
p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load (load             ) [ 00000000000000010000000000000000000000]
zext_ln54_39                                                       (zext             ) [ 00000000000000000000000000000000000000]
zext_ln54_40                                                       (zext             ) [ 00000000000000000000000000000000000000]
add_ln54_1                                                         (add              ) [ 00000000000000000000000000000000000000]
add_ln54_1_cast                                                    (sext             ) [ 00000000000000000000000000000000000000]
mul_ln54                                                           (mul              ) [ 00000000000000010000000000000000000000]
tmp_24                                                             (bitconcatenate   ) [ 00000000000000000000000000000000000000]
empty_331                                                          (sub              ) [ 00000000000000010000000000000000000000]
zext_ln39                                                          (zext             ) [ 00000000000000000000000000000000000000]
indvars_iv_next77                                                  (add              ) [ 00111111111111011111111111111111111111]
zext_ln54_41                                                       (zext             ) [ 00000000000000000000000000000000000000]
add_ln54_2                                                         (add              ) [ 00000000000000000000000000000000000000]
add_ln54_2_cast                                                    (sext             ) [ 00000000000000000000000000000000000000]
mul_ln54_1                                                         (mul              ) [ 00000000000000010000000000000000000000]
empty_332                                                          (add              ) [ 00000000000000000000000000000000000000]
zext_ln54_42                                                       (zext             ) [ 00000000000000000000000000000000000000]
add_ln54_3                                                         (add              ) [ 00000000000000000000000000000000000000]
add_ln54_3_cast                                                    (sext             ) [ 00000000000000000000000000000000000000]
mul_ln54_2                                                         (mul              ) [ 00000000000000010000000000000000000000]
empty_333                                                          (add              ) [ 00000000000000000000000000000000000000]
zext_ln54_43                                                       (zext             ) [ 00000000000000000000000000000000000000]
add_ln54_4                                                         (add              ) [ 00000000000000000000000000000000000000]
sext_ln41                                                          (sext             ) [ 00000000000000000000000000000000000000]
mul_ln41                                                           (mul              ) [ 00000000000000010000000000000000000000]
zext_ln41_cast                                                     (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln54_44                                                       (zext             ) [ 00000000000000000000000000000000000000]
add_ln54_5                                                         (add              ) [ 00000000000000000000000000000000000000]
sext_ln41_1                                                        (sext             ) [ 00000000000000000000000000000000000000]
mul_ln41_1                                                         (mul              ) [ 00000000000000010000000000000000000000]
specloopname_ln0                                                   (specloopname     ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln0                                              (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln39                                                  (specloopname     ) [ 00000000000000000000000000000000000000]
call_ln54                                                          (call             ) [ 00000000000000000000000000000000000000]
br_ln39                                                            (br               ) [ 00111111111111111111111111111111111111]
bh                                                                 (phi              ) [ 00000000000000001111111110000000000000]
trunc_ln134                                                        (trunc            ) [ 00000000000000000000000000000000000000]
icmp_ln134                                                         (icmp             ) [ 00111111111111111111111111111111111111]
br_ln134                                                           (br               ) [ 00000000000000000000000000000000000000]
zext_ln140                                                         (zext             ) [ 00000000000000000000000000000000000000]
tmp_25                                                             (bitconcatenate   ) [ 00000000000000000000000000000000000000]
sub_ln140                                                          (sub              ) [ 00000000000000000111000000000000000000]
zext_ln134                                                         (zext             ) [ 00000000000000000000000000000000000000]
add_ln137                                                          (add              ) [ 00000000000000000000000000000000000000]
shl_ln                                                             (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln137                                                         (zext             ) [ 00000000000000000000000000000000000000]
shl_ln137_1                                                        (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln137_1                                                       (zext             ) [ 00000000000000000000000000000000000000]
sub_ln137                                                          (sub              ) [ 00000000000000000000000000000000000000]
sext_ln137                                                         (sext             ) [ 00000000000000000000000000000000000000]
add_ln137_1                                                        (add              ) [ 00000000000000000000000000000000000000]
trunc_ln9                                                          (partselect       ) [ 00000000000000000111000000000000000000]
or_ln137                                                           (or               ) [ 00000000000000000111111110000000000000]
zext_ln137_2                                                       (zext             ) [ 00000000000000000000000000000000000000]
add_ln137_2                                                        (add              ) [ 00000000000000000000000000000000000000]
shl_ln137_2                                                        (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln137_3                                                       (zext             ) [ 00000000000000000000000000000000000000]
shl_ln137_3                                                        (bitconcatenate   ) [ 00000000000000000000000000000000000000]
zext_ln137_4                                                       (zext             ) [ 00000000000000000000000000000000000000]
sub_ln137_1                                                        (sub              ) [ 00000000000000000000000000000000000000]
sext_ln137_1                                                       (sext             ) [ 00000000000000000000000000000000000000]
add_ln137_3                                                        (add              ) [ 00000000000000000111111110000000000000]
call_ln140                                                         (call             ) [ 00000000000000000000000000000000000000]
sext_ln147                                                         (sext             ) [ 00000000000000000000000000000000000000]
o_addr                                                             (getelementptr    ) [ 00111111111111111011111111111111111111]
empty_334                                                          (writereq         ) [ 00000000000000000000000000000000000000]
call_ln147                                                         (call             ) [ 00000000000000000000000000000000000000]
speclooptripcount_ln134                                            (speclooptripcount) [ 00000000000000000000000000000000000000]
specloopname_ln134                                                 (specloopname     ) [ 00000000000000000000000000000000000000]
empty_335                                                          (writeresp        ) [ 00000000000000000000000000000000000000]
zext_ln140_3                                                       (zext             ) [ 00000000000000000000000000000000000000]
tmp_26                                                             (bitconcatenate   ) [ 00000000000000000000000000000000000000]
sub_ln140_1                                                        (sub              ) [ 00000000000000000000000001110000000000]
icmp_ln134_1                                                       (icmp             ) [ 00111111111111111111111111111111111111]
br_ln134                                                           (br               ) [ 00000000000000000000000000000000000000]
trunc_ln147_1                                                      (partselect       ) [ 00000000000000000000000001110000000000]
add_ln134                                                          (add              ) [ 00111111111111111000000001111111111111]
add_ln30                                                           (add              ) [ 00000000000000000000000000000000000000]
store_ln30                                                         (store            ) [ 00000000000000000000000000000000000000]
call_ln140                                                         (call             ) [ 00000000000000000000000000000000000000]
sext_ln147_1                                                       (sext             ) [ 00000000000000000000000000000000000000]
o_addr_1                                                           (getelementptr    ) [ 00000000000000000000000000111111100000]
empty_336                                                          (writereq         ) [ 00000000000000000000000000000000000000]
call_ln147                                                         (call             ) [ 00000000000000000000000000000000000000]
empty_337                                                          (writeresp        ) [ 00000000000000000000000000000000000000]
br_ln134                                                           (br               ) [ 00111111111111111111111111111111111111]
call_ln0                                                           (call             ) [ 00000000000000000000000000000000000000]
call_ln0                                                           (call             ) [ 00000000000000000000000000000000000000]
call_ln0                                                           (call             ) [ 00000000000000000000000000000000000000]
br_ln30                                                            (br               ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input_buffer_c3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_WEIGHTI_WEIGHTK_L"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_COL"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_ROW_str"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU3"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW4"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW5"/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="h_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="output_ftmap_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="conv3_biases_0_0_val_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv3_weights_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_ftmap_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_readreq_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_writeresp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_334/17 empty_335/20 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_writeresp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="9" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_336/25 empty_337/28 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load/13 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr/13 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load/13 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="0"/>
<pin id="279" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load/13 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr/13 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load/13 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr/13 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load/13 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr/13 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load/13 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr/13 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_access_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load/13 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr/13 "/>
</bind>
</comp>

<comp id="347" class="1004" name="grp_access_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load/13 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="6" slack="0"/>
<pin id="357" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr/13 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load/13 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr/13 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_access_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load/13 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr/13 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load/13 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="6" slack="0"/>
<pin id="396" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr/13 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_access_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="403" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load/13 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr/13 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load/13 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr/13 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load/13 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr/13 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load/13 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr/13 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_access_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr/13 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load/13 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr/13 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_access_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="5" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load/13 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr/13 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_access_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load/13 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr/13 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_access_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load/13 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load/13 "/>
</bind>
</comp>

<comp id="522" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr_gep_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr/13 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load/13 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="6" slack="0"/>
<pin id="539" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr/13 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load/13 "/>
</bind>
</comp>

<comp id="548" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="0"/>
<pin id="552" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr/13 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_access_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="559" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load/13 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr_gep_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="6" slack="0"/>
<pin id="565" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr/13 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_access_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load/13 "/>
</bind>
</comp>

<comp id="574" class="1005" name="indvar_flatten67_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="1"/>
<pin id="576" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten67 (phireg) "/>
</bind>
</comp>

<comp id="578" class="1004" name="indvar_flatten67_phi_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="1" slack="1"/>
<pin id="582" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten67/13 "/>
</bind>
</comp>

<comp id="585" class="1005" name="i_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="1"/>
<pin id="587" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="589" class="1004" name="i_phi_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="0"/>
<pin id="591" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="592" dir="0" index="2" bw="1" slack="1"/>
<pin id="593" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/13 "/>
</bind>
</comp>

<comp id="596" class="1005" name="r_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="1"/>
<pin id="598" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="600" class="1004" name="r_phi_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="1"/>
<pin id="602" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="603" dir="0" index="2" bw="1" slack="1"/>
<pin id="604" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/13 "/>
</bind>
</comp>

<comp id="607" class="1005" name="bh_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="3" slack="1"/>
<pin id="609" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="611" class="1004" name="bh_phi_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="1"/>
<pin id="613" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="614" dir="0" index="2" bw="1" slack="1"/>
<pin id="615" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="616" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/16 "/>
</bind>
</comp>

<comp id="619" class="1004" name="grp_load_input_buffer_c3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="0" slack="0"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="64" slack="10"/>
<pin id="623" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="624" dir="0" index="4" bw="32" slack="0"/>
<pin id="625" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln33/11 "/>
</bind>
</comp>

<comp id="629" class="1004" name="grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="0" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="0" index="2" bw="62" slack="10"/>
<pin id="633" dir="0" index="3" bw="32" slack="0"/>
<pin id="634" dir="0" index="4" bw="32" slack="0"/>
<pin id="635" dir="0" index="5" bw="32" slack="0"/>
<pin id="636" dir="0" index="6" bw="32" slack="0"/>
<pin id="637" dir="0" index="7" bw="32" slack="0"/>
<pin id="638" dir="0" index="8" bw="32" slack="0"/>
<pin id="639" dir="0" index="9" bw="32" slack="0"/>
<pin id="640" dir="0" index="10" bw="32" slack="0"/>
<pin id="641" dir="0" index="11" bw="32" slack="0"/>
<pin id="642" dir="0" index="12" bw="32" slack="0"/>
<pin id="643" dir="0" index="13" bw="32" slack="0"/>
<pin id="644" dir="0" index="14" bw="32" slack="0"/>
<pin id="645" dir="0" index="15" bw="32" slack="0"/>
<pin id="646" dir="0" index="16" bw="32" slack="0"/>
<pin id="647" dir="0" index="17" bw="32" slack="0"/>
<pin id="648" dir="0" index="18" bw="32" slack="0"/>
<pin id="649" dir="0" index="19" bw="32" slack="0"/>
<pin id="650" dir="0" index="20" bw="32" slack="0"/>
<pin id="651" dir="0" index="21" bw="32" slack="0"/>
<pin id="652" dir="0" index="22" bw="32" slack="0"/>
<pin id="653" dir="0" index="23" bw="32" slack="0"/>
<pin id="654" dir="0" index="24" bw="32" slack="0"/>
<pin id="655" dir="0" index="25" bw="32" slack="0"/>
<pin id="656" dir="0" index="26" bw="32" slack="0"/>
<pin id="657" dir="0" index="27" bw="32" slack="0"/>
<pin id="658" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln117/11 "/>
</bind>
</comp>

<comp id="686" class="1004" name="grp_conv3_Pipeline_COL_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="0" slack="0"/>
<pin id="688" dir="0" index="1" bw="16" slack="0"/>
<pin id="689" dir="0" index="2" bw="16" slack="0"/>
<pin id="690" dir="0" index="3" bw="16" slack="0"/>
<pin id="691" dir="0" index="4" bw="16" slack="0"/>
<pin id="692" dir="0" index="5" bw="16" slack="0"/>
<pin id="693" dir="0" index="6" bw="10" slack="0"/>
<pin id="694" dir="0" index="7" bw="32" slack="0"/>
<pin id="695" dir="0" index="8" bw="32" slack="0"/>
<pin id="696" dir="0" index="9" bw="32" slack="0"/>
<pin id="697" dir="0" index="10" bw="32" slack="0"/>
<pin id="698" dir="0" index="11" bw="32" slack="0"/>
<pin id="699" dir="0" index="12" bw="32" slack="0"/>
<pin id="700" dir="0" index="13" bw="32" slack="0"/>
<pin id="701" dir="0" index="14" bw="32" slack="0"/>
<pin id="702" dir="0" index="15" bw="32" slack="0"/>
<pin id="703" dir="0" index="16" bw="32" slack="0"/>
<pin id="704" dir="0" index="17" bw="32" slack="0"/>
<pin id="705" dir="0" index="18" bw="32" slack="0"/>
<pin id="706" dir="0" index="19" bw="32" slack="0"/>
<pin id="707" dir="0" index="20" bw="32" slack="0"/>
<pin id="708" dir="0" index="21" bw="32" slack="0"/>
<pin id="709" dir="0" index="22" bw="32" slack="0"/>
<pin id="710" dir="0" index="23" bw="32" slack="0"/>
<pin id="711" dir="0" index="24" bw="32" slack="0"/>
<pin id="712" dir="0" index="25" bw="32" slack="0"/>
<pin id="713" dir="0" index="26" bw="32" slack="0"/>
<pin id="714" dir="0" index="27" bw="32" slack="0"/>
<pin id="715" dir="0" index="28" bw="32" slack="0"/>
<pin id="716" dir="0" index="29" bw="32" slack="0"/>
<pin id="717" dir="0" index="30" bw="32" slack="0"/>
<pin id="718" dir="0" index="31" bw="32" slack="0"/>
<pin id="719" dir="0" index="32" bw="32" slack="0"/>
<pin id="720" dir="0" index="33" bw="32" slack="0"/>
<pin id="721" dir="1" index="34" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/14 "/>
</bind>
</comp>

<comp id="750" class="1004" name="grp_conv3_Pipeline_RELU_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="0" slack="0"/>
<pin id="752" dir="0" index="1" bw="10" slack="0"/>
<pin id="753" dir="0" index="2" bw="32" slack="13"/>
<pin id="754" dir="0" index="3" bw="32" slack="0"/>
<pin id="755" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/16 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_conv3_Pipeline_4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="0" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="62" slack="2"/>
<pin id="762" dir="0" index="3" bw="10" slack="2"/>
<pin id="763" dir="0" index="4" bw="32" slack="0"/>
<pin id="764" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/18 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_conv3_Pipeline_RELU3_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="0" slack="0"/>
<pin id="770" dir="0" index="1" bw="10" slack="0"/>
<pin id="771" dir="0" index="2" bw="32" slack="21"/>
<pin id="772" dir="0" index="3" bw="32" slack="0"/>
<pin id="773" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln140/24 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_conv3_Pipeline_CLEARW_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="0" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/24 "/>
</bind>
</comp>

<comp id="782" class="1004" name="grp_conv3_Pipeline_6_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="0" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="0" index="2" bw="62" slack="2"/>
<pin id="786" dir="0" index="3" bw="10" slack="2"/>
<pin id="787" dir="0" index="4" bw="32" slack="0"/>
<pin id="788" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/26 "/>
</bind>
</comp>

<comp id="792" class="1004" name="grp_conv3_Pipeline_CLEARW4_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="0" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/34 "/>
</bind>
</comp>

<comp id="798" class="1004" name="grp_conv3_Pipeline_CLEARW5_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="0" slack="0"/>
<pin id="800" dir="0" index="1" bw="32" slack="0"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/36 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="62" slack="0"/>
<pin id="806" dir="0" index="1" bw="64" slack="0"/>
<pin id="807" dir="0" index="2" bw="3" slack="0"/>
<pin id="808" dir="0" index="3" bw="7" slack="0"/>
<pin id="809" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="sext_ln117_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="62" slack="0"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln117/1 "/>
</bind>
</comp>

<comp id="818" class="1004" name="w3_addr_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="0"/>
<pin id="820" dir="0" index="1" bw="64" slack="0"/>
<pin id="821" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/1 "/>
</bind>
</comp>

<comp id="824" class="1004" name="store_ln30_store_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="8" slack="0"/>
<pin id="827" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="h_2_load_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="1"/>
<pin id="831" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/2 "/>
</bind>
</comp>

<comp id="832" class="1004" name="icmp_ln30_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="8" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln130_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="840" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/12 "/>
</bind>
</comp>

<comp id="841" class="1004" name="icmp_ln37_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="7" slack="0"/>
<pin id="843" dir="0" index="1" bw="7" slack="0"/>
<pin id="844" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/13 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln37_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="7" slack="0"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/13 "/>
</bind>
</comp>

<comp id="853" class="1004" name="add_ln37_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="6" slack="0"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/13 "/>
</bind>
</comp>

<comp id="859" class="1004" name="icmp_ln39_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="2" slack="0"/>
<pin id="861" dir="0" index="1" bw="2" slack="0"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/13 "/>
</bind>
</comp>

<comp id="865" class="1004" name="select_ln37_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="0"/>
<pin id="867" dir="0" index="1" bw="2" slack="0"/>
<pin id="868" dir="0" index="2" bw="2" slack="0"/>
<pin id="869" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/13 "/>
</bind>
</comp>

<comp id="873" class="1004" name="select_ln37_1_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="0"/>
<pin id="875" dir="0" index="1" bw="6" slack="0"/>
<pin id="876" dir="0" index="2" bw="6" slack="0"/>
<pin id="877" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/13 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln37_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="6" slack="0"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/13 "/>
</bind>
</comp>

<comp id="910" class="1004" name="zext_ln54_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="6" slack="1"/>
<pin id="912" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/14 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_s_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="9" slack="0"/>
<pin id="915" dir="0" index="1" bw="6" slack="1"/>
<pin id="916" dir="0" index="2" bw="1" slack="0"/>
<pin id="917" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln54_38_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="9" slack="0"/>
<pin id="922" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_38/14 "/>
</bind>
</comp>

<comp id="924" class="1004" name="sub_ln54_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="9" slack="0"/>
<pin id="926" dir="0" index="1" bw="6" slack="0"/>
<pin id="927" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln54/14 "/>
</bind>
</comp>

<comp id="930" class="1004" name="sub_ln54_cast_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="10" slack="0"/>
<pin id="932" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln54_cast/14 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln54_39_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="2" slack="1"/>
<pin id="936" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_39/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="zext_ln54_40_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="2" slack="1"/>
<pin id="939" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_40/14 "/>
</bind>
</comp>

<comp id="940" class="1004" name="add_ln54_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="10" slack="0"/>
<pin id="942" dir="0" index="1" bw="2" slack="0"/>
<pin id="943" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/14 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln54_1_cast_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="11" slack="0"/>
<pin id="948" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="add_ln54_1_cast/14 "/>
</bind>
</comp>

<comp id="950" class="1004" name="mul_ln54_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="11" slack="0"/>
<pin id="952" dir="0" index="1" bw="10" slack="0"/>
<pin id="953" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54/14 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_24_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="10" slack="0"/>
<pin id="959" dir="0" index="1" bw="2" slack="1"/>
<pin id="960" dir="0" index="2" bw="1" slack="0"/>
<pin id="961" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/14 "/>
</bind>
</comp>

<comp id="964" class="1004" name="empty_331_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="10" slack="0"/>
<pin id="966" dir="0" index="1" bw="2" slack="0"/>
<pin id="967" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_331/14 "/>
</bind>
</comp>

<comp id="971" class="1004" name="zext_ln39_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="2" slack="1"/>
<pin id="973" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/14 "/>
</bind>
</comp>

<comp id="974" class="1004" name="indvars_iv_next77_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="2" slack="1"/>
<pin id="976" dir="0" index="1" bw="1" slack="0"/>
<pin id="977" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next77/14 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln54_41_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="2" slack="0"/>
<pin id="981" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_41/14 "/>
</bind>
</comp>

<comp id="983" class="1004" name="add_ln54_2_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="10" slack="0"/>
<pin id="985" dir="0" index="1" bw="2" slack="0"/>
<pin id="986" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_2/14 "/>
</bind>
</comp>

<comp id="989" class="1004" name="add_ln54_2_cast_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="11" slack="0"/>
<pin id="991" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="add_ln54_2_cast/14 "/>
</bind>
</comp>

<comp id="993" class="1004" name="mul_ln54_1_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="11" slack="0"/>
<pin id="995" dir="0" index="1" bw="10" slack="0"/>
<pin id="996" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54_1/14 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="empty_332_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="2" slack="0"/>
<pin id="1002" dir="0" index="1" bw="3" slack="0"/>
<pin id="1003" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_332/14 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln54_42_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="3" slack="0"/>
<pin id="1008" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_42/14 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="add_ln54_3_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="10" slack="0"/>
<pin id="1012" dir="0" index="1" bw="3" slack="0"/>
<pin id="1013" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_3/14 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="add_ln54_3_cast_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="11" slack="0"/>
<pin id="1018" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="add_ln54_3_cast/14 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="mul_ln54_2_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="0"/>
<pin id="1022" dir="0" index="1" bw="10" slack="0"/>
<pin id="1023" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln54_2/14 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="empty_333_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="2" slack="0"/>
<pin id="1029" dir="0" index="1" bw="3" slack="0"/>
<pin id="1030" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_333/14 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="zext_ln54_43_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="3" slack="0"/>
<pin id="1035" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_43/14 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="add_ln54_4_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="10" slack="0"/>
<pin id="1039" dir="0" index="1" bw="3" slack="0"/>
<pin id="1040" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_4/14 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="sext_ln41_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="11" slack="0"/>
<pin id="1045" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/14 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="mul_ln41_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="11" slack="0"/>
<pin id="1049" dir="0" index="1" bw="10" slack="0"/>
<pin id="1050" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/14 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="zext_ln41_cast_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="3" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="0" index="2" bw="2" slack="1"/>
<pin id="1058" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln41_cast/14 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="zext_ln54_44_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="3" slack="0"/>
<pin id="1063" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_44/14 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="add_ln54_5_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="10" slack="0"/>
<pin id="1067" dir="0" index="1" bw="3" slack="0"/>
<pin id="1068" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_5/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sext_ln41_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="11" slack="0"/>
<pin id="1073" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_1/14 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="mul_ln41_1_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="11" slack="0"/>
<pin id="1077" dir="0" index="1" bw="10" slack="0"/>
<pin id="1078" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_1/14 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="trunc_ln134_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="3" slack="0"/>
<pin id="1084" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/16 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="icmp_ln134_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="3" slack="0"/>
<pin id="1088" dir="0" index="1" bw="3" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/16 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="zext_ln140_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="3" slack="0"/>
<pin id="1094" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/16 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_25_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="10" slack="0"/>
<pin id="1098" dir="0" index="1" bw="2" slack="0"/>
<pin id="1099" dir="0" index="2" bw="1" slack="0"/>
<pin id="1100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25/16 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="sub_ln140_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="10" slack="0"/>
<pin id="1106" dir="0" index="1" bw="3" slack="0"/>
<pin id="1107" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140/16 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="zext_ln134_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="3" slack="0"/>
<pin id="1113" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/16 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="add_ln137_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="3" slack="0"/>
<pin id="1117" dir="0" index="1" bw="8" slack="2"/>
<pin id="1118" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137/16 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="shl_ln_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="19" slack="0"/>
<pin id="1122" dir="0" index="1" bw="9" slack="0"/>
<pin id="1123" dir="0" index="2" bw="1" slack="0"/>
<pin id="1124" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/16 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="zext_ln137_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="19" slack="0"/>
<pin id="1130" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/16 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="shl_ln137_1_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="11" slack="0"/>
<pin id="1134" dir="0" index="1" bw="9" slack="0"/>
<pin id="1135" dir="0" index="2" bw="1" slack="0"/>
<pin id="1136" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_1/16 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="zext_ln137_1_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="11" slack="0"/>
<pin id="1142" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_1/16 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="sub_ln137_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="19" slack="0"/>
<pin id="1146" dir="0" index="1" bw="11" slack="0"/>
<pin id="1147" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137/16 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="sext_ln137_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="20" slack="0"/>
<pin id="1152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137/16 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="add_ln137_1_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="20" slack="0"/>
<pin id="1156" dir="0" index="1" bw="64" slack="13"/>
<pin id="1157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_1/16 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="trunc_ln9_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="62" slack="0"/>
<pin id="1161" dir="0" index="1" bw="64" slack="0"/>
<pin id="1162" dir="0" index="2" bw="3" slack="0"/>
<pin id="1163" dir="0" index="3" bw="7" slack="0"/>
<pin id="1164" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/16 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="or_ln137_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="2" slack="0"/>
<pin id="1171" dir="0" index="1" bw="2" slack="0"/>
<pin id="1172" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln137/16 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="zext_ln137_2_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="2" slack="0"/>
<pin id="1177" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_2/16 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="add_ln137_2_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="2" slack="0"/>
<pin id="1181" dir="0" index="1" bw="8" slack="2"/>
<pin id="1182" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_2/16 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="shl_ln137_2_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="19" slack="0"/>
<pin id="1186" dir="0" index="1" bw="9" slack="0"/>
<pin id="1187" dir="0" index="2" bw="1" slack="0"/>
<pin id="1188" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_2/16 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="zext_ln137_3_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="19" slack="0"/>
<pin id="1194" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_3/16 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="shl_ln137_3_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="11" slack="0"/>
<pin id="1198" dir="0" index="1" bw="9" slack="0"/>
<pin id="1199" dir="0" index="2" bw="1" slack="0"/>
<pin id="1200" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln137_3/16 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="zext_ln137_4_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="11" slack="0"/>
<pin id="1206" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137_4/16 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="sub_ln137_1_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="19" slack="0"/>
<pin id="1210" dir="0" index="1" bw="11" slack="0"/>
<pin id="1211" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln137_1/16 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="sext_ln137_1_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="20" slack="0"/>
<pin id="1216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln137_1/16 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="add_ln137_3_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="20" slack="0"/>
<pin id="1220" dir="0" index="1" bw="64" slack="13"/>
<pin id="1221" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln137_3/16 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="sext_ln147_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="62" slack="1"/>
<pin id="1225" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/17 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="o_addr_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="64" slack="0"/>
<pin id="1228" dir="0" index="1" bw="64" slack="0"/>
<pin id="1229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/17 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="zext_ln140_3_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="2" slack="8"/>
<pin id="1235" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_3/24 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="tmp_26_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="10" slack="0"/>
<pin id="1238" dir="0" index="1" bw="2" slack="8"/>
<pin id="1239" dir="0" index="2" bw="1" slack="0"/>
<pin id="1240" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_26/24 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="sub_ln140_1_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="10" slack="0"/>
<pin id="1245" dir="0" index="1" bw="2" slack="0"/>
<pin id="1246" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln140_1/24 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="icmp_ln134_1_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="2" slack="8"/>
<pin id="1252" dir="0" index="1" bw="2" slack="0"/>
<pin id="1253" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134_1/24 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="trunc_ln147_1_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="62" slack="0"/>
<pin id="1257" dir="0" index="1" bw="64" slack="8"/>
<pin id="1258" dir="0" index="2" bw="3" slack="0"/>
<pin id="1259" dir="0" index="3" bw="7" slack="0"/>
<pin id="1260" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln147_1/24 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="add_ln134_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="3" slack="8"/>
<pin id="1266" dir="0" index="1" bw="3" slack="0"/>
<pin id="1267" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/24 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="add_ln30_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1272" dir="0" index="1" bw="3" slack="0"/>
<pin id="1273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/24 "/>
</bind>
</comp>

<comp id="1275" class="1004" name="store_ln30_store_fu_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="0"/>
<pin id="1277" dir="0" index="1" bw="8" slack="21"/>
<pin id="1278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/24 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="sext_ln147_1_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="62" slack="1"/>
<pin id="1282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_1/25 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="o_addr_1_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="64" slack="0"/>
<pin id="1285" dir="0" index="1" bw="64" slack="0"/>
<pin id="1286" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr_1/25 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="h_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="0"/>
<pin id="1292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1297" class="1005" name="output_ftmap_read_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="64" slack="13"/>
<pin id="1299" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1303" class="1005" name="conv3_biases_0_0_val_read_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="32" slack="13"/>
<pin id="1305" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="1309" class="1005" name="input_ftmap_read_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="64" slack="10"/>
<pin id="1311" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1314" class="1005" name="trunc_ln_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="62" slack="10"/>
<pin id="1316" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1319" class="1005" name="w3_addr_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="32" slack="2"/>
<pin id="1321" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="w3_addr "/>
</bind>
</comp>

<comp id="1330" class="1005" name="zext_ln130_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="9" slack="2"/>
<pin id="1332" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln130 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="add_ln37_1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="7" slack="0"/>
<pin id="1341" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37_1 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="select_ln37_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="2" slack="1"/>
<pin id="1346" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="select_ln37_1_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="6" slack="0"/>
<pin id="1356" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="5" slack="1"/>
<pin id="1363" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr "/>
</bind>
</comp>

<comp id="1366" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="5" slack="1"/>
<pin id="1368" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr "/>
</bind>
</comp>

<comp id="1371" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="5" slack="1"/>
<pin id="1373" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr "/>
</bind>
</comp>

<comp id="1376" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="5" slack="1"/>
<pin id="1378" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr "/>
</bind>
</comp>

<comp id="1381" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="5" slack="1"/>
<pin id="1383" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr "/>
</bind>
</comp>

<comp id="1386" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="5" slack="1"/>
<pin id="1388" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr "/>
</bind>
</comp>

<comp id="1391" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="5" slack="1"/>
<pin id="1393" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr "/>
</bind>
</comp>

<comp id="1396" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="5" slack="1"/>
<pin id="1398" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr "/>
</bind>
</comp>

<comp id="1401" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="5" slack="1"/>
<pin id="1403" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr "/>
</bind>
</comp>

<comp id="1406" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="5" slack="1"/>
<pin id="1408" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr "/>
</bind>
</comp>

<comp id="1411" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="5" slack="1"/>
<pin id="1413" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr "/>
</bind>
</comp>

<comp id="1416" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_reg_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="5" slack="1"/>
<pin id="1418" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr "/>
</bind>
</comp>

<comp id="1421" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="5" slack="1"/>
<pin id="1423" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr "/>
</bind>
</comp>

<comp id="1426" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="5" slack="1"/>
<pin id="1428" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr "/>
</bind>
</comp>

<comp id="1431" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="5" slack="1"/>
<pin id="1433" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr "/>
</bind>
</comp>

<comp id="1436" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="5" slack="1"/>
<pin id="1438" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr "/>
</bind>
</comp>

<comp id="1441" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="5" slack="1"/>
<pin id="1443" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr "/>
</bind>
</comp>

<comp id="1446" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="5" slack="1"/>
<pin id="1448" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr "/>
</bind>
</comp>

<comp id="1451" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="5" slack="1"/>
<pin id="1453" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr "/>
</bind>
</comp>

<comp id="1456" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="5" slack="1"/>
<pin id="1458" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr "/>
</bind>
</comp>

<comp id="1461" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="5" slack="1"/>
<pin id="1463" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr "/>
</bind>
</comp>

<comp id="1466" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="5" slack="1"/>
<pin id="1468" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr "/>
</bind>
</comp>

<comp id="1471" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="5" slack="1"/>
<pin id="1473" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr "/>
</bind>
</comp>

<comp id="1476" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="5" slack="1"/>
<pin id="1478" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr "/>
</bind>
</comp>

<comp id="1481" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="5" slack="1"/>
<pin id="1483" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr "/>
</bind>
</comp>

<comp id="1486" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="32" slack="1"/>
<pin id="1488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load "/>
</bind>
</comp>

<comp id="1491" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="1"/>
<pin id="1493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load "/>
</bind>
</comp>

<comp id="1496" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="32" slack="1"/>
<pin id="1498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load "/>
</bind>
</comp>

<comp id="1501" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="1"/>
<pin id="1503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load "/>
</bind>
</comp>

<comp id="1506" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="32" slack="1"/>
<pin id="1508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load "/>
</bind>
</comp>

<comp id="1511" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="32" slack="1"/>
<pin id="1513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load "/>
</bind>
</comp>

<comp id="1516" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="32" slack="1"/>
<pin id="1518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load "/>
</bind>
</comp>

<comp id="1521" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="32" slack="1"/>
<pin id="1523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load "/>
</bind>
</comp>

<comp id="1526" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="32" slack="1"/>
<pin id="1528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load "/>
</bind>
</comp>

<comp id="1531" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="1"/>
<pin id="1533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load "/>
</bind>
</comp>

<comp id="1536" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="32" slack="1"/>
<pin id="1538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load "/>
</bind>
</comp>

<comp id="1541" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="1"/>
<pin id="1543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load "/>
</bind>
</comp>

<comp id="1546" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="1"/>
<pin id="1548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load "/>
</bind>
</comp>

<comp id="1551" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="1"/>
<pin id="1553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load "/>
</bind>
</comp>

<comp id="1556" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="1"/>
<pin id="1558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load "/>
</bind>
</comp>

<comp id="1561" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="1"/>
<pin id="1563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load "/>
</bind>
</comp>

<comp id="1566" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="1"/>
<pin id="1568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load "/>
</bind>
</comp>

<comp id="1571" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="1"/>
<pin id="1573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load "/>
</bind>
</comp>

<comp id="1576" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="1"/>
<pin id="1578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load "/>
</bind>
</comp>

<comp id="1581" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="1"/>
<pin id="1583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load "/>
</bind>
</comp>

<comp id="1586" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="32" slack="1"/>
<pin id="1588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load "/>
</bind>
</comp>

<comp id="1591" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="1"/>
<pin id="1593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load "/>
</bind>
</comp>

<comp id="1596" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="32" slack="1"/>
<pin id="1598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load "/>
</bind>
</comp>

<comp id="1601" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load "/>
</bind>
</comp>

<comp id="1606" class="1005" name="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="1"/>
<pin id="1608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load "/>
</bind>
</comp>

<comp id="1611" class="1005" name="mul_ln54_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="16" slack="1"/>
<pin id="1613" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln54 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="empty_331_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="10" slack="1"/>
<pin id="1618" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_331 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="indvars_iv_next77_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="2" slack="1"/>
<pin id="1623" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv_next77 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="mul_ln54_1_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="16" slack="1"/>
<pin id="1628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln54_1 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="mul_ln54_2_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="16" slack="1"/>
<pin id="1633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln54_2 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="mul_ln41_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="16" slack="1"/>
<pin id="1638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="mul_ln41_1_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="16" slack="1"/>
<pin id="1643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41_1 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="icmp_ln134_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="1" slack="8"/>
<pin id="1648" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln134 "/>
</bind>
</comp>

<comp id="1650" class="1005" name="sub_ln140_reg_1650">
<pin_list>
<pin id="1651" dir="0" index="0" bw="10" slack="1"/>
<pin id="1652" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="trunc_ln9_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="62" slack="1"/>
<pin id="1658" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="or_ln137_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="2" slack="8"/>
<pin id="1664" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="or_ln137 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="add_ln137_3_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="64" slack="8"/>
<pin id="1671" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln137_3 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="o_addr_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="32" slack="3"/>
<pin id="1676" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="1679" class="1005" name="sub_ln140_1_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="10" slack="1"/>
<pin id="1681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln140_1 "/>
</bind>
</comp>

<comp id="1688" class="1005" name="trunc_ln147_1_reg_1688">
<pin_list>
<pin id="1689" dir="0" index="0" bw="62" slack="1"/>
<pin id="1690" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln147_1 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="add_ln134_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="3" slack="1"/>
<pin id="1696" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln134 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="o_addr_1_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="32" slack="3"/>
<pin id="1701" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr_1 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="grp_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1706" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1707" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp/6 tmp_5/7 tmp_31/8 tmp_25/9 tmp_1/10 tmp_6/11 tmp_14/12 tmp_10/13 tmp_2/14 tmp_7/15 tmp_15/16 tmp_11/17 tmp_3/18 tmp_8/19 tmp_16/20 tmp_12/21 tmp_4/22 tmp_9/23 tmp_17/24 add15_0_i/3 add15_1_i/3 "/>
</bind>
</comp>

<comp id="1708" class="1004" name="grp_fu_1708">
<pin_list>
<pin id="1709" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1710" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1711" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_26/6 tmp_27/10 tmp_32/12 tmp_19/14 tmp_46/15 tmp_33/16 tmp_20/18 tmp_47/19 tmp_34/20 tmp_21/22 tmp_48/23 tmp_35/24 add/26 tmp_22/27 tmp_18/28 add53_0_1/30 tmp_50/32 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="grp_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1714" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1715" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_36/10 tmp_41/12 tmp_28/14 tmp_42/16 tmp_29/18 tmp_43/20 tmp_30/22 tmp_44/24 tmp_13/25 add53_1/26 tmp_49/27 tmp_45/28 add53_1_1/30 add53_0_2/34 add53_0_3/38 add53_0_4/42 "/>
</bind>
</comp>

<comp id="1716" class="1004" name="grp_fu_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1718" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1719" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_37/14 tmp_38/18 tmp_39/22 tmp_40/26 tmp_23/31 add53_1_2/34 add53_1_3/38 add53_1_4/42 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="grp_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1722" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1723" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_0_5/4 mul_0_1_1/5 mul_0_6/6 mul_0_1_2/7 mul_1_6/8 mul_0_7/9 mul_0_1_3/10 mul_0_4/11 mul_1_7/12 mul_0_1_4/13 mul_0_4_1/14 mul_0_2_4/15 mul_0_3_3/16 mul_0_3_4/17 mul_0_4_3/18 mul_0_4_4/19 "/>
</bind>
</comp>

<comp id="1724" class="1004" name="grp_fu_1724">
<pin_list>
<pin id="1725" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1726" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1727" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_0_s/3 mul_0_1/4 mul_1_5/5 mul_0_2/6 mul_0_2_1/7 mul_1_1_2/8 mul_0_3/9 mul_0_2_2/10 mul_1_1_3/11 mul_1_3_1/12 mul_0_2_3/13 mul_1_1_4/14 mul_1_3_2/15 mul_0_4_2/16 mul_1_3_3/17 mul_1_3_4/18 mul_1_4_4/19 "/>
</bind>
</comp>

<comp id="1728" class="1004" name="grp_fu_1728">
<pin_list>
<pin id="1729" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1730" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1731" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/3 mul_1_s/4 mul_1_1/5 mul_1_1_1/6 mul_1_2/7 mul_1_2_1/8 mul_1_3/9 mul_0_3_1/10 mul_1_2_2/11 mul_1_4/12 mul_0_3_2/13 mul_1_2_3/14 mul_1_4_1/15 mul_1_2_4/16 mul_1_4_2/17 mul_1_4_3/18 "/>
</bind>
</comp>

<comp id="1732" class="1004" name="grp_fu_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1734" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1735" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/7 tmp_1/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="94" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="96" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="94" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="94" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="108" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="110" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="174" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="176" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="240"><net_src comp="180" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="246"><net_src comp="174" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="176" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="248"><net_src comp="180" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="138" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="138" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="20" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="138" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="138" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="288" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="138" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="301" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="138" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="138" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="339"><net_src comp="327" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="345"><net_src comp="30" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="138" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="138" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="34" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="138" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="366" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="36" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="138" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="391"><net_src comp="379" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="397"><net_src comp="38" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="138" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="404"><net_src comp="392" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="138" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="405" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="42" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="138" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="418" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="44" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="138" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="431" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="138" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="444" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="138" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="138" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="488"><net_src comp="52" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="138" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="54" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="138" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="496" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="56" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="138" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="509" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="58" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="138" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="522" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="60" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="138" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="547"><net_src comp="535" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="553"><net_src comp="62" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="138" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="548" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="566"><net_src comp="64" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="138" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="573"><net_src comp="561" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="124" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="584"><net_src comp="574" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="588"><net_src comp="126" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="595"><net_src comp="585" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="599"><net_src comp="128" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="606"><net_src comp="596" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="610"><net_src comp="142" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="617"><net_src comp="607" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="618"><net_src comp="611" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="626"><net_src comp="112" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="0" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="14" pin="0"/><net_sink comp="619" pin=4"/></net>

<net id="659"><net_src comp="114" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="660"><net_src comp="4" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="661"><net_src comp="16" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="662"><net_src comp="18" pin="0"/><net_sink comp="629" pin=4"/></net>

<net id="663"><net_src comp="20" pin="0"/><net_sink comp="629" pin=5"/></net>

<net id="664"><net_src comp="22" pin="0"/><net_sink comp="629" pin=6"/></net>

<net id="665"><net_src comp="24" pin="0"/><net_sink comp="629" pin=7"/></net>

<net id="666"><net_src comp="26" pin="0"/><net_sink comp="629" pin=8"/></net>

<net id="667"><net_src comp="28" pin="0"/><net_sink comp="629" pin=9"/></net>

<net id="668"><net_src comp="30" pin="0"/><net_sink comp="629" pin=10"/></net>

<net id="669"><net_src comp="32" pin="0"/><net_sink comp="629" pin=11"/></net>

<net id="670"><net_src comp="34" pin="0"/><net_sink comp="629" pin=12"/></net>

<net id="671"><net_src comp="36" pin="0"/><net_sink comp="629" pin=13"/></net>

<net id="672"><net_src comp="38" pin="0"/><net_sink comp="629" pin=14"/></net>

<net id="673"><net_src comp="40" pin="0"/><net_sink comp="629" pin=15"/></net>

<net id="674"><net_src comp="42" pin="0"/><net_sink comp="629" pin=16"/></net>

<net id="675"><net_src comp="44" pin="0"/><net_sink comp="629" pin=17"/></net>

<net id="676"><net_src comp="46" pin="0"/><net_sink comp="629" pin=18"/></net>

<net id="677"><net_src comp="48" pin="0"/><net_sink comp="629" pin=19"/></net>

<net id="678"><net_src comp="50" pin="0"/><net_sink comp="629" pin=20"/></net>

<net id="679"><net_src comp="52" pin="0"/><net_sink comp="629" pin=21"/></net>

<net id="680"><net_src comp="54" pin="0"/><net_sink comp="629" pin=22"/></net>

<net id="681"><net_src comp="56" pin="0"/><net_sink comp="629" pin=23"/></net>

<net id="682"><net_src comp="58" pin="0"/><net_sink comp="629" pin=24"/></net>

<net id="683"><net_src comp="60" pin="0"/><net_sink comp="629" pin=25"/></net>

<net id="684"><net_src comp="62" pin="0"/><net_sink comp="629" pin=26"/></net>

<net id="685"><net_src comp="64" pin="0"/><net_sink comp="629" pin=27"/></net>

<net id="722"><net_src comp="158" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="723"><net_src comp="256" pin="3"/><net_sink comp="686" pin=7"/></net>

<net id="724"><net_src comp="269" pin="3"/><net_sink comp="686" pin=8"/></net>

<net id="725"><net_src comp="282" pin="3"/><net_sink comp="686" pin=9"/></net>

<net id="726"><net_src comp="295" pin="3"/><net_sink comp="686" pin=10"/></net>

<net id="727"><net_src comp="308" pin="3"/><net_sink comp="686" pin=11"/></net>

<net id="728"><net_src comp="321" pin="3"/><net_sink comp="686" pin=12"/></net>

<net id="729"><net_src comp="334" pin="3"/><net_sink comp="686" pin=13"/></net>

<net id="730"><net_src comp="347" pin="3"/><net_sink comp="686" pin=14"/></net>

<net id="731"><net_src comp="360" pin="3"/><net_sink comp="686" pin=15"/></net>

<net id="732"><net_src comp="373" pin="3"/><net_sink comp="686" pin=16"/></net>

<net id="733"><net_src comp="386" pin="3"/><net_sink comp="686" pin=17"/></net>

<net id="734"><net_src comp="399" pin="3"/><net_sink comp="686" pin=18"/></net>

<net id="735"><net_src comp="412" pin="3"/><net_sink comp="686" pin=19"/></net>

<net id="736"><net_src comp="425" pin="3"/><net_sink comp="686" pin=20"/></net>

<net id="737"><net_src comp="438" pin="3"/><net_sink comp="686" pin=21"/></net>

<net id="738"><net_src comp="451" pin="3"/><net_sink comp="686" pin=22"/></net>

<net id="739"><net_src comp="464" pin="3"/><net_sink comp="686" pin=23"/></net>

<net id="740"><net_src comp="477" pin="3"/><net_sink comp="686" pin=24"/></net>

<net id="741"><net_src comp="490" pin="3"/><net_sink comp="686" pin=25"/></net>

<net id="742"><net_src comp="503" pin="3"/><net_sink comp="686" pin=26"/></net>

<net id="743"><net_src comp="516" pin="3"/><net_sink comp="686" pin=27"/></net>

<net id="744"><net_src comp="529" pin="3"/><net_sink comp="686" pin=28"/></net>

<net id="745"><net_src comp="542" pin="3"/><net_sink comp="686" pin=29"/></net>

<net id="746"><net_src comp="555" pin="3"/><net_sink comp="686" pin=30"/></net>

<net id="747"><net_src comp="568" pin="3"/><net_sink comp="686" pin=31"/></net>

<net id="748"><net_src comp="14" pin="0"/><net_sink comp="686" pin=32"/></net>

<net id="749"><net_src comp="66" pin="0"/><net_sink comp="686" pin=33"/></net>

<net id="756"><net_src comp="166" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="66" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="765"><net_src comp="178" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="10" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="66" pin="0"/><net_sink comp="758" pin=4"/></net>

<net id="774"><net_src comp="186" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="66" pin="0"/><net_sink comp="768" pin=3"/></net>

<net id="780"><net_src comp="188" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="66" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="789"><net_src comp="192" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="790"><net_src comp="10" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="791"><net_src comp="66" pin="0"/><net_sink comp="782" pin=4"/></net>

<net id="796"><net_src comp="194" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="66" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="196" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="66" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="810"><net_src comp="98" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="214" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="100" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="102" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="817"><net_src comp="804" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="4" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="814" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="104" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="836"><net_src comp="829" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="106" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="845"><net_src comp="578" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="130" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="578" pin="4"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="132" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="857"><net_src comp="589" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="134" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="600" pin="4"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="136" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="871"><net_src comp="128" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="872"><net_src comp="600" pin="4"/><net_sink comp="865" pin=2"/></net>

<net id="878"><net_src comp="859" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="879"><net_src comp="853" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="880"><net_src comp="589" pin="4"/><net_sink comp="873" pin=2"/></net>

<net id="884"><net_src comp="873" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="888"><net_src comp="881" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="889"><net_src comp="881" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="890"><net_src comp="881" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="891"><net_src comp="881" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="892"><net_src comp="881" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="893"><net_src comp="881" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="894"><net_src comp="881" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="895"><net_src comp="881" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="896"><net_src comp="881" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="897"><net_src comp="881" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="898"><net_src comp="881" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="899"><net_src comp="881" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="900"><net_src comp="881" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="901"><net_src comp="881" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="902"><net_src comp="881" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="903"><net_src comp="881" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="904"><net_src comp="881" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="905"><net_src comp="881" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="906"><net_src comp="881" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="907"><net_src comp="881" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="908"><net_src comp="881" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="909"><net_src comp="881" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="918"><net_src comp="140" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="142" pin="0"/><net_sink comp="913" pin=2"/></net>

<net id="923"><net_src comp="913" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="920" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="910" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="924" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="944"><net_src comp="930" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="940" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="946" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="144" pin="0"/><net_sink comp="950" pin=1"/></net>

<net id="956"><net_src comp="950" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="962"><net_src comp="146" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="104" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="957" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="969"><net_src comp="934" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="970"><net_src comp="964" pin="2"/><net_sink comp="686" pin=6"/></net>

<net id="978"><net_src comp="148" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="974" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="930" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="997"><net_src comp="989" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="144" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="999"><net_src comp="993" pin="2"/><net_sink comp="686" pin=2"/></net>

<net id="1004"><net_src comp="971" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="150" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="930" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="1006" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1019"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1024"><net_src comp="1016" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="144" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1026"><net_src comp="1020" pin="2"/><net_sink comp="686" pin=3"/></net>

<net id="1031"><net_src comp="971" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="152" pin="0"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1041"><net_src comp="930" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="1033" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1046"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1051"><net_src comp="1043" pin="1"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="144" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1053"><net_src comp="1047" pin="2"/><net_sink comp="686" pin=4"/></net>

<net id="1059"><net_src comp="154" pin="0"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="156" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1064"><net_src comp="1054" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1069"><net_src comp="930" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1061" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1074"><net_src comp="1065" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="1071" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="144" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1081"><net_src comp="1075" pin="2"/><net_sink comp="686" pin=5"/></net>

<net id="1085"><net_src comp="611" pin="4"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="611" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="152" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="611" pin="4"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="146" pin="0"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="1082" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="104" pin="0"/><net_sink comp="1096" pin=2"/></net>

<net id="1108"><net_src comp="1096" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1092" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1110"><net_src comp="1104" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="1114"><net_src comp="611" pin="4"/><net_sink comp="1111" pin=0"/></net>

<net id="1119"><net_src comp="1111" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1125"><net_src comp="168" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1126"><net_src comp="1115" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1127"><net_src comp="170" pin="0"/><net_sink comp="1120" pin=2"/></net>

<net id="1131"><net_src comp="1120" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1137"><net_src comp="172" pin="0"/><net_sink comp="1132" pin=0"/></net>

<net id="1138"><net_src comp="1115" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1139"><net_src comp="128" pin="0"/><net_sink comp="1132" pin=2"/></net>

<net id="1143"><net_src comp="1132" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1148"><net_src comp="1128" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1149"><net_src comp="1140" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1153"><net_src comp="1144" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1158"><net_src comp="1150" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1165"><net_src comp="98" pin="0"/><net_sink comp="1159" pin=0"/></net>

<net id="1166"><net_src comp="1154" pin="2"/><net_sink comp="1159" pin=1"/></net>

<net id="1167"><net_src comp="100" pin="0"/><net_sink comp="1159" pin=2"/></net>

<net id="1168"><net_src comp="102" pin="0"/><net_sink comp="1159" pin=3"/></net>

<net id="1173"><net_src comp="1082" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="148" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1178"><net_src comp="1169" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1183"><net_src comp="1175" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1189"><net_src comp="168" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="1179" pin="2"/><net_sink comp="1184" pin=1"/></net>

<net id="1191"><net_src comp="170" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1195"><net_src comp="1184" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1201"><net_src comp="172" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1202"><net_src comp="1179" pin="2"/><net_sink comp="1196" pin=1"/></net>

<net id="1203"><net_src comp="128" pin="0"/><net_sink comp="1196" pin=2"/></net>

<net id="1207"><net_src comp="1196" pin="3"/><net_sink comp="1204" pin=0"/></net>

<net id="1212"><net_src comp="1192" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="1204" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1217"><net_src comp="1208" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1222"><net_src comp="1214" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1230"><net_src comp="10" pin="0"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="1223" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1232"><net_src comp="1226" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="1241"><net_src comp="146" pin="0"/><net_sink comp="1236" pin=0"/></net>

<net id="1242"><net_src comp="104" pin="0"/><net_sink comp="1236" pin=2"/></net>

<net id="1247"><net_src comp="1236" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1233" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1249"><net_src comp="1243" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="1254"><net_src comp="136" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1261"><net_src comp="98" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1262"><net_src comp="100" pin="0"/><net_sink comp="1255" pin=2"/></net>

<net id="1263"><net_src comp="102" pin="0"/><net_sink comp="1255" pin=3"/></net>

<net id="1268"><net_src comp="607" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="150" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1274"><net_src comp="190" pin="0"/><net_sink comp="1270" pin=1"/></net>

<net id="1279"><net_src comp="1270" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1287"><net_src comp="10" pin="0"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="1280" pin="1"/><net_sink comp="1283" pin=1"/></net>

<net id="1289"><net_src comp="1283" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="1293"><net_src comp="198" pin="1"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1296"><net_src comp="1290" pin="1"/><net_sink comp="1275" pin=1"/></net>

<net id="1300"><net_src comp="202" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1302"><net_src comp="1297" pin="1"/><net_sink comp="1218" pin=1"/></net>

<net id="1306"><net_src comp="208" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="750" pin=2"/></net>

<net id="1308"><net_src comp="1303" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="1312"><net_src comp="220" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="1317"><net_src comp="804" pin="4"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="1322"><net_src comp="818" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="1333"><net_src comp="838" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="1179" pin=1"/></net>

<net id="1342"><net_src comp="847" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1347"><net_src comp="865" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="1350"><net_src comp="1344" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1351"><net_src comp="1344" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1352"><net_src comp="1344" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1353"><net_src comp="1344" pin="1"/><net_sink comp="1054" pin=2"/></net>

<net id="1357"><net_src comp="873" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="1364"><net_src comp="249" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1369"><net_src comp="262" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1374"><net_src comp="275" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1379"><net_src comp="288" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="1384"><net_src comp="301" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1389"><net_src comp="314" pin="3"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1394"><net_src comp="327" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1399"><net_src comp="340" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="1404"><net_src comp="353" pin="3"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1409"><net_src comp="366" pin="3"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1414"><net_src comp="379" pin="3"/><net_sink comp="1411" pin=0"/></net>

<net id="1415"><net_src comp="1411" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1419"><net_src comp="392" pin="3"/><net_sink comp="1416" pin=0"/></net>

<net id="1420"><net_src comp="1416" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1424"><net_src comp="405" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1429"><net_src comp="418" pin="3"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1434"><net_src comp="431" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1439"><net_src comp="444" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1444"><net_src comp="457" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1449"><net_src comp="470" pin="3"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1454"><net_src comp="483" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1459"><net_src comp="496" pin="3"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1464"><net_src comp="509" pin="3"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1469"><net_src comp="522" pin="3"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1474"><net_src comp="535" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1479"><net_src comp="548" pin="3"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1484"><net_src comp="561" pin="3"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1489"><net_src comp="256" pin="3"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="686" pin=7"/></net>

<net id="1494"><net_src comp="269" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="686" pin=8"/></net>

<net id="1499"><net_src comp="282" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="686" pin=9"/></net>

<net id="1504"><net_src comp="295" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="686" pin=10"/></net>

<net id="1509"><net_src comp="308" pin="3"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="686" pin=11"/></net>

<net id="1514"><net_src comp="321" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="686" pin=12"/></net>

<net id="1519"><net_src comp="334" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="686" pin=13"/></net>

<net id="1524"><net_src comp="347" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="686" pin=14"/></net>

<net id="1529"><net_src comp="360" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="686" pin=15"/></net>

<net id="1534"><net_src comp="373" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="686" pin=16"/></net>

<net id="1539"><net_src comp="386" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="686" pin=17"/></net>

<net id="1544"><net_src comp="399" pin="3"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="686" pin=18"/></net>

<net id="1549"><net_src comp="412" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="686" pin=19"/></net>

<net id="1554"><net_src comp="425" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="686" pin=20"/></net>

<net id="1559"><net_src comp="438" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="686" pin=21"/></net>

<net id="1564"><net_src comp="451" pin="3"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="686" pin=22"/></net>

<net id="1569"><net_src comp="464" pin="3"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="686" pin=23"/></net>

<net id="1574"><net_src comp="477" pin="3"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="686" pin=24"/></net>

<net id="1579"><net_src comp="490" pin="3"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="686" pin=25"/></net>

<net id="1584"><net_src comp="503" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="686" pin=26"/></net>

<net id="1589"><net_src comp="516" pin="3"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="686" pin=27"/></net>

<net id="1594"><net_src comp="529" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="686" pin=28"/></net>

<net id="1599"><net_src comp="542" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="686" pin=29"/></net>

<net id="1604"><net_src comp="555" pin="3"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="686" pin=30"/></net>

<net id="1609"><net_src comp="568" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="686" pin=31"/></net>

<net id="1614"><net_src comp="950" pin="2"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1619"><net_src comp="964" pin="2"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="686" pin=6"/></net>

<net id="1624"><net_src comp="974" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1629"><net_src comp="993" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="1634"><net_src comp="1020" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="686" pin=3"/></net>

<net id="1639"><net_src comp="1047" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="686" pin=4"/></net>

<net id="1644"><net_src comp="1075" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="686" pin=5"/></net>

<net id="1649"><net_src comp="1086" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1653"><net_src comp="1104" pin="2"/><net_sink comp="1650" pin=0"/></net>

<net id="1654"><net_src comp="1650" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1655"><net_src comp="1650" pin="1"/><net_sink comp="758" pin=3"/></net>

<net id="1659"><net_src comp="1159" pin="4"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1661"><net_src comp="1656" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="1665"><net_src comp="1169" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1667"><net_src comp="1662" pin="1"/><net_sink comp="1236" pin=1"/></net>

<net id="1668"><net_src comp="1662" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1672"><net_src comp="1218" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1255" pin=1"/></net>

<net id="1677"><net_src comp="1226" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1682"><net_src comp="1243" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="1684"><net_src comp="1679" pin="1"/><net_sink comp="782" pin=3"/></net>

<net id="1691"><net_src comp="1255" pin="4"/><net_sink comp="1688" pin=0"/></net>

<net id="1692"><net_src comp="1688" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1693"><net_src comp="1688" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="1697"><net_src comp="1264" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1702"><net_src comp="1283" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="241" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i3 | {}
	Port: w3 | {}
	Port: o | {17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
	Port: input_fm_buffer | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0 | {11 12 }
	Port: p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0 | {11 12 }
	Port: output_fm_buffer_0 | {14 15 16 17 24 25 33 34 35 36 37 }
 - Input state : 
	Port: conv3 : i3 | {11 12 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : w3 | {3 4 5 6 7 8 9 10 11 12 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : o | {}
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : input_fm_buffer | {14 15 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0 | {13 14 }
	Port: conv3 : p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0 | {13 14 }
	Port: conv3 : output_fm_buffer_0 | {14 15 16 17 18 19 24 25 26 27 }
  - Chain level:
	State 1
		sext_ln117 : 1
		w3_addr : 2
		store_ln30 : 1
	State 2
		icmp_ln30 : 1
		br_ln30 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		icmp_ln37 : 1
		add_ln37_1 : 1
		br_ln37 : 2
		add_ln37 : 1
		icmp_ln39 : 1
		select_ln37 : 2
		select_ln37_1 : 2
		zext_ln37 : 3
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load : 5
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr : 4
		p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load : 5
	State 14
		zext_ln54_38 : 1
		sub_ln54 : 2
		sub_ln54_cast : 3
		add_ln54_1 : 4
		add_ln54_1_cast : 5
		mul_ln54 : 6
		empty_331 : 1
		zext_ln54_41 : 1
		add_ln54_2 : 4
		add_ln54_2_cast : 5
		mul_ln54_1 : 6
		empty_332 : 1
		zext_ln54_42 : 2
		add_ln54_3 : 4
		add_ln54_3_cast : 5
		mul_ln54_2 : 6
		empty_333 : 1
		zext_ln54_43 : 2
		add_ln54_4 : 4
		sext_ln41 : 5
		mul_ln41 : 6
		zext_ln54_44 : 1
		add_ln54_5 : 4
		sext_ln41_1 : 5
		mul_ln41_1 : 6
		call_ln54 : 7
	State 15
	State 16
		trunc_ln134 : 1
		icmp_ln134 : 1
		br_ln134 : 2
		zext_ln140 : 1
		tmp_25 : 2
		sub_ln140 : 3
		zext_ln134 : 1
		call_ln140 : 4
		add_ln137 : 2
		shl_ln : 3
		zext_ln137 : 4
		shl_ln137_1 : 3
		zext_ln137_1 : 4
		sub_ln137 : 5
		sext_ln137 : 6
		add_ln137_1 : 7
		trunc_ln9 : 8
		or_ln137 : 2
		zext_ln137_2 : 2
		add_ln137_2 : 3
		shl_ln137_2 : 4
		zext_ln137_3 : 5
		shl_ln137_3 : 4
		zext_ln137_4 : 5
		sub_ln137_1 : 6
		sext_ln137_1 : 7
		add_ln137_3 : 8
	State 17
		o_addr : 1
		empty_334 : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		sub_ln140_1 : 1
		br_ln134 : 1
		call_ln140 : 2
		store_ln30 : 1
	State 25
		o_addr_1 : 1
		empty_336 : 2
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |       grp_load_input_buffer_c3_fu_619       |    2    | 5.26014 |   192   |   9022  |
|          | grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_629 |    0    |    0    |   132   |   130   |
|          |        grp_conv3_Pipeline_COL_fu_686        |    17   | 14.4877 |   4892  |   3220  |
|          |        grp_conv3_Pipeline_RELU_fu_750       |    2    |  0.427  |   342   |   351   |
|   call   |         grp_conv3_Pipeline_4_fu_758         |    0    |  0.427  |   147   |    56   |
|          |       grp_conv3_Pipeline_RELU3_fu_768       |    2    |  0.427  |   342   |   351   |
|          |       grp_conv3_Pipeline_CLEARW_fu_776      |    0    |    0    |    8    |    30   |
|          |         grp_conv3_Pipeline_6_fu_782         |    0    |  0.427  |   147   |    56   |
|          |      grp_conv3_Pipeline_CLEARW4_fu_792      |    0    |    0    |    8    |    46   |
|          |      grp_conv3_Pipeline_CLEARW5_fu_798      |    0    |    0    |    8    |    47   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 grp_fu_1704                 |    2    |    0    |   227   |   214   |
|   fadd   |                 grp_fu_1708                 |    2    |    0    |   227   |   214   |
|          |                 grp_fu_1712                 |    2    |    0    |   227   |   214   |
|          |                 grp_fu_1716                 |    2    |    0    |   227   |   214   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 grp_fu_1720                 |    3    |    0    |   128   |   135   |
|   fmul   |                 grp_fu_1724                 |    3    |    0    |   128   |   135   |
|          |                 grp_fu_1728                 |    3    |    0    |   128   |   135   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              add_ln37_1_fu_847              |    0    |    0    |    0    |    14   |
|          |               add_ln37_fu_853               |    0    |    0    |    0    |    13   |
|          |              add_ln54_1_fu_940              |    0    |    0    |    0    |    17   |
|          |           indvars_iv_next77_fu_974          |    0    |    0    |    0    |    9    |
|          |              add_ln54_2_fu_983              |    0    |    0    |    0    |    17   |
|          |              empty_332_fu_1000              |    0    |    0    |    0    |    10   |
|          |              add_ln54_3_fu_1010             |    0    |    0    |    0    |    17   |
|    add   |              empty_333_fu_1027              |    0    |    0    |    0    |    10   |
|          |              add_ln54_4_fu_1037             |    0    |    0    |    0    |    17   |
|          |              add_ln54_5_fu_1065             |    0    |    0    |    0    |    17   |
|          |              add_ln137_fu_1115              |    0    |    0    |    0    |    15   |
|          |             add_ln137_1_fu_1154             |    0    |    0    |    0    |    71   |
|          |             add_ln137_2_fu_1179             |    0    |    0    |    0    |    15   |
|          |             add_ln137_3_fu_1218             |    0    |    0    |    0    |    71   |
|          |              add_ln134_fu_1264              |    0    |    0    |    0    |    10   |
|          |               add_ln30_fu_1270              |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               sub_ln54_fu_924               |    0    |    0    |    0    |    16   |
|          |               empty_331_fu_964              |    0    |    0    |    0    |    17   |
|    sub   |              sub_ln140_fu_1104              |    0    |    0    |    0    |    17   |
|          |              sub_ln137_fu_1144              |    0    |    0    |    0    |    26   |
|          |             sub_ln137_1_fu_1208             |    0    |    0    |    0    |    26   |
|          |             sub_ln140_1_fu_1243             |    0    |    0    |    0    |    17   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln30_fu_832              |    0    |    0    |    0    |    15   |
|          |               icmp_ln37_fu_841              |    0    |    0    |    0    |    14   |
|   icmp   |               icmp_ln39_fu_859              |    0    |    0    |    0    |    9    |
|          |              icmp_ln134_fu_1086             |    0    |    0    |    0    |    10   |
|          |             icmp_ln134_1_fu_1250            |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               mul_ln54_fu_950               |    1    |    0    |    0    |    5    |
|          |              mul_ln54_1_fu_993              |    1    |    0    |    0    |    5    |
|    mul   |              mul_ln54_2_fu_1020             |    1    |    0    |    0    |    5    |
|          |               mul_ln41_fu_1047              |    1    |    0    |    0    |    5    |
|          |              mul_ln41_1_fu_1075             |    1    |    0    |    0    |    5    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  select  |              select_ln37_fu_865             |    0    |    0    |    0    |    2    |
|          |             select_ln37_1_fu_873            |    0    |    0    |    0    |    6    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        output_ftmap_read_read_fu_202        |    0    |    0    |    0    |    0    |
|   read   |    conv3_biases_0_0_val_read_read_fu_208    |    0    |    0    |    0    |    0    |
|          |        conv3_weights_read_read_fu_214       |    0    |    0    |    0    |    0    |
|          |         input_ftmap_read_read_fu_220        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  readreq |              grp_readreq_fu_226             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_233            |    0    |    0    |    0    |    0    |
|          |             grp_writeresp_fu_241            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln_fu_804               |    0    |    0    |    0    |    0    |
|partselect|              trunc_ln9_fu_1159              |    0    |    0    |    0    |    0    |
|          |            trunc_ln147_1_fu_1255            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln117_fu_814              |    0    |    0    |    0    |    0    |
|          |             sub_ln54_cast_fu_930            |    0    |    0    |    0    |    0    |
|          |            add_ln54_1_cast_fu_946           |    0    |    0    |    0    |    0    |
|          |            add_ln54_2_cast_fu_989           |    0    |    0    |    0    |    0    |
|          |           add_ln54_3_cast_fu_1016           |    0    |    0    |    0    |    0    |
|   sext   |              sext_ln41_fu_1043              |    0    |    0    |    0    |    0    |
|          |             sext_ln41_1_fu_1071             |    0    |    0    |    0    |    0    |
|          |              sext_ln137_fu_1150             |    0    |    0    |    0    |    0    |
|          |             sext_ln137_1_fu_1214            |    0    |    0    |    0    |    0    |
|          |              sext_ln147_fu_1223             |    0    |    0    |    0    |    0    |
|          |             sext_ln147_1_fu_1280            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln130_fu_838              |    0    |    0    |    0    |    0    |
|          |               zext_ln37_fu_881              |    0    |    0    |    0    |    0    |
|          |               zext_ln54_fu_910              |    0    |    0    |    0    |    0    |
|          |             zext_ln54_38_fu_920             |    0    |    0    |    0    |    0    |
|          |             zext_ln54_39_fu_934             |    0    |    0    |    0    |    0    |
|          |             zext_ln54_40_fu_937             |    0    |    0    |    0    |    0    |
|          |               zext_ln39_fu_971              |    0    |    0    |    0    |    0    |
|          |             zext_ln54_41_fu_979             |    0    |    0    |    0    |    0    |
|          |             zext_ln54_42_fu_1006            |    0    |    0    |    0    |    0    |
|   zext   |             zext_ln54_43_fu_1033            |    0    |    0    |    0    |    0    |
|          |             zext_ln54_44_fu_1061            |    0    |    0    |    0    |    0    |
|          |              zext_ln140_fu_1092             |    0    |    0    |    0    |    0    |
|          |              zext_ln134_fu_1111             |    0    |    0    |    0    |    0    |
|          |              zext_ln137_fu_1128             |    0    |    0    |    0    |    0    |
|          |             zext_ln137_1_fu_1140            |    0    |    0    |    0    |    0    |
|          |             zext_ln137_2_fu_1175            |    0    |    0    |    0    |    0    |
|          |             zext_ln137_3_fu_1192            |    0    |    0    |    0    |    0    |
|          |             zext_ln137_4_fu_1204            |    0    |    0    |    0    |    0    |
|          |             zext_ln140_3_fu_1233            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_s_fu_913                |    0    |    0    |    0    |    0    |
|          |                tmp_24_fu_957                |    0    |    0    |    0    |    0    |
|          |            zext_ln41_cast_fu_1054           |    0    |    0    |    0    |    0    |
|          |                tmp_25_fu_1096               |    0    |    0    |    0    |    0    |
|bitconcatenate|                shl_ln_fu_1120               |    0    |    0    |    0    |    0    |
|          |             shl_ln137_1_fu_1132             |    0    |    0    |    0    |    0    |
|          |             shl_ln137_2_fu_1184             |    0    |    0    |    0    |    0    |
|          |             shl_ln137_3_fu_1196             |    0    |    0    |    0    |    0    |
|          |                tmp_26_fu_1236               |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |             trunc_ln134_fu_1082             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln137_fu_1169              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                 grp_fu_1732                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    45   | 21.4558 |   7510  |  15117  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------------------------+--------+
|                                                                           |   FF   |
+---------------------------------------------------------------------------+--------+
|                             add_ln134_reg_1694                            |    3   |
|                            add_ln137_3_reg_1669                           |   64   |
|                            add_ln37_1_reg_1339                            |    7   |
|                                 bh_reg_607                                |    3   |
|                     conv3_biases_0_0_val_read_reg_1303                    |   32   |
|                             empty_331_reg_1616                            |   10   |
|                                 h_reg_1290                                |    8   |
|                                 i_reg_585                                 |    6   |
|                            icmp_ln134_reg_1646                            |    1   |
|                          indvar_flatten67_reg_574                         |    7   |
|                         indvars_iv_next77_reg_1621                        |    2   |
|                         input_ftmap_read_reg_1309                         |   64   |
|                            mul_ln41_1_reg_1641                            |   16   |
|                             mul_ln41_reg_1636                             |   16   |
|                            mul_ln54_1_reg_1626                            |   16   |
|                            mul_ln54_2_reg_1631                            |   16   |
|                             mul_ln54_reg_1611                             |   16   |
|                             o_addr_1_reg_1699                             |   32   |
|                              o_addr_reg_1674                              |   32   |
|                             or_ln137_reg_1662                             |    2   |
|                         output_ftmap_read_reg_1297                        |   64   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_addr_reg_1361|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_reg_1486|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_addr_reg_1366|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_reg_1491|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_addr_reg_1371|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_reg_1496|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_addr_reg_1376|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_reg_1501|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_addr_reg_1381|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_reg_1506|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_addr_reg_1386|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_reg_1511|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_addr_reg_1391|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_reg_1516|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_addr_reg_1396|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_reg_1521|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_addr_reg_1401|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_reg_1526|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_addr_reg_1406|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_reg_1531|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_addr_reg_1411|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_reg_1536|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_addr_reg_1416|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_reg_1541|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_addr_reg_1421|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_reg_1546|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_addr_reg_1426|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_reg_1551|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_addr_reg_1431|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_reg_1556|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_addr_reg_1436|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_reg_1561|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_addr_reg_1441|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_reg_1566|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_addr_reg_1446|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_reg_1571|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_addr_reg_1451|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_reg_1576|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_addr_reg_1456|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_reg_1581|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_addr_reg_1461|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_reg_1586|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_addr_reg_1466|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_reg_1591|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_addr_reg_1471|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_reg_1596|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_addr_reg_1476|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_reg_1601|   32   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_addr_reg_1481|    5   |
|p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_reg_1606|   32   |
|                                 r_reg_596                                 |    2   |
|                           select_ln37_1_reg_1354                          |    6   |
|                            select_ln37_reg_1344                           |    2   |
|                            sub_ln140_1_reg_1679                           |   10   |
|                             sub_ln140_reg_1650                            |   10   |
|                           trunc_ln147_1_reg_1688                          |   62   |
|                             trunc_ln9_reg_1656                            |   62   |
|                             trunc_ln_reg_1314                             |   62   |
|                              w3_addr_reg_1319                             |   32   |
|                            zext_ln130_reg_1330                            |    9   |
+---------------------------------------------------------------------------+--------+
|                                   Total                                   |  1599  |
+---------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|       grp_writeresp_fu_233      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_233      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_writeresp_fu_241      |  p0  |   2  |   1  |    2   |
|       grp_writeresp_fu_241      |  p1  |   2  |  32  |   64   ||    9    |
|        grp_access_fu_256        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_269        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_282        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_295        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_308        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_321        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_334        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_347        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_360        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_373        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_386        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_399        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_412        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_425        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_438        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_451        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_464        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_477        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_490        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_503        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_516        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_529        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_542        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_555        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_access_fu_568        |  p0  |   2  |   5  |   10   ||    9    |
|            bh_reg_607           |  p0  |   2  |   3  |    6   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p2  |   2  |  16  |   32   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p3  |   2  |  16  |   32   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p4  |   2  |  16  |   32   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p5  |   2  |  16  |   32   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p6  |   2  |  10  |   20   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p7  |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p8  |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p9  |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p10 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p11 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p12 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p13 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p14 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p15 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p16 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p17 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p18 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p19 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p20 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p21 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p22 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p23 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p24 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p25 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p26 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p27 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p28 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p29 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p30 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_COL_fu_686  |  p31 |   2  |  32  |   64   ||    9    |
|  grp_conv3_Pipeline_RELU_fu_750 |  p1  |   2  |  10  |   20   ||    9    |
| grp_conv3_Pipeline_RELU3_fu_768 |  p1  |   2  |  10  |   20   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |  2208  ||  26.901 ||   549   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   45   |   21   |  7510  |  15117 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   549  |
|  Register |    -   |    -   |  1599  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   45   |   48   |  9109  |  15666 |
+-----------+--------+--------+--------+--------+
