module module_0 (
    input [id_1 : id_1] id_2,
    input id_3,
    input logic [id_2 : id_3] id_4,
    input id_5
);
  always @(posedge id_5) begin
  end
  id_6 id_7;
  id_8 id_9 (
      .id_7 (id_7),
      .id_10(id_10)
  );
endmodule
