

================================================================
== Vitis HLS Report for 'load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2'
================================================================
* Date:           Mon Dec 20 19:04:34 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      174|      174|  0.696 us|  0.696 us|  174|  174|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_397_1_VITIS_LOOP_398_2  |      172|      172|         3|          1|          1|   171|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       74|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       33|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       33|      137|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln397_1_fu_306_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln397_fu_333_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln398_fu_390_p2               |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln397_fu_300_p2              |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln398_fu_339_p2              |      icmp|   0|  0|   9|           4|           4|
    |select_ln397_1_fu_353_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln397_fu_345_p3            |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  74|          34|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |dim_in_fu_102                         |   9|          2|    4|          8|
    |indvar_flatten_fu_110                 |   9|          2|    8|         16|
    |mem_blk_n_R                           |   9|          2|    1|          2|
    |nd_fu_106                             |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   28|         56|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |dim_in_fu_102                     |   4|   0|    4|          0|
    |icmp_ln397_reg_432                |   1|   0|    1|          0|
    |indvar_flatten_fu_110             |   8|   0|    8|          0|
    |nd_fu_106                         |   5|   0|    5|          0|
    |trunc_ln740_reg_436               |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  33|   0|   33|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|  load_graph_Pipeline_VITIS_LOOP_397_1_VITIS_LOOP_398_2|  return value|
|m_axi_mem_AWVALID                                 |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWREADY                                 |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWADDR                                  |  out|   64|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWID                                    |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWLEN                                   |  out|   32|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWSIZE                                  |  out|    3|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWBURST                                 |  out|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWLOCK                                  |  out|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWCACHE                                 |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWPROT                                  |  out|    3|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWQOS                                   |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWREGION                                |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_AWUSER                                  |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WVALID                                  |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WREADY                                  |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WDATA                                   |  out|   32|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WSTRB                                   |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WLAST                                   |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WID                                     |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_WUSER                                   |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARVALID                                 |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARREADY                                 |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARADDR                                  |  out|   64|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARID                                    |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARLEN                                   |  out|   32|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARSIZE                                  |  out|    3|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARBURST                                 |  out|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARLOCK                                  |  out|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARCACHE                                 |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARPROT                                  |  out|    3|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARQOS                                   |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARREGION                                |  out|    4|       m_axi|                                                    mem|       pointer|
|m_axi_mem_ARUSER                                  |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RVALID                                  |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RREADY                                  |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RDATA                                   |   in|   32|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RLAST                                   |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RID                                     |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RUSER                                   |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_RRESP                                   |   in|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_BVALID                                  |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_BREADY                                  |  out|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_BRESP                                   |   in|    2|       m_axi|                                                    mem|       pointer|
|m_axi_mem_BID                                     |   in|    1|       m_axi|                                                    mem|       pointer|
|m_axi_mem_BUSER                                   |   in|    1|       m_axi|                                                    mem|       pointer|
|sext_ln397                                        |   in|   62|     ap_none|                                             sext_ln397|        scalar|
|out_nodes_features_skip_concat_bias_V_0_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_0_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_0|         array|
|out_nodes_features_skip_concat_bias_V_1_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_1_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_1|         array|
|out_nodes_features_skip_concat_bias_V_2_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_2_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_2|         array|
|out_nodes_features_skip_concat_bias_V_3_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_3_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_3|         array|
|out_nodes_features_skip_concat_bias_V_4_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_4_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_4|         array|
|out_nodes_features_skip_concat_bias_V_5_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_5_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_5|         array|
|out_nodes_features_skip_concat_bias_V_6_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_6_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_6|         array|
|out_nodes_features_skip_concat_bias_V_7_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_7_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_7|         array|
|out_nodes_features_skip_concat_bias_V_8_address1  |  out|    7|   ap_memory|                out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_ce1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_we1       |  out|    1|   ap_memory|                out_nodes_features_skip_concat_bias_V_8|         array|
|out_nodes_features_skip_concat_bias_V_8_d1        |  out|   28|   ap_memory|                out_nodes_features_skip_concat_bias_V_8|         array|
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

