<div id="pf2f9" class="pf w0 h0" data-page-no="2f9"><div class="pc pc2f9 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2f9.png"/><div class="t m0 x1d h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws20b">UART<span class="ff7">x</span><span class="ws0">_C4 field descriptions</span></div><div class="t m0 x12c h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x97 h7 y1a7 ff2 fs4 fc0 sc0 ls0">7</div><div class="t m0 x4f h7 y1a8 ff2 fs4 fc0 sc0 ls0">TDMAS</div><div class="t m0 x83 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">Transmitter DMA Select</div><div class="t m0 x83 h7 y1577 ff2 fs4 fc0 sc0 ls0 ws0">TDMAS configures the transmit data register empty flag, TDRE, to generate interrupt or DMA requests if</div><div class="t m0 x83 h7 y1578 ff2 fs4 fc0 sc0 ls0 ws0">TIE is set.</div><div class="t m0 x83 h10 y435d ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">If UART_C2[TIE] is cleared, TDRE DMA and TDRE interrupt request signals are not asserted</span></div><div class="t m0 x3b h7 y371 ff2 fs4 fc0 sc0 ls0 ws0">when the TDRE flag is set, regardless of the state of TDMAS.</div><div class="t m0 x3b h7 y4ea ff2 fs4 fc0 sc0 ls0 ws0">If UART_C2[TIE] and TDMAS are both set, then UART_C2[TCIE] must be cleared, and UART_D</div><div class="t m0 x3b h7 y435e ff2 fs4 fc0 sc0 ls0 ws0">must not be written outside of servicing of a DMA request.</div><div class="t m0 x83 h7 y435f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>If TIE is set and the TDRE flag is set, the TDRE interrupt request signal is asserted to request</div><div class="t m0 x5 h7 y4360 ff2 fs4 fc0 sc0 ls0 ws0">interrupt service.</div><div class="t m0 x83 h7 y4361 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>If TIE is set and the TDRE flag is set, the TDRE DMA request signal is asserted to request a DMA</div><div class="t m0 x5 h7 y4362 ff2 fs4 fc0 sc0 ls0">transfer.</div><div class="t m0 x97 h7 y4363 ff2 fs4 fc0 sc0 ls0">6</div><div class="t m0 x91 h7 y1c14 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y4363 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1c14 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y4364 ff2 fs4 fc0 sc0 ls0">5</div><div class="t m0 x60 h7 y4365 ff2 fs4 fc0 sc0 ls0">RDMAS</div><div class="t m0 x83 h7 y4364 ff2 fs4 fc0 sc0 ls0 ws0">Receiver Full DMA Select</div><div class="t m0 x83 h7 y2b70 ff2 fs4 fc0 sc0 ls0 ws0">RDMAS configures the receiver data register full flag, RDRF, to generate interrupt or DMA requests if RIE</div><div class="t m0 x83 h7 y4366 ff2 fs4 fc0 sc0 ls0 ws0">is set.</div><div class="t m0 x83 h10 y3ad0 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">If RIE is cleared, the RDRF DMA and RDRF interrupt request signals are not asserted when the</span></div><div class="t m0 x3b h7 y3ad1 ff2 fs4 fc0 sc0 ls0 ws0">RDRF flag is set, regardless of the state of RDMAS.</div><div class="t m0 x83 h7 y4367 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>If RIE is set and the RDRF flag is set, the RDRF interrupt request signal is asserted to request</div><div class="t m0 x5 h7 y2a66 ff2 fs4 fc0 sc0 ls0 ws0">interrupt service.</div><div class="t m0 x83 h7 y4368 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>If RIE is set and the RDRF flag is set, the RDRF DMA request signal is asserted to request a DMA</div><div class="t m0 x5 h7 y20b ff2 fs4 fc0 sc0 ls0">transfer.</div><div class="t m0 x97 h7 y20c ff2 fs4 fc0 sc0 ls0">4</div><div class="t m0 x91 h7 y4369 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y20c ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y4369 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y436a ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x91 h7 y436b ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y436a ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y436b ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x1 h7 y436c ff2 fs4 fc0 sc0 ls0">2â€“0</div><div class="t m0 x91 h7 y2fd0 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y436c ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y2fd0 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x9 hd y436d ff1 fs7 fc0 sc0 ls0 ws0">40.3<span class="_ _b"> </span>Functional description</div><div class="t m0 x9 hf y436e ff3 fs5 fc0 sc0 ls0 ws0">The UART allows full-duplex, asynchronous, NRZ serial communication among the</div><div class="t m0 x9 hf y15a7 ff3 fs5 fc0 sc0 ls0 ws0">MCU and remote devices, including other MCUs. The UART comprises a baud rate</div><div class="t m0 x9 hf y15a8 ff3 fs5 fc0 sc0 ls0 ws0">generator, transmitter, and receiver block. The transmitter and receiver operate</div><div class="t m0 x9 hf y15a9 ff3 fs5 fc0 sc0 ls0 ws0">independently, although they use the same baud rate generator. During normal operation,</div><div class="t m0 x9 hf y15aa ff3 fs5 fc0 sc0 ls0 ws0">the MCU monitors the status of the UART, writes the data to be transmitted, and</div><div class="t m0 x9 hf y15ab ff3 fs5 fc0 sc0 ls0 ws0">processes received data. The following describes each of the blocks of the UART.</div><div class="t m0 x21 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 40 Universal Asynchronous Receiver/Transmitter (UART1 and UART2)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>761</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
