#--  Synopsys, Inc.
#--  Version L-2016.09L+ice40
#--  Project file C:\Users\esi\Documents\workspace\icecube2\zipi8\zipi8_Implmnt\run_options.txt
#--  Written on Thu Jul 11 16:15:08 2019


#project files
add_file -vhdl -lib work "src/arith_and_logic_operations.vhd"
add_file -vhdl -lib work "src/decode4_pc_statck.vhd"
add_file -vhdl -lib work "src/decode4_strobes_enables.vhd"
add_file -vhdl -lib work "src/decode4alu.vhd"
add_file -vhdl -lib work "src/flags.vhd"
add_file -vhdl -lib work "src/mux_outputs_from_alu_spm_input_ports.vhd"
add_file -vhdl -lib work "src/program_counter.vhd"
add_file -vhdl -lib work "src/register_bank_control.vhd"
add_file -vhdl -lib work "src/sel_of_2nd_op_to_alu_and_port_id.vhd"
add_file -vhdl -lib work "src/sel_of_out_port_value.vhd"
add_file -vhdl -lib work "src/shift_and_rotate_operations.vhd"
add_file -vhdl -lib work "src/spm_with_output_reg.vhd"
add_file -vhdl -lib work "src/stack.vhd"
add_file -vhdl -lib work "src/state_machine.vhd"
add_file -vhdl -lib work "src/two_banks_of_16_gp_reg.vhd"
add_file -vhdl -lib work "src/x12_bit_program_address_generator.vhd"
add_file -vhdl -lib work "src/zipi8.vhd"
add_file -vhdl -lib work "src/program_memory.vhd"
add_file -vhdl -lib work "src/ram.vhd"
add_file -vhdl -lib work "src/ram_rw.vhd"
add_file -vhdl -lib work "src/top.vhd"
add_file -constraint "constraints/timing.sdc"



#implementation: "zipi8_Implmnt"
impl -add zipi8_Implmnt -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1

#device options
set_option -technology SBTiCE40
set_option -part iCE40LP1K
set_option -package QN84
set_option -speed_grade ""
set_option -part_companion ""

#compilation/mapping options

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# Lattice iCE40
set_option -maxfan 10000
set_option -rw_check_on_ram 0
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 1
set_option -run_prop_extract 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 0

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "zipi8_Implmnt/zipi8.edf"
impl -active "zipi8_Implmnt"
