[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysBigSimAmber23/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_alu.v:43:1: No timescale set for "a23_alu".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift.v:42:1: No timescale set for "a23_barrel_shift".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:46:1: No timescale set for "a23_barrel_shift_fpga".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:48:1: No timescale set for "a23_cache".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_coprocessor.v:41:1: No timescale set for "a23_coprocessor".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_core.v:43:1: No timescale set for "a23_core".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_decode.v:44:1: No timescale set for "a23_decode".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_decompile.v:45:1: No timescale set for "a23_decompile".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_execute.v:46:1: No timescale set for "a23_execute".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_fetch.v:45:1: No timescale set for "a23_fetch".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_multiply.v:56:1: No timescale set for "a23_multiply".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_ram_register_bank.v:44:1: No timescale set for "a23_ram_register_bank".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_register_bank.v:44:1: No timescale set for "a23_register_bank".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_wishbone.v:58:1: No timescale set for "a23_wishbone".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/generic_sram_byte_en.v:43:1: No timescale set for "generic_sram_byte_en".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/generic_sram_line_en.v:42:1: No timescale set for "generic_sram_line_en".

[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/sim/bench.v:2:1: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_alu.v:43:1: Compile module "work@a23_alu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift.v:42:1: Compile module "work@a23_barrel_shift".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:46:1: Compile module "work@a23_barrel_shift_fpga".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:48:1: Compile module "work@a23_cache".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_coprocessor.v:41:1: Compile module "work@a23_coprocessor".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_core.v:43:1: Compile module "work@a23_core".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_decode.v:44:1: Compile module "work@a23_decode".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_decompile.v:45:1: Compile module "work@a23_decompile".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_execute.v:46:1: Compile module "work@a23_execute".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_fetch.v:45:1: Compile module "work@a23_fetch".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_multiply.v:56:1: Compile module "work@a23_multiply".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_ram_register_bank.v:44:1: Compile module "work@a23_ram_register_bank".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_register_bank.v:44:1: Compile module "work@a23_register_bank".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_wishbone.v:58:1: Compile module "work@a23_wishbone".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/generic_sram_byte_en.v:43:1: Compile module "work@generic_sram_byte_en".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/generic_sram_line_en.v:42:1: Compile module "work@generic_sram_line_en".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/sim/bench.v:2:1: Compile module "work@testbench".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_alu.v:51:29: Implicit port type (wire) for "o_out",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift.v:50:29: Implicit port type (wire) for "o_out",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:54:29: Implicit port type (wire) for "o_out",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:97:37: Implicit port type (wire) for "o_read_data",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_coprocessor.v:58:29: Implicit port type (wire) for "o_cache_enable",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_core.v:53:29: Implicit port type (wire) for "o_wb_adr",
there are 5 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_decode.v:82:29: Implicit port type (wire) for "o_rm_sel_nxt",
there are 8 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_execute.v:64:29: Implicit port type (wire) for "o_address_nxt",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_fetch.v:54:29: Implicit port type (wire) for "o_read_data",
there are 7 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_multiply.v:65:29: Implicit port type (wire) for "o_out",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_ram_register_bank.v:69:29: Implicit port type (wire) for "o_rm",
there are 4 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_register_bank.v:71:29: Implicit port type (wire) for "o_rm",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_wishbone.v:70:29: Implicit port type (wire) for "o_stall".

[INF:EL0526] Design Elaboration...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:46:1: Compile module "work@a23_barrel_shift_fpga".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:46:1: Compile module "work@a23_barrel_shift_fpga".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:166:2: Compile generate block "work@a23_barrel_shift_fpga.netgen[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[0].net[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:166:2: Compile generate block "work@a23_barrel_shift_fpga.netgen[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[1].net[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:166:2: Compile generate block "work@a23_barrel_shift_fpga.netgen[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[2].net[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:166:2: Compile generate block "work@a23_barrel_shift_fpga.netgen[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[3].net[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:166:2: Compile generate block "work@a23_barrel_shift_fpga.netgen[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[5]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[6]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[7]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[8]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[9]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[10]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[11]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[12]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[13]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[14]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[15]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[16]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[17]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[18]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[19]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[20]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[21]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[22]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[23]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[24]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[25]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[26]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[27]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[28]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[29]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[30]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:170:3: Compile generate block "work@a23_barrel_shift_fpga.netgen[4].net[31]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:180:2: Compile generate block "work@a23_barrel_shift_fpga.router[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:180:2: Compile generate block "work@a23_barrel_shift_fpga.router[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:180:2: Compile generate block "work@a23_barrel_shift_fpga.router[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:180:2: Compile generate block "work@a23_barrel_shift_fpga.router[4]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:513:31: Compile generate block "work@testbench.UUT.u_fetch.u_cache.rams[0]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/generic_sram_line_en.v:60:27: Compile generate block "work@testbench.UUT.u_fetch.u_cache.rams[0].u_tag.init0".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:513:31: Compile generate block "work@testbench.UUT.u_fetch.u_cache.rams[1]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/generic_sram_line_en.v:60:27: Compile generate block "work@testbench.UUT.u_fetch.u_cache.rams[1].u_tag.init0".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:513:31: Compile generate block "work@testbench.UUT.u_fetch.u_cache.rams[2]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/generic_sram_line_en.v:60:27: Compile generate block "work@testbench.UUT.u_fetch.u_cache.rams[2].u_tag.init0".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:513:31: Compile generate block "work@testbench.UUT.u_fetch.u_cache.rams[3]".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/generic_sram_line_en.v:60:27: Compile generate block "work@testbench.UUT.u_fetch.u_cache.rams[3].u_tag.init0".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:604:5: Compile generate block "work@testbench.UUT.u_fetch.u_cache.valid_bits_4ways".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:650:5: Compile generate block "work@testbench.UUT.u_fetch.u_cache.read_data_4ways".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:737:5: Compile generate block "work@testbench.UUT.u_fetch.u_cache.pick_way_4ways".

[INF:CP0335] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_cache.v:871:5: Compile generate block "work@testbench.UUT.u_fetch.u_cache.check_hit_4ways".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_barrel_shift_fpga.v:46:1: Top level module "work@a23_barrel_shift_fpga".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_decompile.v:45:1: Top level module "work@a23_decompile".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/rtl/a23_ram_register_bank.v:44:1: Top level module "work@a23_ram_register_bank".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysBigSim/amber23/sim/bench.v:2:1: Top level module "work@testbench".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 4.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 23.

[NTE:EL0511] Nb leaf instances: 3.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                               206
array_net                                             15
assign_stmt                                           16
assignment                                          1228
begin                                                246
bit_select                                          1789
case_item                                            395
case_stmt                                             26
constant                                           13947
cont_assign                                          685
delay_control                                          3
design                                                 1
event_control                                        210
event_stmt                                             1
event_typespec                                         2
for_stmt                                              15
forever_stmt                                           1
func_call                                            214
function                                              66
gen_if                                                 1
gen_if_else                                           13
gen_region                                             7
gen_scope                                            362
gen_scope_array                                      362
hier_path                                             10
if_else                                               48
if_stmt                                              187
include_file_info                                     21
initial                                               10
int_typespec                                         749
integer_typespec                                      44
integer_var                                           25
io_decl                                               75
logic_net                                           1793
logic_typespec                                      2152
logic_var                                            202
module_inst                                          108
named_begin                                           18
named_event                                            1
operation                                           6135
param_assign                                        1221
parameter                                           1394
part_select                                         1027
port                                                 939
range                                               2449
ref_module                                            18
ref_obj                                             7247
ref_typespec                                        5973
ref_var                                               15
repeat                                                 4
sys_func_call                                         28
var_select                                            45
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysBigSimAmber23/slpp_unit/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 17
[   NOTE] : 22
