/home/engtech/Desktop/Openlane_v2/memristor/lvs/user_project_wrapper/defines.v
/home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_proj_example.v
/home/engtech/Desktop/Openlane_v2/memristor/verilog/gl/user_project_wrapper.v
