<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICR_VPENDBASER</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICR_VPENDBASER, Virtual Redistributor LPI Pending Table Base Address Register</h1><p>The GICR_VPENDBASER characteristics are:</p><h2>Purpose</h2>
          <p>Specifies the base address of the memory that holds the virtual LPI Pending table for the currently scheduled virtual machine.</p>
        <p>This 
        register
       is part of the GIC Redistributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>The effect of a write to this register is not guaranteed to be visible throughout the affinity hierarchy, as indicated by <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.RWP == 0.</p>
        <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
          <p>This register is provided only in GICv4 implementations.</p>
        <h2>Attributes</h2>
          <p>GICR_VPENDBASER is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The GICR_VPENDBASER bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#Valid">Valid</a></td><td class="lr" colspan="1"><a href="#IDAI">IDAI</a></td><td class="lr" colspan="1"><a href="#PendingLast">PendingLast</a></td><td class="lr" colspan="1"><a href="#Dirty">Dirty</a></td><td class="r">0</td><td class="lr" colspan="3"><a href="#OuterCache">OuterCache</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="20"><a href="#Physical_Address">Physical_Address</a></td></tr><tr class="firstrow"><td class="lr" colspan="16"><a href="#Physical_Address">Physical_Address</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#Shareability">Shareability</a></td><td class="lr" colspan="3"><a href="#InnerCache">InnerCache</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="Valid">Valid, bit [63]
              </h4>
              <p>This bit controls whether the virtual LPI Pending table is valid:</p>
            <table class="valuetable"><tr><th>Valid</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The virtual LPI Pending table is not valid. No vPE is scheduled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The virtual LPI Pending table is valid. A vPE is scheduled.</p>
                </td></tr></table>
              <p>Setting GICR_VPENDBASER.Valid == 1 when the associated CPU interface does not implement GICv4 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Software can determine whether a PE supports GICv3 or GICv4 by reading <span class="xref">ID_AA64PFR0_EL1</span>.</p>
              </div>
            
              <p>Writing a new value to any bit of GICR_VPENDBASER, other than GICR_VPENDBASER.Valid, when GICR_VPENDBASER.Valid==1 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="IDAI">IDAI, bit [62]
              </h4>
              <p>Implementation Defined Area Invalid. Indicates whether the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> area in the virtual LPI Pending table is valid:</p>
            <table class="valuetable"><tr><th>IDAI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> area is valid.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> area is invalid and all pending interrupt information is held in the architecturally defined part of the virtual LPI Pending table.</p>
                </td></tr></table>
              <p>For more information, see <span class="xref">LPI Pending tables</span> and <span class="xref">Virtual LPI Configuration tables and virtual LPI Pending tables</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="PendingLast">PendingLast, bit [61]
              </h4>
              <p>Indicates whether there are pending and enabled interrupts for the last scheduled vPE.</p>
            
              <p>This value is set by the implementation when GICR_VPENDBASER.Valid has been written from 1 to 0 and is otherwise <span class="arm-defined-word">UNKNOWN</span>.</p>
            <table class="valuetable"><tr><th>PendingLast</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>There are no pending and enabled interrupts for the last scheduled vPE.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>There is at least one pending interrupt for the last scheduled vPE. It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this bit is set when the only pending interrupts for the last scheduled vPE are not enabled.</p>
                
                  <p>ARM deprecates setting PendingLast to 1 when the only pending interrupts for the last scheduled virtual machine are not enabled.</p>
                </td></tr></table>
              <p>When the GICR_VPENDBASER.Valid bit is written from 0 to 1, then the state of this bit indicates to the hardware whether the virtual LPI Pending table contains no pending interrupts:</p>
            
              <ul>
                <li>
                  <span class="binarynumber">0b0</span>: The virtual LPI Pending table is known to be zero, and so the virtual LPI Pending table does not need to be read by hardware to determine which pending interrupts are present.
                </li>
                <li>
                  <span class="binarynumber">0b1</span>: The virtual LPI Pending table is not known to be zero, and so the hardware must read the virtual LPI Pending table to determine which pending interrupts are present.
                </li>
              </ul>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="Dirty">Dirty, bit [60]
              </h4>
              <p>Read-only. Indicates whether there are any virtual LPIs for the last scheduled vPE that have not completed. This field is used only when GICR_VPENDBASER.Valid==0, and is otherwise <span class="arm-defined-word">UNKNOWN</span>:</p>
            <table class="valuetable"><tr><th>Dirty</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>There are no uncompleted virtual LPIs for the last scheduled vPE.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>There is at least one uncompleted virtual LPI for the last scheduled vPE.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>When GICR_VPENDBASER.Valid == 0, the Redistributor must ensure any outstanding pending virtual interrupts are cleared from the CPU interface.</p>
              </div>
            
              <p>Writing to GICR_VPENDBASER when GICR_VPENDBASER.Dirty==1 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bit [59]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="OuterCache">OuterCache, bits [58:56]
                  </h4>
              <p>Indicates the Outer Cacheability attributes of accesses to virtual LPI Pending tables of vPEs targeting this Redistributor. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>OuterCache</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>Memory type defined in InnerCache field. For Normal memory, Outer Cacheability is the same as Inner Cacheability.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>Normal Outer Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>Normal Outer Cacheable Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>Normal Outer Cacheable Write-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">110</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">111</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-allocate, Write-back.</p>
                </td></tr></table>
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.</p>
            
              <p>The Cacheability, Outer Cacheability and Shareability fields are used for accesses to the virtual LPI Pending table of resident and non-resident vPEs.</p>
            
              <p>If the OuterCacheabilty attribute of the virtual LPI Pending tables that are associated with vPEs targeting the same Redistributor are different, behavior is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [55:52]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Physical_Address">Physical_Address, bits [51:16]
                  </h4>
              <p>Bits [51:16] of the physical address containing the virtual LPI Pending table.</p>
            
              <p>In implementations supporting fewer than 52 bits of physical address, unimplemented upper bits are RAZ/WI.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [15:12]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Shareability">Shareability, bits [11:10]
                  </h4>
              <p>Indicates the Shareability attributes of accesses to the virtual LPI Pending table. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>Shareability</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Non-shareable.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Inner Shareable.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Outer Shareable.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Reserved. Treated as <span class="binarynumber">00</span>.</p>
                </td></tr></table>
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.</p>
            
              <p>The Cacheability, Outer Cacheability and Shareability fields are used for accesses to the virtual LPI Pending table of resident and non-resident vPEs.</p>
            
              <p>If the Shareability attribute of the virtual LPI Pending tables that are associated with vPEs targeting the same Redistributor are different, behavior is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="InnerCache">InnerCache, bits [9:7]
                  </h4>
              <p>Indicates the Inner Cacheability attributes of accesses to the virtual LPI Pending table. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>InnerCache</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>Device-nGnRnE.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>Normal Inner Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>Normal Inner Cacheable Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>Normal Inner Cacheable Write-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">110</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">111</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-allocate, Write-back.</p>
                </td></tr></table>
              <p>The Cacheability, Outer Cacheability and Shareability fields are used for accesses to the virtual LPI Pending table of resident and non-resident vPEs.</p>
            
              <p>If the InnerCacheabilty attribute of the virtual LPI Pending tables that are associated with vPEs targeting the same Redistributor are different, behavior is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [6:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h2>Accessing the GICR_VPENDBASER</h2><p>GICR_VPENDBASER can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>GIC Redistributor</td><td>VLPI_base</td><td><span class="hexnumber">0x0078</span>-<span class="hexnumber">0x007C</span></td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
