Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Nov  7 08:26:56 2017
| Host         : legal-virtual-machine running 64-bit Ubuntu 17.04
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_uart_timing_summary_routed.rpt -rpx top_uart_timing_summary_routed.rpx
| Design       : top_uart
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.933     -121.907                    106                 6352        0.085        0.000                      0                 6352        3.750        0.000                       0                   952  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.933     -121.907                    106                 6352        0.085        0.000                      0                 6352        3.750        0.000                       0                   952  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          106  Failing Endpoints,  Worst Slack       -3.933ns,  Total Violation     -121.907ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.933ns  (required time - arrival time)
  Source:                 rcv/merger/MERGED_DATA_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/rgb_out_cr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.881ns  (logic 9.168ns (66.048%)  route 4.713ns (33.952%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.621     5.224    rcv/merger/CLK_IBUF_BUFG
    SLICE_X56Y64         FDCE                                         r  rcv/merger/MERGED_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.518     5.742 r  rcv/merger/MERGED_DATA_reg[14]/Q
                         net (fo=4, routed)           0.565     6.306    module/Q[14]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.147 f  module/multOp__0/P[0]
                         net (fo=2, routed)           0.514    10.662    module/multOp__0_n_105
    SLICE_X59Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.786 r  module/minusOp_i_17/O
                         net (fo=1, routed)           0.474    11.260    module/minusOp_i_17_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.855 r  module/minusOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.855    module/minusOp_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  module/minusOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    module/minusOp_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  module/minusOp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.089    module/minusOp_i_2_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.412 r  module/minusOp_i_1/O[1]
                         net (fo=1, routed)           0.601    13.012    module/minusOp_i_1_n_6
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    13.850 r  module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.850    module/minusOp_carry_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.964    module/minusOp_carry__0_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.298 r  module/minusOp_carry__1/O[1]
                         net (fo=25, routed)          0.865    15.164    module/minusOp_carry__1_n_6
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_C[42]_P[16])
                                                      1.999    17.163 f  module/minusOp/P[16]
                         net (fo=6, routed)           1.075    18.238    module/minusOp_n_89
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    18.362 r  module/rgb_out_cr[7]_i_2/O
                         net (fo=3, routed)           0.618    18.981    module/rgb_out_cr[7]_i_2_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I1_O)        0.124    19.105 r  module/rgb_out_cr[7]_i_1/O
                         net (fo=1, routed)           0.000    19.105    module/rgb_out_cr[7]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  module/rgb_out_cr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.494    14.917    module/CLK_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  module/rgb_out_cr_reg[7]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X61Y73         FDRE (Setup_fdre_C_D)        0.031    15.171    module/rgb_out_cr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -19.105    
  -------------------------------------------------------------------
                         slack                                 -3.933    

Slack (VIOLATED) :        -3.629ns  (required time - arrival time)
  Source:                 rcv/merger/MERGED_DATA_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/rgb_out_cr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.576ns  (logic 9.168ns (67.529%)  route 4.408ns (32.471%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.621     5.224    rcv/merger/CLK_IBUF_BUFG
    SLICE_X56Y64         FDCE                                         r  rcv/merger/MERGED_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.518     5.742 r  rcv/merger/MERGED_DATA_reg[14]/Q
                         net (fo=4, routed)           0.565     6.306    module/Q[14]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.147 f  module/multOp__0/P[0]
                         net (fo=2, routed)           0.514    10.662    module/multOp__0_n_105
    SLICE_X59Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.786 r  module/minusOp_i_17/O
                         net (fo=1, routed)           0.474    11.260    module/minusOp_i_17_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.855 r  module/minusOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.855    module/minusOp_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  module/minusOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    module/minusOp_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  module/minusOp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.089    module/minusOp_i_2_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.412 r  module/minusOp_i_1/O[1]
                         net (fo=1, routed)           0.601    13.012    module/minusOp_i_1_n_6
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    13.850 r  module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.850    module/minusOp_carry_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.964    module/minusOp_carry__0_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.298 r  module/minusOp_carry__1/O[1]
                         net (fo=25, routed)          0.865    15.164    module/minusOp_carry__1_n_6
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_C[42]_P[16])
                                                      1.999    17.163 f  module/minusOp/P[16]
                         net (fo=6, routed)           1.075    18.238    module/minusOp_n_89
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    18.362 r  module/rgb_out_cr[7]_i_2/O
                         net (fo=3, routed)           0.314    18.676    module/rgb_out_cr[7]_i_2_n_0
    SLICE_X59Y73         LUT2 (Prop_lut2_I0_O)        0.124    18.800 r  module/rgb_out_cr[5]_i_1/O
                         net (fo=1, routed)           0.000    18.800    module/rgb_out_cr[5]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  module/rgb_out_cr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.494    14.917    module/CLK_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  module/rgb_out_cr_reg[5]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X59Y73         FDRE (Setup_fdre_C_D)        0.031    15.171    module/rgb_out_cr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -18.800    
  -------------------------------------------------------------------
                         slack                                 -3.629    

Slack (VIOLATED) :        -3.624ns  (required time - arrival time)
  Source:                 rcv/merger/MERGED_DATA_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/rgb_out_cr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.572ns  (logic 9.168ns (67.549%)  route 4.404ns (32.451%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.621     5.224    rcv/merger/CLK_IBUF_BUFG
    SLICE_X56Y64         FDCE                                         r  rcv/merger/MERGED_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.518     5.742 r  rcv/merger/MERGED_DATA_reg[14]/Q
                         net (fo=4, routed)           0.565     6.306    module/Q[14]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.147 f  module/multOp__0/P[0]
                         net (fo=2, routed)           0.514    10.662    module/multOp__0_n_105
    SLICE_X59Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.786 r  module/minusOp_i_17/O
                         net (fo=1, routed)           0.474    11.260    module/minusOp_i_17_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.855 r  module/minusOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.855    module/minusOp_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  module/minusOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    module/minusOp_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  module/minusOp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.089    module/minusOp_i_2_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.412 r  module/minusOp_i_1/O[1]
                         net (fo=1, routed)           0.601    13.012    module/minusOp_i_1_n_6
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    13.850 r  module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.850    module/minusOp_carry_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.964    module/minusOp_carry__0_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.298 r  module/minusOp_carry__1/O[1]
                         net (fo=25, routed)          0.865    15.164    module/minusOp_carry__1_n_6
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_C[42]_P[16])
                                                      1.999    17.163 f  module/minusOp/P[16]
                         net (fo=6, routed)           1.075    18.238    module/minusOp_n_89
    SLICE_X59Y73         LUT6 (Prop_lut6_I3_O)        0.124    18.362 r  module/rgb_out_cr[7]_i_2/O
                         net (fo=3, routed)           0.310    18.672    module/rgb_out_cr[7]_i_2_n_0
    SLICE_X61Y73         LUT3 (Prop_lut3_I1_O)        0.124    18.796 r  module/rgb_out_cr[6]_i_1/O
                         net (fo=1, routed)           0.000    18.796    module/rgb_out_cr[6]_i_1_n_0
    SLICE_X61Y73         FDRE                                         r  module/rgb_out_cr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.494    14.917    module/CLK_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  module/rgb_out_cr_reg[6]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.140    
    SLICE_X61Y73         FDRE (Setup_fdre_C_D)        0.032    15.172    module/rgb_out_cr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -18.796    
  -------------------------------------------------------------------
                         slack                                 -3.624    

Slack (VIOLATED) :        -3.472ns  (required time - arrival time)
  Source:                 rcv/merger/MERGED_DATA_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/rgb_out_cb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.415ns  (logic 9.093ns (67.782%)  route 4.322ns (32.218%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.627     5.230    rcv/merger/CLK_IBUF_BUFG
    SLICE_X61Y61         FDCE                                         r  rcv/merger/MERGED_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  rcv/merger/MERGED_DATA_reg[13]/Q
                         net (fo=4, routed)           0.628     6.313    module/Q[13]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    10.154 f  module/multOp/P[0]
                         net (fo=2, routed)           0.627    10.781    module/multOp_n_105
    SLICE_X56Y65         LUT1 (Prop_lut1_I0_O)        0.124    10.905 r  module/plusOp__1_i_17/O
                         net (fo=1, routed)           0.190    11.095    module/plusOp__1_i_17_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.675 r  module/plusOp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.675    module/plusOp__1_i_4_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.789 r  module/plusOp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.789    module/plusOp__1_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.903 r  module/plusOp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.903    module/plusOp__1_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.017 r  module/plusOp__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    module/plusOp__1_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.351 r  module/i__carry_i_5/O[1]
                         net (fo=1, routed)           0.441    12.793    rcv/merger/multOp[1]
    SLICE_X53Y69         LUT2 (Prop_lut2_I1_O)        0.303    13.096 r  rcv/merger/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.096    module/MERGED_DATA_reg[22][0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.628 r  module/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.628    module/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.962 r  module/plusOp_inferred__0/i__carry__1/O[1]
                         net (fo=25, routed)          0.888    14.850    module/PCIN[23]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[35]_P[17])
                                                      1.999    16.849 f  module/plusOp__1/P[17]
                         net (fo=5, routed)           1.240    18.089    module/plusOp__1_n_88
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    18.213 r  module/rgb_out_cb[7]_i_2/O
                         net (fo=3, routed)           0.308    18.521    module/rgb_out_cb[7]_i_2_n_0
    SLICE_X55Y66         LUT2 (Prop_lut2_I0_O)        0.124    18.645 r  module/rgb_out_cb[5]_i_1/O
                         net (fo=1, routed)           0.000    18.645    module/rgb_out_cb[5]_i_1_n_0
    SLICE_X55Y66         FDRE                                         r  module/rgb_out_cb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.497    14.920    module/CLK_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  module/rgb_out_cb_reg[5]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)        0.029    15.172    module/rgb_out_cb_reg[5]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -18.645    
  -------------------------------------------------------------------
                         slack                                 -3.472    

Slack (VIOLATED) :        -3.467ns  (required time - arrival time)
  Source:                 rcv/merger/MERGED_DATA_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/rgb_out_cb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.412ns  (logic 9.093ns (67.797%)  route 4.319ns (32.203%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.627     5.230    rcv/merger/CLK_IBUF_BUFG
    SLICE_X61Y61         FDCE                                         r  rcv/merger/MERGED_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  rcv/merger/MERGED_DATA_reg[13]/Q
                         net (fo=4, routed)           0.628     6.313    module/Q[13]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    10.154 f  module/multOp/P[0]
                         net (fo=2, routed)           0.627    10.781    module/multOp_n_105
    SLICE_X56Y65         LUT1 (Prop_lut1_I0_O)        0.124    10.905 r  module/plusOp__1_i_17/O
                         net (fo=1, routed)           0.190    11.095    module/plusOp__1_i_17_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.675 r  module/plusOp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.675    module/plusOp__1_i_4_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.789 r  module/plusOp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.789    module/plusOp__1_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.903 r  module/plusOp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.903    module/plusOp__1_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.017 r  module/plusOp__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    module/plusOp__1_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.351 r  module/i__carry_i_5/O[1]
                         net (fo=1, routed)           0.441    12.793    rcv/merger/multOp[1]
    SLICE_X53Y69         LUT2 (Prop_lut2_I1_O)        0.303    13.096 r  rcv/merger/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.096    module/MERGED_DATA_reg[22][0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.628 r  module/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.628    module/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.962 r  module/plusOp_inferred__0/i__carry__1/O[1]
                         net (fo=25, routed)          0.888    14.850    module/PCIN[23]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[35]_P[17])
                                                      1.999    16.849 f  module/plusOp__1/P[17]
                         net (fo=5, routed)           1.240    18.089    module/plusOp__1_n_88
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    18.213 r  module/rgb_out_cb[7]_i_2/O
                         net (fo=3, routed)           0.305    18.518    module/rgb_out_cb[7]_i_2_n_0
    SLICE_X55Y66         LUT3 (Prop_lut3_I1_O)        0.124    18.642 r  module/rgb_out_cb[6]_i_1/O
                         net (fo=1, routed)           0.000    18.642    module/rgb_out_cb[6]_i_1_n_0
    SLICE_X55Y66         FDRE                                         r  module/rgb_out_cb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.497    14.920    module/CLK_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  module/rgb_out_cb_reg[6]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X55Y66         FDRE (Setup_fdre_C_D)        0.031    15.174    module/rgb_out_cb_reg[6]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -18.642    
  -------------------------------------------------------------------
                         slack                                 -3.467    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 rcv/merger/MERGED_DATA_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/rgb_out_cb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.410ns  (logic 9.093ns (67.807%)  route 4.317ns (32.193%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.627     5.230    rcv/merger/CLK_IBUF_BUFG
    SLICE_X61Y61         FDCE                                         r  rcv/merger/MERGED_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  rcv/merger/MERGED_DATA_reg[13]/Q
                         net (fo=4, routed)           0.628     6.313    module/Q[13]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    10.154 f  module/multOp/P[0]
                         net (fo=2, routed)           0.627    10.781    module/multOp_n_105
    SLICE_X56Y65         LUT1 (Prop_lut1_I0_O)        0.124    10.905 r  module/plusOp__1_i_17/O
                         net (fo=1, routed)           0.190    11.095    module/plusOp__1_i_17_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.675 r  module/plusOp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.675    module/plusOp__1_i_4_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.789 r  module/plusOp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.789    module/plusOp__1_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.903 r  module/plusOp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.903    module/plusOp__1_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.017 r  module/plusOp__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    module/plusOp__1_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.351 r  module/i__carry_i_5/O[1]
                         net (fo=1, routed)           0.441    12.793    rcv/merger/multOp[1]
    SLICE_X53Y69         LUT2 (Prop_lut2_I1_O)        0.303    13.096 r  rcv/merger/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.096    module/MERGED_DATA_reg[22][0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.628 r  module/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.628    module/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.962 r  module/plusOp_inferred__0/i__carry__1/O[1]
                         net (fo=25, routed)          0.888    14.850    module/PCIN[23]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[35]_P[17])
                                                      1.999    16.849 f  module/plusOp__1/P[17]
                         net (fo=5, routed)           1.240    18.089    module/plusOp__1_n_88
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    18.213 r  module/rgb_out_cb[7]_i_2/O
                         net (fo=3, routed)           0.303    18.516    module/rgb_out_cb[7]_i_2_n_0
    SLICE_X53Y66         LUT4 (Prop_lut4_I1_O)        0.124    18.640 r  module/rgb_out_cb[7]_i_1/O
                         net (fo=1, routed)           0.000    18.640    module/rgb_out_cb[7]_i_1_n_0
    SLICE_X53Y66         FDRE                                         r  module/rgb_out_cb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.497    14.920    module/CLK_IBUF_BUFG
    SLICE_X53Y66         FDRE                                         r  module/rgb_out_cb_reg[7]/C
                         clock pessimism              0.259    15.179    
                         clock uncertainty           -0.035    15.143    
    SLICE_X53Y66         FDRE (Setup_fdre_C_D)        0.031    15.174    module/rgb_out_cb_reg[7]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -18.640    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.162ns  (required time - arrival time)
  Source:                 rcv/merger/MERGED_DATA_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/rgb_out_cr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.122ns  (logic 9.044ns (68.923%)  route 4.078ns (31.077%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.621     5.224    rcv/merger/CLK_IBUF_BUFG
    SLICE_X56Y64         FDCE                                         r  rcv/merger/MERGED_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.518     5.742 r  rcv/merger/MERGED_DATA_reg[14]/Q
                         net (fo=4, routed)           0.565     6.306    module/Q[14]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.147 f  module/multOp__0/P[0]
                         net (fo=2, routed)           0.514    10.662    module/multOp__0_n_105
    SLICE_X59Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.786 r  module/minusOp_i_17/O
                         net (fo=1, routed)           0.474    11.260    module/minusOp_i_17_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.855 r  module/minusOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.855    module/minusOp_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  module/minusOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    module/minusOp_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  module/minusOp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.089    module/minusOp_i_2_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.412 r  module/minusOp_i_1/O[1]
                         net (fo=1, routed)           0.601    13.012    module/minusOp_i_1_n_6
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    13.850 r  module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.850    module/minusOp_carry_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.964    module/minusOp_carry__0_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.298 r  module/minusOp_carry__1/O[1]
                         net (fo=25, routed)          0.865    15.164    module/minusOp_carry__1_n_6
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_C[42]_P[20])
                                                      1.999    17.163 r  module/minusOp/P[20]
                         net (fo=2, routed)           1.059    18.222    module/minusOp_n_85
    SLICE_X57Y74         LUT6 (Prop_lut6_I5_O)        0.124    18.346 r  module/rgb_out_cr[4]_i_1/O
                         net (fo=1, routed)           0.000    18.346    module/rgb_out_cr[4]_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  module/rgb_out_cr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.488    14.911    module/CLK_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  module/rgb_out_cr_reg[4]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.032    15.183    module/rgb_out_cr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -18.346    
  -------------------------------------------------------------------
                         slack                                 -3.162    

Slack (VIOLATED) :        -3.124ns  (required time - arrival time)
  Source:                 rcv/merger/MERGED_DATA_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/rgb_out_cb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.065ns  (logic 8.969ns (68.651%)  route 4.096ns (31.349%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.627     5.230    rcv/merger/CLK_IBUF_BUFG
    SLICE_X61Y61         FDCE                                         r  rcv/merger/MERGED_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDCE (Prop_fdce_C_Q)         0.456     5.686 r  rcv/merger/MERGED_DATA_reg[13]/Q
                         net (fo=4, routed)           0.628     6.313    module/Q[13]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[5]_P[0])
                                                      3.841    10.154 f  module/multOp/P[0]
                         net (fo=2, routed)           0.627    10.781    module/multOp_n_105
    SLICE_X56Y65         LUT1 (Prop_lut1_I0_O)        0.124    10.905 r  module/plusOp__1_i_17/O
                         net (fo=1, routed)           0.190    11.095    module/plusOp__1_i_17_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.675 r  module/plusOp__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.675    module/plusOp__1_i_4_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.789 r  module/plusOp__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.789    module/plusOp__1_i_3_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.903 r  module/plusOp__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.903    module/plusOp__1_i_2_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.017 r  module/plusOp__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.017    module/plusOp__1_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.351 r  module/i__carry_i_5/O[1]
                         net (fo=1, routed)           0.441    12.793    rcv/merger/multOp[1]
    SLICE_X53Y69         LUT2 (Prop_lut2_I1_O)        0.303    13.096 r  rcv/merger/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.096    module/MERGED_DATA_reg[22][0]
    SLICE_X53Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.628 r  module/plusOp_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.628    module/plusOp_inferred__0/i__carry__0_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.962 r  module/plusOp_inferred__0/i__carry__1/O[1]
                         net (fo=25, routed)          0.888    14.850    module/PCIN[23]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_C[35]_P[15])
                                                      1.999    16.849 r  module/plusOp__1/P[15]
                         net (fo=6, routed)           1.322    18.170    module/plusOp__1_n_90
    SLICE_X55Y69         LUT6 (Prop_lut6_I2_O)        0.124    18.294 r  module/rgb_out_cb[4]_i_1/O
                         net (fo=1, routed)           0.000    18.294    module/rgb_out_cb[4]_i_1_n_0
    SLICE_X55Y69         FDRE                                         r  module/rgb_out_cb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.493    14.916    module/CLK_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  module/rgb_out_cb_reg[4]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.139    
    SLICE_X55Y69         FDRE (Setup_fdre_C_D)        0.031    15.170    module/rgb_out_cb_reg[4]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -18.294    
  -------------------------------------------------------------------
                         slack                                 -3.124    

Slack (VIOLATED) :        -3.118ns  (required time - arrival time)
  Source:                 rcv/merger/MERGED_DATA_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/rgb_out_cr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.077ns  (logic 9.044ns (69.160%)  route 4.033ns (30.840%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.621     5.224    rcv/merger/CLK_IBUF_BUFG
    SLICE_X56Y64         FDCE                                         r  rcv/merger/MERGED_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.518     5.742 r  rcv/merger/MERGED_DATA_reg[14]/Q
                         net (fo=4, routed)           0.565     6.306    module/Q[14]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.147 f  module/multOp__0/P[0]
                         net (fo=2, routed)           0.514    10.662    module/multOp__0_n_105
    SLICE_X59Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.786 r  module/minusOp_i_17/O
                         net (fo=1, routed)           0.474    11.260    module/minusOp_i_17_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.855 r  module/minusOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.855    module/minusOp_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  module/minusOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    module/minusOp_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  module/minusOp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.089    module/minusOp_i_2_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.412 r  module/minusOp_i_1/O[1]
                         net (fo=1, routed)           0.601    13.012    module/minusOp_i_1_n_6
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    13.850 r  module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.850    module/minusOp_carry_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.964    module/minusOp_carry__0_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.298 r  module/minusOp_carry__1/O[1]
                         net (fo=25, routed)          0.865    15.164    module/minusOp_carry__1_n_6
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_C[42]_P[18])
                                                      1.999    17.163 r  module/minusOp/P[18]
                         net (fo=4, routed)           1.014    18.177    module/minusOp_n_87
    SLICE_X57Y74         LUT5 (Prop_lut5_I0_O)        0.124    18.301 r  module/rgb_out_cr[3]_i_1/O
                         net (fo=1, routed)           0.000    18.301    module/rgb_out_cr[3]_i_1_n_0
    SLICE_X57Y74         FDRE                                         r  module/rgb_out_cr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.488    14.911    module/CLK_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  module/rgb_out_cr_reg[3]/C
                         clock pessimism              0.276    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y74         FDRE (Setup_fdre_C_D)        0.031    15.182    module/rgb_out_cr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -18.301    
  -------------------------------------------------------------------
                         slack                                 -3.118    

Slack (VIOLATED) :        -3.011ns  (required time - arrival time)
  Source:                 rcv/merger/MERGED_DATA_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            module/rgb_out_cr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.957ns  (logic 9.044ns (69.801%)  route 3.913ns (30.199%))
  Logic Levels:           11  (CARRY4=7 DSP48E1=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.621     5.224    rcv/merger/CLK_IBUF_BUFG
    SLICE_X56Y64         FDCE                                         r  rcv/merger/MERGED_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDCE (Prop_fdce_C_Q)         0.518     5.742 r  rcv/merger/MERGED_DATA_reg[14]/Q
                         net (fo=4, routed)           0.565     6.306    module/Q[14]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    10.147 f  module/multOp__0/P[0]
                         net (fo=2, routed)           0.514    10.662    module/multOp__0_n_105
    SLICE_X59Y60         LUT1 (Prop_lut1_I0_O)        0.124    10.786 r  module/minusOp_i_17/O
                         net (fo=1, routed)           0.474    11.260    module/minusOp_i_17_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.855 r  module/minusOp_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.855    module/minusOp_i_4_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.972 r  module/minusOp_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.972    module/minusOp_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.089 r  module/minusOp_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.089    module/minusOp_i_2_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.412 r  module/minusOp_i_1/O[1]
                         net (fo=1, routed)           0.601    13.012    module/minusOp_i_1_n_6
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    13.850 r  module/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.850    module/minusOp_carry_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.964 r  module/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.964    module/minusOp_carry__0_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.298 r  module/minusOp_carry__1/O[1]
                         net (fo=25, routed)          0.865    15.164    module/minusOp_carry__1_n_6
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_C[42]_P[15])
                                                      1.999    17.163 r  module/minusOp/P[15]
                         net (fo=6, routed)           0.894    18.057    module/minusOp_n_90
    SLICE_X59Y74         LUT4 (Prop_lut4_I1_O)        0.124    18.181 r  module/rgb_out_cr[2]_i_1/O
                         net (fo=1, routed)           0.000    18.181    module/rgb_out_cr[2]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  module/rgb_out_cr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         1.492    14.915    module/CLK_IBUF_BUFG
    SLICE_X59Y74         FDRE                                         r  module/rgb_out_cr_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.138    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)        0.031    15.169    module/rgb_out_cr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -18.181    
  -------------------------------------------------------------------
                         slack                                 -3.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rcv/receiver/dat_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcv/merger/MERGED_DATA_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.805%)  route 0.276ns (66.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.564     1.483    rcv/receiver/CLK_IBUF_BUFG
    SLICE_X51Y58         FDRE                                         r  rcv/receiver/dat_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  rcv/receiver/dat_reg[7]/Q
                         net (fo=1, routed)           0.276     1.900    rcv/merger/dat_reg[7][7]
    SLICE_X57Y56         FDCE                                         r  rcv/merger/MERGED_DATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.835     2.000    rcv/merger/CLK_IBUF_BUFG
    SLICE_X57Y56         FDCE                                         r  rcv/merger/MERGED_DATA_reg[23]/C
                         clock pessimism             -0.250     1.749    
    SLICE_X57Y56         FDCE (Hold_fdce_C_D)         0.066     1.815    rcv/merger/MERGED_DATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 snd/transmitter/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/transmitter/FIFO_reg_2048_2111_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.849%)  route 0.288ns (67.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.553     1.472    snd/transmitter/CLK_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  snd/transmitter/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  snd/transmitter/write_index_reg[1]/Q
                         net (fo=322, routed)         0.288     1.902    snd/transmitter/FIFO_reg_2048_2111_0_2/ADDRD1
    SLICE_X50Y74         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.819     1.984    snd/transmitter/FIFO_reg_2048_2111_0_2/WCLK
    SLICE_X50Y74         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X50Y74         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.813    snd/transmitter/FIFO_reg_2048_2111_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 snd/transmitter/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/transmitter/FIFO_reg_2048_2111_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.849%)  route 0.288ns (67.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.553     1.472    snd/transmitter/CLK_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  snd/transmitter/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  snd/transmitter/write_index_reg[1]/Q
                         net (fo=322, routed)         0.288     1.902    snd/transmitter/FIFO_reg_2048_2111_0_2/ADDRD1
    SLICE_X50Y74         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.819     1.984    snd/transmitter/FIFO_reg_2048_2111_0_2/WCLK
    SLICE_X50Y74         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_0_2/RAMB/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X50Y74         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.813    snd/transmitter/FIFO_reg_2048_2111_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 snd/transmitter/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/transmitter/FIFO_reg_2048_2111_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.849%)  route 0.288ns (67.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.553     1.472    snd/transmitter/CLK_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  snd/transmitter/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  snd/transmitter/write_index_reg[1]/Q
                         net (fo=322, routed)         0.288     1.902    snd/transmitter/FIFO_reg_2048_2111_0_2/ADDRD1
    SLICE_X50Y74         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.819     1.984    snd/transmitter/FIFO_reg_2048_2111_0_2/WCLK
    SLICE_X50Y74         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_0_2/RAMC/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X50Y74         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.813    snd/transmitter/FIFO_reg_2048_2111_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 snd/transmitter/write_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/transmitter/FIFO_reg_2048_2111_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.849%)  route 0.288ns (67.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.553     1.472    snd/transmitter/CLK_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  snd/transmitter/write_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  snd/transmitter/write_index_reg[1]/Q
                         net (fo=322, routed)         0.288     1.902    snd/transmitter/FIFO_reg_2048_2111_0_2/ADDRD1
    SLICE_X50Y74         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.819     1.984    snd/transmitter/FIFO_reg_2048_2111_0_2/WCLK
    SLICE_X50Y74         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_0_2/RAMD/CLK
                         clock pessimism             -0.479     1.504    
    SLICE_X50Y74         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.813    snd/transmitter/FIFO_reg_2048_2111_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 snd/transmitter/write_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/transmitter/FIFO_reg_2048_2111_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.898%)  route 0.221ns (61.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.553     1.472    snd/transmitter/CLK_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  snd/transmitter/write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  snd/transmitter/write_index_reg[3]/Q
                         net (fo=1026, routed)        0.221     1.835    snd/transmitter/FIFO_reg_2048_2111_3_5/ADDRD3
    SLICE_X46Y75         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.821     1.986    snd/transmitter/FIFO_reg_2048_2111_3_5/WCLK
    SLICE_X46Y75         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_3_5/RAMA/CLK
                         clock pessimism             -0.479     1.506    
    SLICE_X46Y75         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.746    snd/transmitter/FIFO_reg_2048_2111_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 snd/transmitter/write_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/transmitter/FIFO_reg_2048_2111_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.898%)  route 0.221ns (61.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.553     1.472    snd/transmitter/CLK_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  snd/transmitter/write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  snd/transmitter/write_index_reg[3]/Q
                         net (fo=1026, routed)        0.221     1.835    snd/transmitter/FIFO_reg_2048_2111_3_5/ADDRD3
    SLICE_X46Y75         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.821     1.986    snd/transmitter/FIFO_reg_2048_2111_3_5/WCLK
    SLICE_X46Y75         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_3_5/RAMB/CLK
                         clock pessimism             -0.479     1.506    
    SLICE_X46Y75         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.746    snd/transmitter/FIFO_reg_2048_2111_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 snd/transmitter/write_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/transmitter/FIFO_reg_2048_2111_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.898%)  route 0.221ns (61.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.553     1.472    snd/transmitter/CLK_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  snd/transmitter/write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  snd/transmitter/write_index_reg[3]/Q
                         net (fo=1026, routed)        0.221     1.835    snd/transmitter/FIFO_reg_2048_2111_3_5/ADDRD3
    SLICE_X46Y75         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.821     1.986    snd/transmitter/FIFO_reg_2048_2111_3_5/WCLK
    SLICE_X46Y75         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_3_5/RAMC/CLK
                         clock pessimism             -0.479     1.506    
    SLICE_X46Y75         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.746    snd/transmitter/FIFO_reg_2048_2111_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 snd/transmitter/write_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/transmitter/FIFO_reg_2048_2111_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.898%)  route 0.221ns (61.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.553     1.472    snd/transmitter/CLK_IBUF_BUFG
    SLICE_X49Y74         FDRE                                         r  snd/transmitter/write_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y74         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  snd/transmitter/write_index_reg[3]/Q
                         net (fo=1026, routed)        0.221     1.835    snd/transmitter/FIFO_reg_2048_2111_3_5/ADDRD3
    SLICE_X46Y75         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.821     1.986    snd/transmitter/FIFO_reg_2048_2111_3_5/WCLK
    SLICE_X46Y75         RAMD64E                                      r  snd/transmitter/FIFO_reg_2048_2111_3_5/RAMD/CLK
                         clock pessimism             -0.479     1.506    
    SLICE_X46Y75         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.746    snd/transmitter/FIFO_reg_2048_2111_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 snd/transmitter/write_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snd/transmitter/FIFO_reg_3968_4031_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.838%)  route 0.302ns (68.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.554     1.473    snd/transmitter/CLK_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  snd/transmitter/write_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  snd/transmitter/write_index_reg[0]/Q
                         net (fo=1027, routed)        0.302     1.916    snd/transmitter/FIFO_reg_3968_4031_0_2/ADDRD0
    SLICE_X50Y72         RAMD64E                                      r  snd/transmitter/FIFO_reg_3968_4031_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=951, routed)         0.822     1.987    snd/transmitter/FIFO_reg_3968_4031_0_2/WCLK
    SLICE_X50Y72         RAMD64E                                      r  snd/transmitter/FIFO_reg_3968_4031_0_2/RAMA/CLK
                         clock pessimism             -0.479     1.507    
    SLICE_X50Y72         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.817    snd/transmitter/FIFO_reg_3968_4031_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y61    module/o_valid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y69    module/rgb_out_cb_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y69    module/rgb_out_cb_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y68    module/rgb_out_cb_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y69    module/rgb_out_cb_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y69    module/rgb_out_cb_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y66    module/rgb_out_cb_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y66    module/rgb_out_cb_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y66    module/rgb_out_cb_reg[7]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y65    snd/transmitter/FIFO_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y65    snd/transmitter/FIFO_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y65    snd/transmitter/FIFO_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y65    snd/transmitter/FIFO_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y82    snd/transmitter/FIFO_reg_1024_1087_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y82    snd/transmitter/FIFO_reg_1024_1087_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y82    snd/transmitter/FIFO_reg_1024_1087_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y82    snd/transmitter/FIFO_reg_1024_1087_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y84    snd/transmitter/FIFO_reg_1088_1151_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X66Y84    snd/transmitter/FIFO_reg_1088_1151_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y58    snd/transmitter/FIFO_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y58    snd/transmitter/FIFO_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y80    snd/transmitter/FIFO_reg_1024_1087_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y80    snd/transmitter/FIFO_reg_1024_1087_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y80    snd/transmitter/FIFO_reg_1024_1087_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y80    snd/transmitter/FIFO_reg_1024_1087_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80    snd/transmitter/FIFO_reg_1088_1151_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80    snd/transmitter/FIFO_reg_1088_1151_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80    snd/transmitter/FIFO_reg_1088_1151_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80    snd/transmitter/FIFO_reg_1088_1151_3_5/RAMD/CLK



