$comment
	File created using the following command:
		vcd file ShiftRegisterDemo.msim.vcd -direction
$end
$date
	Fri Mar 24 13:54:52 2017
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module ShiftRegister4_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " sin $end
$var wire 1 # dataOut [3] $end
$var wire 1 $ dataOut [2] $end
$var wire 1 % dataOut [1] $end
$var wire 1 & dataOut [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - dataOut[0]~output_o $end
$var wire 1 . dataOut[1]~output_o $end
$var wire 1 / dataOut[2]~output_o $end
$var wire 1 0 dataOut[3]~output_o $end
$var wire 1 1 clk~input_o $end
$var wire 1 2 sin~input_o $end
$var wire 1 3 s_out [3] $end
$var wire 1 4 s_out [2] $end
$var wire 1 5 s_out [1] $end
$var wire 1 6 s_out [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0&
0%
0$
0#
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
06
05
04
03
$end
#20000
1"
12
#45000
1!
11
16
1-
1&
#60000
0"
02
#80000
0!
01
#115000
1!
11
15
06
0-
1.
1%
0&
#150000
0!
01
#185000
1!
11
14
05
0.
1/
1$
0%
#220000
0!
01
#255000
1!
11
13
04
0/
10
1#
0$
#290000
0!
01
#325000
1!
11
03
00
0#
#360000
0!
01
#370000
1"
12
#395000
1!
11
16
1-
1&
#430000
0!
01
#440000
0"
02
#465000
1!
11
15
06
0-
1.
1%
0&
#500000
0!
01
#535000
1!
11
14
05
0.
1/
1$
0%
#570000
0!
01
#605000
1!
11
13
04
0/
10
1#
0$
#640000
0!
01
#675000
1!
11
03
00
0#
#710000
0!
01
#745000
1!
11
#780000
0!
01
#815000
1!
11
#850000
0!
01
#885000
1!
11
#920000
0!
01
#955000
1!
11
#990000
0!
01
#1000000
