// Seed: 1354611494
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_4 = id_4 !=? id_3, id_5;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  reg id_3;
  always begin : LABEL_0
    id_3 = id_3;
    id_3 <= id_2;
    @(1'b0 ^ 1 - 1 or 1);
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    output supply0 id_3,
    input tri0 id_4,
    output wor id_5
);
  wor id_7;
  initial @(posedge 1) id_3 = id_7;
  wire id_8;
  assign id_7 = 1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
endmodule
