#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xbe1360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc27e50 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0xbdf690 .functor NOT 1, L_0xc51c20, C4<0>, C4<0>, C4<0>;
L_0xc519d0 .functor XOR 8, L_0xc51770, L_0xc51930, C4<00000000>, C4<00000000>;
L_0xc51b10 .functor XOR 8, L_0xc519d0, L_0xc51a40, C4<00000000>, C4<00000000>;
v0xc4f2b0_0 .net *"_ivl_10", 7 0, L_0xc51a40;  1 drivers
v0xc4f3b0_0 .net *"_ivl_12", 7 0, L_0xc51b10;  1 drivers
v0xc4f490_0 .net *"_ivl_2", 7 0, L_0xc516d0;  1 drivers
v0xc4f550_0 .net *"_ivl_4", 7 0, L_0xc51770;  1 drivers
v0xc4f630_0 .net *"_ivl_6", 7 0, L_0xc51930;  1 drivers
v0xc4f760_0 .net *"_ivl_8", 7 0, L_0xc519d0;  1 drivers
v0xc4f840_0 .net "areset", 0 0, L_0xbdfaa0;  1 drivers
v0xc4f8e0_0 .var "clk", 0 0;
v0xc4f980_0 .net "predict_history_dut", 6 0, v0xc4e5d0_0;  1 drivers
v0xc4fad0_0 .net "predict_history_ref", 6 0, L_0xc514a0;  1 drivers
v0xc4fb70_0 .net "predict_pc", 6 0, L_0xc50730;  1 drivers
v0xc4fc10_0 .net "predict_taken_dut", 0 0, v0xc4e880_0;  1 drivers
v0xc4fcb0_0 .net "predict_taken_ref", 0 0, L_0xc512e0;  1 drivers
v0xc4fd50_0 .net "predict_valid", 0 0, v0xc4ccc0_0;  1 drivers
v0xc4fdf0_0 .var/2u "stats1", 223 0;
v0xc4fe90_0 .var/2u "strobe", 0 0;
v0xc4ff50_0 .net "tb_match", 0 0, L_0xc51c20;  1 drivers
v0xc50100_0 .net "tb_mismatch", 0 0, L_0xbdf690;  1 drivers
v0xc501a0_0 .net "train_history", 6 0, L_0xc50ce0;  1 drivers
v0xc50260_0 .net "train_mispredicted", 0 0, L_0xc50b80;  1 drivers
v0xc50300_0 .net "train_pc", 6 0, L_0xc50e70;  1 drivers
v0xc503c0_0 .net "train_taken", 0 0, L_0xc50960;  1 drivers
v0xc50460_0 .net "train_valid", 0 0, v0xc4d640_0;  1 drivers
v0xc50500_0 .net "wavedrom_enable", 0 0, v0xc4d710_0;  1 drivers
v0xc505a0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0xc4d7b0_0;  1 drivers
v0xc50640_0 .net "wavedrom_title", 511 0, v0xc4d890_0;  1 drivers
L_0xc516d0 .concat [ 7 1 0 0], L_0xc514a0, L_0xc512e0;
L_0xc51770 .concat [ 7 1 0 0], L_0xc514a0, L_0xc512e0;
L_0xc51930 .concat [ 7 1 0 0], v0xc4e5d0_0, v0xc4e880_0;
L_0xc51a40 .concat [ 7 1 0 0], L_0xc514a0, L_0xc512e0;
L_0xc51c20 .cmp/eeq 8, L_0xc516d0, L_0xc51b10;
S_0xc23930 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0xc27e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0xc23590 .param/l "LNT" 0 3 22, C4<01>;
P_0xc235d0 .param/l "LT" 0 3 22, C4<10>;
P_0xc23610 .param/l "SNT" 0 3 22, C4<00>;
P_0xc23650 .param/l "ST" 0 3 22, C4<11>;
P_0xc23690 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0xbdff80 .functor XOR 7, v0xc4ae60_0, L_0xc50730, C4<0000000>, C4<0000000>;
L_0xc09a20 .functor XOR 7, L_0xc50ce0, L_0xc50e70, C4<0000000>, C4<0000000>;
v0xc1c770_0 .net *"_ivl_11", 0 0, L_0xc511f0;  1 drivers
L_0x7fcad87ef1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc1ca40_0 .net *"_ivl_12", 0 0, L_0x7fcad87ef1c8;  1 drivers
L_0x7fcad87ef210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xbdf700_0 .net *"_ivl_16", 6 0, L_0x7fcad87ef210;  1 drivers
v0xbdf940_0 .net *"_ivl_4", 1 0, L_0xc51000;  1 drivers
v0xbdfb10_0 .net *"_ivl_6", 8 0, L_0xc51100;  1 drivers
L_0x7fcad87ef180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xbe0070_0 .net *"_ivl_9", 1 0, L_0x7fcad87ef180;  1 drivers
v0xc4ab40_0 .net "areset", 0 0, L_0xbdfaa0;  alias, 1 drivers
v0xc4ac00_0 .net "clk", 0 0, v0xc4f8e0_0;  1 drivers
v0xc4acc0 .array "pht", 0 127, 1 0;
v0xc4ad80_0 .net "predict_history", 6 0, L_0xc514a0;  alias, 1 drivers
v0xc4ae60_0 .var "predict_history_r", 6 0;
v0xc4af40_0 .net "predict_index", 6 0, L_0xbdff80;  1 drivers
v0xc4b020_0 .net "predict_pc", 6 0, L_0xc50730;  alias, 1 drivers
v0xc4b100_0 .net "predict_taken", 0 0, L_0xc512e0;  alias, 1 drivers
v0xc4b1c0_0 .net "predict_valid", 0 0, v0xc4ccc0_0;  alias, 1 drivers
v0xc4b280_0 .net "train_history", 6 0, L_0xc50ce0;  alias, 1 drivers
v0xc4b360_0 .net "train_index", 6 0, L_0xc09a20;  1 drivers
v0xc4b440_0 .net "train_mispredicted", 0 0, L_0xc50b80;  alias, 1 drivers
v0xc4b500_0 .net "train_pc", 6 0, L_0xc50e70;  alias, 1 drivers
v0xc4b5e0_0 .net "train_taken", 0 0, L_0xc50960;  alias, 1 drivers
v0xc4b6a0_0 .net "train_valid", 0 0, v0xc4d640_0;  alias, 1 drivers
E_0xbef2b0 .event posedge, v0xc4ab40_0, v0xc4ac00_0;
L_0xc51000 .array/port v0xc4acc0, L_0xc51100;
L_0xc51100 .concat [ 7 2 0 0], L_0xbdff80, L_0x7fcad87ef180;
L_0xc511f0 .part L_0xc51000, 1, 1;
L_0xc512e0 .functor MUXZ 1, L_0x7fcad87ef1c8, L_0xc511f0, v0xc4ccc0_0, C4<>;
L_0xc514a0 .functor MUXZ 7, L_0x7fcad87ef210, v0xc4ae60_0, v0xc4ccc0_0, C4<>;
S_0xbdea10 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0xc23930;
 .timescale -12 -12;
v0xc1c350_0 .var/i "i", 31 0;
S_0xc4b8c0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0xc27e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0xc4ba70 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0xbdfaa0 .functor BUFZ 1, v0xc4cd90_0, C4<0>, C4<0>, C4<0>;
L_0x7fcad87ef0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc4c550_0 .net *"_ivl_10", 0 0, L_0x7fcad87ef0a8;  1 drivers
L_0x7fcad87ef0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xc4c630_0 .net *"_ivl_14", 6 0, L_0x7fcad87ef0f0;  1 drivers
L_0x7fcad87ef138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xc4c710_0 .net *"_ivl_18", 6 0, L_0x7fcad87ef138;  1 drivers
L_0x7fcad87ef018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xc4c7d0_0 .net *"_ivl_2", 6 0, L_0x7fcad87ef018;  1 drivers
L_0x7fcad87ef060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xc4c8b0_0 .net *"_ivl_6", 0 0, L_0x7fcad87ef060;  1 drivers
v0xc4c9e0_0 .net "areset", 0 0, L_0xbdfaa0;  alias, 1 drivers
v0xc4ca80_0 .net "clk", 0 0, v0xc4f8e0_0;  alias, 1 drivers
v0xc4cb50_0 .net "predict_pc", 6 0, L_0xc50730;  alias, 1 drivers
v0xc4cc20_0 .var "predict_pc_r", 6 0;
v0xc4ccc0_0 .var "predict_valid", 0 0;
v0xc4cd90_0 .var "reset", 0 0;
v0xc4ce30_0 .net "tb_match", 0 0, L_0xc51c20;  alias, 1 drivers
v0xc4cef0_0 .net "train_history", 6 0, L_0xc50ce0;  alias, 1 drivers
v0xc4cfe0_0 .var "train_history_r", 6 0;
v0xc4d0a0_0 .net "train_mispredicted", 0 0, L_0xc50b80;  alias, 1 drivers
v0xc4d170_0 .var "train_mispredicted_r", 0 0;
v0xc4d210_0 .net "train_pc", 6 0, L_0xc50e70;  alias, 1 drivers
v0xc4d410_0 .var "train_pc_r", 6 0;
v0xc4d4d0_0 .net "train_taken", 0 0, L_0xc50960;  alias, 1 drivers
v0xc4d5a0_0 .var "train_taken_r", 0 0;
v0xc4d640_0 .var "train_valid", 0 0;
v0xc4d710_0 .var "wavedrom_enable", 0 0;
v0xc4d7b0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0xc4d890_0 .var "wavedrom_title", 511 0;
E_0xbee750/0 .event negedge, v0xc4ac00_0;
E_0xbee750/1 .event posedge, v0xc4ac00_0;
E_0xbee750 .event/or E_0xbee750/0, E_0xbee750/1;
L_0xc50730 .functor MUXZ 7, L_0x7fcad87ef018, v0xc4cc20_0, v0xc4ccc0_0, C4<>;
L_0xc50960 .functor MUXZ 1, L_0x7fcad87ef060, v0xc4d5a0_0, v0xc4d640_0, C4<>;
L_0xc50b80 .functor MUXZ 1, L_0x7fcad87ef0a8, v0xc4d170_0, v0xc4d640_0, C4<>;
L_0xc50ce0 .functor MUXZ 7, L_0x7fcad87ef0f0, v0xc4cfe0_0, v0xc4d640_0, C4<>;
L_0xc50e70 .functor MUXZ 7, L_0x7fcad87ef138, v0xc4d410_0, v0xc4d640_0, C4<>;
S_0xc4bb30 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0xc4b8c0;
 .timescale -12 -12;
v0xc4bd90_0 .var/2u "arfail", 0 0;
v0xc4be70_0 .var "async", 0 0;
v0xc4bf30_0 .var/2u "datafail", 0 0;
v0xc4bfd0_0 .var/2u "srfail", 0 0;
E_0xbee500 .event posedge, v0xc4ac00_0;
E_0xbd19f0 .event negedge, v0xc4ac00_0;
TD_tb.stim1.reset_test ;
    %wait E_0xbee500;
    %wait E_0xbee500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4cd90_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbee500;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xbd19f0;
    %load/vec4 v0xc4ce30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xc4bf30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4cd90_0, 0;
    %wait E_0xbee500;
    %load/vec4 v0xc4ce30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xc4bd90_0, 0, 1;
    %wait E_0xbee500;
    %load/vec4 v0xc4ce30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xc4bfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4cd90_0, 0;
    %load/vec4 v0xc4bfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xc4bd90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xc4be70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xc4bf30_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xc4be70_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xc4c090 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0xc4b8c0;
 .timescale -12 -12;
v0xc4c290_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xc4c370 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0xc4b8c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xc4db10 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0xc27e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0xc4e120_0 .net "areset", 0 0, L_0xbdfaa0;  alias, 1 drivers
v0xc4e230_0 .net "clk", 0 0, v0xc4f8e0_0;  alias, 1 drivers
v0xc4e340_0 .var "global_history", 6 0;
v0xc4e3e0 .array "pht", 127 0, 1 0;
v0xc4e4a0_0 .net "predict_history", 6 0, v0xc4e5d0_0;  alias, 1 drivers
v0xc4e5d0_0 .var "predict_history_reg", 6 0;
v0xc4e6b0_0 .net "predict_pc", 6 0, L_0xc50730;  alias, 1 drivers
v0xc4e7c0_0 .net "predict_taken", 0 0, v0xc4e880_0;  alias, 1 drivers
v0xc4e880_0 .var "predict_taken_reg", 0 0;
v0xc4e940_0 .net "predict_valid", 0 0, v0xc4ccc0_0;  alias, 1 drivers
v0xc4e9e0_0 .net "train_history", 6 0, L_0xc50ce0;  alias, 1 drivers
v0xc4eaf0_0 .net "train_mispredicted", 0 0, L_0xc50b80;  alias, 1 drivers
v0xc4ebe0_0 .net "train_pc", 6 0, L_0xc50e70;  alias, 1 drivers
v0xc4ecf0_0 .net "train_taken", 0 0, L_0xc50960;  alias, 1 drivers
v0xc4ede0_0 .net "train_valid", 0 0, v0xc4d640_0;  alias, 1 drivers
S_0xc4de40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 25, 4 25 0, S_0xc4db10;
 .timescale 0 0;
v0xc4e020_0 .var/2s "i", 31 0;
S_0xc4f090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0xc27e50;
 .timescale -12 -12;
E_0xc2fe30 .event anyedge, v0xc4fe90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xc4fe90_0;
    %nor/r;
    %assign/vec4 v0xc4fe90_0, 0;
    %wait E_0xc2fe30;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xc4b8c0;
T_4 ;
    %wait E_0xbee500;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4cd90_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4cd90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4ccc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d170_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0xc4cfe0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xc4d410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4ccc0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0xc4cc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xc4be70_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xc4bb30;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc4c370;
    %join;
    %wait E_0xbee500;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4cd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4ccc0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xc4cc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4ccc0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xc4cfe0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xc4d410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d170_0, 0;
    %wait E_0xbd19f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4cd90_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0xc4cfe0_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbee500;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xc4cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbee500;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc4c370;
    %join;
    %wait E_0xbee500;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4cd90_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xc4cc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4ccc0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xc4cfe0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0xc4d410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d170_0, 0;
    %wait E_0xbd19f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4cd90_0, 0;
    %wait E_0xbee500;
    %wait E_0xbee500;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0xc4cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d5a0_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbee500;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xc4cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d5a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0xc4cfe0_0, 0;
    %wait E_0xbee500;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xc4d640_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbee500;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xc4c370;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xbee750;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0xc4d640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xc4d5a0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xc4d410_0, 0;
    %split/vec4 7;
    %assign/vec4 v0xc4cc20_0, 0;
    %assign/vec4 v0xc4ccc0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0xc4cfe0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0xc4d170_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xc23930;
T_5 ;
    %wait E_0xbef2b0;
    %load/vec4 v0xc4ab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0xbdea10;
    %jmp t_0;
    .scope S_0xbdea10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc1c350_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0xc1c350_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0xc1c350_0;
    %store/vec4a v0xc4acc0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0xc1c350_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc1c350_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0xc23930;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xc4ae60_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xc4b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0xc4ae60_0;
    %load/vec4 v0xc4b100_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xc4ae60_0, 0;
T_5.5 ;
    %load/vec4 v0xc4b6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0xc4b360_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xc4acc0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0xc4b5e0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0xc4b360_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xc4acc0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0xc4b360_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xc4acc0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0xc4b360_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xc4acc0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0xc4b5e0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0xc4b360_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xc4acc0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0xc4b360_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xc4acc0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0xc4b440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0xc4b280_0;
    %load/vec4 v0xc4b5e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0xc4ae60_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xc4db10;
T_6 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0xc4e340_0, 0, 7;
    %end;
    .thread T_6, $init;
    .scope S_0xc4db10;
T_7 ;
    %wait E_0xbef2b0;
    %load/vec4 v0xc4e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0xc4de40;
    %jmp t_2;
    .scope S_0xc4de40;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xc4e020_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0xc4e020_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0xc4e020_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xc4e3e0, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0xc4e020_0;
    %addi 1, 0, 32;
    %store/vec4 v0xc4e020_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0xc4db10;
t_2 %join;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0xc4e340_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xc4e940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0xc4e340_0;
    %assign/vec4 v0xc4e5d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0xc4e340_0;
    %load/vec4 v0xc4e6b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xc4e3e0, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0xc4e880_0, 0;
T_7.5 ;
    %load/vec4 v0xc4ede0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0xc4ecf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %load/vec4 v0xc4e9e0_0;
    %load/vec4 v0xc4ebe0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xc4e3e0, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.11, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.12, 9;
T_7.11 ; End of true expr.
    %load/vec4 v0xc4e9e0_0;
    %load/vec4 v0xc4ebe0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xc4e3e0, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_7.13, 10;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.14, 10;
T_7.13 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_7.14, 10;
 ; End of false expr.
    %blend;
T_7.14;
    %jmp/0 T_7.12, 9;
 ; End of false expr.
    %blend;
T_7.12;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0xc4e9e0_0;
    %load/vec4 v0xc4ebe0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xc4e3e0, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.15, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.16, 9;
T_7.15 ; End of true expr.
    %load/vec4 v0xc4e9e0_0;
    %load/vec4 v0xc4ebe0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0xc4e3e0, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_7.17, 10;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.18, 10;
T_7.17 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.18, 10;
 ; End of false expr.
    %blend;
T_7.18;
    %jmp/0 T_7.16, 9;
 ; End of false expr.
    %blend;
T_7.16;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %load/vec4 v0xc4e9e0_0;
    %load/vec4 v0xc4ebe0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xc4e3e0, 0, 4;
    %load/vec4 v0xc4ecf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.19, 8;
    %load/vec4 v0xc4e340_0;
    %parti/s 6, 1, 2;
    %concati/vec4 1, 0, 1;
    %jmp/1 T_7.20, 8;
T_7.19 ; End of true expr.
    %load/vec4 v0xc4e340_0;
    %parti/s 6, 1, 2;
    %concati/vec4 0, 0, 1;
    %jmp/0 T_7.20, 8;
 ; End of false expr.
    %blend;
T_7.20;
    %assign/vec4 v0xc4e340_0, 0;
    %load/vec4 v0xc4eaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.21, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0xc4e340_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0xc4e340_0, 0;
T_7.21 ;
T_7.7 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xc27e50;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4f8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xc4fe90_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0xc27e50;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0xc4f8e0_0;
    %inv;
    %store/vec4 v0xc4f8e0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0xc27e50;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0xc4ca80_0, v0xc50100_0, v0xc4f8e0_0, v0xc4f840_0, v0xc4fd50_0, v0xc4fb70_0, v0xc50460_0, v0xc503c0_0, v0xc50260_0, v0xc501a0_0, v0xc50300_0, v0xc4fcb0_0, v0xc4fc10_0, v0xc4fad0_0, v0xc4f980_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0xc27e50;
T_11 ;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0xc27e50;
T_12 ;
    %wait E_0xbee750;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc4fdf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4fdf0_0, 4, 32;
    %load/vec4 v0xc4ff50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4fdf0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xc4fdf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4fdf0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0xc4fcb0_0;
    %load/vec4 v0xc4fcb0_0;
    %load/vec4 v0xc4fc10_0;
    %xor;
    %load/vec4 v0xc4fcb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4fdf0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4fdf0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0xc4fad0_0;
    %load/vec4 v0xc4fad0_0;
    %load/vec4 v0xc4f980_0;
    %xor;
    %load/vec4 v0xc4fad0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4fdf0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0xc4fdf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xc4fdf0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/gshare/iter1/response4/top_module.sv";
