<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Supamas's Personal Site</title>
  </head>
  <body>
      <img src="images/Supamas Profile Pic.jpeg" alt="Supamas Profile Picture" width="250" height="250">
    <h1>SUPAMAS SIRICHOTIYAKUL</h1>
    <p><em>Software Engineer</em></p>
    <p><a href="contact-me.html">Contact Me</a></p>
    <p>
      Experienced software engineer with 10+ years in research and development
      producing high-quality code in C/C++, plus freelancing in Java, SQL, VBA,
      and Perl. A self-starter and a fast learner with excellent communication
      skills and proven experience in teaching and mentoring others. Looking to 
      return to the software industry after a career break to
      raise a family and homeschool kids.
    </p>
    <hr />
    <h3>PATENTS</h3>
    <ol>
      <li><strong><a href="https://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=1&f=G&l=50&co1=AND&d=PTXT&s1=sirichotiyakul.INNM.&OS=IN/sirichotiyakul&RS=IN/sirichotiyakul">
        Methods for Analyzing Integrated Circuits and Apparatus Therefor</a></strong>
        U.S. Patent No. 7,149,674, Issued on December 12, 2006
      </li>
      <li><strong><a href="https://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=2&f=G&l=50&co1=AND&d=PTXT&s1=sirichotiyakul.INNM.&OS=IN/sirichotiyakul&RS=IN/sirichotiyakul">
        Cross Coupling Delay Characterization for Integrated Circuits</a></strong>
        U.S. Patent No. 6,799,153, Issued on September 28, 2004
      </li>
      <li><strong><a href="https://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&p=1&u=%2Fnetahtml%2FPTO%2Fsearch-bool.html&r=3&f=G&l=50&co1=AND&d=PTXT&s1=sirichotiyakul.INNM.&OS=IN/sirichotiyakul&RS=IN/sirichotiyakul">
        Methods for Generating an Optimized Integrated Circuit Cell Library</a></strong>
        U.S. Patent No. 5,802,349, Issued on September 1, 1998
      </li>
    </ol>
    <hr />
    <h3>SKILLS</h3>
    <strong>
        C / C++, JAVA, OOP, PERL, TCL, SHELL SCRIPTS, SQL, UNIX, LINUX, GIT, GITHUB, HTML
    </strong>
    <hr />
    <h3>EDUCATION</h3>
    <ul>
      <li>
        <strong>M.S. COMPUTER ENGINEERING</strong>
        <em>University of Louisiana</em> 
        (formerly University of Southwestern Louisiana)
      </li>
      <li>
          <strong>B.ENG. COMPUTER ENGINEERING</strong>
          <em>Chulalongkorn University</em>
          Thailand
      </li>
    </ul>
    <hr>
    <h3>CERTIFICATES</h3>
    <ul>
        <li>
            <strong><a href="https://www.hackerrank.com/certificates/8301088236b8">JAVA (BASIC)</a></strong> 
            HackerRank - July 2021
        </li>
        <li>
            <strong><a href="https://www.hackerrank.com/certificates/7583dc0ea782">PROBLEM SOLVING (INTERMEDIATE)</a></strong>
            HackerRank - July 2021
        </li>
        <li>
            <strong><a href="https://www.hackerrank.com/certificates/0bec30cd050c">PROBLEM SOLVING (BASIC)</a> </strong>
            HackerRank - July 2021
        </li>
        <li>
            <strong><a href="https://www.hackerrank.com/certificates/b0e7c58ad06b">SQL (INTERMEDIATE)</a></strong>
            HackerRank - July 2021
        </li>
        <li>
            <strong><a href="https://www.hackerrank.com/certificates/534d5e5c177f">SQL (BASIC)</a></strong>
            HackerRank - July 2021
        </li>
    </ul>
    <hr>
    <h3>PAPERS</h3>
    <p><em>Citations: 665 Downloads: 1,579</em></p>
    <p><a href="papers.html">List of published papers</a></p>
    <hr>
    <h3>EXPERIENCE</h3>
    <ul>
        <li>
        <strong>INDEPENDENT PROGRAMMING & MATH TUTOR</strong>
        <em>2017 - Present</em> 
        <ul>
            <li>
                Tutored high school and college students (25-30 students/semester) in:
                <ul>
                    <li>Data Structures and Algorithms, C++ Programming, Java Programming</li>
                    <li>Algebra, Geometry, Calculus, SAT/ACT Math, Mathematics for Business Analysis</li>
                </ul>
            </li>
            <li>
                Students have improved 1-2 grade levels within one semester.
            </li>
            <li><strong>
                Technology: IntelliJ, VS Code, Visual Studio, OneNote, Desmos, Wolfram Alpha
            </strong></li>
        </ul>
        </li>
        <br>
        <li><strong>FREELANCE SOFTWARE DEVELOPER</strong>
            <em>2015 - 2019</em> 
            <ul>
                <li>
                    Developed a music school management software to perform CRUD operations of student and parent information, class schedule, teacher schedule, room schedule, payments, teacher payroll, exam records, etc. 
                    <strong>Technology: Java, Netbeans, JDBC, Microsoft SQL, Perl</strong> 
                </li>
                <li>
                    Designed and developed a food catering management software for entering orders, creating invoices, and creating the kitchen pick sheets. 
                    <strong>Technology: Excel, VBA</strong>
                </li>
            </ul>
        </li>
        <br>
        <li>
            <strong>MEMBER OF TECHNICAL STAFF</strong>
            - SUN MICROSYSTEMS,
            Chelmsford / Burlington, MA  <em>2001 - 2004</em>
            <ul>
                <li>
                    <strong>CAD Software Support:</strong>
                    Provided general support, resolved integration issues, developed regression test suites for a noise analysis tool. 
                    <strong>Technology: Shell script, Perl, Unix</strong>
                </li>
                <li>
                    <strong>VLSI Design:</strong>
                    Designed and debugged design issues in a module in UltraSparc V microprocessor.
                </li>
            </ul>
        </li>
        <br>
        <li>
            <strong>MEMBER OF TECHNICAL STAFF</strong>
            (Last position)
            - MOTOROLA, INC.  Tempe, AZ / Austin, TX <em>1995 - 2001</em> 
            <ul>
                <li>
                    <strong>PROMOTED 6 levels in 6 years</strong>
                    - Engineering Intern to Principal Staff Software Engineer
                </li>
                <li>
                    <strong>Technology: C/C++, Unix, Perl, TCL, Shell Scripts, CVS</strong>
                </li>
                <li>
                    <strong>EDA Research and Development:</strong>
                    A primary contributor of a <strong>noise analysis tool</strong> which detects functional failure and timing violation in digital VLSI circuits.
                    <ul>
                        <li>
                            Developed new algorithms to analyze cross-coupling noise impact on delay which reduced the average error by 86%. 
                        </li>
                        <li>
                            Developed new methods to create a linear model for a victim net driving gate, using BDD manipulations and graph reduction techniques.
                        </li>
                        <li>
                            Led the team effort in testing/quality assurance of code development.
                        </li>
                        <li>
                        Worked with a global team consisting of software engineers in Israel and Russia.
                        </li>
                    </ul>
                </li>
                <li>
                    <strong>EDA Research and Development:</strong>
                    A primary contributor of a <strong>leakage power measurement and optimization software</strong> for multi-threshold voltage chip designs.
                    <ul>
                        <li>
                            Developed new algorithms for fast and accurate analysis of leakage power for digital circuits, pioneering the concept of "dominant leakage states", using state probabilities, graph reduction techniques, and simplified non-linear simulation. The leakage power analyzer was 1,000-10,000 times faster than exhaustive SPICE simulations while being within 9% accuracy.
                        </li>
                        <li>
                            Developed new algorithms for leakage and performance optimization for circuits using dual threshold voltage process, achieving 81-100% of the performance of all low-Vt transistors with only 17-33% the leakage current.
                        </li>
                    </ul>
                </li>
                <li>
                    <strong>Support:</strong>
                    Various CAD software support for customers in the U.S.
                </li>
                <li>
                    <strong>CAD Methodology and Integration: </strong>
                    <ul>
                        <li>
                            Developed a parasitic extraction flow to interface Star-R tool with layout tools (Hercules LVS, Cell3, and Aquarius), a static timing analyzer, and a circuit simulator.
                        </li>
                        <li>
                            Developed a physical design flow including a place and route tool (ArcCell), DRC and LVS checkers (Vericheck), and a netlist translator.
                        </li>
                        <li>
                            Developed a standard cell library optimization and characterization flow using Synopsys Design Compiler and an in-house power calculator.
                        </li>
                    </ul>
                </li>
                <li>
                    <strong>Mentoring:</strong>
                    Mentored summer interns and team members on various projects.
                </li>
            </ul>
        </li>
    </ul>
    <hr>
    <h3>VOLUNTEER</h3>
    <p><strong>CODING INTERVIEW PRACTICE</strong> 
        2020 - PRESENT
    </p>
    <ul>
        <li>
            <strong>Thai Programmers in USA</strong>
            weekly meetings
        </li>
        <li>
            <strong>Algorithm Practice Group</strong>
            weekly meetings
        </li>
    </ul>
  </body>
</html>
