#ifndef __LP4X_PI_PHY_H__
#define __LP4X_PI_PHY_H__

extern uint32_t ddr_data_rate;
// $Module: reg_cv_phy_param_lp4_4266 $
// $RegisterBank Version: V 1.0.00 $
// $Author: KC TSAI $
// $Date: Tue, 10 May 2022 03:58:25 PM $
//

#undef  LP4x_4266_x16_DDR_PHY_REG_0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_2_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_3_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_4_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_5_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_6_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_7_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_8_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_9_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_10_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_11_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_12_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_13_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_14_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_15_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_16_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_17_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_18_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_19_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_20_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_21_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_22_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_23_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_24_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_25_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_26_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_28_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_29_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_30_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_31_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_32_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_33_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_34_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_35_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_36_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_37_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_40_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_41_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_42_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_43_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_44_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_45_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_46_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_47_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_48_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_49_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_50_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_51_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_52_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_53_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_60_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_61_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_62_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_63_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_64_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_65_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_66_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_67_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_68_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_69_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_70_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_71_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_72_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_73_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_74_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_75_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_76_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_77_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_78_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_79_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_80_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_81_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_82_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_83_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_84_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_85_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_86_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_87_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_89_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_90_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_91_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_92_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_93_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_94_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_96_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_97_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_98_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_99_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_100_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_101_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_102_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_103_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_104_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_105_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_106_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_107_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_128_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_129_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_130_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_131_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_132_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_133_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_134_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_136_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_137_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_138_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_139_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_140_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_141_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_142_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_144_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_145_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_146_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_147_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_148_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_149_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_150_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_152_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_153_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_154_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_155_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_156_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_157_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_158_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_159_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_160_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_161_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_162_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_164_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_165_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_166_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_167_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_168_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_169_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_170_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_171_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_0_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_1_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_2_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_3_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_4_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_5_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_6_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_7_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_64_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_65_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_66_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_67_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_68_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_69_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_70_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_71_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_72_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_80_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_81_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_82_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_83_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_84_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_85_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_86_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_87_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_88_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_96_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_97_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_98_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_99_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_100_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_101_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_102_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_103_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_104_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_112_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_113_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_114_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_115_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_116_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_117_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_118_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_119_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_120_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_128_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_129_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_130_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_131_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_132_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_133_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_134_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_135_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_136_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_137_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_138_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_139_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_140_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_141_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_142_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_143_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_144_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_145_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_146_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_147_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_148_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_149_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_150_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_151_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_152_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_153_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_154_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_155_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_156_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_157_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_158_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_159_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_160_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_161_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_162_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_163_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_164_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_192_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_193_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_194_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_195_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_196_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_197_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_198_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_199_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_200_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_201_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_202_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_203_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_204_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_205_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_206_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_207_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_208_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_209_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_210_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_216_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_217_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_218_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_219_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_220_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_221_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_222_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_223_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_224_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_225_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_226_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_227_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_228_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_229_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_230_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_231_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_232_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_233_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_234_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_240_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_241_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_242_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_243_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_244_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_245_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_246_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_247_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_248_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_249_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_250_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_251_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_252_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_253_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_254_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_255_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_256_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_257_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_258_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_264_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_265_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_266_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_267_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_268_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_269_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_270_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_271_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_272_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_273_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_274_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_275_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_276_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_277_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_278_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_279_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_280_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_281_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_282_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_320_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_321_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_322_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_323_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_324_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_325_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_326_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_327_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_328_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_329_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_330_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_331_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_332_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_333_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_334_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_335_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_336_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_337_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_344_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_345_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_346_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_347_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_348_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_349_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_350_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_351_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_352_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_353_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_354_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_355_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_356_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_357_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_358_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_359_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_360_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_361_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_368_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_369_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_370_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_371_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_372_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_373_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_374_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_375_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_376_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_377_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_378_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_379_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_380_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_381_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_382_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_383_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_384_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_385_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_392_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_393_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_394_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_395_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_396_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_397_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_398_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_399_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_400_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_401_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_402_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_403_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_404_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_405_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_406_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_407_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_408_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_409_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_450_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_466_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_482_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_498_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_576_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_577_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_578_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_579_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_580_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_582_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_583_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_585_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_586_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_587_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_588_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_589_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_591_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_600_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_601_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_602_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_603_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_604_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_606_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_607_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_609_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_610_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_611_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_612_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_613_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_615_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_624_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_625_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_626_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_627_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_628_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_630_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_631_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_633_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_634_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_635_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_636_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_637_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_639_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_648_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_649_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_650_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_651_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_652_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_654_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_655_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_657_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_658_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_659_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_660_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_661_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_663_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_709_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_710_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_720_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_733_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_734_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_744_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_757_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_758_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_768_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_781_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_782_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_792_F0_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_0_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_1_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_2_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_3_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_4_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_5_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_6_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_7_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_64_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_65_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_66_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_67_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_68_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_69_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_70_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_71_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_72_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_80_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_81_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_82_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_83_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_84_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_85_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_86_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_87_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_88_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_96_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_97_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_98_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_99_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_100_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_101_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_102_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_103_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_104_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_112_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_113_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_114_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_115_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_116_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_117_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_118_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_119_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_120_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_128_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_129_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_130_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_131_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_132_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_133_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_134_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_135_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_136_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_137_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_138_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_139_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_140_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_141_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_142_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_143_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_144_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_145_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_146_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_147_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_148_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_149_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_150_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_151_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_152_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_153_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_154_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_155_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_156_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_157_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_158_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_159_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_160_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_161_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_162_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_163_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_164_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_192_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_193_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_194_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_195_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_196_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_197_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_198_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_199_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_200_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_201_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_202_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_203_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_204_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_205_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_206_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_207_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_208_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_209_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_210_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_216_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_217_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_218_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_219_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_220_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_221_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_222_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_223_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_224_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_225_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_226_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_227_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_228_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_229_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_230_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_231_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_232_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_233_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_234_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_240_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_241_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_242_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_243_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_244_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_245_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_246_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_247_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_248_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_249_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_250_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_251_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_252_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_253_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_254_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_255_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_256_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_257_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_258_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_264_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_265_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_266_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_267_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_268_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_269_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_270_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_271_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_272_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_273_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_274_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_275_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_276_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_277_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_278_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_279_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_280_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_281_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_282_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_320_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_321_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_322_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_323_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_324_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_325_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_326_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_327_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_328_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_329_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_330_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_331_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_332_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_333_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_334_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_335_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_336_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_337_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_344_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_345_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_346_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_347_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_348_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_349_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_350_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_351_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_352_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_353_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_354_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_355_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_356_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_357_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_358_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_359_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_360_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_361_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_368_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_369_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_370_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_371_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_372_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_373_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_374_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_375_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_376_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_377_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_378_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_379_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_380_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_381_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_382_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_383_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_384_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_385_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_392_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_393_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_394_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_395_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_396_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_397_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_398_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_399_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_400_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_401_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_402_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_403_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_404_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_405_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_406_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_407_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_408_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_409_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_450_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_466_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_482_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_498_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_576_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_577_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_578_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_579_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_580_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_582_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_583_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_585_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_586_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_587_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_588_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_589_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_591_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_600_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_601_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_602_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_603_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_604_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_606_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_607_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_609_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_610_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_611_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_612_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_613_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_615_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_624_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_625_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_626_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_627_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_628_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_630_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_631_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_633_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_634_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_635_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_636_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_637_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_639_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_648_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_649_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_650_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_651_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_652_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_654_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_655_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_657_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_658_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_659_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_660_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_661_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_663_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_709_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_710_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_720_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_733_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_734_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_744_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_757_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_758_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_768_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_781_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_782_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_792_F1_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_0_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_1_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_2_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_3_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_4_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_5_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_6_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_7_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_8_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_9_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_10_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_11_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_12_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_16_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_17_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_18_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_19_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_20_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_21_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_22_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_23_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_24_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_25_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_26_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_27_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_28_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_29_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_30_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_31_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_32_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_33_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_64_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_65_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_66_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_67_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_68_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_69_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_80_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_81_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_82_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_83_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_84_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_85_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_96_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_97_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_98_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_99_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_100_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_101_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_102_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_103_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_104_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_105_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_106_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_107_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_108_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_109_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_110_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_112_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_113_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_114_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_115_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_116_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_117_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_118_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_119_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_120_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_121_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_122_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_123_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_124_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_125_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_126_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_128_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_129_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_130_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_131_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_132_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_133_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_134_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_135_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_136_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_137_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_138_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_139_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_140_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_141_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_142_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_144_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_145_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_146_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_147_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_148_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_149_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_150_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_151_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_152_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_153_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_154_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_155_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_156_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_157_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_158_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_160_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_161_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_162_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_163_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_164_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_165_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_166_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_167_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_168_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_169_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_170_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_171_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_176_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_177_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_178_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_179_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_180_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_181_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_182_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_183_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_184_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_185_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_186_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_187_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_192_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_193_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_194_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_195_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_196_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_197_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_198_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_199_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_200_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_201_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_202_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_203_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_208_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_209_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_210_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_211_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_212_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_213_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_214_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_215_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_216_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_217_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_218_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_219_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_220_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_221_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_224_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_225_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_256_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_257_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_258_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_259_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_260_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_261_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_262_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_263_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_272_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_273_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_274_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_275_RO_DATA
#undef  LP4x_4266_x16_DDR_PHY_REG_276_RO_DATA

#define  LP4x_4266_x16_DDR_PHY_REG_0_DATA  0b00000011000000100000000100000000
										// param_phyd_swap_ca0:[4:0]=0b00000   
										// param_phyd_swap_ca1:[12:8]=0b00001   
										// param_phyd_swap_ca2:[20:16]=0b00010   
										// param_phyd_swap_ca3:[28:24]=0b00011   
#define  LP4x_4266_x16_DDR_PHY_REG_1_DATA  0b00000111000001100000010100000100
										// param_phyd_swap_ca4:[4:0]=0b00100   
										// param_phyd_swap_ca5:[12:8]=0b00101   
										// param_phyd_swap_ca6:[20:16]=0b00110   
										// param_phyd_swap_ca7:[28:24]=0b00111   
#define  LP4x_4266_x16_DDR_PHY_REG_2_DATA  0b00001011000010100000100100001000
										// param_phyd_swap_ca8:[4:0]=0b01000   
										// param_phyd_swap_ca9:[12:8]=0b01001   
										// param_phyd_swap_ca10:[20:16]=0b01010   
										// param_phyd_swap_ca11:[28:24]=0b01011   
#define  LP4x_4266_x16_DDR_PHY_REG_3_DATA  0b00011111000111100001101100011010
										// param_phyd_swap_ca12:[4:0]=0b11010   
										// param_phyd_swap_ca13:[12:8]=0b11011   
										// param_phyd_swap_ca14:[20:16]=0b11110   
										// param_phyd_swap_ca15:[28:24]=0b11111   
#define  LP4x_4266_x16_DDR_PHY_REG_4_DATA  0b00010011000100100001000100010000
										// param_phyd_swap_ca16:[4:0]=0b10000   
										// param_phyd_swap_ca17:[12:8]=0b10001   
										// param_phyd_swap_ca18:[20:16]=0b10010   
										// param_phyd_swap_ca19:[28:24]=0b10011   
#define  LP4x_4266_x16_DDR_PHY_REG_5_DATA  0b00000000000101100001010100010100
										// param_phyd_swap_ca20:[4:0]=0b10100   
										// param_phyd_swap_ca21:[12:8]=0b10101   
										// param_phyd_swap_ca22:[20:16]=0b10110   
#define  LP4x_4266_x16_DDR_PHY_REG_6_DATA  0b00000000000000000000000001000100
										// param_phyd_swap_cke0:[1:0]=0b00   
										// param_phyd_swap_cke1:[3:2]=0b01   
										// param_phyd_swap_cs0:[5:4]=0b00   
										// param_phyd_swap_cs1:[7:6]=0b01   
#define  LP4x_4266_x16_DDR_PHY_REG_7_DATA  0b00000000000000000011001000010000
										// param_phyd_data_byte_swap_slice0:[1:0]=0b00   
										// param_phyd_data_byte_swap_slice1:[5:4]=0b01   
										// param_phyd_data_byte_swap_slice2:[9:8]=0b10   
										// param_phyd_data_byte_swap_slice3:[13:12]=0b11   
										// param_phyd_ca_swap:[16:16]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_8_DATA  0b01110110010101000011001000010000
										// param_phyd_swap_byte0_dq0_mux:[3:0]=0b0000   
										// param_phyd_swap_byte0_dq1_mux:[7:4]=0b0001   
										// param_phyd_swap_byte0_dq2_mux:[11:8]=0b0010   
										// param_phyd_swap_byte0_dq3_mux:[15:12]=0b0011   
										// param_phyd_swap_byte0_dq4_mux:[19:16]=0b0100   
										// param_phyd_swap_byte0_dq5_mux:[23:20]=0b0101   
										// param_phyd_swap_byte0_dq6_mux:[27:24]=0b0110   
										// param_phyd_swap_byte0_dq7_mux:[31:28]=0b0111   
#define  LP4x_4266_x16_DDR_PHY_REG_9_DATA  0b00000000000000000000000000001000
										// param_phyd_swap_byte0_dm_mux:[3:0]=0b1000   
#define  LP4x_4266_x16_DDR_PHY_REG_10_DATA  0b01110110010101000011001000010000
										// param_phyd_swap_byte1_dq0_mux:[3:0]=0b0000   
										// param_phyd_swap_byte1_dq1_mux:[7:4]=0b0001   
										// param_phyd_swap_byte1_dq2_mux:[11:8]=0b0010   
										// param_phyd_swap_byte1_dq3_mux:[15:12]=0b0011   
										// param_phyd_swap_byte1_dq4_mux:[19:16]=0b0100   
										// param_phyd_swap_byte1_dq5_mux:[23:20]=0b0101   
										// param_phyd_swap_byte1_dq6_mux:[27:24]=0b0110   
										// param_phyd_swap_byte1_dq7_mux:[31:28]=0b0111   
#define  LP4x_4266_x16_DDR_PHY_REG_11_DATA  0b00000000000000000000000000001000
										// param_phyd_swap_byte1_dm_mux:[3:0]=0b1000   
#define  LP4x_4266_x16_DDR_PHY_REG_12_DATA  0b01110110010101000011001000010000
										// param_phyd_swap_byte2_dq0_mux:[3:0]=0b0000   
										// param_phyd_swap_byte2_dq1_mux:[7:4]=0b0001   
										// param_phyd_swap_byte2_dq2_mux:[11:8]=0b0010   
										// param_phyd_swap_byte2_dq3_mux:[15:12]=0b0011   
										// param_phyd_swap_byte2_dq4_mux:[19:16]=0b0100   
										// param_phyd_swap_byte2_dq5_mux:[23:20]=0b0101   
										// param_phyd_swap_byte2_dq6_mux:[27:24]=0b0110   
										// param_phyd_swap_byte2_dq7_mux:[31:28]=0b0111   
#define  LP4x_4266_x16_DDR_PHY_REG_13_DATA  0b00000000000000000000000000001000
										// param_phyd_swap_byte2_dm_mux:[3:0]=0b1000   
#define  LP4x_4266_x16_DDR_PHY_REG_14_DATA  0b01110110010101000011001000010000
										// param_phyd_swap_byte3_dq0_mux:[3:0]=0b0000   
										// param_phyd_swap_byte3_dq1_mux:[7:4]=0b0001   
										// param_phyd_swap_byte3_dq2_mux:[11:8]=0b0010   
										// param_phyd_swap_byte3_dq3_mux:[15:12]=0b0011   
										// param_phyd_swap_byte3_dq4_mux:[19:16]=0b0100   
										// param_phyd_swap_byte3_dq5_mux:[23:20]=0b0101   
										// param_phyd_swap_byte3_dq6_mux:[27:24]=0b0110   
										// param_phyd_swap_byte3_dq7_mux:[31:28]=0b0111   
#define  LP4x_4266_x16_DDR_PHY_REG_15_DATA  0b00000000000000000000000000001000
										// param_phyd_swap_byte3_dm_mux:[3:0]=0b1000   
#define  LP4x_4266_x16_DDR_PHY_REG_16_DATA  0b00000000000000000000000000000000
										// param_phyd_dll_rx_sw_mode:[0:0]=0b0   
										// param_phyd_dll_rx_start_cal:[1:1]=0b0   
										// param_phyd_dll_rx_cntr_mode:[2:2]=0b0   
										// param_phyd_dll_rx_hwrst_time:[3:3]=0b0   
										// param_phyd_dll_tx_sw_mode:[16:16]=0b0   
										// param_phyd_dll_tx_start_cal:[17:17]=0b0   
										// param_phyd_dll_tx_cntr_mode:[18:18]=0b0   
										// param_phyd_dll_tx_hwrst_time:[19:19]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_17_DATA  0b00000000011111110000000000001101
										// param_phyd_dll_slave_delay_en:[0:0]=0b1   
										// param_phyd_dll_rw_en:[1:1]=0b0   
										// param_phyd_dll_avg_mode:[2:2]=0b1   
										// param_phyd_dll_upd_wait:[6:3]=0b0001   
										// param_phyd_dll_sw_clr:[7:7]=0b0   
										// param_phyd_dll_sw_code_mode:[8:8]=0b0   
										// param_phyd_dll_sw_code:[23:16]=0b01111111   
#define  LP4x_4266_x16_DDR_PHY_REG_18_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_clk_tx_dline_code_clkn0:[7:0]=0b00000000   
										// param_phya_reg_tx_clk_tx_dline_code_clkp0:[15:8]=0b00000000   
										// param_phya_reg_tx_clk_tx_dline_code_clkn1:[23:16]=0b00000000   
										// param_phya_reg_tx_clk_tx_dline_code_clkp1:[31:24]=0b00000000  
#define  LP4x_4266_x16_DDR_PHY_REG_19_DATA  0b00000000000000000000000000000000
										// param_phya_reg_sel_ddr2_mode:[4:4]=0b0 
//#define  LP4x_4266_x16_DDR_PHY_REG_19_DATA  0b00000000000000000000000000000100
										// param_phya_reg_sel_ddr4_mode:[0:0]=0b0   
										// param_phya_reg_sel_lpddr3_mode:[1:1]=0b0   
										// param_phya_reg_sel_lpddr4_mode:[2:2]=0b1   
										// param_phya_reg_sel_ddr3_mode:[3:3]=0b0   
										// param_phya_reg_sel_ddr2_mode:[4:4]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_20_DATA  0b00000000000000000000000000001011
										// param_phyd_dram_class:[3:0]=0b1011   
										// param_phyd_lp4_2ch_en:[8:8]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_21_DATA  0b00011000000000000001011100000000
										// param_phyd_wrlvl_start_delay_code:[7:0]=0b00000000   
										// param_phyd_wrlvl_start_shift_code:[13:8]=0b010111   
										// param_phyd_wrlvl_end_delay_code:[23:16]=0b00000000   
										// param_phyd_wrlvl_end_shift_code:[29:24]=0b011000   
#define  LP4x_4266_x16_DDR_PHY_REG_22_DATA  0b00001001100101100000000001001111
										// param_phyd_wrlvl_capture_cnt:[3:0]=0b1111   
										// param_phyd_wrlvl_dly_step:[7:4]=0b0100   
										// param_phyd_wrlvl_disable:[11:8]=0b0000   
										// param_phyd_wrlvl_resp_wait_cnt:[21:16]=0b010110   
										// param_phyd_oenz_lead_cnt:[26:23]=0b0011   
										// param_phyd_wrlvl_mode:[27:27]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_23_DATA  0b00000000000000000000000000000000
										// param_phyd_wrlvl_sw:[0:0]=0b0   
										// param_phyd_wrlvl_sw_upd_req:[1:1]=0b0   
										// param_phyd_wrlvl_sw_resp:[2:2]=0b0   
										// param_phyd_wrlvl_data_mask:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_24_DATA  0b00000100000100000011001011011000
										// param_phyd_pigtlvl_back_step:[11:0]=0b001100000000   
										// param_phyd_pigtlvl_capture_cnt:[15:12]=0b0011   
										// param_phyd_pigtlvl_disable:[19:16]=0b0000   
										// param_phyd_pigtlvl_scan_mode:[20:20]=0b1   
										// param_phyd_pigtlvl_dly_step:[27:24]=0b0100   
#define  LP4x_4266_x16_DDR_PHY_REG_25_DATA  0b00110110000000000010001100000000                         //start shift code 23  end shift code 36
										// param_phyd_pigtlvl_start_delay_code:[7:0]=0b00000000   
										// param_phyd_pigtlvl_start_shift_code:[13:8]=0b011011   
										// param_phyd_pigtlvl_end_delay_code:[23:16]=0b00000000   
										// param_phyd_pigtlvl_end_shift_code:[29:24]=0b011111   
#define  LP4x_4266_x16_DDR_PHY_REG_26_DATA  0b01111001110000000000000000000000                 //rx_en = e -> 1c en_odt = e -> 1e wzl
										// param_phyd_pigtlvl_resp_wait_cnt:[5:0]=0b000000   
										// param_phyd_pigtlvl_sw:[8:8]=0b0   
										// param_phyd_pigtlvl_sw_resp:[13:12]=0b00   
										// param_phyd_pigtlvl_sw_upd_req:[16:16]=0b0   
										// param_phyd_rx_en_lead_cnt:[25:20]=0b1110
                                        // param_phyd_en_odt_lead_cnt:[31:26]=0b1110
#define  LP4x_4266_x16_DDR_PHY_REG_28_DATA  0b00000000000011110000000100001000
										// param_phyd_rgtrack_threshold:[4:0]=0b01000   
										// param_phyd_rgtrack_dly_step:[11:8]=0b0001   
										// param_phyd_rgtrack_disable:[19:16]=0b0000   
										// param_phyd_rgtrack_with_int_dqs:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_29_DATA  0b00000000000001110010000000000000
										// param_phyd_zqcal_wait_count:[3:0]=0b0000   
										// param_phyd_zqcal_cycle_count:[15:8]=0b00100000   
										// param_phyd_zqcal_hw_mode:[18:16]=0b111   
#define  LP4x_4266_x16_DDR_PHY_REG_30_DATA  0b00000000000000000000111100000000
										// param_phyd_dqsosc_offset:[7:0]=0b00000000   
										// param_phyd_dqsosc_disable:[11:8]=0b1111   
										// param_phyd_dqsosc_update:[16:16]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_31_DATA  0b00000001100000000000000000000000
										// param_phyd_pirdlvl_dline_code_start:[8:0]=0b000000000   
										// param_phyd_pirdlvl_dline_code_end:[24:16]=0b110000000   
#define  LP4x_4266_x16_DDR_PHY_REG_32_DATA  0b00000000000000000001111100000000
										// param_phyd_pirdlvl_deskew_start:[7:0]=0b00000000   
										// param_phyd_pirdlvl_deskew_end:[15:8]=0b00011111   
#define  LP4x_4266_x16_DDR_PHY_REG_33_DATA  0b00000100000101000000110000001010
										// param_phyd_pirdlvl_trig_lvl_start:[4:0]=0b01010   
										// param_phyd_pirdlvl_trig_lvl_end:[12:8]=0b01100   
										// param_phyd_pirdlvl_rdvld_start:[20:16]=0b01111   
										// param_phyd_pirdlvl_rdvld_end:[28:24]=0b00100   
#define  LP4x_4266_x16_DDR_PHY_REG_34_DATA  0b00001010000000010000000100010100
										// param_phyd_pirdlvl_dly_step:[3:0]=0b0100   
										// param_phyd_pirdlvl_ds_dly_step:[7:4]=0b0001   
										// param_phyd_pirdlvl_vref_step:[11:8]=0b0001   
										// param_phyd_pirdlvl_disable:[15:12]=0b0000   
										// param_phyd_pirdlvl_resp_wait_cnt:[21:16]=0b000001   
										// param_phyd_pirdlvl_vref_wait_cnt:[31:24]=0b00001010   
#define  LP4x_4266_x16_DDR_PHY_REG_35_DATA  0b00111100010110100101010110001111
										// param_phyd_pirdlvl_rx_prebit_deskew_en:[0:0]=0b1   
										// param_phyd_pirdlvl_rx_init_deskew_en:[1:1]=0b1   
										// param_phyd_pirdlvl_vref_training_en:[2:2]=0b1   
										// param_phyd_pirdlvl_rdvld_training_en:[3:3]=0b1   
										// param_phyd_pirdlvl_capture_cnt:[7:4]=0b1000   
										// param_phyd_pirdlvl_MR1520_BYTE:[15:8]=0b01010101   
										// param_phyd_pirdlvl_MR3240:[31:16]=0b0011110001011010   
#define  LP4x_4266_x16_DDR_PHY_REG_36_DATA  0b00000000000000000011100000000000
										// param_phyd_pirdlvl_data_mask:[8:0]=0b000000000   
										// param_phyd_pirdlvl_sw:[9:9]=0b0   
										// param_phyd_pirdlvl_sw_upd_req:[10:10]=0b0   
										// param_phyd_pirdlvl_sw_resp:[12:11]=0b11   
										// param_phyd_pirdlvl_trig_lvl_dqs_follow_dq:[13:13]=0b1   
										// param_phyd_pirdlvl_sw_vref_upd_req:[14:14]=0b0   
										// param_phyd_pirdlvl_bist_dm_as_dbi:[15:15]=0b0   
										// param_phyd_pirdlvl_int_dqs_scan_mode:[16:16]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_37_DATA  0b00000000000000000000100000000001
										// param_phyd_pirdlvl_rdvld_offset:[3:0]=0b0001   
										// param_phyd_pirdlvl_found_cnt_limite:[15:8]=0b00001000   
#define  LP4x_4266_x16_DDR_PHY_REG_40_DATA  0b00001010010000000000010111100000
										// param_phyd_piwdqlvl_start_delay_code:[7:0]=0b11100000   
										// param_phyd_piwdqlvl_start_shift_code:[13:8]=0b000101   
										// param_phyd_piwdqlvl_end_delay_code:[23:16]=0b01000000   
										// param_phyd_piwdqlvl_end_shift_code:[29:24]=0b001010   
#define  LP4x_4266_x16_DDR_PHY_REG_41_DATA  0b00000001010000100000010100000100
										// param_phyd_piwdqlvl_tx_vref_start:[4:0]=0b00100   
										// param_phyd_piwdqlvl_tx_vref_end:[12:8]=0b00101   
										// param_phyd_piwdqlvl_capture_cnt:[19:16]=0b0010   
										// param_phyd_piwdqlvl_dly_step:[23:20]=0b0100   
										// param_phyd_piwdqlvl_vref_step:[27:24]=0b0001   
										// param_phyd_piwdqlvl_disable:[31:28]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_42_DATA  0b00000000010101010000000000001010
										// param_phyd_piwdqlvl_vref_wait_cnt:[7:0]=0b00001010   
										// param_phyd_piwdqlvl_tx_vref_training_en:[8:8]=0b0   
										// param_phyd_piwdqlvl_byte_invert_0:[23:16]=0b01010101   
#define  LP4x_4266_x16_DDR_PHY_REG_43_DATA  0b00000000010101010011110001011010
										// param_phyd_piwdqlvl_dq_pattern_0:[15:0]=0b0011110001011010   
										// param_phyd_piwdqlvl_byte_invert_1:[23:16]=0b01010101   
#define  LP4x_4266_x16_DDR_PHY_REG_44_DATA  0b00000000101010101010010111000011
										// param_phyd_piwdqlvl_dq_pattern_1:[15:0]=0b1010010111000011   
										// param_phyd_piwdqlvl_byte_invert_2:[23:16]=0b10101010   
#define  LP4x_4266_x16_DDR_PHY_REG_45_DATA  0b00000000101010101111000011110000
										// param_phyd_piwdqlvl_dq_pattern_2:[15:0]=0b1111000011110000   
										// param_phyd_piwdqlvl_byte_invert_3:[23:16]=0b10101010   
#define  LP4x_4266_x16_DDR_PHY_REG_46_DATA  0b00011110000000000000111100001111
										// param_phyd_piwdqlvl_dq_pattern_3:[15:0]=0b0000111100001111   
										// param_phyd_piwdqlvl_data_mask:[24:16]=0b000000000   
										// param_phyd_piwdqlvl_pattern_sel:[28:25]=0b1111   
#define  LP4x_4266_x16_DDR_PHY_REG_47_DATA  0b00000000000010000111110000111010
										// param_phyd_piwdqlvl_tdfi_phy_wrdata:[3:0]=0b1010   
										// param_phyd_piwdqlvl_oenz_lead_cnt:[7:4]=0b0011   
										// param_phyd_piwdqlvl_sw:[8:8]=0b0   
										// param_phyd_piwdqlvl_sw_upd_req:[9:9]=0b0   
										// param_phyd_piwdqlvl_sw_resp:[11:10]=0b11   
										// param_phyd_piwdqlvl_sw_result:[12:12]=0b1   
										// param_phyd_piwdqlvl_dq_mode:[13:13]=0b1   
										// param_phyd_piwdqlvl_dm_mode:[14:14]=0b1   
										// param_phyd_piwdqlvl_bist_dm_as_dbi:[15:15]=0b0   
										// param_phyd_piwdqlvl_found_cnt_limite:[23:16]=0b00001000   
										// param_phyd_piwdqlvl_sw_vref_upd_req:[24:24]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_48_DATA  0b11000000000001010110000000000010
										// param_phyd_tx_ca_shift_sel_s:[5:0]=0b000010   
										// param_phyd_reg_tx_ca_tx_dline_code_s:[15:8]=0b01100000   
										// param_phyd_tx_ca_shift_sel_e:[21:16]=0b000101   
										// param_phyd_reg_tx_ca_tx_dline_code_e:[31:24]=0b11000000   
#define  LP4x_4266_x16_DDR_PHY_REG_49_DATA  0b00010000000000101010010101111111
										// param_phyd_calvl_bg:[23:0]=0b000000101010010101111111   
										// param_phyd_cslvl_found_cnt_limite:[31:24]=0b00010000   
#define  LP4x_4266_x16_DDR_PHY_REG_50_DATA  0b00001000111111010101101010000000
										// param_phyd_calvl_fg:[23:0]=0b111111010101101010000000   
										// param_phyd_calvl_found_cnt_limite:[31:24]=0b00001000   
#define  LP4x_4266_x16_DDR_PHY_REG_51_DATA  0b01000100000000000001111100010100
										// param_phyd_calvl_dly_inc_step:[2:0]=0b100   
										// param_phyd_calvl_per_vref_go:[3:3]=0b0   
										// param_phyd_calvl_resp_sw:[5:4]=0b01   
										// param_phyd_calvl_sw_upd:[6:6]=0b0   
										// param_phyd_calvl_stop_ack:[7:7]=0b0   
										// param_phyd_calvl_pattern_sel:[11:8]=0b1111   
										// param_phyd_calvl_capture_cnt:[15:12]=0b0001   
										// param_phyd_calvl_div40_set:[29:16]=0b00010000000000   
										// param_phyd_calvl_resp_auto:[30:30]=0b1   
										// param_phyd_calvl_sel_div40:[31:31]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_52_DATA  0b00000000000000000000000000000000
										// param_phyd_reg_lpddr4_calvl_done:[0:0]=0b0   
										// param_phyd_calvl_cs_diff:[1:1]=0b0   
										// param_phyd_calvl_result_sw:[5:4]=0b00   
#define  LP4x_4266_x16_DDR_PHY_REG_53_DATA  0b01000000000001010110000000000010
										// param_phyd_tx_cs_shift_sel_s:[5:0]=0b000010   
										// param_phyd_reg_tx_cs_tx_dline_code_s:[15:8]=0b01100000   
										// param_phyd_tx_cs_shift_sel_e:[21:16]=0b000101   
										// param_phyd_reg_tx_cs_tx_dline_code_e:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_60_DATA  0b00000000000000000000000000000000
										// param_phyd_patch_revision:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_61_DATA  0b00000000000011110000000011110011
										// param_phyd_ca_shift_gating_en:[0:0]=0b1   
										// param_phyd_cs_shift_gating_en:[1:1]=0b1   
										// param_phyd_cke_shift_gating_en:[2:2]=0b0   
										// param_phyd_resetz_shift_gating_en:[3:3]=0b0   
										// param_phyd_tx_byte0_shift_gating_en:[4:4]=0b1   
										// param_phyd_tx_byte1_shift_gating_en:[5:5]=0b1   
										// param_phyd_tx_byte2_shift_gating_en:[6:6]=0b1   
										// param_phyd_tx_byte3_shift_gating_en:[7:7]=0b1   
										// param_phyd_rx_byte0_shift_gating_en:[16:16]=0b1   
										// param_phyd_rx_byte1_shift_gating_en:[17:17]=0b1   
										// param_phyd_rx_byte2_shift_gating_en:[18:18]=0b1   
										// param_phyd_rx_byte3_shift_gating_en:[19:19]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_62_DATA  0b00000000001000010000000000101100
										// param_phyd_lb_lfsr_seed0:[8:0]=0b000101100   
										// param_phyd_lb_lfsr_seed1:[24:16]=0b000100001   
#define  LP4x_4266_x16_DDR_PHY_REG_63_DATA  0b00000000001101110000000000010110
										// param_phyd_lb_lfsr_seed2:[8:0]=0b000010110   
										// param_phyd_lb_lfsr_seed3:[24:16]=0b000110111   
#define  LP4x_4266_x16_DDR_PHY_REG_64_DATA  0b00000100000000000000000000000000
										// param_phyd_lb_dq_en:[0:0]=0b0   
										// param_phyd_lb_dq_go:[1:1]=0b0   
										// param_phyd_lb_sw_en:[2:2]=0b0   
										// param_phyd_lb_sw_rx_en:[3:3]=0b0   
										// param_phyd_lb_sw_rx_mask:[4:4]=0b0   
										// param_phyd_lb_sw_odt_en:[5:5]=0b0   
										// param_phyd_lb_sw_ca_clkpattern:[6:6]=0b0   
										// param_phyd_lb_sync_len:[31:16]=0b0000010000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_65_DATA  0b00000000000000000000000000000000
										// param_phyd_lb_sw_dout0:[8:0]=0b000000000   
										// param_phyd_lb_sw_dout1:[24:16]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_66_DATA  0b00000000000000000000000000000000
										// param_phyd_lb_sw_dout2:[8:0]=0b000000000   
										// param_phyd_lb_sw_dout3:[24:16]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_67_DATA  0b00000000000000000000000000000000
										// param_phyd_lb_sw_oenz_dout0:[0:0]=0b0   
										// param_phyd_lb_sw_oenz_dout1:[1:1]=0b0   
										// param_phyd_lb_sw_oenz_dout2:[2:2]=0b0   
										// param_phyd_lb_sw_oenz_dout3:[3:3]=0b0   
										// param_phyd_lb_sw_dqsn0:[4:4]=0b0   
										// param_phyd_lb_sw_dqsn1:[5:5]=0b0   
										// param_phyd_lb_sw_dqsn2:[6:6]=0b0   
										// param_phyd_lb_sw_dqsn3:[7:7]=0b0   
										// param_phyd_lb_sw_dqsp0:[8:8]=0b0   
										// param_phyd_lb_sw_dqsp1:[9:9]=0b0   
										// param_phyd_lb_sw_dqsp2:[10:10]=0b0   
										// param_phyd_lb_sw_dqsp3:[11:11]=0b0   
										// param_phyd_lb_sw_oenz_dqs_dout0:[12:12]=0b0   
										// param_phyd_lb_sw_oenz_dqs_dout1:[13:13]=0b0   
										// param_phyd_lb_sw_oenz_dqs_dout2:[14:14]=0b0   
										// param_phyd_lb_sw_oenz_dqs_dout3:[15:15]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_68_DATA  0b00000000000000000000000000000000
										// param_phyd_lb_sw_ca_dout:[22:0]=0b00000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_69_DATA  0b00000000000000000000000000000000
										// param_phyd_lb_sw_clkn0_dout:[0:0]=0b0   
										// param_phyd_lb_sw_clkn1_dout:[1:1]=0b0   
										// param_phyd_lb_sw_clkp0_dout:[4:4]=0b0   
										// param_phyd_lb_sw_clkp1_dout:[5:5]=0b0   
										// param_phyd_lb_sw_cke0_dout:[8:8]=0b0   
										// param_phyd_lb_sw_cke1_dout:[9:9]=0b0   
										// param_phyd_lb_sw_resetz_dout:[12:12]=0b0   
										// param_phyd_lb_sw_csb0_dout:[16:16]=0b0   
										// param_phyd_lb_sw_csb1_dout:[17:17]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_70_DATA  0b00000000000000000000000000000000
										// param_phyd_clkctrl_init_complete:[0:0]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_71_DATA  0b00000000000000000110101000010000
										// param_phyd_reg_resetz_dqs_rd_en:[4:4]=0b1   
										// param_phyd_rx_upd_tx_sel:[9:8]=0b10   
										// param_phyd_tx_upd_rx_sel:[11:10]=0b10   
										// param_phyd_rx_en_ext_win:[15:12]=0b0110   
										// param_phyd_fifo_rst_sel:[18:16]=0b000   
										// param_phyd_fifo_sw_rst:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_72_DATA  0b00000000000000000000000000000000
										// param_phyd_phy_int_ack:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_73_DATA  0b11111111111111111111111011110111
										// param_phyd_phy_int_mask:[31:0]=0b11111111111111111111111011110111   
#define  LP4x_4266_x16_DDR_PHY_REG_74_DATA  0b00000000000000000000000000011111
										// param_phyd_calvl_rst_n:[0:0]=0b1   
										// param_phyd_pigtlvl_rst_n:[1:1]=0b1   
										// param_phyd_pirdlvl_rst_n:[2:2]=0b1   
										// param_phyd_piwdqlvl_rst_n:[3:3]=0b1   
										// param_phyd_wrlvl_rst_n:[4:4]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_75_DATA  0b00000000000000000000000100000001
										// param_phyd_clk0_pol:[0:0]=0b1   
										// param_phyd_clk1_pol:[8:8]=0b1   
										// param_phyd_ddrck_stop:[16:16]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_76_DATA  0b00000000000000010000000100000001
										// param_phyd_tx_ca_oenz:[0:0]=0b1   
										// param_phyd_tx_ca_clk0_oenz:[8:8]=0b1   
										// param_phyd_tx_ca_clk1_oenz:[16:16]=0b1  
#define  LP4x_4266_x16_DDR_PHY_REG_77_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_ca_en_ca_loop_back:[2:2]=0b0   
										// param_phya_reg_tx_ca_en_ca_lcket:[4:4]=0b0   
										// param_phya_reg_tx_sel_ca_lcket_div2:[5:5]=0b0 
										// param_phya_reg_tx_gpio_in:[16:16]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_77_DATA  0b00000000000000000000000000001000
										// param_phya_reg_tx_ca_test_en:[1:1]=0b0   
										// param_phya_reg_tx_ca_en_ca_loop_back:[2:2]=0b0   
										// param_phya_reg_tx_sel_4bit_mode_tx:[3:3]=0b1   
										// param_phya_reg_tx_ca_en_ca_lcket:[4:4]=0b0   
										// param_phya_reg_tx_sel_ca_lcket_div2:[5:5]=0b0   
										// param_phya_reg_tx_ca_en_tx_ffe:[8:8]=0b0   
										// param_phya_reg_tx_csb_en_tx_ffe:[9:9]=0b0   
										// param_phya_reg_tx_ca_force_en_lvstl_ph:[12:12]=0b0   
										// param_phya_reg_tx_clk_force_en_lvstl_ph_clk0:[13:13]=0b0   
										// param_phya_reg_tx_clk_force_en_lvstl_ph_clk1:[14:14]=0b0   
										// param_phya_reg_tx_csb_sel_lpddr4_pmos_ph_csb:[15:15]=0b0   
										// param_phya_reg_tx_gpio_in:[16:16]=0b0   
										// param_phya_reg_tx_clk_top_selcktst:[23:20]=0b0000   
//#define  LP4x_4266_x16_DDR_PHY_REG_78_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_ca_tx_ffe_dly_code:[3:0]=0b0000   
										// param_phya_reg_tx_clk_tx_ffe_dly_code_clk0:[7:4]=0b0000   
										// param_phya_reg_tx_clk_tx_ffe_dly_code_clk1:[11:8]=0b0000   
										// param_phya_reg_tx_csb_tx_ffe_dly_code_csb0:[15:12]=0b0000   
										// param_phya_reg_tx_csb_tx_ffe_dly_code_csb1:[19:16]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_79_DATA  0b00000000000000000000000000001111
										// param_phya_reg_rx_byte0_en_bypass_sel_rank_logic:[0:0]=0b0   
										// param_phya_reg_rx_byte1_en_bypass_sel_rank_logic:[1:1]=0b0   
										// param_phya_reg_rx_byte2_en_bypass_sel_rank_logic:[2:2]=0b0   
										// param_phya_reg_rx_byte3_en_bypass_sel_rank_logic:[3:3]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_80_DATA  0b00000000000000000000000000000000
										// param_phya_reg_dll_rx_ddrdll_enautok:[0:0]=0b0   
										// param_phya_reg_dll_rx_ddrdll_rstb:[1:1]=0b0   
										// param_phya_reg_dll_rx_ddrdll_selckout:[5:4]=0b00   
										// param_phya_reg_dll_rx_ddrdll_test:[7:6]=0b00   
										// param_phya_reg_dll_rx_ddrdll_sel_code:[15:8]=0b00000000   
										// param_phya_reg_dll_tx_ddrdll_enautok:[16:16]=0b0   
										// param_phya_reg_dll_tx_ddrdll_rstb:[17:17]=0b0   
										// param_phya_reg_dll_tx_ddrdll_selckout:[21:20]=0b00   
										// param_phya_reg_dll_tx_ddrdll_test:[23:22]=0b00   
										// param_phya_reg_dll_tx_ddrdll_sel_code:[31:24]=0b00000000   
//#define  LP4x_4266_x16_DDR_PHY_REG_81_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_zq_cmp_en:[0:0]=0b0   
										// param_phya_reg_tx_zq_cmp_offset_cal_en:[1:1]=0b0   
										// param_phya_reg_tx_zq_ph_en:[2:2]=0b0   
										// param_phya_reg_tx_zq_pl_en:[3:3]=0b0   
										// param_phya_reg_tx_zq_step2_en:[4:4]=0b0   
										// param_phya_reg_tx_zq_cmp_offset:[12:8]=0b00000   
										// param_phya_reg_tx_zq_sel_vref:[20:16]=0b00000   
#define  LP4x_4266_x16_DDR_PHY_REG_82_DATA  0b00000000000000000000100000001000
										// param_phya_reg_tx_zq_golden_drvn:[4:0]=0b01000   
										// param_phya_reg_tx_zq_golden_drvp:[12:8]=0b01000   
										// param_phya_reg_tx_zq_drvn:[20:16]=0b00000   
										// param_phya_reg_tx_zq_drvp:[28:24]=0b00000
#define  LP4x_4266_x16_DDR_PHY_REG_83_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_zq_sel_gpio_in:[17:16]=0b00 
//#define  LP4x_4266_x16_DDR_PHY_REG_83_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_zq_en_test_aux:[0:0]=0b0   
										// param_phya_reg_tx_zq_en_test_mux:[1:1]=0b0   
										// param_phya_reg_sel_zq_high_swing:[2:2]=0b0   
										// param_phya_reg_tx_zq_force_en_lvstl_ph:[3:3]=0b0   
										// param_phya_reg_zq_sel_test_out0:[7:4]=0b0000   
										// param_phya_reg_zq_sel_test_out1:[11:8]=0b0000   
										// param_phya_reg_tx_zq_sel_test_ana_in:[15:12]=0b0000   
										// param_phya_reg_tx_zq_sel_gpio_in:[17:16]=0b00   
//#define  LP4x_4266_x16_DDR_PHY_REG_84_DATA  0b00000000000000000000010100000101
										// param_phya_reg_tune_damp_r_vddq_in:[3:0]=0b0101   
										// param_phya_reg_tune_damp_r_vddq_pre_in:[11:8]=0b0101   
#define  LP4x_4266_x16_DDR_PHY_REG_85_DATA  0b00000000000000000000000100000001
										// param_phyd_sel_cke_oenz:[0:0]=0b1   
										// param_phyd_tx_dqsn_default_value:[8:8]=0b1   
										// param_phyd_tx_dqsp_default_value:[12:12]=0b0   
										// param_phyd_ddr4_2t_preamble:[16:16]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_86_DATA  0b00000000000000000000000000000000
										// param_phya_reg_zqcal_done:[0:0]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_87_DATA  0b00000000000000000000000000000000
										// param_phyd_dbg_sel:[7:0]=0b00000000   
										// param_phyd_dbg_sel_en:[16:16]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_89_DATA  0b00000000000000000000000000000000
										// param_phyd_reg_dfs_sel:[0:0]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_90_DATA  0b00000000111111111111111111110001
										// param_phyd_ca_sw_dline_en:[0:0]=0b1   
										// param_phyd_byte0_wr_sw_dline_en:[4:4]=0b1   
										// param_phyd_byte1_wr_sw_dline_en:[5:5]=0b1   
										// param_phyd_byte2_wr_sw_dline_en:[6:6]=0b1   
										// param_phyd_byte3_wr_sw_dline_en:[7:7]=0b1   
										// param_phyd_byte0_wdqs_sw_dline_en:[8:8]=0b1   
										// param_phyd_byte1_wdqs_sw_dline_en:[9:9]=0b1   
										// param_phyd_byte2_wdqs_sw_dline_en:[10:10]=0b1   
										// param_phyd_byte3_wdqs_sw_dline_en:[11:11]=0b1   
										// param_phyd_byte0_rd_sw_dline_en:[12:12]=0b1   
										// param_phyd_byte1_rd_sw_dline_en:[13:13]=0b1   
										// param_phyd_byte2_rd_sw_dline_en:[14:14]=0b1   
										// param_phyd_byte3_rd_sw_dline_en:[15:15]=0b1   
										// param_phyd_byte0_rdg_sw_dline_en:[16:16]=0b1   
										// param_phyd_byte1_rdg_sw_dline_en:[17:17]=0b1   
										// param_phyd_byte2_rdg_sw_dline_en:[18:18]=0b1   
										// param_phyd_byte3_rdg_sw_dline_en:[19:19]=0b1   
										// param_phyd_byte0_rdqs_sw_dline_en:[20:20]=0b1   
										// param_phyd_byte1_rdqs_sw_dline_en:[21:21]=0b1   
										// param_phyd_byte2_rdqs_sw_dline_en:[22:22]=0b1   
										// param_phyd_byte3_rdqs_sw_dline_en:[23:23]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_91_DATA  0b00000000000000000000000000000000
										// param_phyd_ca_raw_dline_upd:[0:0]=0b0   
										// param_phyd_byte0_wr_raw_dline_upd:[4:4]=0b0   
										// param_phyd_byte1_wr_raw_dline_upd:[5:5]=0b0   
										// param_phyd_byte2_wr_raw_dline_upd:[6:6]=0b0   
										// param_phyd_byte3_wr_raw_dline_upd:[7:7]=0b0   
										// param_phyd_byte0_wdqs_raw_dline_upd:[8:8]=0b0   
										// param_phyd_byte1_wdqs_raw_dline_upd:[9:9]=0b0   
										// param_phyd_byte2_wdqs_raw_dline_upd:[10:10]=0b0   
										// param_phyd_byte3_wdqs_raw_dline_upd:[11:11]=0b0   
										// param_phyd_byte0_rd_raw_dline_upd:[12:12]=0b0   
										// param_phyd_byte1_rd_raw_dline_upd:[13:13]=0b0   
										// param_phyd_byte2_rd_raw_dline_upd:[14:14]=0b0   
										// param_phyd_byte3_rd_raw_dline_upd:[15:15]=0b0   
										// param_phyd_byte0_rdg_raw_dline_upd:[16:16]=0b0   
										// param_phyd_byte1_rdg_raw_dline_upd:[17:17]=0b0   
										// param_phyd_byte2_rdg_raw_dline_upd:[18:18]=0b0   
										// param_phyd_byte3_rdg_raw_dline_upd:[19:19]=0b0   
										// param_phyd_byte0_rdqs_raw_dline_upd:[20:20]=0b0   
										// param_phyd_byte1_rdqs_raw_dline_upd:[21:21]=0b0   
										// param_phyd_byte2_rdqs_raw_dline_upd:[22:22]=0b0   
										// param_phyd_byte3_rdqs_raw_dline_upd:[23:23]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_92_DATA  0b00000000000000000000000000000000
										// param_phyd_sw_dline_upd_req:[0:0]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_93_DATA  0b00000000000000000000000100000000
										// param_phyd_sw_dfi_phyupd_req:[0:0]=0b0   
										// param_phyd_sw_dfi_phyupd_req_clr:[4:4]=0b0   
										// param_phyd_sw_phyupd_dline:[8:8]=0b1   
										// param_phyd_sw_phyupd_shift_wait:[9:9]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_94_DATA  0b00000000000000000000000000000000
										// param_phyd_sw_dfi_phymstr_req:[0:0]=0b0   
										// param_phyd_sw_dfi_phymstr_req_clr:[4:4]=0b0   
										// param_phyd_sw_dfi_phymstr_type:[9:8]=0b00   
										// param_phyd_sw_dfi_phymstr_cs_state:[13:12]=0b00   
										// param_phyd_sw_dfi_phymstr_state_sel:[16:16]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_96_DATA  0b00000001000100100000000000010000
										// param_phyd_dfi_wrlvl_req:[0:0]=0b0   
										// param_phyd_dfi_wrlvl_odt_en:[4:4]=0b1   
										// param_phyd_dfi_wrlvl_strobe_cnt:[19:16]=0b0010   
										// param_phyd_dfi_wrlvl_lp4_wdqs_control_mode:[20:20]=0b1   
										// param_phyd_dfi_wrlvl_rank_sel:[25:24]=0b01   
#define  LP4x_4266_x16_DDR_PHY_REG_97_DATA  0b00000001000000000010000000000000
										// param_phyd_dfi_rdglvl_req:[0:0]=0b0   
										// param_phyd_dfi_rdglvl_ddr3_mpr:[4:4]=0b0   
										// param_phyd_dfi_rdglvl_ddr4_mpr:[5:5]=0b0   
										// param_phyd_dfi_rdglvl_lp4_mpc:[6:6]=0b0   
										// param_phyd_dfi_t_rddata_en:[14:8]=0b0100000   
										// param_phyd_dfi_rdglvl_rank_sel:[25:24]=0b01   
#define  LP4x_4266_x16_DDR_PHY_REG_98_DATA  0b00000001000000000000000000000000
										// param_phyd_dfi_rdlvl_req:[0:0]=0b0   
										// param_phyd_dfi_rdlvl_ddr3_mpr:[4:4]=0b0   
										// param_phyd_dfi_rdlvl_ddr4_mpr:[5:5]=0b0   
										// param_phyd_dfi_rdlvl_lp4_mpc:[6:6]=0b0   
										// param_phyd_dfi_rdlvl_rank_sel:[25:24]=0b01   
#define  LP4x_4266_x16_DDR_PHY_REG_99_DATA  0b00000001000000110000101001000000
										// param_phyd_dfi_wdqlvl_req:[0:0]=0b0   
										// param_phyd_dfi_wdqlvl_2ch:[1:1]=0b0   
										// param_phyd_dfi_wdqlvl_lp4_fix_oenz_mode:[2:2]=0b0   
										// param_phyd_dfi_wdqlvl_bist_data_en:[4:4]=0b0   
										// param_phyd_dfi_wdqlvl_lp4_mpc:[5:5]=0b0   
										// param_phyd_dfi_wdqlvl_vref_train_en:[6:6]=0b1   
										// param_phyd_dfi_wdqlvl_ref_wait_en:[7:7]=0b0   
										// param_phyd_dfi_wdqlvl_vref_wait_cnt:[15:8]=0b00001010   
										// param_phyd_dfi_wdqlvl_ref_wait_cnt:[23:16]=0b00000011   
										// param_phyd_dfi_wdqlvl_rank_sel:[25:24]=0b01   
#define  LP4x_4266_x16_DDR_PHY_REG_100_DATA  0b00000000000000100001001000001110
										// param_phyd_dfi_wdqlvl_vref_start:[6:0]=0b0001110   
										// param_phyd_dfi_wdqlvl_vref_end:[14:8]=0b0010010   
										// param_phyd_dfi_wdqlvl_vref_step:[19:16]=0b0010   
#define  LP4x_4266_x16_DDR_PHY_REG_101_DATA  0b00000000000000000010000000001010
										// param_phyd_dfi_calvl_req:[0:0]=0b0   
										// param_phyd_dfi_calvl_rank_sel:[2:1]=0b01   
										// param_phyd_dfi_calvl_cke_en:[3:3]=0b1   
										// param_phyd_dfi_cslvl_sel_en:[4:4]=0b0   
										// param_phyd_dfi_cslvl_mode:[5:5]=0b0   
										// param_phyd_dfi_cslvl_3ui:[6:6]=0b0   
										// param_phyd_dfi_calvl_sw_shmoo:[7:7]=0b0   
										// param_phyd_dfi_calvl_capture_wait_cnt:[15:8]=0b00100000   
#define  LP4x_4266_x16_DDR_PHY_REG_102_DATA  0b00010000101000100001001000001110
										// param_phyd_dfi_calvl_vref_start:[6:0]=0b0001110   
										// param_phyd_dfi_calvl_vref_end:[14:8]=0b0010010   
										// param_phyd_dfi_calvl_vref_step:[19:16]=0b0010   
										// param_phyd_dfi_calvl_vref_wait_cnt:[27:20]=0b00001010   
										// param_phyd_dfi_calvl_vref_train_en:[28:28]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_103_DATA  0b00000000000000000000000000000001
										// param_phyd_dfi_calvl_chg_clk_done:[0:0]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_104_DATA  0b00000000000000000000000001010000
										// param_phyd_dfi_mrw_req:[0:0]=0b0   
										// param_phyd_dfi_mrw_rank:[5:4]=0b01   
										// param_phyd_dfi_mrw_cha_sel:[7:6]=0b01   
										// param_phyd_dfi_mrw_addr:[13:8]=0b000000   
										// param_phyd_dfi_mrw_data:[31:16]=0b0000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_105_DATA  0b00000000000000000000000000000000
										// param_phyd_dfi_sw_cs_en:[0:0]=0b0   
										// param_phyd_dfi_sw_2t_cmd:[1:1]=0b0   
										// param_phyd_dfi_sw_rank:[3:2]=0b00   
										// param_phyd_dfi_sw_cs_data:[7:4]=0b0000   
										// param_phyd_dfi_sw_bank_data:[10:8]=0b000   
										// param_phyd_dfi_sw_bg_data:[13:12]=0b00   
										// param_phyd_dfi_sw_cas_n_data:[15:14]=0b00   
										// param_phyd_dfi_sw_ras_n_data:[17:16]=0b00   
										// param_phyd_dfi_sw_we_n_data:[19:18]=0b00   
										// param_phyd_dfi_sw_act_n_data:[21:20]=0b00   
										// param_phyd_dfi_sw_cha_sel:[23:22]=0b00   
#define  LP4x_4266_x16_DDR_PHY_REG_106_DATA  0b00000000000000000000000000000000
										// param_phyd_dfi_sw_address_data:[23:0]=0b000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_107_DATA  0b00000000000000000000000000000000
										// param_phyd_dfi_sw_odt_en:[0:0]=0b0   
										// param_phyd_dfi_sw_odt_data:[7:4]=0b0000   
										// param_phyd_dfi_sw_cke_en:[8:8]=0b0   
										// param_phyd_dfi_sw_cke_data:[15:12]=0b0000   
										// param_phyd_dfi_sw_reset_n_en:[16:16]=0b0   
										// param_phyd_dfi_sw_reset_n_data:[21:20]=0b00   
										// param_phyd_dfi_phyupd_mrw_en:[24:24]=0b0   
										// param_phyd_dfi_sw_ref_wait_en:[25:25]=0b0   
										// param_phyd_dfi_sw_ref_wait_cnt:[31:28]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_128_DATA  0b00000000000000000000000000000000
										// param_phya_reg_byte0_sel_internal_rx_clk:[0:0]=0b0   
										// param_phya_reg_byte1_sel_internal_rx_clk:[1:1]=0b0   
										// param_phya_reg_byte2_sel_internal_rx_clk:[2:2]=0b0   
										// param_phya_reg_byte3_sel_internal_rx_clk:[3:3]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_129_DATA  0b00000000000000000000000101000000
										// param_phya_reg_rx_byte0_en_rx_awys_on:[0:0]=0b0   
										// param_phya_reg_rx_byte0_sel_en_rx_dly:[5:4]=0b00   
										// param_phya_reg_rx_byte0_sel_en_rx_gen_rst:[6:6]=0b0   
										// param_phya_reg_byte0_mask_oenz:[8:8]=0b1   
										// param_phya_reg_tx_byte0_sel_int_loop_back:[14:14]=0b0   
										// param_phya_reg_tx_byte0_en_extend_oenz_gated_dline:[18:18]=0b0  
//#define  LP4x_4266_x16_DDR_PHY_REG_129_DATA  0b00000000000000000000010001000000
										// param_phya_reg_rx_byte0_en_rx_awys_on:[0:0]=0b0   
										// param_phya_reg_rx_byte0_en_pream_train_mode:[2:2]=0b0   
										// param_phya_reg_rx_byte0_sel_en_rx_dly:[5:4]=0b00   
										// param_phya_reg_rx_byte0_sel_en_rx_gen_rst:[6:6]=0b1   
										// param_phya_reg_byte0_mask_oenz:[8:8]=0b0   
										// param_phya_reg_rx_byte0_en_mask:[10:10]=0b1   
										// param_phya_reg_rx_byte0_sel_cnt_mode:[13:12]=0b00   
										// param_phya_reg_tx_byte0_sel_int_loop_back:[14:14]=0b0   
										// param_phya_reg_tx_byte0_en_extend_oenz_gated_dline:[18:18]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_130_DATA  0b00000000000000000000000000000000
										// param_phyd_reg_reserved_byte0:[31:0]=0b00000000000000000000000000000000   
//#define  LP4x_4266_x16_DDR_PHY_REG_131_DATA  0b00000000000000000100000000000000
										// param_phya_reg_rx_byte0_en_rec_1shot_by_hys:[0:0]=0b0   
										// param_phya_reg_rx_byte0_en_rec_1shot_by_hys_dqs_diff:[1:1]=0b0   
										// param_phya_reg_rx_byte0_en_rec_1shot_by_hys_dqs_single:[2:2]=0b0   
										// param_phya_reg_rx_byte0_en_rec_eqrs:[5:4]=0b00   
										// param_phya_reg_rx_byte0_en_rec_eqrs_dqs:[7:6]=0b00   
										// param_phya_reg_rx_byte0_en_rec_offset:[8:8]=0b0   
										// param_phya_reg_rx_byte0_en_rec_offset_dqs:[9:9]=0b0   
										// param_phya_reg_rx_byte0_en_rxdll_top_test:[12:12]=0b0   
										// param_phya_reg_rx_byte0_en_lb_odt:[13:13]=0b0   
										// param_phya_reg_rx_byte0_sel_4bit_mode_rx:[14:14]=0b1   
										// param_phya_reg_rx_byte0_sel_dqs_wo_pream_mode:[15:15]=0b0   
										// param_phya_reg_rx_byte0_sel_internal_dqs:[16:16]=0b0   
										// param_phya_reg_rx_byte0_sel_internal_rx_clk:[17:17]=0b0   
										// param_phya_reg_rx_byte0_sel_rec_d2s_duty:[18:18]=0b0   
										// param_phya_reg_rx_byte0_sel_rec_d2s_duty_dqs_diff:[19:19]=0b0   
										// param_phya_reg_rx_byte0_sel_rec_d2s_duty_dqs_single:[20:20]=0b0   
										// param_phya_reg_rx_byte0_sel_rec_low_vcm_mode:[21:21]=0b0   
										// param_phya_reg_rx_byte0_sel_rec_low_vcm_mode_dqs_diff:[22:22]=0b0   
										// param_phya_reg_rx_byte0_sel_rec_low_vcm_mode_dqs_single:[23:23]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_132_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte0_en_multi_rank:[0:0]=0b0   
										// param_phya_reg_tx_byte0_gpio_in:[3:3]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_132_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte0_en_multi_rank:[0:0]=0b0   
										// param_phya_reg_tx_byte0_en_tx_ffe:[1:1]=0b0   
										// param_phya_reg_tx_byte0_en_tx_ffe_dqs:[2:2]=0b0   
										// param_phya_reg_tx_byte0_gpio_in:[3:3]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_133_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dq0:[3:0]=0b0000   
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dq1:[7:4]=0b0000   
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dq2:[11:8]=0b0000   
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dq3:[15:12]=0b0000   
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dq4:[19:16]=0b0000   
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dq5:[23:20]=0b0000   
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dq6:[27:24]=0b0000   
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dq7:[31:28]=0b0000   
//#define  LP4x_4266_x16_DDR_PHY_REG_134_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dq8:[3:0]=0b0000   
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dqsn:[7:4]=0b0000   
										// param_phya_reg_tx_byte0_tx_ffe_dly_code_dqsp:[11:8]=0b0000   
//#define  LP4x_4266_x16_DDR_PHY_REG_136_DATA  0b00000000000000000000000000000000
										// param_phya_reg_byte1_test_en:[0:0]=0b0   
										// param_phya_reg_byte1_ddr_test:[15:8]=0b00000000   
										// param_phya_reg_rx_byte1_sel_test_in0:[19:16]=0b0000   
										// param_phya_reg_rx_byte1_sel_test_in1:[23:20]=0b0000 
#define  LP4x_4266_x16_DDR_PHY_REG_137_DATA  0b00000000000000000000000101000000
										// param_phya_reg_rx_byte1_en_rx_awys_on:[0:0]=0b0   
										// param_phya_reg_rx_byte1_sel_en_rx_dly:[5:4]=0b00   
										// param_phya_reg_rx_byte1_sel_en_rx_gen_rst:[6:6]=0b0   
										// param_phya_reg_byte1_mask_oenz:[8:8]=0b1   
										// param_phya_reg_tx_byte1_sel_int_loop_back:[14:14]=0b0   
										// param_phya_reg_tx_byte1_en_extend_oenz_gated_dline:[18:18]=0b0 
//#define  LP4x_4266_x16_DDR_PHY_REG_137_DATA  0b00000000000000000000010001000000
										// param_phya_reg_rx_byte1_en_rx_awys_on:[0:0]=0b0   
										// param_phya_reg_rx_byte1_en_pream_train_mode:[2:2]=0b0   
										// param_phya_reg_rx_byte1_sel_en_rx_dly:[5:4]=0b00   
										// param_phya_reg_rx_byte1_sel_en_rx_gen_rst:[6:6]=0b1   
										// param_phya_reg_byte1_mask_oenz:[8:8]=0b0   
										// param_phya_reg_rx_byte1_en_mask:[10:10]=0b1   
										// param_phya_reg_rx_byte1_sel_cnt_mode:[13:12]=0b00   
										// param_phya_reg_tx_byte1_sel_int_loop_back:[14:14]=0b0   
										// param_phya_reg_tx_byte1_en_extend_oenz_gated_dline:[18:18]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_138_DATA  0b00000000000000000000000000000000
										// param_phyd_reg_reserved_byte1:[31:0]=0b00000000000000000000000000000000   
//#define  LP4x_4266_x16_DDR_PHY_REG_139_DATA  0b00000000000000000100000000000000
										// param_phya_reg_rx_byte1_en_rec_1shot_by_hys:[0:0]=0b0   
										// param_phya_reg_rx_byte1_en_rec_1shot_by_hys_dqs_diff:[1:1]=0b0   
										// param_phya_reg_rx_byte1_en_rec_1shot_by_hys_dqs_single:[2:2]=0b0   
										// param_phya_reg_rx_byte1_en_rec_eqrs:[5:4]=0b00   
										// param_phya_reg_rx_byte1_en_rec_eqrs_dqs:[7:6]=0b00   
										// param_phya_reg_rx_byte1_en_rec_offset:[8:8]=0b0   
										// param_phya_reg_rx_byte1_en_rec_offset_dqs:[9:9]=0b0   
										// param_phya_reg_rx_byte1_en_rxdll_top_test:[12:12]=0b0   
										// param_phya_reg_rx_byte1_en_lb_odt:[13:13]=0b0   
										// param_phya_reg_rx_byte1_sel_4bit_mode_rx:[14:14]=0b1   
										// param_phya_reg_rx_byte1_sel_dqs_wo_pream_mode:[15:15]=0b0   
										// param_phya_reg_rx_byte1_sel_internal_dqs:[16:16]=0b0   
										// param_phya_reg_rx_byte1_sel_internal_rx_clk:[17:17]=0b0   
										// param_phya_reg_rx_byte1_sel_rec_d2s_duty:[18:18]=0b0   
										// param_phya_reg_rx_byte1_sel_rec_d2s_duty_dqs_diff:[19:19]=0b0   
										// param_phya_reg_rx_byte1_sel_rec_d2s_duty_dqs_single:[20:20]=0b0   
										// param_phya_reg_rx_byte1_sel_rec_low_vcm_mode:[21:21]=0b0   
										// param_phya_reg_rx_byte1_sel_rec_low_vcm_mode_dqs_diff:[22:22]=0b0   
										// param_phya_reg_rx_byte1_sel_rec_low_vcm_mode_dqs_single:[23:23]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_140_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte1_en_multi_rank:[0:0]=0b0   
										// param_phya_reg_tx_byte1_gpio_in:[3:3]=0b0 
//#define  LP4x_4266_x16_DDR_PHY_REG_140_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte1_en_multi_rank:[0:0]=0b0   
										// param_phya_reg_tx_byte1_en_tx_ffe:[1:1]=0b0   
										// param_phya_reg_tx_byte1_en_tx_ffe_dqs:[2:2]=0b0   
										// param_phya_reg_tx_byte1_gpio_in:[3:3]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_141_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dq0:[3:0]=0b0000   
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dq1:[7:4]=0b0000   
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dq2:[11:8]=0b0000   
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dq3:[15:12]=0b0000   
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dq4:[19:16]=0b0000   
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dq5:[23:20]=0b0000   
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dq6:[27:24]=0b0000   
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dq7:[31:28]=0b0000   
//#define  LP4x_4266_x16_DDR_PHY_REG_142_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dq8:[3:0]=0b0000   
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dqsn:[7:4]=0b0000   
										// param_phya_reg_tx_byte1_tx_ffe_dly_code_dqsp:[11:8]=0b0000   
//#define  LP4x_4266_x16_DDR_PHY_REG_144_DATA  0b00000000000000000000000000000000
										// param_phya_reg_byte2_test_en:[0:0]=0b0   
										// param_phya_reg_byte2_ddr_test:[15:8]=0b00000000   
										// param_phya_reg_rx_byte2_sel_test_in0:[19:16]=0b0000   
										// param_phya_reg_rx_byte2_sel_test_in1:[23:20]=0b0000
#define  LP4x_4266_x16_DDR_PHY_REG_145_DATA  0b00000000000000000000000101000000
										// param_phya_reg_rx_byte2_en_rx_awys_on:[0:0]=0b0   
										// param_phya_reg_rx_byte2_sel_en_rx_dly:[5:4]=0b00   
										// param_phya_reg_rx_byte2_sel_en_rx_gen_rst:[6:6]=0b0   
										// param_phya_reg_byte2_mask_oenz:[8:8]=0b1   
										// param_phya_reg_tx_byte2_sel_int_loop_back:[14:14]=0b0   
										// param_phya_reg_tx_byte2_en_extend_oenz_gated_dline:[18:18]=0b0 
//#define  LP4x_4266_x16_DDR_PHY_REG_145_DATA  0b00000000000000000000010001000000
										// param_phya_reg_rx_byte2_en_rx_awys_on:[0:0]=0b0   
										// param_phya_reg_rx_byte2_en_pream_train_mode:[2:2]=0b0   
										// param_phya_reg_rx_byte2_sel_en_rx_dly:[5:4]=0b00   
										// param_phya_reg_rx_byte2_sel_en_rx_gen_rst:[6:6]=0b1   
										// param_phya_reg_byte2_mask_oenz:[8:8]=0b0   
										// param_phya_reg_rx_byte2_en_mask:[10:10]=0b1   
										// param_phya_reg_rx_byte2_sel_cnt_mode:[13:12]=0b00   
										// param_phya_reg_tx_byte2_sel_int_loop_back:[14:14]=0b0   
										// param_phya_reg_tx_byte2_en_extend_oenz_gated_dline:[18:18]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_146_DATA  0b00000000000000000000000000000000
										// param_phyd_reg_reserved_byte2:[31:0]=0b00000000000000000000000000000000   
//#define  LP4x_4266_x16_DDR_PHY_REG_147_DATA  0b00000000000000000100000000000000
										// param_phya_reg_rx_byte2_en_rec_1shot_by_hys:[0:0]=0b0   
										// param_phya_reg_rx_byte2_en_rec_1shot_by_hys_dqs_diff:[1:1]=0b0   
										// param_phya_reg_rx_byte2_en_rec_1shot_by_hys_dqs_single:[2:2]=0b0   
										// param_phya_reg_rx_byte2_en_rec_eqrs:[5:4]=0b00   
										// param_phya_reg_rx_byte2_en_rec_eqrs_dqs:[7:6]=0b00   
										// param_phya_reg_rx_byte2_en_rec_offset:[8:8]=0b0   
										// param_phya_reg_rx_byte2_en_rec_offset_dqs:[9:9]=0b0   
										// param_phya_reg_rx_byte2_en_rxdll_top_test:[12:12]=0b0   
										// param_phya_reg_rx_byte2_en_lb_odt:[13:13]=0b0   
										// param_phya_reg_rx_byte2_sel_4bit_mode_rx:[14:14]=0b1   
										// param_phya_reg_rx_byte2_sel_dqs_wo_pream_mode:[15:15]=0b0   
										// param_phya_reg_rx_byte2_sel_internal_dqs:[16:16]=0b0   
										// param_phya_reg_rx_byte2_sel_internal_rx_clk:[17:17]=0b0   
										// param_phya_reg_rx_byte2_sel_rec_d2s_duty:[18:18]=0b0   
										// param_phya_reg_rx_byte2_sel_rec_d2s_duty_dqs_diff:[19:19]=0b0   
										// param_phya_reg_rx_byte2_sel_rec_d2s_duty_dqs_single:[20:20]=0b0   
										// param_phya_reg_rx_byte2_sel_rec_low_vcm_mode:[21:21]=0b0   
										// param_phya_reg_rx_byte2_sel_rec_low_vcm_mode_dqs_diff:[22:22]=0b0   
										// param_phya_reg_rx_byte2_sel_rec_low_vcm_mode_dqs_single:[23:23]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_148_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte2_en_multi_rank:[0:0]=0b0   
										// param_phya_reg_tx_byte2_gpio_in:[3:3]=0b0 
//#define  LP4x_4266_x16_DDR_PHY_REG_148_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte2_en_multi_rank:[0:0]=0b0   
										// param_phya_reg_tx_byte2_en_tx_ffe:[1:1]=0b0   
										// param_phya_reg_tx_byte2_en_tx_ffe_dqs:[2:2]=0b0   
										// param_phya_reg_tx_byte2_gpio_in:[3:3]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_149_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dq0:[3:0]=0b0000   
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dq1:[7:4]=0b0000   
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dq2:[11:8]=0b0000   
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dq3:[15:12]=0b0000   
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dq4:[19:16]=0b0000   
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dq5:[23:20]=0b0000   
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dq6:[27:24]=0b0000   
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dq7:[31:28]=0b0000   
//#define  LP4x_4266_x16_DDR_PHY_REG_150_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dq8:[3:0]=0b0000   
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dqsn:[7:4]=0b0000   
										// param_phya_reg_tx_byte2_tx_ffe_dly_code_dqsp:[11:8]=0b0000   
//#define  LP4x_4266_x16_DDR_PHY_REG_152_DATA  0b00000000000000000000000000000000
										// param_phya_reg_byte3_test_en:[0:0]=0b0   
										// param_phya_reg_byte3_ddr_test:[15:8]=0b00000000   
										// param_phya_reg_rx_byte3_sel_test_in0:[19:16]=0b0000   
										// param_phya_reg_rx_byte3_sel_test_in1:[23:20]=0b0000 
#define  LP4x_4266_x16_DDR_PHY_REG_153_DATA  0b00000000000000000000000101000000
										// param_phya_reg_rx_byte3_en_rx_awys_on:[0:0]=0b0   
										// param_phya_reg_rx_byte3_sel_en_rx_dly:[5:4]=0b00   
										// param_phya_reg_rx_byte3_sel_en_rx_gen_rst:[6:6]=0b0   
										// param_phya_reg_byte3_mask_oenz:[8:8]=0b1   
										// param_phya_reg_tx_byte3_sel_int_loop_back:[14:14]=0b0   
										// param_phya_reg_tx_byte3_en_extend_oenz_gated_dline:[18:18]=0b0
//#define  LP4x_4266_x16_DDR_PHY_REG_153_DATA  0b00000000000000000000010001000000
										// param_phya_reg_rx_byte3_en_rx_awys_on:[0:0]=0b0   
										// param_phya_reg_rx_byte3_en_pream_train_mode:[2:2]=0b0   
										// param_phya_reg_rx_byte3_sel_en_rx_dly:[5:4]=0b00   
										// param_phya_reg_rx_byte3_sel_en_rx_gen_rst:[6:6]=0b1   
										// param_phya_reg_byte3_mask_oenz:[8:8]=0b0   
										// param_phya_reg_rx_byte3_en_mask:[10:10]=0b1   
										// param_phya_reg_rx_byte3_sel_cnt_mode:[13:12]=0b00   
										// param_phya_reg_tx_byte3_sel_int_loop_back:[14:14]=0b0   
										// param_phya_reg_tx_byte3_en_extend_oenz_gated_dline:[18:18]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_154_DATA  0b00000000000000000000000000000000
										// param_phyd_reg_reserved_byte3:[31:0]=0b00000000000000000000000000000000   
//#define  LP4x_4266_x16_DDR_PHY_REG_155_DATA  0b00000000000000000100000000000000
										// param_phya_reg_rx_byte3_en_rec_1shot_by_hys:[0:0]=0b0   
										// param_phya_reg_rx_byte3_en_rec_1shot_by_hys_dqs_diff:[1:1]=0b0   
										// param_phya_reg_rx_byte3_en_rec_1shot_by_hys_dqs_single:[2:2]=0b0   
										// param_phya_reg_rx_byte3_en_rec_eqrs:[5:4]=0b00   
										// param_phya_reg_rx_byte3_en_rec_eqrs_dqs:[7:6]=0b00   
										// param_phya_reg_rx_byte3_en_rec_offset:[8:8]=0b0   
										// param_phya_reg_rx_byte3_en_rec_offset_dqs:[9:9]=0b0   
										// param_phya_reg_rx_byte3_en_rxdll_top_test:[12:12]=0b0   
										// param_phya_reg_rx_byte3_en_lb_odt:[13:13]=0b0   
										// param_phya_reg_rx_byte3_sel_4bit_mode_rx:[14:14]=0b1   
										// param_phya_reg_rx_byte3_sel_dqs_wo_pream_mode:[15:15]=0b0   
										// param_phya_reg_rx_byte3_sel_internal_dqs:[16:16]=0b0   
										// param_phya_reg_rx_byte3_sel_internal_rx_clk:[17:17]=0b0   
										// param_phya_reg_rx_byte3_sel_rec_d2s_duty:[18:18]=0b0   
										// param_phya_reg_rx_byte3_sel_rec_d2s_duty_dqs_diff:[19:19]=0b0   
										// param_phya_reg_rx_byte3_sel_rec_d2s_duty_dqs_single:[20:20]=0b0   
										// param_phya_reg_rx_byte3_sel_rec_low_vcm_mode:[21:21]=0b0   
										// param_phya_reg_rx_byte3_sel_rec_low_vcm_mode_dqs_diff:[22:22]=0b0   
										// param_phya_reg_rx_byte3_sel_rec_low_vcm_mode_dqs_single:[23:23]=0b0  
#define  LP4x_4266_x16_DDR_PHY_REG_156_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte3_en_multi_rank:[0:0]=0b0   
										// param_phya_reg_tx_byte3_gpio_in:[3:3]=0b0
//#define  LP4x_4266_x16_DDR_PHY_REG_156_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte3_en_multi_rank:[0:0]=0b0   
										// param_phya_reg_tx_byte3_en_tx_ffe:[1:1]=0b0   
										// param_phya_reg_tx_byte3_en_tx_ffe_dqs:[2:2]=0b0   
										// param_phya_reg_tx_byte3_gpio_in:[3:3]=0b0 
#define  LP4x_4266_x16_DDR_PHY_REG_157_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_ca_en_gpio_output_mode_ca:[22:0]=0b0000_0000_1100_0000_0000_0000 
//#define  LP4x_4266_x16_DDR_PHY_REG_157_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dq0:[3:0]=0b0000   
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dq1:[7:4]=0b0000   
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dq2:[11:8]=0b0000   
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dq3:[15:12]=0b0000   
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dq4:[19:16]=0b0000   
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dq5:[23:20]=0b0000   
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dq6:[27:24]=0b0000   
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dq7:[31:28]=0b0000
#define  LP4x_4266_x16_DDR_PHY_REG_158_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_ca_pull_tx_down_ca:[22:0]=0b00000000000000000000000 
#define  LP4x_4266_x16_DDR_PHY_REG_159_DATA          0b00000000000000000000000000000000 
										// param_phya_reg_tx_ca_pull_tx_up_ca:[22:0]=0b00000000000000000000000
//#define  LP4x_4266_x16_DDR_PHY_REG_158_DATA  0b00000000000000000000000000000000
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dq8:[3:0]=0b0000   
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dqsn:[7:4]=0b0000   
										// param_phya_reg_tx_byte3_tx_ffe_dly_code_dqsp:[11:8]=0b0000   
//#define  LP4x_4266_x16_DDR_PHY_REG_0_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_ca_sel_lpddr4_pmos_ph_ca:[3:3]=0b0   
										// f0_param_phya_reg_tx_clk_sel_lpddr4_pmos_ph_clk:[4:4]=0b0   
										// f0_param_phya_reg_tx_sel_lpddr4_pmos_ph:[5:5]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_1_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_ca_drvn_de:[1:0]=0b00   
										// f0_param_phya_reg_tx_ca_drvp_de:[5:4]=0b00   
										// f0_param_phya_reg_tx_clk_drvn_de_clk0:[9:8]=0b00   
										// f0_param_phya_reg_tx_clk_drvn_de_clk1:[11:10]=0b00   
										// f0_param_phya_reg_tx_clk_drvp_de_clk0:[13:12]=0b00   
										// f0_param_phya_reg_tx_clk_drvp_de_clk1:[15:14]=0b00   
										// f0_param_phya_reg_tx_csb_drvn_de:[17:16]=0b00   
										// f0_param_phya_reg_tx_csb_drvp_de:[21:20]=0b00   
										// f0_param_phya_reg_tx_ca_en_tx_de:[24:24]=0b0   
										// f0_param_phya_reg_tx_clk_en_tx_de_clk0:[28:28]=0b0   
										// f0_param_phya_reg_tx_clk_en_tx_de_clk1:[29:29]=0b0   
										// f0_param_phya_reg_tx_csb_en_tx_de_csb0:[30:30]=0b0   
										// f0_param_phya_reg_tx_csb_en_tx_de_csb1:[31:31]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_2_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_ca_sel_dly1t_ca:[22:0]=0b00000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_3_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_clk_sel_dly1t_clk0:[0:0]=0b0   
										// f0_param_phya_reg_tx_clk_sel_dly1t_clk1:[1:1]=0b0   
										// f0_param_phya_reg_tx_ca_sel_dly1t_cke0:[8:8]=0b0   
										// f0_param_phya_reg_tx_ca_sel_dly1t_csb0:[16:16]=0b0   
										// f0_param_phya_reg_tx_ca_sel_dly1t_csb1:[17:17]=0b0  
//#define  LP4x_4266_x16_DDR_PHY_REG_3_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_clk_sel_dly1t_clk0:[0:0]=0b0   
										// f0_param_phya_reg_tx_clk_sel_dly1t_clk1:[1:1]=0b0   
										// f0_param_phya_reg_tx_ca_sel_dly1t_cke0:[8:8]=0b0   
										// f0_param_phya_reg_tx_ca_sel_dly1t_cke1:[9:9]=0b0   
										// f0_param_phya_reg_tx_ca_sel_dly1t_csb0:[16:16]=0b0   
										// f0_param_phya_reg_tx_ca_sel_dly1t_csb1:[17:17]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_4_F0_DATA  0b00000000000100000000000000000000
										// f0_param_phya_reg_tx_vref_en_free_offset:[0:0]=0b0   
										// f0_param_phya_reg_tx_vref_en_rangex2:[1:1]=0b0   
										// f0_param_phya_reg_tx_vref_sel_lpddr4divby2p5:[2:2]=0b0   
										// f0_param_phya_reg_tx_vref_sel_lpddr4divby3:[3:3]=0b0   
										// f0_param_phya_reg_tx_vref_offset:[14:8]=0b0000000   
										// f0_param_phya_reg_tx_vref_sel:[20:16]=0b10000   
//#define  LP4x_4266_x16_DDR_PHY_REG_5_F0_DATA  0b00000000000100000000000000000000
										// f0_param_phya_reg_tx_vrefca_en_free_offset:[0:0]=0b0   
										// f0_param_phya_reg_tx_vrefca_en_rangex2:[1:1]=0b0   
										// f0_param_phya_reg_tx_vrefca_offset:[14:8]=0b0000000   
										// f0_param_phya_reg_tx_vrefca_sel:[20:16]=0b10000   
//#define  LP4x_4266_x16_DDR_PHY_REG_6_F0_DATA  0b0000000000000000000000000000010010
#define  LP4x_4266_x16_DDR_PHY_REG_6_F0_DATA  0b0000000000000000000000000000010100
										// f0_param_phyd_tx_byte_dqs_extend:[2:0]=0b100 
										// f0_param_phyd_rx_byte_int_dqs_extend:[6:4]=0b010   
#define  LP4x_4266_x16_DDR_PHY_REG_7_F0_DATA  0b000000000000000000000000000000000
										// f0_param_phya_reg_rx_byte0_sel_odt_reg_mode:[6:6]=0b0   
										// f0_param_phya_reg_rx_byte1_sel_odt_reg_mode:[14:14]=0b0   
										// f0_param_phya_reg_rx_byte2_sel_odt_reg_mode:[22:22]=0b0   
										// f0_param_phya_reg_rx_byte3_sel_odt_reg_mode:[30:30]=0b0 
//#define  LP4x_4266_x16_DDR_PHY_REG_7_F0_DATA  0b01000000010000000100000001000000
										// f0_param_phya_reg_rx_byte0_odt_reg:[4:0]=0b00000   
										// f0_param_phya_reg_rx_byte0_sel_odt_reg_mode:[6:6]=0b1   
										// f0_param_phya_reg_rx_byte1_odt_reg:[12:8]=0b00000   
										// f0_param_phya_reg_rx_byte1_sel_odt_reg_mode:[14:14]=0b1   
										// f0_param_phya_reg_rx_byte2_odt_reg:[20:16]=0b00000   
										// f0_param_phya_reg_rx_byte2_sel_odt_reg_mode:[22:22]=0b1   
										// f0_param_phya_reg_rx_byte3_odt_reg:[28:24]=0b00000   
										// f0_param_phya_reg_rx_byte3_sel_odt_reg_mode:[30:30]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_64_F0_DATA  0b000000000000000000000000000000000
										// f0_param_phya_reg_rx_byte0_en_rec_vol_mode:[12:12]=0b0   
										// f0_param_phya_reg_rx_byte0_en_rec_vol_mode_dqs:[13:13]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_64_F0_DATA  0b00000000110000000000000000000000
										// f0_param_phya_reg_rx_byte0_en_lsmode:[0:0]=0b0   
										// f0_param_phya_reg_rx_byte0_hystr_dqs_diff:[5:4]=0b00   
										// f0_param_phya_reg_rx_byte0_hystr_dqs_single:[7:6]=0b00   
										// f0_param_phya_reg_rx_byte0_sel_dqs_rec_vref_mode:[8:8]=0b0   
										// f0_param_phya_reg_rx_byte0_sel_odt_center_tap:[10:10]=0b0   
										// f0_param_phya_reg_rx_byte0_en_rec_vol_mode:[12:12]=0b0   
										// f0_param_phya_reg_rx_byte0_en_rec_vol_mode_dqs:[13:13]=0b0   
										// f0_param_phya_reg_tx_byte0_force_en_lvstl_ph:[14:14]=0b0   
										// f0_param_phya_reg_tx_byte0_force_en_lvstl_odt:[16:16]=0b0   
										// f0_param_phya_reg_rx_byte0_en_trig_lvl_rangex2:[18:18]=0b0   
										// f0_param_phya_reg_rx_byte0_en_trig_lvl_rangex2_dqs:[19:19]=0b0   
										// f0_param_phya_reg_rx_byte0_trig_lvl_en_free_offset:[20:20]=0b0   
										// f0_param_phya_reg_rx_byte0_trig_lvl_en_free_offset_dqs:[21:21]=0b0   
										// f0_param_phya_reg_rx_byte0_en_trig_lvl:[22:22]=0b1   
										// f0_param_phya_reg_rx_byte0_en_trig_lvl_dqs:[23:23]=0b1   
//#define  LP4x_4266_x16_DDR_PHY_REG_65_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte0_drvn_de_dq:[1:0]=0b00   
										// f0_param_phya_reg_tx_byte0_drvp_de_dq:[5:4]=0b00   
										// f0_param_phya_reg_tx_byte0_drvn_de_dqs:[9:8]=0b00   
										// f0_param_phya_reg_tx_byte0_drvp_de_dqs:[13:12]=0b00   
										// f0_param_phya_reg_tx_byte0_en_tx_de_dq:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte0_en_tx_de_dqs:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_66_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte0_sel_dly1t_dq:[8:0]=0b000000000   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_dqs:[12:12]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_mask_ranka:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_oenz_dq:[24:24]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_oenz_dqs:[25:25]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_sel_rankb_rx:[28:28]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_sel_rankb_tx:[29:29]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_66_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte0_sel_dly1t_dq:[8:0]=0b000000000   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_dqs:[12:12]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_mask_ranka:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_int_dqs_ranka:[20:20]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_oenz_dq:[24:24]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_oenz_dqs:[25:25]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_sel_rankb_rx:[28:28]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_sel_rankb_tx:[29:29]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_67_F0_DATA  0b00000000000000000000000000010000
										// f0_param_phya_reg_rx_byte0_vref_sel_lpddr4divby2p5:[0:0]=0b0   
										// f0_param_phya_reg_rx_byte0_vref_sel_lpddr4divby3:[4:4]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_68_F0_DATA  0b00000000000000000000000000000100
										// f0_param_phyd_reg_rx_byte0_resetz_dqs_offset:[3:0]=0b0100   
#define  LP4x_4266_x16_DDR_PHY_REG_69_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte0_dq0_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte0_dq1_offset:[15:8]=0b00000000   
										// f0_param_phyd_reg_byte0_dq2_offset:[23:16]=0b00000000   
										// f0_param_phyd_reg_byte0_dq3_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_70_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte0_dq4_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte0_dq5_offset:[15:8]=0b00000000   
										// f0_param_phyd_reg_byte0_dq6_offset:[23:16]=0b00000000   
										// f0_param_phyd_reg_byte0_dq7_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_71_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte0_dm_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte0_dqsn_offset:[19:16]=0b0000   
										// f0_param_phyd_reg_byte0_dqsp_offset:[27:24]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_72_F0_DATA  0b00000000000000000000000000000011
										// f0_param_phyd_tx_byte0_tx_oenz_extend:[2:0]=0b011   
#define  LP4x_4266_x16_DDR_PHY_REG_80_F0_DATA  0b00000000000000000000000000000000   
										// f0_param_phya_reg_rx_byte1_en_rec_vol_mode:[12:12]=0b0   
										// f0_param_phya_reg_rx_byte1_en_rec_vol_mode_dqs:[13:13]=0b0   
										// f0_param_phya_reg_rx_byte1_sel_lpddr_4x:[14:14]=0b0   
										// f0_param_phya_reg_rx_byte1_en_pull_tx_down:[15:15]=0b0
										// f0_param_phya_reg_rx_byte1_en_pull_tx_up:[16:16]=0b0
//#define  LP4x_4266_x16_DDR_PHY_REG_80_F0_DATA  0b00000000110000000000000000000000
										// f0_param_phya_reg_rx_byte1_en_lsmode:[0:0]=0b0   
										// f0_param_phya_reg_rx_byte1_hystr_dqs_diff:[5:4]=0b00   
										// f0_param_phya_reg_rx_byte1_hystr_dqs_single:[7:6]=0b00   
										// f0_param_phya_reg_rx_byte1_sel_dqs_rec_vref_mode:[8:8]=0b0   
										// f0_param_phya_reg_rx_byte1_sel_odt_center_tap:[10:10]=0b0   
										// f0_param_phya_reg_rx_byte1_en_rec_vol_mode:[12:12]=0b0   
										// f0_param_phya_reg_rx_byte1_en_rec_vol_mode_dqs:[13:13]=0b0   
										// f0_param_phya_reg_tx_byte1_force_en_lvstl_ph:[14:14]=0b0   
										// f0_param_phya_reg_tx_byte1_force_en_lvstl_odt:[16:16]=0b0   
										// f0_param_phya_reg_rx_byte1_en_trig_lvl_rangex2:[18:18]=0b0   
										// f0_param_phya_reg_rx_byte1_en_trig_lvl_rangex2_dqs:[19:19]=0b0   
										// f0_param_phya_reg_rx_byte1_trig_lvl_en_free_offset:[20:20]=0b0   
										// f0_param_phya_reg_rx_byte1_trig_lvl_en_free_offset_dqs:[21:21]=0b0   
										// f0_param_phya_reg_rx_byte1_en_trig_lvl:[22:22]=0b1   
										// f0_param_phya_reg_rx_byte1_en_trig_lvl_dqs:[23:23]=0b1   
//#define  LP4x_4266_x16_DDR_PHY_REG_81_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte1_drvn_de_dq:[1:0]=0b00   
										// f0_param_phya_reg_tx_byte1_drvp_de_dq:[5:4]=0b00   
										// f0_param_phya_reg_tx_byte1_drvn_de_dqs:[9:8]=0b00   
										// f0_param_phya_reg_tx_byte1_drvp_de_dqs:[13:12]=0b00   
										// f0_param_phya_reg_tx_byte1_en_tx_de_dq:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte1_en_tx_de_dqs:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_82_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte1_sel_dly1t_dq:[8:0]=0b000000000   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_dqs:[12:12]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_mask_ranka:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_oenz_dq:[24:24]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_oenz_dqs:[25:25]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_sel_rankb_rx:[28:28]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_sel_rankb_tx:[29:29]=0b0 
//#define  LP4x_4266_x16_DDR_PHY_REG_82_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte1_sel_dly1t_dq:[8:0]=0b000000000   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_dqs:[12:12]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_mask_ranka:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_int_dqs_ranka:[20:20]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_oenz_dq:[24:24]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_oenz_dqs:[25:25]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_sel_rankb_rx:[28:28]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_sel_rankb_tx:[29:29]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_83_F0_DATA  0b00000000000000000000000000010000
										// f0_param_phya_reg_rx_byte1_vref_sel_lpddr4divby2p5:[0:0]=0b0   
										// f0_param_phya_reg_rx_byte1_vref_sel_lpddr4divby3:[4:4]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_84_F0_DATA  0b00000000000000000000000000000100
										// f0_param_phyd_reg_rx_byte1_resetz_dqs_offset:[3:0]=0b0100   
#define  LP4x_4266_x16_DDR_PHY_REG_85_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte1_dq0_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte1_dq1_offset:[15:8]=0b00000000   
										// f0_param_phyd_reg_byte1_dq2_offset:[23:16]=0b00000000   
										// f0_param_phyd_reg_byte1_dq3_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_86_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte1_dq4_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte1_dq5_offset:[15:8]=0b00000000   
										// f0_param_phyd_reg_byte1_dq6_offset:[23:16]=0b00000000   
										// f0_param_phyd_reg_byte1_dq7_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_87_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte1_dm_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte1_dqsn_offset:[19:16]=0b0000   
										// f0_param_phyd_reg_byte1_dqsp_offset:[27:24]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_88_F0_DATA  0b00000000000000000000000000000011
										// f0_param_phyd_tx_byte1_tx_oenz_extend:[2:0]=0b011   
#define  LP4x_4266_x16_DDR_PHY_REG_96_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte2_en_rec_vol_mode:[12:12]=0b0   
										// f0_param_phya_reg_rx_byte2_en_rec_vol_mode_dqs:[13:13]=0b0   

//#define  LP4x_4266_x16_DDR_PHY_REG_96_F0_DATA  0b00000000110000000000000000000000
										// f0_param_phya_reg_rx_byte2_en_lsmode:[0:0]=0b0   
										// f0_param_phya_reg_rx_byte2_hystr_dqs_diff:[5:4]=0b00   
										// f0_param_phya_reg_rx_byte2_hystr_dqs_single:[7:6]=0b00   
										// f0_param_phya_reg_rx_byte2_sel_dqs_rec_vref_mode:[8:8]=0b0   
										// f0_param_phya_reg_rx_byte2_sel_odt_center_tap:[10:10]=0b0   
										// f0_param_phya_reg_rx_byte2_en_rec_vol_mode:[12:12]=0b0   
										// f0_param_phya_reg_rx_byte2_en_rec_vol_mode_dqs:[13:13]=0b0   
										// f0_param_phya_reg_tx_byte2_force_en_lvstl_ph:[14:14]=0b0   
										// f0_param_phya_reg_tx_byte2_force_en_lvstl_odt:[16:16]=0b0   
										// f0_param_phya_reg_rx_byte2_en_trig_lvl_rangex2:[18:18]=0b0   
										// f0_param_phya_reg_rx_byte2_en_trig_lvl_rangex2_dqs:[19:19]=0b0   
										// f0_param_phya_reg_rx_byte2_trig_lvl_en_free_offset:[20:20]=0b0   
										// f0_param_phya_reg_rx_byte2_trig_lvl_en_free_offset_dqs:[21:21]=0b0   
										// f0_param_phya_reg_rx_byte2_en_trig_lvl:[22:22]=0b1   
										// f0_param_phya_reg_rx_byte2_en_trig_lvl_dqs:[23:23]=0b1   
//#define  LP4x_4266_x16_DDR_PHY_REG_97_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte2_drvn_de_dq:[1:0]=0b00   
										// f0_param_phya_reg_tx_byte2_drvp_de_dq:[5:4]=0b00   
										// f0_param_phya_reg_tx_byte2_drvn_de_dqs:[9:8]=0b00   
										// f0_param_phya_reg_tx_byte2_drvp_de_dqs:[13:12]=0b00   
										// f0_param_phya_reg_tx_byte2_en_tx_de_dq:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte2_en_tx_de_dqs:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_98_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte2_sel_dly1t_dq:[8:0]=0b000000000   
										// f0_param_phya_reg_tx_byte2_sel_dly1t_dqs:[12:12]=0b0   
										// f0_param_phya_reg_tx_byte2_sel_dly1t_mask_ranka:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte2_sel_dly1t_int_dqs_ranka:[20:20]=0b0   
										// f0_param_phya_reg_tx_byte2_sel_dly1t_oenz_dq:[24:24]=0b0   
										// f0_param_phya_reg_tx_byte2_sel_dly1t_oenz_dqs:[25:25]=0b0   
										// f0_param_phya_reg_tx_byte2_sel_dly1t_sel_rankb_rx:[28:28]=0b0   
										// f0_param_phya_reg_tx_byte2_sel_dly1t_sel_rankb_tx:[29:29]=0b0   
   
#define  LP4x_4266_x16_DDR_PHY_REG_100_F0_DATA  0b00000000000000000000000000000100
										// f0_param_phyd_reg_rx_byte2_resetz_dqs_offset:[3:0]=0b0100   
#define  LP4x_4266_x16_DDR_PHY_REG_101_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte2_dq0_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte2_dq1_offset:[15:8]=0b00000000   
										// f0_param_phyd_reg_byte2_dq2_offset:[23:16]=0b00000000   
										// f0_param_phyd_reg_byte2_dq3_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_102_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte2_dq4_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte2_dq5_offset:[15:8]=0b00000000   
										// f0_param_phyd_reg_byte2_dq6_offset:[23:16]=0b00000000   
										// f0_param_phyd_reg_byte2_dq7_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_103_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte2_dm_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte2_dqsn_offset:[19:16]=0b0000   
										// f0_param_phyd_reg_byte2_dqsp_offset:[27:24]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_104_F0_DATA  0b00000000000000000000000000000011
										// f0_param_phyd_tx_byte2_tx_oenz_extend:[2:0]=0b011   
#define  LP4x_4266_x16_DDR_PHY_REG_112_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte3_en_rec_vol_mode:[12:12]=0b0   
										// f0_param_phya_reg_rx_byte3_en_rec_vol_mode_dqs:[13:13]=0b0   
//#define  LP4x_4266_x16_DDR_PHY_REG_113_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte3_drvn_de_dq:[1:0]=0b00   
										// f0_param_phya_reg_tx_byte3_drvp_de_dq:[5:4]=0b00   
										// f0_param_phya_reg_tx_byte3_drvn_de_dqs:[9:8]=0b00   
										// f0_param_phya_reg_tx_byte3_drvp_de_dqs:[13:12]=0b00   
										// f0_param_phya_reg_tx_byte3_en_tx_de_dq:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte3_en_tx_de_dqs:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_114_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte3_sel_dly1t_dq:[8:0]=0b000000000   
										// f0_param_phya_reg_tx_byte3_sel_dly1t_dqs:[12:12]=0b0   
										// f0_param_phya_reg_tx_byte3_sel_dly1t_mask_ranka:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte3_sel_dly1t_int_dqs_ranka:[20:20]=0b0   
										// f0_param_phya_reg_tx_byte3_sel_dly1t_oenz_dq:[24:24]=0b0   
										// f0_param_phya_reg_tx_byte3_sel_dly1t_oenz_dqs:[25:25]=0b0   
										// f0_param_phya_reg_tx_byte3_sel_dly1t_sel_rankb_rx:[28:28]=0b0   
										// f0_param_phya_reg_tx_byte3_sel_dly1t_sel_rankb_tx:[29:29]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_116_F0_DATA  0b00000000000000000000000000000100
										// f0_param_phyd_reg_rx_byte3_resetz_dqs_offset:[3:0]=0b0100   
#define  LP4x_4266_x16_DDR_PHY_REG_117_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte3_dq0_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte3_dq1_offset:[15:8]=0b00000000   
										// f0_param_phyd_reg_byte3_dq2_offset:[23:16]=0b00000000   
										// f0_param_phyd_reg_byte3_dq3_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_118_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte3_dq4_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte3_dq5_offset:[15:8]=0b00000000   
										// f0_param_phyd_reg_byte3_dq6_offset:[23:16]=0b00000000   
										// f0_param_phyd_reg_byte3_dq7_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_119_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_byte3_dm_offset:[7:0]=0b00000000   
										// f0_param_phyd_reg_byte3_dqsn_offset:[19:16]=0b0000   
										// f0_param_phyd_reg_byte3_dqsp_offset:[27:24]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_120_F0_DATA  0b00000000000000000000000000000011
										// f0_param_phyd_tx_byte3_tx_oenz_extend:[2:0]=0b011   
#define  LP4x_4266_x16_DDR_PHY_REG_128_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca0_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca0_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca1_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca1_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_129_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca2_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca2_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca3_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca3_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_130_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca4_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca4_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca5_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca5_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_131_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca6_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca6_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca7_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca7_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_132_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca8_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca8_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca9_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca9_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_133_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca10_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca10_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca11_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca11_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_134_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca12_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca12_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca13_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca13_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_135_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca14_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca14_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca15_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca15_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_136_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca16_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca16_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca17_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca17_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_137_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca18_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca18_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca19_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca19_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_138_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca20_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca20_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca21_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_ca21_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_139_F0_DATA  0b00000000000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca22_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_ca22_shift_sel:[13:8]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_140_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_cke0_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_cke0_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_cke1_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_cke1_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_141_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_cke2_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_cke2_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_cke3_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_cke3_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_142_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_csb_tx_dline_code_csb0_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_cs0_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_csb_tx_dline_code_csb1_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_cs1_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_143_F0_DATA  0b00000100000000000000010000000000
										// f0_param_phyd_reg_tx_csb_tx_dline_code_csb2_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_cs2_shift_sel:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_csb_tx_dline_code_csb3_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_cs3_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_144_F0_DATA  0b00000000000000000000010000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_resetz_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_reset_shift_sel:[13:8]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_145_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca0_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca1_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_146_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca2_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca3_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_147_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca4_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca5_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_148_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca6_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca7_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_149_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca8_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca9_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_150_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca10_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca11_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_151_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca12_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca13_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_152_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca14_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca15_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_153_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca16_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca17_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_154_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca18_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca19_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_155_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca20_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca21_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_156_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_ca22_raw:[7:0]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_157_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_cke0_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_cke1_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_158_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_cke2_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_ca_tx_dline_code_cke3_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_159_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_csb_tx_dline_code_csb0_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_csb_tx_dline_code_csb1_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_160_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_csb_tx_dline_code_csb2_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_csb_tx_dline_code_csb3_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_161_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_ca_tx_dline_code_resetz_raw:[7:0]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_162_F0_DATA  0b00001000000010000000100000001000
										// f0_param_phya_reg_tx_ca_drvn_ca:[4:0]=0b01000   
										// f0_param_phya_reg_tx_ca_drvp_ca:[12:8]=0b01000   
										// f0_param_phya_reg_tx_csb_drvn_csb:[20:16]=0b01000   
										// f0_param_phya_reg_tx_csb_drvp_csb:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_163_F0_DATA  0b00001000000010000000100000001000
										// f0_param_phya_reg_tx_clk_drvn_clkn0:[4:0]=0b01000   
										// f0_param_phya_reg_tx_clk_drvp_clkn0:[12:8]=0b01000   
										// f0_param_phya_reg_tx_clk_drvn_clkp0:[20:16]=0b01000   
										// f0_param_phya_reg_tx_clk_drvp_clkp0:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_164_F0_DATA  0b00001000000010000000100000001000
										// f0_param_phya_reg_tx_clk_drvn_clkn1:[4:0]=0b01000   
										// f0_param_phya_reg_tx_clk_drvp_clkn1:[12:8]=0b01000   
										// f0_param_phya_reg_tx_clk_drvn_clkp1:[20:16]=0b01000   
										// f0_param_phya_reg_tx_clk_drvp_clkp1:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_192_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq0_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte0_bit0_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq1_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte0_bit1_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_193_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq2_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte0_bit2_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq3_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte0_bit3_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_194_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq4_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte0_bit4_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq5_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte0_bit5_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_195_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq6_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte0_bit6_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq7_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte0_bit7_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_196_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq8_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte0_bit8_data_shift:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_197_F0_DATA  0b00000000000000000000110100000000 //sel_rankb_tx_shift = hd
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_sel_rankb_tx_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_byte0_sel_rankb_tx_shift:[13:8]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_198_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dqsn_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dqsp_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte0_dqs_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_199_F0_DATA  0b00010111000000000000010000000000
//#define  LP4x_4266_x16_DDR_PHY_REG_199_F0_DATA  0b00010111000000000000001000000000  //_oenz_dqs_shift  = -2
#ifdef OENZ_DQS_SHIFT2
    #define  LP4x_4266_x16_DDR_PHY_REG_199_F0_DATA  0b00010111000000000000001000000000  //_oenz_dqs_shift  = -2
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_199_F0_DATA  0b00010111000000000000010000000000
#endif
										// f0_param_phyd_tx_byte0_oenz_dqs_shift:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_oenz_dq_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte0_oenz_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_200_F0_DATA  0b0000_0110_0000_0000_0010_1101_0000_0000
//#define  LP4x_4266_x16_DDR_PHY_REG_200_F0_DATA  0b00000110000000000010100100000000
//#define  LP4x_4266_x16_DDR_PHY_REG_200_F0_DATA  0b00000110000000000010101100000000   //oenz_dqs_extend  = +2
#ifdef OENZ_DQS_SHIFT2
    #define  LP4x_4266_x16_DDR_PHY_REG_200_F0_DATA  0b00000110000000000010101100000000   //oenz_dqs_extend  = +2
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_200_F0_DATA  0b00000110000000000010100100000000
#endif
										// f0_param_phyd_tx_byte0_oenz_dqs_extend:[15:8]=0b00101001   
										// f0_param_phyd_tx_byte0_oenz_extend:[31:24]=0b00000110   
#define  LP4x_4266_x16_DDR_PHY_REG_201_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq0_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq1_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_202_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq2_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq3_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_203_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq4_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq5_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_204_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq6_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq7_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_205_F0_DATA  0b00000000000000000000000010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq8_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_206_F0_DATA  0b00000000000000000000000010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_sel_rankb_tx_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_207_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dqsn_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dqsp_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_208_F0_DATA  0b00000000010000000000000000000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_oenz_dq_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_209_F0_DATA  0b00000000000000000000100000001000
										// f0_param_phya_reg_tx_byte0_drvn_dq:[4:0]=0b01000   
										// f0_param_phya_reg_tx_byte0_drvp_dq:[12:8]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_210_F0_DATA  0b00001000000010000000100000001000
										// f0_param_phya_reg_tx_byte0_drvn_dqsn:[4:0]=0b01000   
										// f0_param_phya_reg_tx_byte0_drvp_dqsn:[12:8]=0b01000   
										// f0_param_phya_reg_tx_byte0_drvn_dqsp:[20:16]=0b01000   
										// f0_param_phya_reg_tx_byte0_drvp_dqsp:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_216_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq0_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte1_bit0_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq1_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte1_bit1_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_217_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq2_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte1_bit2_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq3_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte1_bit3_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_218_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq4_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte1_bit4_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq5_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte1_bit5_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_219_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq6_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte1_bit6_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq7_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte1_bit7_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_220_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq8_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte1_bit8_data_shift:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_221_F0_DATA  0b00000000000000000000110100000000 //sel_rankb_tx_shift  = hd
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_sel_rankb_tx_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_byte1_sel_rankb_tx_shift:[13:8]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_222_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dqsn_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dqsp_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte1_dqs_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_223_F0_DATA  0b00010111000000000000010000000000
//#define  LP4x_4266_x16_DDR_PHY_REG_223_F0_DATA  0b00010111000000000000001000000000  //_oenz_dqs_shift  = -2
#ifdef OENZ_DQS_SHIFT2
    #define  LP4x_4266_x16_DDR_PHY_REG_223_F0_DATA  0b00010111000000000000001000000000  //_oenz_dqs_shift  = -2
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_223_F0_DATA  0b00010111000000000000010000000000    
#endif
										// f0_param_phyd_tx_byte1_oenz_dqs_shift:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_oenz_dq_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte1_oenz_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_224_F0_DATA  0b0000_0110_0000_0000_0010_1101_0000_0000
//#define  LP4x_4266_x16_DDR_PHY_REG_224_F0_DATA  0b00000110000000000010100100000000
//#define  LP4x_4266_x16_DDR_PHY_REG_224_F0_DATA  0b00000110000000000010101100000000   //oenz_dqs_extend  = +2
#ifdef OENZ_DQS_SHIFT2
    #define  LP4x_4266_x16_DDR_PHY_REG_224_F0_DATA  0b00000110000000000010101100000000   //oenz_dqs_extend  = +2
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_224_F0_DATA  0b00000110000000000010100100000000
#endif
										// f0_param_phyd_tx_byte1_oenz_dqs_extend:[15:8]=0b00101001   
										// f0_param_phyd_tx_byte1_oenz_extend:[31:24]=0b00000110   
#define  LP4x_4266_x16_DDR_PHY_REG_225_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq0_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq1_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_226_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq2_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq3_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_227_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq4_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq5_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_228_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq6_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq7_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_229_F0_DATA  0b00000000000000000000000010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq8_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_230_F0_DATA  0b00000000000000000000000010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_sel_rankb_tx_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_231_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dqsn_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dqsp_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_232_F0_DATA  0b00000000010000000000000000000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_oenz_dq_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_233_F0_DATA  0b00000000000000000000100000001000
										// f0_param_phya_reg_tx_byte1_drvn_dq:[4:0]=0b01000   
										// f0_param_phya_reg_tx_byte1_drvp_dq:[12:8]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_234_F0_DATA  0b00001000000010000000100000001000
										// f0_param_phya_reg_tx_byte1_drvn_dqsn:[4:0]=0b01000   
										// f0_param_phya_reg_tx_byte1_drvp_dqsn:[12:8]=0b01000   
										// f0_param_phya_reg_tx_byte1_drvn_dqsp:[20:16]=0b01000   
										// f0_param_phya_reg_tx_byte1_drvp_dqsp:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_240_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq0_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte2_bit0_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq1_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte2_bit1_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_241_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq2_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte2_bit2_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq3_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte2_bit3_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_242_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq4_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte2_bit4_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq5_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte2_bit5_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_243_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq6_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte2_bit6_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq7_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte2_bit7_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_244_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq8_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte2_bit8_data_shift:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_245_F0_DATA  0b00000000000000000000110100000000 //sel_rankb_tx_shift  = hd
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_sel_rankb_tx_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_byte2_sel_rankb_tx_shift:[13:8]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_246_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dqsn_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dqsp_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte2_dqs_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_247_F0_DATA  0b00010111000000000000010000000000
//#define  LP4x_4266_x16_DDR_PHY_REG_247_F0_DATA  0b00010111000000000000001000000000  //_oenz_dqs_shift  = -2
#ifdef OENZ_DQS_SHIFT2
    #define  LP4x_4266_x16_DDR_PHY_REG_247_F0_DATA  0b00010111000000000000001000000000  //_oenz_dqs_shift  = -2
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_247_F0_DATA  0b00010111000000000000010000000000   
#endif
										// f0_param_phyd_tx_byte2_oenz_dqs_shift:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_oenz_dq_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte2_oenz_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_248_F0_DATA  0b0000_0110_0000_0000_0010_1101_0000_0000
//#define  LP4x_4266_x16_DDR_PHY_REG_248_F0_DATA  0b00000110000000000010100100000000
//#define  LP4x_4266_x16_DDR_PHY_REG_248_F0_DATA  0b00000110000000000010101100000000   //oenz_dqs_extend  = +2
#ifdef OENZ_DQS_SHIFT2
    #define  LP4x_4266_x16_DDR_PHY_REG_248_F0_DATA  0b00000110000000000010101100000000   //oenz_dqs_extend  = +2
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_248_F0_DATA  0b00000110000000000010100100000000
#endif
										// f0_param_phyd_tx_byte2_oenz_dqs_extend:[15:8]=0b00101001   
										// f0_param_phyd_tx_byte2_oenz_extend:[31:24]=0b00000110   
#define  LP4x_4266_x16_DDR_PHY_REG_249_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq0_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq1_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_250_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq2_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq3_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_251_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq4_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq5_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_252_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq6_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq7_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_253_F0_DATA  0b00000000000000000000000010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq8_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_254_F0_DATA  0b00000000000000000000000010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_sel_rankb_tx_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_255_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dqsn_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dqsp_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_256_F0_DATA  0b00000000010000000000000000000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_oenz_dq_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_257_F0_DATA  0b00000000000000000000100000001000
										// f0_param_phya_reg_tx_byte2_drvn_dq:[4:0]=0b01000   
										// f0_param_phya_reg_tx_byte2_drvp_dq:[12:8]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_258_F0_DATA  0b00001000000010000000100000001000
										// f0_param_phya_reg_tx_byte2_drvn_dqsn:[4:0]=0b01000   
										// f0_param_phya_reg_tx_byte2_drvp_dqsn:[12:8]=0b01000   
										// f0_param_phya_reg_tx_byte2_drvn_dqsp:[20:16]=0b01000   
										// f0_param_phya_reg_tx_byte2_drvp_dqsp:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_264_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq0_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte3_bit0_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq1_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte3_bit1_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_265_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq2_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte3_bit2_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq3_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte3_bit3_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_266_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq4_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte3_bit4_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq5_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte3_bit5_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_267_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq6_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte3_bit6_data_shift:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq7_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte3_bit7_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_268_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq8_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte3_bit8_data_shift:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_269_F0_DATA  0b00000000000000000000110100000000 //sel_rankb_tx_shift  = hd
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_sel_rankb_tx_sw:[7:0]=0b00000000   
										// f0_param_phyd_tx_byte3_sel_rankb_tx_shift:[13:8]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_270_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dqsn_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dqsp_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte3_dqs_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_271_F0_DATA  0b00010111000000000000010000000000
//#define  LP4x_4266_x16_DDR_PHY_REG_271_F0_DATA  0b00010111000000000000001000000000  //_oenz_dqs_shift  = -2
#ifdef OENZ_DQS_SHIFT2
    #define  LP4x_4266_x16_DDR_PHY_REG_271_F0_DATA  0b00010111000000000000001000000000  //_oenz_dqs_shift  = -2
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_271_F0_DATA  0b00010111000000000000010000000000
#endif
										// f0_param_phyd_tx_byte3_oenz_dqs_shift:[13:8]=0b000100   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_oenz_dq_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte3_oenz_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_272_F0_DATA  0b0000_0110_0000_0000_0010_1101_0000_0000
//#define  LP4x_4266_x16_DDR_PHY_REG_272_F0_DATA  0b00000110000000000010100100000000
//#define  LP4x_4266_x16_DDR_PHY_REG_272_F0_DATA  0b00000110000000000010101100000000   //oenz_dqs_extend  = +2
#ifdef OENZ_DQS_SHIFT2
    #define  LP4x_4266_x16_DDR_PHY_REG_272_F0_DATA  0b00000110000000000010101100000000   //oenz_dqs_extend  = +2
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_272_F0_DATA  0b00000110000000000010100100000000
#endif
										// f0_param_phyd_tx_byte3_oenz_dqs_extend:[15:8]=0b00101001   
										// f0_param_phyd_tx_byte3_oenz_extend:[31:24]=0b00000110   
#define  LP4x_4266_x16_DDR_PHY_REG_273_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq0_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq1_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_274_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq2_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq3_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_275_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq4_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq5_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_276_F0_DATA  0b00000000100000000000000010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq6_raw:[7:0]=0b10000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq7_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_277_F0_DATA  0b00000000000000000000000010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq8_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_278_F0_DATA  0b00000000000000000000000010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_sel_rankb_tx_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_279_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dqsn_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dqsp_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_280_F0_DATA  0b00000000010000000000000000000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_oenz_dq_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_281_F0_DATA  0b00000000000000000000100000001000
										// f0_param_phya_reg_tx_byte3_drvn_dq:[4:0]=0b01000   
										// f0_param_phya_reg_tx_byte3_drvp_dq:[12:8]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_282_F0_DATA  0b00001000000010000000100000001000
										// f0_param_phya_reg_tx_byte3_drvn_dqsn:[4:0]=0b01000   
										// f0_param_phya_reg_tx_byte3_drvp_dqsn:[12:8]=0b01000   
										// f0_param_phya_reg_tx_byte3_drvn_dqsp:[20:16]=0b01000   
										// f0_param_phya_reg_tx_byte3_drvp_dqsp:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_320_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte0_rx_dq0_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq0_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq1_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq1_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_321_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte0_rx_dq2_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq2_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq3_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq3_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_322_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte0_rx_dq4_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq4_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq5_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq5_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_323_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte0_rx_dq6_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq6_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq7_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq7_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_324_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte0_rx_dq8_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte0_rx_dq8_deskew_pos_sw:[15:8]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_325_F0_DATA  0b00000000100010110000000010001011
										// f0_param_phyd_reg_rx_byte0_rx_dqs_dline_code_neg_ranka_sw:[8:0]=0b010000000   
										// f0_param_phyd_reg_rx_byte0_rx_dqs_dline_code_pos_ranka_sw:[24:16]=0b010000000 
#ifdef MASK_SHIFT_FW_1T
    #define  LP4x_4266_x16_DDR_PHY_REG_326_F0_DATA  0b00101000010000000010011000000000  //mask_shift 1c -> 26  mask_ranka 40-> 00  
#elif defined(AUTO_GATED_PASS)
    #define  LP4x_4266_x16_DDR_PHY_REG_326_F0_DATA  0b00011100010000000001101001100000  //mask_shift 1c -> 1a  mask_rank 40 -> 60 
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_326_F0_DATA  0b00011100010000000001110010000000
#endif
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_mask_ranka_sw:[7:0]=0b01000000   
										// f0_param_phyd_rx_byte0_mask_shift:[13:8]=0b011100   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_int_dqs_sw:[23:16]=0b01000000   
										// f0_param_phyd_tx_byte0_int_dqs_shift:[29:24]=0b011100   
//#define  LP4x_4266_x16_DDR_PHY_REG_327_F0_DATA0b00011100010000000000110100001101
//#define  LP4x_4266_x16_DDR_PHY_REG_327_F0_DATA  0b00011100010000000000101100001101   //en_shift = d odt_en_shift = b
//#define  LP4x_4266_x16_DDR_PHY_REG_327_F0_DATA  0b00011100010000000000100100001101   //en_shift = d odt_en_shift = 9
#ifdef LP4_4X_ODT_EN_EXTEND4
    #define  LP4x_4266_x16_DDR_PHY_REG_327_F0_DATA  0b00011100010000000000100100001101   //en_shift = d odt_en_shift = 9
#elif defined(LP4_4X_ODT_EN_EXTEND2)
    #define  LP4x_4266_x16_DDR_PHY_REG_327_F0_DATA  0b00011100010000000000101100001101   //en_shift = d odt_en_shift = b
#elif defined(LP4_4X_ODT_EN_EXTEND0)
    #define  LP4x_4266_x16_DDR_PHY_REG_327_F0_DATA  0b00010010010000000000100000001010   //en_shift = a odt_en_shift = 8 sel_rankb_rx_shift = h12
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_327_F0_DATA  0b00011100010000000000110100001101
#endif
										// f0_param_phyd_rx_byte0_en_shift:[5:0]=0b001101   
										// f0_param_phyd_rx_byte0_odt_en_shift:[13:8]=0b001101   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_sel_rankb_rx_sw:[23:16]=0b01000000   
										// f0_param_phyd_tx_byte0_sel_rankb_rx_shift:[29:24]=0b011100   
//#define  LP4x_4266_x16_DDR_PHY_REG_328_F0_DATA0b00000000000011010001001000010010
//#define  LP4x_4266_x16_DDR_PHY_REG_328_F0_DATA  0b00000000000011010001010000010010   //en_extend += 0 odt_en_extend += 2
//#define  LP4x_4266_x16_DDR_PHY_REG_328_F0_DATA  0b00000000000011010001011000010010   //en_extend += 0 odt_en_extend += 4
#ifdef LP4_4X_ODT_EN_EXTEND4
    #define  LP4x_4266_x16_DDR_PHY_REG_328_F0_DATA  0b00000000000011010001011000010010   //en_extend += 0 odt_en_extend += 4
#elif defined(LP4_4X_ODT_EN_EXTEND2)
    #define  LP4x_4266_x16_DDR_PHY_REG_328_F0_DATA  0b00000000000011010001010000010010   //en_extend += 0 odt_en_extend += 2
#elif defined(LP4_4X_ODT_EN_EXTEND0)
    #define  LP4x_4266_x16_DDR_PHY_REG_328_F0_DATA  0b00000000000101000011001000101110   //en_extend += b+2+5+10 odt_en_extend += d+4+5+10 rden_to_rdvld +=5
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_328_F0_DATA  0b00000000000011010001001000010010
#endif
										// f0_param_phyd_rx_byte0_en_extend:[7:0]=0b00010010   
										// f0_param_phyd_rx_byte0_odt_en_extend:[15:8]=0b00010010   
										// f0_param_phyd_rx_byte0_rden_to_rdvld:[20:16]=0b01101   
#define  LP4x_4266_x16_DDR_PHY_REG_329_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte0_rx_dq0_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq1_deskew_com_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq2_deskew_com_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq3_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_330_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte0_rx_dq4_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq5_deskew_com_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq6_deskew_com_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq7_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_331_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte0_rx_dq0_deskew_neg_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq1_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq2_deskew_neg_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq3_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_332_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte0_rx_dq4_deskew_neg_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq5_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq6_deskew_neg_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq7_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_333_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte0_rx_dq0_deskew_pos_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq1_deskew_pos_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq2_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq3_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_334_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte0_rx_dq4_deskew_pos_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq5_deskew_pos_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq6_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq7_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_335_F0_DATA  0b01000000000000000000000000000000
										// f0_param_phya_reg_rx_byte0_rx_dq8_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq8_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte0_rx_dq8_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_sel_rankb_rx_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_336_F0_DATA  0b01000000010000000100000000000000
										// f0_param_phya_reg_tx_byte0_tx_dline_code_mask_ranka_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_int_dqs_raw:[15:8]=0b01000000   
										// f0_param_phya_reg_rx_byte0_rx_dqs_dline_code_neg_ranka_raw:[23:16]=0b01000000   
										// f0_param_phya_reg_rx_byte0_rx_dqs_dline_code_pos_ranka_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_337_F0_DATA  0b00000000000100000000000000010000
										// f0_param_phya_reg_rx_byte0_trig_lvl_dq:[4:0]=0b10000   
										// f0_param_phya_reg_rx_byte0_trig_lvl_dq_offset:[14:8]=0b0000000   
										// f0_param_phya_reg_rx_byte0_trig_lvl_dqs:[20:16]=0b10000   
										// f0_param_phya_reg_rx_byte0_trig_lvl_dqs_offset:[30:24]=0b0000000   
#define  LP4x_4266_x16_DDR_PHY_REG_344_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte1_rx_dq0_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq0_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq1_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq1_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_345_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte1_rx_dq2_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq2_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq3_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq3_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_346_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte1_rx_dq4_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq4_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq5_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq5_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_347_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte1_rx_dq6_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq6_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq7_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq7_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_348_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte1_rx_dq8_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte1_rx_dq8_deskew_pos_sw:[15:8]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_349_F0_DATA  0b00000000100010110000000010001011
										// f0_param_phyd_reg_rx_byte1_rx_dqs_dline_code_neg_ranka_sw:[8:0]=0b010000000   
										// f0_param_phyd_reg_rx_byte1_rx_dqs_dline_code_pos_ranka_sw:[24:16]=0b010000000   
#ifdef MASK_SHIFT_FW_1T
    #define  LP4x_4266_x16_DDR_PHY_REG_350_F0_DATA  0b00101000010000000010011000000000  //mask_shift 1c -> 26  mask_ranka 40-> 00
#elif defined(AUTO_GATED_PASS)
    #define  LP4x_4266_x16_DDR_PHY_REG_350_F0_DATA  0b00011100010000000001101001100000    
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_350_F0_DATA  0b00011100010000000001110010000000
#endif
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_mask_ranka_sw:[7:0]=0b01000000   
										// f0_param_phyd_rx_byte1_mask_shift:[13:8]=0b011100   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_int_dqs_sw:[23:16]=0b01000000   
										// f0_param_phyd_tx_byte1_int_dqs_shift:[29:24]=0b011100   
//#define  LP4x_4266_x16_DDR_PHY_REG_351_F0_DATA  0b00011100010000000000110100001101
//#define  LP4x_4266_x16_DDR_PHY_REG_351_F0_DATA  0b00011100010000000000101100001101   //en_shift = d odt_en_shift = b
//#define  LP4x_4266_x16_DDR_PHY_REG_351_F0_DATA  0b00011100010000000000100100001101   //en_shift = d odt_en_shift = 9
#ifdef LP4_4X_ODT_EN_EXTEND4
    #define  LP4x_4266_x16_DDR_PHY_REG_351_F0_DATA  0b00011100010000000000100100001101   //en_shift = d odt_en_shift = 9
#elif defined(LP4_4X_ODT_EN_EXTEND2)
    #define  LP4x_4266_x16_DDR_PHY_REG_351_F0_DATA  0b00011100010000000000101100001101   //en_shift = d odt_en_shift = b
#elif defined(LP4_4X_ODT_EN_EXTEND0)
    #define  LP4x_4266_x16_DDR_PHY_REG_351_F0_DATA  0b00010010010000000000100000001010   //en_shift = a odt_en_shift = 8 sel_rankb_rx_shift = h12
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_351_F0_DATA  0b00011100010000000000110100001101
#endif
										// f0_param_phyd_rx_byte1_en_shift:[5:0]=0b001101   
										// f0_param_phyd_rx_byte1_odt_en_shift:[13:8]=0b001101   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_sel_rankb_rx_sw:[23:16]=0b01000000   
										// f0_param_phyd_tx_byte1_sel_rankb_rx_shift:[29:24]=0b011100   
//#define  LP4x_4266_x16_DDR_PHY_REG_352_F0_DATA  0b00000000000011010001001000010010
//#define  LP4x_4266_x16_DDR_PHY_REG_352_F0_DATA  0b00000000000011010001010000010010   //en_extend += 0 odt_en_extend += 2
//#define  LP4x_4266_x16_DDR_PHY_REG_352_F0_DATA  0b00000000000011010001011000010010   //en_extend += 0 odt_en_extend += 4
#ifdef LP4_4X_ODT_EN_EXTEND4
    #define  LP4x_4266_x16_DDR_PHY_REG_352_F0_DATA  0b00000000000011010001011000010010   //en_extend += 0 odt_en_extend += 4
#elif defined(LP4_4X_ODT_EN_EXTEND2)
    #define  LP4x_4266_x16_DDR_PHY_REG_352_F0_DATA  0b00000000000011010001010000010010   //en_extend += 0 odt_en_extend += 2
#elif defined(LP4_4X_ODT_EN_EXTEND0)
    #define  LP4x_4266_x16_DDR_PHY_REG_352_F0_DATA  0b00000000000101000011001000101110   //en_extend += b+2+5+10 odt_en_extend += d+4+5+10 rden_to_rdvld +=5
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_352_F0_DATA  0b00000000000011010001001000010010
#endif
										// f0_param_phyd_rx_byte1_en_extend:[7:0]=0b10010   
										// f0_param_phyd_rx_byte1_odt_en_extend:[15:8]=0b10010   
										// f0_param_phyd_rx_byte1_rden_to_rdvld:[20:16]=0b01101   
#define  LP4x_4266_x16_DDR_PHY_REG_353_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte1_rx_dq0_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq1_deskew_com_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq2_deskew_com_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq3_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_354_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte1_rx_dq4_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq5_deskew_com_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq6_deskew_com_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq7_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_355_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte1_rx_dq0_deskew_neg_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq1_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq2_deskew_neg_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq3_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_356_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte1_rx_dq4_deskew_neg_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq5_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq6_deskew_neg_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq7_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_357_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte1_rx_dq0_deskew_pos_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq1_deskew_pos_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq2_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq3_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_358_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte1_rx_dq4_deskew_pos_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq5_deskew_pos_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq6_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq7_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_359_F0_DATA  0b01000000000000000000000000000000
										// f0_param_phya_reg_rx_byte1_rx_dq8_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq8_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte1_rx_dq8_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_sel_rankb_rx_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_360_F0_DATA  0b01000000010000000100000000000000
										// f0_param_phya_reg_tx_byte1_tx_dline_code_mask_ranka_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_int_dqs_raw:[15:8]=0b01000000   
										// f0_param_phya_reg_rx_byte1_rx_dqs_dline_code_neg_ranka_raw:[23:16]=0b01000000   
										// f0_param_phya_reg_rx_byte1_rx_dqs_dline_code_pos_ranka_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_361_F0_DATA  0b00000000000100000000000000010000
										// f0_param_phya_reg_rx_byte1_trig_lvl_dq:[4:0]=0b10000   
										// f0_param_phya_reg_rx_byte1_trig_lvl_dq_offset:[14:8]=0b0000000   
										// f0_param_phya_reg_rx_byte1_trig_lvl_dqs:[20:16]=0b10000   
										// f0_param_phya_reg_rx_byte1_trig_lvl_dqs_offset:[30:24]=0b0000000   
#define  LP4x_4266_x16_DDR_PHY_REG_368_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte2_rx_dq0_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq0_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq1_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq1_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_369_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte2_rx_dq2_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq2_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq3_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq3_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_370_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte2_rx_dq4_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq4_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq5_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq5_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_371_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte2_rx_dq6_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq6_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq7_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq7_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_372_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte2_rx_dq8_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte2_rx_dq8_deskew_pos_sw:[15:8]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_373_F0_DATA  0b00000000100010110000000010001011
										// f0_param_phyd_reg_rx_byte2_rx_dqs_dline_code_neg_ranka_sw:[8:0]=0b010000000   
										// f0_param_phyd_reg_rx_byte2_rx_dqs_dline_code_pos_ranka_sw:[24:16]=0b010000000   
#ifdef MASK_SHIFT_FW_1T
    #define  LP4x_4266_x16_DDR_PHY_REG_374_F0_DATA  0b00101000010000000010011000000000  //mask_shift 1c -> 26  mask_ranka 40-> 00
#elif defined(AUTO_GATED_PASS)
    #define  LP4x_4266_x16_DDR_PHY_REG_374_F0_DATA  0b00011100010000000001101001100000    
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_374_F0_DATA  0b00011100010000000001110010000000
#endif
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_mask_ranka_sw:[7:0]=0b01000000   
										// f0_param_phyd_rx_byte2_mask_shift:[13:8]=0b011100   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_int_dqs_sw:[23:16]=0b01000000   
										// f0_param_phyd_tx_byte2_int_dqs_shift:[29:24]=0b011100   
//#define  LP4x_4266_x16_DDR_PHY_REG_375_F0_DATA  0b00011100010000000000110100001101
//#define  LP4x_4266_x16_DDR_PHY_REG_375_F0_DATA  0b00011100010000000000101100001101   //en_shift = d odt_en_shift = b
//#define  LP4x_4266_x16_DDR_PHY_REG_375_F0_DATA  0b00011100010000000000100100001101   //en_shift = d odt_en_shift = 9
#ifdef LP4_4X_ODT_EN_EXTEND4
    #define  LP4x_4266_x16_DDR_PHY_REG_375_F0_DATA  0b00011100010000000000100100001101   //en_shift = d odt_en_shift = 9
#elif defined(LP4_4X_ODT_EN_EXTEND2)
    #define  LP4x_4266_x16_DDR_PHY_REG_375_F0_DATA  0b00011100010000000000101100001101   //en_shift = d odt_en_shift = b
#elif defined(LP4_4X_ODT_EN_EXTEND0)
    #define  LP4x_4266_x16_DDR_PHY_REG_375_F0_DATA  0b00010010010000000000100000001010   //en_shift = a odt_en_shift = 8 sel_rankb_rx_shift = h12
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_375_F0_DATA  0b00011100010000000000110100001101
#endif
										// f0_param_phyd_rx_byte2_en_shift:[5:0]=0b001101   
										// f0_param_phyd_rx_byte2_odt_en_shift:[13:8]=0b001101   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_sel_rankb_rx_sw:[23:16]=0b01000000   
										// f0_param_phyd_tx_byte2_sel_rankb_rx_shift:[29:24]=0b011100   
//#define  LP4x_4266_x16_DDR_PHY_REG_376_F0_DATA  0b00000000000011010001001000010010
//#define  LP4x_4266_x16_DDR_PHY_REG_376_F0_DATA  0b00000000000011010001010000010010   //en_extend += 0 odt_en_extend += 2
//#define  LP4x_4266_x16_DDR_PHY_REG_376_F0_DATA  0b00000000000011010001011000010010   //en_extend += 0 odt_en_extend += 4
#ifdef LP4_4X_ODT_EN_EXTEND4
    #define  LP4x_4266_x16_DDR_PHY_REG_376_F0_DATA  0b00000000000011010001011000010010   //en_extend += 0 odt_en_extend += 4
#elif defined(LP4_4X_ODT_EN_EXTEND2)
    #define  LP4x_4266_x16_DDR_PHY_REG_376_F0_DATA  0b00000000000011010001010000010010   //en_extend += 0 odt_en_extend += 2
#elif defined(LP4_4X_ODT_EN_EXTEND0)
    #define  LP4x_4266_x16_DDR_PHY_REG_376_F0_DATA  0b00000000000101000011001000101110   //en_extend += b+2+5+10 odt_en_extend += d+4+5+10 rden_to_rdvld +=5
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_376_F0_DATA  0b00000000000011010001001000010010
#endif
										// f0_param_phyd_rx_byte2_en_extend:[7:0]=0b10010   
										// f0_param_phyd_rx_byte2_odt_en_extend:[15:8]=0b10010   
										// f0_param_phyd_rx_byte2_rden_to_rdvld:[20:16]=0b01101   
#define  LP4x_4266_x16_DDR_PHY_REG_377_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte2_rx_dq0_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq1_deskew_com_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq2_deskew_com_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq3_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_378_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte2_rx_dq4_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq5_deskew_com_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq6_deskew_com_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq7_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_379_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte2_rx_dq0_deskew_neg_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq1_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq2_deskew_neg_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq3_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_380_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte2_rx_dq4_deskew_neg_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq5_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq6_deskew_neg_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq7_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_381_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte2_rx_dq0_deskew_pos_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq1_deskew_pos_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq2_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq3_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_382_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte2_rx_dq4_deskew_pos_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq5_deskew_pos_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq6_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq7_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_383_F0_DATA  0b01000000000000000000000000000000
										// f0_param_phya_reg_rx_byte2_rx_dq8_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq8_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte2_rx_dq8_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_sel_rankb_rx_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_384_F0_DATA  0b01000000010000000100000000000000
										// f0_param_phya_reg_tx_byte2_tx_dline_code_mask_ranka_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_int_dqs_raw:[15:8]=0b01000000   
										// f0_param_phya_reg_rx_byte2_rx_dqs_dline_code_neg_ranka_raw:[23:16]=0b01000000   
										// f0_param_phya_reg_rx_byte2_rx_dqs_dline_code_pos_ranka_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_385_F0_DATA  0b00000000000100000000000000010000
										// f0_param_phya_reg_rx_byte2_trig_lvl_dq:[4:0]=0b10000   
										// f0_param_phya_reg_rx_byte2_trig_lvl_dq_offset:[14:8]=0b0000000   
										// f0_param_phya_reg_rx_byte2_trig_lvl_dqs:[20:16]=0b10000   
										// f0_param_phya_reg_rx_byte2_trig_lvl_dqs_offset:[30:24]=0b0000000   
#define  LP4x_4266_x16_DDR_PHY_REG_392_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte3_rx_dq0_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq0_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq1_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq1_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_393_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte3_rx_dq2_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq2_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq3_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq3_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_394_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte3_rx_dq4_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq4_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq5_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq5_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_395_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte3_rx_dq6_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq6_deskew_pos_sw:[15:8]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq7_deskew_neg_sw:[23:16]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq7_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_396_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_rx_byte3_rx_dq8_deskew_neg_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_rx_byte3_rx_dq8_deskew_pos_sw:[15:8]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_397_F0_DATA  0b00000000100010110000000010001011
										// f0_param_phyd_reg_rx_byte3_rx_dqs_dline_code_neg_ranka_sw:[8:0]=0b010000000   
										// f0_param_phyd_reg_rx_byte3_rx_dqs_dline_code_pos_ranka_sw:[24:16]=0b010000000   
#ifdef MASK_SHIFT_FW_1T
    #define  LP4x_4266_x16_DDR_PHY_REG_398_F0_DATA  0b00101000010000000010011000000000  //mask_shift 1c -> 26  mask_ranka 40-> 00
#elif defined(AUTO_GATED_PASS)
    #define  LP4x_4266_x16_DDR_PHY_REG_398_F0_DATA  0b00011100010000000001101001100000    
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_398_F0_DATA  0b00011100010000000001110010000000
#endif
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_mask_ranka_sw:[7:0]=0b01000000   
										// f0_param_phyd_rx_byte3_mask_shift:[13:8]=0b011100   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_int_dqs_sw:[23:16]=0b01000000   
										// f0_param_phyd_tx_byte3_int_dqs_shift:[29:24]=0b011100   
//#define  LP4x_4266_x16_DDR_PHY_REG_399_F0_DATA  0b00011100010000000000110100001101
//#define  LP4x_4266_x16_DDR_PHY_REG_399_F0_DATA  0b00011100010000000000101100001101   //en_shift = d odt_en_shift = b
//#define  LP4x_4266_x16_DDR_PHY_REG_399_F0_DATA  0b00011100010000000000100100001101   //en_shift = d odt_en_shift = 9
#ifdef LP4_4X_ODT_EN_EXTEND4
    #define  LP4x_4266_x16_DDR_PHY_REG_399_F0_DATA  0b00011100010000000000100100001101   //en_shift = d odt_en_shift = 9
#elif defined(LP4_4X_ODT_EN_EXTEND2)
    #define  LP4x_4266_x16_DDR_PHY_REG_399_F0_DATA  0b00011100010000000000101100001101   //en_shift = d odt_en_shift = b
#elif defined(LP4_4X_ODT_EN_EXTEND0)
    #define  LP4x_4266_x16_DDR_PHY_REG_399_F0_DATA  0b00010010010000000000100000001010   //en_shift = a odt_en_shift = 8 sel_rankb_rx_shift = h12
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_399_F0_DATA  0b00011100010000000000110100001101
#endif
										// f0_param_phyd_rx_byte3_en_shift:[5:0]=0b001101   
										// f0_param_phyd_rx_byte3_odt_en_shift:[13:8]=0b001101   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_sel_rankb_rx_sw:[23:16]=0b01000000   
										// f0_param_phyd_tx_byte3_sel_rankb_rx_shift:[29:24]=0b011100   
//#define  LP4x_4266_x16_DDR_PHY_REG_400_F0_DATA  0b00000000000011010001001000010010
//#define  LP4x_4266_x16_DDR_PHY_REG_400_F0_DATA  0b00000000000011010001010000010010   //en_extend += 0 odt_en_extend += 2
//#define  LP4x_4266_x16_DDR_PHY_REG_400_F0_DATA  0b00000000000011010001011000010010   //en_extend += 0 odt_en_extend += 4
#ifdef LP4_4X_ODT_EN_EXTEND4
    #define  LP4x_4266_x16_DDR_PHY_REG_400_F0_DATA  0b00000000000011010001011000010010   //en_extend += 0 odt_en_extend += 4
#elif defined(LP4_4X_ODT_EN_EXTEND2)
    #define  LP4x_4266_x16_DDR_PHY_REG_400_F0_DATA  0b00000000000011010001010000010010   //en_extend += 0 odt_en_extend += 2
#elif defined(LP4_4X_ODT_EN_EXTEND0)
    #define  LP4x_4266_x16_DDR_PHY_REG_400_F0_DATA  0b00000000000101000011001000101110   //en_extend += b+2+5+10 odt_en_extend += d+4+5+10 rden_to_rdvld +=5
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_400_F0_DATA  0b00000000000011010001001000010010
#endif
										// f0_param_phyd_rx_byte3_en_extend:[7:0]=0b10010   
										// f0_param_phyd_rx_byte3_odt_en_extend:[15:8]=0b10010   
										// f0_param_phyd_rx_byte3_rden_to_rdvld:[20:16]=0b01101   
#define  LP4x_4266_x16_DDR_PHY_REG_401_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte3_rx_dq0_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq1_deskew_com_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq2_deskew_com_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq3_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_402_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte3_rx_dq4_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq5_deskew_com_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq6_deskew_com_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq7_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_403_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte3_rx_dq0_deskew_neg_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq1_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq2_deskew_neg_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq3_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_404_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte3_rx_dq4_deskew_neg_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq5_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq6_deskew_neg_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq7_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_405_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte3_rx_dq0_deskew_pos_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq1_deskew_pos_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq2_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq3_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_406_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_rx_byte3_rx_dq4_deskew_pos_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq5_deskew_pos_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq6_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq7_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_407_F0_DATA  0b01000000000000000000000000000000
										// f0_param_phya_reg_rx_byte3_rx_dq8_deskew_com_raw:[2:0]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq8_deskew_neg_raw:[10:8]=0b000   
										// f0_param_phya_reg_rx_byte3_rx_dq8_deskew_pos_raw:[18:16]=0b000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_sel_rankb_rx_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_408_F0_DATA  0b01000000010000000100000000000000
										// f0_param_phya_reg_tx_byte3_tx_dline_code_mask_ranka_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_int_dqs_raw:[15:8]=0b01000000   
										// f0_param_phya_reg_rx_byte3_rx_dqs_dline_code_neg_ranka_raw:[23:16]=0b01000000   
										// f0_param_phya_reg_rx_byte3_rx_dqs_dline_code_pos_ranka_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_409_F0_DATA  0b00000000000100000000000000010000
										// f0_param_phya_reg_rx_byte3_trig_lvl_dq:[4:0]=0b10000   
										// f0_param_phya_reg_rx_byte3_trig_lvl_dq_offset:[14:8]=0b0000000   
										// f0_param_phya_reg_rx_byte3_trig_lvl_dqs:[20:16]=0b10000   
										// f0_param_phya_reg_rx_byte3_trig_lvl_dqs_offset:[30:24]=0b0000000   
#define  LP4x_4266_x16_DDR_PHY_REG_450_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte0_sel_dly1t_dq_rankb:[8:0]=0b000000000   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_dqs_rankb:[12:12]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_mask_rankb:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte0_sel_dly1t_int_dqs_rankb:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_466_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte1_sel_dly1t_dq_rankb:[8:0]=0b000000000   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_dqs_rankb:[12:12]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_mask_rankb:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte1_sel_dly1t_int_dqs_rankb:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_482_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte2_sel_dly1t_dq_rankb:[8:0]=0b000000000   
										// f0_param_phya_reg_tx_byte2_sel_dly1t_dqs_rankb:[12:12]=0b0   
										// f0_param_phya_reg_tx_byte2_sel_dly1t_mask_rankb:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte2_sel_dly1t_int_dqs_rankb:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_498_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phya_reg_tx_byte3_sel_dly1t_dq_rankb:[8:0]=0b000000000   
										// f0_param_phya_reg_tx_byte3_sel_dly1t_dqs_rankb:[12:12]=0b0   
										// f0_param_phya_reg_tx_byte3_sel_dly1t_mask_rankb:[16:16]=0b0   
										// f0_param_phya_reg_tx_byte3_sel_dly1t_int_dqs_rankb:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_576_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq0_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte0_bit0_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq1_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte0_bit1_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_577_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq2_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte0_bit2_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq3_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte0_bit3_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_578_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq4_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte0_bit4_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq5_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte0_bit5_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_579_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq6_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte0_bit6_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq7_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte0_bit7_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_580_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq8_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte0_bit8_data_shift_rankb:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_582_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dqsn_rankb_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dqsp_rankb_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte0_dqs_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_583_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_tx_byte0_oenz_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_585_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq0_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq1_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_586_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq2_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq3_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_587_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq4_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq5_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_588_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq6_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq7_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_589_F0_DATA  0b00000000000000000000000001000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dq8_rankb_raw:[7:0]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_591_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dqsn_rankb_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_dqsp_rankb_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_600_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq0_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte1_bit0_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq1_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte1_bit1_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_601_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq2_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte1_bit2_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq3_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte1_bit3_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_602_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq4_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte1_bit4_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq5_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte1_bit5_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_603_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq6_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte1_bit6_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq7_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte1_bit7_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_604_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq8_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte1_bit8_data_shift_rankb:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_606_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dqsn_rankb_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dqsp_rankb_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte1_dqs_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_607_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_tx_byte1_oenz_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_609_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq0_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq1_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_610_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq2_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq3_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_611_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq4_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq5_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_612_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq6_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq7_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_613_F0_DATA  0b00000000000000000000000001000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dq8_rankb_raw:[7:0]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_615_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dqsn_rankb_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_dqsp_rankb_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_624_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq0_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte2_bit0_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq1_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte2_bit1_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_625_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq2_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte2_bit2_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq3_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte2_bit3_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_626_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq4_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte2_bit4_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq5_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte2_bit5_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_627_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq6_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte2_bit6_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq7_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte2_bit7_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_628_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq8_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte2_bit8_data_shift_rankb:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_630_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dqsn_rankb_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dqsp_rankb_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte2_dqs_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_631_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_tx_byte2_oenz_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_633_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq0_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq1_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_634_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq2_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq3_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_635_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq4_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq5_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_636_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq6_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq7_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_637_F0_DATA  0b00000000000000000000000001000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dq8_rankb_raw:[7:0]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_639_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dqsn_rankb_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_dqsp_rankb_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_648_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq0_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte3_bit0_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq1_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte3_bit1_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_649_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq2_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte3_bit2_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq3_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte3_bit3_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_650_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq4_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte3_bit4_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq5_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte3_bit5_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_651_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq6_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte3_bit6_data_shift_rankb:[13:8]=0b000110   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq7_rankb_sw:[23:16]=0b10000000   
										// f0_param_phyd_tx_byte3_bit7_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_652_F0_DATA  0b00000110100000000000011010000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq8_rankb_sw:[7:0]=0b10000000   
										// f0_param_phyd_tx_byte3_bit8_data_shift_rankb:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_654_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dqsn_rankb_sw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dqsp_rankb_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte3_dqs_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_655_F0_DATA  0b00010111000000000000000000000000
										// f0_param_phyd_tx_byte3_oenz_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_657_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq0_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq1_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_658_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq2_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq3_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_659_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq4_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq5_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_660_F0_DATA  0b00000000010000000000000001000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq6_rankb_raw:[7:0]=0b01000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq7_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_661_F0_DATA  0b00000000000000000000000001000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dq8_rankb_raw:[7:0]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_663_F0_DATA  0b00000000000000000000000000000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dqsn_rankb_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_dqsp_rankb_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_709_F0_DATA  0b00000000100010110000000010001011
										// f0_param_phyd_reg_rx_byte0_rx_dqs_dline_code_neg_rankb_sw:[8:0]=0b010000000   
										// f0_param_phyd_reg_rx_byte0_rx_dqs_dline_code_pos_rankb_sw:[24:16]=0b010000000   
#ifdef MASK_SHIFT_FW_1T
    #define  LP4x_4266_x16_DDR_PHY_REG_710_F0_DATA  0b00101000010000000010011000000000  //mask_shift 1c -> 26  mask_ranka 40-> 00 
#elif defined(AUTO_GATED_PASS)
    #define  LP4x_4266_x16_DDR_PHY_REG_710_F0_DATA  0b00011100010000000001101001100000  //mask_shift 1c -> 1a  mask_rank 40 -> 60 
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_710_F0_DATA  0b00000110000000000001110010000000
#endif

										// f0_param_phyd_reg_tx_byte0_tx_dline_code_mask_rankb_sw:[7:0]=0b01000000   
										// f0_param_phyd_rx_byte0_mask_shift_rankb:[13:8]=0b011100   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_int_dqs_rankb_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte0_int_dqs_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_720_F0_DATA  0b01000000010000000100000000000000
										// f0_param_phya_reg_tx_byte0_tx_dline_code_mask_rankb_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte0_tx_dline_code_int_dqs_rankb_raw:[15:8]=0b01000000   
										// f0_param_phya_reg_rx_byte0_rx_dqs_dline_code_neg_rankb_raw:[23:16]=0b01000000   
										// f0_param_phya_reg_rx_byte0_rx_dqs_dline_code_pos_rankb_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_733_F0_DATA  0b00000000100010110000000010001011
										// f0_param_phyd_reg_rx_byte1_rx_dqs_dline_code_neg_rankb_sw:[8:0]=0b010000000   
										// f0_param_phyd_reg_rx_byte1_rx_dqs_dline_code_pos_rankb_sw:[24:16]=0b010000000   
#ifdef MASK_SHIFT_FW_1T
    #define  LP4x_4266_x16_DDR_PHY_REG_734_F0_DATA  0b00101000010000000010011000000000  //mask_shift 1c -> 26  mask_ranka 40-> 00
#elif defined(AUTO_GATED_PASS)
    #define  LP4x_4266_x16_DDR_PHY_REG_734_F0_DATA  0b00011100010000000001101001100000  //mask_shift 1c -> 1a  mask_rank 40 -> 60 
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_734_F0_DATA  0b00000110000000000001110010000000
#endif

//#define  LP4x_4266_x16_DDR_PHY_REG_734_F0_DATA  0b00000110000000000001110001000000
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_mask_rankb_sw:[7:0]=0b01000000   
										// f0_param_phyd_rx_byte1_mask_shift_rankb:[13:8]=0b011100   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_int_dqs_rankb_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte1_int_dqs_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_744_F0_DATA  0b01000000010000000100000000000000
										// f0_param_phya_reg_tx_byte1_tx_dline_code_mask_rankb_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte1_tx_dline_code_int_dqs_rankb_raw:[15:8]=0b01000000   
										// f0_param_phya_reg_rx_byte1_rx_dqs_dline_code_neg_rankb_raw:[23:16]=0b01000000   
										// f0_param_phya_reg_rx_byte1_rx_dqs_dline_code_pos_rankb_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_757_F0_DATA  0b00000000100010110000000010001011
										// f0_param_phyd_reg_rx_byte2_rx_dqs_dline_code_neg_rankb_sw:[8:0]=0b010000000   
										// f0_param_phyd_reg_rx_byte2_rx_dqs_dline_code_pos_rankb_sw:[24:16]=0b010000000   
#ifdef MASK_SHIFT_FW_1T
    #define  LP4x_4266_x16_DDR_PHY_REG_758_F0_DATA  0b00101000010000000010011000000000  //mask_shift 1c -> 26  mask_ranka 40-> 00
#elif defined(AUTO_GATED_PASS)
    #define  LP4x_4266_x16_DDR_PHY_REG_758_F0_DATA  0b00011100010000000001101001100000  //mask_shift 1c -> 1a  mask_rank 40 -> 60 
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_758_F0_DATA  0b00000110000000000001110010000000
#endif

//#define  LP4x_4266_x16_DDR_PHY_REG_758_F0_DATA  0b00000110000000000001110001000000
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_mask_rankb_sw:[7:0]=0b01000000   
										// f0_param_phyd_rx_byte2_mask_shift_rankb:[13:8]=0b011100   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_int_dqs_rankb_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte2_int_dqs_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_768_F0_DATA  0b01000000010000000100000000000000
										// f0_param_phya_reg_tx_byte2_tx_dline_code_mask_rankb_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte2_tx_dline_code_int_dqs_rankb_raw:[15:8]=0b01000000   
										// f0_param_phya_reg_rx_byte2_rx_dqs_dline_code_neg_rankb_raw:[23:16]=0b01000000   
										// f0_param_phya_reg_rx_byte2_rx_dqs_dline_code_pos_rankb_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_781_F0_DATA  0b00000000100010110000000010001011
										// f0_param_phyd_reg_rx_byte3_rx_dqs_dline_code_neg_rankb_sw:[8:0]=0b010000000   
										// f0_param_phyd_reg_rx_byte3_rx_dqs_dline_code_pos_rankb_sw:[24:16]=0b010000000   
#ifdef MASK_SHIFT_FW_1T
    #define  LP4x_4266_x16_DDR_PHY_REG_782_F0_DATA  0b00101000010000000010011000000000  //mask_shift 1c -> 26  mask_ranka 40-> 00 
#elif defined(AUTO_GATED_PASS)
    #define  LP4x_4266_x16_DDR_PHY_REG_782_F0_DATA  0b00011100010000000001101001100000  //mask_shift 1c -> 1a  mask_rank 40 -> 60 
#else
    #define  LP4x_4266_x16_DDR_PHY_REG_782_F0_DATA  0b00000110000000000001110010000000
#endif

//#define  LP4x_4266_x16_DDR_PHY_REG_782_F0_DATA  0b00000110000000000001110001000000
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_mask_rankb_sw:[7:0]=0b01000000   
										// f0_param_phyd_rx_byte3_mask_shift_rankb:[13:8]=0b011100   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_int_dqs_rankb_sw:[23:16]=0b00000000   
										// f0_param_phyd_tx_byte3_int_dqs_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_792_F0_DATA  0b01000000010000000100000000000000
										// f0_param_phya_reg_tx_byte3_tx_dline_code_mask_rankb_raw:[7:0]=0b00000000   
										// f0_param_phyd_reg_tx_byte3_tx_dline_code_int_dqs_rankb_raw:[15:8]=0b01000000   
										// f0_param_phya_reg_rx_byte3_rx_dqs_dline_code_neg_rankb_raw:[23:16]=0b01000000   
										// f0_param_phya_reg_rx_byte3_rx_dqs_dline_code_pos_rankb_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_0_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_ca_sel_lpddr4_pmos_ph_ca:[3:3]=0b0   
										// f1_param_phya_reg_tx_clk_sel_lpddr4_pmos_ph_clk:[4:4]=0b0   
										// f1_param_phya_reg_tx_sel_lpddr4_pmos_ph:[5:5]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_1_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_ca_drvn_de:[1:0]=0b00   
										// f1_param_phya_reg_tx_ca_drvp_de:[5:4]=0b00   
										// f1_param_phya_reg_tx_clk_drvn_de_clk0:[9:8]=0b00   
										// f1_param_phya_reg_tx_clk_drvn_de_clk1:[11:10]=0b00   
										// f1_param_phya_reg_tx_clk_drvp_de_clk0:[13:12]=0b00   
										// f1_param_phya_reg_tx_clk_drvp_de_clk1:[15:14]=0b00   
										// f1_param_phya_reg_tx_csb_drvn_de:[17:16]=0b00   
										// f1_param_phya_reg_tx_csb_drvp_de:[21:20]=0b00   
										// f1_param_phya_reg_tx_ca_en_tx_de:[24:24]=0b0   
										// f1_param_phya_reg_tx_clk_en_tx_de_clk0:[28:28]=0b0   
										// f1_param_phya_reg_tx_clk_en_tx_de_clk1:[29:29]=0b0   
										// f1_param_phya_reg_tx_csb_en_tx_de_csb0:[30:30]=0b0   
										// f1_param_phya_reg_tx_csb_en_tx_de_csb1:[31:31]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_2_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_ca_sel_dly1t_ca:[22:0]=0b00000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_3_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_clk_sel_dly1t_clk0:[0:0]=0b0   
										// f1_param_phya_reg_tx_clk_sel_dly1t_clk1:[1:1]=0b0   
										// f1_param_phya_reg_tx_ca_sel_dly1t_cke0:[8:8]=0b0   
										// f1_param_phya_reg_tx_ca_sel_dly1t_cke1:[9:9]=0b0   
										// f1_param_phya_reg_tx_ca_sel_dly1t_csb0:[16:16]=0b0   
										// f1_param_phya_reg_tx_ca_sel_dly1t_csb1:[17:17]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_4_F1_DATA  0b00000000000100000000000000000000
										// f1_param_phya_reg_tx_vref_en_free_offset:[0:0]=0b0   
										// f1_param_phya_reg_tx_vref_en_rangex2:[1:1]=0b0   
										// f1_param_phya_reg_tx_vref_sel_lpddr4divby2p5:[2:2]=0b0   
										// f1_param_phya_reg_tx_vref_sel_lpddr4divby3:[3:3]=0b0   
										// f1_param_phya_reg_tx_vref_offset:[14:8]=0b0000000   
										// f1_param_phya_reg_tx_vref_sel:[20:16]=0b10000   
#define  LP4x_4266_x16_DDR_PHY_REG_5_F1_DATA  0b00000000000100000000000000000000
										// f1_param_phya_reg_tx_vrefca_en_free_offset:[0:0]=0b0   
										// f1_param_phya_reg_tx_vrefca_en_rangex2:[1:1]=0b0   
										// f1_param_phya_reg_tx_vrefca_offset:[14:8]=0b0000000   
										// f1_param_phya_reg_tx_vrefca_sel:[20:16]=0b10000   
#define  LP4x_4266_x16_DDR_PHY_REG_6_F1_DATA  0b00000000000000000000000000100100
										// f1_param_phyd_tx_byte_dqs_extend:[2:0]=0b100   
										// f1_param_phyd_rx_byte_int_dqs_extend:[6:4]=0b010   
#define  LP4x_4266_x16_DDR_PHY_REG_7_F1_DATA  0b01000000010000000100000001000000
										// f1_param_phya_reg_rx_byte0_odt_reg:[4:0]=0b00000   
										// f1_param_phya_reg_rx_byte0_sel_odt_reg_mode:[6:6]=0b1   
										// f1_param_phya_reg_rx_byte1_odt_reg:[12:8]=0b00000   
										// f1_param_phya_reg_rx_byte1_sel_odt_reg_mode:[14:14]=0b1   
										// f1_param_phya_reg_rx_byte2_odt_reg:[20:16]=0b00000   
										// f1_param_phya_reg_rx_byte2_sel_odt_reg_mode:[22:22]=0b1   
										// f1_param_phya_reg_rx_byte3_odt_reg:[28:24]=0b00000   
										// f1_param_phya_reg_rx_byte3_sel_odt_reg_mode:[30:30]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_64_F1_DATA  0b00000000110000000000000000000000
										// f1_param_phya_reg_rx_byte0_en_lsmode:[0:0]=0b0   
										// f1_param_phya_reg_rx_byte0_hystr_dqs_diff:[5:4]=0b00   
										// f1_param_phya_reg_rx_byte0_hystr_dqs_single:[7:6]=0b00   
										// f1_param_phya_reg_rx_byte0_sel_dqs_rec_vref_mode:[8:8]=0b0   
										// f1_param_phya_reg_rx_byte0_sel_odt_center_tap:[10:10]=0b0   
										// f1_param_phya_reg_rx_byte0_en_rec_vol_mode:[12:12]=0b0   
										// f1_param_phya_reg_rx_byte0_en_rec_vol_mode_dqs:[13:13]=0b0   
										// f1_param_phya_reg_tx_byte0_force_en_lvstl_ph:[14:14]=0b0   
										// f1_param_phya_reg_tx_byte0_force_en_lvstl_odt:[16:16]=0b0   
										// f1_param_phya_reg_rx_byte0_en_trig_lvl_rangex2:[18:18]=0b0   
										// f1_param_phya_reg_rx_byte0_en_trig_lvl_rangex2_dqs:[19:19]=0b0   
										// f1_param_phya_reg_rx_byte0_trig_lvl_en_free_offset:[20:20]=0b0   
										// f1_param_phya_reg_rx_byte0_trig_lvl_en_free_offset_dqs:[21:21]=0b0   
										// f1_param_phya_reg_rx_byte0_en_trig_lvl:[22:22]=0b1   
										// f1_param_phya_reg_rx_byte0_en_trig_lvl_dqs:[23:23]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_65_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte0_drvn_de_dq:[1:0]=0b00   
										// f1_param_phya_reg_tx_byte0_drvp_de_dq:[5:4]=0b00   
										// f1_param_phya_reg_tx_byte0_drvn_de_dqs:[9:8]=0b00   
										// f1_param_phya_reg_tx_byte0_drvp_de_dqs:[13:12]=0b00   
										// f1_param_phya_reg_tx_byte0_en_tx_de_dq:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte0_en_tx_de_dqs:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_66_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte0_sel_dly1t_dq:[8:0]=0b000000000   
										// f1_param_phya_reg_tx_byte0_sel_dly1t_dqs:[12:12]=0b0   
										// f1_param_phya_reg_tx_byte0_sel_dly1t_mask_ranka:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte0_sel_dly1t_int_dqs_ranka:[20:20]=0b0   
										// f1_param_phya_reg_tx_byte0_sel_dly1t_oenz_dq:[24:24]=0b0   
										// f1_param_phya_reg_tx_byte0_sel_dly1t_oenz_dqs:[25:25]=0b0   
										// f1_param_phya_reg_tx_byte0_sel_dly1t_sel_rankb_rx:[28:28]=0b0   
										// f1_param_phya_reg_tx_byte0_sel_dly1t_sel_rankb_tx:[29:29]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_67_F1_DATA  0b00000000000000000000000000010000
										// f1_param_phya_reg_rx_byte0_vref_sel_lpddr4divby2p5:[0:0]=0b0   
										// f1_param_phya_reg_rx_byte0_vref_sel_lpddr4divby3:[4:4]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_68_F1_DATA  0b00000000000000000000000000000100
										// f1_param_phyd_reg_rx_byte0_resetz_dqs_offset:[3:0]=0b0100   
#define  LP4x_4266_x16_DDR_PHY_REG_69_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte0_dq0_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte0_dq1_offset:[15:8]=0b00000000   
										// f1_param_phyd_reg_byte0_dq2_offset:[23:16]=0b00000000   
										// f1_param_phyd_reg_byte0_dq3_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_70_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte0_dq4_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte0_dq5_offset:[15:8]=0b00000000   
										// f1_param_phyd_reg_byte0_dq6_offset:[23:16]=0b00000000   
										// f1_param_phyd_reg_byte0_dq7_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_71_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte0_dm_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte0_dqsn_offset:[19:16]=0b0000   
										// f1_param_phyd_reg_byte0_dqsp_offset:[27:24]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_72_F1_DATA  0b00000000000000000000000000000011
										// f1_param_phyd_tx_byte0_tx_oenz_extend:[2:0]=0b011   
#define  LP4x_4266_x16_DDR_PHY_REG_80_F1_DATA  0b00000000110000000000000000000000
										// f1_param_phya_reg_rx_byte1_en_lsmode:[0:0]=0b0   
										// f1_param_phya_reg_rx_byte1_hystr_dqs_diff:[5:4]=0b00   
										// f1_param_phya_reg_rx_byte1_hystr_dqs_single:[7:6]=0b00   
										// f1_param_phya_reg_rx_byte1_sel_dqs_rec_vref_mode:[8:8]=0b0   
										// f1_param_phya_reg_rx_byte1_sel_odt_center_tap:[10:10]=0b0   
										// f1_param_phya_reg_rx_byte1_en_rec_vol_mode:[12:12]=0b0   
										// f1_param_phya_reg_rx_byte1_en_rec_vol_mode_dqs:[13:13]=0b0   
										// f1_param_phya_reg_tx_byte1_force_en_lvstl_ph:[14:14]=0b0   
										// f1_param_phya_reg_tx_byte1_force_en_lvstl_odt:[16:16]=0b0   
										// f1_param_phya_reg_rx_byte1_en_trig_lvl_rangex2:[18:18]=0b0   
										// f1_param_phya_reg_rx_byte1_en_trig_lvl_rangex2_dqs:[19:19]=0b0   
										// f1_param_phya_reg_rx_byte1_trig_lvl_en_free_offset:[20:20]=0b0   
										// f1_param_phya_reg_rx_byte1_trig_lvl_en_free_offset_dqs:[21:21]=0b0   
										// f1_param_phya_reg_rx_byte1_en_trig_lvl:[22:22]=0b1   
										// f1_param_phya_reg_rx_byte1_en_trig_lvl_dqs:[23:23]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_81_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte1_drvn_de_dq:[1:0]=0b00   
										// f1_param_phya_reg_tx_byte1_drvp_de_dq:[5:4]=0b00   
										// f1_param_phya_reg_tx_byte1_drvn_de_dqs:[9:8]=0b00   
										// f1_param_phya_reg_tx_byte1_drvp_de_dqs:[13:12]=0b00   
										// f1_param_phya_reg_tx_byte1_en_tx_de_dq:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte1_en_tx_de_dqs:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_82_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte1_sel_dly1t_dq:[8:0]=0b000000000   
										// f1_param_phya_reg_tx_byte1_sel_dly1t_dqs:[12:12]=0b0   
										// f1_param_phya_reg_tx_byte1_sel_dly1t_mask_ranka:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte1_sel_dly1t_int_dqs_ranka:[20:20]=0b0   
										// f1_param_phya_reg_tx_byte1_sel_dly1t_oenz_dq:[24:24]=0b0   
										// f1_param_phya_reg_tx_byte1_sel_dly1t_oenz_dqs:[25:25]=0b0   
										// f1_param_phya_reg_tx_byte1_sel_dly1t_sel_rankb_rx:[28:28]=0b0   
										// f1_param_phya_reg_tx_byte1_sel_dly1t_sel_rankb_tx:[29:29]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_83_F1_DATA  0b00000000000000000000000000010000
										// f1_param_phya_reg_rx_byte1_vref_sel_lpddr4divby2p5:[0:0]=0b0   
										// f1_param_phya_reg_rx_byte1_vref_sel_lpddr4divby3:[4:4]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_84_F1_DATA  0b00000000000000000000000000000100
										// f1_param_phyd_reg_rx_byte1_resetz_dqs_offset:[3:0]=0b0100   
#define  LP4x_4266_x16_DDR_PHY_REG_85_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte1_dq0_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte1_dq1_offset:[15:8]=0b00000000   
										// f1_param_phyd_reg_byte1_dq2_offset:[23:16]=0b00000000   
										// f1_param_phyd_reg_byte1_dq3_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_86_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte1_dq4_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte1_dq5_offset:[15:8]=0b00000000   
										// f1_param_phyd_reg_byte1_dq6_offset:[23:16]=0b00000000   
										// f1_param_phyd_reg_byte1_dq7_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_87_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte1_dm_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte1_dqsn_offset:[19:16]=0b0000   
										// f1_param_phyd_reg_byte1_dqsp_offset:[27:24]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_88_F1_DATA  0b00000000000000000000000000000011
										// f1_param_phyd_tx_byte1_tx_oenz_extend:[2:0]=0b011   
#define  LP4x_4266_x16_DDR_PHY_REG_96_F1_DATA  0b00000000110000000000000000000000
										// f1_param_phya_reg_rx_byte2_en_lsmode:[0:0]=0b0   
										// f1_param_phya_reg_rx_byte2_hystr_dqs_diff:[5:4]=0b00   
										// f1_param_phya_reg_rx_byte2_hystr_dqs_single:[7:6]=0b00   
										// f1_param_phya_reg_rx_byte2_sel_dqs_rec_vref_mode:[8:8]=0b0   
										// f1_param_phya_reg_rx_byte2_sel_odt_center_tap:[10:10]=0b0   
										// f1_param_phya_reg_rx_byte2_en_rec_vol_mode:[12:12]=0b0   
										// f1_param_phya_reg_rx_byte2_en_rec_vol_mode_dqs:[13:13]=0b0   
										// f1_param_phya_reg_tx_byte2_force_en_lvstl_ph:[14:14]=0b0   
										// f1_param_phya_reg_tx_byte2_force_en_lvstl_odt:[16:16]=0b0   
										// f1_param_phya_reg_rx_byte2_en_trig_lvl_rangex2:[18:18]=0b0   
										// f1_param_phya_reg_rx_byte2_en_trig_lvl_rangex2_dqs:[19:19]=0b0   
										// f1_param_phya_reg_rx_byte2_trig_lvl_en_free_offset:[20:20]=0b0   
										// f1_param_phya_reg_rx_byte2_trig_lvl_en_free_offset_dqs:[21:21]=0b0   
										// f1_param_phya_reg_rx_byte2_en_trig_lvl:[22:22]=0b1   
										// f1_param_phya_reg_rx_byte2_en_trig_lvl_dqs:[23:23]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_97_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte2_drvn_de_dq:[1:0]=0b00   
										// f1_param_phya_reg_tx_byte2_drvp_de_dq:[5:4]=0b00   
										// f1_param_phya_reg_tx_byte2_drvn_de_dqs:[9:8]=0b00   
										// f1_param_phya_reg_tx_byte2_drvp_de_dqs:[13:12]=0b00   
										// f1_param_phya_reg_tx_byte2_en_tx_de_dq:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte2_en_tx_de_dqs:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_98_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte2_sel_dly1t_dq:[8:0]=0b000000000   
										// f1_param_phya_reg_tx_byte2_sel_dly1t_dqs:[12:12]=0b0   
										// f1_param_phya_reg_tx_byte2_sel_dly1t_mask_ranka:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte2_sel_dly1t_int_dqs_ranka:[20:20]=0b0   
										// f1_param_phya_reg_tx_byte2_sel_dly1t_oenz_dq:[24:24]=0b0   
										// f1_param_phya_reg_tx_byte2_sel_dly1t_oenz_dqs:[25:25]=0b0   
										// f1_param_phya_reg_tx_byte2_sel_dly1t_sel_rankb_rx:[28:28]=0b0   
										// f1_param_phya_reg_tx_byte2_sel_dly1t_sel_rankb_tx:[29:29]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_99_F1_DATA  0b00000000000000000000000000010000
										// f1_param_phya_reg_rx_byte2_vref_sel_lpddr4divby2p5:[0:0]=0b0   
										// f1_param_phya_reg_rx_byte2_vref_sel_lpddr4divby3:[4:4]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_100_F1_DATA  0b00000000000000000000000000000100
										// f1_param_phyd_reg_rx_byte2_resetz_dqs_offset:[3:0]=0b0100   
#define  LP4x_4266_x16_DDR_PHY_REG_101_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte2_dq0_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte2_dq1_offset:[15:8]=0b00000000   
										// f1_param_phyd_reg_byte2_dq2_offset:[23:16]=0b00000000   
										// f1_param_phyd_reg_byte2_dq3_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_102_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte2_dq4_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte2_dq5_offset:[15:8]=0b00000000   
										// f1_param_phyd_reg_byte2_dq6_offset:[23:16]=0b00000000   
										// f1_param_phyd_reg_byte2_dq7_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_103_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte2_dm_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte2_dqsn_offset:[19:16]=0b0000   
										// f1_param_phyd_reg_byte2_dqsp_offset:[27:24]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_104_F1_DATA  0b00000000000000000000000000000011
										// f1_param_phyd_tx_byte2_tx_oenz_extend:[2:0]=0b011   
#define  LP4x_4266_x16_DDR_PHY_REG_112_F1_DATA  0b00000000110000000000000000000001
										// f1_param_phya_reg_rx_byte3_en_lsmode:[0:0]=0b1   
										// f1_param_phya_reg_rx_byte3_hystr_dqs_diff:[5:4]=0b00   
										// f1_param_phya_reg_rx_byte3_hystr_dqs_single:[7:6]=0b00   
										// f1_param_phya_reg_rx_byte3_sel_dqs_rec_vref_mode:[8:8]=0b0   
										// f1_param_phya_reg_rx_byte3_sel_odt_center_tap:[10:10]=0b0   
										// f1_param_phya_reg_rx_byte3_en_rec_vol_mode:[12:12]=0b0   
										// f1_param_phya_reg_rx_byte3_en_rec_vol_mode_dqs:[13:13]=0b0   
										// f1_param_phya_reg_tx_byte3_force_en_lvstl_ph:[14:14]=0b0   
										// f1_param_phya_reg_tx_byte3_force_en_lvstl_odt:[16:16]=0b0   
										// f1_param_phya_reg_rx_byte3_en_trig_lvl_rangex2:[18:18]=0b0   
										// f1_param_phya_reg_rx_byte3_en_trig_lvl_rangex2_dqs:[19:19]=0b0   
										// f1_param_phya_reg_rx_byte3_trig_lvl_en_free_offset:[20:20]=0b0   
										// f1_param_phya_reg_rx_byte3_trig_lvl_en_free_offset_dqs:[21:21]=0b0   
										// f1_param_phya_reg_rx_byte3_en_trig_lvl:[22:22]=0b1   
										// f1_param_phya_reg_rx_byte3_en_trig_lvl_dqs:[23:23]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_113_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte3_drvn_de_dq:[1:0]=0b00   
										// f1_param_phya_reg_tx_byte3_drvp_de_dq:[5:4]=0b00   
										// f1_param_phya_reg_tx_byte3_drvn_de_dqs:[9:8]=0b00   
										// f1_param_phya_reg_tx_byte3_drvp_de_dqs:[13:12]=0b00   
										// f1_param_phya_reg_tx_byte3_en_tx_de_dq:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte3_en_tx_de_dqs:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_114_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte3_sel_dly1t_dq:[8:0]=0b000000000   
										// f1_param_phya_reg_tx_byte3_sel_dly1t_dqs:[12:12]=0b0   
										// f1_param_phya_reg_tx_byte3_sel_dly1t_mask_ranka:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte3_sel_dly1t_int_dqs_ranka:[20:20]=0b0   
										// f1_param_phya_reg_tx_byte3_sel_dly1t_oenz_dq:[24:24]=0b0   
										// f1_param_phya_reg_tx_byte3_sel_dly1t_oenz_dqs:[25:25]=0b0   
										// f1_param_phya_reg_tx_byte3_sel_dly1t_sel_rankb_rx:[28:28]=0b0   
										// f1_param_phya_reg_tx_byte3_sel_dly1t_sel_rankb_tx:[29:29]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_115_F1_DATA  0b00000000000000000000000000010000
										// f1_param_phya_reg_rx_byte3_vref_sel_lpddr4divby2p5:[0:0]=0b0   
										// f1_param_phya_reg_rx_byte3_vref_sel_lpddr4divby3:[4:4]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_116_F1_DATA  0b00000000000000000000000000000100
										// f1_param_phyd_reg_rx_byte3_resetz_dqs_offset:[3:0]=0b0100   
#define  LP4x_4266_x16_DDR_PHY_REG_117_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte3_dq0_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte3_dq1_offset:[15:8]=0b00000000   
										// f1_param_phyd_reg_byte3_dq2_offset:[23:16]=0b00000000   
										// f1_param_phyd_reg_byte3_dq3_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_118_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte3_dq4_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte3_dq5_offset:[15:8]=0b00000000   
										// f1_param_phyd_reg_byte3_dq6_offset:[23:16]=0b00000000   
										// f1_param_phyd_reg_byte3_dq7_offset:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_119_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_byte3_dm_offset:[7:0]=0b00000000   
										// f1_param_phyd_reg_byte3_dqsn_offset:[19:16]=0b0000   
										// f1_param_phyd_reg_byte3_dqsp_offset:[27:24]=0b0000   
#define  LP4x_4266_x16_DDR_PHY_REG_120_F1_DATA  0b00000000000000000000000000000011
										// f1_param_phyd_tx_byte3_tx_oenz_extend:[2:0]=0b011   
#define  LP4x_4266_x16_DDR_PHY_REG_128_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca0_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca0_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca1_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca1_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_129_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca2_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca2_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca3_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca3_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_130_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca4_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca4_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca5_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca5_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_131_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca6_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca6_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca7_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca7_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_132_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca8_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca8_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca9_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca9_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_133_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca10_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca10_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca11_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca11_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_134_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca12_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca12_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca13_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca13_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_135_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca14_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca14_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca15_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca15_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_136_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca16_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca16_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca17_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca17_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_137_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca18_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca18_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca19_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca19_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_138_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca20_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca20_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca21_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_ca21_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_139_F1_DATA  0b00000000000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca22_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_ca22_shift_sel:[13:8]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_140_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_cke0_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_cke0_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_cke1_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_cke1_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_141_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_cke2_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_cke2_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_cke3_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_cke3_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_142_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_csb_tx_dline_code_csb0_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_cs0_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_csb_tx_dline_code_csb1_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_cs1_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_143_F1_DATA  0b00000100000000000000010000000000
										// f1_param_phyd_reg_tx_csb_tx_dline_code_csb2_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_cs2_shift_sel:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_csb_tx_dline_code_csb3_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_cs3_shift_sel:[29:24]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_144_F1_DATA  0b00000000000000000000010000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_resetz_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_reset_shift_sel:[13:8]=0b000100   
#define  LP4x_4266_x16_DDR_PHY_REG_145_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca0_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca1_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_146_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca2_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca3_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_147_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca4_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca5_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_148_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca6_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca7_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_149_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca8_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca9_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_150_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca10_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca11_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_151_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca12_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca13_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_152_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca14_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca15_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_153_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca16_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca17_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_154_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca18_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca19_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_155_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca20_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca21_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_156_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_ca22_raw:[7:0]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_157_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_cke0_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_cke1_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_158_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_cke2_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_ca_tx_dline_code_cke3_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_159_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_csb_tx_dline_code_csb0_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_csb_tx_dline_code_csb1_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_160_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_csb_tx_dline_code_csb2_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_csb_tx_dline_code_csb3_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_161_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_ca_tx_dline_code_resetz_raw:[7:0]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_162_F1_DATA  0b00001000000010000000100000001000
										// f1_param_phya_reg_tx_ca_drvn_ca:[4:0]=0b01000   
										// f1_param_phya_reg_tx_ca_drvp_ca:[12:8]=0b01000   
										// f1_param_phya_reg_tx_csb_drvn_csb:[20:16]=0b01000   
										// f1_param_phya_reg_tx_csb_drvp_csb:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_163_F1_DATA  0b00001000000010000000100000001000
										// f1_param_phya_reg_tx_clk_drvn_clkn0:[4:0]=0b01000   
										// f1_param_phya_reg_tx_clk_drvp_clkn0:[12:8]=0b01000   
										// f1_param_phya_reg_tx_clk_drvn_clkp0:[20:16]=0b01000   
										// f1_param_phya_reg_tx_clk_drvp_clkp0:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_164_F1_DATA  0b00001000000010000000100000001000
										// f1_param_phya_reg_tx_clk_drvn_clkn1:[4:0]=0b01000   
										// f1_param_phya_reg_tx_clk_drvp_clkn1:[12:8]=0b01000   
										// f1_param_phya_reg_tx_clk_drvn_clkp1:[20:16]=0b01000   
										// f1_param_phya_reg_tx_clk_drvp_clkp1:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_192_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq0_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte0_bit0_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq1_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte0_bit1_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_193_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq2_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte0_bit2_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq3_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte0_bit3_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_194_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq4_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte0_bit4_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq5_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte0_bit5_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_195_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq6_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte0_bit6_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq7_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte0_bit7_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_196_F1_DATA  0b00000000000000000000011010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq8_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte0_bit8_data_shift:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_197_F1_DATA  0b00000000000000000001011100000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_sel_rankb_tx_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_byte0_sel_rankb_tx_shift:[13:8]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_198_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dqsn_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dqsp_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte0_dqs_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_199_F1_DATA0b00010111000000000000010000000000
#define  LP4x_4266_x16_DDR_PHY_REG_199_F1_DATA  0b00010111000000000000001000000000  //_oenz_dqs_shift  = -2
										// f1_param_phyd_tx_byte0_oenz_dqs_shift:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_oenz_dq_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte0_oenz_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_200_F1_DATA  0b0000_0110_0000_0000_0010_1101_0000_0000
//#define  LP4x_4266_x16_DDR_PHY_REG_200_F1_DATA0b00000110000000000010100100000000   //org
#define  LP4x_4266_x16_DDR_PHY_REG_200_F1_DATA  0b00000110000000000010101100000000   //oenz_dqs_extend  = +2
										// f1_param_phyd_tx_byte0_oenz_dqs_extend:[15:8]=0b00101001   
										// f1_param_phyd_tx_byte0_oenz_extend:[31:24]=0b00000110   
#define  LP4x_4266_x16_DDR_PHY_REG_201_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq0_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq1_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_202_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq2_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq3_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_203_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq4_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq5_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_204_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq6_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq7_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_205_F1_DATA  0b00000000000000000000000010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq8_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_206_F1_DATA  0b00000000000000000000000010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_sel_rankb_tx_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_207_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dqsn_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dqsp_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_208_F1_DATA  0b00000000010000000000000000000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_oenz_dq_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_209_F1_DATA  0b00000000000000000000100000001000
										// f1_param_phya_reg_tx_byte0_drvn_dq:[4:0]=0b01000   
										// f1_param_phya_reg_tx_byte0_drvp_dq:[12:8]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_210_F1_DATA  0b00001000000010000000100000001000
										// f1_param_phya_reg_tx_byte0_drvn_dqsn:[4:0]=0b01000   
										// f1_param_phya_reg_tx_byte0_drvp_dqsn:[12:8]=0b01000   
										// f1_param_phya_reg_tx_byte0_drvn_dqsp:[20:16]=0b01000   
										// f1_param_phya_reg_tx_byte0_drvp_dqsp:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_216_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq0_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte1_bit0_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq1_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte1_bit1_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_217_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq2_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte1_bit2_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq3_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte1_bit3_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_218_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq4_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte1_bit4_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq5_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte1_bit5_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_219_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq6_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte1_bit6_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq7_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte1_bit7_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_220_F1_DATA  0b00000000000000000000011010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq8_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte1_bit8_data_shift:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_221_F1_DATA  0b00000000000000000001011100000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_sel_rankb_tx_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_byte1_sel_rankb_tx_shift:[13:8]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_222_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dqsn_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dqsp_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte1_dqs_shift:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_223_F1_DATA  0b00010111000000000000010000000000
										// f1_param_phyd_tx_byte1_oenz_dqs_shift:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_oenz_dq_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte1_oenz_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_224_F1_DATA  0b0000_0110_0000_0000_0010_1101_0000_0000
#define  LP4x_4266_x16_DDR_PHY_REG_224_F1_DATA  0b00000110000000000010100100000000
										// f1_param_phyd_tx_byte1_oenz_dqs_extend:[15:8]=0b00101001   
										// f1_param_phyd_tx_byte1_oenz_extend:[31:24]=0b00000110   
#define  LP4x_4266_x16_DDR_PHY_REG_225_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq0_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq1_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_226_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq2_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq3_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_227_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq4_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq5_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_228_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq6_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq7_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_229_F1_DATA  0b00000000000000000000000010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq8_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_230_F1_DATA  0b00000000000000000000000010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_sel_rankb_tx_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_231_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dqsn_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dqsp_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_232_F1_DATA  0b00000000010000000000000000000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_oenz_dq_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_233_F1_DATA  0b00000000000000000000100000001000
										// f1_param_phya_reg_tx_byte1_drvn_dq:[4:0]=0b01000   
										// f1_param_phya_reg_tx_byte1_drvp_dq:[12:8]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_234_F1_DATA  0b00001000000010000000100000001000
										// f1_param_phya_reg_tx_byte1_drvn_dqsn:[4:0]=0b01000   
										// f1_param_phya_reg_tx_byte1_drvp_dqsn:[12:8]=0b01000   
										// f1_param_phya_reg_tx_byte1_drvn_dqsp:[20:16]=0b01000   
										// f1_param_phya_reg_tx_byte1_drvp_dqsp:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_240_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq0_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte2_bit0_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq1_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte2_bit1_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_241_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq2_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte2_bit2_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq3_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte2_bit3_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_242_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq4_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte2_bit4_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq5_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte2_bit5_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_243_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq6_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte2_bit6_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq7_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte2_bit7_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_244_F1_DATA  0b00000000000000000000011010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq8_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte2_bit8_data_shift:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_245_F1_DATA  0b00000000000000000001011100000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_sel_rankb_tx_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_byte2_sel_rankb_tx_shift:[13:8]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_246_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dqsn_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dqsp_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte2_dqs_shift:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_247_F1_DATA  0b00010111000000000000010000000000
										// f1_param_phyd_tx_byte2_oenz_dqs_shift:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_oenz_dq_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte2_oenz_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_248_F1_DATA  0b0000_0110_0000_0000_0010_1101_0000_0000
#define  LP4x_4266_x16_DDR_PHY_REG_248_F1_DATA  0b00000110000000000010100100000000
										// f1_param_phyd_tx_byte2_oenz_dqs_extend:[15:8]=0b00101001   
										// f1_param_phyd_tx_byte2_oenz_extend:[31:24]=0b00000110   
#define  LP4x_4266_x16_DDR_PHY_REG_249_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq0_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq1_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_250_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq2_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq3_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_251_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq4_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq5_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_252_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq6_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq7_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_253_F1_DATA  0b00000000000000000000000010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq8_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_254_F1_DATA  0b00000000000000000000000010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_sel_rankb_tx_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_255_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dqsn_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dqsp_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_256_F1_DATA  0b00000000010000000000000000000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_oenz_dq_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_257_F1_DATA  0b00000000000000000000100000001000
										// f1_param_phya_reg_tx_byte2_drvn_dq:[4:0]=0b01000   
										// f1_param_phya_reg_tx_byte2_drvp_dq:[12:8]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_258_F1_DATA  0b00001000000010000000100000001000
										// f1_param_phya_reg_tx_byte2_drvn_dqsn:[4:0]=0b01000   
										// f1_param_phya_reg_tx_byte2_drvp_dqsn:[12:8]=0b01000   
										// f1_param_phya_reg_tx_byte2_drvn_dqsp:[20:16]=0b01000   
										// f1_param_phya_reg_tx_byte2_drvp_dqsp:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_264_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq0_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte3_bit0_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq1_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte3_bit1_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_265_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq2_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte3_bit2_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq3_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte3_bit3_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_266_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq4_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte3_bit4_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq5_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte3_bit5_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_267_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq6_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte3_bit6_data_shift:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq7_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte3_bit7_data_shift:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_268_F1_DATA  0b00000000000000000000011010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq8_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte3_bit8_data_shift:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_269_F1_DATA  0b00000000000000000001011100000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_sel_rankb_tx_sw:[7:0]=0b00000000   
										// f1_param_phyd_tx_byte3_sel_rankb_tx_shift:[13:8]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_270_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dqsn_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dqsp_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte3_dqs_shift:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_271_F1_DATA  0b00010111000000000000010000000000
										// f1_param_phyd_tx_byte3_oenz_dqs_shift:[13:8]=0b000100   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_oenz_dq_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte3_oenz_shift:[29:24]=0b010111   
//#define  LP4x_4266_x16_DDR_PHY_REG_272_F1_DATA  0b0000_0110_0000_0000_0010_1101_0000_0000
#define  LP4x_4266_x16_DDR_PHY_REG_272_F1_DATA  0b00000110000000000010100100000000
										// f1_param_phyd_tx_byte3_oenz_dqs_extend:[15:8]=0b00101001   
										// f1_param_phyd_tx_byte3_oenz_extend:[31:24]=0b00000110   
#define  LP4x_4266_x16_DDR_PHY_REG_273_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq0_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq1_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_274_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq2_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq3_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_275_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq4_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq5_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_276_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq6_raw:[7:0]=0b10000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq7_raw:[23:16]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_277_F1_DATA  0b00000000000000000000000010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq8_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_278_F1_DATA  0b00000000000000000000000010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_sel_rankb_tx_raw:[7:0]=0b10000000   
#define  LP4x_4266_x16_DDR_PHY_REG_279_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dqsn_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dqsp_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_280_F1_DATA  0b00000000010000000000000000000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_oenz_dq_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_281_F1_DATA  0b00000000000000000000100000001000
										// f1_param_phya_reg_tx_byte3_drvn_dq:[4:0]=0b01000   
										// f1_param_phya_reg_tx_byte3_drvp_dq:[12:8]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_282_F1_DATA  0b00001000000010000000100000001000
										// f1_param_phya_reg_tx_byte3_drvn_dqsn:[4:0]=0b01000   
										// f1_param_phya_reg_tx_byte3_drvp_dqsn:[12:8]=0b01000   
										// f1_param_phya_reg_tx_byte3_drvn_dqsp:[20:16]=0b01000   
										// f1_param_phya_reg_tx_byte3_drvp_dqsp:[28:24]=0b01000   
#define  LP4x_4266_x16_DDR_PHY_REG_320_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte0_rx_dq0_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq0_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq1_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq1_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_321_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte0_rx_dq2_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq2_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq3_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq3_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_322_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte0_rx_dq4_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq4_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq5_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq5_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_323_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte0_rx_dq6_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq6_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq7_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq7_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_324_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte0_rx_dq8_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte0_rx_dq8_deskew_pos_sw:[15:8]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_325_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_rx_byte0_rx_dqs_dline_code_neg_ranka_sw:[8:0]=0b010000000   
										// f1_param_phyd_reg_rx_byte0_rx_dqs_dline_code_pos_ranka_sw:[24:16]=0b010000000   
#define  LP4x_4266_x16_DDR_PHY_REG_326_F1_DATA  0b00011100010000000001110001000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_mask_ranka_sw:[7:0]=0b01000000   
										// f1_param_phyd_rx_byte0_mask_shift:[13:8]=0b011100   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_int_dqs_sw:[23:16]=0b01000000   
										// f1_param_phyd_tx_byte0_int_dqs_shift:[29:24]=0b011100   
#define  LP4x_4266_x16_DDR_PHY_REG_327_F1_DATA  0b00011100010000000000110100001101
										// f1_param_phyd_rx_byte0_en_shift:[5:0]=0b001101   
										// f1_param_phyd_rx_byte0_odt_en_shift:[13:8]=0b001101   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_sel_rankb_rx_sw:[23:16]=0b01000000   
										// f1_param_phyd_tx_byte0_sel_rankb_rx_shift:[29:24]=0b011100   
#define  LP4x_4266_x16_DDR_PHY_REG_328_F1_DATA  0b00000000000011010001001000010010
										// f1_param_phyd_rx_byte0_en_extend:[4:0]=0b10010   
										// f1_param_phyd_rx_byte0_odt_en_extend:[12:8]=0b10010   
										// f1_param_phyd_rx_byte0_rden_to_rdvld:[20:16]=0b01101   
#define  LP4x_4266_x16_DDR_PHY_REG_329_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte0_rx_dq0_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq1_deskew_com_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq2_deskew_com_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq3_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_330_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte0_rx_dq4_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq5_deskew_com_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq6_deskew_com_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq7_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_331_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte0_rx_dq0_deskew_neg_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq1_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq2_deskew_neg_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq3_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_332_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte0_rx_dq4_deskew_neg_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq5_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq6_deskew_neg_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq7_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_333_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte0_rx_dq0_deskew_pos_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq1_deskew_pos_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq2_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq3_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_334_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte0_rx_dq4_deskew_pos_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq5_deskew_pos_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq6_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq7_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_335_F1_DATA  0b01000000000000000000000000000000
										// f1_param_phya_reg_rx_byte0_rx_dq8_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq8_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte0_rx_dq8_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_sel_rankb_rx_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_336_F1_DATA  0b01000000010000000100000000000000
										// f1_param_phya_reg_tx_byte0_tx_dline_code_mask_ranka_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_int_dqs_raw:[15:8]=0b01000000   
										// f1_param_phya_reg_rx_byte0_rx_dqs_dline_code_neg_ranka_raw:[23:16]=0b01000000   
										// f1_param_phya_reg_rx_byte0_rx_dqs_dline_code_pos_ranka_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_337_F1_DATA  0b00000000000100000000000000010000
										// f1_param_phya_reg_rx_byte0_trig_lvl_dq:[4:0]=0b10000   
										// f1_param_phya_reg_rx_byte0_trig_lvl_dq_offset:[14:8]=0b0000000   
										// f1_param_phya_reg_rx_byte0_trig_lvl_dqs:[20:16]=0b10000   
										// f1_param_phya_reg_rx_byte0_trig_lvl_dqs_offset:[30:24]=0b0000000   
#define  LP4x_4266_x16_DDR_PHY_REG_344_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte1_rx_dq0_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq0_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq1_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq1_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_345_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte1_rx_dq2_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq2_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq3_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq3_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_346_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte1_rx_dq4_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq4_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq5_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq5_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_347_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte1_rx_dq6_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq6_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq7_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq7_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_348_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte1_rx_dq8_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte1_rx_dq8_deskew_pos_sw:[15:8]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_349_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_rx_byte1_rx_dqs_dline_code_neg_ranka_sw:[8:0]=0b010000000   
										// f1_param_phyd_reg_rx_byte1_rx_dqs_dline_code_pos_ranka_sw:[24:16]=0b010000000   
#define  LP4x_4266_x16_DDR_PHY_REG_350_F1_DATA  0b00011100010000000001110001000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_mask_ranka_sw:[7:0]=0b01000000   
										// f1_param_phyd_rx_byte1_mask_shift:[13:8]=0b011100   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_int_dqs_sw:[23:16]=0b01000000   
										// f1_param_phyd_tx_byte1_int_dqs_shift:[29:24]=0b011100   
#define  LP4x_4266_x16_DDR_PHY_REG_351_F1_DATA  0b00011100010000000000110100001101
										// f1_param_phyd_rx_byte1_en_shift:[5:0]=0b001101   
										// f1_param_phyd_rx_byte1_odt_en_shift:[13:8]=0b001101   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_sel_rankb_rx_sw:[23:16]=0b01000000   
										// f1_param_phyd_tx_byte1_sel_rankb_rx_shift:[29:24]=0b011100   
#define  LP4x_4266_x16_DDR_PHY_REG_352_F1_DATA  0b00000000000011010001001000010010
										// f1_param_phyd_rx_byte1_en_extend:[4:0]=0b10010   
										// f1_param_phyd_rx_byte1_odt_en_extend:[12:8]=0b10010   
										// f1_param_phyd_rx_byte1_rden_to_rdvld:[20:16]=0b01101   
#define  LP4x_4266_x16_DDR_PHY_REG_353_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte1_rx_dq0_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq1_deskew_com_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq2_deskew_com_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq3_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_354_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte1_rx_dq4_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq5_deskew_com_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq6_deskew_com_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq7_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_355_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte1_rx_dq0_deskew_neg_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq1_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq2_deskew_neg_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq3_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_356_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte1_rx_dq4_deskew_neg_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq5_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq6_deskew_neg_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq7_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_357_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte1_rx_dq0_deskew_pos_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq1_deskew_pos_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq2_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq3_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_358_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte1_rx_dq4_deskew_pos_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq5_deskew_pos_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq6_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq7_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_359_F1_DATA  0b01000000000000000000000000000000
										// f1_param_phya_reg_rx_byte1_rx_dq8_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq8_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte1_rx_dq8_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_sel_rankb_rx_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_360_F1_DATA  0b01000000010000000100000000000000
										// f1_param_phya_reg_tx_byte1_tx_dline_code_mask_ranka_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_int_dqs_raw:[15:8]=0b01000000   
										// f1_param_phya_reg_rx_byte1_rx_dqs_dline_code_neg_ranka_raw:[23:16]=0b01000000   
										// f1_param_phya_reg_rx_byte1_rx_dqs_dline_code_pos_ranka_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_361_F1_DATA  0b00000000000100000000000000010000
										// f1_param_phya_reg_rx_byte1_trig_lvl_dq:[4:0]=0b10000   
										// f1_param_phya_reg_rx_byte1_trig_lvl_dq_offset:[14:8]=0b0000000   
										// f1_param_phya_reg_rx_byte1_trig_lvl_dqs:[20:16]=0b10000   
										// f1_param_phya_reg_rx_byte1_trig_lvl_dqs_offset:[30:24]=0b0000000   
#define  LP4x_4266_x16_DDR_PHY_REG_368_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte2_rx_dq0_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq0_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq1_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq1_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_369_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte2_rx_dq2_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq2_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq3_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq3_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_370_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte2_rx_dq4_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq4_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq5_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq5_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_371_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte2_rx_dq6_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq6_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq7_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq7_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_372_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte2_rx_dq8_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte2_rx_dq8_deskew_pos_sw:[15:8]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_373_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_rx_byte2_rx_dqs_dline_code_neg_ranka_sw:[8:0]=0b010000000   
										// f1_param_phyd_reg_rx_byte2_rx_dqs_dline_code_pos_ranka_sw:[24:16]=0b010000000   
#define  LP4x_4266_x16_DDR_PHY_REG_374_F1_DATA  0b00011100010000000001110001000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_mask_ranka_sw:[7:0]=0b01000000   
										// f1_param_phyd_rx_byte2_mask_shift:[13:8]=0b011100   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_int_dqs_sw:[23:16]=0b01000000   
										// f1_param_phyd_tx_byte2_int_dqs_shift:[29:24]=0b011100   
#define  LP4x_4266_x16_DDR_PHY_REG_375_F1_DATA  0b00011100010000000000110100001101
										// f1_param_phyd_rx_byte2_en_shift:[5:0]=0b001101   
										// f1_param_phyd_rx_byte2_odt_en_shift:[13:8]=0b001101   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_sel_rankb_rx_sw:[23:16]=0b01000000   
										// f1_param_phyd_tx_byte2_sel_rankb_rx_shift:[29:24]=0b011100   
#define  LP4x_4266_x16_DDR_PHY_REG_376_F1_DATA  0b00000000000011010001001000010010
										// f1_param_phyd_rx_byte2_en_extend:[4:0]=0b10010   
										// f1_param_phyd_rx_byte2_odt_en_extend:[12:8]=0b10010   
										// f1_param_phyd_rx_byte2_rden_to_rdvld:[20:16]=0b01101   
#define  LP4x_4266_x16_DDR_PHY_REG_377_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte2_rx_dq0_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq1_deskew_com_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq2_deskew_com_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq3_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_378_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte2_rx_dq4_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq5_deskew_com_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq6_deskew_com_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq7_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_379_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte2_rx_dq0_deskew_neg_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq1_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq2_deskew_neg_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq3_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_380_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte2_rx_dq4_deskew_neg_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq5_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq6_deskew_neg_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq7_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_381_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte2_rx_dq0_deskew_pos_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq1_deskew_pos_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq2_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq3_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_382_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte2_rx_dq4_deskew_pos_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq5_deskew_pos_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq6_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq7_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_383_F1_DATA  0b01000000000000000000000000000000
										// f1_param_phya_reg_rx_byte2_rx_dq8_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq8_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte2_rx_dq8_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_sel_rankb_rx_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_384_F1_DATA  0b01000000010000000100000000000000
										// f1_param_phya_reg_tx_byte2_tx_dline_code_mask_ranka_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_int_dqs_raw:[15:8]=0b01000000   
										// f1_param_phya_reg_rx_byte2_rx_dqs_dline_code_neg_ranka_raw:[23:16]=0b01000000   
										// f1_param_phya_reg_rx_byte2_rx_dqs_dline_code_pos_ranka_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_385_F1_DATA  0b00000000000100000000000000010000
										// f1_param_phya_reg_rx_byte2_trig_lvl_dq:[4:0]=0b10000   
										// f1_param_phya_reg_rx_byte2_trig_lvl_dq_offset:[14:8]=0b0000000   
										// f1_param_phya_reg_rx_byte2_trig_lvl_dqs:[20:16]=0b10000   
										// f1_param_phya_reg_rx_byte2_trig_lvl_dqs_offset:[30:24]=0b0000000   
#define  LP4x_4266_x16_DDR_PHY_REG_392_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte3_rx_dq0_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq0_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq1_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq1_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_393_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte3_rx_dq2_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq2_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq3_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq3_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_394_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte3_rx_dq4_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq4_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq5_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq5_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_395_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte3_rx_dq6_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq6_deskew_pos_sw:[15:8]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq7_deskew_neg_sw:[23:16]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq7_deskew_pos_sw:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_396_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_rx_byte3_rx_dq8_deskew_neg_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_rx_byte3_rx_dq8_deskew_pos_sw:[15:8]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_397_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_rx_byte3_rx_dqs_dline_code_neg_ranka_sw:[8:0]=0b010000000   
										// f1_param_phyd_reg_rx_byte3_rx_dqs_dline_code_pos_ranka_sw:[24:16]=0b010000000   
#define  LP4x_4266_x16_DDR_PHY_REG_398_F1_DATA  0b00011100010000000001110001000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_mask_ranka_sw:[7:0]=0b01000000   
										// f1_param_phyd_rx_byte3_mask_shift:[13:8]=0b011100   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_int_dqs_sw:[23:16]=0b01000000   
										// f1_param_phyd_tx_byte3_int_dqs_shift:[29:24]=0b011100   
#define  LP4x_4266_x16_DDR_PHY_REG_399_F1_DATA  0b00011100010000000000110100001101
										// f1_param_phyd_rx_byte3_en_shift:[5:0]=0b001101   
										// f1_param_phyd_rx_byte3_odt_en_shift:[13:8]=0b001101   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_sel_rankb_rx_sw:[23:16]=0b01000000   
										// f1_param_phyd_tx_byte3_sel_rankb_rx_shift:[29:24]=0b011100   
#define  LP4x_4266_x16_DDR_PHY_REG_400_F1_DATA  0b00000000000011010001001000010010
										// f1_param_phyd_rx_byte3_en_extend:[4:0]=0b10010   
										// f1_param_phyd_rx_byte3_odt_en_extend:[12:8]=0b10010   
										// f1_param_phyd_rx_byte3_rden_to_rdvld:[20:16]=0b01101   
#define  LP4x_4266_x16_DDR_PHY_REG_401_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte3_rx_dq0_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq1_deskew_com_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq2_deskew_com_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq3_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_402_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte3_rx_dq4_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq5_deskew_com_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq6_deskew_com_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq7_deskew_com_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_403_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte3_rx_dq0_deskew_neg_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq1_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq2_deskew_neg_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq3_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_404_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte3_rx_dq4_deskew_neg_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq5_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq6_deskew_neg_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq7_deskew_neg_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_405_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte3_rx_dq0_deskew_pos_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq1_deskew_pos_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq2_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq3_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_406_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_rx_byte3_rx_dq4_deskew_pos_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq5_deskew_pos_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq6_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq7_deskew_pos_raw:[26:24]=0b000   
#define  LP4x_4266_x16_DDR_PHY_REG_407_F1_DATA  0b01000000000000000000000000000000
										// f1_param_phya_reg_rx_byte3_rx_dq8_deskew_com_raw:[2:0]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq8_deskew_neg_raw:[10:8]=0b000   
										// f1_param_phya_reg_rx_byte3_rx_dq8_deskew_pos_raw:[18:16]=0b000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_sel_rankb_rx_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_408_F1_DATA  0b01000000010000000100000000000000
										// f1_param_phya_reg_tx_byte3_tx_dline_code_mask_ranka_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_int_dqs_raw:[15:8]=0b01000000   
										// f1_param_phya_reg_rx_byte3_rx_dqs_dline_code_neg_ranka_raw:[23:16]=0b01000000   
										// f1_param_phya_reg_rx_byte3_rx_dqs_dline_code_pos_ranka_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_409_F1_DATA  0b00000000000100000000000000010000
										// f1_param_phya_reg_rx_byte3_trig_lvl_dq:[4:0]=0b10000   
										// f1_param_phya_reg_rx_byte3_trig_lvl_dq_offset:[14:8]=0b0000000   
										// f1_param_phya_reg_rx_byte3_trig_lvl_dqs:[20:16]=0b10000   
										// f1_param_phya_reg_rx_byte3_trig_lvl_dqs_offset:[30:24]=0b0000000   
#define  LP4x_4266_x16_DDR_PHY_REG_450_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte0_sel_dly1t_dq_rankb:[8:0]=0b000000000   
										// f1_param_phya_reg_tx_byte0_sel_dly1t_dqs_rankb:[12:12]=0b0   
										// f1_param_phya_reg_tx_byte0_sel_dly1t_mask_rankb:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte0_sel_dly1t_int_dqs_rankb:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_466_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte1_sel_dly1t_dq_rankb:[8:0]=0b000000000   
										// f1_param_phya_reg_tx_byte1_sel_dly1t_dqs_rankb:[12:12]=0b0   
										// f1_param_phya_reg_tx_byte1_sel_dly1t_mask_rankb:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte1_sel_dly1t_int_dqs_rankb:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_482_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte2_sel_dly1t_dq_rankb:[8:0]=0b000000000   
										// f1_param_phya_reg_tx_byte2_sel_dly1t_dqs_rankb:[12:12]=0b0   
										// f1_param_phya_reg_tx_byte2_sel_dly1t_mask_rankb:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte2_sel_dly1t_int_dqs_rankb:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_498_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phya_reg_tx_byte3_sel_dly1t_dq_rankb:[8:0]=0b000000000   
										// f1_param_phya_reg_tx_byte3_sel_dly1t_dqs_rankb:[12:12]=0b0   
										// f1_param_phya_reg_tx_byte3_sel_dly1t_mask_rankb:[16:16]=0b0   
										// f1_param_phya_reg_tx_byte3_sel_dly1t_int_dqs_rankb:[20:20]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_576_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq0_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte0_bit0_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq1_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte0_bit1_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_577_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq2_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte0_bit2_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq3_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte0_bit3_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_578_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq4_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte0_bit4_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq5_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte0_bit5_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_579_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq6_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte0_bit6_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq7_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte0_bit7_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_580_F1_DATA  0b00000000000000000000011010000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq8_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte0_bit8_data_shift_rankb:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_582_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dqsn_rankb_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dqsp_rankb_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte0_dqs_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_583_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_tx_byte0_oenz_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_585_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq0_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq1_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_586_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq2_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq3_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_587_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq4_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq5_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_588_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq6_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq7_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_589_F1_DATA  0b00000000000000000000000001000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dq8_rankb_raw:[7:0]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_591_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dqsn_rankb_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_dqsp_rankb_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_600_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq0_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte1_bit0_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq1_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte1_bit1_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_601_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq2_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte1_bit2_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq3_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte1_bit3_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_602_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq4_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte1_bit4_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq5_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte1_bit5_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_603_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq6_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte1_bit6_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq7_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte1_bit7_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_604_F1_DATA  0b00000000000000000000011010000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq8_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte1_bit8_data_shift_rankb:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_606_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dqsn_rankb_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dqsp_rankb_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte1_dqs_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_607_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_tx_byte1_oenz_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_609_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq0_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq1_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_610_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq2_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq3_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_611_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq4_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq5_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_612_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq6_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq7_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_613_F1_DATA  0b00000000000000000000000001000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dq8_rankb_raw:[7:0]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_615_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dqsn_rankb_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_dqsp_rankb_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_624_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq0_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte2_bit0_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq1_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte2_bit1_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_625_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq2_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte2_bit2_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq3_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte2_bit3_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_626_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq4_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte2_bit4_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq5_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte2_bit5_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_627_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq6_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte2_bit6_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq7_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte2_bit7_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_628_F1_DATA  0b00000000000000000000011010000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq8_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte2_bit8_data_shift_rankb:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_630_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dqsn_rankb_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dqsp_rankb_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte2_dqs_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_631_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_tx_byte2_oenz_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_633_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq0_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq1_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_634_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq2_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq3_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_635_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq4_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq5_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_636_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq6_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq7_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_637_F1_DATA  0b00000000000000000000000001000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dq8_rankb_raw:[7:0]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_639_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dqsn_rankb_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_dqsp_rankb_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_648_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq0_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte3_bit0_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq1_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte3_bit1_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_649_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq2_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte3_bit2_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq3_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte3_bit3_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_650_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq4_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte3_bit4_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq5_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte3_bit5_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_651_F1_DATA  0b00000110100000000000011010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq6_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte3_bit6_data_shift_rankb:[13:8]=0b000110   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq7_rankb_sw:[23:16]=0b10000000   
										// f1_param_phyd_tx_byte3_bit7_data_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_652_F1_DATA  0b00000000000000000000011010000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq8_rankb_sw:[7:0]=0b10000000   
										// f1_param_phyd_tx_byte3_bit8_data_shift_rankb:[13:8]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_654_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dqsn_rankb_sw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dqsp_rankb_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte3_dqs_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_655_F1_DATA  0b00010111000000000000000000000000
										// f1_param_phyd_tx_byte3_oenz_shift_rankb:[29:24]=0b010111   
#define  LP4x_4266_x16_DDR_PHY_REG_657_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq0_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq1_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_658_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq2_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq3_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_659_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq4_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq5_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_660_F1_DATA  0b00000000010000000000000001000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq6_rankb_raw:[7:0]=0b01000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq7_rankb_raw:[23:16]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_661_F1_DATA  0b00000000000000000000000001000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dq8_rankb_raw:[7:0]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_663_F1_DATA  0b00000000000000000000000000000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dqsn_rankb_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_dqsp_rankb_raw:[23:16]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_709_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_rx_byte0_rx_dqs_dline_code_neg_rankb_sw:[8:0]=0b010000000   
										// f1_param_phyd_reg_rx_byte0_rx_dqs_dline_code_pos_rankb_sw:[24:16]=0b010000000   
#define  LP4x_4266_x16_DDR_PHY_REG_710_F1_DATA  0b00000110000000000001110001000000
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_mask_rankb_sw:[7:0]=0b01000000   
										// f1_param_phyd_rx_byte0_mask_shift_rankb:[13:8]=0b011100   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_int_dqs_rankb_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte0_int_dqs_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_720_F1_DATA  0b01000000010000000100000000000000
										// f1_param_phya_reg_tx_byte0_tx_dline_code_mask_rankb_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte0_tx_dline_code_int_dqs_rankb_raw:[15:8]=0b01000000   
										// f1_param_phya_reg_rx_byte0_rx_dqs_dline_code_neg_rankb_raw:[23:16]=0b01000000   
										// f1_param_phya_reg_rx_byte0_rx_dqs_dline_code_pos_rankb_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_733_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_rx_byte1_rx_dqs_dline_code_neg_rankb_sw:[8:0]=0b010000000   
										// f1_param_phyd_reg_rx_byte1_rx_dqs_dline_code_pos_rankb_sw:[24:16]=0b010000000   
#define  LP4x_4266_x16_DDR_PHY_REG_734_F1_DATA  0b00000110000000000001110001000000
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_mask_rankb_sw:[7:0]=0b01000000   
										// f1_param_phyd_rx_byte1_mask_shift_rankb:[13:8]=0b011100   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_int_dqs_rankb_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte1_int_dqs_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_744_F1_DATA  0b01000000010000000100000000000000
										// f1_param_phya_reg_tx_byte1_tx_dline_code_mask_rankb_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte1_tx_dline_code_int_dqs_rankb_raw:[15:8]=0b01000000   
										// f1_param_phya_reg_rx_byte1_rx_dqs_dline_code_neg_rankb_raw:[23:16]=0b01000000   
										// f1_param_phya_reg_rx_byte1_rx_dqs_dline_code_pos_rankb_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_757_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_rx_byte2_rx_dqs_dline_code_neg_rankb_sw:[8:0]=0b010000000   
										// f1_param_phyd_reg_rx_byte2_rx_dqs_dline_code_pos_rankb_sw:[24:16]=0b010000000   
#define  LP4x_4266_x16_DDR_PHY_REG_758_F1_DATA  0b00000110000000000001110001000000
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_mask_rankb_sw:[7:0]=0b01000000   
										// f1_param_phyd_rx_byte2_mask_shift_rankb:[13:8]=0b011100   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_int_dqs_rankb_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte2_int_dqs_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_768_F1_DATA  0b01000000010000000100000000000000
										// f1_param_phya_reg_tx_byte2_tx_dline_code_mask_rankb_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte2_tx_dline_code_int_dqs_rankb_raw:[15:8]=0b01000000   
										// f1_param_phya_reg_rx_byte2_rx_dqs_dline_code_neg_rankb_raw:[23:16]=0b01000000   
										// f1_param_phya_reg_rx_byte2_rx_dqs_dline_code_pos_rankb_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_781_F1_DATA  0b00000000100000000000000010000000
										// f1_param_phyd_reg_rx_byte3_rx_dqs_dline_code_neg_rankb_sw:[8:0]=0b010000000   
										// f1_param_phyd_reg_rx_byte3_rx_dqs_dline_code_pos_rankb_sw:[24:16]=0b010000000   
#define  LP4x_4266_x16_DDR_PHY_REG_782_F1_DATA  0b00000110000000000001110001000000
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_mask_rankb_sw:[7:0]=0b01000000   
										// f1_param_phyd_rx_byte3_mask_shift_rankb:[13:8]=0b011100   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_int_dqs_rankb_sw:[23:16]=0b00000000   
										// f1_param_phyd_tx_byte3_int_dqs_shift_rankb:[29:24]=0b000110   
#define  LP4x_4266_x16_DDR_PHY_REG_792_F1_DATA  0b01000000010000000100000000000000
										// f1_param_phya_reg_tx_byte3_tx_dline_code_mask_rankb_raw:[7:0]=0b00000000   
										// f1_param_phyd_reg_tx_byte3_tx_dline_code_int_dqs_rankb_raw:[15:8]=0b01000000   
										// f1_param_phya_reg_rx_byte3_rx_dqs_dline_code_neg_rankb_raw:[23:16]=0b01000000   
										// f1_param_phya_reg_rx_byte3_rx_dqs_dline_code_pos_rankb_raw:[31:24]=0b01000000   
#define  LP4x_4266_x16_DDR_PHY_REG_0_RO_DATA  0b00100000001000010000100000001001
										// param_phyd_to_reg_phyd_version:[31:0]=0b00100000001000010000100000001001   
#define  LP4x_4266_x16_DDR_PHY_REG_1_RO_DATA  0b00000000000000000000000000000000
										// param_phya_to_reg_byte0_mask_neg_track_dqs_ranka:[0:0]=0b0   
										// param_phya_to_reg_byte0_mask_neg_track_dqs_rankb:[1:1]=0b0   
										// param_phya_to_reg_byte0_mask_pos_track_dqs_ranka:[4:4]=0b0   
										// param_phya_to_reg_byte0_mask_pos_track_dqs_rankb:[5:5]=0b0   
										// param_phya_to_reg_byte1_mask_neg_track_dqs_ranka:[8:8]=0b0   
										// param_phya_to_reg_byte1_mask_neg_track_dqs_rankb:[9:9]=0b0   
										// param_phya_to_reg_byte1_mask_pos_track_dqs_ranka:[12:12]=0b0   
										// param_phya_to_reg_byte1_mask_pos_track_dqs_rankb:[13:13]=0b0   
										// param_phya_to_reg_byte2_mask_neg_track_dqs_ranka:[16:16]=0b0   
										// param_phya_to_reg_byte2_mask_neg_track_dqs_rankb:[17:17]=0b0   
										// param_phya_to_reg_byte2_mask_pos_track_dqs_ranka:[20:20]=0b0   
										// param_phya_to_reg_byte2_mask_pos_track_dqs_rankb:[21:21]=0b0   
										// param_phya_to_reg_byte3_mask_neg_track_dqs_ranka:[24:24]=0b0   
										// param_phya_to_reg_byte3_mask_neg_track_dqs_rankb:[25:25]=0b0   
										// param_phya_to_reg_byte3_mask_pos_track_dqs_ranka:[28:28]=0b0   
										// param_phya_to_reg_byte3_mask_pos_track_dqs_rankb:[29:29]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_2_RO_DATA  0b00000000000000000000000000000001
										// param_phya_to_reg_lock:[0:0]=0b1   
										// param_phya_to_reg_rx_ddrdll_autokdonecoarse:[1:1]=0b0   
										// param_phya_to_reg_rx_ddrdll_coarsearly:[2:2]=0b0   
										// param_phya_to_reg_rx_ddrdll_fineearly:[3:3]=0b0   
										// param_phya_to_reg_tx_ddrdll_autokdonecoarse:[4:4]=0b0   
										// param_phya_to_reg_tx_ddrdll_coarsearly:[5:5]=0b0   
										// param_phya_to_reg_tx_ddrdll_fineearly:[6:6]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_3_RO_DATA  0b00000000000000000001111100011111
										// param_phya_to_reg_rx_byte0_dqs_cnt_dout:[4:0]=0b11111   
										// param_phya_to_reg_rx_byte1_dqs_cnt_dout:[12:8]=0b11111   
										// param_phya_to_reg_rx_byte2_dqs_cnt_dout:[20:16]=0b00000   
										// param_phya_to_reg_rx_byte3_dqs_cnt_dout:[28:24]=0b00000   
#define  LP4x_4266_x16_DDR_PHY_REG_4_RO_DATA  0b00000000000000000111111101111111
										// param_phya_to_reg_tx_ddrdll_do:[7:0]=0b01111111   
										// param_phya_to_reg_rx_ddrdll_do:[15:8]=0b01111111   
#define  LP4x_4266_x16_DDR_PHY_REG_5_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_rx_dll_lock:[0:0]=0b0   
										// param_phyd_to_reg_rx_dll_code:[15:8]=0b00000000   
										// param_phyd_to_reg_tx_dll_lock:[16:16]=0b0   
										// param_phyd_to_reg_tx_dll_code:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_6_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_rx_dll_code0:[7:0]=0b00000000   
										// param_phyd_to_reg_rx_dll_code1:[15:8]=0b00000000   
										// param_phyd_to_reg_rx_dll_code2:[23:16]=0b00000000   
										// param_phyd_to_reg_rx_dll_code3:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_7_RO_DATA  0b00000000000000001111111100000000
										// param_phyd_to_reg_rx_dll_max:[7:0]=0b00000000   
										// param_phyd_to_reg_rx_dll_min:[15:8]=0b11111111   
#define  LP4x_4266_x16_DDR_PHY_REG_8_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_tx_dll_code0:[7:0]=0b00000000   
										// param_phyd_to_reg_tx_dll_code1:[15:8]=0b00000000   
										// param_phyd_to_reg_tx_dll_code2:[23:16]=0b00000000   
										// param_phyd_to_reg_tx_dll_code3:[31:24]=0b00000000   
#define  LP4x_4266_x16_DDR_PHY_REG_9_RO_DATA  0b00000000000000001111111100000000
										// param_phyd_to_reg_tx_dll_max:[7:0]=0b00000000   
										// param_phyd_to_reg_tx_dll_min:[15:8]=0b11111111   
#define  LP4x_4266_x16_DDR_PHY_REG_10_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_phy_int:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_11_RO_DATA  0b00000000000000000001111111111111
										// param_phyd_to_reg_init_upd_ack:[31:0]=0b00000000000000000001111111111111   
#define  LP4x_4266_x16_DDR_PHY_REG_12_RO_DATA  0b00000001000000000000000000000000
										// param_phyd_to_reg_dfi_phymstr_req:[1:0]=0b00   
										// param_phyd_to_reg_dfi_phymstr_ack:[3:2]=0b00   
										// param_phyd_to_reg_dfi_phyupd_req:[9:8]=0b00   
										// param_phyd_to_reg_dfi_phyupd_ack:[11:10]=0b00   
										// param_phyd_to_reg_clkctrl_init_start:[16:16]=0b0   
										// param_phyd_to_reg_sw_phyupd_dline_done:[24:24]=0b1   
#define  LP4x_4266_x16_DDR_PHY_REG_16_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs0_0_min_pass_valid:[0:0]=0b0   
										// param_phyd_to_reg_calvl_cs0_1_min_pass_valid:[1:1]=0b0   
										// param_phyd_to_reg_calvl_cs0_2_min_pass_valid:[2:2]=0b0   
										// param_phyd_to_reg_calvl_cs0_3_min_pass_valid:[3:3]=0b0   
										// param_phyd_to_reg_calvl_cs0_4_min_pass_valid:[4:4]=0b0   
										// param_phyd_to_reg_calvl_cs0_5_min_pass_valid:[5:5]=0b0   
										// param_phyd_to_reg_cslvl_cs0_min_pass_valid:[6:6]=0b0   
										// param_phyd_to_reg_calvl_cs1_0_min_pass_valid:[16:16]=0b0   
										// param_phyd_to_reg_calvl_cs1_1_min_pass_valid:[17:17]=0b0   
										// param_phyd_to_reg_calvl_cs1_2_min_pass_valid:[18:18]=0b0   
										// param_phyd_to_reg_calvl_cs1_3_min_pass_valid:[19:19]=0b0   
										// param_phyd_to_reg_calvl_cs1_4_min_pass_valid:[20:20]=0b0   
										// param_phyd_to_reg_calvl_cs1_5_min_pass_valid:[21:21]=0b0   
										// param_phyd_to_reg_cslvl_cs1_min_pass_valid:[22:22]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_17_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs0_0_max_pass_valid:[0:0]=0b0   
										// param_phyd_to_reg_calvl_cs0_1_max_pass_valid:[1:1]=0b0   
										// param_phyd_to_reg_calvl_cs0_2_max_pass_valid:[2:2]=0b0   
										// param_phyd_to_reg_calvl_cs0_3_max_pass_valid:[3:3]=0b0   
										// param_phyd_to_reg_calvl_cs0_4_max_pass_valid:[4:4]=0b0   
										// param_phyd_to_reg_calvl_cs0_5_max_pass_valid:[5:5]=0b0   
										// param_phyd_to_reg_cslvl_cs0_max_pass_valid:[6:6]=0b0   
										// param_phyd_to_reg_calvl_cs1_0_max_pass_valid:[16:16]=0b0   
										// param_phyd_to_reg_calvl_cs1_1_max_pass_valid:[17:17]=0b0   
										// param_phyd_to_reg_calvl_cs1_2_max_pass_valid:[18:18]=0b0   
										// param_phyd_to_reg_calvl_cs1_3_max_pass_valid:[19:19]=0b0   
										// param_phyd_to_reg_calvl_cs1_4_max_pass_valid:[20:20]=0b0   
										// param_phyd_to_reg_calvl_cs1_5_max_pass_valid:[21:21]=0b0   
										// param_phyd_to_reg_cslvl_cs1_max_pass_valid:[22:22]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_18_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs0_0_min_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs0_1_min_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_19_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs0_2_min_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs0_3_min_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_20_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs0_4_min_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs0_5_min_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_21_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs1_0_min_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs1_1_min_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_22_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs1_2_min_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs1_3_min_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_23_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs1_4_min_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs1_5_min_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_24_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs0_0_max_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs0_1_max_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_25_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs0_2_max_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs0_3_max_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_26_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs0_4_max_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs0_5_max_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_27_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs1_0_max_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs1_1_max_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_28_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs1_2_max_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs1_3_max_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_29_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_cs1_4_max_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_calvl_cs1_5_max_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_30_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_calvl_sw_upd_ack:[0:0]=0b0   
										// param_phyd_to_reg_calvl_set_vref_req:[1:1]=0b0   
										// param_phyd_to_reg_calvl_per_vref_done:[2:2]=0b0   
										// param_phyd_to_reg_calvl_stop_req:[3:3]=0b0   
										// param_phyd_to_reg_calvl_done:[4:4]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_31_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_picalvl_status:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_32_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_cslvl_cs0_min_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_cslvl_cs1_min_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_33_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_cslvl_cs0_max_pass_code:[13:0]=0b00000000000000   
										// param_phyd_to_reg_cslvl_cs1_max_pass_code:[29:16]=0b00000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_64_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_wrlvl_byte0_hard0_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_wrlvl_byte0_hard0_shift:[13:8]=0b000000   
										// param_phyd_to_reg_wrlvl_byte0_hard1_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_wrlvl_byte0_hard1_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_65_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_wrlvl_byte1_hard0_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_wrlvl_byte1_hard0_shift:[13:8]=0b000000   
										// param_phyd_to_reg_wrlvl_byte1_hard1_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_wrlvl_byte1_hard1_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_66_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_wrlvl_byte2_hard0_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_wrlvl_byte2_hard0_shift:[13:8]=0b000000   
										// param_phyd_to_reg_wrlvl_byte2_hard1_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_wrlvl_byte2_hard1_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_67_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_wrlvl_byte3_hard0_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_wrlvl_byte3_hard0_shift:[13:8]=0b000000   
										// param_phyd_to_reg_wrlvl_byte3_hard1_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_wrlvl_byte3_hard1_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_68_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_wrlvl_byte0_status:[15:0]=0b0000000000000000   
										// param_phyd_to_reg_wrlvl_byte1_status:[31:16]=0b0000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_69_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_wrlvl_byte2_status:[15:0]=0b0000000000000000   
										// param_phyd_to_reg_wrlvl_byte3_status:[31:16]=0b0000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_80_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pigtlvl_byte0_hard0_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_pigtlvl_byte0_hard0_shift:[13:8]=0b000000   
										// param_phyd_to_reg_pigtlvl_byte0_hard1_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_pigtlvl_byte0_hard1_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_81_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pigtlvl_byte1_hard0_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_pigtlvl_byte1_hard0_shift:[13:8]=0b000000   
										// param_phyd_to_reg_pigtlvl_byte1_hard1_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_pigtlvl_byte1_hard1_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_82_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pigtlvl_byte2_hard0_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_pigtlvl_byte2_hard0_shift:[13:8]=0b000000   
										// param_phyd_to_reg_pigtlvl_byte2_hard1_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_pigtlvl_byte2_hard1_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_83_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pigtlvl_byte3_hard0_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_pigtlvl_byte3_hard0_shift:[13:8]=0b000000   
										// param_phyd_to_reg_pigtlvl_byte3_hard1_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_pigtlvl_byte3_hard1_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_84_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pigtlvl_byte0_status:[15:0]=0b0000000000000000   
										// param_phyd_to_reg_pigtlvl_byte1_status:[31:16]=0b0000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_85_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pigtlvl_byte2_status:[15:0]=0b0000000000000000   
										// param_phyd_to_reg_pigtlvl_byte3_status:[31:16]=0b0000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_96_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq0_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq1_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq2_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_97_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq3_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq4_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq5_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_98_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq6_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq7_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq8_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_99_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq0_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq1_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq2_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_100_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq3_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq4_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq5_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_101_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq6_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq7_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq8_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_102_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq0_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq1_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq2_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_103_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq3_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq4_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq5_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_104_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq6_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq7_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq8_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_105_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq0_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq1_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq2_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_106_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq3_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq4_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq5_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_107_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_dq6_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq7_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte0_dq8_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_108_RO_DATA  0b00000000000000000000111100000000
										// param_phyd_to_reg_pirdlvl_byte0_status0:[31:0]=0b00000000000000000000111100000000   
#define  LP4x_4266_x16_DDR_PHY_REG_109_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_status1:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_110_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte0_status2:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_112_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq0_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq1_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq2_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_113_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq3_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq4_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq5_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_114_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq6_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq7_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq8_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_115_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq0_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq1_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq2_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_116_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq3_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq4_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq5_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_117_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq6_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq7_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq8_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_118_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq0_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq1_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq2_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_119_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq3_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq4_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq5_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_120_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq6_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq7_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq8_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_121_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq0_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq1_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq2_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_122_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq3_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq4_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq5_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_123_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_dq6_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq7_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte1_dq8_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_124_RO_DATA  0b00000000000000000000111100000000
										// param_phyd_to_reg_pirdlvl_byte1_status0:[31:0]=0b00000000000000000000111100000000   
#define  LP4x_4266_x16_DDR_PHY_REG_125_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_status1:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_126_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte1_status2:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_128_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq0_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq1_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq2_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_129_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq3_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq4_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq5_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_130_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq6_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq7_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq8_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_131_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq0_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq1_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq2_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_132_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq3_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq4_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq5_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_133_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq6_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq7_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq8_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_134_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq0_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq1_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq2_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_135_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq3_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq4_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq5_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_136_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq6_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq7_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq8_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_137_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq0_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq1_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq2_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_138_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq3_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq4_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq5_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_139_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_dq6_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq7_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte2_dq8_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_140_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_status0:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_141_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_status1:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_142_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte2_status2:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_144_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq0_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq1_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq2_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_145_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq3_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq4_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq5_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_146_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq6_rise_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq7_rise_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq8_rise_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_147_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq0_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq1_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq2_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_148_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq3_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq4_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq5_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_149_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq6_rise_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq7_rise_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq8_rise_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_150_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq0_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq1_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq2_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_151_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq3_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq4_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq5_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_152_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq6_fall_le:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq7_fall_le:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq8_fall_le:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_153_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq0_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq1_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq2_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_154_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq3_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq4_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq5_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_155_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_dq6_fall_te:[8:0]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq7_fall_te:[18:10]=0b000000000   
										// param_phyd_to_reg_pirdlvl_byte3_dq8_fall_te:[28:20]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_156_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_status0:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_157_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_status1:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_158_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_pirdlvl_byte3_status2:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_160_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_dq0_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq0_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq1_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq1_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_161_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_dq2_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq2_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq3_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq3_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_162_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_dq4_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq4_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq5_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq5_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_163_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_dq6_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq6_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq7_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq7_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_164_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_dq8_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq8_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq0_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq0_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_165_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_dq1_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq1_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq2_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq2_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_166_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_dq3_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq3_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq4_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq4_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_167_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_dq5_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq5_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq6_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq6_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_168_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_dq7_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq7_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq8_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte0_dq8_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_169_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_status0:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_170_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_status1:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_171_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte0_status2:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_176_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_dq0_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq0_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq1_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq1_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_177_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_dq2_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq2_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq3_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq3_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_178_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_dq4_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq4_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq5_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq5_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_179_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_dq6_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq6_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq7_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq7_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_180_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_dq8_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq8_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq0_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq0_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_181_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_dq1_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq1_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq2_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq2_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_182_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_dq3_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq3_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq4_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq4_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_183_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_dq5_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq5_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq6_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq6_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_184_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_dq7_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq7_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq8_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte1_dq8_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_185_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_status0:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_186_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_status1:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_187_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte1_status2:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_192_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_dq0_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq0_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq1_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq1_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_193_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_dq2_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq2_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq3_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq3_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_194_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_dq4_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq4_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq5_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq5_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_195_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_dq6_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq6_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq7_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq7_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_196_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_dq8_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq8_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq0_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq0_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_197_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_dq1_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq1_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq2_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq2_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_198_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_dq3_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq3_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq4_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq4_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_199_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_dq5_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq5_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq6_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq6_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_200_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_dq7_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq7_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq8_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte2_dq8_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_201_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_status0:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_202_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_status1:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_203_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte2_status2:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_208_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_dq0_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq0_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq1_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq1_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_209_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_dq2_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq2_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq3_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq3_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_210_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_dq4_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq4_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq5_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq5_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_211_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_dq6_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq6_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq7_le_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq7_le_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_212_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_dq8_le_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq8_le_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq0_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq0_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_213_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_dq1_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq1_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq2_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq2_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_214_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_dq3_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq3_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq4_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq4_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_215_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_dq5_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq5_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq6_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq6_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_216_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_dq7_te_delay:[7:0]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq7_te_shift:[13:8]=0b000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq8_te_delay:[23:16]=0b00000000   
										// param_phyd_to_reg_piwdqlvl_byte3_dq8_te_shift:[29:24]=0b000000   
#define  LP4x_4266_x16_DDR_PHY_REG_217_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_status0:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_218_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_status1:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_219_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_piwdqlvl_byte3_status2:[31:0]=0b00000000000000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_220_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_rgtrack_byte0_status:[15:0]=0b0000000000000000   
										// param_phyd_to_reg_rgtrack_byte1_status:[31:16]=0b0000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_221_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_rgtrack_byte2_status:[15:0]=0b0000000000000000   
										// param_phyd_to_reg_rgtrack_byte3_status:[31:16]=0b0000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_224_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_dqsosc_byte0_status:[15:0]=0b0000000000000000   
										// param_phyd_to_reg_dqsosc_byte1_status:[31:16]=0b0000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_225_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_dqsosc_byte2_status:[15:0]=0b0000000000000000   
										// param_phyd_to_reg_dqsosc_byte3_status:[31:16]=0b0000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_256_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_lb_dq0_doing:[0:0]=0b0   
										// param_phyd_to_reg_lb_dq1_doing:[1:1]=0b0   
										// param_phyd_to_reg_lb_dq2_doing:[2:2]=0b0   
										// param_phyd_to_reg_lb_dq3_doing:[3:3]=0b0   
										// param_phyd_to_reg_lb_dq0_syncfound:[8:8]=0b0   
										// param_phyd_to_reg_lb_dq1_syncfound:[9:9]=0b0   
										// param_phyd_to_reg_lb_dq2_syncfound:[10:10]=0b0   
										// param_phyd_to_reg_lb_dq3_syncfound:[11:11]=0b0   
										// param_phyd_to_reg_lb_dq0_startfound:[16:16]=0b0   
										// param_phyd_to_reg_lb_dq1_startfound:[17:17]=0b0   
										// param_phyd_to_reg_lb_dq2_startfound:[18:18]=0b0   
										// param_phyd_to_reg_lb_dq3_startfound:[19:19]=0b0   
										// param_phyd_to_reg_lb_dq0_fail:[24:24]=0b0   
										// param_phyd_to_reg_lb_dq1_fail:[25:25]=0b0   
										// param_phyd_to_reg_lb_dq2_fail:[26:26]=0b0   
										// param_phyd_to_reg_lb_dq3_fail:[27:27]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_257_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_lb_sw_rx_din0:[8:0]=0b000000000   
										// param_phyd_to_reg_lb_sw_rx_din1:[24:16]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_258_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_lb_sw_rx_din2:[8:0]=0b000000000   
										// param_phyd_to_reg_lb_sw_rx_din3:[24:16]=0b000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_259_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_lb_sw_rx_dqsp0:[0:0]=0b0   
										// param_phyd_to_reg_lb_sw_rx_dqsp1:[1:1]=0b0   
										// param_phyd_to_reg_lb_sw_rx_dqsp2:[2:2]=0b0   
										// param_phyd_to_reg_lb_sw_rx_dqsp3:[3:3]=0b0   
										// param_phyd_to_reg_lb_sw_rx_dqsn0:[4:4]=0b0   
										// param_phyd_to_reg_lb_sw_rx_dqsn1:[5:5]=0b0   
										// param_phyd_to_reg_lb_sw_rx_dqsn2:[6:6]=0b0   
										// param_phyd_to_reg_lb_sw_rx_dqsn3:[7:7]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_260_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_lb_sw_rx_ca:[22:0]=0b00000000000000000000000   
#define  LP4x_4266_x16_DDR_PHY_REG_261_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_lb_sw_rx_clkn0:[0:0]=0b0   
										// param_phyd_to_reg_lb_sw_rx_clkn1:[1:1]=0b0   
										// param_phyd_to_reg_lb_sw_rx_clkp0:[4:4]=0b0   
										// param_phyd_to_reg_lb_sw_rx_clkp1:[5:5]=0b0   
										// param_phyd_to_reg_lb_sw_rx_cke0:[8:8]=0b0   
										// param_phyd_to_reg_lb_sw_rx_cke1:[9:9]=0b0   
										// param_phyd_to_reg_lb_sw_rx_resetz:[12:12]=0b0   
										// param_phyd_to_reg_lb_sw_rx_csb0:[16:16]=0b0   
										// param_phyd_to_reg_lb_sw_rx_csb1:[17:17]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_262_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_lb_dq0_bit0_fail:[0:0]=0b0   
										// param_phyd_to_reg_lb_dq0_bit1_fail:[1:1]=0b0   
										// param_phyd_to_reg_lb_dq0_bit2_fail:[2:2]=0b0   
										// param_phyd_to_reg_lb_dq0_bit3_fail:[3:3]=0b0   
										// param_phyd_to_reg_lb_dq0_bit4_fail:[4:4]=0b0   
										// param_phyd_to_reg_lb_dq0_bit5_fail:[5:5]=0b0   
										// param_phyd_to_reg_lb_dq0_bit6_fail:[6:6]=0b0   
										// param_phyd_to_reg_lb_dq0_bit7_fail:[7:7]=0b0   
										// param_phyd_to_reg_lb_dq0_bit8_fail:[8:8]=0b0   
										// param_phyd_to_reg_lb_dq1_bit0_fail:[16:16]=0b0   
										// param_phyd_to_reg_lb_dq1_bit1_fail:[17:17]=0b0   
										// param_phyd_to_reg_lb_dq1_bit2_fail:[18:18]=0b0   
										// param_phyd_to_reg_lb_dq1_bit3_fail:[19:19]=0b0   
										// param_phyd_to_reg_lb_dq1_bit4_fail:[20:20]=0b0   
										// param_phyd_to_reg_lb_dq1_bit5_fail:[21:21]=0b0   
										// param_phyd_to_reg_lb_dq1_bit6_fail:[22:22]=0b0   
										// param_phyd_to_reg_lb_dq1_bit7_fail:[23:23]=0b0   
										// param_phyd_to_reg_lb_dq1_bit8_fail:[24:24]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_263_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_lb_dq2_bit0_fail:[0:0]=0b0   
										// param_phyd_to_reg_lb_dq2_bit1_fail:[1:1]=0b0   
										// param_phyd_to_reg_lb_dq2_bit2_fail:[2:2]=0b0   
										// param_phyd_to_reg_lb_dq2_bit3_fail:[3:3]=0b0   
										// param_phyd_to_reg_lb_dq2_bit4_fail:[4:4]=0b0   
										// param_phyd_to_reg_lb_dq2_bit5_fail:[5:5]=0b0   
										// param_phyd_to_reg_lb_dq2_bit6_fail:[6:6]=0b0   
										// param_phyd_to_reg_lb_dq2_bit7_fail:[7:7]=0b0   
										// param_phyd_to_reg_lb_dq2_bit8_fail:[8:8]=0b0   
										// param_phyd_to_reg_lb_dq3_bit0_fail:[16:16]=0b0   
										// param_phyd_to_reg_lb_dq3_bit1_fail:[17:17]=0b0   
										// param_phyd_to_reg_lb_dq3_bit2_fail:[18:18]=0b0   
										// param_phyd_to_reg_lb_dq3_bit3_fail:[19:19]=0b0   
										// param_phyd_to_reg_lb_dq3_bit4_fail:[20:20]=0b0   
										// param_phyd_to_reg_lb_dq3_bit5_fail:[21:21]=0b0   
										// param_phyd_to_reg_lb_dq3_bit6_fail:[22:22]=0b0   
										// param_phyd_to_reg_lb_dq3_bit7_fail:[23:23]=0b0   
										// param_phyd_to_reg_lb_dq3_bit8_fail:[24:24]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_272_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_zqcal_status:[15:0]=0b0000000000000000   
										// param_phyd_to_reg_zqcal_hw_done:[16:16]=0b0   
										// param_phya_to_reg_zq_cmp_out:[24:24]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_273_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_dfi_wrlvl_done:[0:0]=0b0   
										// param_phyd_dfi_rdglvl_done:[1:1]=0b0   
										// param_phyd_dfi_rdlvl_done:[2:2]=0b0   
										// param_phyd_dfi_wdqlvl_done:[3:3]=0b0   
										// param_phyd_dfi_calvl_done:[4:4]=0b0   
										// param_phyd_dfi_cmd_done:[5:5]=0b0   
#define  LP4x_4266_x16_DDR_PHY_REG_274_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_dfi_wdqlvl_tx_vref01:[6:0]=0b0000000   
										// param_phyd_to_reg_dfi_wdqlvl_tx_vref23:[14:8]=0b0000000   
#define  LP4x_4266_x16_DDR_PHY_REG_275_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_dfi_calvl_vref_ch0:[6:0]=0b0000000   
										// param_phyd_to_reg_dfi_calvl_vref_ch1:[14:8]=0b0000000   
										// param_phyd_to_reg_dfi_calvl_vref_ch0_rankb:[22:16]=0b0000000   
										// param_phyd_to_reg_dfi_calvl_vref_ch1_rankb:[30:24]=0b0000000   
#define  LP4x_4266_x16_DDR_PHY_REG_276_RO_DATA  0b00000000000000000000000000000000
										// param_phyd_to_reg_dfi_calvl_vref_ch0_cnt:[5:0]=0b000000   
										// param_phyd_to_reg_dfi_calvl_vref_ch1_cnt:[13:8]=0b000000   
										// param_phyd_to_reg_dfi_calvl_vref_ch0_cnt_rankb:[21:16]=0b000000   
										// param_phyd_to_reg_dfi_calvl_vref_ch1_cnt_rankb:[29:24]=0b000000  
#define  LP4x_4266_x16_DDR_PHY_REG_113_F0_DATA       0b00000000000000000000000000110110
										// f0_param_phya_reg_tx_byte3_cfg_rzq_nmos_unit:[2:0]=0b101  
										// f0_param_phya_reg_tx_byte3_cfg_rzq_pmos_unit:[5:3]=0b101   
#define  LP4x_4266_x16_DDR_PHY_REG_97_F0_DATA        0b00000000000000000000000000110110
										// f0_param_phya_reg_tx_byte2_cfg_rzq_nmos_unit:[2:0]=0b101  
										// f0_param_phya_reg_tx_byte2_cfg_rzq_pmos_unit:[5:3]=0b101  
#define  LP4x_4266_x16_DDR_PHY_REG_81_F0_DATA        0b00000000000000000000000000110110
										// f0_param_phya_reg_tx_byte1_cfg_rzq_nmos_unit:[2:0]=0b101  
										// f0_param_phya_reg_tx_byte1_cfg_rzq_pmos_unit:[5:3]=0b101   
#define  LP4x_4266_x16_DDR_PHY_REG_65_F0_DATA        0b00000000000000000000000000110110
										// f0_param_phya_reg_tx_byte0_cfg_rzq_nmos_unit:[2:0]=0b101  
										// f0_param_phya_reg_tx_byte0_cfg_rzq_pmos_unit:[5:3]=0b101
#define  LP4x_4266_x16_DDR_PHY_REG_1_F0_DATA         0b00000000000000000000110110110110
										// f0_param_phya_reg_tx_ca_clk0_cfg_rzq_nmos_unit:[2:0]=0b101  
										// f0_param_phya_reg_tx_ca_clk0_cfg_rzq_pmos_unit:[5:3]=0b101
										// f0_param_phya_reg_tx_ca_clk1_cfg_rzq_nmos_unit:[8:6]=0b101  
										// f0_param_phya_reg_tx_ca_clk1_cfg_rzq_pmos_unit:[11:9]=0b101
#define  LP4x_4266_x16_DDR_PHY_REG_171_DATA          0b00000000000000000000000011001100
										// param_phya_reg_tx_ca_clk0_en_pull_tx_down:[0:0]=0b0
										// param_phya_reg_tx_ca_clk0_en_pull_tx_up:[1:1]=0b0
										// param_phya_reg_tx_ca_clk0_sel_4bit_mode:[2:2]=0b1
										// param_phya_reg_tx_ca_clk0_sel_lpddr_4x:[3:3]=0b1
										// param_phya_reg_tx_ca_clk1_en_pull_tx_down:[4:4]=0b0
										// param_phya_reg_tx_ca_clk1_en_pull_tx_up:[5:5]=0b0
										// param_phya_reg_tx_ca_clk1_sel_4bit_mode:[6:6]=0b1
										// param_phya_reg_tx_ca_clk1_sel_lpddr_4x:[7:7]=0b1
#ifdef AUTO_GATED
#define  LP4x_4266_x16_DDR_PHY_REG_170_DATA          0b01000100010001000100010001000100
#else
#define  LP4x_4266_x16_DDR_PHY_REG_170_DATA          0b11001100110011000000000000000000
#endif
										// param_phya_reg_rx_byte0_en_rx_hvcmi:[0:0]=0b0
										// param_phya_reg_rx_byte0_sel_ddr_vref_range:[1:1]=0b0
										// param_phya_reg_rx_byte0_sel_dqs_auto_gated:[2:2]=0b0
										// param_phya_reg_rx_byte1_en_rx_hvcmi:[4:4]=0b0
										// param_phya_reg_rx_byte1_sel_ddr_vref_range:[5:5]=0b0
										// param_phya_reg_rx_byte1_sel_dqs_auto_gated:[6:6]=0b0
										// param_phya_reg_rx_byte2_en_rx_hvcmi:[8:8]=0b0
										// param_phya_reg_rx_byte2_sel_ddr_vref_range:[9:9]=0b0
										// param_phya_reg_rx_byte2_sel_dqs_auto_gated:[10:10]=0b0
										// param_phya_reg_rx_byte3_en_rx_hvcmi:[12:12]=0b0
										// param_phya_reg_rx_byte3_sel_ddr_vref_range:[13:13]=0b0
										// param_phya_reg_rx_byte3_sel_dqs_auto_gated:[14:14]=0b0
										// param_phya_reg_tx_byte0_sel_4bit_mode_tx:[18:18]=0b1
										// param_phya_reg_tx_byte0_sel_lpddr4x:[19:19]=0b1
										// param_phya_reg_tx_byte1_sel_4bit_mode_tx:[22:22]=0b1
										// param_phya_reg_tx_byte1_sel_lpddr4x:[23:23]=0b1
										// param_phya_reg_tx_byte2_sel_4bit_mode_tx:[26:26]=0b1
										// param_phya_reg_tx_byte2_sel_lpddr4x:[27:27]=0b1
										// param_phya_reg_tx_byte3_sel_4bit_mode_tx:[30:30]=0b1
										// param_phya_reg_tx_byte3_sel_lpddr4x:[31:31]=0b1
#define  LP4x_4266_x16_DDR_PHY_REG_169_DATA          0b00000000000000000101010100000000
										// param_phya_reg_tx_ca_pull_tx_down_cke0:[0:0]=0b
										// param_phya_reg_tx_ca_pull_tx_down_csb0:[1:1]=0b
										// param_phya_reg_tx_ca_pull_tx_down_csb1:[2:2]=0b
										// param_phya_reg_tx_ca_pull_tx_down_resetz:[3:3]=0b
										// param_phya_reg_tx_ca_pull_tx_up_cke0:[4:4]=0b
										// param_phya_reg_tx_ca_pull_tx_up_csb0:[5:5]=0b
										// param_phya_reg_tx_ca_pull_tx_up_csb1:[6:6]=0b
										// param_phya_reg_tx_ca_pull_tx_up_resetz:[7:7]=0b
										// param_phya_reg_tx_byte0_en_pull_tx_down:[8:8]=0b1
										// param_phya_reg_tx_byte0_en_pull_tx_up:[9:9]=0b0
										// param_phya_reg_tx_byte1_en_pull_tx_down:[10:10]=0b1
										// param_phya_reg_tx_byte1_en_pull_tx_up:[11:11]=0b0
										// param_phya_reg_tx_byte2_en_pull_tx_down:[12:12]=0b1
										// param_phya_reg_tx_byte2_en_pull_tx_up:[13:13]=0b0
										// param_phya_reg_tx_byte3_en_pull_tx_down:[14:14]=0b1
										// param_phya_reg_tx_byte3_en_pull_tx_up:[15:15]=0b0
#define  LP4x_4266_x16_DDR_PHY_REG_168_DATA          0b01000011000100000011000000110000
										// param_phya_reg_zq_pull_down:[5:0]=0b110000  
										// param_phya_reg_zq_pull_up:[13:8]=0b110000
										// param_phya_reg_tx_ca_pd_clk1:[16:16]=0b0  
										// param_phya_reg_tx_clk0_en_pull_tx_down:[17:17]=0b0
										// param_phya_reg_tx_clk0_en_pull_tx_up:[18:18]=0b0  
										// param_phya_reg_tx_clk0_sel_4bit_mode:[19:19]=0b0
										// param_phya_reg_tx_clk0_sel_lpddr_4x:[20:20]=0b1  
										// param_phya_reg_tx_clk1_en_pull_tx_down:[21:21]=0b0
										// param_phya_reg_tx_clk1_en_pull_tx_up:[22:22]=0b0  
										// param_phya_reg_tx_clk1_sel_4bit_mode:[23:23]=0b0
										// param_phya_reg_tx_clk1_sel_lpddr_4x:[24:24]=0b1  
										// param_phya_reg_tx_ca_en_gpio_output_mode_cke0:[25:25]=0b1
										// param_phya_reg_tx_ca_en_gpio_output_mode_clk0:[26:26]=0b0  
										// param_phya_reg_tx_ca_en_gpio_output_mode_clk1:[27:27]=0b0
										// param_phya_reg_tx_ca_en_gpio_output_mode_csb0:[28:28]=0b0  
										// param_phya_reg_tx_ca_en_gpio_output_mode_csb1:[29:29]=0b0
										// param_phya_reg_tx_ca_en_gpio_output_mode_resetz:[30:30]=0b1  
#define  LP4x_4266_x16_DDR_PHY_REG_167_DATA          0b00110000001100000011000000110000 
										// param_phya_reg_tx_ca_clk0_pull_tx_down:[5:0]=0b110000  
										// param_phya_reg_tx_ca_clk0_pull_tx_up:[13:8]=0b110000 
										// param_phya_reg_tx_ca_clk1_pull_tx_down:[21:16]=0b110000
										// param_phya_reg_tx_ca_clk1_pull_tx_up:[29:24]=0b110000 
										// :[:]=0b
#define  LP4x_4266_x16_DDR_PHY_REG_166_DATA          0b00110000001100000011000000110000 
										// param_phya_reg_tx_byte2_pull_tx_down:[5:0]=0b110000  
										// param_phya_reg_tx_byte2_pull_tx_up:[13:8]=0b110000 
										// param_phya_reg_tx_byte3_pull_tx_down:[21:16]=0b110000
										// param_phya_reg_tx_byte3_pull_tx_up:[29:24]=0b110000 
#define  LP4x_4266_x16_DDR_PHY_REG_165_DATA          0b00110000001100000011000000110000 
										// param_phya_reg_tx_byte0_pull_tx_down:[5:0]=0b110000  
										// param_phya_reg_tx_byte0_pull_tx_up:[13:8]=0b110000 
										// param_phya_reg_tx_byte1_pull_tx_down:[21:16]=0b110000
										// param_phya_reg_tx_byte1_pull_tx_up:[29:24]=0b110000 
#define  LP4x_4266_x16_DDR_PHY_REG_164_DATA          0b00011010000110100001101000011010 
										// param_phya_reg_rx_byte0_sel_vref_value:[5:0]=0b101001  //setting changge by zhouhong 20230518  
										// param_phya_reg_rx_byte1_sel_vref_value:[13:8]=0b100000 
										// param_phya_reg_rx_byte2_sel_vref_value:[21:16]=0b100000
										// param_phya_reg_rx_byte3_sel_vref_value:[29:24]=0b100000
#define  LP4x_4266_x16_DDR_PHY_REG_161_DATA          0b00001000000010000000100000001000
										// param_phya_reg_byte0_tst:[7:0]=0b00000000
										// param_phya_reg_byte1_tst:[15:8]=0b00000000
										// param_phya_reg_byte2_tst:[23:16]=0b00000000
										// param_phya_reg_byte3_tst:[31:24]=0b00000000
#ifdef HALF_FREQ
  #define  LP4x_4266_x16_DDR_PHY_REG_162_DATA          0b00000000000000000000000001000000
#else
  #define  LP4x_4266_x16_DDR_PHY_REG_162_DATA          0b00000000000000000000000000000000
#endif
										// param_phya_reg_master_tst:[15:0]=0b00000000
#define  LP4x_4266_x16_DDR_PHY_REG_160_DATA          0b00000000000000000000000010101010
										// param_phya_reg_rx_byte0_tst_dqs_window:[1:0]=0b11
										// param_phya_reg_rx_byte1_tst_dqs_window:[3:2]=0b11
										// param_phya_reg_rx_byte2_tst_dqs_window:[5:4]=0b11
										// param_phya_reg_rx_byte3_tst_dqs_window:[7:6]=0b11
										// param_phya_reg_zq_tst:[15:12]=0b0000
										// param_phya_reg_ca_left_tst:[23:16]=0b00000000
										// param_phya_reg_ca_right_tst:[31:24]=0b00000000
#define  LP4x_4266_x16_DDR_PHY_REG_155_DATA          0b00000001101110110100000000000000
										// param_phya_reg_rx_byte3_sel_4bit_mode_rx:[14:14]=0b1
										// param_phya_reg_rx_byte3_sel_dqs_wo_pream_mode:[15:15]=0b0
										// param_phya_reg_rx_byte3_en_rx_hs:[17:16]=0b11
										// param_phya_reg_rx_byte3_sel_protocal:[19:18]=0b10
										// param_phya_reg_rx_byte3_rx_rsel_preamp:[22:20]=0b011
										// param_phya_reg_rx_byte3_rx_csel_preamp:[25:23]=0b011
#define  LP4x_4266_x16_DDR_PHY_REG_147_DATA          0b00000001101110110100000000000000
										// param_phya_reg_rx_byte2_sel_4bit_mode_rx:[14:14]=0b1
										// param_phya_reg_rx_byte2_sel_dqs_wo_pream_mode:[15:15]=0b0
										// param_phya_reg_rx_byte2_en_rx_hs:[17:16]=0b11
										// param_phya_reg_rx_byte2_sel_protocal:[19:18]=0b10
										// param_phya_reg_rx_byte2_rx_rsel_preamp:[22:20]=0b011
										// param_phya_reg_rx_byte2_rx_csel_preamp:[25:23]=0b011
#define  LP4x_4266_x16_DDR_PHY_REG_139_DATA          0b00000001101110110100000000000000
										// param_phya_reg_rx_byte1_sel_4bit_mode_rx:[14:14]=0b1
										// param_phya_reg_rx_byte1_sel_dqs_wo_pream_mode:[15:15]=0b0
										// param_phya_reg_rx_byte1_en_rx_hs:[17:16]=0b11
										// param_phya_reg_rx_byte1_sel_protocal:[19:18]=0b10
										// param_phya_reg_rx_byte1_rx_rsel_preamp:[22:20]=0b011
										// param_phya_reg_rx_byte1_rx_csel_preamp:[25:23]=0b011
#define  LP4x_4266_x16_DDR_PHY_REG_131_DATA          0b00000001101110110100000000000000
										// param_phya_reg_rx_byte0_sel_4bit_mode_rx:[14:14]=0b1
										// param_phya_reg_rx_byte0_sel_dqs_wo_pream_mode:[15:15]=0b0
										// param_phya_reg_rx_byte0_en_rx_hs:[17:16]=0b11
										// param_phya_reg_rx_byte0_sel_protocal:[19:18]=0b10
										// param_phya_reg_rx_byte0_rx_rsel_preamp:[22:20]=0b011
										// param_phya_reg_rx_byte0_rx_csel_preamp:[25:23]=0b011
#define  LP4x_4266_x16_DDR_PHY_REG_81_DATA           0b00000001101110110100000000000000
										// param_phya_reg_zq_cfg_zq_cal_vref:[3:0]=0b0000
										// param_phya_reg_zq_zq_cal_offset_swap:[4:4]=0b0
										// param_phya_reg_zq_zq_comp_polarit:[5:5]=0b0
										// param_phya_reg_zq_en_pull_up_phase1:[6:6]=0b0
										// param_phya_reg_zq_cal:[7:7]=0b
										// param_phya_reg_zq_odt:[8:8]=0b
										// param_phya_reg_zq_sel_lpddr_4x:[9:9]=0b
										// param_phya_reg_zq_sel_phase_for_zq_cal:[10:10]=0b
										// param_phya_reg_zq_cfg_rzq_nmos_unit_phase1:[12:11]=0b
										// param_phya_reg_zq_cfg_rzq_nmos_unit_phase2:[14:13]=0b
										// param_phya_reg_zq_cfg_rzq_pmos_unit_phase1:[16:15]=0b
										// param_phya_reg_zq_cfg_rzq_pmos_unit_phase2:[18:17]=0b
#define  LP4x_4266_x16_DDR_PHY_REG_80_DATA           0b00000000000000100000000000000000
//#define  LP4x_4266_x16_DDR_PHY_REG_80_DATA           0b00000000000000110000000000000000
										// param_phya_reg_dll_tx_ddrdll_enautok:[16:16]=0b1
										// param_phya_reg_dll_tx_ddrdll_rstb:[17:17]=0b1
										// param_phya_reg_dll_tx_ddrdll_selckout:[21:20]=0b00
										// param_phya_reg_dll_tx_ddrdll_test:[23:22]=0b00
										// param_phya_reg_dll_tx_ddrdll_sel_code:[31:24]=0b00000000

void ddrc_init(uintptr_t base);
void phy_init(uintptr_t base);
void ctrl_init_high_patch(uintptr_t base, uintptr_t ddr_top_base, uintptr_t phyd_base_addr);
void ctrl_init_low_patch(uintptr_t base, uintptr_t ddr_top_base);
void ctrl_init_update_by_dram_size(uintptr_t base, uint8_t dram_cap_in_mbyte);
//void ctrl_init_high_patch(void);
//void ctrl_init_low_patch(void);
//void ctrl_init_detect_dram_size(uint8_t * dram_cap_in_mbyte);
//void ctrl_init_update_by_dram_size(uint8_t dram_cap_in_mbyte);

#endif /* __DDR_PI_PHY_H__ */
