INFO: [XSIM 43-3496] Using init file passed via -initfile option "G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_function_top glbl -prj top_function.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile G:/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s top_function 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/manug/AppData/Roaming/Xilinx/Vivado/cam_hash/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/manug/AppData/Roaming/Xilinx/Vivado/cam_hash/solution1/sim/verilog/AESL_autofifo_result_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_result_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/manug/AppData/Roaming/Xilinx/Vivado/cam_hash/solution1/sim/verilog/AESL_automem_tree_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_tree_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/manug/AppData/Roaming/Xilinx/Vivado/cam_hash/solution1/sim/verilog/busqueda_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module busqueda_cam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/manug/AppData/Roaming/Xilinx/Vivado/cam_hash/solution1/sim/verilog/top_function.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_function_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/manug/AppData/Roaming/Xilinx/Vivado/cam_hash/solution1/sim/verilog/top_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_function
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.busqueda_cam
Compiling module xil_defaultlib.top_function
Compiling module xil_defaultlib.AESL_automem_tree_V
Compiling module xil_defaultlib.AESL_autofifo_result_V_V
Compiling module xil_defaultlib.apatb_top_function_top
Compiling module work.glbl
Built simulation snapshot top_function
