{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589140520084 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589140520094 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 20:55:19 2020 " "Processing started: Sun May 10 20:55:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589140520094 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589140520094 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPIMASTER -c SPIMASTER " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPIMASTER -c SPIMASTER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589140520094 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589140521337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589140521338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spimaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spimaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPIMASTER-SPIarch " "Found design unit 1: SPIMASTER-SPIarch" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589140539475 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPIMASTER " "Found entity 1: SPIMASTER" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589140539475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589140539475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589140539477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589140539477 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPIMASTER " "Elaborating entity \"SPIMASTER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589140539550 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RX_IDX SPIMASTER.vhd(41) " "VHDL Signal Declaration warning at SPIMASTER.vhd(41): used implicit default value for signal \"RX_IDX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589140539554 "|SPIMASTER"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TX_IDX SPIMASTER.vhd(42) " "VHDL Signal Declaration warning at SPIMASTER.vhd(42): used implicit default value for signal \"TX_IDX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589140539554 "|SPIMASTER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCPHA SPIMASTER.vhd(45) " "Verilog HDL or VHDL warning at SPIMASTER.vhd(45): object \"sCPHA\" assigned a value but never read" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589140539554 "|SPIMASTER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sLEDGE SPIMASTER.vhd(49) " "Verilog HDL or VHDL warning at SPIMASTER.vhd(49): object \"sLEDGE\" assigned a value but never read" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589140539554 "|SPIMASTER"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sTEDGE SPIMASTER.vhd(50) " "Verilog HDL or VHDL warning at SPIMASTER.vhd(50): object \"sTEDGE\" assigned a value but never read" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589140539554 "|SPIMASTER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sCPOL SPIMASTER.vhd(70) " "VHDL Process Statement warning at SPIMASTER.vhd(70): signal \"sCPOL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589140539554 "|SPIMASTER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sCPOL SPIMASTER.vhd(127) " "VHDL Process Statement warning at SPIMASTER.vhd(127): signal \"sCPOL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589140539559 "|SPIMASTER"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 26 -1 0 } } { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589140540342 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589140540342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MOSI GND " "Pin \"MOSI\" is stuck at GND" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589140540381 "|SPIMASTER|MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPOL VCC " "Pin \"CPOL\" is stuck at VCC" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589140540381 "|SPIMASTER|CPOL"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPHA VCC " "Pin \"CPHA\" is stuck at VCC" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589140540381 "|SPIMASTER|CPHA"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589140540381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589140540476 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589140541331 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589140541331 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MISO " "No output dependent on input pin \"MISO\"" {  } { { "SPIMASTER.vhd" "" { Text "C:/Users/Noah Harvey/Downloads/OneDrive_2020-05-10 (1)/FOR SUBMISSION/NoahSPIMASTER/SPIMASTER_V9/SPIMASTER.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589140541563 "|SPIMASTER|MISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589140541563 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589140541564 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589140541564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589140541564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589140541564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589140541657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 20:55:41 2020 " "Processing ended: Sun May 10 20:55:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589140541657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589140541657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589140541657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589140541657 ""}
