# DirectoryBasedCacheCoherence

College project. Subject: Computer Architecture and Organization II

This project contains the implementation of a multi-thread directory-based cache coherence protocol.

The project specifications were:

Implement a top level design containing:

- One chip(C0).
- Two Processor(P0,0 and P0,1) each containing a L1 cache.
- One shared L2 cache.
- One main memory.

The top level design is the archive directory.v
