# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
![Screenshot 2023-12-15 085551](https://github.com/lalitchandran/Experiment--02-Implementation-of-combinational-logic-/assets/137707725/5c473151-9e99-4a89-b3c0-3d413445792e)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: S LALIT CHANDRAN

RegisterNumber: 23004048
*/
## Output:
## RTL realization
![Screenshot 2023-12-15 085610](https://github.com/lalitchandran/Experiment--02-Implementation-of-combinational-logic-/assets/137707725/078d3df2-4ffb-4158-a680-6c6867f18d3d)

## Truth Table
![Screenshot 2023-12-15 085637](https://github.com/lalitchandran/Experiment--02-Implementation-of-combinational-logic-/assets/137707725/1efeb296-5e81-45bf-a0e2-9bd2d7eb724e)

## Timing Diagram
![Screenshot 2023-12-15 085651](https://github.com/lalitchandran/Experiment--02-Implementation-of-combinational-logic-/assets/137707725/e24dab9c-3306-4d4c-b75e-668f3b60c40f)


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
