
synpwrap -msg -prj "alu00_alu_synplify.tcl" -log "alu00_alu.srf"
Copyright (C) 1992-2017 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.10.0.111.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of alu00_alu.srf
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 7 6.1
#Hostname: LALO-PC

# Mon Jun 18 11:38:04 2018

#Implementation: alu

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"F:\alu00\topalu00.vhdl":7:7:7:14|Top entity is set to topalu00.
File C:\lscc\diamond\3.10_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File F:\osc00VHDL\osc00.vhdl changed - recompiling
File C:\lscc\diamond\3.10_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File F:\osc00VHDL\packageosc00.vhdl changed - recompiling
File F:\alu00\anda00.vhdl changed - recompiling
File F:\alu00\ora00.vhdl changed - recompiling
File F:\alu00\xora00.vhdl changed - recompiling
File F:\alu00\nanda00.vhdl changed - recompiling
File F:\alu00\nora00.vhdl changed - recompiling
File F:\alu00\xnora00.vhdl changed - recompiling
File F:\alu00\nota00.vhdl changed - recompiling
File F:\alu00\adder8bita00.vhdl changed - recompiling
File F:\alu00\substract8bita00.vhdl changed - recompiling
File F:\alu00\mult8bita00.vhdl changed - recompiling
File F:\alu00\ac800.vhdl changed - recompiling
File F:\alu00\packagealu00.vhdl changed - recompiling
File F:\osc00VHDL\toposc00.vhdl changed - recompiling
File F:\alu00\topalu00.vhdl changed - recompiling
VHDL syntax check successful!
File F:\alu00\mult8bita00.vhdl changed - recompiling
@N: CD630 :"F:\alu00\topalu00.vhdl":7:7:7:14|Synthesizing work.topalu00.topalu0.
@N: CD630 :"F:\alu00\ac800.vhdl":7:7:7:11|Synthesizing work.ac800.ac80.
Post processing for work.ac800.ac80
@N: CD630 :"F:\alu00\mult8bita00.vhdl":8:7:8:17|Synthesizing work.mult8bita00.mult8bita0.
Post processing for work.mult8bita00.mult8bita0
@W: CL169 :"F:\alu00\mult8bita00.vhdl":25:2:25:3|Pruning unused register outFlagmultal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"F:\alu00\substract8bita00.vhdl":8:7:8:22|Synthesizing work.substract8bita00.substract8bita0.
Post processing for work.substract8bita00.substract8bita0
@W: CL169 :"F:\alu00\substract8bita00.vhdl":25:2:25:3|Pruning unused register outFlagsubsal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"F:\alu00\adder8bita00.vhdl":8:7:8:18|Synthesizing work.adder8bita00.adder8bita0.
Post processing for work.adder8bita00.adder8bita0
@W: CL169 :"F:\alu00\adder8bita00.vhdl":25:2:25:3|Pruning unused register outFlagadderal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"F:\alu00\nota00.vhdl":6:7:6:12|Synthesizing work.nota00.nota0.
Post processing for work.nota00.nota0
@W: CL169 :"F:\alu00\nota00.vhdl":23:2:23:3|Pruning unused register outFlagnotaal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"F:\alu00\xnora00.vhdl":6:7:6:13|Synthesizing work.xnora00.xnora0.
Post processing for work.xnora00.xnora0
@W: CL169 :"F:\alu00\xnora00.vhdl":23:2:23:3|Pruning unused register outFlagxnoral_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"F:\alu00\nora00.vhdl":6:7:6:12|Synthesizing work.nora00.nora0.
Post processing for work.nora00.nora0
@W: CL169 :"F:\alu00\nora00.vhdl":23:2:23:3|Pruning unused register outFlagnoral_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"F:\alu00\nanda00.vhdl":6:7:6:13|Synthesizing work.nanda00.nanda0.
Post processing for work.nanda00.nanda0
@W: CL169 :"F:\alu00\nanda00.vhdl":23:2:23:3|Pruning unused register outFlagaal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"F:\alu00\xora00.vhdl":6:7:6:12|Synthesizing work.xora00.xora0.
Post processing for work.xora00.xora0
@W: CL169 :"F:\alu00\xora00.vhdl":23:2:23:3|Pruning unused register outFlagxoral_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"F:\alu00\ora00.vhdl":6:7:6:11|Synthesizing work.ora00.ora0.
Post processing for work.ora00.ora0
@W: CL169 :"F:\alu00\ora00.vhdl":23:2:23:3|Pruning unused register outFlagoral_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"F:\alu00\anda00.vhdl":6:7:6:12|Synthesizing work.anda00.anda0.
Post processing for work.anda00.anda0
@W: CL169 :"F:\alu00\anda00.vhdl":23:2:23:3|Pruning unused register outFlagal_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"F:\osc00VHDL\toposc00.vhdl":9:7:9:14|Synthesizing work.toposc00.toposc0.
@N: CD630 :"F:\osc00VHDL\div00.vhdl":8:7:8:11|Synthesizing work.div00.div0.
@N: CD364 :"F:\osc00VHDL\div00.vhdl":27:2:27:7|Removing redundant assignment.
@N: CD364 :"F:\osc00VHDL\div00.vhdl":36:2:36:7|Removing redundant assignment.
@N: CD364 :"F:\osc00VHDL\div00.vhdl":45:2:45:7|Removing redundant assignment.
@N: CD364 :"F:\osc00VHDL\div00.vhdl":54:2:54:7|Removing redundant assignment.
@N: CD364 :"F:\osc00VHDL\div00.vhdl":63:2:63:7|Removing redundant assignment.
@N: CD364 :"F:\osc00VHDL\div00.vhdl":72:2:72:7|Removing redundant assignment.
@N: CD364 :"F:\osc00VHDL\div00.vhdl":81:2:81:7|Removing redundant assignment.
@N: CD364 :"F:\osc00VHDL\div00.vhdl":90:2:90:7|Removing redundant assignment.
@N: CD364 :"F:\osc00VHDL\div00.vhdl":99:2:99:7|Removing redundant assignment.
Post processing for work.div00.div0
@N: CD630 :"F:\osc00VHDL\osc00.vhdl":8:7:8:11|Synthesizing work.osc00.osc0.
@W: CD276 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.toposc00.toposc0
Post processing for work.topalu00.topalu0
@W: CL240 :"F:\alu00\topalu00.vhdl":17:2:17:8|Signal outac01 is floating; a simulation mismatch is possible.

At c_vhdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 81MB)

Process took 0h:00m:06s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 18 11:38:11 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File F:\alu00\alu\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 18 11:38:11 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:06s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 18 11:38:12 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
File F:\alu00\alu\synwork\alu00_alu_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Jun 18 11:38:14 2018

###########################################################]
Pre-mapping Report

# Mon Jun 18 11:38:15 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: F:\alu00\alu\alu00_alu_scck.rpt 
Printing clock  summary report in "F:\alu00\alu\alu00_alu_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[0] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[1] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[2] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[3] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[4] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[5] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[6] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[7] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[8] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[9] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[10] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[11] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[12] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[13] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[14] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_1[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_15[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_14[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_13[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_12[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_11[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_10[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_9[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_8[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_7[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_6[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_5[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_4[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_3[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_2[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl_1[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\mult8bita00.vhdl":25:2:25:3|Removing sequential instance outmultal_cl[15] (in view: work.mult8bita00(mult8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist topalu00

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)



Clock Summary
******************

          Start                            Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                            Frequency     Period        Type                                            Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     23   
1 .         div00|oscout_derived_clock     2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     183  
====================================================================================================================================================

@W: MT529 :"f:\osc00vhdl\div00.vhdl":20:0:20:1|Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including AC00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 143MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Mon Jun 18 11:38:18 2018

###########################################################]
Map & Optimize Report

# Mon Jun 18 11:38:19 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"f:\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_15[7] because it is equivalent to instance AC09.outsubsal_cl_14[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_14[7] because it is equivalent to instance AC09.outsubsal_cl_12[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_13[7] because it is equivalent to instance AC09.outsubsal_cl_11[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_12[7] because it is equivalent to instance AC09.outsubsal_cl_10[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_11[7] because it is equivalent to instance AC09.outsubsal_cl_9[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\alu00\substract8bita00.vhdl":27:4:27:7|Removing user instance AC09.outsubsal_cl_10[7] because it is equivalent to instance AC09.outsubsal_cl_8[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\alu00\substract8bita00.vhdl":26:3:26:4|Removing user instance AC09.outsubsal_cl_22[7] because it is equivalent to instance AC09.outsubsal_cl_21[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\alu00\substract8bita00.vhdl":26:3:26:4|Removing user instance AC09.outsubsal_cl_21[7] because it is equivalent to instance AC09.outsubsal_cl_23[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\alu00\substract8bita00.vhdl":26:3:26:4|Removing user instance AC09.outsubsal_cl_20[7] because it is equivalent to instance AC09.outsubsal_cl_18[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"f:\alu00\substract8bita00.vhdl":26:3:26:4|Removing user instance AC09.outsubsal_cl_23[7] because it is equivalent to instance AC09.outsubsal_cl_17[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"f:\alu00\adder8bita00.vhdl":25:2:25:3|Removing sequential instance outadderal_cl_7[7] (in view: work.adder8bita00(adder8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\adder8bita00.vhdl":25:2:25:3|Removing sequential instance outadderal_cl_5[7] (in view: work.adder8bita00(adder8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\adder8bita00.vhdl":25:2:25:3|Removing sequential instance outadderal_cl_3[7] (in view: work.adder8bita00(adder8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\adder8bita00.vhdl":25:2:25:3|Removing sequential instance outadderal_cl_2[7] (in view: work.adder8bita00(adder8bita0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_7[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_6[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_5[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_4[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_3[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nota00.vhdl":23:2:23:3|Removing sequential instance outnotaal_cl_2[7] (in view: work.nota00(nota0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_7[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_6[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_5[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_4[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_3[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\xnora00.vhdl":23:2:23:3|Removing sequential instance outxnoral_cl_2[7] (in view: work.xnora00(xnora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_7[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_6[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_5[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_4[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_3[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nora00.vhdl":23:2:23:3|Removing sequential instance outnoral_cl_2[7] (in view: work.nora00(nora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_7[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_6[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_5[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_4[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_3[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\nanda00.vhdl":23:2:23:3|Removing sequential instance outaal_cl_2[7] (in view: work.nanda00(nanda0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\xora00.vhdl":23:2:23:3|Removing sequential instance outxoral_cl_7[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\xora00.vhdl":23:2:23:3|Removing sequential instance outxoral_cl_5[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\xora00.vhdl":23:2:23:3|Removing sequential instance outxoral_cl_3[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\xora00.vhdl":23:2:23:3|Removing sequential instance outxoral_cl_2[7] (in view: work.xora00(xora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_7[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_6[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_5[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_4[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_3[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"f:\alu00\ora00.vhdl":23:2:23:3|Removing sequential instance outoral_cl_2[7] (in view: work.ora00(ora0)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   468.11ns		 231 /       142

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

@N: MT611 :|Automatically generated clock div00|oscout_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 142 clock pin(s) of sequential element(s)
0 instances converted, 142 sequential instances remain driven by gated/generated clocks

=================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       AC00.OS00.OSCInst0     OSCH                   142        AC00.OS01.oscout     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 153MB)

Writing Analyst data base F:\alu00\alu\synwork\alu00_alu_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: F:\alu00\alu\alu00_alu.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:02s; Memory used current: 154MB peak: 155MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:AC00.OS00.osc_int"


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Jun 18 11:38:29 2018
#


Top view:               topalu00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 466.620

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       70.7 MHz      480.769       14.149        466.620     inferred     Inferred_clkgroup_0
=====================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     466.620  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                          Arrival            
Instance               Reference                        Type        Pin     Net          Time        Slack  
                       Clock                                                                                
------------------------------------------------------------------------------------------------------------
AC00.OS01.sdiv[8]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]      1.108       466.620
AC00.OS01.sdiv[9]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]      1.108       466.620
AC00.OS01.sdiv[10]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[10]     1.108       466.620
AC00.OS01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[11]     1.108       466.620
AC00.OS01.sdiv[0]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       467.445
AC00.OS01.sdiv[1]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       467.445
AC00.OS01.sdiv[2]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]      1.044       467.445
AC00.OS01.sdiv[3]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]      1.044       467.445
AC00.OS01.sdiv[4]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]      1.044       467.445
AC00.OS01.sdiv[5]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]      1.044       467.445
============================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                              Required            
Instance               Reference                        Type        Pin     Net              Time         Slack  
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
AC00.OS01.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[22]     480.664      466.620
AC00.OS01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[20]     480.664      466.763
AC00.OS01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[21]     480.664      466.763
AC00.OS01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[18]     480.664      466.906
AC00.OS01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[19]     480.664      466.906
AC00.OS01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[16]     480.664      467.048
AC00.OS01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[17]     480.664      467.048
AC00.OS01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[14]     480.664      467.191
AC00.OS01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[15]     480.664      467.191
AC00.OS01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[12]     480.664      467.334
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      14.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     466.620

    Number of logic level(s):                20
    Starting point:                          AC00.OS01.sdiv[8] / Q
    Ending point:                            AC00.OS01.sdiv[21] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
AC00.OS01.sdiv[8]                         FD1S3IX      Q        Out     1.108     1.108       -         
sdiv[8]                                   Net          -        -       -         -           3         
AC00.OS01.pdiv\.oscout13lto18_i_a2_12     ORCALUT4     A        In      0.000     1.108       -         
AC00.OS01.pdiv\.oscout13lto18_i_a2_12     ORCALUT4     Z        Out     1.153     2.261       -         
N_24_9                                    Net          -        -       -         -           3         
AC00.OS01.pdiv\.oscout33lto13_i_a2_0      ORCALUT4     A        In      0.000     2.261       -         
AC00.OS01.pdiv\.oscout33lto13_i_a2_0      ORCALUT4     Z        Out     1.017     3.277       -         
oscout33lto13_i_a2_0                      Net          -        -       -         -           1         
AC00.OS01.pdiv\.oscout33lto14             ORCALUT4     C        In      0.000     3.277       -         
AC00.OS01.pdiv\.oscout33lto14             ORCALUT4     Z        Out     1.017     4.294       -         
oscout33lt21                              Net          -        -       -         -           1         
AC00.OS01.pdiv\.oscout33lto21             ORCALUT4     C        In      0.000     4.294       -         
AC00.OS01.pdiv\.oscout33lto21             ORCALUT4     Z        Out     1.017     5.311       -         
oscout33                                  Net          -        -       -         -           1         
AC00.OS01.oscout_0_sqmuxa_6               ORCALUT4     B        In      0.000     5.311       -         
AC00.OS01.oscout_0_sqmuxa_6               ORCALUT4     Z        Out     1.089     6.400       -         
oscout_0_sqmuxa_6                         Net          -        -       -         -           2         
AC00.OS01.un1_oscout56_7_1                ORCALUT4     B        In      0.000     6.400       -         
AC00.OS01.un1_oscout56_7_1                ORCALUT4     Z        Out     1.017     7.417       -         
un1_oscout56_7_1                          Net          -        -       -         -           1         
AC00.OS01.un1_oscout56_7                  ORCALUT4     C        In      0.000     7.417       -         
AC00.OS01.un1_oscout56_7                  ORCALUT4     Z        Out     1.089     8.505       -         
un1_oscout56_7                            Net          -        -       -         -           2         
AC00.OS01.un1_sdiv_cry_0_0_RNO            ORCALUT4     B        In      0.000     8.505       -         
AC00.OS01.un1_sdiv_cry_0_0_RNO            ORCALUT4     Z        Out     1.017     9.522       -         
un1_oscout56_i                            Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_0_0                CCU2D        B0       In      0.000     9.522       -         
AC00.OS01.un1_sdiv_cry_0_0                CCU2D        COUT     Out     1.544     11.067      -         
un1_sdiv_cry_0                            Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_1_0                CCU2D        CIN      In      0.000     11.067      -         
AC00.OS01.un1_sdiv_cry_1_0                CCU2D        COUT     Out     0.143     11.210      -         
un1_sdiv_cry_2                            Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_3_0                CCU2D        CIN      In      0.000     11.210      -         
AC00.OS01.un1_sdiv_cry_3_0                CCU2D        COUT     Out     0.143     11.352      -         
un1_sdiv_cry_4                            Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_5_0                CCU2D        CIN      In      0.000     11.352      -         
AC00.OS01.un1_sdiv_cry_5_0                CCU2D        COUT     Out     0.143     11.495      -         
un1_sdiv_cry_6                            Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_7_0                CCU2D        CIN      In      0.000     11.495      -         
AC00.OS01.un1_sdiv_cry_7_0                CCU2D        COUT     Out     0.143     11.638      -         
un1_sdiv_cry_8                            Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_9_0                CCU2D        CIN      In      0.000     11.638      -         
AC00.OS01.un1_sdiv_cry_9_0                CCU2D        COUT     Out     0.143     11.781      -         
un1_sdiv_cry_10                           Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_11_0               CCU2D        CIN      In      0.000     11.781      -         
AC00.OS01.un1_sdiv_cry_11_0               CCU2D        COUT     Out     0.143     11.924      -         
un1_sdiv_cry_12                           Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_13_0               CCU2D        CIN      In      0.000     11.924      -         
AC00.OS01.un1_sdiv_cry_13_0               CCU2D        COUT     Out     0.143     12.066      -         
un1_sdiv_cry_14                           Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_15_0               CCU2D        CIN      In      0.000     12.066      -         
AC00.OS01.un1_sdiv_cry_15_0               CCU2D        COUT     Out     0.143     12.209      -         
un1_sdiv_cry_16                           Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_17_0               CCU2D        CIN      In      0.000     12.209      -         
AC00.OS01.un1_sdiv_cry_17_0               CCU2D        COUT     Out     0.143     12.352      -         
un1_sdiv_cry_18                           Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_cry_19_0               CCU2D        CIN      In      0.000     12.352      -         
AC00.OS01.un1_sdiv_cry_19_0               CCU2D        COUT     Out     0.143     12.495      -         
un1_sdiv_cry_20                           Net          -        -       -         -           1         
AC00.OS01.un1_sdiv_s_21_0                 CCU2D        CIN      In      0.000     12.495      -         
AC00.OS01.un1_sdiv_s_21_0                 CCU2D        S0       Out     1.549     14.044      -         
un1_sdiv[22]                              Net          -        -       -         -           1         
AC00.OS01.sdiv[21]                        FD1S3IX      D        In      0.000     14.044      -         
========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 155MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 142 of 6864 (2%)
PIC Latch:       0
I/O cells:       53


Details:
BB:             1
CCU2D:          22
FD1P3AX:        111
FD1S3AX:        1
FD1S3IX:        22
GSR:            1
IB:             26
INV:            8
OB:             26
OFS1P3DX:       8
ORCALUT4:       221
OSCH:           1
PUR:            1
VHI:            15
VLO:            15
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:02s; Memory used current: 33MB peak: 155MB)

Process took 0h:00m:10s realtime, 0h:00m:02s cputime
# Mon Jun 18 11:38:29 2018

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "F:/alu00/alu" -path "F:/alu00"   "F:/alu00/alu/alu00_alu.edi" "alu00_alu.ngo"   
edif2ngd:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to alu00_alu.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data"  -p "F:/alu00/alu" -p "F:/alu00"  "alu00_alu.ngo" "alu00_alu.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'alu00_alu.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="AC00/OS00/OSCInst0_SEDSTDBY" arg2="AC00/OS00/OSCInst0_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
    478 blocks expanded
Complete the first expansion.
Writing 'alu00_alu.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 2 secs  


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "alu00_alu.ngd" -o "alu00_alu_map.ncd" -pr "alu00_alu.prf" -mp "alu00_alu.mrp" -lpf "F:/alu00/alu/alu00_alu_synplify.lpf" -lpf "F:/alu00/alu00.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: alu00_alu.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...

1 CCU2 constant inputs absorbed.




Design Summary:
   Number of registers:    142 out of  7209 (2%)
      PFU registers:          134 out of  6864 (2%)
      PIO registers:            8 out of   345 (2%)
   Number of SLICEs:       145 out of  3432 (4%)
      SLICEs as Logic/ROM:    145 out of  3432 (4%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         22 out of  3432 (1%)
   Number of LUT4s:        274 out of  6864 (4%)
      Number used as logic LUTs:        230
      Number used as distributed RAM:     0
      Number used as ripple logic:       44
      Number used as shift registers:     0
   Number of PIO sites used: 53 + 4(JTAG) out of 115 (50%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net AC00.sclk_0: 94 loads, 94 rising, 0 falling (Driver: AC00/OS00/OSCInst0 )
   Number of Clock Enables:  21
     Net outac_cnv[0]: 8 loads, 0 LSLICEs
     Net un1_oscout_0_sqmuxa_1_2_RNI2GFV: 25 loads, 25 LSLICEs
     Net AC01/un1_opcodeal_RNIBAM61: 4 loads, 4 LSLICEs
     Net AC01/aux_RNO_7: 1 loads, 1 LSLICEs
     Net AC02/un1_opcodeoral_RNIRJ1E1: 4 loads, 4 LSLICEs
     Net AC02/aux_RNO_6: 1 loads, 1 LSLICEs
     Net AC03/outxoral_1ce[0]: 4 loads, 4 LSLICEs
     Net AC03/aux_RNO_5: 1 loads, 1 LSLICEs
     Net AC04/un1_opcodeaal_RNIB9BA1: 4 loads, 4 LSLICEs
     Net AC04/aux_RNO_4: 1 loads, 1 LSLICEs
     Net AC05/outnoral_1ce[0]: 4 loads, 4 LSLICEs
     Net AC05/aux_RNO_3: 1 loads, 1 LSLICEs
     Net AC06/outxnoral_1ce[0]: 4 loads, 4 LSLICEs
     Net AC06/aux_RNO_2: 1 loads, 1 LSLICEs
     Net AC07/outnotaal_1ce[0]: 4 loads, 4 LSLICEs
     Net AC07/aux_RNO_1: 1 loads, 1 LSLICEs
     Net AC08/aux_RNO_0: 1 loads, 1 LSLICEs
     Net AC08/outadderal_1ce[0]: 5 loads, 5 LSLICEs
     Net AC09/outsubsal_1ce[0]: 5 loads, 5 LSLICEs
     Net AC09/aux_RNO: 1 loads, 1 LSLICEs
     Net AC10/aux_RNO_8: 1 loads, 1 LSLICEs
   Number of LSRs:  1
     Net AC00/OS01/un1_oscout56_7_RNI1GTB: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net un1_oscout_0_sqmuxa_1_2_RNI2GFV: 45 loads
     Net outFlagac0_c: 39 loads
     Net opcode0_c[0]: 15 loads
     Net opcode0_c[1]: 15 loads
     Net opcode0_c[2]: 14 loads
     Net opcode0_c[3]: 14 loads
     Net AC02/un1_opcodeoral: 13 loads
     Net AC00/OS01/un1_oscout56_7_RNI1GTB: 12 loads
     Net AC02/aux: 11 loads
     Net portA0_c[0]: 10 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 59 MB

Dumping design to file alu00_alu_map.ncd.

mpartrce -p "alu00_alu.p2t" -f "alu00_alu.p3t" -tf "alu00_alu.pt" "alu00_alu_map.ncd" "alu00_alu.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "alu00_alu_map.ncd"
Mon Jun 18 11:38:43 2018

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset F:/alu00/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF alu00_alu_map.ncd alu00_alu.dir/5_1.ncd alu00_alu.prf
Preference file: alu00_alu.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file alu00_alu_map.ncd.
Design name: topalu00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   53+4(JTAG)/336     17% used
                  53+4(JTAG)/115     50% bonded
   IOLOGIC            8/336           2% used

   SLICE            145/3432          4% used

   OSC                1/1           100% used


Number of Signals: 455
Number of Connections: 1204

Pin Constraint Summary:
   53 out of 53 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    AC00.sclk_0 (driver: AC00/OS00/OSCInst0, clk load #: 94)


The following 2 signals are selected to use the secondary clock routing resources:
    un1_oscout_0_sqmuxa_1_2_RNI2GFV (driver: SLICE_95, clk load #: 0, sr load #: 0, ce load #: 25)
    AC00/OS01/un1_oscout56_7_RNI1GTB (driver: SLICE_91, clk load #: 0, sr load #: 12, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
...................
Placer score = 86757.
Finished Placer Phase 1.  REAL time: 8 secs 

Starting Placer Phase 2.
.
Placer score =  86451
Finished Placer Phase 2.  REAL time: 8 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "AC00.sclk_0" from OSC on comp "AC00/OS00/OSCInst0" on site "OSC", clk load = 94
  SECONDARY "un1_oscout_0_sqmuxa_1_2_RNI2GFV" from F1 on comp "SLICE_95" on site "R14C20A", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "AC00/OS01/un1_oscout56_7_RNI1GTB" from F0 on comp "SLICE_91" on site "R21C20C", clk load = 0, ce load = 0, sr load = 12

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 2 out of 8 (25%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   53 + 4(JTAG) out of 336 (17.0%) PIO sites used.
   53 + 4(JTAG) out of 115 (49.6%) bonded PIO sites used.
   Number of PIO comps: 53; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 8 / 28 ( 28%)  | 2.5V       | -         |
| 1        | 14 / 29 ( 48%) | 2.5V       | -         |
| 2        | 23 / 29 ( 79%) | 2.5V       | -         |
| 3        | 4 / 9 ( 44%)   | 2.5V       | -         |
| 4        | 4 / 10 ( 40%)  | 2.5V       | -         |
| 5        | 0 / 10 (  0%)  | -          | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 6 secs 

Dumping design to file alu00_alu.dir/5_1.ncd.

0 connections routed; 1204 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 12 secs 

Start NBR router at 11:38:55 06/18/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 11:38:56 06/18/18

Start NBR section for initial routing at 11:38:56 06/18/18
Level 4, iteration 1
32(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 462.141ns/0.000ns; real time: 13 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 11:38:56 06/18/18
Level 4, iteration 1
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 461.855ns/0.000ns; real time: 13 secs 
Level 4, iteration 2
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 461.855ns/0.000ns; real time: 13 secs 
Level 4, iteration 3
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 461.855ns/0.000ns; real time: 13 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 461.855ns/0.000ns; real time: 13 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 11:38:56 06/18/18

Start NBR section for re-routing at 11:38:56 06/18/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 461.855ns/0.000ns; real time: 13 secs 

Start NBR section for post-routing at 11:38:56 06/18/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 461.855ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 11 secs 
Total REAL time: 14 secs 
Completely routed.
End of route.  1204 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file alu00_alu.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 461.855
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.379
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 11 secs 
Total REAL time to completion: 15 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "alu00_alu.t2b" -w "alu00_alu.ncd" -jedec "alu00_alu.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file alu00_alu.ncd.
Design name: topalu00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from alu00_alu.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "alu00_alu.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
