{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609014943687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609014943687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 00:05:43 2020 " "Processing started: Sun Dec 27 00:05:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609014943687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609014943687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSSD_QC -c MSSD_QC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSSD_QC -c MSSD_QC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609014943688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609014945785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609014945785 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mssd_qc.sv 7 7 " "Using design file mssd_qc.sv, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MSSD_QC " "Found entity 1: MSSD_QC" {  } { { "mssd_qc.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609014965724 ""} { "Info" "ISGN_ENTITY_NAME" "2 StateMachine_QC " "Found entity 2: StateMachine_QC" {  } { { "mssd_qc.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609014965724 ""} { "Info" "ISGN_ENTITY_NAME" "3 UpCounter3Bit_QC " "Found entity 3: UpCounter3Bit_QC" {  } { { "mssd_qc.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609014965724 ""} { "Info" "ISGN_ENTITY_NAME" "4 ShiftRegister_QC " "Found entity 4: ShiftRegister_QC" {  } { { "mssd_qc.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609014965724 ""} { "Info" "ISGN_ENTITY_NAME" "5 Fixer_QC " "Found entity 5: Fixer_QC" {  } { { "mssd_qc.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609014965724 ""} { "Info" "ISGN_ENTITY_NAME" "6 UpCounter9Bit_QC " "Found entity 6: UpCounter9Bit_QC" {  } { { "mssd_qc.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609014965724 ""} { "Info" "ISGN_ENTITY_NAME" "7 Decoder_QC " "Found entity 7: Decoder_QC" {  } { { "mssd_qc.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609014965724 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1609014965724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSSD_QC " "Elaborating entity \"MSSD_QC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609014965725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateMachine_QC StateMachine_QC:state_machine_qc " "Elaborating entity \"StateMachine_QC\" for hierarchy \"StateMachine_QC:state_machine_qc\"" {  } { { "mssd_qc.sv" "state_machine_qc" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609014965767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter3Bit_QC UpCounter3Bit_QC:up_counter_3bit_qc " "Elaborating entity \"UpCounter3Bit_QC\" for hierarchy \"UpCounter3Bit_QC:up_counter_3bit_qc\"" {  } { { "mssd_qc.sv" "up_counter_3bit_qc" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609014965780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister_QC ShiftRegister_QC:shift_register_qc " "Elaborating entity \"ShiftRegister_QC\" for hierarchy \"ShiftRegister_QC:shift_register_qc\"" {  } { { "mssd_qc.sv" "shift_register_qc" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609014965793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fixer_QC Fixer_QC:fixer_qc " "Elaborating entity \"Fixer_QC\" for hierarchy \"Fixer_QC:fixer_qc\"" {  } { { "mssd_qc.sv" "fixer_qc" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609014965805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter9Bit_QC UpCounter9Bit_QC:up_counter_9bit_qc " "Elaborating entity \"UpCounter9Bit_QC\" for hierarchy \"UpCounter9Bit_QC:up_counter_9bit_qc\"" {  } { { "mssd_qc.sv" "up_counter_9bit_qc" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609014965818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 mssd_qc.sv(111) " "Verilog HDL assignment warning at mssd_qc.sv(111): truncated value with size 32 to match size of target (9)" {  } { { "mssd_qc.sv" "" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609014965869 "|MSSD_QC|UpCounter9Bit_QC:up_counter_9bit_qc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_QC Decoder_QC:decoder_qc " "Elaborating entity \"Decoder_QC\" for hierarchy \"Decoder_QC:decoder_qc\"" {  } { { "mssd_qc.sv" "decoder_qc" { Text "D:/Files/University/Term 3/Madar Manteghi/Projects/Project5/Main CA/Quartus/Code/mssd_qc.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609014965869 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609014966765 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609014967213 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609014967741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609014967741 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609014968322 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609014968322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609014968322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609014968322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609014968368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 00:06:08 2020 " "Processing ended: Sun Dec 27 00:06:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609014968368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609014968368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609014968368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609014968368 ""}
