#
# Constraints generated by Synplify Pro map450rc, Build 029R
#

# Period Constraints

#Begin clock constraints
NET "clk" TNM_NET = "clk"; 
TIMESPEC "TS_clk" = PERIOD "clk" 2.365 ns HIGH 50.00%; 
#End clock constraints


# I/O Registers Packing Constraints
INST "y" IOB=TRUE;
INST "status[2]" IOB=FALSE;
INST "status[1]" IOB=FALSE;
INST "status[0]" IOB=FALSE;

# End of generated constraints
