;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <402
	ADD 0, 0
	SUB 0, 40
	CMP <10, -10
	SUB #760, @30
	SUB 0, 40
	SLT 20, @12
	MOV -1, <-20
	CMP <10, -10
	SUB #760, @30
	CMP <10, -10
	JMZ 16, -710
	SUB #760, @30
	SUB 0, 402
	SUB @121, 106
	SLT 20, @12
	SUB <10, -10
	ADD 30, 8
	SUB 0, 0
	SUB 0, 40
	DJN 206, 100
	SUB @-127, 100
	SPL <-0, <88
	SPL <-0, <88
	SPL <-0, <88
	JMZ -0, 0
	SUB <10, -10
	SUB #760, @30
	DJN 206, 100
	JMN 0, <402
	SUB <10, -10
	MOV -1, <99
	JMZ 210, 60
	JMZ 210, 60
	JMZ 210, 60
	SUB 300, 90
	SLT 20, @12
	SUB 0, 0
	CMP -207, <-120
	MOV -1, <-29
	MOV -1, <-20
	MOV -1, <-29
	JMN <121, @106
	JMN <121, @106
	MOV -7, <-20
	CMP -207, <-120
	MOV -1, <-29
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-29
	SUB 0, 40
	SPL <121, 106
