	component clock_pll is
		port (
			refclk   : in  std_logýc := 'X'; -- clk
			rst      : in  std_logýc := 'X'; -- reset
			outclk_0 : out std_logýc;        -- clk
			outclk_1 : out std_logýc;        -- clk
			outclk_2 : out std_logýc         -- clk
		);
	end component clock_pll;

