// Seed: 4222912200
module module_0 (
    input supply1 id_0
);
  assign id_2 = id_2 | id_0 | 1;
  tri0 id_3;
  assign id_3 = 1'b0;
  assign id_2 = 1'b0;
  integer id_4;
  wire id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    output uwire id_3,
    inout tri0 id_4,
    output wor id_5,
    output supply1 id_6,
    output wire id_7,
    output wand id_8,
    input wire id_9,
    input wire id_10,
    output wire id_11,
    output tri0 id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    output supply1 id_17,
    output tri1 id_18,
    output wor id_19,
    input supply0 id_20,
    input supply0 id_21,
    input supply1 id_22,
    output supply1 id_23,
    output wire id_24,
    input uwire id_25,
    output uwire id_26,
    input tri id_27,
    input tri id_28,
    input tri0 id_29,
    output tri1 id_30,
    input tri0 id_31,
    output tri0 id_32,
    output supply1 id_33,
    output supply0 id_34,
    input supply1 id_35,
    output tri0 id_36,
    input wire id_37
);
  wire id_39;
  nand (
      id_6,
      id_35,
      id_25,
      id_16,
      id_14,
      id_28,
      id_21,
      id_15,
      id_37,
      id_10,
      id_13,
      id_31,
      id_9,
      id_2,
      id_1,
      id_20,
      id_0,
      id_39,
      id_22,
      id_29,
      id_27,
      id_4
  );
  module_0(
      id_35
  );
endmodule
