#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001de1de8bb00 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001de1df20bf0_0 .net "PC", 31 0, L_000001de1dfaab90;  1 drivers
v000001de1df20150_0 .net "cycles_consumed", 31 0, v000001de1df206f0_0;  1 drivers
v000001de1df1f110_0 .var "input_clk", 0 0;
v000001de1df1f1b0_0 .var "rst", 0 0;
S_000001de1dcb9f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001de1de8bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001de1de60460 .functor NOR 1, v000001de1df1f110_0, v000001de1df0a2c0_0, C4<0>, C4<0>;
L_000001de1de612d0 .functor AND 1, v000001de1def3860_0, v000001de1def37c0_0, C4<1>, C4<1>;
L_000001de1de5fe40 .functor AND 1, L_000001de1de612d0, L_000001de1df1f250, C4<1>, C4<1>;
L_000001de1de5feb0 .functor AND 1, v000001de1dee3740_0, v000001de1dee34c0_0, C4<1>, C4<1>;
L_000001de1de5ff20 .functor AND 1, L_000001de1de5feb0, L_000001de1df1f930, C4<1>, C4<1>;
L_000001de1de604d0 .functor AND 1, v000001de1df09fa0_0, v000001de1df09f00_0, C4<1>, C4<1>;
L_000001de1de60540 .functor AND 1, L_000001de1de604d0, L_000001de1df1fa70, C4<1>, C4<1>;
L_000001de1de5f890 .functor AND 1, v000001de1def3860_0, v000001de1def37c0_0, C4<1>, C4<1>;
L_000001de1de5fb30 .functor AND 1, L_000001de1de5f890, L_000001de1df1fe30, C4<1>, C4<1>;
L_000001de1de60930 .functor AND 1, v000001de1dee3740_0, v000001de1dee34c0_0, C4<1>, C4<1>;
L_000001de1de5f900 .functor AND 1, L_000001de1de60930, L_000001de1df201f0, C4<1>, C4<1>;
L_000001de1de5f970 .functor AND 1, v000001de1df09fa0_0, v000001de1df09f00_0, C4<1>, C4<1>;
L_000001de1de5f9e0 .functor AND 1, L_000001de1de5f970, L_000001de1df203d0, C4<1>, C4<1>;
L_000001de1df25be0 .functor NOT 1, L_000001de1de60460, C4<0>, C4<0>, C4<0>;
L_000001de1df24d00 .functor NOT 1, L_000001de1de60460, C4<0>, C4<0>, C4<0>;
L_000001de1df8b150 .functor NOT 1, L_000001de1de60460, C4<0>, C4<0>, C4<0>;
L_000001de1df8be00 .functor NOT 1, L_000001de1de60460, C4<0>, C4<0>, C4<0>;
L_000001de1df8bd20 .functor NOT 1, L_000001de1de60460, C4<0>, C4<0>, C4<0>;
L_000001de1dfaab90 .functor BUFZ 32, v000001de1df10d00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de1df0acc0_0 .net "EX1_ALU_OPER1", 31 0, L_000001de1df25c50;  1 drivers
v000001de1df0ad60_0 .net "EX1_ALU_OPER2", 31 0, L_000001de1df8a350;  1 drivers
v000001de1df0ae00_0 .net "EX1_PC", 31 0, v000001de1def2fa0_0;  1 drivers
v000001de1df0aea0_0 .net "EX1_PFC", 31 0, v000001de1def2dc0_0;  1 drivers
v000001de1df0b080_0 .net "EX1_PFC_to_IF", 31 0, L_000001de1df1cff0;  1 drivers
v000001de1df0b3a0_0 .net "EX1_forward_to_B", 31 0, v000001de1def14c0_0;  1 drivers
v000001de1df0b440_0 .net "EX1_is_beq", 0 0, v000001de1def2320_0;  1 drivers
v000001de1df0b580_0 .net "EX1_is_bne", 0 0, v000001de1def3040_0;  1 drivers
v000001de1df0cac0_0 .net "EX1_is_jal", 0 0, v000001de1def1a60_0;  1 drivers
v000001de1df0e280_0 .net "EX1_is_jr", 0 0, v000001de1def2aa0_0;  1 drivers
v000001de1df0e1e0_0 .net "EX1_is_oper2_immed", 0 0, v000001de1def1560_0;  1 drivers
v000001de1df0dd80_0 .net "EX1_memread", 0 0, v000001de1def0de0_0;  1 drivers
v000001de1df0d380_0 .net "EX1_memwrite", 0 0, v000001de1def08e0_0;  1 drivers
v000001de1df0cd40_0 .net "EX1_opcode", 11 0, v000001de1def2500_0;  1 drivers
v000001de1df0e640_0 .net "EX1_predicted", 0 0, v000001de1def0e80_0;  1 drivers
v000001de1df0e960_0 .net "EX1_rd_ind", 4 0, v000001de1def1d80_0;  1 drivers
v000001de1df0e320_0 .net "EX1_rd_indzero", 0 0, v000001de1def0ac0_0;  1 drivers
v000001de1df0cb60_0 .net "EX1_regwrite", 0 0, v000001de1def2b40_0;  1 drivers
v000001de1df0c5c0_0 .net "EX1_rs1", 31 0, v000001de1def26e0_0;  1 drivers
v000001de1df0e3c0_0 .net "EX1_rs1_ind", 4 0, v000001de1def1100_0;  1 drivers
v000001de1df0ca20_0 .net "EX1_rs2", 31 0, v000001de1def28c0_0;  1 drivers
v000001de1df0e8c0_0 .net "EX1_rs2_ind", 4 0, v000001de1def1b00_0;  1 drivers
v000001de1df0cfc0_0 .net "EX1_rs2_out", 31 0, L_000001de1df8b070;  1 drivers
v000001de1df0d9c0_0 .net "EX2_ALU_OPER1", 31 0, v000001de1def4580_0;  1 drivers
v000001de1df0ea00_0 .net "EX2_ALU_OPER2", 31 0, v000001de1def3220_0;  1 drivers
v000001de1df0c660_0 .net "EX2_ALU_OUT", 31 0, L_000001de1df1dd10;  1 drivers
v000001de1df0c8e0_0 .net "EX2_PC", 31 0, v000001de1def4620_0;  1 drivers
v000001de1df0c480_0 .net "EX2_PFC_to_IF", 31 0, v000001de1def4300_0;  1 drivers
v000001de1df0cde0_0 .net "EX2_forward_to_B", 31 0, v000001de1def35e0_0;  1 drivers
v000001de1df0de20_0 .net "EX2_is_beq", 0 0, v000001de1def4260_0;  1 drivers
v000001de1df0d420_0 .net "EX2_is_bne", 0 0, v000001de1def3680_0;  1 drivers
v000001de1df0cc00_0 .net "EX2_is_jal", 0 0, v000001de1def46c0_0;  1 drivers
v000001de1df0dc40_0 .net "EX2_is_jr", 0 0, v000001de1def44e0_0;  1 drivers
v000001de1df0c2a0_0 .net "EX2_is_oper2_immed", 0 0, v000001de1def3f40_0;  1 drivers
v000001de1df0cca0_0 .net "EX2_memread", 0 0, v000001de1def32c0_0;  1 drivers
v000001de1df0d4c0_0 .net "EX2_memwrite", 0 0, v000001de1def4760_0;  1 drivers
v000001de1df0da60_0 .net "EX2_opcode", 11 0, v000001de1def3360_0;  1 drivers
v000001de1df0d100_0 .net "EX2_predicted", 0 0, v000001de1def3720_0;  1 drivers
v000001de1df0dce0_0 .net "EX2_rd_ind", 4 0, v000001de1def3fe0_0;  1 drivers
v000001de1df0e460_0 .net "EX2_rd_indzero", 0 0, v000001de1def37c0_0;  1 drivers
v000001de1df0c340_0 .net "EX2_regwrite", 0 0, v000001de1def3860_0;  1 drivers
v000001de1df0d920_0 .net "EX2_rs1", 31 0, v000001de1def3900_0;  1 drivers
v000001de1df0e500_0 .net "EX2_rs1_ind", 4 0, v000001de1def3c20_0;  1 drivers
v000001de1df0df60_0 .net "EX2_rs2_ind", 4 0, v000001de1def3a40_0;  1 drivers
v000001de1df0dba0_0 .net "EX2_rs2_out", 31 0, v000001de1def3ae0_0;  1 drivers
v000001de1df0e5a0_0 .net "ID_INST", 31 0, v000001de1def98b0_0;  1 drivers
v000001de1df0d740_0 .net "ID_PC", 31 0, v000001de1def9950_0;  1 drivers
v000001de1df0c700_0 .net "ID_PFC_to_EX", 31 0, L_000001de1df22770;  1 drivers
v000001de1df0c7a0_0 .net "ID_PFC_to_IF", 31 0, L_000001de1df21190;  1 drivers
v000001de1df0e820_0 .net "ID_forward_to_B", 31 0, L_000001de1df22130;  1 drivers
v000001de1df0d560_0 .net "ID_is_beq", 0 0, L_000001de1df22950;  1 drivers
v000001de1df0d060_0 .net "ID_is_bne", 0 0, L_000001de1df22e50;  1 drivers
v000001de1df0c980_0 .net "ID_is_j", 0 0, L_000001de1df23c10;  1 drivers
v000001de1df0c3e0_0 .net "ID_is_jal", 0 0, L_000001de1df23b70;  1 drivers
v000001de1df0c840_0 .net "ID_is_jr", 0 0, L_000001de1df229f0;  1 drivers
v000001de1df0e6e0_0 .net "ID_is_oper2_immed", 0 0, L_000001de1df24830;  1 drivers
v000001de1df0e780_0 .net "ID_memread", 0 0, L_000001de1df23cb0;  1 drivers
v000001de1df0c520_0 .net "ID_memwrite", 0 0, L_000001de1df23df0;  1 drivers
v000001de1df0ce80_0 .net "ID_opcode", 11 0, v000001de1df0ec80_0;  1 drivers
v000001de1df0db00_0 .net "ID_predicted", 0 0, v000001de1defc0b0_0;  1 drivers
v000001de1df0cf20_0 .net "ID_rd_ind", 4 0, v000001de1df11020_0;  1 drivers
v000001de1df0d1a0_0 .net "ID_regwrite", 0 0, L_000001de1df23850;  1 drivers
v000001de1df0d240_0 .net "ID_rs1", 31 0, v000001de1def7150_0;  1 drivers
v000001de1df0d2e0_0 .net "ID_rs1_ind", 4 0, v000001de1df10da0_0;  1 drivers
v000001de1df0d600_0 .net "ID_rs2", 31 0, v000001de1def6390_0;  1 drivers
v000001de1df0e0a0_0 .net "ID_rs2_ind", 4 0, v000001de1df0f220_0;  1 drivers
v000001de1df0d6a0_0 .net "IF_INST", 31 0, L_000001de1df24280;  1 drivers
v000001de1df0d7e0_0 .net "IF_pc", 31 0, v000001de1df10d00_0;  1 drivers
v000001de1df0d880_0 .net "MEM_ALU_OUT", 31 0, v000001de1dee1440_0;  1 drivers
v000001de1df0dec0_0 .net "MEM_Data_mem_out", 31 0, v000001de1df0c160_0;  1 drivers
v000001de1df0e000_0 .net "MEM_memread", 0 0, v000001de1dee2480_0;  1 drivers
v000001de1df0e140_0 .net "MEM_memwrite", 0 0, v000001de1dee3420_0;  1 drivers
v000001de1df1fed0_0 .net "MEM_opcode", 11 0, v000001de1dee1d00_0;  1 drivers
v000001de1df1ef30_0 .net "MEM_rd_ind", 4 0, v000001de1dee1b20_0;  1 drivers
v000001de1df1ff70_0 .net "MEM_rd_indzero", 0 0, v000001de1dee34c0_0;  1 drivers
v000001de1df20650_0 .net "MEM_regwrite", 0 0, v000001de1dee3740_0;  1 drivers
v000001de1df20010_0 .net "MEM_rs2", 31 0, v000001de1dee3100_0;  1 drivers
v000001de1df1f4d0_0 .net "PC", 31 0, L_000001de1dfaab90;  alias, 1 drivers
v000001de1df20790_0 .net "STALL_ID1_FLUSH", 0 0, v000001de1defb750_0;  1 drivers
v000001de1df1e990_0 .net "STALL_ID2_FLUSH", 0 0, v000001de1defb930_0;  1 drivers
v000001de1df20dd0_0 .net "STALL_IF_FLUSH", 0 0, v000001de1defcf10_0;  1 drivers
v000001de1df1ee90_0 .net "WB_ALU_OUT", 31 0, v000001de1df09be0_0;  1 drivers
v000001de1df20c90_0 .net "WB_Data_mem_out", 31 0, v000001de1df09c80_0;  1 drivers
v000001de1df1e8f0_0 .net "WB_memread", 0 0, v000001de1df09d20_0;  1 drivers
v000001de1df20a10_0 .net "WB_rd_ind", 4 0, v000001de1df0b300_0;  1 drivers
v000001de1df20d30_0 .net "WB_rd_indzero", 0 0, v000001de1df09f00_0;  1 drivers
v000001de1df200b0_0 .net "WB_regwrite", 0 0, v000001de1df09fa0_0;  1 drivers
v000001de1df1f890_0 .net "Wrong_prediction", 0 0, L_000001de1df8bcb0;  1 drivers
v000001de1df1f2f0_0 .net *"_ivl_1", 0 0, L_000001de1de612d0;  1 drivers
v000001de1df20290_0 .net *"_ivl_13", 0 0, L_000001de1de604d0;  1 drivers
v000001de1df1f570_0 .net *"_ivl_14", 0 0, L_000001de1df1fa70;  1 drivers
v000001de1df1ea30_0 .net *"_ivl_19", 0 0, L_000001de1de5f890;  1 drivers
v000001de1df1ead0_0 .net *"_ivl_2", 0 0, L_000001de1df1f250;  1 drivers
v000001de1df1f610_0 .net *"_ivl_20", 0 0, L_000001de1df1fe30;  1 drivers
v000001de1df1f6b0_0 .net *"_ivl_25", 0 0, L_000001de1de60930;  1 drivers
v000001de1df1f750_0 .net *"_ivl_26", 0 0, L_000001de1df201f0;  1 drivers
v000001de1df1f7f0_0 .net *"_ivl_31", 0 0, L_000001de1de5f970;  1 drivers
v000001de1df1fcf0_0 .net *"_ivl_32", 0 0, L_000001de1df203d0;  1 drivers
v000001de1df1eb70_0 .net *"_ivl_40", 31 0, L_000001de1df23e90;  1 drivers
L_000001de1df40c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de1df20970_0 .net *"_ivl_43", 26 0, L_000001de1df40c58;  1 drivers
L_000001de1df40ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de1df20510_0 .net/2u *"_ivl_44", 31 0, L_000001de1df40ca0;  1 drivers
v000001de1df208d0_0 .net *"_ivl_52", 31 0, L_000001de1df97400;  1 drivers
L_000001de1df40d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de1df20830_0 .net *"_ivl_55", 26 0, L_000001de1df40d30;  1 drivers
L_000001de1df40d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de1df1efd0_0 .net/2u *"_ivl_56", 31 0, L_000001de1df40d78;  1 drivers
v000001de1df1f390_0 .net *"_ivl_7", 0 0, L_000001de1de5feb0;  1 drivers
v000001de1df1fd90_0 .net *"_ivl_8", 0 0, L_000001de1df1f930;  1 drivers
v000001de1df205b0_0 .net "alu_selA", 1 0, L_000001de1df1fb10;  1 drivers
v000001de1df20330_0 .net "alu_selB", 1 0, L_000001de1df233f0;  1 drivers
v000001de1df1fc50_0 .net "clk", 0 0, L_000001de1de60460;  1 drivers
v000001de1df206f0_0 .var "cycles_consumed", 31 0;
v000001de1df20470_0 .net "exhaz", 0 0, L_000001de1de5ff20;  1 drivers
v000001de1df20ab0_0 .net "exhaz2", 0 0, L_000001de1de5f900;  1 drivers
v000001de1df1fbb0_0 .net "hlt", 0 0, v000001de1df0a2c0_0;  1 drivers
v000001de1df20f10_0 .net "idhaz", 0 0, L_000001de1de5fe40;  1 drivers
v000001de1df1edf0_0 .net "idhaz2", 0 0, L_000001de1de5fb30;  1 drivers
v000001de1df20fb0_0 .net "if_id_write", 0 0, v000001de1defd050_0;  1 drivers
v000001de1df20e70_0 .net "input_clk", 0 0, v000001de1df1f110_0;  1 drivers
v000001de1df1f9d0_0 .net "is_branch_and_taken", 0 0, L_000001de1df25010;  1 drivers
v000001de1df20b50_0 .net "memhaz", 0 0, L_000001de1de60540;  1 drivers
v000001de1df1f430_0 .net "memhaz2", 0 0, L_000001de1de5f9e0;  1 drivers
v000001de1df1ec10_0 .net "pc_src", 2 0, L_000001de1df22090;  1 drivers
v000001de1df1e850_0 .net "pc_write", 0 0, v000001de1defcfb0_0;  1 drivers
v000001de1df1ecb0_0 .net "rst", 0 0, v000001de1df1f1b0_0;  1 drivers
v000001de1df1ed50_0 .net "store_rs2_forward", 1 0, L_000001de1df22310;  1 drivers
v000001de1df1f070_0 .net "wdata_to_reg_file", 31 0, L_000001de1df8bd90;  1 drivers
E_000001de1de69990/0 .event negedge, v000001de1defa7b0_0;
E_000001de1de69990/1 .event posedge, v000001de1dee14e0_0;
E_000001de1de69990 .event/or E_000001de1de69990/0, E_000001de1de69990/1;
L_000001de1df1f250 .cmp/eq 5, v000001de1def3fe0_0, v000001de1def1100_0;
L_000001de1df1f930 .cmp/eq 5, v000001de1dee1b20_0, v000001de1def1100_0;
L_000001de1df1fa70 .cmp/eq 5, v000001de1df0b300_0, v000001de1def1100_0;
L_000001de1df1fe30 .cmp/eq 5, v000001de1def3fe0_0, v000001de1def1b00_0;
L_000001de1df201f0 .cmp/eq 5, v000001de1dee1b20_0, v000001de1def1b00_0;
L_000001de1df203d0 .cmp/eq 5, v000001de1df0b300_0, v000001de1def1b00_0;
L_000001de1df23e90 .concat [ 5 27 0 0], v000001de1df11020_0, L_000001de1df40c58;
L_000001de1df23990 .cmp/ne 32, L_000001de1df23e90, L_000001de1df40ca0;
L_000001de1df97400 .concat [ 5 27 0 0], v000001de1def3fe0_0, L_000001de1df40d30;
L_000001de1df97360 .cmp/ne 32, L_000001de1df97400, L_000001de1df40d78;
S_000001de1dcc96a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001de1de60cb0 .functor NOT 1, L_000001de1de5ff20, C4<0>, C4<0>, C4<0>;
L_000001de1de5ff90 .functor AND 1, L_000001de1de60540, L_000001de1de60cb0, C4<1>, C4<1>;
L_000001de1de60a80 .functor OR 1, L_000001de1de5fe40, L_000001de1de5ff90, C4<0>, C4<0>;
L_000001de1de60c40 .functor OR 1, L_000001de1de5fe40, L_000001de1de5ff20, C4<0>, C4<0>;
v000001de1de8b680_0 .net *"_ivl_12", 0 0, L_000001de1de60c40;  1 drivers
v000001de1de8abe0_0 .net *"_ivl_2", 0 0, L_000001de1de60cb0;  1 drivers
v000001de1de8ad20_0 .net *"_ivl_5", 0 0, L_000001de1de5ff90;  1 drivers
v000001de1de8aa00_0 .net *"_ivl_7", 0 0, L_000001de1de60a80;  1 drivers
v000001de1de8b720_0 .net "alu_selA", 1 0, L_000001de1df1fb10;  alias, 1 drivers
v000001de1de8a5a0_0 .net "exhaz", 0 0, L_000001de1de5ff20;  alias, 1 drivers
v000001de1de89880_0 .net "idhaz", 0 0, L_000001de1de5fe40;  alias, 1 drivers
v000001de1de8a6e0_0 .net "memhaz", 0 0, L_000001de1de60540;  alias, 1 drivers
L_000001de1df1fb10 .concat8 [ 1 1 0 0], L_000001de1de60a80, L_000001de1de60c40;
S_000001de1dc86000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001de1de609a0 .functor NOT 1, L_000001de1de5f900, C4<0>, C4<0>, C4<0>;
L_000001de1de60af0 .functor AND 1, L_000001de1de5f9e0, L_000001de1de609a0, C4<1>, C4<1>;
L_000001de1de60000 .functor OR 1, L_000001de1de5fb30, L_000001de1de60af0, C4<0>, C4<0>;
L_000001de1de5fba0 .functor NOT 1, v000001de1def1560_0, C4<0>, C4<0>, C4<0>;
L_000001de1de60150 .functor AND 1, L_000001de1de60000, L_000001de1de5fba0, C4<1>, C4<1>;
L_000001de1de60230 .functor OR 1, L_000001de1de5fb30, L_000001de1de5f900, C4<0>, C4<0>;
L_000001de1de602a0 .functor NOT 1, v000001de1def1560_0, C4<0>, C4<0>, C4<0>;
L_000001de1de60310 .functor AND 1, L_000001de1de60230, L_000001de1de602a0, C4<1>, C4<1>;
v000001de1de8b040_0 .net "EX1_is_oper2_immed", 0 0, v000001de1def1560_0;  alias, 1 drivers
v000001de1de89ec0_0 .net *"_ivl_11", 0 0, L_000001de1de60150;  1 drivers
v000001de1de899c0_0 .net *"_ivl_16", 0 0, L_000001de1de60230;  1 drivers
v000001de1de89a60_0 .net *"_ivl_17", 0 0, L_000001de1de602a0;  1 drivers
v000001de1de89f60_0 .net *"_ivl_2", 0 0, L_000001de1de609a0;  1 drivers
v000001de1de8ab40_0 .net *"_ivl_20", 0 0, L_000001de1de60310;  1 drivers
v000001de1de89ba0_0 .net *"_ivl_5", 0 0, L_000001de1de60af0;  1 drivers
v000001de1de89d80_0 .net *"_ivl_7", 0 0, L_000001de1de60000;  1 drivers
v000001de1de89c40_0 .net *"_ivl_8", 0 0, L_000001de1de5fba0;  1 drivers
v000001de1de8afa0_0 .net "alu_selB", 1 0, L_000001de1df233f0;  alias, 1 drivers
v000001de1de8b0e0_0 .net "exhaz", 0 0, L_000001de1de5f900;  alias, 1 drivers
v000001de1de8b180_0 .net "idhaz", 0 0, L_000001de1de5fb30;  alias, 1 drivers
v000001de1de8a960_0 .net "memhaz", 0 0, L_000001de1de5f9e0;  alias, 1 drivers
L_000001de1df233f0 .concat8 [ 1 1 0 0], L_000001de1de60150, L_000001de1de60310;
S_000001de1dc86190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001de1de61570 .functor NOT 1, L_000001de1de5f900, C4<0>, C4<0>, C4<0>;
L_000001de1de61490 .functor AND 1, L_000001de1de5f9e0, L_000001de1de61570, C4<1>, C4<1>;
L_000001de1de61650 .functor OR 1, L_000001de1de5fb30, L_000001de1de61490, C4<0>, C4<0>;
L_000001de1de616c0 .functor OR 1, L_000001de1de5fb30, L_000001de1de5f900, C4<0>, C4<0>;
v000001de1de8a000_0 .net *"_ivl_12", 0 0, L_000001de1de616c0;  1 drivers
v000001de1de8a0a0_0 .net *"_ivl_2", 0 0, L_000001de1de61570;  1 drivers
v000001de1de8a140_0 .net *"_ivl_5", 0 0, L_000001de1de61490;  1 drivers
v000001de1de8a1e0_0 .net *"_ivl_7", 0 0, L_000001de1de61650;  1 drivers
v000001de1de8a280_0 .net "exhaz", 0 0, L_000001de1de5f900;  alias, 1 drivers
v000001de1de8a460_0 .net "idhaz", 0 0, L_000001de1de5fb30;  alias, 1 drivers
v000001de1de03a40_0 .net "memhaz", 0 0, L_000001de1de5f9e0;  alias, 1 drivers
v000001de1de03b80_0 .net "store_rs2_forward", 1 0, L_000001de1df22310;  alias, 1 drivers
L_000001de1df22310 .concat8 [ 1 1 0 0], L_000001de1de61650, L_000001de1de616c0;
S_000001de1dbc69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001de1de03ea0_0 .net "EX_ALU_OUT", 31 0, L_000001de1df1dd10;  alias, 1 drivers
v000001de1de03f40_0 .net "EX_memread", 0 0, v000001de1def32c0_0;  alias, 1 drivers
v000001de1ddef1b0_0 .net "EX_memwrite", 0 0, v000001de1def4760_0;  alias, 1 drivers
v000001de1ddee7b0_0 .net "EX_opcode", 11 0, v000001de1def3360_0;  alias, 1 drivers
v000001de1dee1c60_0 .net "EX_rd_ind", 4 0, v000001de1def3fe0_0;  alias, 1 drivers
v000001de1dee2a20_0 .net "EX_rd_indzero", 0 0, L_000001de1df97360;  1 drivers
v000001de1dee1260_0 .net "EX_regwrite", 0 0, v000001de1def3860_0;  alias, 1 drivers
v000001de1dee3240_0 .net "EX_rs2_out", 31 0, v000001de1def3ae0_0;  alias, 1 drivers
v000001de1dee1440_0 .var "MEM_ALU_OUT", 31 0;
v000001de1dee2480_0 .var "MEM_memread", 0 0;
v000001de1dee3420_0 .var "MEM_memwrite", 0 0;
v000001de1dee1d00_0 .var "MEM_opcode", 11 0;
v000001de1dee1b20_0 .var "MEM_rd_ind", 4 0;
v000001de1dee34c0_0 .var "MEM_rd_indzero", 0 0;
v000001de1dee3740_0 .var "MEM_regwrite", 0 0;
v000001de1dee3100_0 .var "MEM_rs2", 31 0;
v000001de1dee13a0_0 .net "clk", 0 0, L_000001de1df8be00;  1 drivers
v000001de1dee14e0_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
E_000001de1de699d0 .event posedge, v000001de1dee14e0_0, v000001de1dee13a0_0;
S_000001de1dbc6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001de1dc91470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1dc914a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1dc914e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1dc91518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1dc91550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1dc91588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1dc915c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1dc915f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1dc91630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1dc91668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1dc916a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1dc916d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1dc91710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1dc91748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1dc91780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1dc917b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1dc917f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1dc91828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1dc91860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1dc91898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1dc918d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1dc91908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1dc91940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1dc91978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1dc919b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001de1df8b460 .functor XOR 1, L_000001de1df8b3f0, v000001de1def3720_0, C4<0>, C4<0>;
L_000001de1df8b4d0 .functor NOT 1, L_000001de1df8b460, C4<0>, C4<0>, C4<0>;
L_000001de1df8bc40 .functor OR 1, v000001de1df1f1b0_0, L_000001de1df8b4d0, C4<0>, C4<0>;
L_000001de1df8bcb0 .functor NOT 1, L_000001de1df8bc40, C4<0>, C4<0>, C4<0>;
v000001de1dee6990_0 .net "ALU_OP", 3 0, v000001de1dee6850_0;  1 drivers
v000001de1dee8510_0 .net "BranchDecision", 0 0, L_000001de1df8b3f0;  1 drivers
v000001de1dee83d0_0 .net "CF", 0 0, v000001de1dee6350_0;  1 drivers
v000001de1dee8bf0_0 .net "EX_opcode", 11 0, v000001de1def3360_0;  alias, 1 drivers
v000001de1dee8d30_0 .net "Wrong_prediction", 0 0, L_000001de1df8bcb0;  alias, 1 drivers
v000001de1dee8a10_0 .net "ZF", 0 0, L_000001de1df8a660;  1 drivers
L_000001de1df40ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001de1dee7b10_0 .net/2u *"_ivl_0", 31 0, L_000001de1df40ce8;  1 drivers
v000001de1dee8150_0 .net *"_ivl_11", 0 0, L_000001de1df8bc40;  1 drivers
v000001de1dee8f10_0 .net *"_ivl_2", 31 0, L_000001de1df1c0f0;  1 drivers
v000001de1dee8010_0 .net *"_ivl_6", 0 0, L_000001de1df8b460;  1 drivers
v000001de1dee8ab0_0 .net *"_ivl_8", 0 0, L_000001de1df8b4d0;  1 drivers
v000001de1dee8dd0_0 .net "alu_out", 31 0, L_000001de1df1dd10;  alias, 1 drivers
v000001de1dee8e70_0 .net "alu_outw", 31 0, v000001de1dee6710_0;  1 drivers
v000001de1dee88d0_0 .net "is_beq", 0 0, v000001de1def4260_0;  alias, 1 drivers
v000001de1dee8b50_0 .net "is_bne", 0 0, v000001de1def3680_0;  alias, 1 drivers
v000001de1dee7bb0_0 .net "is_jal", 0 0, v000001de1def46c0_0;  alias, 1 drivers
v000001de1dee8c90_0 .net "oper1", 31 0, v000001de1def4580_0;  alias, 1 drivers
v000001de1dee7890_0 .net "oper2", 31 0, v000001de1def3220_0;  alias, 1 drivers
v000001de1dee8830_0 .net "pc", 31 0, v000001de1def4620_0;  alias, 1 drivers
v000001de1dee8970_0 .net "predicted", 0 0, v000001de1def3720_0;  alias, 1 drivers
v000001de1dee7930_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
L_000001de1df1c0f0 .arith/sum 32, v000001de1def4620_0, L_000001de1df40ce8;
L_000001de1df1dd10 .functor MUXZ 32, v000001de1dee6710_0, L_000001de1df1c0f0, v000001de1def46c0_0, C4<>;
S_000001de1dca9ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001de1dbc6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001de1df8b2a0 .functor AND 1, v000001de1def4260_0, L_000001de1df8ae40, C4<1>, C4<1>;
L_000001de1df8af20 .functor NOT 1, L_000001de1df8ae40, C4<0>, C4<0>, C4<0>;
L_000001de1df8b000 .functor AND 1, v000001de1def3680_0, L_000001de1df8af20, C4<1>, C4<1>;
L_000001de1df8b3f0 .functor OR 1, L_000001de1df8b2a0, L_000001de1df8b000, C4<0>, C4<0>;
v000001de1dee56d0_0 .net "BranchDecision", 0 0, L_000001de1df8b3f0;  alias, 1 drivers
v000001de1dee7570_0 .net *"_ivl_2", 0 0, L_000001de1df8af20;  1 drivers
v000001de1dee5950_0 .net "is_beq", 0 0, v000001de1def4260_0;  alias, 1 drivers
v000001de1dee59f0_0 .net "is_beq_taken", 0 0, L_000001de1df8b2a0;  1 drivers
v000001de1dee6a30_0 .net "is_bne", 0 0, v000001de1def3680_0;  alias, 1 drivers
v000001de1dee5a90_0 .net "is_bne_taken", 0 0, L_000001de1df8b000;  1 drivers
v000001de1dee5b30_0 .net "is_eq", 0 0, L_000001de1df8ae40;  1 drivers
v000001de1dee5bd0_0 .net "oper1", 31 0, v000001de1def4580_0;  alias, 1 drivers
v000001de1dee5c70_0 .net "oper2", 31 0, v000001de1def3220_0;  alias, 1 drivers
S_000001de1dca9c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001de1dca9ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001de1df8acf0 .functor XOR 1, L_000001de1df1c410, L_000001de1df1d270, C4<0>, C4<0>;
L_000001de1df8a4a0 .functor XOR 1, L_000001de1df1c550, L_000001de1df1c5f0, C4<0>, C4<0>;
L_000001de1df8a0b0 .functor XOR 1, L_000001de1df1dbd0, L_000001de1df1d310, C4<0>, C4<0>;
L_000001de1df8b620 .functor XOR 1, L_000001de1df1d3b0, L_000001de1df1d450, C4<0>, C4<0>;
L_000001de1df8a120 .functor XOR 1, L_000001de1df1d4f0, L_000001de1df1d590, C4<0>, C4<0>;
L_000001de1df8b230 .functor XOR 1, L_000001de1df1d630, L_000001de1df1de50, C4<0>, C4<0>;
L_000001de1df8a6d0 .functor XOR 1, L_000001de1df96be0, L_000001de1df96320, C4<0>, C4<0>;
L_000001de1df8b0e0 .functor XOR 1, L_000001de1df95560, L_000001de1df96140, C4<0>, C4<0>;
L_000001de1df8b1c0 .functor XOR 1, L_000001de1df95880, L_000001de1df94e80, C4<0>, C4<0>;
L_000001de1df8b8c0 .functor XOR 1, L_000001de1df96a00, L_000001de1df95c40, C4<0>, C4<0>;
L_000001de1df8b770 .functor XOR 1, L_000001de1df94a20, L_000001de1df94de0, C4<0>, C4<0>;
L_000001de1df8a200 .functor XOR 1, L_000001de1df96d20, L_000001de1df95e20, C4<0>, C4<0>;
L_000001de1df8a820 .functor XOR 1, L_000001de1df96f00, L_000001de1df95ba0, C4<0>, C4<0>;
L_000001de1df8a2e0 .functor XOR 1, L_000001de1df96780, L_000001de1df94fc0, C4<0>, C4<0>;
L_000001de1df8ac10 .functor XOR 1, L_000001de1df95ec0, L_000001de1df95a60, C4<0>, C4<0>;
L_000001de1df8a3c0 .functor XOR 1, L_000001de1df95f60, L_000001de1df95420, C4<0>, C4<0>;
L_000001de1df8b7e0 .functor XOR 1, L_000001de1df95ce0, L_000001de1df94ca0, C4<0>, C4<0>;
L_000001de1df8ac80 .functor XOR 1, L_000001de1df96000, L_000001de1df95380, C4<0>, C4<0>;
L_000001de1df8aeb0 .functor XOR 1, L_000001de1df960a0, L_000001de1df96dc0, C4<0>, C4<0>;
L_000001de1df8b930 .functor XOR 1, L_000001de1df95d80, L_000001de1df94840, C4<0>, C4<0>;
L_000001de1df8a890 .functor XOR 1, L_000001de1df94d40, L_000001de1df961e0, C4<0>, C4<0>;
L_000001de1df8a270 .functor XOR 1, L_000001de1df94f20, L_000001de1df96500, C4<0>, C4<0>;
L_000001de1df8a900 .functor XOR 1, L_000001de1df954c0, L_000001de1df96aa0, C4<0>, C4<0>;
L_000001de1df8a430 .functor XOR 1, L_000001de1df96820, L_000001de1df94c00, C4<0>, C4<0>;
L_000001de1df8a510 .functor XOR 1, L_000001de1df95060, L_000001de1df947a0, C4<0>, C4<0>;
L_000001de1df8a580 .functor XOR 1, L_000001de1df968c0, L_000001de1df963c0, C4<0>, C4<0>;
L_000001de1df8a740 .functor XOR 1, L_000001de1df948e0, L_000001de1df96640, C4<0>, C4<0>;
L_000001de1df8a970 .functor XOR 1, L_000001de1df95920, L_000001de1df957e0, C4<0>, C4<0>;
L_000001de1df8a9e0 .functor XOR 1, L_000001de1df95600, L_000001de1df95100, C4<0>, C4<0>;
L_000001de1df8aa50 .functor XOR 1, L_000001de1df96280, L_000001de1df956a0, C4<0>, C4<0>;
L_000001de1df8ad60 .functor XOR 1, L_000001de1df96460, L_000001de1df959c0, C4<0>, C4<0>;
L_000001de1df8add0 .functor XOR 1, L_000001de1df952e0, L_000001de1df96e60, C4<0>, C4<0>;
L_000001de1df8ae40/0/0 .functor OR 1, L_000001de1df94980, L_000001de1df965a0, L_000001de1df94ac0, L_000001de1df94b60;
L_000001de1df8ae40/0/4 .functor OR 1, L_000001de1df951a0, L_000001de1df96960, L_000001de1df96b40, L_000001de1df95740;
L_000001de1df8ae40/0/8 .functor OR 1, L_000001de1df95240, L_000001de1df95b00, L_000001de1df96c80, L_000001de1df98e40;
L_000001de1df8ae40/0/12 .functor OR 1, L_000001de1df98c60, L_000001de1df979a0, L_000001de1df97d60, L_000001de1df97c20;
L_000001de1df8ae40/0/16 .functor OR 1, L_000001de1df99020, L_000001de1df99700, L_000001de1df977c0, L_000001de1df972c0;
L_000001de1df8ae40/0/20 .functor OR 1, L_000001de1df97900, L_000001de1df97540, L_000001de1df96fa0, L_000001de1df97040;
L_000001de1df8ae40/0/24 .functor OR 1, L_000001de1df990c0, L_000001de1df970e0, L_000001de1df97180, L_000001de1df99340;
L_000001de1df8ae40/0/28 .functor OR 1, L_000001de1df981c0, L_000001de1df97220, L_000001de1df97e00, L_000001de1df98260;
L_000001de1df8ae40/1/0 .functor OR 1, L_000001de1df8ae40/0/0, L_000001de1df8ae40/0/4, L_000001de1df8ae40/0/8, L_000001de1df8ae40/0/12;
L_000001de1df8ae40/1/4 .functor OR 1, L_000001de1df8ae40/0/16, L_000001de1df8ae40/0/20, L_000001de1df8ae40/0/24, L_000001de1df8ae40/0/28;
L_000001de1df8ae40 .functor NOR 1, L_000001de1df8ae40/1/0, L_000001de1df8ae40/1/4, C4<0>, C4<0>;
v000001de1dee2700_0 .net *"_ivl_0", 0 0, L_000001de1df8acf0;  1 drivers
v000001de1dee2660_0 .net *"_ivl_101", 0 0, L_000001de1df94ca0;  1 drivers
v000001de1dee3560_0 .net *"_ivl_102", 0 0, L_000001de1df8ac80;  1 drivers
v000001de1dee31a0_0 .net *"_ivl_105", 0 0, L_000001de1df96000;  1 drivers
v000001de1dee1bc0_0 .net *"_ivl_107", 0 0, L_000001de1df95380;  1 drivers
v000001de1dee27a0_0 .net *"_ivl_108", 0 0, L_000001de1df8aeb0;  1 drivers
v000001de1dee2520_0 .net *"_ivl_11", 0 0, L_000001de1df1c5f0;  1 drivers
v000001de1dee32e0_0 .net *"_ivl_111", 0 0, L_000001de1df960a0;  1 drivers
v000001de1dee3600_0 .net *"_ivl_113", 0 0, L_000001de1df96dc0;  1 drivers
v000001de1dee1580_0 .net *"_ivl_114", 0 0, L_000001de1df8b930;  1 drivers
v000001de1dee3380_0 .net *"_ivl_117", 0 0, L_000001de1df95d80;  1 drivers
v000001de1dee37e0_0 .net *"_ivl_119", 0 0, L_000001de1df94840;  1 drivers
v000001de1dee11c0_0 .net *"_ivl_12", 0 0, L_000001de1df8a0b0;  1 drivers
v000001de1dee1120_0 .net *"_ivl_120", 0 0, L_000001de1df8a890;  1 drivers
v000001de1dee1da0_0 .net *"_ivl_123", 0 0, L_000001de1df94d40;  1 drivers
v000001de1dee1e40_0 .net *"_ivl_125", 0 0, L_000001de1df961e0;  1 drivers
v000001de1dee23e0_0 .net *"_ivl_126", 0 0, L_000001de1df8a270;  1 drivers
v000001de1dee36a0_0 .net *"_ivl_129", 0 0, L_000001de1df94f20;  1 drivers
v000001de1dee1ee0_0 .net *"_ivl_131", 0 0, L_000001de1df96500;  1 drivers
v000001de1dee1f80_0 .net *"_ivl_132", 0 0, L_000001de1df8a900;  1 drivers
v000001de1dee1080_0 .net *"_ivl_135", 0 0, L_000001de1df954c0;  1 drivers
v000001de1dee1300_0 .net *"_ivl_137", 0 0, L_000001de1df96aa0;  1 drivers
v000001de1dee2980_0 .net *"_ivl_138", 0 0, L_000001de1df8a430;  1 drivers
v000001de1dee1800_0 .net *"_ivl_141", 0 0, L_000001de1df96820;  1 drivers
v000001de1dee2840_0 .net *"_ivl_143", 0 0, L_000001de1df94c00;  1 drivers
v000001de1dee1620_0 .net *"_ivl_144", 0 0, L_000001de1df8a510;  1 drivers
v000001de1dee25c0_0 .net *"_ivl_147", 0 0, L_000001de1df95060;  1 drivers
v000001de1dee16c0_0 .net *"_ivl_149", 0 0, L_000001de1df947a0;  1 drivers
v000001de1dee28e0_0 .net *"_ivl_15", 0 0, L_000001de1df1dbd0;  1 drivers
v000001de1dee2ac0_0 .net *"_ivl_150", 0 0, L_000001de1df8a580;  1 drivers
v000001de1dee1760_0 .net *"_ivl_153", 0 0, L_000001de1df968c0;  1 drivers
v000001de1dee2200_0 .net *"_ivl_155", 0 0, L_000001de1df963c0;  1 drivers
v000001de1dee18a0_0 .net *"_ivl_156", 0 0, L_000001de1df8a740;  1 drivers
v000001de1dee1940_0 .net *"_ivl_159", 0 0, L_000001de1df948e0;  1 drivers
v000001de1dee19e0_0 .net *"_ivl_161", 0 0, L_000001de1df96640;  1 drivers
v000001de1dee1a80_0 .net *"_ivl_162", 0 0, L_000001de1df8a970;  1 drivers
v000001de1dee2020_0 .net *"_ivl_165", 0 0, L_000001de1df95920;  1 drivers
v000001de1dee20c0_0 .net *"_ivl_167", 0 0, L_000001de1df957e0;  1 drivers
v000001de1dee2160_0 .net *"_ivl_168", 0 0, L_000001de1df8a9e0;  1 drivers
v000001de1dee22a0_0 .net *"_ivl_17", 0 0, L_000001de1df1d310;  1 drivers
v000001de1dee2340_0 .net *"_ivl_171", 0 0, L_000001de1df95600;  1 drivers
v000001de1dee2b60_0 .net *"_ivl_173", 0 0, L_000001de1df95100;  1 drivers
v000001de1dee2c00_0 .net *"_ivl_174", 0 0, L_000001de1df8aa50;  1 drivers
v000001de1dee2ca0_0 .net *"_ivl_177", 0 0, L_000001de1df96280;  1 drivers
v000001de1dee2d40_0 .net *"_ivl_179", 0 0, L_000001de1df956a0;  1 drivers
v000001de1dee2de0_0 .net *"_ivl_18", 0 0, L_000001de1df8b620;  1 drivers
v000001de1dee2e80_0 .net *"_ivl_180", 0 0, L_000001de1df8ad60;  1 drivers
v000001de1dee2f20_0 .net *"_ivl_183", 0 0, L_000001de1df96460;  1 drivers
v000001de1dee2fc0_0 .net *"_ivl_185", 0 0, L_000001de1df959c0;  1 drivers
v000001de1dee45a0_0 .net *"_ivl_186", 0 0, L_000001de1df8add0;  1 drivers
v000001de1dee4aa0_0 .net *"_ivl_190", 0 0, L_000001de1df952e0;  1 drivers
v000001de1dee3c40_0 .net *"_ivl_192", 0 0, L_000001de1df96e60;  1 drivers
v000001de1dee4f00_0 .net *"_ivl_194", 0 0, L_000001de1df94980;  1 drivers
v000001de1dee4320_0 .net *"_ivl_196", 0 0, L_000001de1df965a0;  1 drivers
v000001de1dee3ce0_0 .net *"_ivl_198", 0 0, L_000001de1df94ac0;  1 drivers
v000001de1dee4640_0 .net *"_ivl_200", 0 0, L_000001de1df94b60;  1 drivers
v000001de1dee4820_0 .net *"_ivl_202", 0 0, L_000001de1df951a0;  1 drivers
v000001de1dee46e0_0 .net *"_ivl_204", 0 0, L_000001de1df96960;  1 drivers
v000001de1dee3880_0 .net *"_ivl_206", 0 0, L_000001de1df96b40;  1 drivers
v000001de1dee3e20_0 .net *"_ivl_208", 0 0, L_000001de1df95740;  1 drivers
v000001de1dee4780_0 .net *"_ivl_21", 0 0, L_000001de1df1d3b0;  1 drivers
v000001de1dee48c0_0 .net *"_ivl_210", 0 0, L_000001de1df95240;  1 drivers
v000001de1dee4a00_0 .net *"_ivl_212", 0 0, L_000001de1df95b00;  1 drivers
v000001de1dee4d20_0 .net *"_ivl_214", 0 0, L_000001de1df96c80;  1 drivers
v000001de1dee4280_0 .net *"_ivl_216", 0 0, L_000001de1df98e40;  1 drivers
v000001de1dee40a0_0 .net *"_ivl_218", 0 0, L_000001de1df98c60;  1 drivers
v000001de1dee4960_0 .net *"_ivl_220", 0 0, L_000001de1df979a0;  1 drivers
v000001de1dee4dc0_0 .net *"_ivl_222", 0 0, L_000001de1df97d60;  1 drivers
v000001de1dee4500_0 .net *"_ivl_224", 0 0, L_000001de1df97c20;  1 drivers
v000001de1dee4be0_0 .net *"_ivl_226", 0 0, L_000001de1df99020;  1 drivers
v000001de1dee4140_0 .net *"_ivl_228", 0 0, L_000001de1df99700;  1 drivers
v000001de1dee3a60_0 .net *"_ivl_23", 0 0, L_000001de1df1d450;  1 drivers
v000001de1dee3d80_0 .net *"_ivl_230", 0 0, L_000001de1df977c0;  1 drivers
v000001de1dee3b00_0 .net *"_ivl_232", 0 0, L_000001de1df972c0;  1 drivers
v000001de1dee4e60_0 .net *"_ivl_234", 0 0, L_000001de1df97900;  1 drivers
v000001de1dee4c80_0 .net *"_ivl_236", 0 0, L_000001de1df97540;  1 drivers
v000001de1dee3ec0_0 .net *"_ivl_238", 0 0, L_000001de1df96fa0;  1 drivers
v000001de1dee3ba0_0 .net *"_ivl_24", 0 0, L_000001de1df8a120;  1 drivers
v000001de1dee3920_0 .net *"_ivl_240", 0 0, L_000001de1df97040;  1 drivers
v000001de1dee4b40_0 .net *"_ivl_242", 0 0, L_000001de1df990c0;  1 drivers
v000001de1dee3f60_0 .net *"_ivl_244", 0 0, L_000001de1df970e0;  1 drivers
v000001de1dee43c0_0 .net *"_ivl_246", 0 0, L_000001de1df97180;  1 drivers
v000001de1dee39c0_0 .net *"_ivl_248", 0 0, L_000001de1df99340;  1 drivers
v000001de1dee4000_0 .net *"_ivl_250", 0 0, L_000001de1df981c0;  1 drivers
v000001de1dee41e0_0 .net *"_ivl_252", 0 0, L_000001de1df97220;  1 drivers
v000001de1dee4460_0 .net *"_ivl_254", 0 0, L_000001de1df97e00;  1 drivers
v000001de1de04800_0 .net *"_ivl_256", 0 0, L_000001de1df98260;  1 drivers
v000001de1dee6e90_0 .net *"_ivl_27", 0 0, L_000001de1df1d4f0;  1 drivers
v000001de1dee6ad0_0 .net *"_ivl_29", 0 0, L_000001de1df1d590;  1 drivers
v000001de1dee6f30_0 .net *"_ivl_3", 0 0, L_000001de1df1c410;  1 drivers
v000001de1dee7610_0 .net *"_ivl_30", 0 0, L_000001de1df8b230;  1 drivers
v000001de1dee76b0_0 .net *"_ivl_33", 0 0, L_000001de1df1d630;  1 drivers
v000001de1dee6d50_0 .net *"_ivl_35", 0 0, L_000001de1df1de50;  1 drivers
v000001de1dee5590_0 .net *"_ivl_36", 0 0, L_000001de1df8a6d0;  1 drivers
v000001de1dee7070_0 .net *"_ivl_39", 0 0, L_000001de1df96be0;  1 drivers
v000001de1dee7750_0 .net *"_ivl_41", 0 0, L_000001de1df96320;  1 drivers
v000001de1dee51d0_0 .net *"_ivl_42", 0 0, L_000001de1df8b0e0;  1 drivers
v000001de1dee5130_0 .net *"_ivl_45", 0 0, L_000001de1df95560;  1 drivers
v000001de1dee5db0_0 .net *"_ivl_47", 0 0, L_000001de1df96140;  1 drivers
v000001de1dee5e50_0 .net *"_ivl_48", 0 0, L_000001de1df8b1c0;  1 drivers
v000001de1dee63f0_0 .net *"_ivl_5", 0 0, L_000001de1df1d270;  1 drivers
v000001de1dee6530_0 .net *"_ivl_51", 0 0, L_000001de1df95880;  1 drivers
v000001de1dee77f0_0 .net *"_ivl_53", 0 0, L_000001de1df94e80;  1 drivers
v000001de1dee5270_0 .net *"_ivl_54", 0 0, L_000001de1df8b8c0;  1 drivers
v000001de1dee5770_0 .net *"_ivl_57", 0 0, L_000001de1df96a00;  1 drivers
v000001de1dee5810_0 .net *"_ivl_59", 0 0, L_000001de1df95c40;  1 drivers
v000001de1dee6fd0_0 .net *"_ivl_6", 0 0, L_000001de1df8a4a0;  1 drivers
v000001de1dee6170_0 .net *"_ivl_60", 0 0, L_000001de1df8b770;  1 drivers
v000001de1dee5090_0 .net *"_ivl_63", 0 0, L_000001de1df94a20;  1 drivers
v000001de1dee6df0_0 .net *"_ivl_65", 0 0, L_000001de1df94de0;  1 drivers
v000001de1dee71b0_0 .net *"_ivl_66", 0 0, L_000001de1df8a200;  1 drivers
v000001de1dee5ef0_0 .net *"_ivl_69", 0 0, L_000001de1df96d20;  1 drivers
v000001de1dee67b0_0 .net *"_ivl_71", 0 0, L_000001de1df95e20;  1 drivers
v000001de1dee5310_0 .net *"_ivl_72", 0 0, L_000001de1df8a820;  1 drivers
v000001de1dee58b0_0 .net *"_ivl_75", 0 0, L_000001de1df96f00;  1 drivers
v000001de1dee5d10_0 .net *"_ivl_77", 0 0, L_000001de1df95ba0;  1 drivers
v000001de1dee5f90_0 .net *"_ivl_78", 0 0, L_000001de1df8a2e0;  1 drivers
v000001de1dee53b0_0 .net *"_ivl_81", 0 0, L_000001de1df96780;  1 drivers
v000001de1dee7250_0 .net *"_ivl_83", 0 0, L_000001de1df94fc0;  1 drivers
v000001de1dee7110_0 .net *"_ivl_84", 0 0, L_000001de1df8ac10;  1 drivers
v000001de1dee72f0_0 .net *"_ivl_87", 0 0, L_000001de1df95ec0;  1 drivers
v000001de1dee7390_0 .net *"_ivl_89", 0 0, L_000001de1df95a60;  1 drivers
v000001de1dee6c10_0 .net *"_ivl_9", 0 0, L_000001de1df1c550;  1 drivers
v000001de1dee6490_0 .net *"_ivl_90", 0 0, L_000001de1df8a3c0;  1 drivers
v000001de1dee54f0_0 .net *"_ivl_93", 0 0, L_000001de1df95f60;  1 drivers
v000001de1dee6b70_0 .net *"_ivl_95", 0 0, L_000001de1df95420;  1 drivers
v000001de1dee7430_0 .net *"_ivl_96", 0 0, L_000001de1df8b7e0;  1 drivers
v000001de1dee6cb0_0 .net *"_ivl_99", 0 0, L_000001de1df95ce0;  1 drivers
v000001de1dee6210_0 .net "a", 31 0, v000001de1def4580_0;  alias, 1 drivers
v000001de1dee5450_0 .net "b", 31 0, v000001de1def3220_0;  alias, 1 drivers
v000001de1dee74d0_0 .net "out", 0 0, L_000001de1df8ae40;  alias, 1 drivers
v000001de1dee5630_0 .net "temp", 31 0, L_000001de1df966e0;  1 drivers
L_000001de1df1c410 .part v000001de1def4580_0, 0, 1;
L_000001de1df1d270 .part v000001de1def3220_0, 0, 1;
L_000001de1df1c550 .part v000001de1def4580_0, 1, 1;
L_000001de1df1c5f0 .part v000001de1def3220_0, 1, 1;
L_000001de1df1dbd0 .part v000001de1def4580_0, 2, 1;
L_000001de1df1d310 .part v000001de1def3220_0, 2, 1;
L_000001de1df1d3b0 .part v000001de1def4580_0, 3, 1;
L_000001de1df1d450 .part v000001de1def3220_0, 3, 1;
L_000001de1df1d4f0 .part v000001de1def4580_0, 4, 1;
L_000001de1df1d590 .part v000001de1def3220_0, 4, 1;
L_000001de1df1d630 .part v000001de1def4580_0, 5, 1;
L_000001de1df1de50 .part v000001de1def3220_0, 5, 1;
L_000001de1df96be0 .part v000001de1def4580_0, 6, 1;
L_000001de1df96320 .part v000001de1def3220_0, 6, 1;
L_000001de1df95560 .part v000001de1def4580_0, 7, 1;
L_000001de1df96140 .part v000001de1def3220_0, 7, 1;
L_000001de1df95880 .part v000001de1def4580_0, 8, 1;
L_000001de1df94e80 .part v000001de1def3220_0, 8, 1;
L_000001de1df96a00 .part v000001de1def4580_0, 9, 1;
L_000001de1df95c40 .part v000001de1def3220_0, 9, 1;
L_000001de1df94a20 .part v000001de1def4580_0, 10, 1;
L_000001de1df94de0 .part v000001de1def3220_0, 10, 1;
L_000001de1df96d20 .part v000001de1def4580_0, 11, 1;
L_000001de1df95e20 .part v000001de1def3220_0, 11, 1;
L_000001de1df96f00 .part v000001de1def4580_0, 12, 1;
L_000001de1df95ba0 .part v000001de1def3220_0, 12, 1;
L_000001de1df96780 .part v000001de1def4580_0, 13, 1;
L_000001de1df94fc0 .part v000001de1def3220_0, 13, 1;
L_000001de1df95ec0 .part v000001de1def4580_0, 14, 1;
L_000001de1df95a60 .part v000001de1def3220_0, 14, 1;
L_000001de1df95f60 .part v000001de1def4580_0, 15, 1;
L_000001de1df95420 .part v000001de1def3220_0, 15, 1;
L_000001de1df95ce0 .part v000001de1def4580_0, 16, 1;
L_000001de1df94ca0 .part v000001de1def3220_0, 16, 1;
L_000001de1df96000 .part v000001de1def4580_0, 17, 1;
L_000001de1df95380 .part v000001de1def3220_0, 17, 1;
L_000001de1df960a0 .part v000001de1def4580_0, 18, 1;
L_000001de1df96dc0 .part v000001de1def3220_0, 18, 1;
L_000001de1df95d80 .part v000001de1def4580_0, 19, 1;
L_000001de1df94840 .part v000001de1def3220_0, 19, 1;
L_000001de1df94d40 .part v000001de1def4580_0, 20, 1;
L_000001de1df961e0 .part v000001de1def3220_0, 20, 1;
L_000001de1df94f20 .part v000001de1def4580_0, 21, 1;
L_000001de1df96500 .part v000001de1def3220_0, 21, 1;
L_000001de1df954c0 .part v000001de1def4580_0, 22, 1;
L_000001de1df96aa0 .part v000001de1def3220_0, 22, 1;
L_000001de1df96820 .part v000001de1def4580_0, 23, 1;
L_000001de1df94c00 .part v000001de1def3220_0, 23, 1;
L_000001de1df95060 .part v000001de1def4580_0, 24, 1;
L_000001de1df947a0 .part v000001de1def3220_0, 24, 1;
L_000001de1df968c0 .part v000001de1def4580_0, 25, 1;
L_000001de1df963c0 .part v000001de1def3220_0, 25, 1;
L_000001de1df948e0 .part v000001de1def4580_0, 26, 1;
L_000001de1df96640 .part v000001de1def3220_0, 26, 1;
L_000001de1df95920 .part v000001de1def4580_0, 27, 1;
L_000001de1df957e0 .part v000001de1def3220_0, 27, 1;
L_000001de1df95600 .part v000001de1def4580_0, 28, 1;
L_000001de1df95100 .part v000001de1def3220_0, 28, 1;
L_000001de1df96280 .part v000001de1def4580_0, 29, 1;
L_000001de1df956a0 .part v000001de1def3220_0, 29, 1;
L_000001de1df96460 .part v000001de1def4580_0, 30, 1;
L_000001de1df959c0 .part v000001de1def3220_0, 30, 1;
LS_000001de1df966e0_0_0 .concat8 [ 1 1 1 1], L_000001de1df8acf0, L_000001de1df8a4a0, L_000001de1df8a0b0, L_000001de1df8b620;
LS_000001de1df966e0_0_4 .concat8 [ 1 1 1 1], L_000001de1df8a120, L_000001de1df8b230, L_000001de1df8a6d0, L_000001de1df8b0e0;
LS_000001de1df966e0_0_8 .concat8 [ 1 1 1 1], L_000001de1df8b1c0, L_000001de1df8b8c0, L_000001de1df8b770, L_000001de1df8a200;
LS_000001de1df966e0_0_12 .concat8 [ 1 1 1 1], L_000001de1df8a820, L_000001de1df8a2e0, L_000001de1df8ac10, L_000001de1df8a3c0;
LS_000001de1df966e0_0_16 .concat8 [ 1 1 1 1], L_000001de1df8b7e0, L_000001de1df8ac80, L_000001de1df8aeb0, L_000001de1df8b930;
LS_000001de1df966e0_0_20 .concat8 [ 1 1 1 1], L_000001de1df8a890, L_000001de1df8a270, L_000001de1df8a900, L_000001de1df8a430;
LS_000001de1df966e0_0_24 .concat8 [ 1 1 1 1], L_000001de1df8a510, L_000001de1df8a580, L_000001de1df8a740, L_000001de1df8a970;
LS_000001de1df966e0_0_28 .concat8 [ 1 1 1 1], L_000001de1df8a9e0, L_000001de1df8aa50, L_000001de1df8ad60, L_000001de1df8add0;
LS_000001de1df966e0_1_0 .concat8 [ 4 4 4 4], LS_000001de1df966e0_0_0, LS_000001de1df966e0_0_4, LS_000001de1df966e0_0_8, LS_000001de1df966e0_0_12;
LS_000001de1df966e0_1_4 .concat8 [ 4 4 4 4], LS_000001de1df966e0_0_16, LS_000001de1df966e0_0_20, LS_000001de1df966e0_0_24, LS_000001de1df966e0_0_28;
L_000001de1df966e0 .concat8 [ 16 16 0 0], LS_000001de1df966e0_1_0, LS_000001de1df966e0_1_4;
L_000001de1df952e0 .part v000001de1def4580_0, 31, 1;
L_000001de1df96e60 .part v000001de1def3220_0, 31, 1;
L_000001de1df94980 .part L_000001de1df966e0, 0, 1;
L_000001de1df965a0 .part L_000001de1df966e0, 1, 1;
L_000001de1df94ac0 .part L_000001de1df966e0, 2, 1;
L_000001de1df94b60 .part L_000001de1df966e0, 3, 1;
L_000001de1df951a0 .part L_000001de1df966e0, 4, 1;
L_000001de1df96960 .part L_000001de1df966e0, 5, 1;
L_000001de1df96b40 .part L_000001de1df966e0, 6, 1;
L_000001de1df95740 .part L_000001de1df966e0, 7, 1;
L_000001de1df95240 .part L_000001de1df966e0, 8, 1;
L_000001de1df95b00 .part L_000001de1df966e0, 9, 1;
L_000001de1df96c80 .part L_000001de1df966e0, 10, 1;
L_000001de1df98e40 .part L_000001de1df966e0, 11, 1;
L_000001de1df98c60 .part L_000001de1df966e0, 12, 1;
L_000001de1df979a0 .part L_000001de1df966e0, 13, 1;
L_000001de1df97d60 .part L_000001de1df966e0, 14, 1;
L_000001de1df97c20 .part L_000001de1df966e0, 15, 1;
L_000001de1df99020 .part L_000001de1df966e0, 16, 1;
L_000001de1df99700 .part L_000001de1df966e0, 17, 1;
L_000001de1df977c0 .part L_000001de1df966e0, 18, 1;
L_000001de1df972c0 .part L_000001de1df966e0, 19, 1;
L_000001de1df97900 .part L_000001de1df966e0, 20, 1;
L_000001de1df97540 .part L_000001de1df966e0, 21, 1;
L_000001de1df96fa0 .part L_000001de1df966e0, 22, 1;
L_000001de1df97040 .part L_000001de1df966e0, 23, 1;
L_000001de1df990c0 .part L_000001de1df966e0, 24, 1;
L_000001de1df970e0 .part L_000001de1df966e0, 25, 1;
L_000001de1df97180 .part L_000001de1df966e0, 26, 1;
L_000001de1df99340 .part L_000001de1df966e0, 27, 1;
L_000001de1df981c0 .part L_000001de1df966e0, 28, 1;
L_000001de1df97220 .part L_000001de1df966e0, 29, 1;
L_000001de1df97e00 .part L_000001de1df966e0, 30, 1;
L_000001de1df98260 .part L_000001de1df966e0, 31, 1;
S_000001de1dcec8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001de1dbc6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001de1de69b10 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001de1df8a660 .functor NOT 1, L_000001de1df1c050, C4<0>, C4<0>, C4<0>;
v000001de1dee6030_0 .net "A", 31 0, v000001de1def4580_0;  alias, 1 drivers
v000001de1dee60d0_0 .net "ALUOP", 3 0, v000001de1dee6850_0;  alias, 1 drivers
v000001de1dee62b0_0 .net "B", 31 0, v000001de1def3220_0;  alias, 1 drivers
v000001de1dee6350_0 .var "CF", 0 0;
v000001de1dee65d0_0 .net "ZF", 0 0, L_000001de1df8a660;  alias, 1 drivers
v000001de1dee6670_0 .net *"_ivl_1", 0 0, L_000001de1df1c050;  1 drivers
v000001de1dee6710_0 .var "res", 31 0;
E_000001de1de69d90 .event anyedge, v000001de1dee60d0_0, v000001de1dee6210_0, v000001de1dee5450_0, v000001de1dee6350_0;
L_000001de1df1c050 .reduce/or v000001de1dee6710_0;
S_000001de1dceca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001de1dbc6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001de1de9be40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1de9be78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1de9beb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1de9bee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1de9bf20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1de9bf58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1de9bf90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1de9bfc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1de9c000 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1de9c038 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1de9c070 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1de9c0a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1de9c0e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1de9c118 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1de9c150 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1de9c188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1de9c1c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1de9c1f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1de9c230 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1de9c268 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1de9c2a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1de9c2d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1de9c310 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1de9c348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1de9c380 .param/l "xori" 0 9 12, C4<001110000000>;
v000001de1dee6850_0 .var "ALU_OP", 3 0;
v000001de1dee68f0_0 .net "opcode", 11 0, v000001de1def3360_0;  alias, 1 drivers
E_000001de1de69e50 .event anyedge, v000001de1ddee7b0_0;
S_000001de1dcf3170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001de1def2960_0 .net "EX1_forward_to_B", 31 0, v000001de1def14c0_0;  alias, 1 drivers
v000001de1def2e60_0 .net "EX_PFC", 31 0, v000001de1def2dc0_0;  alias, 1 drivers
v000001de1def1600_0 .net "EX_PFC_to_IF", 31 0, L_000001de1df1cff0;  alias, 1 drivers
v000001de1def0ca0_0 .net "alu_selA", 1 0, L_000001de1df1fb10;  alias, 1 drivers
v000001de1def2c80_0 .net "alu_selB", 1 0, L_000001de1df233f0;  alias, 1 drivers
v000001de1def1f60_0 .net "ex_haz", 31 0, v000001de1dee1440_0;  alias, 1 drivers
v000001de1def2be0_0 .net "id_haz", 31 0, L_000001de1df1dd10;  alias, 1 drivers
v000001de1def0d40_0 .net "is_jr", 0 0, v000001de1def2aa0_0;  alias, 1 drivers
v000001de1def0c00_0 .net "mem_haz", 31 0, L_000001de1df8bd90;  alias, 1 drivers
v000001de1def1ce0_0 .net "oper1", 31 0, L_000001de1df25c50;  alias, 1 drivers
v000001de1def23c0_0 .net "oper2", 31 0, L_000001de1df8a350;  alias, 1 drivers
v000001de1def2d20_0 .net "pc", 31 0, v000001de1def2fa0_0;  alias, 1 drivers
v000001de1def2280_0 .net "rs1", 31 0, v000001de1def26e0_0;  alias, 1 drivers
v000001de1def2000_0 .net "rs2_in", 31 0, v000001de1def28c0_0;  alias, 1 drivers
v000001de1def2820_0 .net "rs2_out", 31 0, L_000001de1df8b070;  alias, 1 drivers
v000001de1def1920_0 .net "store_rs2_forward", 1 0, L_000001de1df22310;  alias, 1 drivers
L_000001de1df1cff0 .functor MUXZ 32, v000001de1def2dc0_0, L_000001de1df25c50, v000001de1def2aa0_0, C4<>;
S_000001de1dcf3300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001de1dcf3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001de1de69c50 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001de1df24de0 .functor NOT 1, L_000001de1df1d6d0, C4<0>, C4<0>, C4<0>;
L_000001de1df24ec0 .functor NOT 1, L_000001de1df1cc30, C4<0>, C4<0>, C4<0>;
L_000001de1df24fa0 .functor NOT 1, L_000001de1df1c870, C4<0>, C4<0>, C4<0>;
L_000001de1df255c0 .functor NOT 1, L_000001de1df1e530, C4<0>, C4<0>, C4<0>;
L_000001de1df250f0 .functor AND 32, L_000001de1df24d70, v000001de1def26e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df25470 .functor AND 32, L_000001de1df24f30, L_000001de1df8bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df252b0 .functor OR 32, L_000001de1df250f0, L_000001de1df25470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de1df254e0 .functor AND 32, L_000001de1df25390, v000001de1dee1440_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df25550 .functor OR 32, L_000001de1df252b0, L_000001de1df254e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de1df25da0 .functor AND 32, L_000001de1df251d0, L_000001de1df1dd10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df25c50 .functor OR 32, L_000001de1df25550, L_000001de1df25da0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de1dee80b0_0 .net *"_ivl_1", 0 0, L_000001de1df1d6d0;  1 drivers
v000001de1dee81f0_0 .net *"_ivl_13", 0 0, L_000001de1df1c870;  1 drivers
v000001de1dee8290_0 .net *"_ivl_14", 0 0, L_000001de1df24fa0;  1 drivers
v000001de1dee8650_0 .net *"_ivl_19", 0 0, L_000001de1df1e7b0;  1 drivers
v000001de1dee8790_0 .net *"_ivl_2", 0 0, L_000001de1df24de0;  1 drivers
v000001de1deebe00_0 .net *"_ivl_23", 0 0, L_000001de1df1d9f0;  1 drivers
v000001de1deeb540_0 .net *"_ivl_27", 0 0, L_000001de1df1e530;  1 drivers
v000001de1deeba40_0 .net *"_ivl_28", 0 0, L_000001de1df255c0;  1 drivers
v000001de1deec260_0 .net *"_ivl_33", 0 0, L_000001de1df1ccd0;  1 drivers
v000001de1deeb2c0_0 .net *"_ivl_37", 0 0, L_000001de1df1c2d0;  1 drivers
v000001de1deeb040_0 .net *"_ivl_40", 31 0, L_000001de1df250f0;  1 drivers
v000001de1deeb720_0 .net *"_ivl_42", 31 0, L_000001de1df25470;  1 drivers
v000001de1deec120_0 .net *"_ivl_44", 31 0, L_000001de1df252b0;  1 drivers
v000001de1deeb0e0_0 .net *"_ivl_46", 31 0, L_000001de1df254e0;  1 drivers
v000001de1deec300_0 .net *"_ivl_48", 31 0, L_000001de1df25550;  1 drivers
v000001de1deeb4a0_0 .net *"_ivl_50", 31 0, L_000001de1df25da0;  1 drivers
v000001de1deeb7c0_0 .net *"_ivl_7", 0 0, L_000001de1df1cc30;  1 drivers
v000001de1deecb20_0 .net *"_ivl_8", 0 0, L_000001de1df24ec0;  1 drivers
v000001de1deebd60_0 .net "ina", 31 0, v000001de1def26e0_0;  alias, 1 drivers
v000001de1deec940_0 .net "inb", 31 0, L_000001de1df8bd90;  alias, 1 drivers
v000001de1deeb5e0_0 .net "inc", 31 0, v000001de1dee1440_0;  alias, 1 drivers
v000001de1deeab40_0 .net "ind", 31 0, L_000001de1df1dd10;  alias, 1 drivers
v000001de1deeaf00_0 .net "out", 31 0, L_000001de1df25c50;  alias, 1 drivers
v000001de1deeac80_0 .net "s0", 31 0, L_000001de1df24d70;  1 drivers
v000001de1deecc60_0 .net "s1", 31 0, L_000001de1df24f30;  1 drivers
v000001de1deec9e0_0 .net "s2", 31 0, L_000001de1df25390;  1 drivers
v000001de1deeb220_0 .net "s3", 31 0, L_000001de1df251d0;  1 drivers
v000001de1deead20_0 .net "sel", 1 0, L_000001de1df1fb10;  alias, 1 drivers
L_000001de1df1d6d0 .part L_000001de1df1fb10, 1, 1;
LS_000001de1df1dc70_0_0 .concat [ 1 1 1 1], L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0;
LS_000001de1df1dc70_0_4 .concat [ 1 1 1 1], L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0;
LS_000001de1df1dc70_0_8 .concat [ 1 1 1 1], L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0;
LS_000001de1df1dc70_0_12 .concat [ 1 1 1 1], L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0;
LS_000001de1df1dc70_0_16 .concat [ 1 1 1 1], L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0;
LS_000001de1df1dc70_0_20 .concat [ 1 1 1 1], L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0;
LS_000001de1df1dc70_0_24 .concat [ 1 1 1 1], L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0;
LS_000001de1df1dc70_0_28 .concat [ 1 1 1 1], L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0, L_000001de1df24de0;
LS_000001de1df1dc70_1_0 .concat [ 4 4 4 4], LS_000001de1df1dc70_0_0, LS_000001de1df1dc70_0_4, LS_000001de1df1dc70_0_8, LS_000001de1df1dc70_0_12;
LS_000001de1df1dc70_1_4 .concat [ 4 4 4 4], LS_000001de1df1dc70_0_16, LS_000001de1df1dc70_0_20, LS_000001de1df1dc70_0_24, LS_000001de1df1dc70_0_28;
L_000001de1df1dc70 .concat [ 16 16 0 0], LS_000001de1df1dc70_1_0, LS_000001de1df1dc70_1_4;
L_000001de1df1cc30 .part L_000001de1df1fb10, 0, 1;
LS_000001de1df1def0_0_0 .concat [ 1 1 1 1], L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0;
LS_000001de1df1def0_0_4 .concat [ 1 1 1 1], L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0;
LS_000001de1df1def0_0_8 .concat [ 1 1 1 1], L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0;
LS_000001de1df1def0_0_12 .concat [ 1 1 1 1], L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0;
LS_000001de1df1def0_0_16 .concat [ 1 1 1 1], L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0;
LS_000001de1df1def0_0_20 .concat [ 1 1 1 1], L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0;
LS_000001de1df1def0_0_24 .concat [ 1 1 1 1], L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0;
LS_000001de1df1def0_0_28 .concat [ 1 1 1 1], L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0, L_000001de1df24ec0;
LS_000001de1df1def0_1_0 .concat [ 4 4 4 4], LS_000001de1df1def0_0_0, LS_000001de1df1def0_0_4, LS_000001de1df1def0_0_8, LS_000001de1df1def0_0_12;
LS_000001de1df1def0_1_4 .concat [ 4 4 4 4], LS_000001de1df1def0_0_16, LS_000001de1df1def0_0_20, LS_000001de1df1def0_0_24, LS_000001de1df1def0_0_28;
L_000001de1df1def0 .concat [ 16 16 0 0], LS_000001de1df1def0_1_0, LS_000001de1df1def0_1_4;
L_000001de1df1c870 .part L_000001de1df1fb10, 1, 1;
LS_000001de1df1c7d0_0_0 .concat [ 1 1 1 1], L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0;
LS_000001de1df1c7d0_0_4 .concat [ 1 1 1 1], L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0;
LS_000001de1df1c7d0_0_8 .concat [ 1 1 1 1], L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0;
LS_000001de1df1c7d0_0_12 .concat [ 1 1 1 1], L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0;
LS_000001de1df1c7d0_0_16 .concat [ 1 1 1 1], L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0;
LS_000001de1df1c7d0_0_20 .concat [ 1 1 1 1], L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0;
LS_000001de1df1c7d0_0_24 .concat [ 1 1 1 1], L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0;
LS_000001de1df1c7d0_0_28 .concat [ 1 1 1 1], L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0, L_000001de1df24fa0;
LS_000001de1df1c7d0_1_0 .concat [ 4 4 4 4], LS_000001de1df1c7d0_0_0, LS_000001de1df1c7d0_0_4, LS_000001de1df1c7d0_0_8, LS_000001de1df1c7d0_0_12;
LS_000001de1df1c7d0_1_4 .concat [ 4 4 4 4], LS_000001de1df1c7d0_0_16, LS_000001de1df1c7d0_0_20, LS_000001de1df1c7d0_0_24, LS_000001de1df1c7d0_0_28;
L_000001de1df1c7d0 .concat [ 16 16 0 0], LS_000001de1df1c7d0_1_0, LS_000001de1df1c7d0_1_4;
L_000001de1df1e7b0 .part L_000001de1df1fb10, 0, 1;
LS_000001de1df1d090_0_0 .concat [ 1 1 1 1], L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0;
LS_000001de1df1d090_0_4 .concat [ 1 1 1 1], L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0;
LS_000001de1df1d090_0_8 .concat [ 1 1 1 1], L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0;
LS_000001de1df1d090_0_12 .concat [ 1 1 1 1], L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0;
LS_000001de1df1d090_0_16 .concat [ 1 1 1 1], L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0;
LS_000001de1df1d090_0_20 .concat [ 1 1 1 1], L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0;
LS_000001de1df1d090_0_24 .concat [ 1 1 1 1], L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0;
LS_000001de1df1d090_0_28 .concat [ 1 1 1 1], L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0, L_000001de1df1e7b0;
LS_000001de1df1d090_1_0 .concat [ 4 4 4 4], LS_000001de1df1d090_0_0, LS_000001de1df1d090_0_4, LS_000001de1df1d090_0_8, LS_000001de1df1d090_0_12;
LS_000001de1df1d090_1_4 .concat [ 4 4 4 4], LS_000001de1df1d090_0_16, LS_000001de1df1d090_0_20, LS_000001de1df1d090_0_24, LS_000001de1df1d090_0_28;
L_000001de1df1d090 .concat [ 16 16 0 0], LS_000001de1df1d090_1_0, LS_000001de1df1d090_1_4;
L_000001de1df1d9f0 .part L_000001de1df1fb10, 1, 1;
LS_000001de1df1e030_0_0 .concat [ 1 1 1 1], L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0;
LS_000001de1df1e030_0_4 .concat [ 1 1 1 1], L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0;
LS_000001de1df1e030_0_8 .concat [ 1 1 1 1], L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0;
LS_000001de1df1e030_0_12 .concat [ 1 1 1 1], L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0;
LS_000001de1df1e030_0_16 .concat [ 1 1 1 1], L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0;
LS_000001de1df1e030_0_20 .concat [ 1 1 1 1], L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0;
LS_000001de1df1e030_0_24 .concat [ 1 1 1 1], L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0;
LS_000001de1df1e030_0_28 .concat [ 1 1 1 1], L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0, L_000001de1df1d9f0;
LS_000001de1df1e030_1_0 .concat [ 4 4 4 4], LS_000001de1df1e030_0_0, LS_000001de1df1e030_0_4, LS_000001de1df1e030_0_8, LS_000001de1df1e030_0_12;
LS_000001de1df1e030_1_4 .concat [ 4 4 4 4], LS_000001de1df1e030_0_16, LS_000001de1df1e030_0_20, LS_000001de1df1e030_0_24, LS_000001de1df1e030_0_28;
L_000001de1df1e030 .concat [ 16 16 0 0], LS_000001de1df1e030_1_0, LS_000001de1df1e030_1_4;
L_000001de1df1e530 .part L_000001de1df1fb10, 0, 1;
LS_000001de1df1d770_0_0 .concat [ 1 1 1 1], L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0;
LS_000001de1df1d770_0_4 .concat [ 1 1 1 1], L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0;
LS_000001de1df1d770_0_8 .concat [ 1 1 1 1], L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0;
LS_000001de1df1d770_0_12 .concat [ 1 1 1 1], L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0;
LS_000001de1df1d770_0_16 .concat [ 1 1 1 1], L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0;
LS_000001de1df1d770_0_20 .concat [ 1 1 1 1], L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0;
LS_000001de1df1d770_0_24 .concat [ 1 1 1 1], L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0;
LS_000001de1df1d770_0_28 .concat [ 1 1 1 1], L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0, L_000001de1df255c0;
LS_000001de1df1d770_1_0 .concat [ 4 4 4 4], LS_000001de1df1d770_0_0, LS_000001de1df1d770_0_4, LS_000001de1df1d770_0_8, LS_000001de1df1d770_0_12;
LS_000001de1df1d770_1_4 .concat [ 4 4 4 4], LS_000001de1df1d770_0_16, LS_000001de1df1d770_0_20, LS_000001de1df1d770_0_24, LS_000001de1df1d770_0_28;
L_000001de1df1d770 .concat [ 16 16 0 0], LS_000001de1df1d770_1_0, LS_000001de1df1d770_1_4;
L_000001de1df1ccd0 .part L_000001de1df1fb10, 1, 1;
LS_000001de1df1c4b0_0_0 .concat [ 1 1 1 1], L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0;
LS_000001de1df1c4b0_0_4 .concat [ 1 1 1 1], L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0;
LS_000001de1df1c4b0_0_8 .concat [ 1 1 1 1], L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0;
LS_000001de1df1c4b0_0_12 .concat [ 1 1 1 1], L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0;
LS_000001de1df1c4b0_0_16 .concat [ 1 1 1 1], L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0;
LS_000001de1df1c4b0_0_20 .concat [ 1 1 1 1], L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0;
LS_000001de1df1c4b0_0_24 .concat [ 1 1 1 1], L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0;
LS_000001de1df1c4b0_0_28 .concat [ 1 1 1 1], L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0, L_000001de1df1ccd0;
LS_000001de1df1c4b0_1_0 .concat [ 4 4 4 4], LS_000001de1df1c4b0_0_0, LS_000001de1df1c4b0_0_4, LS_000001de1df1c4b0_0_8, LS_000001de1df1c4b0_0_12;
LS_000001de1df1c4b0_1_4 .concat [ 4 4 4 4], LS_000001de1df1c4b0_0_16, LS_000001de1df1c4b0_0_20, LS_000001de1df1c4b0_0_24, LS_000001de1df1c4b0_0_28;
L_000001de1df1c4b0 .concat [ 16 16 0 0], LS_000001de1df1c4b0_1_0, LS_000001de1df1c4b0_1_4;
L_000001de1df1c2d0 .part L_000001de1df1fb10, 0, 1;
LS_000001de1df1c690_0_0 .concat [ 1 1 1 1], L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0;
LS_000001de1df1c690_0_4 .concat [ 1 1 1 1], L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0;
LS_000001de1df1c690_0_8 .concat [ 1 1 1 1], L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0;
LS_000001de1df1c690_0_12 .concat [ 1 1 1 1], L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0;
LS_000001de1df1c690_0_16 .concat [ 1 1 1 1], L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0;
LS_000001de1df1c690_0_20 .concat [ 1 1 1 1], L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0;
LS_000001de1df1c690_0_24 .concat [ 1 1 1 1], L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0;
LS_000001de1df1c690_0_28 .concat [ 1 1 1 1], L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0, L_000001de1df1c2d0;
LS_000001de1df1c690_1_0 .concat [ 4 4 4 4], LS_000001de1df1c690_0_0, LS_000001de1df1c690_0_4, LS_000001de1df1c690_0_8, LS_000001de1df1c690_0_12;
LS_000001de1df1c690_1_4 .concat [ 4 4 4 4], LS_000001de1df1c690_0_16, LS_000001de1df1c690_0_20, LS_000001de1df1c690_0_24, LS_000001de1df1c690_0_28;
L_000001de1df1c690 .concat [ 16 16 0 0], LS_000001de1df1c690_1_0, LS_000001de1df1c690_1_4;
S_000001de1dca8230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001de1dcf3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df24d70 .functor AND 32, L_000001de1df1dc70, L_000001de1df1def0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1dee8330_0 .net "in1", 31 0, L_000001de1df1dc70;  1 drivers
v000001de1dee86f0_0 .net "in2", 31 0, L_000001de1df1def0;  1 drivers
v000001de1dee79d0_0 .net "out", 31 0, L_000001de1df24d70;  alias, 1 drivers
S_000001de1dca83c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001de1dcf3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df24f30 .functor AND 32, L_000001de1df1c7d0, L_000001de1df1d090, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1dee7a70_0 .net "in1", 31 0, L_000001de1df1c7d0;  1 drivers
v000001de1dee7c50_0 .net "in2", 31 0, L_000001de1df1d090;  1 drivers
v000001de1dee7cf0_0 .net "out", 31 0, L_000001de1df24f30;  alias, 1 drivers
S_000001de1dce1570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001de1dcf3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df25390 .functor AND 32, L_000001de1df1e030, L_000001de1df1d770, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1dee8470_0 .net "in1", 31 0, L_000001de1df1e030;  1 drivers
v000001de1dee7d90_0 .net "in2", 31 0, L_000001de1df1d770;  1 drivers
v000001de1dee7e30_0 .net "out", 31 0, L_000001de1df25390;  alias, 1 drivers
S_000001de1deea390 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001de1dcf3300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df251d0 .functor AND 32, L_000001de1df1c4b0, L_000001de1df1c690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1dee85b0_0 .net "in1", 31 0, L_000001de1df1c4b0;  1 drivers
v000001de1dee7ed0_0 .net "in2", 31 0, L_000001de1df1c690;  1 drivers
v000001de1dee7f70_0 .net "out", 31 0, L_000001de1df251d0;  alias, 1 drivers
S_000001de1deea200 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001de1dcf3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001de1de69ed0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001de1df25cc0 .functor NOT 1, L_000001de1df1d810, C4<0>, C4<0>, C4<0>;
L_000001de1df25e80 .functor NOT 1, L_000001de1df1e210, C4<0>, C4<0>, C4<0>;
L_000001de1df25e10 .functor NOT 1, L_000001de1df1cd70, C4<0>, C4<0>, C4<0>;
L_000001de1de5fc80 .functor NOT 1, L_000001de1df1d1d0, C4<0>, C4<0>, C4<0>;
L_000001de1df8b9a0 .functor AND 32, L_000001de1df25d30, v000001de1def14c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df8a5f0 .functor AND 32, L_000001de1df25ef0, L_000001de1df8bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df8b690 .functor OR 32, L_000001de1df8b9a0, L_000001de1df8a5f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de1df8ba80 .functor AND 32, L_000001de1df25f60, v000001de1dee1440_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df8ab30 .functor OR 32, L_000001de1df8b690, L_000001de1df8ba80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de1df8aac0 .functor AND 32, L_000001de1df8ba10, L_000001de1df1dd10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df8a350 .functor OR 32, L_000001de1df8ab30, L_000001de1df8aac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de1deebcc0_0 .net *"_ivl_1", 0 0, L_000001de1df1d810;  1 drivers
v000001de1deecf80_0 .net *"_ivl_13", 0 0, L_000001de1df1cd70;  1 drivers
v000001de1deea960_0 .net *"_ivl_14", 0 0, L_000001de1df25e10;  1 drivers
v000001de1deea8c0_0 .net *"_ivl_19", 0 0, L_000001de1df1df90;  1 drivers
v000001de1deebc20_0 .net *"_ivl_2", 0 0, L_000001de1df25cc0;  1 drivers
v000001de1deeaa00_0 .net *"_ivl_23", 0 0, L_000001de1df1ddb0;  1 drivers
v000001de1deeaaa0_0 .net *"_ivl_27", 0 0, L_000001de1df1d1d0;  1 drivers
v000001de1deeb860_0 .net *"_ivl_28", 0 0, L_000001de1de5fc80;  1 drivers
v000001de1deeb9a0_0 .net *"_ivl_33", 0 0, L_000001de1df1e350;  1 drivers
v000001de1deebae0_0 .net *"_ivl_37", 0 0, L_000001de1df1c370;  1 drivers
v000001de1deecd00_0 .net *"_ivl_40", 31 0, L_000001de1df8b9a0;  1 drivers
v000001de1deebb80_0 .net *"_ivl_42", 31 0, L_000001de1df8a5f0;  1 drivers
v000001de1deebea0_0 .net *"_ivl_44", 31 0, L_000001de1df8b690;  1 drivers
v000001de1deece40_0 .net *"_ivl_46", 31 0, L_000001de1df8ba80;  1 drivers
v000001de1deecda0_0 .net *"_ivl_48", 31 0, L_000001de1df8ab30;  1 drivers
v000001de1deec1c0_0 .net *"_ivl_50", 31 0, L_000001de1df8aac0;  1 drivers
v000001de1deeb180_0 .net *"_ivl_7", 0 0, L_000001de1df1e210;  1 drivers
v000001de1deeadc0_0 .net *"_ivl_8", 0 0, L_000001de1df25e80;  1 drivers
v000001de1deec3a0_0 .net "ina", 31 0, v000001de1def14c0_0;  alias, 1 drivers
v000001de1deec620_0 .net "inb", 31 0, L_000001de1df8bd90;  alias, 1 drivers
v000001de1deec4e0_0 .net "inc", 31 0, v000001de1dee1440_0;  alias, 1 drivers
v000001de1deebf40_0 .net "ind", 31 0, L_000001de1df1dd10;  alias, 1 drivers
v000001de1deebfe0_0 .net "out", 31 0, L_000001de1df8a350;  alias, 1 drivers
v000001de1deeafa0_0 .net "s0", 31 0, L_000001de1df25d30;  1 drivers
v000001de1deec080_0 .net "s1", 31 0, L_000001de1df25ef0;  1 drivers
v000001de1deec580_0 .net "s2", 31 0, L_000001de1df25f60;  1 drivers
v000001de1deec440_0 .net "s3", 31 0, L_000001de1df8ba10;  1 drivers
v000001de1deec760_0 .net "sel", 1 0, L_000001de1df233f0;  alias, 1 drivers
L_000001de1df1d810 .part L_000001de1df233f0, 1, 1;
LS_000001de1df1c730_0_0 .concat [ 1 1 1 1], L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0;
LS_000001de1df1c730_0_4 .concat [ 1 1 1 1], L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0;
LS_000001de1df1c730_0_8 .concat [ 1 1 1 1], L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0;
LS_000001de1df1c730_0_12 .concat [ 1 1 1 1], L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0;
LS_000001de1df1c730_0_16 .concat [ 1 1 1 1], L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0;
LS_000001de1df1c730_0_20 .concat [ 1 1 1 1], L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0;
LS_000001de1df1c730_0_24 .concat [ 1 1 1 1], L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0;
LS_000001de1df1c730_0_28 .concat [ 1 1 1 1], L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0, L_000001de1df25cc0;
LS_000001de1df1c730_1_0 .concat [ 4 4 4 4], LS_000001de1df1c730_0_0, LS_000001de1df1c730_0_4, LS_000001de1df1c730_0_8, LS_000001de1df1c730_0_12;
LS_000001de1df1c730_1_4 .concat [ 4 4 4 4], LS_000001de1df1c730_0_16, LS_000001de1df1c730_0_20, LS_000001de1df1c730_0_24, LS_000001de1df1c730_0_28;
L_000001de1df1c730 .concat [ 16 16 0 0], LS_000001de1df1c730_1_0, LS_000001de1df1c730_1_4;
L_000001de1df1e210 .part L_000001de1df233f0, 0, 1;
LS_000001de1df1da90_0_0 .concat [ 1 1 1 1], L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80;
LS_000001de1df1da90_0_4 .concat [ 1 1 1 1], L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80;
LS_000001de1df1da90_0_8 .concat [ 1 1 1 1], L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80;
LS_000001de1df1da90_0_12 .concat [ 1 1 1 1], L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80;
LS_000001de1df1da90_0_16 .concat [ 1 1 1 1], L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80;
LS_000001de1df1da90_0_20 .concat [ 1 1 1 1], L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80;
LS_000001de1df1da90_0_24 .concat [ 1 1 1 1], L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80;
LS_000001de1df1da90_0_28 .concat [ 1 1 1 1], L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80, L_000001de1df25e80;
LS_000001de1df1da90_1_0 .concat [ 4 4 4 4], LS_000001de1df1da90_0_0, LS_000001de1df1da90_0_4, LS_000001de1df1da90_0_8, LS_000001de1df1da90_0_12;
LS_000001de1df1da90_1_4 .concat [ 4 4 4 4], LS_000001de1df1da90_0_16, LS_000001de1df1da90_0_20, LS_000001de1df1da90_0_24, LS_000001de1df1da90_0_28;
L_000001de1df1da90 .concat [ 16 16 0 0], LS_000001de1df1da90_1_0, LS_000001de1df1da90_1_4;
L_000001de1df1cd70 .part L_000001de1df233f0, 1, 1;
LS_000001de1df1c190_0_0 .concat [ 1 1 1 1], L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10;
LS_000001de1df1c190_0_4 .concat [ 1 1 1 1], L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10;
LS_000001de1df1c190_0_8 .concat [ 1 1 1 1], L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10;
LS_000001de1df1c190_0_12 .concat [ 1 1 1 1], L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10;
LS_000001de1df1c190_0_16 .concat [ 1 1 1 1], L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10;
LS_000001de1df1c190_0_20 .concat [ 1 1 1 1], L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10;
LS_000001de1df1c190_0_24 .concat [ 1 1 1 1], L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10;
LS_000001de1df1c190_0_28 .concat [ 1 1 1 1], L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10, L_000001de1df25e10;
LS_000001de1df1c190_1_0 .concat [ 4 4 4 4], LS_000001de1df1c190_0_0, LS_000001de1df1c190_0_4, LS_000001de1df1c190_0_8, LS_000001de1df1c190_0_12;
LS_000001de1df1c190_1_4 .concat [ 4 4 4 4], LS_000001de1df1c190_0_16, LS_000001de1df1c190_0_20, LS_000001de1df1c190_0_24, LS_000001de1df1c190_0_28;
L_000001de1df1c190 .concat [ 16 16 0 0], LS_000001de1df1c190_1_0, LS_000001de1df1c190_1_4;
L_000001de1df1df90 .part L_000001de1df233f0, 0, 1;
LS_000001de1df1cb90_0_0 .concat [ 1 1 1 1], L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90;
LS_000001de1df1cb90_0_4 .concat [ 1 1 1 1], L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90;
LS_000001de1df1cb90_0_8 .concat [ 1 1 1 1], L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90;
LS_000001de1df1cb90_0_12 .concat [ 1 1 1 1], L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90;
LS_000001de1df1cb90_0_16 .concat [ 1 1 1 1], L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90;
LS_000001de1df1cb90_0_20 .concat [ 1 1 1 1], L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90;
LS_000001de1df1cb90_0_24 .concat [ 1 1 1 1], L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90;
LS_000001de1df1cb90_0_28 .concat [ 1 1 1 1], L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90, L_000001de1df1df90;
LS_000001de1df1cb90_1_0 .concat [ 4 4 4 4], LS_000001de1df1cb90_0_0, LS_000001de1df1cb90_0_4, LS_000001de1df1cb90_0_8, LS_000001de1df1cb90_0_12;
LS_000001de1df1cb90_1_4 .concat [ 4 4 4 4], LS_000001de1df1cb90_0_16, LS_000001de1df1cb90_0_20, LS_000001de1df1cb90_0_24, LS_000001de1df1cb90_0_28;
L_000001de1df1cb90 .concat [ 16 16 0 0], LS_000001de1df1cb90_1_0, LS_000001de1df1cb90_1_4;
L_000001de1df1ddb0 .part L_000001de1df233f0, 1, 1;
LS_000001de1df1d8b0_0_0 .concat [ 1 1 1 1], L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0;
LS_000001de1df1d8b0_0_4 .concat [ 1 1 1 1], L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0;
LS_000001de1df1d8b0_0_8 .concat [ 1 1 1 1], L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0;
LS_000001de1df1d8b0_0_12 .concat [ 1 1 1 1], L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0;
LS_000001de1df1d8b0_0_16 .concat [ 1 1 1 1], L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0;
LS_000001de1df1d8b0_0_20 .concat [ 1 1 1 1], L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0;
LS_000001de1df1d8b0_0_24 .concat [ 1 1 1 1], L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0;
LS_000001de1df1d8b0_0_28 .concat [ 1 1 1 1], L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0, L_000001de1df1ddb0;
LS_000001de1df1d8b0_1_0 .concat [ 4 4 4 4], LS_000001de1df1d8b0_0_0, LS_000001de1df1d8b0_0_4, LS_000001de1df1d8b0_0_8, LS_000001de1df1d8b0_0_12;
LS_000001de1df1d8b0_1_4 .concat [ 4 4 4 4], LS_000001de1df1d8b0_0_16, LS_000001de1df1d8b0_0_20, LS_000001de1df1d8b0_0_24, LS_000001de1df1d8b0_0_28;
L_000001de1df1d8b0 .concat [ 16 16 0 0], LS_000001de1df1d8b0_1_0, LS_000001de1df1d8b0_1_4;
L_000001de1df1d1d0 .part L_000001de1df233f0, 0, 1;
LS_000001de1df1e2b0_0_0 .concat [ 1 1 1 1], L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80;
LS_000001de1df1e2b0_0_4 .concat [ 1 1 1 1], L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80;
LS_000001de1df1e2b0_0_8 .concat [ 1 1 1 1], L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80;
LS_000001de1df1e2b0_0_12 .concat [ 1 1 1 1], L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80;
LS_000001de1df1e2b0_0_16 .concat [ 1 1 1 1], L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80;
LS_000001de1df1e2b0_0_20 .concat [ 1 1 1 1], L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80;
LS_000001de1df1e2b0_0_24 .concat [ 1 1 1 1], L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80;
LS_000001de1df1e2b0_0_28 .concat [ 1 1 1 1], L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80, L_000001de1de5fc80;
LS_000001de1df1e2b0_1_0 .concat [ 4 4 4 4], LS_000001de1df1e2b0_0_0, LS_000001de1df1e2b0_0_4, LS_000001de1df1e2b0_0_8, LS_000001de1df1e2b0_0_12;
LS_000001de1df1e2b0_1_4 .concat [ 4 4 4 4], LS_000001de1df1e2b0_0_16, LS_000001de1df1e2b0_0_20, LS_000001de1df1e2b0_0_24, LS_000001de1df1e2b0_0_28;
L_000001de1df1e2b0 .concat [ 16 16 0 0], LS_000001de1df1e2b0_1_0, LS_000001de1df1e2b0_1_4;
L_000001de1df1e350 .part L_000001de1df233f0, 1, 1;
LS_000001de1df1c910_0_0 .concat [ 1 1 1 1], L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350;
LS_000001de1df1c910_0_4 .concat [ 1 1 1 1], L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350;
LS_000001de1df1c910_0_8 .concat [ 1 1 1 1], L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350;
LS_000001de1df1c910_0_12 .concat [ 1 1 1 1], L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350;
LS_000001de1df1c910_0_16 .concat [ 1 1 1 1], L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350;
LS_000001de1df1c910_0_20 .concat [ 1 1 1 1], L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350;
LS_000001de1df1c910_0_24 .concat [ 1 1 1 1], L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350;
LS_000001de1df1c910_0_28 .concat [ 1 1 1 1], L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350, L_000001de1df1e350;
LS_000001de1df1c910_1_0 .concat [ 4 4 4 4], LS_000001de1df1c910_0_0, LS_000001de1df1c910_0_4, LS_000001de1df1c910_0_8, LS_000001de1df1c910_0_12;
LS_000001de1df1c910_1_4 .concat [ 4 4 4 4], LS_000001de1df1c910_0_16, LS_000001de1df1c910_0_20, LS_000001de1df1c910_0_24, LS_000001de1df1c910_0_28;
L_000001de1df1c910 .concat [ 16 16 0 0], LS_000001de1df1c910_1_0, LS_000001de1df1c910_1_4;
L_000001de1df1c370 .part L_000001de1df233f0, 0, 1;
LS_000001de1df1c9b0_0_0 .concat [ 1 1 1 1], L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370;
LS_000001de1df1c9b0_0_4 .concat [ 1 1 1 1], L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370;
LS_000001de1df1c9b0_0_8 .concat [ 1 1 1 1], L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370;
LS_000001de1df1c9b0_0_12 .concat [ 1 1 1 1], L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370;
LS_000001de1df1c9b0_0_16 .concat [ 1 1 1 1], L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370;
LS_000001de1df1c9b0_0_20 .concat [ 1 1 1 1], L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370;
LS_000001de1df1c9b0_0_24 .concat [ 1 1 1 1], L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370;
LS_000001de1df1c9b0_0_28 .concat [ 1 1 1 1], L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370, L_000001de1df1c370;
LS_000001de1df1c9b0_1_0 .concat [ 4 4 4 4], LS_000001de1df1c9b0_0_0, LS_000001de1df1c9b0_0_4, LS_000001de1df1c9b0_0_8, LS_000001de1df1c9b0_0_12;
LS_000001de1df1c9b0_1_4 .concat [ 4 4 4 4], LS_000001de1df1c9b0_0_16, LS_000001de1df1c9b0_0_20, LS_000001de1df1c9b0_0_24, LS_000001de1df1c9b0_0_28;
L_000001de1df1c9b0 .concat [ 16 16 0 0], LS_000001de1df1c9b0_1_0, LS_000001de1df1c9b0_1_4;
S_000001de1deea6b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001de1deea200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df25d30 .functor AND 32, L_000001de1df1c730, L_000001de1df1da90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1deeb680_0 .net "in1", 31 0, L_000001de1df1c730;  1 drivers
v000001de1deec800_0 .net "in2", 31 0, L_000001de1df1da90;  1 drivers
v000001de1deeb400_0 .net "out", 31 0, L_000001de1df25d30;  alias, 1 drivers
S_000001de1dee98a0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001de1deea200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df25ef0 .functor AND 32, L_000001de1df1c190, L_000001de1df1cb90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1deeabe0_0 .net "in1", 31 0, L_000001de1df1c190;  1 drivers
v000001de1deeb360_0 .net "in2", 31 0, L_000001de1df1cb90;  1 drivers
v000001de1deec8a0_0 .net "out", 31 0, L_000001de1df25ef0;  alias, 1 drivers
S_000001de1dee9a30 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001de1deea200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df25f60 .functor AND 32, L_000001de1df1d8b0, L_000001de1df1e2b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1deed020_0 .net "in1", 31 0, L_000001de1df1d8b0;  1 drivers
v000001de1deecee0_0 .net "in2", 31 0, L_000001de1df1e2b0;  1 drivers
v000001de1deecbc0_0 .net "out", 31 0, L_000001de1df25f60;  alias, 1 drivers
S_000001de1dee9bc0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001de1deea200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df8ba10 .functor AND 32, L_000001de1df1c910, L_000001de1df1c9b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1deeb900_0 .net "in1", 31 0, L_000001de1df1c910;  1 drivers
v000001de1deeae60_0 .net "in2", 31 0, L_000001de1df1c9b0;  1 drivers
v000001de1deec6c0_0 .net "out", 31 0, L_000001de1df8ba10;  alias, 1 drivers
S_000001de1dee9d50 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001de1dcf3170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001de1de6a0d0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001de1df8b5b0 .functor NOT 1, L_000001de1df1db30, C4<0>, C4<0>, C4<0>;
L_000001de1df8a7b0 .functor NOT 1, L_000001de1df1caf0, C4<0>, C4<0>, C4<0>;
L_000001de1df8a040 .functor NOT 1, L_000001de1df1e670, C4<0>, C4<0>, C4<0>;
L_000001de1df8baf0 .functor NOT 1, L_000001de1df1ce10, C4<0>, C4<0>, C4<0>;
L_000001de1df8a190 .functor AND 32, L_000001de1df8b540, v000001de1def28c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df89f60 .functor AND 32, L_000001de1df8af90, L_000001de1df8bd90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df8b700 .functor OR 32, L_000001de1df8a190, L_000001de1df89f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de1df8b850 .functor AND 32, L_000001de1df8b310, v000001de1dee1440_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df89fd0 .functor OR 32, L_000001de1df8b700, L_000001de1df8b850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de1df8aba0 .functor AND 32, L_000001de1df8b380, L_000001de1df1dd10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df8b070 .functor OR 32, L_000001de1df89fd0, L_000001de1df8aba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de1deed840_0 .net *"_ivl_1", 0 0, L_000001de1df1db30;  1 drivers
v000001de1deee560_0 .net *"_ivl_13", 0 0, L_000001de1df1e670;  1 drivers
v000001de1deedde0_0 .net *"_ivl_14", 0 0, L_000001de1df8a040;  1 drivers
v000001de1deee600_0 .net *"_ivl_19", 0 0, L_000001de1df1e170;  1 drivers
v000001de1deee2e0_0 .net *"_ivl_2", 0 0, L_000001de1df8b5b0;  1 drivers
v000001de1deed980_0 .net *"_ivl_23", 0 0, L_000001de1df1e710;  1 drivers
v000001de1deee6a0_0 .net *"_ivl_27", 0 0, L_000001de1df1ce10;  1 drivers
v000001de1deee740_0 .net *"_ivl_28", 0 0, L_000001de1df8baf0;  1 drivers
v000001de1deed340_0 .net *"_ivl_33", 0 0, L_000001de1df1ceb0;  1 drivers
v000001de1deed160_0 .net *"_ivl_37", 0 0, L_000001de1df1d130;  1 drivers
v000001de1deed3e0_0 .net *"_ivl_40", 31 0, L_000001de1df8a190;  1 drivers
v000001de1deed200_0 .net *"_ivl_42", 31 0, L_000001de1df89f60;  1 drivers
v000001de1deed520_0 .net *"_ivl_44", 31 0, L_000001de1df8b700;  1 drivers
v000001de1deed700_0 .net *"_ivl_46", 31 0, L_000001de1df8b850;  1 drivers
v000001de1deeda20_0 .net *"_ivl_48", 31 0, L_000001de1df89fd0;  1 drivers
v000001de1deede80_0 .net *"_ivl_50", 31 0, L_000001de1df8aba0;  1 drivers
v000001de1deedac0_0 .net *"_ivl_7", 0 0, L_000001de1df1caf0;  1 drivers
v000001de1deedb60_0 .net *"_ivl_8", 0 0, L_000001de1df8a7b0;  1 drivers
v000001de1deee100_0 .net "ina", 31 0, v000001de1def28c0_0;  alias, 1 drivers
v000001de1deedc00_0 .net "inb", 31 0, L_000001de1df8bd90;  alias, 1 drivers
v000001de1deee240_0 .net "inc", 31 0, v000001de1dee1440_0;  alias, 1 drivers
v000001de1deedca0_0 .net "ind", 31 0, L_000001de1df1dd10;  alias, 1 drivers
v000001de1deee1a0_0 .net "out", 31 0, L_000001de1df8b070;  alias, 1 drivers
v000001de1deedd40_0 .net "s0", 31 0, L_000001de1df8b540;  1 drivers
v000001de1deedf20_0 .net "s1", 31 0, L_000001de1df8af90;  1 drivers
v000001de1deedfc0_0 .net "s2", 31 0, L_000001de1df8b310;  1 drivers
v000001de1def19c0_0 .net "s3", 31 0, L_000001de1df8b380;  1 drivers
v000001de1def2f00_0 .net "sel", 1 0, L_000001de1df22310;  alias, 1 drivers
L_000001de1df1db30 .part L_000001de1df22310, 1, 1;
LS_000001de1df1ca50_0_0 .concat [ 1 1 1 1], L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0;
LS_000001de1df1ca50_0_4 .concat [ 1 1 1 1], L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0;
LS_000001de1df1ca50_0_8 .concat [ 1 1 1 1], L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0;
LS_000001de1df1ca50_0_12 .concat [ 1 1 1 1], L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0;
LS_000001de1df1ca50_0_16 .concat [ 1 1 1 1], L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0;
LS_000001de1df1ca50_0_20 .concat [ 1 1 1 1], L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0;
LS_000001de1df1ca50_0_24 .concat [ 1 1 1 1], L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0;
LS_000001de1df1ca50_0_28 .concat [ 1 1 1 1], L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0, L_000001de1df8b5b0;
LS_000001de1df1ca50_1_0 .concat [ 4 4 4 4], LS_000001de1df1ca50_0_0, LS_000001de1df1ca50_0_4, LS_000001de1df1ca50_0_8, LS_000001de1df1ca50_0_12;
LS_000001de1df1ca50_1_4 .concat [ 4 4 4 4], LS_000001de1df1ca50_0_16, LS_000001de1df1ca50_0_20, LS_000001de1df1ca50_0_24, LS_000001de1df1ca50_0_28;
L_000001de1df1ca50 .concat [ 16 16 0 0], LS_000001de1df1ca50_1_0, LS_000001de1df1ca50_1_4;
L_000001de1df1caf0 .part L_000001de1df22310, 0, 1;
LS_000001de1df1d950_0_0 .concat [ 1 1 1 1], L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0;
LS_000001de1df1d950_0_4 .concat [ 1 1 1 1], L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0;
LS_000001de1df1d950_0_8 .concat [ 1 1 1 1], L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0;
LS_000001de1df1d950_0_12 .concat [ 1 1 1 1], L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0;
LS_000001de1df1d950_0_16 .concat [ 1 1 1 1], L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0;
LS_000001de1df1d950_0_20 .concat [ 1 1 1 1], L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0;
LS_000001de1df1d950_0_24 .concat [ 1 1 1 1], L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0;
LS_000001de1df1d950_0_28 .concat [ 1 1 1 1], L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0, L_000001de1df8a7b0;
LS_000001de1df1d950_1_0 .concat [ 4 4 4 4], LS_000001de1df1d950_0_0, LS_000001de1df1d950_0_4, LS_000001de1df1d950_0_8, LS_000001de1df1d950_0_12;
LS_000001de1df1d950_1_4 .concat [ 4 4 4 4], LS_000001de1df1d950_0_16, LS_000001de1df1d950_0_20, LS_000001de1df1d950_0_24, LS_000001de1df1d950_0_28;
L_000001de1df1d950 .concat [ 16 16 0 0], LS_000001de1df1d950_1_0, LS_000001de1df1d950_1_4;
L_000001de1df1e670 .part L_000001de1df22310, 1, 1;
LS_000001de1df1e3f0_0_0 .concat [ 1 1 1 1], L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040;
LS_000001de1df1e3f0_0_4 .concat [ 1 1 1 1], L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040;
LS_000001de1df1e3f0_0_8 .concat [ 1 1 1 1], L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040;
LS_000001de1df1e3f0_0_12 .concat [ 1 1 1 1], L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040;
LS_000001de1df1e3f0_0_16 .concat [ 1 1 1 1], L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040;
LS_000001de1df1e3f0_0_20 .concat [ 1 1 1 1], L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040;
LS_000001de1df1e3f0_0_24 .concat [ 1 1 1 1], L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040;
LS_000001de1df1e3f0_0_28 .concat [ 1 1 1 1], L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040, L_000001de1df8a040;
LS_000001de1df1e3f0_1_0 .concat [ 4 4 4 4], LS_000001de1df1e3f0_0_0, LS_000001de1df1e3f0_0_4, LS_000001de1df1e3f0_0_8, LS_000001de1df1e3f0_0_12;
LS_000001de1df1e3f0_1_4 .concat [ 4 4 4 4], LS_000001de1df1e3f0_0_16, LS_000001de1df1e3f0_0_20, LS_000001de1df1e3f0_0_24, LS_000001de1df1e3f0_0_28;
L_000001de1df1e3f0 .concat [ 16 16 0 0], LS_000001de1df1e3f0_1_0, LS_000001de1df1e3f0_1_4;
L_000001de1df1e170 .part L_000001de1df22310, 0, 1;
LS_000001de1df1e0d0_0_0 .concat [ 1 1 1 1], L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170;
LS_000001de1df1e0d0_0_4 .concat [ 1 1 1 1], L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170;
LS_000001de1df1e0d0_0_8 .concat [ 1 1 1 1], L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170;
LS_000001de1df1e0d0_0_12 .concat [ 1 1 1 1], L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170;
LS_000001de1df1e0d0_0_16 .concat [ 1 1 1 1], L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170;
LS_000001de1df1e0d0_0_20 .concat [ 1 1 1 1], L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170;
LS_000001de1df1e0d0_0_24 .concat [ 1 1 1 1], L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170;
LS_000001de1df1e0d0_0_28 .concat [ 1 1 1 1], L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170, L_000001de1df1e170;
LS_000001de1df1e0d0_1_0 .concat [ 4 4 4 4], LS_000001de1df1e0d0_0_0, LS_000001de1df1e0d0_0_4, LS_000001de1df1e0d0_0_8, LS_000001de1df1e0d0_0_12;
LS_000001de1df1e0d0_1_4 .concat [ 4 4 4 4], LS_000001de1df1e0d0_0_16, LS_000001de1df1e0d0_0_20, LS_000001de1df1e0d0_0_24, LS_000001de1df1e0d0_0_28;
L_000001de1df1e0d0 .concat [ 16 16 0 0], LS_000001de1df1e0d0_1_0, LS_000001de1df1e0d0_1_4;
L_000001de1df1e710 .part L_000001de1df22310, 1, 1;
LS_000001de1df1e490_0_0 .concat [ 1 1 1 1], L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710;
LS_000001de1df1e490_0_4 .concat [ 1 1 1 1], L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710;
LS_000001de1df1e490_0_8 .concat [ 1 1 1 1], L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710;
LS_000001de1df1e490_0_12 .concat [ 1 1 1 1], L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710;
LS_000001de1df1e490_0_16 .concat [ 1 1 1 1], L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710;
LS_000001de1df1e490_0_20 .concat [ 1 1 1 1], L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710;
LS_000001de1df1e490_0_24 .concat [ 1 1 1 1], L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710;
LS_000001de1df1e490_0_28 .concat [ 1 1 1 1], L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710, L_000001de1df1e710;
LS_000001de1df1e490_1_0 .concat [ 4 4 4 4], LS_000001de1df1e490_0_0, LS_000001de1df1e490_0_4, LS_000001de1df1e490_0_8, LS_000001de1df1e490_0_12;
LS_000001de1df1e490_1_4 .concat [ 4 4 4 4], LS_000001de1df1e490_0_16, LS_000001de1df1e490_0_20, LS_000001de1df1e490_0_24, LS_000001de1df1e490_0_28;
L_000001de1df1e490 .concat [ 16 16 0 0], LS_000001de1df1e490_1_0, LS_000001de1df1e490_1_4;
L_000001de1df1ce10 .part L_000001de1df22310, 0, 1;
LS_000001de1df1c230_0_0 .concat [ 1 1 1 1], L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0;
LS_000001de1df1c230_0_4 .concat [ 1 1 1 1], L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0;
LS_000001de1df1c230_0_8 .concat [ 1 1 1 1], L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0;
LS_000001de1df1c230_0_12 .concat [ 1 1 1 1], L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0;
LS_000001de1df1c230_0_16 .concat [ 1 1 1 1], L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0;
LS_000001de1df1c230_0_20 .concat [ 1 1 1 1], L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0;
LS_000001de1df1c230_0_24 .concat [ 1 1 1 1], L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0;
LS_000001de1df1c230_0_28 .concat [ 1 1 1 1], L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0, L_000001de1df8baf0;
LS_000001de1df1c230_1_0 .concat [ 4 4 4 4], LS_000001de1df1c230_0_0, LS_000001de1df1c230_0_4, LS_000001de1df1c230_0_8, LS_000001de1df1c230_0_12;
LS_000001de1df1c230_1_4 .concat [ 4 4 4 4], LS_000001de1df1c230_0_16, LS_000001de1df1c230_0_20, LS_000001de1df1c230_0_24, LS_000001de1df1c230_0_28;
L_000001de1df1c230 .concat [ 16 16 0 0], LS_000001de1df1c230_1_0, LS_000001de1df1c230_1_4;
L_000001de1df1ceb0 .part L_000001de1df22310, 1, 1;
LS_000001de1df1e5d0_0_0 .concat [ 1 1 1 1], L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0;
LS_000001de1df1e5d0_0_4 .concat [ 1 1 1 1], L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0;
LS_000001de1df1e5d0_0_8 .concat [ 1 1 1 1], L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0;
LS_000001de1df1e5d0_0_12 .concat [ 1 1 1 1], L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0;
LS_000001de1df1e5d0_0_16 .concat [ 1 1 1 1], L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0;
LS_000001de1df1e5d0_0_20 .concat [ 1 1 1 1], L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0;
LS_000001de1df1e5d0_0_24 .concat [ 1 1 1 1], L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0;
LS_000001de1df1e5d0_0_28 .concat [ 1 1 1 1], L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0, L_000001de1df1ceb0;
LS_000001de1df1e5d0_1_0 .concat [ 4 4 4 4], LS_000001de1df1e5d0_0_0, LS_000001de1df1e5d0_0_4, LS_000001de1df1e5d0_0_8, LS_000001de1df1e5d0_0_12;
LS_000001de1df1e5d0_1_4 .concat [ 4 4 4 4], LS_000001de1df1e5d0_0_16, LS_000001de1df1e5d0_0_20, LS_000001de1df1e5d0_0_24, LS_000001de1df1e5d0_0_28;
L_000001de1df1e5d0 .concat [ 16 16 0 0], LS_000001de1df1e5d0_1_0, LS_000001de1df1e5d0_1_4;
L_000001de1df1d130 .part L_000001de1df22310, 0, 1;
LS_000001de1df1cf50_0_0 .concat [ 1 1 1 1], L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130;
LS_000001de1df1cf50_0_4 .concat [ 1 1 1 1], L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130;
LS_000001de1df1cf50_0_8 .concat [ 1 1 1 1], L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130;
LS_000001de1df1cf50_0_12 .concat [ 1 1 1 1], L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130;
LS_000001de1df1cf50_0_16 .concat [ 1 1 1 1], L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130;
LS_000001de1df1cf50_0_20 .concat [ 1 1 1 1], L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130;
LS_000001de1df1cf50_0_24 .concat [ 1 1 1 1], L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130;
LS_000001de1df1cf50_0_28 .concat [ 1 1 1 1], L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130, L_000001de1df1d130;
LS_000001de1df1cf50_1_0 .concat [ 4 4 4 4], LS_000001de1df1cf50_0_0, LS_000001de1df1cf50_0_4, LS_000001de1df1cf50_0_8, LS_000001de1df1cf50_0_12;
LS_000001de1df1cf50_1_4 .concat [ 4 4 4 4], LS_000001de1df1cf50_0_16, LS_000001de1df1cf50_0_20, LS_000001de1df1cf50_0_24, LS_000001de1df1cf50_0_28;
L_000001de1df1cf50 .concat [ 16 16 0 0], LS_000001de1df1cf50_1_0, LS_000001de1df1cf50_1_4;
S_000001de1deea520 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001de1dee9d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df8b540 .functor AND 32, L_000001de1df1ca50, L_000001de1df1d950, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1deeca80_0 .net "in1", 31 0, L_000001de1df1ca50;  1 drivers
v000001de1deed660_0 .net "in2", 31 0, L_000001de1df1d950;  1 drivers
v000001de1deee380_0 .net "out", 31 0, L_000001de1df8b540;  alias, 1 drivers
S_000001de1dee9ee0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001de1dee9d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df8af90 .functor AND 32, L_000001de1df1e3f0, L_000001de1df1e0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1deed2a0_0 .net "in1", 31 0, L_000001de1df1e3f0;  1 drivers
v000001de1deee420_0 .net "in2", 31 0, L_000001de1df1e0d0;  1 drivers
v000001de1deed480_0 .net "out", 31 0, L_000001de1df8af90;  alias, 1 drivers
S_000001de1deea070 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001de1dee9d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df8b310 .functor AND 32, L_000001de1df1e490, L_000001de1df1c230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1deed7a0_0 .net "in1", 31 0, L_000001de1df1e490;  1 drivers
v000001de1deed5c0_0 .net "in2", 31 0, L_000001de1df1c230;  1 drivers
v000001de1deed0c0_0 .net "out", 31 0, L_000001de1df8b310;  alias, 1 drivers
S_000001de1deefb80 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001de1dee9d50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001de1df8b380 .functor AND 32, L_000001de1df1e5d0, L_000001de1df1cf50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001de1deee4c0_0 .net "in1", 31 0, L_000001de1df1e5d0;  1 drivers
v000001de1deee060_0 .net "in2", 31 0, L_000001de1df1cf50;  1 drivers
v000001de1deed8e0_0 .net "out", 31 0, L_000001de1df8b380;  alias, 1 drivers
S_000001de1def0670 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001de1def4890 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1def48c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1def4900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1def4938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1def4970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1def49a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1def49e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1def4a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1def4a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1def4a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1def4ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1def4af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1def4b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1def4b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1def4ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1def4bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1def4c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1def4c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1def4c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1def4cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1def4cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1def4d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1def4d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1def4d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1def4dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001de1def2fa0_0 .var "EX1_PC", 31 0;
v000001de1def2dc0_0 .var "EX1_PFC", 31 0;
v000001de1def14c0_0 .var "EX1_forward_to_B", 31 0;
v000001de1def2320_0 .var "EX1_is_beq", 0 0;
v000001de1def3040_0 .var "EX1_is_bne", 0 0;
v000001de1def1a60_0 .var "EX1_is_jal", 0 0;
v000001de1def2aa0_0 .var "EX1_is_jr", 0 0;
v000001de1def1560_0 .var "EX1_is_oper2_immed", 0 0;
v000001de1def0de0_0 .var "EX1_memread", 0 0;
v000001de1def08e0_0 .var "EX1_memwrite", 0 0;
v000001de1def2500_0 .var "EX1_opcode", 11 0;
v000001de1def0e80_0 .var "EX1_predicted", 0 0;
v000001de1def1d80_0 .var "EX1_rd_ind", 4 0;
v000001de1def0ac0_0 .var "EX1_rd_indzero", 0 0;
v000001de1def2b40_0 .var "EX1_regwrite", 0 0;
v000001de1def26e0_0 .var "EX1_rs1", 31 0;
v000001de1def1100_0 .var "EX1_rs1_ind", 4 0;
v000001de1def28c0_0 .var "EX1_rs2", 31 0;
v000001de1def1b00_0 .var "EX1_rs2_ind", 4 0;
v000001de1def16a0_0 .net "FLUSH", 0 0, v000001de1defb750_0;  alias, 1 drivers
v000001de1def0980_0 .net "ID_PC", 31 0, v000001de1def9950_0;  alias, 1 drivers
v000001de1def1e20_0 .net "ID_PFC_to_EX", 31 0, L_000001de1df22770;  alias, 1 drivers
v000001de1def0a20_0 .net "ID_forward_to_B", 31 0, L_000001de1df22130;  alias, 1 drivers
v000001de1def1740_0 .net "ID_is_beq", 0 0, L_000001de1df22950;  alias, 1 drivers
v000001de1def0b60_0 .net "ID_is_bne", 0 0, L_000001de1df22e50;  alias, 1 drivers
v000001de1def1ec0_0 .net "ID_is_jal", 0 0, L_000001de1df23b70;  alias, 1 drivers
v000001de1def0f20_0 .net "ID_is_jr", 0 0, L_000001de1df229f0;  alias, 1 drivers
v000001de1def2a00_0 .net "ID_is_oper2_immed", 0 0, L_000001de1df24830;  alias, 1 drivers
v000001de1def0fc0_0 .net "ID_memread", 0 0, L_000001de1df23cb0;  alias, 1 drivers
v000001de1def17e0_0 .net "ID_memwrite", 0 0, L_000001de1df23df0;  alias, 1 drivers
v000001de1def20a0_0 .net "ID_opcode", 11 0, v000001de1df0ec80_0;  alias, 1 drivers
v000001de1def2460_0 .net "ID_predicted", 0 0, v000001de1defc0b0_0;  alias, 1 drivers
v000001de1def2140_0 .net "ID_rd_ind", 4 0, v000001de1df11020_0;  alias, 1 drivers
v000001de1def1060_0 .net "ID_rd_indzero", 0 0, L_000001de1df23990;  1 drivers
v000001de1def11a0_0 .net "ID_regwrite", 0 0, L_000001de1df23850;  alias, 1 drivers
v000001de1def1880_0 .net "ID_rs1", 31 0, v000001de1def7150_0;  alias, 1 drivers
v000001de1def1ba0_0 .net "ID_rs1_ind", 4 0, v000001de1df10da0_0;  alias, 1 drivers
v000001de1def25a0_0 .net "ID_rs2", 31 0, v000001de1def6390_0;  alias, 1 drivers
v000001de1def2640_0 .net "ID_rs2_ind", 4 0, v000001de1df0f220_0;  alias, 1 drivers
v000001de1def1c40_0 .net "clk", 0 0, L_000001de1df24d00;  1 drivers
v000001de1def21e0_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
E_000001de1de6b650 .event posedge, v000001de1dee14e0_0, v000001de1def1c40_0;
S_000001de1deeef00 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001de1def4e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1def4e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1def4e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1def4eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1def4ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1def4f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1def4f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1def4f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1def4fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1def5008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1def5040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1def5078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1def50b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1def50e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1def5120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1def5158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1def5190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1def51c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1def5200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1def5238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1def5270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1def52a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1def52e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1def5318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1def5350 .param/l "xori" 0 9 12, C4<001110000000>;
v000001de1def2780_0 .net "EX1_ALU_OPER1", 31 0, L_000001de1df25c50;  alias, 1 drivers
v000001de1def1240_0 .net "EX1_ALU_OPER2", 31 0, L_000001de1df8a350;  alias, 1 drivers
v000001de1def12e0_0 .net "EX1_PC", 31 0, v000001de1def2fa0_0;  alias, 1 drivers
v000001de1def1380_0 .net "EX1_PFC_to_IF", 31 0, L_000001de1df1cff0;  alias, 1 drivers
v000001de1def1420_0 .net "EX1_forward_to_B", 31 0, v000001de1def14c0_0;  alias, 1 drivers
v000001de1def4080_0 .net "EX1_is_beq", 0 0, v000001de1def2320_0;  alias, 1 drivers
v000001de1def3540_0 .net "EX1_is_bne", 0 0, v000001de1def3040_0;  alias, 1 drivers
v000001de1def30e0_0 .net "EX1_is_jal", 0 0, v000001de1def1a60_0;  alias, 1 drivers
v000001de1def3400_0 .net "EX1_is_jr", 0 0, v000001de1def2aa0_0;  alias, 1 drivers
v000001de1def4120_0 .net "EX1_is_oper2_immed", 0 0, v000001de1def1560_0;  alias, 1 drivers
v000001de1def3cc0_0 .net "EX1_memread", 0 0, v000001de1def0de0_0;  alias, 1 drivers
v000001de1def39a0_0 .net "EX1_memwrite", 0 0, v000001de1def08e0_0;  alias, 1 drivers
v000001de1def41c0_0 .net "EX1_opcode", 11 0, v000001de1def2500_0;  alias, 1 drivers
v000001de1def3b80_0 .net "EX1_predicted", 0 0, v000001de1def0e80_0;  alias, 1 drivers
v000001de1def3e00_0 .net "EX1_rd_ind", 4 0, v000001de1def1d80_0;  alias, 1 drivers
v000001de1def34a0_0 .net "EX1_rd_indzero", 0 0, v000001de1def0ac0_0;  alias, 1 drivers
v000001de1def3ea0_0 .net "EX1_regwrite", 0 0, v000001de1def2b40_0;  alias, 1 drivers
v000001de1def3d60_0 .net "EX1_rs1", 31 0, v000001de1def26e0_0;  alias, 1 drivers
v000001de1def3180_0 .net "EX1_rs1_ind", 4 0, v000001de1def1100_0;  alias, 1 drivers
v000001de1def4440_0 .net "EX1_rs2_ind", 4 0, v000001de1def1b00_0;  alias, 1 drivers
v000001de1def43a0_0 .net "EX1_rs2_out", 31 0, L_000001de1df8b070;  alias, 1 drivers
v000001de1def4580_0 .var "EX2_ALU_OPER1", 31 0;
v000001de1def3220_0 .var "EX2_ALU_OPER2", 31 0;
v000001de1def4620_0 .var "EX2_PC", 31 0;
v000001de1def4300_0 .var "EX2_PFC_to_IF", 31 0;
v000001de1def35e0_0 .var "EX2_forward_to_B", 31 0;
v000001de1def4260_0 .var "EX2_is_beq", 0 0;
v000001de1def3680_0 .var "EX2_is_bne", 0 0;
v000001de1def46c0_0 .var "EX2_is_jal", 0 0;
v000001de1def44e0_0 .var "EX2_is_jr", 0 0;
v000001de1def3f40_0 .var "EX2_is_oper2_immed", 0 0;
v000001de1def32c0_0 .var "EX2_memread", 0 0;
v000001de1def4760_0 .var "EX2_memwrite", 0 0;
v000001de1def3360_0 .var "EX2_opcode", 11 0;
v000001de1def3720_0 .var "EX2_predicted", 0 0;
v000001de1def3fe0_0 .var "EX2_rd_ind", 4 0;
v000001de1def37c0_0 .var "EX2_rd_indzero", 0 0;
v000001de1def3860_0 .var "EX2_regwrite", 0 0;
v000001de1def3900_0 .var "EX2_rs1", 31 0;
v000001de1def3c20_0 .var "EX2_rs1_ind", 4 0;
v000001de1def3a40_0 .var "EX2_rs2_ind", 4 0;
v000001de1def3ae0_0 .var "EX2_rs2_out", 31 0;
v000001de1defbed0_0 .net "FLUSH", 0 0, v000001de1defb930_0;  alias, 1 drivers
v000001de1defadf0_0 .net "clk", 0 0, L_000001de1df8b150;  1 drivers
v000001de1defb110_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
E_000001de1de6add0 .event posedge, v000001de1dee14e0_0, v000001de1defadf0_0;
S_000001de1deef860 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001de1defd3a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1defd3d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1defd410 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1defd448 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1defd480 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1defd4b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1defd4f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1defd528 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1defd560 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1defd598 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1defd5d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1defd608 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1defd640 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1defd678 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1defd6b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1defd6e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1defd720 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1defd758 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1defd790 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1defd7c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1defd800 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1defd838 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1defd870 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1defd8a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1defd8e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001de1df24bb0 .functor OR 1, L_000001de1df22950, L_000001de1df22e50, C4<0>, C4<0>;
L_000001de1df25010 .functor AND 1, L_000001de1df24bb0, L_000001de1df24130, C4<1>, C4<1>;
L_000001de1df25630 .functor OR 1, L_000001de1df22950, L_000001de1df22e50, C4<0>, C4<0>;
L_000001de1df24910 .functor AND 1, L_000001de1df25630, L_000001de1df24130, C4<1>, C4<1>;
L_000001de1df259b0 .functor OR 1, L_000001de1df22950, L_000001de1df22e50, C4<0>, C4<0>;
L_000001de1df24590 .functor AND 1, L_000001de1df259b0, v000001de1defc0b0_0, C4<1>, C4<1>;
v000001de1def8410_0 .net "EX1_memread", 0 0, v000001de1def0de0_0;  alias, 1 drivers
v000001de1defa0d0_0 .net "EX1_opcode", 11 0, v000001de1def2500_0;  alias, 1 drivers
v000001de1defa350_0 .net "EX1_rd_ind", 4 0, v000001de1def1d80_0;  alias, 1 drivers
v000001de1def9ef0_0 .net "EX1_rd_indzero", 0 0, v000001de1def0ac0_0;  alias, 1 drivers
v000001de1def7dd0_0 .net "EX2_memread", 0 0, v000001de1def32c0_0;  alias, 1 drivers
v000001de1def9db0_0 .net "EX2_opcode", 11 0, v000001de1def3360_0;  alias, 1 drivers
v000001de1def99f0_0 .net "EX2_rd_ind", 4 0, v000001de1def3fe0_0;  alias, 1 drivers
v000001de1def9270_0 .net "EX2_rd_indzero", 0 0, v000001de1def37c0_0;  alias, 1 drivers
v000001de1def7bf0_0 .net "ID_EX1_flush", 0 0, v000001de1defb750_0;  alias, 1 drivers
v000001de1def9b30_0 .net "ID_EX2_flush", 0 0, v000001de1defb930_0;  alias, 1 drivers
v000001de1def9a90_0 .net "ID_is_beq", 0 0, L_000001de1df22950;  alias, 1 drivers
v000001de1def85f0_0 .net "ID_is_bne", 0 0, L_000001de1df22e50;  alias, 1 drivers
v000001de1def87d0_0 .net "ID_is_j", 0 0, L_000001de1df23c10;  alias, 1 drivers
v000001de1def9f90_0 .net "ID_is_jal", 0 0, L_000001de1df23b70;  alias, 1 drivers
v000001de1defa2b0_0 .net "ID_is_jr", 0 0, L_000001de1df229f0;  alias, 1 drivers
v000001de1def9c70_0 .net "ID_opcode", 11 0, v000001de1df0ec80_0;  alias, 1 drivers
v000001de1def7c90_0 .net "ID_rs1_ind", 4 0, v000001de1df10da0_0;  alias, 1 drivers
v000001de1def8870_0 .net "ID_rs2_ind", 4 0, v000001de1df0f220_0;  alias, 1 drivers
v000001de1def7d30_0 .net "IF_ID_flush", 0 0, v000001de1defcf10_0;  alias, 1 drivers
v000001de1def9d10_0 .net "IF_ID_write", 0 0, v000001de1defd050_0;  alias, 1 drivers
v000001de1def8050_0 .net "PC_src", 2 0, L_000001de1df22090;  alias, 1 drivers
v000001de1defa210_0 .net "PFC_to_EX", 31 0, L_000001de1df22770;  alias, 1 drivers
v000001de1def8910_0 .net "PFC_to_IF", 31 0, L_000001de1df21190;  alias, 1 drivers
v000001de1def8690_0 .net "WB_rd_ind", 4 0, v000001de1df0b300_0;  alias, 1 drivers
v000001de1def7fb0_0 .net "Wrong_prediction", 0 0, L_000001de1df8bcb0;  alias, 1 drivers
v000001de1def8230_0 .net *"_ivl_11", 0 0, L_000001de1df24910;  1 drivers
v000001de1def9bd0_0 .net *"_ivl_13", 9 0, L_000001de1df22f90;  1 drivers
v000001de1def8730_0 .net *"_ivl_15", 9 0, L_000001de1df235d0;  1 drivers
v000001de1def9770_0 .net *"_ivl_16", 9 0, L_000001de1df22d10;  1 drivers
v000001de1def9450_0 .net *"_ivl_19", 9 0, L_000001de1df21910;  1 drivers
v000001de1def7e70_0 .net *"_ivl_20", 9 0, L_000001de1df21c30;  1 drivers
v000001de1def84b0_0 .net *"_ivl_25", 0 0, L_000001de1df259b0;  1 drivers
v000001de1def8370_0 .net *"_ivl_27", 0 0, L_000001de1df24590;  1 drivers
v000001de1def8550_0 .net *"_ivl_29", 9 0, L_000001de1df21e10;  1 drivers
v000001de1def9630_0 .net *"_ivl_3", 0 0, L_000001de1df24bb0;  1 drivers
L_000001de1df401f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001de1def9e50_0 .net/2u *"_ivl_30", 9 0, L_000001de1df401f0;  1 drivers
v000001de1def8cd0_0 .net *"_ivl_32", 9 0, L_000001de1df210f0;  1 drivers
v000001de1def8c30_0 .net *"_ivl_35", 9 0, L_000001de1df22db0;  1 drivers
v000001de1def9810_0 .net *"_ivl_37", 9 0, L_000001de1df23710;  1 drivers
v000001de1def8ff0_0 .net *"_ivl_38", 9 0, L_000001de1df237b0;  1 drivers
v000001de1defa030_0 .net *"_ivl_40", 9 0, L_000001de1df21f50;  1 drivers
L_000001de1df40238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de1def9090_0 .net/2s *"_ivl_45", 21 0, L_000001de1df40238;  1 drivers
L_000001de1df40280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de1defa170_0 .net/2s *"_ivl_50", 21 0, L_000001de1df40280;  1 drivers
v000001de1def89b0_0 .net *"_ivl_9", 0 0, L_000001de1df25630;  1 drivers
v000001de1def82d0_0 .net "clk", 0 0, L_000001de1de60460;  alias, 1 drivers
v000001de1def7f10_0 .net "forward_to_B", 31 0, L_000001de1df22130;  alias, 1 drivers
v000001de1def8a50_0 .net "imm", 31 0, v000001de1def69d0_0;  1 drivers
v000001de1def80f0_0 .net "inst", 31 0, v000001de1def98b0_0;  alias, 1 drivers
v000001de1def8190_0 .net "is_branch_and_taken", 0 0, L_000001de1df25010;  alias, 1 drivers
v000001de1def8af0_0 .net "is_oper2_immed", 0 0, L_000001de1df24830;  alias, 1 drivers
v000001de1def9310_0 .net "mem_read", 0 0, L_000001de1df23cb0;  alias, 1 drivers
v000001de1def8b90_0 .net "mem_write", 0 0, L_000001de1df23df0;  alias, 1 drivers
v000001de1def8d70_0 .net "pc", 31 0, v000001de1def9950_0;  alias, 1 drivers
v000001de1def8e10_0 .net "pc_write", 0 0, v000001de1defcfb0_0;  alias, 1 drivers
v000001de1def8eb0_0 .net "predicted", 0 0, L_000001de1df24130;  1 drivers
v000001de1def8f50_0 .net "predicted_to_EX", 0 0, v000001de1defc0b0_0;  alias, 1 drivers
v000001de1def9130_0 .net "reg_write", 0 0, L_000001de1df23850;  alias, 1 drivers
v000001de1def91d0_0 .net "reg_write_from_wb", 0 0, v000001de1df09fa0_0;  alias, 1 drivers
v000001de1def93b0_0 .net "rs1", 31 0, v000001de1def7150_0;  alias, 1 drivers
v000001de1def9590_0 .net "rs2", 31 0, v000001de1def6390_0;  alias, 1 drivers
v000001de1def94f0_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
v000001de1def96d0_0 .net "wr_reg_data", 31 0, L_000001de1df8bd90;  alias, 1 drivers
L_000001de1df22130 .functor MUXZ 32, v000001de1def6390_0, v000001de1def69d0_0, L_000001de1df24830, C4<>;
L_000001de1df22f90 .part v000001de1def9950_0, 0, 10;
L_000001de1df235d0 .part v000001de1def98b0_0, 0, 10;
L_000001de1df22d10 .arith/sum 10, L_000001de1df22f90, L_000001de1df235d0;
L_000001de1df21910 .part v000001de1def98b0_0, 0, 10;
L_000001de1df21c30 .functor MUXZ 10, L_000001de1df21910, L_000001de1df22d10, L_000001de1df24910, C4<>;
L_000001de1df21e10 .part v000001de1def9950_0, 0, 10;
L_000001de1df210f0 .arith/sum 10, L_000001de1df21e10, L_000001de1df401f0;
L_000001de1df22db0 .part v000001de1def9950_0, 0, 10;
L_000001de1df23710 .part v000001de1def98b0_0, 0, 10;
L_000001de1df237b0 .arith/sum 10, L_000001de1df22db0, L_000001de1df23710;
L_000001de1df21f50 .functor MUXZ 10, L_000001de1df237b0, L_000001de1df210f0, L_000001de1df24590, C4<>;
L_000001de1df21190 .concat8 [ 10 22 0 0], L_000001de1df21c30, L_000001de1df40238;
L_000001de1df22770 .concat8 [ 10 22 0 0], L_000001de1df21f50, L_000001de1df40280;
S_000001de1def04e0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001de1deef860;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001de1defd920 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1defd958 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1defd990 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1defd9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1defda00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1defda38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1defda70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1defdaa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1defdae0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1defdb18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1defdb50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1defdb88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1defdbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1defdbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1defdc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1defdc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1defdca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1defdcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1defdd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1defdd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1defdd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1defddb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1defddf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1defde28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1defde60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001de1df243d0 .functor OR 1, L_000001de1df24130, L_000001de1df214b0, C4<0>, C4<0>;
L_000001de1df25400 .functor OR 1, L_000001de1df243d0, L_000001de1df21550, C4<0>, C4<0>;
v000001de1defa490_0 .net "EX1_opcode", 11 0, v000001de1def2500_0;  alias, 1 drivers
v000001de1defc150_0 .net "EX2_opcode", 11 0, v000001de1def3360_0;  alias, 1 drivers
v000001de1defae90_0 .net "ID_opcode", 11 0, v000001de1df0ec80_0;  alias, 1 drivers
v000001de1defc790_0 .net "PC_src", 2 0, L_000001de1df22090;  alias, 1 drivers
v000001de1defb890_0 .net "Wrong_prediction", 0 0, L_000001de1df8bcb0;  alias, 1 drivers
L_000001de1df403e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001de1defa5d0_0 .net/2u *"_ivl_0", 2 0, L_000001de1df403e8;  1 drivers
v000001de1defb1b0_0 .net *"_ivl_10", 0 0, L_000001de1df215f0;  1 drivers
L_000001de1df40508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001de1defa670_0 .net/2u *"_ivl_12", 2 0, L_000001de1df40508;  1 drivers
L_000001de1df40550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001de1defacb0_0 .net/2u *"_ivl_14", 11 0, L_000001de1df40550;  1 drivers
v000001de1defca10_0 .net *"_ivl_16", 0 0, L_000001de1df214b0;  1 drivers
v000001de1defa710_0 .net *"_ivl_19", 0 0, L_000001de1df243d0;  1 drivers
L_000001de1df40430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001de1defaad0_0 .net/2u *"_ivl_2", 11 0, L_000001de1df40430;  1 drivers
L_000001de1df40598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001de1defa850_0 .net/2u *"_ivl_20", 11 0, L_000001de1df40598;  1 drivers
v000001de1defaa30_0 .net *"_ivl_22", 0 0, L_000001de1df21550;  1 drivers
v000001de1defc3d0_0 .net *"_ivl_25", 0 0, L_000001de1df25400;  1 drivers
L_000001de1df405e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001de1defb2f0_0 .net/2u *"_ivl_26", 2 0, L_000001de1df405e0;  1 drivers
L_000001de1df40628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001de1defb430_0 .net/2u *"_ivl_28", 2 0, L_000001de1df40628;  1 drivers
v000001de1defbc50_0 .net *"_ivl_30", 2 0, L_000001de1df217d0;  1 drivers
v000001de1defa8f0_0 .net *"_ivl_32", 2 0, L_000001de1df22b30;  1 drivers
v000001de1defad50_0 .net *"_ivl_34", 2 0, L_000001de1df21ff0;  1 drivers
v000001de1defbbb0_0 .net *"_ivl_4", 0 0, L_000001de1df21a50;  1 drivers
L_000001de1df40478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001de1defb390_0 .net/2u *"_ivl_6", 2 0, L_000001de1df40478;  1 drivers
L_000001de1df404c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001de1defc470_0 .net/2u *"_ivl_8", 11 0, L_000001de1df404c0;  1 drivers
v000001de1defa990_0 .net "clk", 0 0, L_000001de1de60460;  alias, 1 drivers
v000001de1defbcf0_0 .net "predicted", 0 0, L_000001de1df24130;  alias, 1 drivers
v000001de1defb4d0_0 .net "predicted_to_EX", 0 0, v000001de1defc0b0_0;  alias, 1 drivers
v000001de1defb610_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
v000001de1defc1f0_0 .net "state", 1 0, v000001de1defcb50_0;  1 drivers
L_000001de1df21a50 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40430;
L_000001de1df215f0 .cmp/eq 12, v000001de1def2500_0, L_000001de1df404c0;
L_000001de1df214b0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40550;
L_000001de1df21550 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40598;
L_000001de1df217d0 .functor MUXZ 3, L_000001de1df40628, L_000001de1df405e0, L_000001de1df25400, C4<>;
L_000001de1df22b30 .functor MUXZ 3, L_000001de1df217d0, L_000001de1df40508, L_000001de1df215f0, C4<>;
L_000001de1df21ff0 .functor MUXZ 3, L_000001de1df22b30, L_000001de1df40478, L_000001de1df21a50, C4<>;
L_000001de1df22090 .functor MUXZ 3, L_000001de1df21ff0, L_000001de1df403e8, L_000001de1df8bcb0, C4<>;
S_000001de1deefea0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001de1def04e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001de1defdea0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1defded8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1defdf10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1defdf48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1defdf80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1defdfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1defdff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1defe028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1defe060 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1defe098 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1defe0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1defe108 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1defe140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1defe178 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1defe1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1defe1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1defe220 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1defe258 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1defe290 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1defe2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1defe300 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1defe338 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1defe370 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1defe3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1defe3e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001de1df24050 .functor OR 1, L_000001de1df212d0, L_000001de1df22c70, C4<0>, C4<0>;
L_000001de1df24600 .functor OR 1, L_000001de1df21370, L_000001de1df21410, C4<0>, C4<0>;
L_000001de1df24360 .functor AND 1, L_000001de1df24050, L_000001de1df24600, C4<1>, C4<1>;
L_000001de1df247c0 .functor NOT 1, L_000001de1df24360, C4<0>, C4<0>, C4<0>;
L_000001de1df258d0 .functor OR 1, v000001de1df1f1b0_0, L_000001de1df247c0, C4<0>, C4<0>;
L_000001de1df24130 .functor NOT 1, L_000001de1df258d0, C4<0>, C4<0>, C4<0>;
v000001de1defa530_0 .net "EX_opcode", 11 0, v000001de1def3360_0;  alias, 1 drivers
v000001de1defc970_0 .net "ID_opcode", 11 0, v000001de1df0ec80_0;  alias, 1 drivers
v000001de1defc330_0 .net "Wrong_prediction", 0 0, L_000001de1df8bcb0;  alias, 1 drivers
L_000001de1df402c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001de1defbf70_0 .net/2u *"_ivl_0", 11 0, L_000001de1df402c8;  1 drivers
L_000001de1df40358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001de1defa3f0_0 .net/2u *"_ivl_10", 1 0, L_000001de1df40358;  1 drivers
v000001de1defc5b0_0 .net *"_ivl_12", 0 0, L_000001de1df21370;  1 drivers
L_000001de1df403a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001de1defc510_0 .net/2u *"_ivl_14", 1 0, L_000001de1df403a0;  1 drivers
v000001de1defb250_0 .net *"_ivl_16", 0 0, L_000001de1df21410;  1 drivers
v000001de1defc010_0 .net *"_ivl_19", 0 0, L_000001de1df24600;  1 drivers
v000001de1defb570_0 .net *"_ivl_2", 0 0, L_000001de1df212d0;  1 drivers
v000001de1defbb10_0 .net *"_ivl_21", 0 0, L_000001de1df24360;  1 drivers
v000001de1defb7f0_0 .net *"_ivl_22", 0 0, L_000001de1df247c0;  1 drivers
v000001de1defcab0_0 .net *"_ivl_25", 0 0, L_000001de1df258d0;  1 drivers
L_000001de1df40310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001de1defc290_0 .net/2u *"_ivl_4", 11 0, L_000001de1df40310;  1 drivers
v000001de1defc650_0 .net *"_ivl_6", 0 0, L_000001de1df22c70;  1 drivers
v000001de1defafd0_0 .net *"_ivl_9", 0 0, L_000001de1df24050;  1 drivers
v000001de1defa7b0_0 .net "clk", 0 0, L_000001de1de60460;  alias, 1 drivers
v000001de1defc830_0 .net "predicted", 0 0, L_000001de1df24130;  alias, 1 drivers
v000001de1defc0b0_0 .var "predicted_to_EX", 0 0;
v000001de1defb070_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
v000001de1defcb50_0 .var "state", 1 0;
E_000001de1de6b810 .event posedge, v000001de1defa7b0_0, v000001de1dee14e0_0;
L_000001de1df212d0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df402c8;
L_000001de1df22c70 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40310;
L_000001de1df21370 .cmp/eq 2, v000001de1defcb50_0, L_000001de1df40358;
L_000001de1df21410 .cmp/eq 2, v000001de1defcb50_0, L_000001de1df403a0;
S_000001de1deee8c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001de1deef860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001de1df08440 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1df08478 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1df084b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1df084e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1df08520 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1df08558 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1df08590 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1df085c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1df08600 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1df08638 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1df08670 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1df086a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1df086e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1df08718 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1df08750 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1df08788 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1df087c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1df087f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1df08830 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1df08868 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1df088a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1df088d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1df08910 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1df08948 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1df08980 .param/l "xori" 0 9 12, C4<001110000000>;
v000001de1defab70_0 .net "EX1_memread", 0 0, v000001de1def0de0_0;  alias, 1 drivers
v000001de1defc6f0_0 .net "EX1_rd_ind", 4 0, v000001de1def1d80_0;  alias, 1 drivers
v000001de1defac10_0 .net "EX1_rd_indzero", 0 0, v000001de1def0ac0_0;  alias, 1 drivers
v000001de1defaf30_0 .net "EX2_memread", 0 0, v000001de1def32c0_0;  alias, 1 drivers
v000001de1defc8d0_0 .net "EX2_rd_ind", 4 0, v000001de1def3fe0_0;  alias, 1 drivers
v000001de1defb6b0_0 .net "EX2_rd_indzero", 0 0, v000001de1def37c0_0;  alias, 1 drivers
v000001de1defb750_0 .var "ID_EX1_flush", 0 0;
v000001de1defb930_0 .var "ID_EX2_flush", 0 0;
v000001de1defb9d0_0 .net "ID_opcode", 11 0, v000001de1df0ec80_0;  alias, 1 drivers
v000001de1defbd90_0 .net "ID_rs1_ind", 4 0, v000001de1df10da0_0;  alias, 1 drivers
v000001de1defbe30_0 .net "ID_rs2_ind", 4 0, v000001de1df0f220_0;  alias, 1 drivers
v000001de1defd050_0 .var "IF_ID_Write", 0 0;
v000001de1defcf10_0 .var "IF_ID_flush", 0 0;
v000001de1defcfb0_0 .var "PC_Write", 0 0;
v000001de1defd0f0_0 .net "Wrong_prediction", 0 0, L_000001de1df8bcb0;  alias, 1 drivers
E_000001de1de6ae10/0 .event anyedge, v000001de1dee8d30_0, v000001de1def0de0_0, v000001de1def0ac0_0, v000001de1def1ba0_0;
E_000001de1de6ae10/1 .event anyedge, v000001de1def1d80_0, v000001de1def2640_0, v000001de1de03f40_0, v000001de1def37c0_0;
E_000001de1de6ae10/2 .event anyedge, v000001de1dee1c60_0, v000001de1def20a0_0;
E_000001de1de6ae10 .event/or E_000001de1de6ae10/0, E_000001de1de6ae10/1, E_000001de1de6ae10/2;
S_000001de1def0030 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001de1deef860;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001de1df089c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1df089f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1df08a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1df08a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1df08aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1df08ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1df08b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1df08b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1df08b80 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1df08bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1df08bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1df08c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1df08c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1df08c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1df08cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1df08d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1df08d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1df08d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1df08db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1df08de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1df08e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1df08e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1df08e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1df08ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1df08f00 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001de1df24520 .functor OR 1, L_000001de1df22270, L_000001de1df223b0, C4<0>, C4<0>;
L_000001de1df24980 .functor OR 1, L_000001de1df24520, L_000001de1df22450, C4<0>, C4<0>;
L_000001de1df25a90 .functor OR 1, L_000001de1df24980, L_000001de1df228b0, C4<0>, C4<0>;
L_000001de1df24440 .functor OR 1, L_000001de1df25a90, L_000001de1df224f0, C4<0>, C4<0>;
L_000001de1df24c90 .functor OR 1, L_000001de1df24440, L_000001de1df22590, C4<0>, C4<0>;
L_000001de1df244b0 .functor OR 1, L_000001de1df24c90, L_000001de1df22630, C4<0>, C4<0>;
L_000001de1df24670 .functor OR 1, L_000001de1df244b0, L_000001de1df226d0, C4<0>, C4<0>;
L_000001de1df24830 .functor OR 1, L_000001de1df24670, L_000001de1df22810, C4<0>, C4<0>;
L_000001de1df248a0 .functor OR 1, L_000001de1df238f0, L_000001de1df23a30, C4<0>, C4<0>;
L_000001de1df249f0 .functor OR 1, L_000001de1df248a0, L_000001de1df23f30, C4<0>, C4<0>;
L_000001de1df24ad0 .functor OR 1, L_000001de1df249f0, L_000001de1df23ad0, C4<0>, C4<0>;
L_000001de1df24b40 .functor OR 1, L_000001de1df24ad0, L_000001de1df23d50, C4<0>, C4<0>;
v000001de1defd190_0 .net "ID_opcode", 11 0, v000001de1df0ec80_0;  alias, 1 drivers
L_000001de1df40670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001de1defd2d0_0 .net/2u *"_ivl_0", 11 0, L_000001de1df40670;  1 drivers
L_000001de1df40700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001de1defce70_0 .net/2u *"_ivl_10", 11 0, L_000001de1df40700;  1 drivers
L_000001de1df40bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001de1defd230_0 .net/2u *"_ivl_102", 11 0, L_000001de1df40bc8;  1 drivers
L_000001de1df40c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001de1defcbf0_0 .net/2u *"_ivl_106", 11 0, L_000001de1df40c10;  1 drivers
v000001de1defcc90_0 .net *"_ivl_12", 0 0, L_000001de1df22450;  1 drivers
v000001de1defcd30_0 .net *"_ivl_15", 0 0, L_000001de1df24980;  1 drivers
L_000001de1df40748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001de1defcdd0_0 .net/2u *"_ivl_16", 11 0, L_000001de1df40748;  1 drivers
v000001de1def6110_0 .net *"_ivl_18", 0 0, L_000001de1df228b0;  1 drivers
v000001de1def5670_0 .net *"_ivl_2", 0 0, L_000001de1df22270;  1 drivers
v000001de1def61b0_0 .net *"_ivl_21", 0 0, L_000001de1df25a90;  1 drivers
L_000001de1df40790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001de1def5d50_0 .net/2u *"_ivl_22", 11 0, L_000001de1df40790;  1 drivers
v000001de1def7470_0 .net *"_ivl_24", 0 0, L_000001de1df224f0;  1 drivers
v000001de1def7790_0 .net *"_ivl_27", 0 0, L_000001de1df24440;  1 drivers
L_000001de1df407d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001de1def5f30_0 .net/2u *"_ivl_28", 11 0, L_000001de1df407d8;  1 drivers
v000001de1def5850_0 .net *"_ivl_30", 0 0, L_000001de1df22590;  1 drivers
v000001de1def75b0_0 .net *"_ivl_33", 0 0, L_000001de1df24c90;  1 drivers
L_000001de1df40820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001de1def67f0_0 .net/2u *"_ivl_34", 11 0, L_000001de1df40820;  1 drivers
v000001de1def73d0_0 .net *"_ivl_36", 0 0, L_000001de1df22630;  1 drivers
v000001de1def6b10_0 .net *"_ivl_39", 0 0, L_000001de1df244b0;  1 drivers
L_000001de1df406b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001de1def6570_0 .net/2u *"_ivl_4", 11 0, L_000001de1df406b8;  1 drivers
L_000001de1df40868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001de1def7ab0_0 .net/2u *"_ivl_40", 11 0, L_000001de1df40868;  1 drivers
v000001de1def7330_0 .net *"_ivl_42", 0 0, L_000001de1df226d0;  1 drivers
v000001de1def7a10_0 .net *"_ivl_45", 0 0, L_000001de1df24670;  1 drivers
L_000001de1df408b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001de1def6610_0 .net/2u *"_ivl_46", 11 0, L_000001de1df408b0;  1 drivers
v000001de1def5b70_0 .net *"_ivl_48", 0 0, L_000001de1df22810;  1 drivers
L_000001de1df408f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001de1def7b50_0 .net/2u *"_ivl_52", 11 0, L_000001de1df408f8;  1 drivers
L_000001de1df40940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001de1def7650_0 .net/2u *"_ivl_56", 11 0, L_000001de1df40940;  1 drivers
v000001de1def7010_0 .net *"_ivl_6", 0 0, L_000001de1df223b0;  1 drivers
L_000001de1df40988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001de1def5fd0_0 .net/2u *"_ivl_60", 11 0, L_000001de1df40988;  1 drivers
L_000001de1df409d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001de1def6890_0 .net/2u *"_ivl_64", 11 0, L_000001de1df409d0;  1 drivers
L_000001de1df40a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001de1def55d0_0 .net/2u *"_ivl_68", 11 0, L_000001de1df40a18;  1 drivers
L_000001de1df40a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001de1def5c10_0 .net/2u *"_ivl_72", 11 0, L_000001de1df40a60;  1 drivers
v000001de1def6a70_0 .net *"_ivl_74", 0 0, L_000001de1df238f0;  1 drivers
L_000001de1df40aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001de1def53f0_0 .net/2u *"_ivl_76", 11 0, L_000001de1df40aa8;  1 drivers
v000001de1def7510_0 .net *"_ivl_78", 0 0, L_000001de1df23a30;  1 drivers
v000001de1def7290_0 .net *"_ivl_81", 0 0, L_000001de1df248a0;  1 drivers
L_000001de1df40af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001de1def5df0_0 .net/2u *"_ivl_82", 11 0, L_000001de1df40af0;  1 drivers
v000001de1def5ad0_0 .net *"_ivl_84", 0 0, L_000001de1df23f30;  1 drivers
v000001de1def76f0_0 .net *"_ivl_87", 0 0, L_000001de1df249f0;  1 drivers
L_000001de1df40b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001de1def6930_0 .net/2u *"_ivl_88", 11 0, L_000001de1df40b38;  1 drivers
v000001de1def5490_0 .net *"_ivl_9", 0 0, L_000001de1df24520;  1 drivers
v000001de1def5cb0_0 .net *"_ivl_90", 0 0, L_000001de1df23ad0;  1 drivers
v000001de1def5710_0 .net *"_ivl_93", 0 0, L_000001de1df24ad0;  1 drivers
L_000001de1df40b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001de1def5e90_0 .net/2u *"_ivl_94", 11 0, L_000001de1df40b80;  1 drivers
v000001de1def58f0_0 .net *"_ivl_96", 0 0, L_000001de1df23d50;  1 drivers
v000001de1def6ed0_0 .net *"_ivl_99", 0 0, L_000001de1df24b40;  1 drivers
v000001de1def6070_0 .net "is_beq", 0 0, L_000001de1df22950;  alias, 1 drivers
v000001de1def6250_0 .net "is_bne", 0 0, L_000001de1df22e50;  alias, 1 drivers
v000001de1def6bb0_0 .net "is_j", 0 0, L_000001de1df23c10;  alias, 1 drivers
v000001de1def5530_0 .net "is_jal", 0 0, L_000001de1df23b70;  alias, 1 drivers
v000001de1def57b0_0 .net "is_jr", 0 0, L_000001de1df229f0;  alias, 1 drivers
v000001de1def5a30_0 .net "is_oper2_immed", 0 0, L_000001de1df24830;  alias, 1 drivers
v000001de1def7830_0 .net "memread", 0 0, L_000001de1df23cb0;  alias, 1 drivers
v000001de1def62f0_0 .net "memwrite", 0 0, L_000001de1df23df0;  alias, 1 drivers
v000001de1def6f70_0 .net "regwrite", 0 0, L_000001de1df23850;  alias, 1 drivers
L_000001de1df22270 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40670;
L_000001de1df223b0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df406b8;
L_000001de1df22450 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40700;
L_000001de1df228b0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40748;
L_000001de1df224f0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40790;
L_000001de1df22590 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df407d8;
L_000001de1df22630 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40820;
L_000001de1df226d0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40868;
L_000001de1df22810 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df408b0;
L_000001de1df22950 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df408f8;
L_000001de1df22e50 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40940;
L_000001de1df229f0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40988;
L_000001de1df23b70 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df409d0;
L_000001de1df23c10 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40a18;
L_000001de1df238f0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40a60;
L_000001de1df23a30 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40aa8;
L_000001de1df23f30 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40af0;
L_000001de1df23ad0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40b38;
L_000001de1df23d50 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40b80;
L_000001de1df23850 .reduce/nor L_000001de1df24b40;
L_000001de1df23cb0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40bc8;
L_000001de1df23df0 .cmp/eq 12, v000001de1df0ec80_0, L_000001de1df40c10;
S_000001de1deef090 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001de1deef860;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001de1df08f40 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1df08f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1df08fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1df08fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1df09020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1df09058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1df09090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1df090c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1df09100 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1df09138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1df09170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1df091a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1df091e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1df09218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1df09250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1df09288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1df092c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1df092f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1df09330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1df09368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1df093a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1df093d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1df09410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1df09448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1df09480 .param/l "xori" 0 9 12, C4<001110000000>;
v000001de1def69d0_0 .var "Immed", 31 0;
v000001de1def6e30_0 .net "Inst", 31 0, v000001de1def98b0_0;  alias, 1 drivers
v000001de1def70b0_0 .net "opcode", 11 0, v000001de1df0ec80_0;  alias, 1 drivers
E_000001de1de6ab10 .event anyedge, v000001de1def20a0_0, v000001de1def6e30_0;
S_000001de1deeea50 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001de1deef860;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001de1def7150_0 .var "Read_data1", 31 0;
v000001de1def6390_0 .var "Read_data2", 31 0;
v000001de1def6d90_0 .net "Read_reg1", 4 0, v000001de1df10da0_0;  alias, 1 drivers
v000001de1def6430_0 .net "Read_reg2", 4 0, v000001de1df0f220_0;  alias, 1 drivers
v000001de1def64d0_0 .net "Write_data", 31 0, L_000001de1df8bd90;  alias, 1 drivers
v000001de1def66b0_0 .net "Write_en", 0 0, v000001de1df09fa0_0;  alias, 1 drivers
v000001de1def71f0_0 .net "Write_reg", 4 0, v000001de1df0b300_0;  alias, 1 drivers
v000001de1def7970_0 .net "clk", 0 0, L_000001de1de60460;  alias, 1 drivers
v000001de1def6750_0 .var/i "i", 31 0;
v000001de1def6c50 .array "reg_file", 0 31, 31 0;
v000001de1def6cf0_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
E_000001de1de6aad0 .event posedge, v000001de1defa7b0_0;
S_000001de1deef6d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001de1deeea50;
 .timescale 0 0;
v000001de1def78d0_0 .var/i "i", 31 0;
S_000001de1deeebe0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001de1df094c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1df094f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1df09530 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1df09568 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1df095a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1df095d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1df09610 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1df09648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1df09680 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1df096b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1df096f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1df09728 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1df09760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1df09798 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1df097d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1df09808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1df09840 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1df09878 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1df098b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1df098e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1df09920 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1df09958 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1df09990 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1df099c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1df09a00 .param/l "xori" 0 9 12, C4<001110000000>;
v000001de1def98b0_0 .var "ID_INST", 31 0;
v000001de1def9950_0 .var "ID_PC", 31 0;
v000001de1df0ec80_0 .var "ID_opcode", 11 0;
v000001de1df11020_0 .var "ID_rd_ind", 4 0;
v000001de1df10da0_0 .var "ID_rs1_ind", 4 0;
v000001de1df0f220_0 .var "ID_rs2_ind", 4 0;
v000001de1df10120_0 .net "IF_FLUSH", 0 0, v000001de1defcf10_0;  alias, 1 drivers
v000001de1df0eaa0_0 .net "IF_INST", 31 0, L_000001de1df24280;  alias, 1 drivers
v000001de1df109e0_0 .net "IF_PC", 31 0, v000001de1df10d00_0;  alias, 1 drivers
v000001de1df0f4a0_0 .net "clk", 0 0, L_000001de1df25be0;  1 drivers
v000001de1df0f680_0 .net "if_id_Write", 0 0, v000001de1defd050_0;  alias, 1 drivers
v000001de1df10e40_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
E_000001de1de6afd0 .event posedge, v000001de1dee14e0_0, v000001de1df0f4a0_0;
S_000001de1deef220 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001de1df0a900_0 .net "EX1_PFC", 31 0, L_000001de1df1cff0;  alias, 1 drivers
v000001de1df0b940_0 .net "EX2_PFC", 31 0, v000001de1def4300_0;  alias, 1 drivers
v000001de1df0ab80_0 .net "ID_PFC", 31 0, L_000001de1df21190;  alias, 1 drivers
v000001de1df0bbc0_0 .net "PC_src", 2 0, L_000001de1df22090;  alias, 1 drivers
v000001de1df0b6c0_0 .net "PC_write", 0 0, v000001de1defcfb0_0;  alias, 1 drivers
L_000001de1df40088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001de1df0c0c0_0 .net/2u *"_ivl_0", 31 0, L_000001de1df40088;  1 drivers
v000001de1df0bd00_0 .net "clk", 0 0, L_000001de1de60460;  alias, 1 drivers
v000001de1df0bda0_0 .net "inst", 31 0, L_000001de1df24280;  alias, 1 drivers
v000001de1df0af40_0 .net "inst_mem_in", 31 0, v000001de1df10d00_0;  alias, 1 drivers
v000001de1df09dc0_0 .net "pc_reg_in", 31 0, L_000001de1df25860;  1 drivers
v000001de1df0c020_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
L_000001de1df232b0 .arith/sum 32, v000001de1df10d00_0, L_000001de1df40088;
S_000001de1deef540 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001de1deef220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001de1df24280 .functor BUFZ 32, L_000001de1df219b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de1df0f540_0 .net "Data_Out", 31 0, L_000001de1df24280;  alias, 1 drivers
v000001de1df0fae0 .array "InstMem", 0 1023, 31 0;
v000001de1df10a80_0 .net *"_ivl_0", 31 0, L_000001de1df219b0;  1 drivers
v000001de1df10580_0 .net *"_ivl_3", 9 0, L_000001de1df23490;  1 drivers
v000001de1df0fc20_0 .net *"_ivl_4", 11 0, L_000001de1df23530;  1 drivers
L_000001de1df401a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001de1df10c60_0 .net *"_ivl_7", 1 0, L_000001de1df401a8;  1 drivers
v000001de1df0f5e0_0 .net "addr", 31 0, v000001de1df10d00_0;  alias, 1 drivers
v000001de1df0f2c0_0 .net "clk", 0 0, L_000001de1de60460;  alias, 1 drivers
v000001de1df0f360_0 .var/i "i", 31 0;
L_000001de1df219b0 .array/port v000001de1df0fae0, L_000001de1df23530;
L_000001de1df23490 .part v000001de1df10d00_0, 0, 10;
L_000001de1df23530 .concat [ 10 2 0 0], L_000001de1df23490, L_000001de1df401a8;
S_000001de1deef9f0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001de1deef220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001de1de6af50 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001de1df0fea0_0 .net "DataIn", 31 0, L_000001de1df25860;  alias, 1 drivers
v000001de1df10d00_0 .var "DataOut", 31 0;
v000001de1df0ef00_0 .net "PC_Write", 0 0, v000001de1defcfb0_0;  alias, 1 drivers
v000001de1df0efa0_0 .net "clk", 0 0, L_000001de1de60460;  alias, 1 drivers
v000001de1df0f7c0_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
S_000001de1deeed70 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001de1deef220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001de1de6b590 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001de1de61730 .functor NOT 1, L_000001de1df21cd0, C4<0>, C4<0>, C4<0>;
L_000001de1de61420 .functor NOT 1, L_000001de1df23670, C4<0>, C4<0>, C4<0>;
L_000001de1de61500 .functor AND 1, L_000001de1de61730, L_000001de1de61420, C4<1>, C4<1>;
L_000001de1de615e0 .functor NOT 1, L_000001de1df22a90, C4<0>, C4<0>, C4<0>;
L_000001de1ddfdf10 .functor AND 1, L_000001de1de61500, L_000001de1de615e0, C4<1>, C4<1>;
L_000001de1ddfd810 .functor AND 32, L_000001de1df21d70, L_000001de1df232b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1ddfdff0 .functor NOT 1, L_000001de1df230d0, C4<0>, C4<0>, C4<0>;
L_000001de1ddfda40 .functor NOT 1, L_000001de1df21b90, C4<0>, C4<0>, C4<0>;
L_000001de1df256a0 .functor AND 1, L_000001de1ddfdff0, L_000001de1ddfda40, C4<1>, C4<1>;
L_000001de1df25b70 .functor AND 1, L_000001de1df256a0, L_000001de1df221d0, C4<1>, C4<1>;
L_000001de1df242f0 .functor AND 32, L_000001de1df22ef0, L_000001de1df21190, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df241a0 .functor OR 32, L_000001de1ddfd810, L_000001de1df242f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de1df257f0 .functor NOT 1, L_000001de1df23350, C4<0>, C4<0>, C4<0>;
L_000001de1df25710 .functor AND 1, L_000001de1df257f0, L_000001de1df21870, C4<1>, C4<1>;
L_000001de1df25940 .functor NOT 1, L_000001de1df21af0, C4<0>, C4<0>, C4<0>;
L_000001de1df25780 .functor AND 1, L_000001de1df25710, L_000001de1df25940, C4<1>, C4<1>;
L_000001de1df25b00 .functor AND 32, L_000001de1df21050, v000001de1df10d00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df25080 .functor OR 32, L_000001de1df241a0, L_000001de1df25b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de1df24210 .functor NOT 1, L_000001de1df21690, C4<0>, C4<0>, C4<0>;
L_000001de1df25160 .functor AND 1, L_000001de1df24210, L_000001de1df22bd0, C4<1>, C4<1>;
L_000001de1df25240 .functor AND 1, L_000001de1df25160, L_000001de1df21eb0, C4<1>, C4<1>;
L_000001de1df240c0 .functor AND 32, L_000001de1df23030, L_000001de1df1cff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df24750 .functor OR 32, L_000001de1df25080, L_000001de1df240c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001de1df25320 .functor NOT 1, L_000001de1df21230, C4<0>, C4<0>, C4<0>;
L_000001de1df246e0 .functor AND 1, L_000001de1df21730, L_000001de1df25320, C4<1>, C4<1>;
L_000001de1df24a60 .functor NOT 1, L_000001de1df23170, C4<0>, C4<0>, C4<0>;
L_000001de1df25a20 .functor AND 1, L_000001de1df246e0, L_000001de1df24a60, C4<1>, C4<1>;
L_000001de1df24e50 .functor AND 32, L_000001de1df23210, v000001de1def4300_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df25860 .functor OR 32, L_000001de1df24750, L_000001de1df24e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de1df106c0_0 .net *"_ivl_1", 0 0, L_000001de1df21cd0;  1 drivers
v000001de1df0ee60_0 .net *"_ivl_11", 0 0, L_000001de1df22a90;  1 drivers
v000001de1df10f80_0 .net *"_ivl_12", 0 0, L_000001de1de615e0;  1 drivers
v000001de1df10620_0 .net *"_ivl_14", 0 0, L_000001de1ddfdf10;  1 drivers
v000001de1df10ee0_0 .net *"_ivl_16", 31 0, L_000001de1df21d70;  1 drivers
v000001de1df11160_0 .net *"_ivl_18", 31 0, L_000001de1ddfd810;  1 drivers
v000001de1df0f860_0 .net *"_ivl_2", 0 0, L_000001de1de61730;  1 drivers
v000001de1df10080_0 .net *"_ivl_21", 0 0, L_000001de1df230d0;  1 drivers
v000001de1df0f900_0 .net *"_ivl_22", 0 0, L_000001de1ddfdff0;  1 drivers
v000001de1df10b20_0 .net *"_ivl_25", 0 0, L_000001de1df21b90;  1 drivers
v000001de1df108a0_0 .net *"_ivl_26", 0 0, L_000001de1ddfda40;  1 drivers
v000001de1df104e0_0 .net *"_ivl_28", 0 0, L_000001de1df256a0;  1 drivers
v000001de1df10940_0 .net *"_ivl_31", 0 0, L_000001de1df221d0;  1 drivers
v000001de1df11200_0 .net *"_ivl_32", 0 0, L_000001de1df25b70;  1 drivers
v000001de1df0eb40_0 .net *"_ivl_34", 31 0, L_000001de1df22ef0;  1 drivers
v000001de1df10760_0 .net *"_ivl_36", 31 0, L_000001de1df242f0;  1 drivers
v000001de1df0f040_0 .net *"_ivl_38", 31 0, L_000001de1df241a0;  1 drivers
v000001de1df0fb80_0 .net *"_ivl_41", 0 0, L_000001de1df23350;  1 drivers
v000001de1df10800_0 .net *"_ivl_42", 0 0, L_000001de1df257f0;  1 drivers
v000001de1df10bc0_0 .net *"_ivl_45", 0 0, L_000001de1df21870;  1 drivers
v000001de1df0ed20_0 .net *"_ivl_46", 0 0, L_000001de1df25710;  1 drivers
v000001de1df0f400_0 .net *"_ivl_49", 0 0, L_000001de1df21af0;  1 drivers
v000001de1df0f720_0 .net *"_ivl_5", 0 0, L_000001de1df23670;  1 drivers
v000001de1df0f9a0_0 .net *"_ivl_50", 0 0, L_000001de1df25940;  1 drivers
v000001de1df0ebe0_0 .net *"_ivl_52", 0 0, L_000001de1df25780;  1 drivers
v000001de1df0edc0_0 .net *"_ivl_54", 31 0, L_000001de1df21050;  1 drivers
v000001de1df0f0e0_0 .net *"_ivl_56", 31 0, L_000001de1df25b00;  1 drivers
v000001de1df0f180_0 .net *"_ivl_58", 31 0, L_000001de1df25080;  1 drivers
v000001de1df0fa40_0 .net *"_ivl_6", 0 0, L_000001de1de61420;  1 drivers
v000001de1df0fcc0_0 .net *"_ivl_61", 0 0, L_000001de1df21690;  1 drivers
v000001de1df0fd60_0 .net *"_ivl_62", 0 0, L_000001de1df24210;  1 drivers
v000001de1df0fe00_0 .net *"_ivl_65", 0 0, L_000001de1df22bd0;  1 drivers
v000001de1df0ff40_0 .net *"_ivl_66", 0 0, L_000001de1df25160;  1 drivers
v000001de1df0ffe0_0 .net *"_ivl_69", 0 0, L_000001de1df21eb0;  1 drivers
v000001de1df101c0_0 .net *"_ivl_70", 0 0, L_000001de1df25240;  1 drivers
v000001de1df10260_0 .net *"_ivl_72", 31 0, L_000001de1df23030;  1 drivers
v000001de1df10300_0 .net *"_ivl_74", 31 0, L_000001de1df240c0;  1 drivers
v000001de1df103a0_0 .net *"_ivl_76", 31 0, L_000001de1df24750;  1 drivers
v000001de1df10440_0 .net *"_ivl_79", 0 0, L_000001de1df21730;  1 drivers
v000001de1df113e0_0 .net *"_ivl_8", 0 0, L_000001de1de61500;  1 drivers
v000001de1df11660_0 .net *"_ivl_81", 0 0, L_000001de1df21230;  1 drivers
v000001de1df11340_0 .net *"_ivl_82", 0 0, L_000001de1df25320;  1 drivers
v000001de1df117a0_0 .net *"_ivl_84", 0 0, L_000001de1df246e0;  1 drivers
v000001de1df11480_0 .net *"_ivl_87", 0 0, L_000001de1df23170;  1 drivers
v000001de1df11520_0 .net *"_ivl_88", 0 0, L_000001de1df24a60;  1 drivers
v000001de1df11980_0 .net *"_ivl_90", 0 0, L_000001de1df25a20;  1 drivers
v000001de1df11840_0 .net *"_ivl_92", 31 0, L_000001de1df23210;  1 drivers
v000001de1df115c0_0 .net *"_ivl_94", 31 0, L_000001de1df24e50;  1 drivers
v000001de1df112a0_0 .net "ina", 31 0, L_000001de1df232b0;  1 drivers
v000001de1df118e0_0 .net "inb", 31 0, L_000001de1df21190;  alias, 1 drivers
v000001de1df11700_0 .net "inc", 31 0, v000001de1df10d00_0;  alias, 1 drivers
v000001de1df0a4a0_0 .net "ind", 31 0, L_000001de1df1cff0;  alias, 1 drivers
v000001de1df0a180_0 .net "ine", 31 0, v000001de1def4300_0;  alias, 1 drivers
L_000001de1df400d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de1df0c200_0 .net "inf", 31 0, L_000001de1df400d0;  1 drivers
L_000001de1df40118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de1df0aae0_0 .net "ing", 31 0, L_000001de1df40118;  1 drivers
L_000001de1df40160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001de1df0ba80_0 .net "inh", 31 0, L_000001de1df40160;  1 drivers
v000001de1df0a5e0_0 .net "out", 31 0, L_000001de1df25860;  alias, 1 drivers
v000001de1df0b620_0 .net "sel", 2 0, L_000001de1df22090;  alias, 1 drivers
L_000001de1df21cd0 .part L_000001de1df22090, 2, 1;
L_000001de1df23670 .part L_000001de1df22090, 1, 1;
L_000001de1df22a90 .part L_000001de1df22090, 0, 1;
LS_000001de1df21d70_0_0 .concat [ 1 1 1 1], L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10;
LS_000001de1df21d70_0_4 .concat [ 1 1 1 1], L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10;
LS_000001de1df21d70_0_8 .concat [ 1 1 1 1], L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10;
LS_000001de1df21d70_0_12 .concat [ 1 1 1 1], L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10;
LS_000001de1df21d70_0_16 .concat [ 1 1 1 1], L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10;
LS_000001de1df21d70_0_20 .concat [ 1 1 1 1], L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10;
LS_000001de1df21d70_0_24 .concat [ 1 1 1 1], L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10;
LS_000001de1df21d70_0_28 .concat [ 1 1 1 1], L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10, L_000001de1ddfdf10;
LS_000001de1df21d70_1_0 .concat [ 4 4 4 4], LS_000001de1df21d70_0_0, LS_000001de1df21d70_0_4, LS_000001de1df21d70_0_8, LS_000001de1df21d70_0_12;
LS_000001de1df21d70_1_4 .concat [ 4 4 4 4], LS_000001de1df21d70_0_16, LS_000001de1df21d70_0_20, LS_000001de1df21d70_0_24, LS_000001de1df21d70_0_28;
L_000001de1df21d70 .concat [ 16 16 0 0], LS_000001de1df21d70_1_0, LS_000001de1df21d70_1_4;
L_000001de1df230d0 .part L_000001de1df22090, 2, 1;
L_000001de1df21b90 .part L_000001de1df22090, 1, 1;
L_000001de1df221d0 .part L_000001de1df22090, 0, 1;
LS_000001de1df22ef0_0_0 .concat [ 1 1 1 1], L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70;
LS_000001de1df22ef0_0_4 .concat [ 1 1 1 1], L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70;
LS_000001de1df22ef0_0_8 .concat [ 1 1 1 1], L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70;
LS_000001de1df22ef0_0_12 .concat [ 1 1 1 1], L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70;
LS_000001de1df22ef0_0_16 .concat [ 1 1 1 1], L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70;
LS_000001de1df22ef0_0_20 .concat [ 1 1 1 1], L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70;
LS_000001de1df22ef0_0_24 .concat [ 1 1 1 1], L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70;
LS_000001de1df22ef0_0_28 .concat [ 1 1 1 1], L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70, L_000001de1df25b70;
LS_000001de1df22ef0_1_0 .concat [ 4 4 4 4], LS_000001de1df22ef0_0_0, LS_000001de1df22ef0_0_4, LS_000001de1df22ef0_0_8, LS_000001de1df22ef0_0_12;
LS_000001de1df22ef0_1_4 .concat [ 4 4 4 4], LS_000001de1df22ef0_0_16, LS_000001de1df22ef0_0_20, LS_000001de1df22ef0_0_24, LS_000001de1df22ef0_0_28;
L_000001de1df22ef0 .concat [ 16 16 0 0], LS_000001de1df22ef0_1_0, LS_000001de1df22ef0_1_4;
L_000001de1df23350 .part L_000001de1df22090, 2, 1;
L_000001de1df21870 .part L_000001de1df22090, 1, 1;
L_000001de1df21af0 .part L_000001de1df22090, 0, 1;
LS_000001de1df21050_0_0 .concat [ 1 1 1 1], L_000001de1df25780, L_000001de1df25780, L_000001de1df25780, L_000001de1df25780;
LS_000001de1df21050_0_4 .concat [ 1 1 1 1], L_000001de1df25780, L_000001de1df25780, L_000001de1df25780, L_000001de1df25780;
LS_000001de1df21050_0_8 .concat [ 1 1 1 1], L_000001de1df25780, L_000001de1df25780, L_000001de1df25780, L_000001de1df25780;
LS_000001de1df21050_0_12 .concat [ 1 1 1 1], L_000001de1df25780, L_000001de1df25780, L_000001de1df25780, L_000001de1df25780;
LS_000001de1df21050_0_16 .concat [ 1 1 1 1], L_000001de1df25780, L_000001de1df25780, L_000001de1df25780, L_000001de1df25780;
LS_000001de1df21050_0_20 .concat [ 1 1 1 1], L_000001de1df25780, L_000001de1df25780, L_000001de1df25780, L_000001de1df25780;
LS_000001de1df21050_0_24 .concat [ 1 1 1 1], L_000001de1df25780, L_000001de1df25780, L_000001de1df25780, L_000001de1df25780;
LS_000001de1df21050_0_28 .concat [ 1 1 1 1], L_000001de1df25780, L_000001de1df25780, L_000001de1df25780, L_000001de1df25780;
LS_000001de1df21050_1_0 .concat [ 4 4 4 4], LS_000001de1df21050_0_0, LS_000001de1df21050_0_4, LS_000001de1df21050_0_8, LS_000001de1df21050_0_12;
LS_000001de1df21050_1_4 .concat [ 4 4 4 4], LS_000001de1df21050_0_16, LS_000001de1df21050_0_20, LS_000001de1df21050_0_24, LS_000001de1df21050_0_28;
L_000001de1df21050 .concat [ 16 16 0 0], LS_000001de1df21050_1_0, LS_000001de1df21050_1_4;
L_000001de1df21690 .part L_000001de1df22090, 2, 1;
L_000001de1df22bd0 .part L_000001de1df22090, 1, 1;
L_000001de1df21eb0 .part L_000001de1df22090, 0, 1;
LS_000001de1df23030_0_0 .concat [ 1 1 1 1], L_000001de1df25240, L_000001de1df25240, L_000001de1df25240, L_000001de1df25240;
LS_000001de1df23030_0_4 .concat [ 1 1 1 1], L_000001de1df25240, L_000001de1df25240, L_000001de1df25240, L_000001de1df25240;
LS_000001de1df23030_0_8 .concat [ 1 1 1 1], L_000001de1df25240, L_000001de1df25240, L_000001de1df25240, L_000001de1df25240;
LS_000001de1df23030_0_12 .concat [ 1 1 1 1], L_000001de1df25240, L_000001de1df25240, L_000001de1df25240, L_000001de1df25240;
LS_000001de1df23030_0_16 .concat [ 1 1 1 1], L_000001de1df25240, L_000001de1df25240, L_000001de1df25240, L_000001de1df25240;
LS_000001de1df23030_0_20 .concat [ 1 1 1 1], L_000001de1df25240, L_000001de1df25240, L_000001de1df25240, L_000001de1df25240;
LS_000001de1df23030_0_24 .concat [ 1 1 1 1], L_000001de1df25240, L_000001de1df25240, L_000001de1df25240, L_000001de1df25240;
LS_000001de1df23030_0_28 .concat [ 1 1 1 1], L_000001de1df25240, L_000001de1df25240, L_000001de1df25240, L_000001de1df25240;
LS_000001de1df23030_1_0 .concat [ 4 4 4 4], LS_000001de1df23030_0_0, LS_000001de1df23030_0_4, LS_000001de1df23030_0_8, LS_000001de1df23030_0_12;
LS_000001de1df23030_1_4 .concat [ 4 4 4 4], LS_000001de1df23030_0_16, LS_000001de1df23030_0_20, LS_000001de1df23030_0_24, LS_000001de1df23030_0_28;
L_000001de1df23030 .concat [ 16 16 0 0], LS_000001de1df23030_1_0, LS_000001de1df23030_1_4;
L_000001de1df21730 .part L_000001de1df22090, 2, 1;
L_000001de1df21230 .part L_000001de1df22090, 1, 1;
L_000001de1df23170 .part L_000001de1df22090, 0, 1;
LS_000001de1df23210_0_0 .concat [ 1 1 1 1], L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20;
LS_000001de1df23210_0_4 .concat [ 1 1 1 1], L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20;
LS_000001de1df23210_0_8 .concat [ 1 1 1 1], L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20;
LS_000001de1df23210_0_12 .concat [ 1 1 1 1], L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20;
LS_000001de1df23210_0_16 .concat [ 1 1 1 1], L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20;
LS_000001de1df23210_0_20 .concat [ 1 1 1 1], L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20;
LS_000001de1df23210_0_24 .concat [ 1 1 1 1], L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20;
LS_000001de1df23210_0_28 .concat [ 1 1 1 1], L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20, L_000001de1df25a20;
LS_000001de1df23210_1_0 .concat [ 4 4 4 4], LS_000001de1df23210_0_0, LS_000001de1df23210_0_4, LS_000001de1df23210_0_8, LS_000001de1df23210_0_12;
LS_000001de1df23210_1_4 .concat [ 4 4 4 4], LS_000001de1df23210_0_16, LS_000001de1df23210_0_20, LS_000001de1df23210_0_24, LS_000001de1df23210_0_28;
L_000001de1df23210 .concat [ 16 16 0 0], LS_000001de1df23210_1_0, LS_000001de1df23210_1_4;
S_000001de1deef3b0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001de1df0a040_0 .net "Write_Data", 31 0, v000001de1dee3100_0;  alias, 1 drivers
v000001de1df0b8a0_0 .net "addr", 31 0, v000001de1dee1440_0;  alias, 1 drivers
v000001de1df0b4e0_0 .net "clk", 0 0, L_000001de1de60460;  alias, 1 drivers
v000001de1df0b9e0_0 .net "mem_out", 31 0, v000001de1df0c160_0;  alias, 1 drivers
v000001de1df0a0e0_0 .net "mem_read", 0 0, v000001de1dee2480_0;  alias, 1 drivers
v000001de1df0bee0_0 .net "mem_write", 0 0, v000001de1dee3420_0;  alias, 1 drivers
S_000001de1deefd10 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001de1deef3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001de1df09e60 .array "DataMem", 1023 0, 31 0;
v000001de1df09aa0_0 .net "Data_In", 31 0, v000001de1dee3100_0;  alias, 1 drivers
v000001de1df0c160_0 .var "Data_Out", 31 0;
v000001de1df0be40_0 .net "Write_en", 0 0, v000001de1dee3420_0;  alias, 1 drivers
v000001de1df0a720_0 .net "addr", 31 0, v000001de1dee1440_0;  alias, 1 drivers
v000001de1df0b120_0 .net "clk", 0 0, L_000001de1de60460;  alias, 1 drivers
v000001de1df0a860_0 .var/i "i", 31 0;
S_000001de1def01c0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001de1df1ba70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001de1df1baa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001de1df1bae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001de1df1bb18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001de1df1bb50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001de1df1bb88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001de1df1bbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001de1df1bbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001de1df1bc30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001de1df1bc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001de1df1bca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001de1df1bcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001de1df1bd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001de1df1bd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001de1df1bd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001de1df1bdb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001de1df1bdf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001de1df1be28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001de1df1be60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001de1df1be98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001de1df1bed0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001de1df1bf08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001de1df1bf40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001de1df1bf78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001de1df1bfb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001de1df0ac20_0 .net "MEM_ALU_OUT", 31 0, v000001de1dee1440_0;  alias, 1 drivers
v000001de1df0a220_0 .net "MEM_Data_mem_out", 31 0, v000001de1df0c160_0;  alias, 1 drivers
v000001de1df0afe0_0 .net "MEM_memread", 0 0, v000001de1dee2480_0;  alias, 1 drivers
v000001de1df0b1c0_0 .net "MEM_opcode", 11 0, v000001de1dee1d00_0;  alias, 1 drivers
v000001de1df0bf80_0 .net "MEM_rd_ind", 4 0, v000001de1dee1b20_0;  alias, 1 drivers
v000001de1df09b40_0 .net "MEM_rd_indzero", 0 0, v000001de1dee34c0_0;  alias, 1 drivers
v000001de1df0bc60_0 .net "MEM_regwrite", 0 0, v000001de1dee3740_0;  alias, 1 drivers
v000001de1df09be0_0 .var "WB_ALU_OUT", 31 0;
v000001de1df09c80_0 .var "WB_Data_mem_out", 31 0;
v000001de1df09d20_0 .var "WB_memread", 0 0;
v000001de1df0b300_0 .var "WB_rd_ind", 4 0;
v000001de1df09f00_0 .var "WB_rd_indzero", 0 0;
v000001de1df09fa0_0 .var "WB_regwrite", 0 0;
v000001de1df0b760_0 .net "clk", 0 0, L_000001de1df8bd20;  1 drivers
v000001de1df0a2c0_0 .var "hlt", 0 0;
v000001de1df0a7c0_0 .net "rst", 0 0, v000001de1df1f1b0_0;  alias, 1 drivers
E_000001de1de6b5d0 .event posedge, v000001de1dee14e0_0, v000001de1df0b760_0;
S_000001de1def0350 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001de1dcb9f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001de1df8bb60 .functor AND 32, v000001de1df09c80_0, L_000001de1df97a40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df8bbd0 .functor NOT 1, v000001de1df09d20_0, C4<0>, C4<0>, C4<0>;
L_000001de1df8be70 .functor AND 32, v000001de1df09be0_0, L_000001de1df986c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001de1df8bd90 .functor OR 32, L_000001de1df8bb60, L_000001de1df8be70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001de1df0a360_0 .net "Write_Data_RegFile", 31 0, L_000001de1df8bd90;  alias, 1 drivers
v000001de1df0bb20_0 .net *"_ivl_0", 31 0, L_000001de1df97a40;  1 drivers
v000001de1df0a680_0 .net *"_ivl_2", 31 0, L_000001de1df8bb60;  1 drivers
v000001de1df0b800_0 .net *"_ivl_4", 0 0, L_000001de1df8bbd0;  1 drivers
v000001de1df0a400_0 .net *"_ivl_6", 31 0, L_000001de1df986c0;  1 drivers
v000001de1df0a540_0 .net *"_ivl_8", 31 0, L_000001de1df8be70;  1 drivers
v000001de1df0a9a0_0 .net "alu_out", 31 0, v000001de1df09be0_0;  alias, 1 drivers
v000001de1df0b260_0 .net "mem_out", 31 0, v000001de1df09c80_0;  alias, 1 drivers
v000001de1df0aa40_0 .net "mem_read", 0 0, v000001de1df09d20_0;  alias, 1 drivers
LS_000001de1df97a40_0_0 .concat [ 1 1 1 1], v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0;
LS_000001de1df97a40_0_4 .concat [ 1 1 1 1], v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0;
LS_000001de1df97a40_0_8 .concat [ 1 1 1 1], v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0;
LS_000001de1df97a40_0_12 .concat [ 1 1 1 1], v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0;
LS_000001de1df97a40_0_16 .concat [ 1 1 1 1], v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0;
LS_000001de1df97a40_0_20 .concat [ 1 1 1 1], v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0;
LS_000001de1df97a40_0_24 .concat [ 1 1 1 1], v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0;
LS_000001de1df97a40_0_28 .concat [ 1 1 1 1], v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0, v000001de1df09d20_0;
LS_000001de1df97a40_1_0 .concat [ 4 4 4 4], LS_000001de1df97a40_0_0, LS_000001de1df97a40_0_4, LS_000001de1df97a40_0_8, LS_000001de1df97a40_0_12;
LS_000001de1df97a40_1_4 .concat [ 4 4 4 4], LS_000001de1df97a40_0_16, LS_000001de1df97a40_0_20, LS_000001de1df97a40_0_24, LS_000001de1df97a40_0_28;
L_000001de1df97a40 .concat [ 16 16 0 0], LS_000001de1df97a40_1_0, LS_000001de1df97a40_1_4;
LS_000001de1df986c0_0_0 .concat [ 1 1 1 1], L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0;
LS_000001de1df986c0_0_4 .concat [ 1 1 1 1], L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0;
LS_000001de1df986c0_0_8 .concat [ 1 1 1 1], L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0;
LS_000001de1df986c0_0_12 .concat [ 1 1 1 1], L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0;
LS_000001de1df986c0_0_16 .concat [ 1 1 1 1], L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0;
LS_000001de1df986c0_0_20 .concat [ 1 1 1 1], L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0;
LS_000001de1df986c0_0_24 .concat [ 1 1 1 1], L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0;
LS_000001de1df986c0_0_28 .concat [ 1 1 1 1], L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0, L_000001de1df8bbd0;
LS_000001de1df986c0_1_0 .concat [ 4 4 4 4], LS_000001de1df986c0_0_0, LS_000001de1df986c0_0_4, LS_000001de1df986c0_0_8, LS_000001de1df986c0_0_12;
LS_000001de1df986c0_1_4 .concat [ 4 4 4 4], LS_000001de1df986c0_0_16, LS_000001de1df986c0_0_20, LS_000001de1df986c0_0_24, LS_000001de1df986c0_0_28;
L_000001de1df986c0 .concat [ 16 16 0 0], LS_000001de1df986c0_1_0, LS_000001de1df986c0_1_4;
    .scope S_000001de1deef9f0;
T_0 ;
    %wait E_000001de1de6b810;
    %load/vec4 v000001de1df0f7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001de1df10d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001de1df0ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001de1df0fea0_0;
    %assign/vec4 v000001de1df10d00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001de1deef540;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de1df0f360_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001de1df0f360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001de1df0f360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %load/vec4 v000001de1df0f360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de1df0f360_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df0fae0, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001de1deeebe0;
T_2 ;
    %wait E_000001de1de6afd0;
    %load/vec4 v000001de1df10e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001de1def9950_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def98b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1df11020_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1df0f220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1df10da0_0, 0;
    %assign/vec4 v000001de1df0ec80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001de1df0f680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001de1df10120_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001de1def9950_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def98b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1df11020_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1df0f220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1df10da0_0, 0;
    %assign/vec4 v000001de1df0ec80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001de1df0f680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001de1df0eaa0_0;
    %assign/vec4 v000001de1def98b0_0, 0;
    %load/vec4 v000001de1df109e0_0;
    %assign/vec4 v000001de1def9950_0, 0;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001de1df0f220_0, 0;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001de1df0ec80_0, 4, 5;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001de1df0ec80_0, 4, 5;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001de1df10da0_0, 0;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001de1df11020_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001de1df11020_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001de1df0eaa0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001de1df11020_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001de1deeea50;
T_3 ;
    %wait E_000001de1de6b810;
    %load/vec4 v000001de1def6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de1def6750_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001de1def6750_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001de1def6750_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1def6c50, 0, 4;
    %load/vec4 v000001de1def6750_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de1def6750_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001de1def71f0_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001de1def66b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001de1def64d0_0;
    %load/vec4 v000001de1def71f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1def6c50, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1def6c50, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001de1deeea50;
T_4 ;
    %wait E_000001de1de6aad0;
    %load/vec4 v000001de1def71f0_0;
    %load/vec4 v000001de1def6d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001de1def71f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001de1def66b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001de1def64d0_0;
    %assign/vec4 v000001de1def7150_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001de1def6d90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001de1def6c50, 4;
    %assign/vec4 v000001de1def7150_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001de1deeea50;
T_5 ;
    %wait E_000001de1de6aad0;
    %load/vec4 v000001de1def71f0_0;
    %load/vec4 v000001de1def6430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001de1def71f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001de1def66b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001de1def64d0_0;
    %assign/vec4 v000001de1def6390_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001de1def6430_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001de1def6c50, 4;
    %assign/vec4 v000001de1def6390_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001de1deeea50;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001de1deef6d0;
    %jmp t_0;
    .scope S_000001de1deef6d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de1def78d0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001de1def78d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001de1def78d0_0;
    %ix/getv/s 4, v000001de1def78d0_0;
    %load/vec4a v000001de1def6c50, 4;
    %ix/getv/s 4, v000001de1def78d0_0;
    %load/vec4a v000001de1def6c50, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001de1def78d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de1def78d0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001de1deeea50;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001de1deef090;
T_7 ;
    %wait E_000001de1de6ab10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de1def69d0_0, 0, 32;
    %load/vec4 v000001de1def70b0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001de1def70b0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001de1def6e30_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001de1def69d0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001de1def70b0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001de1def70b0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001de1def70b0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001de1def6e30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001de1def69d0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001de1def6e30_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001de1def6e30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001de1def69d0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001de1deefea0;
T_8 ;
    %wait E_000001de1de6b810;
    %load/vec4 v000001de1defb070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001de1defcb50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001de1defa530_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001de1defa530_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001de1defcb50_0;
    %load/vec4 v000001de1defc330_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001de1defcb50_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001de1defcb50_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001de1defcb50_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001de1defcb50_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001de1defcb50_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001de1defcb50_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001de1deefea0;
T_9 ;
    %wait E_000001de1de6b810;
    %load/vec4 v000001de1defb070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defc0b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001de1defc830_0;
    %assign/vec4 v000001de1defc0b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001de1deee8c0;
T_10 ;
    %wait E_000001de1de6ae10;
    %load/vec4 v000001de1defd0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de1defcfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de1defd050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defcf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de1defb750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de1defb930_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001de1defab70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001de1defac10_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001de1defbd90_0;
    %load/vec4 v000001de1defc6f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001de1defbe30_0;
    %load/vec4 v000001de1defc6f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001de1defaf30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001de1defb6b0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001de1defbd90_0;
    %load/vec4 v000001de1defc8d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001de1defbe30_0;
    %load/vec4 v000001de1defc8d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defcfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defd050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defcf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de1defb750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defb930_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001de1defb9d0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defcfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de1defd050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de1defcf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defb750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defb930_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de1defcfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001de1defd050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defcf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defb750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1defb930_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001de1def0670;
T_11 ;
    %wait E_000001de1de6b650;
    %load/vec4 v000001de1def21e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001de1def0ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def14c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def1a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def2aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def3040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def2320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def1560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def0e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def2dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def08e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def0de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def2b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def28c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def26e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def2fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def1d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def1b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def1100_0, 0;
    %assign/vec4 v000001de1def2500_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001de1def16a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001de1def20a0_0;
    %assign/vec4 v000001de1def2500_0, 0;
    %load/vec4 v000001de1def1ba0_0;
    %assign/vec4 v000001de1def1100_0, 0;
    %load/vec4 v000001de1def2640_0;
    %assign/vec4 v000001de1def1b00_0, 0;
    %load/vec4 v000001de1def2140_0;
    %assign/vec4 v000001de1def1d80_0, 0;
    %load/vec4 v000001de1def0980_0;
    %assign/vec4 v000001de1def2fa0_0, 0;
    %load/vec4 v000001de1def1880_0;
    %assign/vec4 v000001de1def26e0_0, 0;
    %load/vec4 v000001de1def25a0_0;
    %assign/vec4 v000001de1def28c0_0, 0;
    %load/vec4 v000001de1def11a0_0;
    %assign/vec4 v000001de1def2b40_0, 0;
    %load/vec4 v000001de1def0fc0_0;
    %assign/vec4 v000001de1def0de0_0, 0;
    %load/vec4 v000001de1def17e0_0;
    %assign/vec4 v000001de1def08e0_0, 0;
    %load/vec4 v000001de1def1e20_0;
    %assign/vec4 v000001de1def2dc0_0, 0;
    %load/vec4 v000001de1def2460_0;
    %assign/vec4 v000001de1def0e80_0, 0;
    %load/vec4 v000001de1def2a00_0;
    %assign/vec4 v000001de1def1560_0, 0;
    %load/vec4 v000001de1def1740_0;
    %assign/vec4 v000001de1def2320_0, 0;
    %load/vec4 v000001de1def0b60_0;
    %assign/vec4 v000001de1def3040_0, 0;
    %load/vec4 v000001de1def0f20_0;
    %assign/vec4 v000001de1def2aa0_0, 0;
    %load/vec4 v000001de1def1ec0_0;
    %assign/vec4 v000001de1def1a60_0, 0;
    %load/vec4 v000001de1def0a20_0;
    %assign/vec4 v000001de1def14c0_0, 0;
    %load/vec4 v000001de1def1060_0;
    %assign/vec4 v000001de1def0ac0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001de1def0ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def14c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def1a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def2aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def3040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def2320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def1560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def0e80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def2dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def08e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def0de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def2b40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def28c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def26e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def2fa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def1d80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def1b00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def1100_0, 0;
    %assign/vec4 v000001de1def2500_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001de1deeef00;
T_12 ;
    %wait E_000001de1de6add0;
    %load/vec4 v000001de1defb110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001de1def37c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def4300_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def35e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def46c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def3680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def4260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def3f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def3720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def4760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def3860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def3ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def3900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def4620_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def3fe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def3a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def3c20_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001de1def3360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def3220_0, 0;
    %assign/vec4 v000001de1def4580_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001de1defbed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001de1def2780_0;
    %assign/vec4 v000001de1def4580_0, 0;
    %load/vec4 v000001de1def1240_0;
    %assign/vec4 v000001de1def3220_0, 0;
    %load/vec4 v000001de1def41c0_0;
    %assign/vec4 v000001de1def3360_0, 0;
    %load/vec4 v000001de1def3180_0;
    %assign/vec4 v000001de1def3c20_0, 0;
    %load/vec4 v000001de1def4440_0;
    %assign/vec4 v000001de1def3a40_0, 0;
    %load/vec4 v000001de1def3e00_0;
    %assign/vec4 v000001de1def3fe0_0, 0;
    %load/vec4 v000001de1def12e0_0;
    %assign/vec4 v000001de1def4620_0, 0;
    %load/vec4 v000001de1def3d60_0;
    %assign/vec4 v000001de1def3900_0, 0;
    %load/vec4 v000001de1def43a0_0;
    %assign/vec4 v000001de1def3ae0_0, 0;
    %load/vec4 v000001de1def3ea0_0;
    %assign/vec4 v000001de1def3860_0, 0;
    %load/vec4 v000001de1def3cc0_0;
    %assign/vec4 v000001de1def32c0_0, 0;
    %load/vec4 v000001de1def39a0_0;
    %assign/vec4 v000001de1def4760_0, 0;
    %load/vec4 v000001de1def3b80_0;
    %assign/vec4 v000001de1def3720_0, 0;
    %load/vec4 v000001de1def4120_0;
    %assign/vec4 v000001de1def3f40_0, 0;
    %load/vec4 v000001de1def4080_0;
    %assign/vec4 v000001de1def4260_0, 0;
    %load/vec4 v000001de1def3540_0;
    %assign/vec4 v000001de1def3680_0, 0;
    %load/vec4 v000001de1def3400_0;
    %assign/vec4 v000001de1def44e0_0, 0;
    %load/vec4 v000001de1def30e0_0;
    %assign/vec4 v000001de1def46c0_0, 0;
    %load/vec4 v000001de1def1420_0;
    %assign/vec4 v000001de1def35e0_0, 0;
    %load/vec4 v000001de1def1380_0;
    %assign/vec4 v000001de1def4300_0, 0;
    %load/vec4 v000001de1def34a0_0;
    %assign/vec4 v000001de1def37c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001de1def37c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def4300_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def35e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def46c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def44e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def3680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def4260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def3f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def3720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def4760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def32c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1def3860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def3ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def3900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def4620_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def3fe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def3a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1def3c20_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001de1def3360_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1def3220_0, 0;
    %assign/vec4 v000001de1def4580_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001de1dceca50;
T_13 ;
    %wait E_000001de1de69e50;
    %load/vec4 v000001de1dee68f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001de1dee6850_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001de1dcec8c0;
T_14 ;
    %wait E_000001de1de69d90;
    %load/vec4 v000001de1dee60d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001de1dee6030_0;
    %pad/u 33;
    %load/vec4 v000001de1dee62b0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001de1dee6710_0, 0;
    %assign/vec4 v000001de1dee6350_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001de1dee6030_0;
    %pad/u 33;
    %load/vec4 v000001de1dee62b0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001de1dee6710_0, 0;
    %assign/vec4 v000001de1dee6350_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001de1dee6030_0;
    %pad/u 33;
    %load/vec4 v000001de1dee62b0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001de1dee6710_0, 0;
    %assign/vec4 v000001de1dee6350_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001de1dee6030_0;
    %pad/u 33;
    %load/vec4 v000001de1dee62b0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001de1dee6710_0, 0;
    %assign/vec4 v000001de1dee6350_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001de1dee6030_0;
    %pad/u 33;
    %load/vec4 v000001de1dee62b0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001de1dee6710_0, 0;
    %assign/vec4 v000001de1dee6350_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001de1dee6030_0;
    %pad/u 33;
    %load/vec4 v000001de1dee62b0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001de1dee6710_0, 0;
    %assign/vec4 v000001de1dee6350_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001de1dee62b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001de1dee6350_0;
    %load/vec4 v000001de1dee62b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001de1dee6030_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001de1dee62b0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001de1dee62b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001de1dee6350_0, 0;
    %load/vec4 v000001de1dee6030_0;
    %ix/getv 4, v000001de1dee62b0_0;
    %shiftl 4;
    %assign/vec4 v000001de1dee6710_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001de1dee62b0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001de1dee6350_0;
    %load/vec4 v000001de1dee62b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001de1dee6030_0;
    %load/vec4 v000001de1dee62b0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001de1dee62b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001de1dee6350_0, 0;
    %load/vec4 v000001de1dee6030_0;
    %ix/getv 4, v000001de1dee62b0_0;
    %shiftr 4;
    %assign/vec4 v000001de1dee6710_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1dee6350_0, 0;
    %load/vec4 v000001de1dee6030_0;
    %load/vec4 v000001de1dee62b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001de1dee6710_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001de1dee6350_0, 0;
    %load/vec4 v000001de1dee62b0_0;
    %load/vec4 v000001de1dee6030_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001de1dee6710_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001de1dbc69c0;
T_15 ;
    %wait E_000001de1de699d0;
    %load/vec4 v000001de1dee14e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001de1dee34c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1dee3740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1dee3420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1dee2480_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001de1dee1d00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1dee1b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1dee3100_0, 0;
    %assign/vec4 v000001de1dee1440_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001de1de03ea0_0;
    %assign/vec4 v000001de1dee1440_0, 0;
    %load/vec4 v000001de1dee3240_0;
    %assign/vec4 v000001de1dee3100_0, 0;
    %load/vec4 v000001de1dee1c60_0;
    %assign/vec4 v000001de1dee1b20_0, 0;
    %load/vec4 v000001de1ddee7b0_0;
    %assign/vec4 v000001de1dee1d00_0, 0;
    %load/vec4 v000001de1de03f40_0;
    %assign/vec4 v000001de1dee2480_0, 0;
    %load/vec4 v000001de1ddef1b0_0;
    %assign/vec4 v000001de1dee3420_0, 0;
    %load/vec4 v000001de1dee1260_0;
    %assign/vec4 v000001de1dee3740_0, 0;
    %load/vec4 v000001de1dee2a20_0;
    %assign/vec4 v000001de1dee34c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001de1deefd10;
T_16 ;
    %wait E_000001de1de6aad0;
    %load/vec4 v000001de1df0be40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001de1df09aa0_0;
    %load/vec4 v000001de1df0a720_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001de1deefd10;
T_17 ;
    %wait E_000001de1de6aad0;
    %load/vec4 v000001de1df0a720_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001de1df09e60, 4;
    %assign/vec4 v000001de1df0c160_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001de1deefd10;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de1df0a860_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001de1df0a860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001de1df0a860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %load/vec4 v000001de1df0a860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de1df0a860_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001de1df09e60, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001de1deefd10;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de1df0a860_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001de1df0a860_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001de1df0a860_0;
    %load/vec4a v000001de1df09e60, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001de1df0a860_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001de1df0a860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de1df0a860_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001de1def01c0;
T_20 ;
    %wait E_000001de1de6b5d0;
    %load/vec4 v000001de1df0a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001de1df09f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1df0a2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1df09fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001de1df09d20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001de1df0b300_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001de1df09c80_0, 0;
    %assign/vec4 v000001de1df09be0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001de1df0ac20_0;
    %assign/vec4 v000001de1df09be0_0, 0;
    %load/vec4 v000001de1df0a220_0;
    %assign/vec4 v000001de1df09c80_0, 0;
    %load/vec4 v000001de1df0afe0_0;
    %assign/vec4 v000001de1df09d20_0, 0;
    %load/vec4 v000001de1df0bf80_0;
    %assign/vec4 v000001de1df0b300_0, 0;
    %load/vec4 v000001de1df0bc60_0;
    %assign/vec4 v000001de1df09fa0_0, 0;
    %load/vec4 v000001de1df09b40_0;
    %assign/vec4 v000001de1df09f00_0, 0;
    %load/vec4 v000001de1df0b1c0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001de1df0a2c0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001de1dcb9f80;
T_21 ;
    %wait E_000001de1de69990;
    %load/vec4 v000001de1df1ecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001de1df206f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001de1df206f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001de1df206f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001de1de8bb00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de1df1f110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de1df1f1b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001de1de8bb00;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001de1df1f110_0;
    %inv;
    %assign/vec4 v000001de1df1f110_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001de1de8bb00;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001de1df1f1b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de1df1f1b0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001de1df20150_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
