# Day 2 - Full Adder

## ðŸ“˜ Description
This module implements a Verilog-based design for **Full Adder**. It forms a key part of combinational logic understanding and is commonly used in digital circuit design.

## ðŸ”§ Tools & Language
- Verilog HDL
- Simulated using ModelSim

## ðŸ§® Logic Formula
```
Sum = A ^ B ^ Cin
Carry = (A & B) | (B & Cin) | (A & Cin)
```

