-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat Nov  9 23:18:15 2024
-- Host        : fengwuyu running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/finn_dev_root/vivado_stitch_proj_wlkx21xb/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/finn_design_MVAU_hls_3_0_sim_netlist.vhdl
-- Design      : finn_design_MVAU_hls_3_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_flow_control_loop_pipe_sequential_init is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \sf_fu_340_reg[1]\ : out STD_LOGIC;
    \sf_fu_340_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \nf_1_fu_492_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \i_fu_344_reg[8]\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 2 downto 0 );
    A : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[26]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln272_reg_3532_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln290_fu_1696_p2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_4\ : out STD_LOGIC;
    \sf_fu_340_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_340_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_B_reg[23]\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    i_2_fu_980_p2 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    \icmp_ln249_reg_3479_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm10_out : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \sf_fu_340_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nf_1_fu_492[31]_i_3_0\ : in STD_LOGIC;
    \nf_1_fu_492_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]\ : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    \i_fu_344_reg[0]\ : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 26 downto 0 );
    mux_4_1 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    mux_4_0 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \icmp_ln272_reg_3532_reg[0]_0\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter7_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_3720_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_3479_pp0_iter6_reg : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    \i_fu_344_reg[4]\ : in STD_LOGIC;
    \i_fu_344_reg[4]_0\ : in STD_LOGIC;
    \i_fu_344_reg[4]_1\ : in STD_LOGIC;
    \i_fu_344_reg[8]_0\ : in STD_LOGIC;
    \i_fu_344_reg[8]_1\ : in STD_LOGIC;
    \i_fu_344_reg[8]_2\ : in STD_LOGIC;
    \i_fu_344_reg[12]\ : in STD_LOGIC;
    \i_fu_344_reg[12]_0\ : in STD_LOGIC;
    \i_fu_344_reg[16]\ : in STD_LOGIC;
    \i_fu_344_reg[16]_0\ : in STD_LOGIC;
    \i_fu_344_reg[16]_1\ : in STD_LOGIC;
    \i_fu_344_reg[18]\ : in STD_LOGIC;
    \icmp_ln290_reg_3720_reg[0]\ : in STD_LOGIC;
    \icmp_ln290_reg_3720_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln290_reg_3720_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_3720_reg[0]_2\ : in STD_LOGIC;
    \nf_1_fu_492_reg[0]\ : in STD_LOGIC;
    \nf_1_fu_492_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_492_reg[0]_1\ : in STD_LOGIC;
    \i_fu_344_reg[16]_2\ : in STD_LOGIC;
    \i_fu_344_reg[0]_0\ : in STD_LOGIC;
    \i_fu_344_reg[0]_1\ : in STD_LOGIC;
    \i_fu_344_reg[0]_2\ : in STD_LOGIC;
    \i_fu_344_reg[12]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_3_0\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_3_1\ : in STD_LOGIC;
    \i_fu_344_reg[12]_2\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln249_reg_3479 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_flow_control_loop_pipe_sequential_init : entity is "MVAU_hls_3_flow_control_loop_pipe_sequential_init";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_flow_control_loop_pipe_sequential_init is
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_sig_allocacmp_sf_1__0\ : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \i_fu_344_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_344_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_344_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_344_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_344_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_344_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_344_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_344_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_344_reg[18]_i_2_n_6\ : STD_LOGIC;
  signal \i_fu_344_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_344_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_344_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_344_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_344_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_344_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_344_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_344_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal icmp_ln249_fu_974_p2 : STD_LOGIC;
  signal \icmp_ln272_reg_3532[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3532[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3532[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3532[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3532[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3532[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3532[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3532[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3532[0]_i_9_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_fu_1696_p2\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_15_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_16_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_24_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_25_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492[31]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492[31]_i_7_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^nf_1_fu_492_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_1_fu_492_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_492_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_340[4]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_340[4]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_340[4]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_340[4]_i_6_n_3\ : STD_LOGIC;
  signal \^sf_fu_340_reg[0]_4\ : STD_LOGIC;
  signal \sf_fu_340_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_340_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_340_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_340_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_340_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_340_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_340_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_340_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \^sf_fu_340_reg[1]\ : STD_LOGIC;
  signal \sf_fu_340_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_340_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_340_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_340_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_340_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_340_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_340_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_340_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_340_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_340_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_340_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_340_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^sf_fu_340_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sf_fu_340_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \sf_fu_340_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \^sf_fu_340_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sf_fu_340_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_340_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_340_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_340_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_340_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_340_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_340_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_340_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \NLW_i_fu_344_reg[18]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_fu_344_reg[18]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_1_fu_492_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_1_fu_492_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_fu_340_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_fu_340_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \i_fu_344[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \i_fu_344[18]_i_1\ : label is "soft_lutpair5";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_344_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_344_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_344_reg[18]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_344_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_fu_344_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_ln249_reg_3479[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_3720[0]_i_22\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_3720[0]_i_9\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[26]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \nf_1_fu_492[0]_i_1\ : label is "soft_lutpair6";
  attribute ADDER_THRESHOLD of \nf_1_fu_492_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_492_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_492_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_492_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_492_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_492_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_492_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_492_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sf_fu_340[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sf_fu_340[31]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sf_fu_340[31]_i_2\ : label is "soft_lutpair7";
  attribute ADDER_THRESHOLD of \sf_fu_340_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_340_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_340_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_340_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_340_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_340_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_340_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_340_reg[8]_i_1\ : label is 35;
begin
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
  \B_V_data_1_state_reg[0]_0\(0) <= \^b_v_data_1_state_reg[0]_0\(0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
  icmp_ln290_fu_1696_p2 <= \^icmp_ln290_fu_1696_p2\;
  \nf_1_fu_492_reg[31]\(31 downto 0) <= \^nf_1_fu_492_reg[31]\(31 downto 0);
  \sf_fu_340_reg[0]_4\ <= \^sf_fu_340_reg[0]_4\;
  \sf_fu_340_reg[1]\ <= \^sf_fu_340_reg[1]\;
  \sf_fu_340_reg[31]\(31 downto 0) <= \^sf_fu_340_reg[31]\(31 downto 0);
  \sf_fu_340_reg[3]\(3 downto 0) <= \^sf_fu_340_reg[3]\(3 downto 0);
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => icmp_ln249_fu_974_p2,
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => weights_V_TVALID_int_regslice,
      I3 => \ap_CS_iter1_fsm_reg[1]\,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => in0_V_TVALID_int_regslice,
      O => \^b_v_data_1_state_reg[0]\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(2),
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001101"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \ap_CS_fsm[3]_i_2_n_3\,
      I4 => ap_NS_fsm10_out,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(2),
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => \ap_CS_iter1_fsm_reg[1]\,
      I2 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF01FFFFFF55FF"
    )
        port map (
      I0 => icmp_ln249_fu_974_p2,
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => in0_V_TVALID_int_regslice,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I4 => \ap_CS_iter1_fsm_reg[1]\,
      I5 => weights_V_TVALID_int_regslice,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AA00000000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter7_reg,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I4 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_done_reg1
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln249_fu_974_p2,
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(10),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(10),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(10),
      O => \B_V_data_1_payload_B_reg[23]\(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(11),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(11),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(11),
      O => \B_V_data_1_payload_B_reg[23]\(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(15),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(15),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(15),
      O => \B_V_data_1_payload_B_reg[23]\(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(16),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(16),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(16),
      O => \B_V_data_1_payload_B_reg[23]\(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(17),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(17),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(17),
      O => \B_V_data_1_payload_B_reg[23]\(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(18),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(18),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(18),
      O => \B_V_data_1_payload_B_reg[23]\(12)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(19),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(19),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(19),
      O => \B_V_data_1_payload_B_reg[23]\(13)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(20),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(20),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(20),
      O => \B_V_data_1_payload_B_reg[23]\(14)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(21),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(21),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(21),
      O => \B_V_data_1_payload_B_reg[23]\(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(22),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(22),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(22),
      O => \B_V_data_1_payload_B_reg[23]\(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(23),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(23),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(23),
      O => \B_V_data_1_payload_B_reg[23]\(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(3),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(3),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(3),
      O => \B_V_data_1_payload_B_reg[23]\(0)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(4),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(4),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(4),
      O => \B_V_data_1_payload_B_reg[23]\(1)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(5),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(5),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(5),
      O => \B_V_data_1_payload_B_reg[23]\(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(6),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(6),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(6),
      O => \B_V_data_1_payload_B_reg[23]\(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(7),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(7),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(7),
      O => \B_V_data_1_payload_B_reg[23]\(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(8),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(8),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(8),
      O => \B_V_data_1_payload_B_reg[23]\(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2EEE222"
    )
        port map (
      I0 => p_reg_reg(9),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => mux_4_1(9),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => mux_4_0(9),
      O => \B_V_data_1_payload_B_reg[23]\(6)
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => icmp_ln249_fu_974_p2,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_344[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => icmp_ln249_fu_974_p2,
      I1 => ap_loop_init_int,
      I2 => \i_fu_344_reg[0]\,
      O => ap_loop_init_int_reg_0
    );
\i_fu_344[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[12]_2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(12)
    );
\i_fu_344[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[12]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(11)
    );
\i_fu_344[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[12]_1\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(10)
    );
\i_fu_344[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[12]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(9)
    );
\i_fu_344[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[16]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(16)
    );
\i_fu_344[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[16]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(15)
    );
\i_fu_344[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[16]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(14)
    );
\i_fu_344[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[16]_2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(13)
    );
\i_fu_344[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln249_fu_974_p2,
      I1 => \^b_v_data_1_state_reg[0]_0\(0),
      O => \i_fu_344_reg[8]\
    );
\i_fu_344[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[0]_1\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(18)
    );
\i_fu_344[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[18]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(17)
    );
\i_fu_344[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(0)
    );
\i_fu_344[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(4)
    );
\i_fu_344[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(3)
    );
\i_fu_344[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(2)
    );
\i_fu_344[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[0]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(1)
    );
\i_fu_344[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[0]_0\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_i_1(8)
    );
\i_fu_344[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[8]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(7)
    );
\i_fu_344[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[8]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(6)
    );
\i_fu_344[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_344_reg[8]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_i_1(5)
    );
\i_fu_344_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_344_reg[8]_i_1_n_3\,
      CO(3) => \i_fu_344_reg[12]_i_1_n_3\,
      CO(2) => \i_fu_344_reg[12]_i_1_n_4\,
      CO(1) => \i_fu_344_reg[12]_i_1_n_5\,
      CO(0) => \i_fu_344_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_980_p2(11 downto 8),
      S(3 downto 0) => ap_sig_allocacmp_i_1(12 downto 9)
    );
\i_fu_344_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_344_reg[12]_i_1_n_3\,
      CO(3) => \i_fu_344_reg[16]_i_1_n_3\,
      CO(2) => \i_fu_344_reg[16]_i_1_n_4\,
      CO(1) => \i_fu_344_reg[16]_i_1_n_5\,
      CO(0) => \i_fu_344_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_980_p2(15 downto 12),
      S(3 downto 0) => ap_sig_allocacmp_i_1(16 downto 13)
    );
\i_fu_344_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_344_reg[16]_i_1_n_3\,
      CO(3 downto 1) => \NLW_i_fu_344_reg[18]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i_fu_344_reg[18]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i_fu_344_reg[18]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => i_2_fu_980_p2(17 downto 16),
      S(3 downto 2) => B"00",
      S(1 downto 0) => ap_sig_allocacmp_i_1(18 downto 17)
    );
\i_fu_344_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_344_reg[4]_i_1_n_3\,
      CO(2) => \i_fu_344_reg[4]_i_1_n_4\,
      CO(1) => \i_fu_344_reg[4]_i_1_n_5\,
      CO(0) => \i_fu_344_reg[4]_i_1_n_6\,
      CYINIT => ap_sig_allocacmp_i_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_980_p2(3 downto 0),
      S(3 downto 0) => ap_sig_allocacmp_i_1(4 downto 1)
    );
\i_fu_344_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_344_reg[4]_i_1_n_3\,
      CO(3) => \i_fu_344_reg[8]_i_1_n_3\,
      CO(2) => \i_fu_344_reg[8]_i_1_n_4\,
      CO(1) => \i_fu_344_reg[8]_i_1_n_5\,
      CO(0) => \i_fu_344_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_980_p2(7 downto 4),
      S(3 downto 0) => ap_sig_allocacmp_i_1(8 downto 5)
    );
\icmp_ln249_reg_3479[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln249_fu_974_p2,
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => icmp_ln249_reg_3479,
      O => \icmp_ln249_reg_3479_reg[0]\
    );
\icmp_ln272_reg_3532[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_3532_reg[0]_0\,
      I1 => \icmp_ln272_reg_3532[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_3532[0]_i_3_n_3\,
      I3 => \icmp_ln272_reg_3532[0]_i_4_n_3\,
      I4 => \icmp_ln272_reg_3532[0]_i_5_n_3\,
      I5 => \^b_v_data_1_state_reg[0]_0\(0),
      O => \icmp_ln272_reg_3532_reg[0]\
    );
\icmp_ln272_reg_3532[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sf_fu_340_reg[3]\(0),
      I1 => \^sf_fu_340_reg[3]\(1),
      O => \icmp_ln272_reg_3532[0]_i_10_n_3\
    );
\icmp_ln272_reg_3532[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF3332"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(17),
      I1 => \icmp_ln290_reg_3720[0]_i_9_n_3\,
      I2 => \sf_fu_340_reg[31]_0\(6),
      I3 => \sf_fu_340_reg[31]_0\(15),
      I4 => \icmp_ln272_reg_3532[0]_i_6_n_3\,
      I5 => \icmp_ln272_reg_3532[0]_i_7_n_3\,
      O => \icmp_ln272_reg_3532[0]_i_2_n_3\
    );
\icmp_ln272_reg_3532[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(16),
      I1 => \icmp_ln290_reg_3720[0]_i_9_n_3\,
      I2 => \sf_fu_340_reg[31]_0\(13),
      I3 => \sf_fu_340_reg[31]_0\(4),
      I4 => \sf_fu_340_reg[31]_0\(7),
      I5 => \icmp_ln272_reg_3532[0]_i_8_n_3\,
      O => \icmp_ln272_reg_3532[0]_i_3_n_3\
    );
\icmp_ln272_reg_3532[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(20),
      I1 => \icmp_ln290_reg_3720[0]_i_9_n_3\,
      I2 => \sf_fu_340_reg[31]_0\(24),
      I3 => \sf_fu_340_reg[31]_0\(2),
      I4 => \sf_fu_340_reg[31]_0\(11),
      I5 => \icmp_ln272_reg_3532[0]_i_9_n_3\,
      O => \icmp_ln272_reg_3532[0]_i_4_n_3\
    );
\icmp_ln272_reg_3532[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAFAEAFAFAFAE"
    )
        port map (
      I0 => \icmp_ln272_reg_3532[0]_i_10_n_3\,
      I1 => \sf_fu_340_reg[31]_0\(18),
      I2 => \icmp_ln290_reg_3720[0]_i_9_n_3\,
      I3 => \sf_fu_340_reg[31]_0\(8),
      I4 => \sf_fu_340_reg[31]_0\(3),
      I5 => \sf_fu_340_reg[31]_0\(4),
      O => \icmp_ln272_reg_3532[0]_i_5_n_3\
    );
\icmp_ln272_reg_3532[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(26),
      I1 => \sf_fu_340_reg[31]_0\(10),
      I2 => \sf_fu_340_reg[31]_0\(21),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \sf_fu_340_reg[31]_0\(31),
      O => \icmp_ln272_reg_3532[0]_i_6_n_3\
    );
\icmp_ln272_reg_3532[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(25),
      I1 => \sf_fu_340_reg[31]_0\(23),
      I2 => \sf_fu_340_reg[31]_0\(9),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \sf_fu_340_reg[31]_0\(14),
      O => \icmp_ln272_reg_3532[0]_i_7_n_3\
    );
\icmp_ln272_reg_3532[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(22),
      I1 => \sf_fu_340_reg[31]_0\(5),
      I2 => \sf_fu_340_reg[31]_0\(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \sf_fu_340_reg[31]_0\(19),
      O => \icmp_ln272_reg_3532[0]_i_8_n_3\
    );
\icmp_ln272_reg_3532[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(29),
      I1 => \sf_fu_340_reg[31]_0\(12),
      I2 => \sf_fu_340_reg[31]_0\(27),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \sf_fu_340_reg[31]_0\(30),
      O => \icmp_ln272_reg_3532[0]_i_9_n_3\
    );
\icmp_ln290_reg_3720[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0050000000400000"
    )
        port map (
      I0 => icmp_ln249_fu_974_p2,
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => weights_V_TVALID_int_regslice,
      I3 => \ap_CS_iter1_fsm_reg[1]\,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => in0_V_TVALID_int_regslice,
      O => \^b_v_data_1_state_reg[0]_0\(0)
    );
\icmp_ln290_reg_3720[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln290_reg_3720[0]_i_3_0\,
      I1 => \icmp_ln290_reg_3720[0]_i_22_n_3\,
      I2 => \i_fu_344_reg[0]\,
      I3 => \i_fu_344_reg[16]_1\,
      I4 => \i_fu_344_reg[16]\,
      I5 => \icmp_ln290_reg_3720[0]_i_3_1\,
      O => \icmp_ln290_reg_3720[0]_i_10_n_3\
    );
\icmp_ln290_reg_3720[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(3),
      I1 => \nf_1_fu_492_reg[31]_0\(2),
      I2 => \nf_1_fu_492_reg[31]_0\(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_492_reg[31]_0\(26),
      O => \icmp_ln290_reg_3720[0]_i_11_n_3\
    );
\icmp_ln290_reg_3720[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(11),
      I1 => \nf_1_fu_492_reg[31]_0\(9),
      I2 => \nf_1_fu_492_reg[31]_0\(18),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_492_reg[31]_0\(19),
      O => \icmp_ln290_reg_3720[0]_i_12_n_3\
    );
\icmp_ln290_reg_3720[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(10),
      I1 => \nf_1_fu_492_reg[31]_0\(8),
      I2 => \nf_1_fu_492_reg[31]_0\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_492_reg[31]_0\(15),
      O => \icmp_ln290_reg_3720[0]_i_13_n_3\
    );
\icmp_ln290_reg_3720[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(1),
      I1 => \nf_1_fu_492_reg[31]_0\(0),
      I2 => \nf_1_fu_492_reg[31]_0\(24),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_492_reg[31]_0\(25),
      O => \icmp_ln290_reg_3720[0]_i_14_n_3\
    );
\icmp_ln290_reg_3720[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(21),
      I1 => \icmp_ln290_reg_3720[0]_i_9_n_3\,
      I2 => \nf_1_fu_492_reg[31]_0\(23),
      I3 => \nf_1_fu_492_reg[31]_0\(14),
      I4 => \nf_1_fu_492_reg[31]_0\(16),
      I5 => \icmp_ln290_reg_3720[0]_i_24_n_3\,
      O => \icmp_ln290_reg_3720[0]_i_15_n_3\
    );
\icmp_ln290_reg_3720[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(27),
      I1 => \icmp_ln290_reg_3720[0]_i_9_n_3\,
      I2 => \nf_1_fu_492_reg[31]_0\(29),
      I3 => \nf_1_fu_492_reg[31]_0\(4),
      I4 => \nf_1_fu_492_reg[31]_0\(5),
      I5 => \icmp_ln290_reg_3720[0]_i_25_n_3\,
      O => \icmp_ln290_reg_3720[0]_i_16_n_3\
    );
\icmp_ln290_reg_3720[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln290_reg_3720[0]_i_5_n_3\,
      I1 => \icmp_ln290_reg_3720_reg[0]\,
      I2 => \icmp_ln290_reg_3720_reg[0]_0\,
      I3 => \icmp_ln290_reg_3720_reg[0]_1\,
      O => \^icmp_ln290_fu_1696_p2\
    );
\icmp_ln290_reg_3720[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \i_fu_344_reg[12]_1\,
      I1 => \i_fu_344_reg[12]_2\,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \icmp_ln290_reg_3720[0]_i_22_n_3\
    );
\icmp_ln290_reg_3720[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(6),
      I1 => \nf_1_fu_492_reg[31]_0\(7),
      I2 => \nf_1_fu_492_reg[31]_0\(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_492_reg[31]_0\(30),
      O => \icmp_ln290_reg_3720[0]_i_24_n_3\
    );
\icmp_ln290_reg_3720[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(12),
      I1 => \nf_1_fu_492_reg[31]_0\(13),
      I2 => \nf_1_fu_492_reg[31]_0\(22),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I5 => \nf_1_fu_492_reg[31]_0\(20),
      O => \icmp_ln290_reg_3720[0]_i_25_n_3\
    );
\icmp_ln290_reg_3720[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \i_fu_344_reg[0]_0\,
      I1 => \i_fu_344_reg[0]_1\,
      I2 => \icmp_ln290_reg_3720[0]_i_9_n_3\,
      I3 => \i_fu_344_reg[16]_2\,
      I4 => \i_fu_344_reg[0]_2\,
      I5 => \icmp_ln290_reg_3720[0]_i_10_n_3\,
      O => icmp_ln249_fu_974_p2
    );
\icmp_ln290_reg_3720[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln290_reg_3720[0]_i_11_n_3\,
      I1 => \icmp_ln290_reg_3720[0]_i_12_n_3\,
      I2 => \icmp_ln290_reg_3720[0]_i_13_n_3\,
      I3 => \icmp_ln290_reg_3720[0]_i_14_n_3\,
      I4 => \icmp_ln290_reg_3720[0]_i_15_n_3\,
      I5 => \icmp_ln290_reg_3720[0]_i_16_n_3\,
      O => \icmp_ln290_reg_3720[0]_i_4_n_3\
    );
\icmp_ln290_reg_3720[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^sf_fu_340_reg[3]\(0),
      I1 => \icmp_ln290_reg_3720_reg[0]_2\,
      I2 => \^sf_fu_340_reg[31]\(4),
      I3 => \^sf_fu_340_reg[31]\(5),
      I4 => \^sf_fu_340_reg[31]\(1),
      O => \icmp_ln290_reg_3720[0]_i_5_n_3\
    );
\icmp_ln290_reg_3720[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \icmp_ln290_reg_3720[0]_i_9_n_3\
    );
\inputBuf_V_10_fu_404[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \sf_fu_340_reg[31]_0\(0),
      I2 => \^sf_fu_340_reg[3]\(1),
      I3 => \sf_fu_340_reg[31]_0\(2),
      I4 => \sf_fu_340_reg[31]_0\(4),
      I5 => \^sf_fu_340_reg[3]\(3),
      O => \sf_fu_340_reg[0]_2\(0)
    );
\inputBuf_V_11_fu_408[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \sf_fu_340_reg[31]_0\(0),
      I2 => \^sf_fu_340_reg[3]\(1),
      I3 => \sf_fu_340_reg[31]_0\(2),
      I4 => \sf_fu_340_reg[31]_0\(4),
      I5 => \^sf_fu_340_reg[3]\(3),
      O => \sf_fu_340_reg[0]_6\(0)
    );
\inputBuf_V_12_fu_412[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \^sf_fu_340_reg[3]\(2),
      I1 => \sf_fu_340_reg[31]_0\(4),
      I2 => \sf_fu_340_reg[31]_0\(3),
      I3 => \^sf_fu_340_reg[0]_4\,
      I4 => \^sf_fu_340_reg[3]\(1),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[4]_0\(0)
    );
\inputBuf_V_13_fu_416[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^sf_fu_340_reg[3]\(1),
      I1 => \^b_v_data_1_state_reg[0]\,
      I2 => \^sf_fu_340_reg[0]_4\,
      I3 => \sf_fu_340_reg[31]_0\(3),
      I4 => \sf_fu_340_reg[31]_0\(4),
      I5 => \^sf_fu_340_reg[3]\(2),
      O => \sf_fu_340_reg[3]_2\(0)
    );
\inputBuf_V_14_fu_420[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \sf_fu_340_reg[31]_0\(0),
      I2 => \^sf_fu_340_reg[3]\(1),
      I3 => \^sf_fu_340_reg[3]\(2),
      I4 => \sf_fu_340_reg[31]_0\(4),
      I5 => \sf_fu_340_reg[31]_0\(3),
      O => \sf_fu_340_reg[0]_3\(0)
    );
\inputBuf_V_15_fu_424[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \sf_fu_340_reg[31]_0\(0),
      I2 => \^sf_fu_340_reg[3]\(1),
      I3 => \^sf_fu_340_reg[3]\(2),
      I4 => \sf_fu_340_reg[31]_0\(4),
      I5 => \sf_fu_340_reg[31]_0\(3),
      O => \sf_fu_340_reg[0]_5\(0)
    );
\inputBuf_V_16_fu_428[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(3),
      I1 => ap_sig_allocacmp_sf_1(4),
      I2 => \sf_fu_340_reg[31]_0\(2),
      I3 => \^sf_fu_340_reg[1]\,
      I4 => \^sf_fu_340_reg[3]\(0),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[3]_4\(0)
    );
\inputBuf_V_16_fu_428[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \^sf_fu_340_reg[1]\
    );
\inputBuf_V_17_fu_432[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(3),
      I1 => ap_sig_allocacmp_sf_1(4),
      I2 => \sf_fu_340_reg[31]_0\(2),
      I3 => \^sf_fu_340_reg[1]\,
      I4 => \^sf_fu_340_reg[3]\(0),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[3]_0\(0)
    );
\inputBuf_V_18_fu_436[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(0),
      I1 => \sf_fu_340_reg[31]_0\(3),
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \sf_fu_340_reg[31]_0\(2),
      I4 => \^sf_fu_340_reg[1]\,
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[0]\(0)
    );
\inputBuf_V_19_fu_440[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(0),
      I1 => \sf_fu_340_reg[31]_0\(3),
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \sf_fu_340_reg[31]_0\(2),
      I4 => \^sf_fu_340_reg[1]\,
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[0]_11\(0)
    );
\inputBuf_V_1_fu_368[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(1),
      I1 => \^sf_fu_340_reg[0]_4\,
      I2 => \^sf_fu_340_reg[3]\(2),
      I3 => \^sf_fu_340_reg[3]\(3),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[1]_0\(0)
    );
\inputBuf_V_20_fu_444[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^sf_fu_340_reg[3]\(0),
      I1 => \^sf_fu_340_reg[1]\,
      I2 => \sf_fu_340_reg[31]_0\(2),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => \sf_fu_340_reg[31]_0\(3),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[2]_2\(0)
    );
\inputBuf_V_21_fu_448[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(3),
      I1 => ap_sig_allocacmp_sf_1(4),
      I2 => \sf_fu_340_reg[31]_0\(2),
      I3 => \^sf_fu_340_reg[3]\(0),
      I4 => \^b_v_data_1_state_reg[0]\,
      I5 => \^sf_fu_340_reg[1]\,
      O => \sf_fu_340_reg[3]_3\(0)
    );
\inputBuf_V_22_fu_452[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^sf_fu_340_reg[1]\,
      I1 => \sf_fu_340_reg[31]_0\(2),
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \sf_fu_340_reg[31]_0\(3),
      I4 => \sf_fu_340_reg[31]_0\(0),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[2]_0\(0)
    );
\inputBuf_V_23_fu_456[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(0),
      I1 => \sf_fu_340_reg[31]_0\(3),
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \sf_fu_340_reg[31]_0\(2),
      I4 => \^sf_fu_340_reg[1]\,
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[0]_10\(0)
    );
\inputBuf_V_24_fu_460[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^sf_fu_340_reg[3]\(0),
      I1 => \sf_fu_340_reg[31]_0\(2),
      I2 => \^sf_fu_340_reg[3]\(3),
      I3 => \sf_fu_340_reg[31]_0\(4),
      I4 => \^b_v_data_1_state_reg[0]\,
      I5 => \^sf_fu_340_reg[1]\,
      O => E(0)
    );
\inputBuf_V_25_fu_464[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(4),
      I1 => \^sf_fu_340_reg[3]\(3),
      I2 => \sf_fu_340_reg[31]_0\(2),
      I3 => \^sf_fu_340_reg[3]\(0),
      I4 => \^b_v_data_1_state_reg[0]\,
      I5 => \^sf_fu_340_reg[1]\,
      O => \sf_fu_340_reg[4]_4\(0)
    );
\inputBuf_V_26_fu_468[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^sf_fu_340_reg[1]\,
      I1 => \sf_fu_340_reg[31]_0\(4),
      I2 => \^sf_fu_340_reg[3]\(3),
      I3 => \sf_fu_340_reg[31]_0\(2),
      I4 => \sf_fu_340_reg[31]_0\(0),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[4]_6\(0)
    );
\inputBuf_V_27_fu_472[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \^sf_fu_340_reg[1]\,
      I1 => \sf_fu_340_reg[31]_0\(4),
      I2 => \^sf_fu_340_reg[3]\(3),
      I3 => \sf_fu_340_reg[31]_0\(2),
      I4 => \sf_fu_340_reg[31]_0\(0),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[4]\(0)
    );
\inputBuf_V_28_fu_476[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \^sf_fu_340_reg[3]\(0),
      I1 => \^sf_fu_340_reg[1]\,
      I2 => \sf_fu_340_reg[31]_0\(2),
      I3 => \^sf_fu_340_reg[3]\(3),
      I4 => \sf_fu_340_reg[31]_0\(4),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[2]_1\(0)
    );
\inputBuf_V_29_fu_480[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(4),
      I1 => \^sf_fu_340_reg[3]\(3),
      I2 => \sf_fu_340_reg[31]_0\(2),
      I3 => \^sf_fu_340_reg[3]\(0),
      I4 => \^b_v_data_1_state_reg[0]\,
      I5 => \^sf_fu_340_reg[1]\,
      O => \sf_fu_340_reg[4]_5\(0)
    );
\inputBuf_V_2_fu_372[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \sf_fu_340_reg[31]_0\(0),
      I2 => \^sf_fu_340_reg[3]\(1),
      I3 => \^sf_fu_340_reg[3]\(2),
      I4 => \^sf_fu_340_reg[3]\(3),
      I5 => ap_sig_allocacmp_sf_1(4),
      O => \sf_fu_340_reg[0]_0\(0)
    );
\inputBuf_V_30_fu_484[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^sf_fu_340_reg[1]\,
      I1 => \sf_fu_340_reg[31]_0\(2),
      I2 => \^sf_fu_340_reg[3]\(3),
      I3 => \sf_fu_340_reg[31]_0\(4),
      I4 => \sf_fu_340_reg[31]_0\(0),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[2]\(0)
    );
\inputBuf_V_31_fu_488[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^sf_fu_340_reg[1]\,
      I1 => \sf_fu_340_reg[31]_0\(2),
      I2 => \^sf_fu_340_reg[3]\(3),
      I3 => \sf_fu_340_reg[31]_0\(4),
      I4 => \^b_v_data_1_state_reg[0]\,
      I5 => \sf_fu_340_reg[31]_0\(0),
      O => \sf_fu_340_reg[2]_3\(0)
    );
\inputBuf_V_3_fu_376[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \sf_fu_340_reg[31]_0\(0),
      I2 => \^sf_fu_340_reg[3]\(1),
      I3 => \^sf_fu_340_reg[3]\(2),
      I4 => \^sf_fu_340_reg[3]\(3),
      I5 => ap_sig_allocacmp_sf_1(4),
      O => \sf_fu_340_reg[0]_8\(0)
    );
\inputBuf_V_4_fu_380[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^sf_fu_340_reg[0]_4\,
      I1 => \^sf_fu_340_reg[3]\(1),
      I2 => \sf_fu_340_reg[31]_0\(3),
      I3 => \^sf_fu_340_reg[3]\(2),
      I4 => \sf_fu_340_reg[31]_0\(4),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[3]_1\(0)
    );
\inputBuf_V_5_fu_384[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(4),
      I1 => \^sf_fu_340_reg[3]\(2),
      I2 => \sf_fu_340_reg[31]_0\(3),
      I3 => \^sf_fu_340_reg[0]_4\,
      I4 => \^b_v_data_1_state_reg[0]\,
      I5 => \^sf_fu_340_reg[3]\(1),
      O => \sf_fu_340_reg[4]_3\(0)
    );
\inputBuf_V_6_fu_388[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \sf_fu_340_reg[31]_0\(0),
      I2 => \sf_fu_340_reg[31]_0\(3),
      I3 => \^sf_fu_340_reg[3]\(2),
      I4 => \sf_fu_340_reg[31]_0\(4),
      I5 => \^sf_fu_340_reg[3]\(1),
      O => \sf_fu_340_reg[0]_1\(0)
    );
\inputBuf_V_7_fu_392[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\,
      I1 => \sf_fu_340_reg[31]_0\(0),
      I2 => \sf_fu_340_reg[31]_0\(3),
      I3 => \^sf_fu_340_reg[3]\(2),
      I4 => \sf_fu_340_reg[31]_0\(4),
      I5 => \^sf_fu_340_reg[3]\(1),
      O => \sf_fu_340_reg[0]_7\(0)
    );
\inputBuf_V_8_fu_396[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^sf_fu_340_reg[3]\(1),
      I1 => \^sf_fu_340_reg[3]\(3),
      I2 => \sf_fu_340_reg[31]_0\(4),
      I3 => \sf_fu_340_reg[31]_0\(2),
      I4 => \^sf_fu_340_reg[0]_4\,
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[4]_1\(0)
    );
\inputBuf_V_9_fu_400[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \^sf_fu_340_reg[3]\(1),
      I1 => \^b_v_data_1_state_reg[0]\,
      I2 => \^sf_fu_340_reg[0]_4\,
      I3 => \^sf_fu_340_reg[3]\(3),
      I4 => \sf_fu_340_reg[31]_0\(4),
      I5 => \sf_fu_340_reg[31]_0\(2),
      O => \sf_fu_340_reg[4]_2\(0)
    );
\inputBuf_V_fu_364[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sf_fu_340_reg[0]_4\,
      I1 => \^sf_fu_340_reg[3]\(1),
      I2 => \^sf_fu_340_reg[3]\(2),
      I3 => \^sf_fu_340_reg[3]\(3),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \^b_v_data_1_state_reg[0]\,
      O => \sf_fu_340_reg[0]_9\(0)
    );
\inputBuf_V_fu_364[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \^sf_fu_340_reg[0]_4\
    );
\inputBuf_V_fu_364[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \^sf_fu_340_reg[3]\(1)
    );
\inputBuf_V_fu_364[26]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \^sf_fu_340_reg[3]\(2)
    );
\inputBuf_V_fu_364[26]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \^sf_fu_340_reg[3]\(3)
    );
\nf_1_fu_492[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_1_fu_492_reg[31]_0\(0),
      O => \^nf_1_fu_492_reg[31]\(0)
    );
\nf_1_fu_492[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(12)
    );
\nf_1_fu_492[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(11)
    );
\nf_1_fu_492[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(10)
    );
\nf_1_fu_492[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(9)
    );
\nf_1_fu_492[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(16)
    );
\nf_1_fu_492[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(15)
    );
\nf_1_fu_492[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(14)
    );
\nf_1_fu_492[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(13)
    );
\nf_1_fu_492[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(20)
    );
\nf_1_fu_492[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(19)
    );
\nf_1_fu_492[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(18)
    );
\nf_1_fu_492[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(17)
    );
\nf_1_fu_492[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(24)
    );
\nf_1_fu_492[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(23)
    );
\nf_1_fu_492[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(22)
    );
\nf_1_fu_492[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(21)
    );
\nf_1_fu_492[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(28)
    );
\nf_1_fu_492[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(27)
    );
\nf_1_fu_492[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(26)
    );
\nf_1_fu_492[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(25)
    );
\nf_1_fu_492[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040404"
    )
        port map (
      I0 => icmp_ln249_fu_974_p2,
      I1 => \^icmp_ln290_fu_1696_p2\,
      I2 => \nf_1_fu_492[31]_i_3_n_3\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg(0)
    );
\nf_1_fu_492[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \nf_1_fu_492[31]_i_7_n_3\,
      I1 => \nf_1_fu_492_reg[0]\,
      I2 => \nf_1_fu_492_reg[0]_0\,
      I3 => \nf_1_fu_492_reg[0]_1\,
      O => \nf_1_fu_492[31]_i_3_n_3\
    );
\nf_1_fu_492[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(31)
    );
\nf_1_fu_492[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(30)
    );
\nf_1_fu_492[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(29)
    );
\nf_1_fu_492[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \nf_1_fu_492[31]_i_3_0\,
      I1 => \^nf_1_fu_492_reg[31]\(14),
      I2 => \^nf_1_fu_492_reg[31]\(5),
      I3 => \^nf_1_fu_492_reg[31]\(9),
      I4 => \icmp_ln290_reg_3720[0]_i_9_n_3\,
      I5 => \nf_1_fu_492_reg[31]_0\(0),
      O => \nf_1_fu_492[31]_i_7_n_3\
    );
\nf_1_fu_492[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(0)
    );
\nf_1_fu_492[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(4)
    );
\nf_1_fu_492[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(3)
    );
\nf_1_fu_492[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(2)
    );
\nf_1_fu_492[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(1)
    );
\nf_1_fu_492[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(8)
    );
\nf_1_fu_492[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(7)
    );
\nf_1_fu_492[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(6)
    );
\nf_1_fu_492[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_492_reg[31]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(5)
    );
\nf_1_fu_492_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_492_reg[8]_i_1_n_3\,
      CO(3) => \nf_1_fu_492_reg[12]_i_1_n_3\,
      CO(2) => \nf_1_fu_492_reg[12]_i_1_n_4\,
      CO(1) => \nf_1_fu_492_reg[12]_i_1_n_5\,
      CO(0) => \nf_1_fu_492_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_492_reg[31]\(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(12 downto 9)
    );
\nf_1_fu_492_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_492_reg[12]_i_1_n_3\,
      CO(3) => \nf_1_fu_492_reg[16]_i_1_n_3\,
      CO(2) => \nf_1_fu_492_reg[16]_i_1_n_4\,
      CO(1) => \nf_1_fu_492_reg[16]_i_1_n_5\,
      CO(0) => \nf_1_fu_492_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_492_reg[31]\(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(16 downto 13)
    );
\nf_1_fu_492_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_492_reg[16]_i_1_n_3\,
      CO(3) => \nf_1_fu_492_reg[20]_i_1_n_3\,
      CO(2) => \nf_1_fu_492_reg[20]_i_1_n_4\,
      CO(1) => \nf_1_fu_492_reg[20]_i_1_n_5\,
      CO(0) => \nf_1_fu_492_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_492_reg[31]\(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(20 downto 17)
    );
\nf_1_fu_492_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_492_reg[20]_i_1_n_3\,
      CO(3) => \nf_1_fu_492_reg[24]_i_1_n_3\,
      CO(2) => \nf_1_fu_492_reg[24]_i_1_n_4\,
      CO(1) => \nf_1_fu_492_reg[24]_i_1_n_5\,
      CO(0) => \nf_1_fu_492_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_492_reg[31]\(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(24 downto 21)
    );
\nf_1_fu_492_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_492_reg[24]_i_1_n_3\,
      CO(3) => \nf_1_fu_492_reg[28]_i_1_n_3\,
      CO(2) => \nf_1_fu_492_reg[28]_i_1_n_4\,
      CO(1) => \nf_1_fu_492_reg[28]_i_1_n_5\,
      CO(0) => \nf_1_fu_492_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_492_reg[31]\(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(28 downto 25)
    );
\nf_1_fu_492_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_492_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_nf_1_fu_492_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_1_fu_492_reg[31]_i_2_n_5\,
      CO(0) => \nf_1_fu_492_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_1_fu_492_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^nf_1_fu_492_reg[31]\(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_nf_2(31 downto 29)
    );
\nf_1_fu_492_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_1_fu_492_reg[4]_i_1_n_3\,
      CO(2) => \nf_1_fu_492_reg[4]_i_1_n_4\,
      CO(1) => \nf_1_fu_492_reg[4]_i_1_n_5\,
      CO(0) => \nf_1_fu_492_reg[4]_i_1_n_6\,
      CYINIT => ap_sig_allocacmp_nf_2(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_492_reg[31]\(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(4 downto 1)
    );
\nf_1_fu_492_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_492_reg[4]_i_1_n_3\,
      CO(3) => \nf_1_fu_492_reg[8]_i_1_n_3\,
      CO(2) => \nf_1_fu_492_reg[8]_i_1_n_4\,
      CO(1) => \nf_1_fu_492_reg[8]_i_1_n_5\,
      CO(0) => \nf_1_fu_492_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_492_reg[31]\(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(8 downto 5)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(2),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\(0),
      I3 => mux_4_1(2),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => mux_4_0(2),
      O => B(2)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(14),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\(0),
      I3 => mux_4_1(14),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => mux_4_0(14),
      O => A(2)
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(25),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\(0),
      I3 => mux_4_1(25),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => mux_4_0(25),
      O => \B_V_data_1_payload_B_reg[26]\(1)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(13),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\(0),
      I3 => mux_4_1(13),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => mux_4_0(13),
      O => A(1)
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(24),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\(0),
      I3 => mux_4_1(24),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => mux_4_0(24),
      O => \B_V_data_1_payload_B_reg[26]\(0)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(12),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\(0),
      I3 => mux_4_1(12),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => mux_4_0(12),
      O => A(0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(1),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\(0),
      I3 => mux_4_1(1),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => mux_4_0(1),
      O => B(1)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(0),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\(0),
      I3 => mux_4_1(0),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => mux_4_0(0),
      O => B(0)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AEAEAEA2A2A2A"
    )
        port map (
      I0 => p_reg_reg(26),
      I1 => \icmp_ln290_reg_3720[0]_i_4_n_3\,
      I2 => \^b_v_data_1_state_reg[0]_0\(0),
      I3 => mux_4_1(26),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => mux_4_0(26),
      O => \B_V_data_1_payload_B_reg[26]\(2)
    );
\sf_fu_340[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \sf_fu_340_reg[31]_0\(0),
      O => \^sf_fu_340_reg[31]\(0)
    );
\sf_fu_340[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(12)
    );
\sf_fu_340[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(11)
    );
\sf_fu_340[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(10)
    );
\sf_fu_340[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(9)
    );
\sf_fu_340[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(16)
    );
\sf_fu_340[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(15)
    );
\sf_fu_340[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(14)
    );
\sf_fu_340[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(13)
    );
\sf_fu_340[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(20)
    );
\sf_fu_340[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(19)
    );
\sf_fu_340[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(18)
    );
\sf_fu_340[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(17)
    );
\sf_fu_340[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(24)
    );
\sf_fu_340[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(23)
    );
\sf_fu_340[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(22)
    );
\sf_fu_340[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(21)
    );
\sf_fu_340[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(28)
    );
\sf_fu_340[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(27)
    );
\sf_fu_340[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(26)
    );
\sf_fu_340[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(25)
    );
\sf_fu_340[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\(0),
      I1 => \^icmp_ln290_fu_1696_p2\,
      O => SR(0)
    );
\sf_fu_340[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\(0),
      I1 => \^icmp_ln290_fu_1696_p2\,
      O => \B_V_data_1_state_reg[0]_1\(0)
    );
\sf_fu_340[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(31)
    );
\sf_fu_340[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(30)
    );
\sf_fu_340[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(29)
    );
\sf_fu_340[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \^sf_fu_340_reg[3]\(0)
    );
\sf_fu_340[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \sf_fu_340[4]_i_3_n_3\
    );
\sf_fu_340[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \sf_fu_340[4]_i_4_n_3\
    );
\sf_fu_340[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \sf_fu_340[4]_i_5_n_3\
    );
\sf_fu_340[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \sf_fu_340[4]_i_6_n_3\
    );
\sf_fu_340[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(8)
    );
\sf_fu_340[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(7)
    );
\sf_fu_340[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(6)
    );
\sf_fu_340[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_340_reg[31]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(5)
    );
\sf_fu_340_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_340_reg[8]_i_1_n_3\,
      CO(3) => \sf_fu_340_reg[12]_i_1_n_3\,
      CO(2) => \sf_fu_340_reg[12]_i_1_n_4\,
      CO(1) => \sf_fu_340_reg[12]_i_1_n_5\,
      CO(0) => \sf_fu_340_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_340_reg[31]\(12 downto 9),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(12 downto 9)
    );
\sf_fu_340_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_340_reg[12]_i_1_n_3\,
      CO(3) => \sf_fu_340_reg[16]_i_1_n_3\,
      CO(2) => \sf_fu_340_reg[16]_i_1_n_4\,
      CO(1) => \sf_fu_340_reg[16]_i_1_n_5\,
      CO(0) => \sf_fu_340_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_340_reg[31]\(16 downto 13),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(16 downto 13)
    );
\sf_fu_340_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_340_reg[16]_i_1_n_3\,
      CO(3) => \sf_fu_340_reg[20]_i_1_n_3\,
      CO(2) => \sf_fu_340_reg[20]_i_1_n_4\,
      CO(1) => \sf_fu_340_reg[20]_i_1_n_5\,
      CO(0) => \sf_fu_340_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_340_reg[31]\(20 downto 17),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(20 downto 17)
    );
\sf_fu_340_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_340_reg[20]_i_1_n_3\,
      CO(3) => \sf_fu_340_reg[24]_i_1_n_3\,
      CO(2) => \sf_fu_340_reg[24]_i_1_n_4\,
      CO(1) => \sf_fu_340_reg[24]_i_1_n_5\,
      CO(0) => \sf_fu_340_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_340_reg[31]\(24 downto 21),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(24 downto 21)
    );
\sf_fu_340_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_340_reg[24]_i_1_n_3\,
      CO(3) => \sf_fu_340_reg[28]_i_1_n_3\,
      CO(2) => \sf_fu_340_reg[28]_i_1_n_4\,
      CO(1) => \sf_fu_340_reg[28]_i_1_n_5\,
      CO(0) => \sf_fu_340_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_340_reg[31]\(28 downto 25),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(28 downto 25)
    );
\sf_fu_340_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_340_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sf_fu_340_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_fu_340_reg[31]_i_3_n_5\,
      CO(0) => \sf_fu_340_reg[31]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_fu_340_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sf_fu_340_reg[31]\(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \ap_sig_allocacmp_sf_1__0\(31 downto 29)
    );
\sf_fu_340_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_fu_340_reg[4]_i_1_n_3\,
      CO(2) => \sf_fu_340_reg[4]_i_1_n_4\,
      CO(1) => \sf_fu_340_reg[4]_i_1_n_5\,
      CO(0) => \sf_fu_340_reg[4]_i_1_n_6\,
      CYINIT => \^sf_fu_340_reg[3]\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_340_reg[31]\(4 downto 1),
      S(3) => \sf_fu_340[4]_i_3_n_3\,
      S(2) => \sf_fu_340[4]_i_4_n_3\,
      S(1) => \sf_fu_340[4]_i_5_n_3\,
      S(0) => \sf_fu_340[4]_i_6_n_3\
    );
\sf_fu_340_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_340_reg[4]_i_1_n_3\,
      CO(3) => \sf_fu_340_reg[8]_i_1_n_3\,
      CO(2) => \sf_fu_340_reg[8]_i_1_n_4\,
      CO(1) => \sf_fu_340_reg[8]_i_1_n_5\,
      CO(0) => \sf_fu_340_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_340_reg[31]\(8 downto 5),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_iter7_fsm_reg[1]\ : out STD_LOGIC;
    \i_fu_344_reg[11]\ : out STD_LOGIC;
    \i_fu_344_reg[7]\ : out STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    icmp_ln249_reg_3479_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_3720_pp0_iter6_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln290_reg_3720[0]_i_10\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_0\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_1\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_2\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_3\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_4\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_5\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_6\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_7\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0 is
  signal \^ap_cs_iter1_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_cs_iter7_fsm_reg[1]\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_iter1_fsm_reg[1]\ <= \^ap_cs_iter1_fsm_reg[1]\;
  \ap_CS_iter7_fsm_reg[1]\ <= \^ap_cs_iter7_fsm_reg[1]\;
\ap_CS_iter1_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202020"
    )
        port map (
      I0 => ap_CS_iter7_fsm_state8,
      I1 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I2 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I3 => out_V_TREADY_int_regslice,
      I4 => Q(0),
      O => \^ap_cs_iter7_fsm_reg[1]\
    );
\icmp_ln290_reg_3720[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \icmp_ln290_reg_3720[0]_i_10_3\,
      I1 => \icmp_ln290_reg_3720[0]_i_10_4\,
      I2 => \icmp_ln290_reg_3720[0]_i_10_5\,
      I3 => \icmp_ln290_reg_3720[0]_i_10_6\,
      I4 => \icmp_ln290_reg_3720[0]_i_10_7\,
      I5 => \icmp_ln290_reg_3720[0]_i_10_8\,
      O => \i_fu_344_reg[7]\
    );
\icmp_ln290_reg_3720[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \icmp_ln290_reg_3720[0]_i_10\,
      I1 => \icmp_ln290_reg_3720[0]_i_10_0\,
      I2 => \icmp_ln290_reg_3720[0]_i_10_1\,
      I3 => \icmp_ln290_reg_3720[0]_i_10_2\,
      O => \i_fu_344_reg[11]\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0(0),
      CEA2 => \^ap_cs_iter1_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0(0),
      CEB2 => \^ap_cs_iter1_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter1_fsm_reg[1]\,
      CEP => \^ap_cs_iter1_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => \^ap_cs_iter7_fsm_reg[1]\,
      I3 => ap_CS_iter4_fsm_state5,
      I4 => ap_CS_iter2_fsm_state3,
      O => \^ap_cs_iter1_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_1(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_2(10),
      C(46) => p_reg_reg_2(10),
      C(45) => p_reg_reg_2(10),
      C(44) => p_reg_reg_2(10),
      C(43) => p_reg_reg_2(10),
      C(42) => p_reg_reg_2(10),
      C(41) => p_reg_reg_2(10),
      C(40) => p_reg_reg_2(10),
      C(39) => p_reg_reg_2(10),
      C(38) => p_reg_reg_2(10),
      C(37) => p_reg_reg_2(10),
      C(36) => p_reg_reg_2(10),
      C(35) => p_reg_reg_2(10),
      C(34) => p_reg_reg_2(10),
      C(33) => p_reg_reg_2(10),
      C(32) => p_reg_reg_2(10),
      C(31) => p_reg_reg_2(10),
      C(30) => p_reg_reg_2(10),
      C(29) => p_reg_reg_2(10),
      C(28) => p_reg_reg_2(10),
      C(27) => p_reg_reg_2(10),
      C(26) => p_reg_reg_2(10),
      C(25) => p_reg_reg_2(10),
      C(24) => p_reg_reg_2(10),
      C(23) => p_reg_reg_2(10),
      C(22) => p_reg_reg_2(10),
      C(21) => p_reg_reg_2(10),
      C(20) => p_reg_reg_2(10),
      C(19) => p_reg_reg_2(10),
      C(18) => p_reg_reg_2(10),
      C(17) => p_reg_reg_2(10),
      C(16) => p_reg_reg_2(10),
      C(15) => p_reg_reg_2(10),
      C(14) => p_reg_reg_2(10),
      C(13) => p_reg_reg_2(10),
      C(12) => p_reg_reg_2(10),
      C(11) => p_reg_reg_2(10),
      C(10 downto 0) => p_reg_reg_2(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => p_reg_reg_0(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => p_reg_reg_0(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(10),
      C(46) => p_reg_reg_1(10),
      C(45) => p_reg_reg_1(10),
      C(44) => p_reg_reg_1(10),
      C(43) => p_reg_reg_1(10),
      C(42) => p_reg_reg_1(10),
      C(41) => p_reg_reg_1(10),
      C(40) => p_reg_reg_1(10),
      C(39) => p_reg_reg_1(10),
      C(38) => p_reg_reg_1(10),
      C(37) => p_reg_reg_1(10),
      C(36) => p_reg_reg_1(10),
      C(35) => p_reg_reg_1(10),
      C(34) => p_reg_reg_1(10),
      C(33) => p_reg_reg_1(10),
      C(32) => p_reg_reg_1(10),
      C(31) => p_reg_reg_1(10),
      C(30) => p_reg_reg_1(10),
      C(29) => p_reg_reg_1(10),
      C(28) => p_reg_reg_1(10),
      C(27) => p_reg_reg_1(10),
      C(26) => p_reg_reg_1(10),
      C(25) => p_reg_reg_1(10),
      C(24) => p_reg_reg_1(10),
      C(23) => p_reg_reg_1(10),
      C(22) => p_reg_reg_1(10),
      C(21) => p_reg_reg_1(10),
      C(20) => p_reg_reg_1(10),
      C(19) => p_reg_reg_1(10),
      C(18) => p_reg_reg_1(10),
      C(17) => p_reg_reg_1(10),
      C(16) => p_reg_reg_1(10),
      C(15) => p_reg_reg_1(10),
      C(14) => p_reg_reg_1(10),
      C(13) => p_reg_reg_1(10),
      C(12) => p_reg_reg_1(10),
      C(11) => p_reg_reg_1(10),
      C(10 downto 0) => p_reg_reg_1(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => weights_V_TDATA(7),
      B(16) => weights_V_TDATA(7),
      B(15) => weights_V_TDATA(7),
      B(14) => weights_V_TDATA(7),
      B(13) => weights_V_TDATA(7),
      B(12) => weights_V_TDATA(7),
      B(11) => weights_V_TDATA(7),
      B(10) => weights_V_TDATA(7),
      B(9) => weights_V_TDATA(7),
      B(8) => weights_V_TDATA(7),
      B(7 downto 0) => weights_V_TDATA(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_0(10),
      C(46) => p_reg_reg_0(10),
      C(45) => p_reg_reg_0(10),
      C(44) => p_reg_reg_0(10),
      C(43) => p_reg_reg_0(10),
      C(42) => p_reg_reg_0(10),
      C(41) => p_reg_reg_0(10),
      C(40) => p_reg_reg_0(10),
      C(39) => p_reg_reg_0(10),
      C(38) => p_reg_reg_0(10),
      C(37) => p_reg_reg_0(10),
      C(36) => p_reg_reg_0(10),
      C(35) => p_reg_reg_0(10),
      C(34) => p_reg_reg_0(10),
      C(33) => p_reg_reg_0(10),
      C(32) => p_reg_reg_0(10),
      C(31) => p_reg_reg_0(10),
      C(30) => p_reg_reg_0(10),
      C(29) => p_reg_reg_0(10),
      C(28) => p_reg_reg_0(10),
      C(27) => p_reg_reg_0(10),
      C(26) => p_reg_reg_0(10),
      C(25) => p_reg_reg_0(10),
      C(24) => p_reg_reg_0(10),
      C(23) => p_reg_reg_0(10),
      C(22) => p_reg_reg_0(10),
      C(21) => p_reg_reg_0(10),
      C(20) => p_reg_reg_0(10),
      C(19) => p_reg_reg_0(10),
      C(18) => p_reg_reg_0(10),
      C(17) => p_reg_reg_0(10),
      C(16) => p_reg_reg_0(10),
      C(15) => p_reg_reg_0(10),
      C(14) => p_reg_reg_0(10),
      C(13) => p_reg_reg_0(10),
      C(12) => p_reg_reg_0(10),
      C(11) => p_reg_reg_0(10),
      C(10 downto 0) => p_reg_reg_0(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => weights_V_TDATA(7),
      A(28) => weights_V_TDATA(7),
      A(27) => weights_V_TDATA(7),
      A(26) => weights_V_TDATA(7),
      A(25) => weights_V_TDATA(7),
      A(24) => weights_V_TDATA(7),
      A(23) => weights_V_TDATA(7),
      A(22) => weights_V_TDATA(7),
      A(21) => weights_V_TDATA(7),
      A(20) => weights_V_TDATA(7),
      A(19) => weights_V_TDATA(7),
      A(18) => weights_V_TDATA(7),
      A(17) => weights_V_TDATA(7),
      A(16) => weights_V_TDATA(7),
      A(15) => weights_V_TDATA(7),
      A(14) => weights_V_TDATA(7),
      A(13) => weights_V_TDATA(7),
      A(12) => weights_V_TDATA(7),
      A(11) => weights_V_TDATA(7),
      A(10) => weights_V_TDATA(7),
      A(9) => weights_V_TDATA(7),
      A(8) => weights_V_TDATA(7),
      A(7 downto 0) => weights_V_TDATA(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => B(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(10),
      C(46) => P(10),
      C(45) => P(10),
      C(44) => P(10),
      C(43) => P(10),
      C(42) => P(10),
      C(41) => P(10),
      C(40) => P(10),
      C(39) => P(10),
      C(38) => P(10),
      C(37) => P(10),
      C(36) => P(10),
      C(35) => P(10),
      C(34) => P(10),
      C(33) => P(10),
      C(32) => P(10),
      C(31) => P(10),
      C(30) => P(10),
      C(29) => P(10),
      C(28) => P(10),
      C(27) => P(10),
      C(26) => P(10),
      C(25) => P(10),
      C(24) => P(10),
      C(23) => P(10),
      C(22) => P(10),
      C(21) => P(10),
      C(20) => P(10),
      C(19) => P(10),
      C(18) => P(10),
      C(17) => P(10),
      C(16) => P(10),
      C(15) => P(10),
      C(14) => P(10),
      C(13) => P(10),
      C(12) => P(10),
      C(11) => P(10),
      C(10 downto 0) => P(10 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => grp_fu_3028_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => E(0),
      CEB2 => grp_fu_3028_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3028_ce,
      CEP => grp_fu_3028_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => D(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_37370,
      CEA2 => grp_fu_3132_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm179_out,
      CEB2 => grp_fu_3132_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3132_ce,
      CEP => grp_fu_3132_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    r_V_1_reg_37370 : out STD_LOGIC;
    \ap_CS_iter5_fsm_reg[1]\ : out STD_LOGIC;
    ap_NS_iter2_fsm179_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_34_reg_4097_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    icmp_ln249_reg_3479 : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    p_reg_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_3720_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_3479_pp0_iter6_reg : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35 is
  signal \^ap_cs_iter5_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_ns_iter2_fsm179_out\ : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal \^r_v_1_reg_37370\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_iter5_fsm_reg[1]\ <= \^ap_cs_iter5_fsm_reg[1]\;
  ap_NS_iter2_fsm179_out <= \^ap_ns_iter2_fsm179_out\;
  r_V_1_reg_37370 <= \^r_v_1_reg_37370\;
\add_ln840_34_reg_4097[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_34_reg_4097_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
dout_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_ns_iter2_fsm179_out\,
      I1 => icmp_ln249_reg_3479,
      O => \^r_v_1_reg_37370\
    );
\icmp_ln249_reg_3479_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => p_reg_reg_3(0),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I4 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => \^ap_ns_iter2_fsm179_out\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^r_v_1_reg_37370\,
      CEA2 => \^ap_cs_iter5_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ap_ns_iter2_fsm179_out\,
      CEB2 => \^ap_cs_iter5_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter5_fsm_reg[1]\,
      CEP => \^ap_cs_iter5_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => ap_CS_iter5_fsm_state6,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => p_reg_reg_2,
      I3 => ap_CS_iter4_fsm_state5,
      I4 => ap_CS_iter2_fsm_state3,
      O => \^ap_cs_iter5_fsm_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_37370,
      CEA2 => grp_fu_3132_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm179_out,
      CEB2 => grp_fu_3132_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3132_ce,
      CEP => grp_fu_3132_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_25_reg_4087_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_25_reg_4087[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_25_reg_4087_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_37370,
      CEA2 => grp_fu_3132_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm179_out,
      CEB2 => grp_fu_3132_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3132_ce,
      CEP => grp_fu_3132_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_37370,
      CEA2 => grp_fu_3132_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm179_out,
      CEB2 => grp_fu_3132_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3132_ce,
      CEP => grp_fu_3132_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_16_reg_4077_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_16_reg_4077[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_16_reg_4077_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_37370,
      CEA2 => grp_fu_3132_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm179_out,
      CEB2 => grp_fu_3132_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3132_ce,
      CEP => grp_fu_3132_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(11),
      C(46) => P(11),
      C(45) => P(11),
      C(44) => P(11),
      C(43) => P(11),
      C(42) => P(11),
      C(41) => P(11),
      C(40) => P(11),
      C(39) => P(11),
      C(38) => P(11),
      C(37) => P(11),
      C(36) => P(11),
      C(35) => P(11),
      C(34) => P(11),
      C(33) => P(11),
      C(32) => P(11),
      C(31) => P(11),
      C(30) => P(11),
      C(29) => P(11),
      C(28) => P(11),
      C(27) => P(11),
      C(26) => P(11),
      C(25) => P(11),
      C(24) => P(11),
      C(23) => P(11),
      C(22) => P(11),
      C(21) => P(11),
      C(20) => P(11),
      C(19) => P(11),
      C(18) => P(11),
      C(17) => P(11),
      C(16) => P(11),
      C(15) => P(11),
      C(14) => P(11),
      C(13) => P(11),
      C(12) => P(11),
      C(11 downto 0) => P(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_37370,
      CEA2 => grp_fu_3132_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm179_out,
      CEB2 => grp_fu_3132_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3132_ce,
      CEP => grp_fu_3132_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 0) => D(12 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_7_reg_4067_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41 is
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
\add_ln840_7_reg_4067[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_7_reg_4067_reg[13]\(0),
      I1 => p_reg_reg_n_96,
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => p_reg_reg_0(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_reg_reg_1(11),
      C(46) => p_reg_reg_1(11),
      C(45) => p_reg_reg_1(11),
      C(44) => p_reg_reg_1(11),
      C(43) => p_reg_reg_1(11),
      C(42) => p_reg_reg_1(11),
      C(41) => p_reg_reg_1(11),
      C(40) => p_reg_reg_1(11),
      C(39) => p_reg_reg_1(11),
      C(38) => p_reg_reg_1(11),
      C(37) => p_reg_reg_1(11),
      C(36) => p_reg_reg_1(11),
      C(35) => p_reg_reg_1(11),
      C(34) => p_reg_reg_1(11),
      C(33) => p_reg_reg_1(11),
      C(32) => p_reg_reg_1(11),
      C(31) => p_reg_reg_1(11),
      C(30) => p_reg_reg_1(11),
      C(29) => p_reg_reg_1(11),
      C(28) => p_reg_reg_1(11),
      C(27) => p_reg_reg_1(11),
      C(26) => p_reg_reg_1(11),
      C(25) => p_reg_reg_1(11),
      C(24) => p_reg_reg_1(11),
      C(23) => p_reg_reg_1(11),
      C(22) => p_reg_reg_1(11),
      C(21) => p_reg_reg_1(11),
      C(20) => p_reg_reg_1(11),
      C(19) => p_reg_reg_1(11),
      C(18) => p_reg_reg_1(11),
      C(17) => p_reg_reg_1(11),
      C(16) => p_reg_reg_1(11),
      C(15) => p_reg_reg_1(11),
      C(14) => p_reg_reg_1(11),
      C(13) => p_reg_reg_1(11),
      C(12) => p_reg_reg_1(11),
      C(11 downto 0) => p_reg_reg_1(11 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => r_V_1_reg_37370,
      CEA2 => grp_fu_3132_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter2_fsm179_out,
      CEB2 => grp_fu_3132_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3132_ce,
      CEP => grp_fu_3132_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 13),
      P(12) => p_reg_reg_n_96,
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2 is
  port (
    \ap_CS_iter4_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_11_reg_4275_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_11_reg_4275_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC;
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_reg_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \accu_V_11_reg_4275[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[16]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_reg_4275_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \^ap_cs_iter4_fsm_reg[1]\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_3_load : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_11_reg_4275_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_V_11_reg_4275_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_11_reg_4275[11]_i_2\ : label is "lutpair43";
  attribute HLUTNM of \accu_V_11_reg_4275[11]_i_3\ : label is "lutpair42";
  attribute HLUTNM of \accu_V_11_reg_4275[11]_i_4\ : label is "lutpair41";
  attribute HLUTNM of \accu_V_11_reg_4275[11]_i_5\ : label is "lutpair40";
  attribute HLUTNM of \accu_V_11_reg_4275[11]_i_7\ : label is "lutpair43";
  attribute HLUTNM of \accu_V_11_reg_4275[11]_i_8\ : label is "lutpair42";
  attribute HLUTNM of \accu_V_11_reg_4275[11]_i_9\ : label is "lutpair41";
  attribute HLUTNM of \accu_V_11_reg_4275[3]_i_2\ : label is "lutpair35";
  attribute HLUTNM of \accu_V_11_reg_4275[3]_i_3\ : label is "lutpair34";
  attribute HLUTNM of \accu_V_11_reg_4275[3]_i_4\ : label is "lutpair33";
  attribute HLUTNM of \accu_V_11_reg_4275[3]_i_5\ : label is "lutpair36";
  attribute HLUTNM of \accu_V_11_reg_4275[3]_i_6\ : label is "lutpair35";
  attribute HLUTNM of \accu_V_11_reg_4275[3]_i_7\ : label is "lutpair34";
  attribute HLUTNM of \accu_V_11_reg_4275[3]_i_8\ : label is "lutpair33";
  attribute HLUTNM of \accu_V_11_reg_4275[7]_i_2\ : label is "lutpair39";
  attribute HLUTNM of \accu_V_11_reg_4275[7]_i_3\ : label is "lutpair38";
  attribute HLUTNM of \accu_V_11_reg_4275[7]_i_4\ : label is "lutpair37";
  attribute HLUTNM of \accu_V_11_reg_4275[7]_i_5\ : label is "lutpair36";
  attribute HLUTNM of \accu_V_11_reg_4275[7]_i_6\ : label is "lutpair40";
  attribute HLUTNM of \accu_V_11_reg_4275[7]_i_7\ : label is "lutpair39";
  attribute HLUTNM of \accu_V_11_reg_4275[7]_i_8\ : label is "lutpair38";
  attribute HLUTNM of \accu_V_11_reg_4275[7]_i_9\ : label is "lutpair37";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_11_reg_4275_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_reg_4275_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_reg_4275_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_reg_4275_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_reg_4275_reg[7]_i_1\ : label is 35;
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  \ap_CS_iter4_fsm_reg[1]\ <= \^ap_cs_iter4_fsm_reg[1]\;
\accu_V_11_reg_4275[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(10),
      I2 => \accu_V_11_reg_4275_reg[15]\(10),
      O => \accu_V_11_reg_4275[11]_i_2_n_3\
    );
\accu_V_11_reg_4275[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(9),
      I2 => \accu_V_11_reg_4275_reg[15]\(9),
      O => \accu_V_11_reg_4275[11]_i_3_n_3\
    );
\accu_V_11_reg_4275[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(8),
      I2 => \accu_V_11_reg_4275_reg[15]\(8),
      O => \accu_V_11_reg_4275[11]_i_4_n_3\
    );
\accu_V_11_reg_4275[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(7),
      I2 => \accu_V_11_reg_4275_reg[15]\(7),
      O => \accu_V_11_reg_4275[11]_i_5_n_3\
    );
\accu_V_11_reg_4275[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_11_reg_4275[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_11_reg_4275_reg[15]_0\(11),
      I3 => \accu_V_11_reg_4275_reg[15]\(11),
      O => \accu_V_11_reg_4275[11]_i_6_n_3\
    );
\accu_V_11_reg_4275[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(10),
      I2 => \accu_V_11_reg_4275_reg[15]\(10),
      I3 => \accu_V_11_reg_4275[11]_i_3_n_3\,
      O => \accu_V_11_reg_4275[11]_i_7_n_3\
    );
\accu_V_11_reg_4275[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(9),
      I2 => \accu_V_11_reg_4275_reg[15]\(9),
      I3 => \accu_V_11_reg_4275[11]_i_4_n_3\,
      O => \accu_V_11_reg_4275[11]_i_8_n_3\
    );
\accu_V_11_reg_4275[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(8),
      I2 => \accu_V_11_reg_4275_reg[15]\(8),
      I3 => \accu_V_11_reg_4275[11]_i_5_n_3\,
      O => \accu_V_11_reg_4275[11]_i_9_n_3\
    );
\accu_V_11_reg_4275[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(13),
      I2 => \accu_V_11_reg_4275_reg[15]\(12),
      I3 => p_reg_reg_n_96,
      O => \accu_V_11_reg_4275[15]_i_2_n_3\
    );
\accu_V_11_reg_4275[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_11_reg_4275_reg[15]_0\(12),
      I1 => \accu_V_11_reg_4275_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_11_reg_4275[15]_i_3_n_3\
    );
\accu_V_11_reg_4275[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_11_reg_4275_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_11_reg_4275_reg[15]_0\(12),
      O => \accu_V_11_reg_4275[15]_i_4_n_3\
    );
\accu_V_11_reg_4275[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_11_reg_4275[15]_i_5_n_3\
    );
\accu_V_11_reg_4275[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_11_reg_4275_reg[15]\(12),
      I2 => \accu_V_11_reg_4275_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_11_reg_4275[15]_i_6_n_3\
    );
\accu_V_11_reg_4275[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_11_reg_4275[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_11_reg_4275_reg[15]_0\(13),
      I3 => \accu_V_11_reg_4275_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_11_reg_4275[15]_i_7_n_3\
    );
\accu_V_11_reg_4275[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_11_reg_4275_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_11_reg_4275_reg[15]\(12),
      I3 => \accu_V_11_reg_4275_reg[15]\(11),
      I4 => \accu_V_11_reg_4275_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_11_reg_4275[15]_i_8_n_3\
    );
\accu_V_11_reg_4275[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => p_reg_reg_n_92,
      O => \accu_V_11_reg_4275[16]_i_2_n_3\
    );
\accu_V_11_reg_4275[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(2),
      I2 => \accu_V_11_reg_4275_reg[15]\(2),
      O => \accu_V_11_reg_4275[3]_i_2_n_3\
    );
\accu_V_11_reg_4275[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(1),
      I2 => \accu_V_11_reg_4275_reg[15]\(1),
      O => \accu_V_11_reg_4275[3]_i_3_n_3\
    );
\accu_V_11_reg_4275[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_11_reg_4275_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_11_reg_4275_reg[15]\(0),
      O => \accu_V_11_reg_4275[3]_i_4_n_3\
    );
\accu_V_11_reg_4275[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(3),
      I2 => \accu_V_11_reg_4275_reg[15]\(3),
      I3 => \accu_V_11_reg_4275[3]_i_2_n_3\,
      O => \accu_V_11_reg_4275[3]_i_5_n_3\
    );
\accu_V_11_reg_4275[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(2),
      I2 => \accu_V_11_reg_4275_reg[15]\(2),
      I3 => \accu_V_11_reg_4275[3]_i_3_n_3\,
      O => \accu_V_11_reg_4275[3]_i_6_n_3\
    );
\accu_V_11_reg_4275[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(1),
      I2 => \accu_V_11_reg_4275_reg[15]\(1),
      I3 => \accu_V_11_reg_4275[3]_i_4_n_3\,
      O => \accu_V_11_reg_4275[3]_i_7_n_3\
    );
\accu_V_11_reg_4275[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_11_reg_4275_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_11_reg_4275_reg[15]\(0),
      O => \accu_V_11_reg_4275[3]_i_8_n_3\
    );
\accu_V_11_reg_4275[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(6),
      I2 => \accu_V_11_reg_4275_reg[15]\(6),
      O => \accu_V_11_reg_4275[7]_i_2_n_3\
    );
\accu_V_11_reg_4275[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(5),
      I2 => \accu_V_11_reg_4275_reg[15]\(5),
      O => \accu_V_11_reg_4275[7]_i_3_n_3\
    );
\accu_V_11_reg_4275[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(4),
      I2 => \accu_V_11_reg_4275_reg[15]\(4),
      O => \accu_V_11_reg_4275[7]_i_4_n_3\
    );
\accu_V_11_reg_4275[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(3),
      I2 => \accu_V_11_reg_4275_reg[15]\(3),
      O => \accu_V_11_reg_4275[7]_i_5_n_3\
    );
\accu_V_11_reg_4275[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(7),
      I2 => \accu_V_11_reg_4275_reg[15]\(7),
      I3 => \accu_V_11_reg_4275[7]_i_2_n_3\,
      O => \accu_V_11_reg_4275[7]_i_6_n_3\
    );
\accu_V_11_reg_4275[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(6),
      I2 => \accu_V_11_reg_4275_reg[15]\(6),
      I3 => \accu_V_11_reg_4275[7]_i_3_n_3\,
      O => \accu_V_11_reg_4275[7]_i_7_n_3\
    );
\accu_V_11_reg_4275[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(5),
      I2 => \accu_V_11_reg_4275_reg[15]\(5),
      I3 => \accu_V_11_reg_4275[7]_i_4_n_3\,
      O => \accu_V_11_reg_4275[7]_i_8_n_3\
    );
\accu_V_11_reg_4275[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_11_reg_4275_reg[15]_0\(4),
      I2 => \accu_V_11_reg_4275_reg[15]\(4),
      I3 => \accu_V_11_reg_4275[7]_i_5_n_3\,
      O => \accu_V_11_reg_4275[7]_i_9_n_3\
    );
\accu_V_11_reg_4275_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_reg_4275_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_11_reg_4275_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_11_reg_4275_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_11_reg_4275_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_11_reg_4275_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_11_reg_4275[11]_i_2_n_3\,
      DI(2) => \accu_V_11_reg_4275[11]_i_3_n_3\,
      DI(1) => \accu_V_11_reg_4275[11]_i_4_n_3\,
      DI(0) => \accu_V_11_reg_4275[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_11_reg_4275[11]_i_6_n_3\,
      S(2) => \accu_V_11_reg_4275[11]_i_7_n_3\,
      S(1) => \accu_V_11_reg_4275[11]_i_8_n_3\,
      S(0) => \accu_V_11_reg_4275[11]_i_9_n_3\
    );
\accu_V_11_reg_4275_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_reg_4275_reg[11]_i_1_n_3\,
      CO(3) => \accu_V_11_reg_4275_reg[15]_i_1_n_3\,
      CO(2) => \accu_V_11_reg_4275_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_11_reg_4275_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_11_reg_4275_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_94,
      DI(2) => \accu_V_11_reg_4275[15]_i_2_n_3\,
      DI(1) => \accu_V_11_reg_4275[15]_i_3_n_3\,
      DI(0) => \accu_V_11_reg_4275[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_11_reg_4275[15]_i_5_n_3\,
      S(2) => \accu_V_11_reg_4275[15]_i_6_n_3\,
      S(1) => \accu_V_11_reg_4275[15]_i_7_n_3\,
      S(0) => \accu_V_11_reg_4275[15]_i_8_n_3\
    );
\accu_V_11_reg_4275_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_reg_4275_reg[15]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_V_11_reg_4275_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_V_11_reg_4275_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \^d\(16),
      S(3 downto 1) => B"000",
      S(0) => \accu_V_11_reg_4275[16]_i_2_n_3\
    );
\accu_V_11_reg_4275_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_11_reg_4275_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_11_reg_4275_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_11_reg_4275_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_11_reg_4275_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_11_reg_4275[3]_i_2_n_3\,
      DI(2) => \accu_V_11_reg_4275[3]_i_3_n_3\,
      DI(1) => \accu_V_11_reg_4275[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_11_reg_4275[3]_i_5_n_3\,
      S(2) => \accu_V_11_reg_4275[3]_i_6_n_3\,
      S(1) => \accu_V_11_reg_4275[3]_i_7_n_3\,
      S(0) => \accu_V_11_reg_4275[3]_i_8_n_3\
    );
\accu_V_11_reg_4275_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_reg_4275_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_11_reg_4275_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_11_reg_4275_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_11_reg_4275_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_11_reg_4275_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_11_reg_4275[7]_i_2_n_3\,
      DI(2) => \accu_V_11_reg_4275[7]_i_3_n_3\,
      DI(1) => \accu_V_11_reg_4275[7]_i_4_n_3\,
      DI(0) => \accu_V_11_reg_4275[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_11_reg_4275[7]_i_6_n_3\,
      S(2) => \accu_V_11_reg_4275[7]_i_7_n_3\,
      S(1) => \accu_V_11_reg_4275[7]_i_8_n_3\,
      S(0) => \accu_V_11_reg_4275[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_3_load(16),
      C(46) => ap_sig_allocacmp_accu_V_3_load(16),
      C(45) => ap_sig_allocacmp_accu_V_3_load(16),
      C(44) => ap_sig_allocacmp_accu_V_3_load(16),
      C(43) => ap_sig_allocacmp_accu_V_3_load(16),
      C(42) => ap_sig_allocacmp_accu_V_3_load(16),
      C(41) => ap_sig_allocacmp_accu_V_3_load(16),
      C(40) => ap_sig_allocacmp_accu_V_3_load(16),
      C(39) => ap_sig_allocacmp_accu_V_3_load(16),
      C(38) => ap_sig_allocacmp_accu_V_3_load(16),
      C(37) => ap_sig_allocacmp_accu_V_3_load(16),
      C(36) => ap_sig_allocacmp_accu_V_3_load(16),
      C(35) => ap_sig_allocacmp_accu_V_3_load(16),
      C(34) => ap_sig_allocacmp_accu_V_3_load(16),
      C(33) => ap_sig_allocacmp_accu_V_3_load(16),
      C(32) => ap_sig_allocacmp_accu_V_3_load(16),
      C(31) => ap_sig_allocacmp_accu_V_3_load(16),
      C(30) => ap_sig_allocacmp_accu_V_3_load(16),
      C(29) => ap_sig_allocacmp_accu_V_3_load(16),
      C(28) => ap_sig_allocacmp_accu_V_3_load(16),
      C(27) => ap_sig_allocacmp_accu_V_3_load(16),
      C(26) => ap_sig_allocacmp_accu_V_3_load(16),
      C(25) => ap_sig_allocacmp_accu_V_3_load(16),
      C(24) => ap_sig_allocacmp_accu_V_3_load(16),
      C(23) => ap_sig_allocacmp_accu_V_3_load(16),
      C(22) => ap_sig_allocacmp_accu_V_3_load(16),
      C(21) => ap_sig_allocacmp_accu_V_3_load(16),
      C(20) => ap_sig_allocacmp_accu_V_3_load(16),
      C(19) => ap_sig_allocacmp_accu_V_3_load(16),
      C(18) => ap_sig_allocacmp_accu_V_3_load(16),
      C(17) => ap_sig_allocacmp_accu_V_3_load(16),
      C(16 downto 0) => ap_sig_allocacmp_accu_V_3_load(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm178_out,
      CEA2 => \^ap_cs_iter4_fsm_reg[1]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm178_out,
      CEB2 => \^ap_cs_iter4_fsm_reg[1]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_iter4_fsm_reg[1]\,
      CEP => \^ap_cs_iter4_fsm_reg[1]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 17),
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(7),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_3_load(7)
    );
\p_reg_reg_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(6),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_3_load(6)
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(5),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_3_load(5)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(4),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_3_load(4)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(3),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_3_load(3)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(2),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_3_load(2)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(1),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_3_load(1)
    );
p_reg_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(0),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_3_load(0)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => ap_CS_iter4_fsm_state5,
      I1 => ap_CS_iter3_fsm_state4,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => p_reg_reg_0,
      I4 => ap_CS_iter5_fsm_state6,
      O => \^ap_cs_iter4_fsm_reg[1]\
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(16),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(16),
      O => ap_sig_allocacmp_accu_V_3_load(16)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(15),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_3_load(15)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(14),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_3_load(14)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(13),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_3_load(13)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(12),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_3_load(12)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(11),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_3_load(11)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(10),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_3_load(10)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(9),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_3_load(9)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_1(8),
      I1 => p_reg_reg_2,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_3_load(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    grp_fu_3200_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_10_reg_4264_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_10_reg_4264_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_32 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_32;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_32 is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \accu_V_10_reg_4264[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[16]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_reg_4264_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_2_load : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_10_reg_4264_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_V_10_reg_4264_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_10_reg_4264[11]_i_2\ : label is "lutpair32";
  attribute HLUTNM of \accu_V_10_reg_4264[11]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \accu_V_10_reg_4264[11]_i_4\ : label is "lutpair30";
  attribute HLUTNM of \accu_V_10_reg_4264[11]_i_5\ : label is "lutpair29";
  attribute HLUTNM of \accu_V_10_reg_4264[11]_i_7\ : label is "lutpair32";
  attribute HLUTNM of \accu_V_10_reg_4264[11]_i_8\ : label is "lutpair31";
  attribute HLUTNM of \accu_V_10_reg_4264[11]_i_9\ : label is "lutpair30";
  attribute HLUTNM of \accu_V_10_reg_4264[3]_i_2\ : label is "lutpair24";
  attribute HLUTNM of \accu_V_10_reg_4264[3]_i_3\ : label is "lutpair23";
  attribute HLUTNM of \accu_V_10_reg_4264[3]_i_4\ : label is "lutpair22";
  attribute HLUTNM of \accu_V_10_reg_4264[3]_i_5\ : label is "lutpair25";
  attribute HLUTNM of \accu_V_10_reg_4264[3]_i_6\ : label is "lutpair24";
  attribute HLUTNM of \accu_V_10_reg_4264[3]_i_7\ : label is "lutpair23";
  attribute HLUTNM of \accu_V_10_reg_4264[3]_i_8\ : label is "lutpair22";
  attribute HLUTNM of \accu_V_10_reg_4264[7]_i_2\ : label is "lutpair28";
  attribute HLUTNM of \accu_V_10_reg_4264[7]_i_3\ : label is "lutpair27";
  attribute HLUTNM of \accu_V_10_reg_4264[7]_i_4\ : label is "lutpair26";
  attribute HLUTNM of \accu_V_10_reg_4264[7]_i_5\ : label is "lutpair25";
  attribute HLUTNM of \accu_V_10_reg_4264[7]_i_6\ : label is "lutpair29";
  attribute HLUTNM of \accu_V_10_reg_4264[7]_i_7\ : label is "lutpair28";
  attribute HLUTNM of \accu_V_10_reg_4264[7]_i_8\ : label is "lutpair27";
  attribute HLUTNM of \accu_V_10_reg_4264[7]_i_9\ : label is "lutpair26";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_10_reg_4264_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_reg_4264_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_reg_4264_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_reg_4264_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_reg_4264_reg[7]_i_1\ : label is 35;
begin
  D(16 downto 0) <= \^d\(16 downto 0);
\accu_V_10_reg_4264[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(10),
      I2 => \accu_V_10_reg_4264_reg[15]\(10),
      O => \accu_V_10_reg_4264[11]_i_2_n_3\
    );
\accu_V_10_reg_4264[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(9),
      I2 => \accu_V_10_reg_4264_reg[15]\(9),
      O => \accu_V_10_reg_4264[11]_i_3_n_3\
    );
\accu_V_10_reg_4264[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(8),
      I2 => \accu_V_10_reg_4264_reg[15]\(8),
      O => \accu_V_10_reg_4264[11]_i_4_n_3\
    );
\accu_V_10_reg_4264[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(7),
      I2 => \accu_V_10_reg_4264_reg[15]\(7),
      O => \accu_V_10_reg_4264[11]_i_5_n_3\
    );
\accu_V_10_reg_4264[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_10_reg_4264[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_10_reg_4264_reg[15]_0\(11),
      I3 => \accu_V_10_reg_4264_reg[15]\(11),
      O => \accu_V_10_reg_4264[11]_i_6_n_3\
    );
\accu_V_10_reg_4264[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(10),
      I2 => \accu_V_10_reg_4264_reg[15]\(10),
      I3 => \accu_V_10_reg_4264[11]_i_3_n_3\,
      O => \accu_V_10_reg_4264[11]_i_7_n_3\
    );
\accu_V_10_reg_4264[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(9),
      I2 => \accu_V_10_reg_4264_reg[15]\(9),
      I3 => \accu_V_10_reg_4264[11]_i_4_n_3\,
      O => \accu_V_10_reg_4264[11]_i_8_n_3\
    );
\accu_V_10_reg_4264[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(8),
      I2 => \accu_V_10_reg_4264_reg[15]\(8),
      I3 => \accu_V_10_reg_4264[11]_i_5_n_3\,
      O => \accu_V_10_reg_4264[11]_i_9_n_3\
    );
\accu_V_10_reg_4264[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(13),
      I2 => \accu_V_10_reg_4264_reg[15]\(12),
      I3 => p_reg_reg_n_96,
      O => \accu_V_10_reg_4264[15]_i_2_n_3\
    );
\accu_V_10_reg_4264[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_10_reg_4264_reg[15]_0\(12),
      I1 => \accu_V_10_reg_4264_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_10_reg_4264[15]_i_3_n_3\
    );
\accu_V_10_reg_4264[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_10_reg_4264_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_10_reg_4264_reg[15]_0\(12),
      O => \accu_V_10_reg_4264[15]_i_4_n_3\
    );
\accu_V_10_reg_4264[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_10_reg_4264[15]_i_5_n_3\
    );
\accu_V_10_reg_4264[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_10_reg_4264_reg[15]\(12),
      I2 => \accu_V_10_reg_4264_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_10_reg_4264[15]_i_6_n_3\
    );
\accu_V_10_reg_4264[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_10_reg_4264[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_10_reg_4264_reg[15]_0\(13),
      I3 => \accu_V_10_reg_4264_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_10_reg_4264[15]_i_7_n_3\
    );
\accu_V_10_reg_4264[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_10_reg_4264_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_10_reg_4264_reg[15]\(12),
      I3 => \accu_V_10_reg_4264_reg[15]\(11),
      I4 => \accu_V_10_reg_4264_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_10_reg_4264[15]_i_8_n_3\
    );
\accu_V_10_reg_4264[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => p_reg_reg_n_92,
      O => \accu_V_10_reg_4264[16]_i_2_n_3\
    );
\accu_V_10_reg_4264[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(2),
      I2 => \accu_V_10_reg_4264_reg[15]\(2),
      O => \accu_V_10_reg_4264[3]_i_2_n_3\
    );
\accu_V_10_reg_4264[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(1),
      I2 => \accu_V_10_reg_4264_reg[15]\(1),
      O => \accu_V_10_reg_4264[3]_i_3_n_3\
    );
\accu_V_10_reg_4264[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_10_reg_4264_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_10_reg_4264_reg[15]\(0),
      O => \accu_V_10_reg_4264[3]_i_4_n_3\
    );
\accu_V_10_reg_4264[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(3),
      I2 => \accu_V_10_reg_4264_reg[15]\(3),
      I3 => \accu_V_10_reg_4264[3]_i_2_n_3\,
      O => \accu_V_10_reg_4264[3]_i_5_n_3\
    );
\accu_V_10_reg_4264[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(2),
      I2 => \accu_V_10_reg_4264_reg[15]\(2),
      I3 => \accu_V_10_reg_4264[3]_i_3_n_3\,
      O => \accu_V_10_reg_4264[3]_i_6_n_3\
    );
\accu_V_10_reg_4264[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(1),
      I2 => \accu_V_10_reg_4264_reg[15]\(1),
      I3 => \accu_V_10_reg_4264[3]_i_4_n_3\,
      O => \accu_V_10_reg_4264[3]_i_7_n_3\
    );
\accu_V_10_reg_4264[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_10_reg_4264_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_10_reg_4264_reg[15]\(0),
      O => \accu_V_10_reg_4264[3]_i_8_n_3\
    );
\accu_V_10_reg_4264[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(6),
      I2 => \accu_V_10_reg_4264_reg[15]\(6),
      O => \accu_V_10_reg_4264[7]_i_2_n_3\
    );
\accu_V_10_reg_4264[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(5),
      I2 => \accu_V_10_reg_4264_reg[15]\(5),
      O => \accu_V_10_reg_4264[7]_i_3_n_3\
    );
\accu_V_10_reg_4264[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(4),
      I2 => \accu_V_10_reg_4264_reg[15]\(4),
      O => \accu_V_10_reg_4264[7]_i_4_n_3\
    );
\accu_V_10_reg_4264[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(3),
      I2 => \accu_V_10_reg_4264_reg[15]\(3),
      O => \accu_V_10_reg_4264[7]_i_5_n_3\
    );
\accu_V_10_reg_4264[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(7),
      I2 => \accu_V_10_reg_4264_reg[15]\(7),
      I3 => \accu_V_10_reg_4264[7]_i_2_n_3\,
      O => \accu_V_10_reg_4264[7]_i_6_n_3\
    );
\accu_V_10_reg_4264[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(6),
      I2 => \accu_V_10_reg_4264_reg[15]\(6),
      I3 => \accu_V_10_reg_4264[7]_i_3_n_3\,
      O => \accu_V_10_reg_4264[7]_i_7_n_3\
    );
\accu_V_10_reg_4264[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(5),
      I2 => \accu_V_10_reg_4264_reg[15]\(5),
      I3 => \accu_V_10_reg_4264[7]_i_4_n_3\,
      O => \accu_V_10_reg_4264[7]_i_8_n_3\
    );
\accu_V_10_reg_4264[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_10_reg_4264_reg[15]_0\(4),
      I2 => \accu_V_10_reg_4264_reg[15]\(4),
      I3 => \accu_V_10_reg_4264[7]_i_5_n_3\,
      O => \accu_V_10_reg_4264[7]_i_9_n_3\
    );
\accu_V_10_reg_4264_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_reg_4264_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_10_reg_4264_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_10_reg_4264_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_10_reg_4264_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_10_reg_4264_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_10_reg_4264[11]_i_2_n_3\,
      DI(2) => \accu_V_10_reg_4264[11]_i_3_n_3\,
      DI(1) => \accu_V_10_reg_4264[11]_i_4_n_3\,
      DI(0) => \accu_V_10_reg_4264[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_10_reg_4264[11]_i_6_n_3\,
      S(2) => \accu_V_10_reg_4264[11]_i_7_n_3\,
      S(1) => \accu_V_10_reg_4264[11]_i_8_n_3\,
      S(0) => \accu_V_10_reg_4264[11]_i_9_n_3\
    );
\accu_V_10_reg_4264_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_reg_4264_reg[11]_i_1_n_3\,
      CO(3) => \accu_V_10_reg_4264_reg[15]_i_1_n_3\,
      CO(2) => \accu_V_10_reg_4264_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_10_reg_4264_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_10_reg_4264_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_94,
      DI(2) => \accu_V_10_reg_4264[15]_i_2_n_3\,
      DI(1) => \accu_V_10_reg_4264[15]_i_3_n_3\,
      DI(0) => \accu_V_10_reg_4264[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_10_reg_4264[15]_i_5_n_3\,
      S(2) => \accu_V_10_reg_4264[15]_i_6_n_3\,
      S(1) => \accu_V_10_reg_4264[15]_i_7_n_3\,
      S(0) => \accu_V_10_reg_4264[15]_i_8_n_3\
    );
\accu_V_10_reg_4264_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_reg_4264_reg[15]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_V_10_reg_4264_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_V_10_reg_4264_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \^d\(16),
      S(3 downto 1) => B"000",
      S(0) => \accu_V_10_reg_4264[16]_i_2_n_3\
    );
\accu_V_10_reg_4264_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_10_reg_4264_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_10_reg_4264_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_10_reg_4264_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_10_reg_4264_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_10_reg_4264[3]_i_2_n_3\,
      DI(2) => \accu_V_10_reg_4264[3]_i_3_n_3\,
      DI(1) => \accu_V_10_reg_4264[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_10_reg_4264[3]_i_5_n_3\,
      S(2) => \accu_V_10_reg_4264[3]_i_6_n_3\,
      S(1) => \accu_V_10_reg_4264[3]_i_7_n_3\,
      S(0) => \accu_V_10_reg_4264[3]_i_8_n_3\
    );
\accu_V_10_reg_4264_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_reg_4264_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_10_reg_4264_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_10_reg_4264_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_10_reg_4264_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_10_reg_4264_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_10_reg_4264[7]_i_2_n_3\,
      DI(2) => \accu_V_10_reg_4264[7]_i_3_n_3\,
      DI(1) => \accu_V_10_reg_4264[7]_i_4_n_3\,
      DI(0) => \accu_V_10_reg_4264[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_10_reg_4264[7]_i_6_n_3\,
      S(2) => \accu_V_10_reg_4264[7]_i_7_n_3\,
      S(1) => \accu_V_10_reg_4264[7]_i_8_n_3\,
      S(0) => \accu_V_10_reg_4264[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_2_load(16),
      C(46) => ap_sig_allocacmp_accu_V_2_load(16),
      C(45) => ap_sig_allocacmp_accu_V_2_load(16),
      C(44) => ap_sig_allocacmp_accu_V_2_load(16),
      C(43) => ap_sig_allocacmp_accu_V_2_load(16),
      C(42) => ap_sig_allocacmp_accu_V_2_load(16),
      C(41) => ap_sig_allocacmp_accu_V_2_load(16),
      C(40) => ap_sig_allocacmp_accu_V_2_load(16),
      C(39) => ap_sig_allocacmp_accu_V_2_load(16),
      C(38) => ap_sig_allocacmp_accu_V_2_load(16),
      C(37) => ap_sig_allocacmp_accu_V_2_load(16),
      C(36) => ap_sig_allocacmp_accu_V_2_load(16),
      C(35) => ap_sig_allocacmp_accu_V_2_load(16),
      C(34) => ap_sig_allocacmp_accu_V_2_load(16),
      C(33) => ap_sig_allocacmp_accu_V_2_load(16),
      C(32) => ap_sig_allocacmp_accu_V_2_load(16),
      C(31) => ap_sig_allocacmp_accu_V_2_load(16),
      C(30) => ap_sig_allocacmp_accu_V_2_load(16),
      C(29) => ap_sig_allocacmp_accu_V_2_load(16),
      C(28) => ap_sig_allocacmp_accu_V_2_load(16),
      C(27) => ap_sig_allocacmp_accu_V_2_load(16),
      C(26) => ap_sig_allocacmp_accu_V_2_load(16),
      C(25) => ap_sig_allocacmp_accu_V_2_load(16),
      C(24) => ap_sig_allocacmp_accu_V_2_load(16),
      C(23) => ap_sig_allocacmp_accu_V_2_load(16),
      C(22) => ap_sig_allocacmp_accu_V_2_load(16),
      C(21) => ap_sig_allocacmp_accu_V_2_load(16),
      C(20) => ap_sig_allocacmp_accu_V_2_load(16),
      C(19) => ap_sig_allocacmp_accu_V_2_load(16),
      C(18) => ap_sig_allocacmp_accu_V_2_load(16),
      C(17) => ap_sig_allocacmp_accu_V_2_load(16),
      C(16 downto 0) => ap_sig_allocacmp_accu_V_2_load(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm178_out,
      CEA2 => grp_fu_3200_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm178_out,
      CEB2 => grp_fu_3200_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3200_ce,
      CEP => grp_fu_3200_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 17),
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_2_load(7)
    );
\p_reg_reg_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_2_load(6)
    );
\p_reg_reg_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_2_load(5)
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_2_load(4)
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_2_load(3)
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_2_load(2)
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_2_load(1)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_2_load(0)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(16),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(16),
      O => ap_sig_allocacmp_accu_V_2_load(16)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_2_load(15)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_2_load(14)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_2_load(13)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_2_load(12)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_2_load(11)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_2_load(10)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_2_load(9)
    );
\p_reg_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_2_load(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    grp_fu_3200_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_1_fu_352_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_1_fu_352_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_33 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_33;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_33 is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \accu_V_1_fu_352[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[16]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_352_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_1_load : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_1_fu_352_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_V_1_fu_352_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_1_fu_352[11]_i_2\ : label is "lutpair21";
  attribute HLUTNM of \accu_V_1_fu_352[11]_i_3\ : label is "lutpair20";
  attribute HLUTNM of \accu_V_1_fu_352[11]_i_4\ : label is "lutpair19";
  attribute HLUTNM of \accu_V_1_fu_352[11]_i_5\ : label is "lutpair18";
  attribute HLUTNM of \accu_V_1_fu_352[11]_i_7\ : label is "lutpair21";
  attribute HLUTNM of \accu_V_1_fu_352[11]_i_8\ : label is "lutpair20";
  attribute HLUTNM of \accu_V_1_fu_352[11]_i_9\ : label is "lutpair19";
  attribute HLUTNM of \accu_V_1_fu_352[3]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_1_fu_352[3]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_1_fu_352[3]_i_4\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_1_fu_352[3]_i_5\ : label is "lutpair14";
  attribute HLUTNM of \accu_V_1_fu_352[3]_i_6\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_1_fu_352[3]_i_7\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_1_fu_352[3]_i_8\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_1_fu_352[7]_i_2\ : label is "lutpair17";
  attribute HLUTNM of \accu_V_1_fu_352[7]_i_3\ : label is "lutpair16";
  attribute HLUTNM of \accu_V_1_fu_352[7]_i_4\ : label is "lutpair15";
  attribute HLUTNM of \accu_V_1_fu_352[7]_i_5\ : label is "lutpair14";
  attribute HLUTNM of \accu_V_1_fu_352[7]_i_6\ : label is "lutpair18";
  attribute HLUTNM of \accu_V_1_fu_352[7]_i_7\ : label is "lutpair17";
  attribute HLUTNM of \accu_V_1_fu_352[7]_i_8\ : label is "lutpair16";
  attribute HLUTNM of \accu_V_1_fu_352[7]_i_9\ : label is "lutpair15";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_352_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_352_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_352_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_352_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_352_reg[7]_i_1\ : label is 35;
begin
  D(16 downto 0) <= \^d\(16 downto 0);
\accu_V_1_fu_352[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_1_fu_352_reg[15]_0\(10),
      I2 => \accu_V_1_fu_352_reg[15]\(10),
      O => \accu_V_1_fu_352[11]_i_2_n_3\
    );
\accu_V_1_fu_352[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_1_fu_352_reg[15]_0\(9),
      I2 => \accu_V_1_fu_352_reg[15]\(9),
      O => \accu_V_1_fu_352[11]_i_3_n_3\
    );
\accu_V_1_fu_352[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_1_fu_352_reg[15]_0\(8),
      I2 => \accu_V_1_fu_352_reg[15]\(8),
      O => \accu_V_1_fu_352[11]_i_4_n_3\
    );
\accu_V_1_fu_352[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_1_fu_352_reg[15]_0\(7),
      I2 => \accu_V_1_fu_352_reg[15]\(7),
      O => \accu_V_1_fu_352[11]_i_5_n_3\
    );
\accu_V_1_fu_352[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_1_fu_352[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_1_fu_352_reg[15]_0\(11),
      I3 => \accu_V_1_fu_352_reg[15]\(11),
      O => \accu_V_1_fu_352[11]_i_6_n_3\
    );
\accu_V_1_fu_352[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_1_fu_352_reg[15]_0\(10),
      I2 => \accu_V_1_fu_352_reg[15]\(10),
      I3 => \accu_V_1_fu_352[11]_i_3_n_3\,
      O => \accu_V_1_fu_352[11]_i_7_n_3\
    );
\accu_V_1_fu_352[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_1_fu_352_reg[15]_0\(9),
      I2 => \accu_V_1_fu_352_reg[15]\(9),
      I3 => \accu_V_1_fu_352[11]_i_4_n_3\,
      O => \accu_V_1_fu_352[11]_i_8_n_3\
    );
\accu_V_1_fu_352[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_1_fu_352_reg[15]_0\(8),
      I2 => \accu_V_1_fu_352_reg[15]\(8),
      I3 => \accu_V_1_fu_352[11]_i_5_n_3\,
      O => \accu_V_1_fu_352[11]_i_9_n_3\
    );
\accu_V_1_fu_352[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \accu_V_1_fu_352_reg[15]_0\(13),
      I2 => \accu_V_1_fu_352_reg[15]\(12),
      I3 => p_reg_reg_n_96,
      O => \accu_V_1_fu_352[15]_i_2_n_3\
    );
\accu_V_1_fu_352[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_1_fu_352_reg[15]_0\(12),
      I1 => \accu_V_1_fu_352_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_1_fu_352[15]_i_3_n_3\
    );
\accu_V_1_fu_352[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_1_fu_352_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_1_fu_352_reg[15]_0\(12),
      O => \accu_V_1_fu_352[15]_i_4_n_3\
    );
\accu_V_1_fu_352[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_1_fu_352[15]_i_5_n_3\
    );
\accu_V_1_fu_352[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_1_fu_352_reg[15]\(12),
      I2 => \accu_V_1_fu_352_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_1_fu_352[15]_i_6_n_3\
    );
\accu_V_1_fu_352[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_1_fu_352[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_1_fu_352_reg[15]_0\(13),
      I3 => \accu_V_1_fu_352_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_1_fu_352[15]_i_7_n_3\
    );
\accu_V_1_fu_352[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_1_fu_352_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_1_fu_352_reg[15]\(12),
      I3 => \accu_V_1_fu_352_reg[15]\(11),
      I4 => \accu_V_1_fu_352_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_1_fu_352[15]_i_8_n_3\
    );
\accu_V_1_fu_352[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => p_reg_reg_n_92,
      O => \accu_V_1_fu_352[16]_i_2_n_3\
    );
\accu_V_1_fu_352[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_1_fu_352_reg[15]_0\(2),
      I2 => \accu_V_1_fu_352_reg[15]\(2),
      O => \accu_V_1_fu_352[3]_i_2_n_3\
    );
\accu_V_1_fu_352[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_1_fu_352_reg[15]_0\(1),
      I2 => \accu_V_1_fu_352_reg[15]\(1),
      O => \accu_V_1_fu_352[3]_i_3_n_3\
    );
\accu_V_1_fu_352[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_1_fu_352_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_1_fu_352_reg[15]\(0),
      O => \accu_V_1_fu_352[3]_i_4_n_3\
    );
\accu_V_1_fu_352[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_1_fu_352_reg[15]_0\(3),
      I2 => \accu_V_1_fu_352_reg[15]\(3),
      I3 => \accu_V_1_fu_352[3]_i_2_n_3\,
      O => \accu_V_1_fu_352[3]_i_5_n_3\
    );
\accu_V_1_fu_352[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_1_fu_352_reg[15]_0\(2),
      I2 => \accu_V_1_fu_352_reg[15]\(2),
      I3 => \accu_V_1_fu_352[3]_i_3_n_3\,
      O => \accu_V_1_fu_352[3]_i_6_n_3\
    );
\accu_V_1_fu_352[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_1_fu_352_reg[15]_0\(1),
      I2 => \accu_V_1_fu_352_reg[15]\(1),
      I3 => \accu_V_1_fu_352[3]_i_4_n_3\,
      O => \accu_V_1_fu_352[3]_i_7_n_3\
    );
\accu_V_1_fu_352[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_1_fu_352_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_1_fu_352_reg[15]\(0),
      O => \accu_V_1_fu_352[3]_i_8_n_3\
    );
\accu_V_1_fu_352[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_1_fu_352_reg[15]_0\(6),
      I2 => \accu_V_1_fu_352_reg[15]\(6),
      O => \accu_V_1_fu_352[7]_i_2_n_3\
    );
\accu_V_1_fu_352[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_1_fu_352_reg[15]_0\(5),
      I2 => \accu_V_1_fu_352_reg[15]\(5),
      O => \accu_V_1_fu_352[7]_i_3_n_3\
    );
\accu_V_1_fu_352[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_1_fu_352_reg[15]_0\(4),
      I2 => \accu_V_1_fu_352_reg[15]\(4),
      O => \accu_V_1_fu_352[7]_i_4_n_3\
    );
\accu_V_1_fu_352[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_1_fu_352_reg[15]_0\(3),
      I2 => \accu_V_1_fu_352_reg[15]\(3),
      O => \accu_V_1_fu_352[7]_i_5_n_3\
    );
\accu_V_1_fu_352[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_1_fu_352_reg[15]_0\(7),
      I2 => \accu_V_1_fu_352_reg[15]\(7),
      I3 => \accu_V_1_fu_352[7]_i_2_n_3\,
      O => \accu_V_1_fu_352[7]_i_6_n_3\
    );
\accu_V_1_fu_352[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_1_fu_352_reg[15]_0\(6),
      I2 => \accu_V_1_fu_352_reg[15]\(6),
      I3 => \accu_V_1_fu_352[7]_i_3_n_3\,
      O => \accu_V_1_fu_352[7]_i_7_n_3\
    );
\accu_V_1_fu_352[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_1_fu_352_reg[15]_0\(5),
      I2 => \accu_V_1_fu_352_reg[15]\(5),
      I3 => \accu_V_1_fu_352[7]_i_4_n_3\,
      O => \accu_V_1_fu_352[7]_i_8_n_3\
    );
\accu_V_1_fu_352[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_1_fu_352_reg[15]_0\(4),
      I2 => \accu_V_1_fu_352_reg[15]\(4),
      I3 => \accu_V_1_fu_352[7]_i_5_n_3\,
      O => \accu_V_1_fu_352[7]_i_9_n_3\
    );
\accu_V_1_fu_352_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_352_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_1_fu_352_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_1_fu_352_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_1_fu_352_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_352_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_1_fu_352[11]_i_2_n_3\,
      DI(2) => \accu_V_1_fu_352[11]_i_3_n_3\,
      DI(1) => \accu_V_1_fu_352[11]_i_4_n_3\,
      DI(0) => \accu_V_1_fu_352[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_1_fu_352[11]_i_6_n_3\,
      S(2) => \accu_V_1_fu_352[11]_i_7_n_3\,
      S(1) => \accu_V_1_fu_352[11]_i_8_n_3\,
      S(0) => \accu_V_1_fu_352[11]_i_9_n_3\
    );
\accu_V_1_fu_352_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_352_reg[11]_i_1_n_3\,
      CO(3) => \accu_V_1_fu_352_reg[15]_i_1_n_3\,
      CO(2) => \accu_V_1_fu_352_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_1_fu_352_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_352_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_94,
      DI(2) => \accu_V_1_fu_352[15]_i_2_n_3\,
      DI(1) => \accu_V_1_fu_352[15]_i_3_n_3\,
      DI(0) => \accu_V_1_fu_352[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_1_fu_352[15]_i_5_n_3\,
      S(2) => \accu_V_1_fu_352[15]_i_6_n_3\,
      S(1) => \accu_V_1_fu_352[15]_i_7_n_3\,
      S(0) => \accu_V_1_fu_352[15]_i_8_n_3\
    );
\accu_V_1_fu_352_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_352_reg[15]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_V_1_fu_352_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_V_1_fu_352_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \^d\(16),
      S(3 downto 1) => B"000",
      S(0) => \accu_V_1_fu_352[16]_i_2_n_3\
    );
\accu_V_1_fu_352_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_1_fu_352_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_1_fu_352_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_1_fu_352_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_352_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_1_fu_352[3]_i_2_n_3\,
      DI(2) => \accu_V_1_fu_352[3]_i_3_n_3\,
      DI(1) => \accu_V_1_fu_352[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_1_fu_352[3]_i_5_n_3\,
      S(2) => \accu_V_1_fu_352[3]_i_6_n_3\,
      S(1) => \accu_V_1_fu_352[3]_i_7_n_3\,
      S(0) => \accu_V_1_fu_352[3]_i_8_n_3\
    );
\accu_V_1_fu_352_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_352_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_1_fu_352_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_1_fu_352_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_1_fu_352_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_352_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_1_fu_352[7]_i_2_n_3\,
      DI(2) => \accu_V_1_fu_352[7]_i_3_n_3\,
      DI(1) => \accu_V_1_fu_352[7]_i_4_n_3\,
      DI(0) => \accu_V_1_fu_352[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_1_fu_352[7]_i_6_n_3\,
      S(2) => \accu_V_1_fu_352[7]_i_7_n_3\,
      S(1) => \accu_V_1_fu_352[7]_i_8_n_3\,
      S(0) => \accu_V_1_fu_352[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_1_load(16),
      C(46) => ap_sig_allocacmp_accu_V_1_load(16),
      C(45) => ap_sig_allocacmp_accu_V_1_load(16),
      C(44) => ap_sig_allocacmp_accu_V_1_load(16),
      C(43) => ap_sig_allocacmp_accu_V_1_load(16),
      C(42) => ap_sig_allocacmp_accu_V_1_load(16),
      C(41) => ap_sig_allocacmp_accu_V_1_load(16),
      C(40) => ap_sig_allocacmp_accu_V_1_load(16),
      C(39) => ap_sig_allocacmp_accu_V_1_load(16),
      C(38) => ap_sig_allocacmp_accu_V_1_load(16),
      C(37) => ap_sig_allocacmp_accu_V_1_load(16),
      C(36) => ap_sig_allocacmp_accu_V_1_load(16),
      C(35) => ap_sig_allocacmp_accu_V_1_load(16),
      C(34) => ap_sig_allocacmp_accu_V_1_load(16),
      C(33) => ap_sig_allocacmp_accu_V_1_load(16),
      C(32) => ap_sig_allocacmp_accu_V_1_load(16),
      C(31) => ap_sig_allocacmp_accu_V_1_load(16),
      C(30) => ap_sig_allocacmp_accu_V_1_load(16),
      C(29) => ap_sig_allocacmp_accu_V_1_load(16),
      C(28) => ap_sig_allocacmp_accu_V_1_load(16),
      C(27) => ap_sig_allocacmp_accu_V_1_load(16),
      C(26) => ap_sig_allocacmp_accu_V_1_load(16),
      C(25) => ap_sig_allocacmp_accu_V_1_load(16),
      C(24) => ap_sig_allocacmp_accu_V_1_load(16),
      C(23) => ap_sig_allocacmp_accu_V_1_load(16),
      C(22) => ap_sig_allocacmp_accu_V_1_load(16),
      C(21) => ap_sig_allocacmp_accu_V_1_load(16),
      C(20) => ap_sig_allocacmp_accu_V_1_load(16),
      C(19) => ap_sig_allocacmp_accu_V_1_load(16),
      C(18) => ap_sig_allocacmp_accu_V_1_load(16),
      C(17) => ap_sig_allocacmp_accu_V_1_load(16),
      C(16 downto 0) => ap_sig_allocacmp_accu_V_1_load(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm178_out,
      CEA2 => grp_fu_3200_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm178_out,
      CEB2 => grp_fu_3200_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3200_ce,
      CEP => grp_fu_3200_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4) => OPMODE(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 17),
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_1_load(7)
    );
\p_reg_reg_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_1_load(6)
    );
\p_reg_reg_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_1_load(5)
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_1_load(4)
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_1_load(3)
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_1_load(2)
    );
\p_reg_reg_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_1_load(1)
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_1_load(0)
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(16),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(16),
      O => ap_sig_allocacmp_accu_V_1_load(16)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_1_load(15)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_1_load(14)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_1_load(13)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_1_load(12)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_1_load(11)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_1_load(10)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_1_load(9)
    );
\p_reg_reg_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_1_load(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_34 is
  port (
    OPMODE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    grp_fu_3200_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_8_reg_4242_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_8_reg_4242_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    icmp_ln272_reg_3532_pp0_iter4_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_34 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_34;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_34 is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^opmode\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \accu_V_8_reg_4242[11]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[11]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[11]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[11]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[11]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[11]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[11]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[11]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[15]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[15]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[15]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[15]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[15]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[15]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[15]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[16]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[7]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[7]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[7]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[7]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_8_reg_4242_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_sig_allocacmp_accu_V_load : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \NLW_accu_V_8_reg_4242_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_V_8_reg_4242_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 17 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_8_reg_4242[11]_i_2\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_8_reg_4242[11]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_8_reg_4242[11]_i_4\ : label is "lutpair8";
  attribute HLUTNM of \accu_V_8_reg_4242[11]_i_5\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_8_reg_4242[11]_i_7\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_8_reg_4242[11]_i_8\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_8_reg_4242[11]_i_9\ : label is "lutpair8";
  attribute HLUTNM of \accu_V_8_reg_4242[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \accu_V_8_reg_4242[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \accu_V_8_reg_4242[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \accu_V_8_reg_4242[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \accu_V_8_reg_4242[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \accu_V_8_reg_4242[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \accu_V_8_reg_4242[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \accu_V_8_reg_4242[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_8_reg_4242[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_8_reg_4242[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \accu_V_8_reg_4242[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \accu_V_8_reg_4242[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_8_reg_4242[7]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_8_reg_4242[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_8_reg_4242[7]_i_9\ : label is "lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_8_reg_4242_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_8_reg_4242_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_8_reg_4242_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_8_reg_4242_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_8_reg_4242_reg[7]_i_1\ : label is 35;
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  OPMODE(0) <= \^opmode\(0);
\accu_V_8_reg_4242[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(10),
      I2 => \accu_V_8_reg_4242_reg[15]\(10),
      O => \accu_V_8_reg_4242[11]_i_2_n_3\
    );
\accu_V_8_reg_4242[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(9),
      I2 => \accu_V_8_reg_4242_reg[15]\(9),
      O => \accu_V_8_reg_4242[11]_i_3_n_3\
    );
\accu_V_8_reg_4242[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(8),
      I2 => \accu_V_8_reg_4242_reg[15]\(8),
      O => \accu_V_8_reg_4242[11]_i_4_n_3\
    );
\accu_V_8_reg_4242[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(7),
      I2 => \accu_V_8_reg_4242_reg[15]\(7),
      O => \accu_V_8_reg_4242[11]_i_5_n_3\
    );
\accu_V_8_reg_4242[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_8_reg_4242[11]_i_2_n_3\,
      I1 => p_reg_reg_n_97,
      I2 => \accu_V_8_reg_4242_reg[15]_0\(11),
      I3 => \accu_V_8_reg_4242_reg[15]\(11),
      O => \accu_V_8_reg_4242[11]_i_6_n_3\
    );
\accu_V_8_reg_4242[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(10),
      I2 => \accu_V_8_reg_4242_reg[15]\(10),
      I3 => \accu_V_8_reg_4242[11]_i_3_n_3\,
      O => \accu_V_8_reg_4242[11]_i_7_n_3\
    );
\accu_V_8_reg_4242[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(9),
      I2 => \accu_V_8_reg_4242_reg[15]\(9),
      I3 => \accu_V_8_reg_4242[11]_i_4_n_3\,
      O => \accu_V_8_reg_4242[11]_i_8_n_3\
    );
\accu_V_8_reg_4242[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(8),
      I2 => \accu_V_8_reg_4242_reg[15]\(8),
      I3 => \accu_V_8_reg_4242[11]_i_5_n_3\,
      O => \accu_V_8_reg_4242[11]_i_9_n_3\
    );
\accu_V_8_reg_4242[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB2B"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(13),
      I2 => \accu_V_8_reg_4242_reg[15]\(12),
      I3 => p_reg_reg_n_96,
      O => \accu_V_8_reg_4242[15]_i_2_n_3\
    );
\accu_V_8_reg_4242[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \accu_V_8_reg_4242_reg[15]_0\(12),
      I1 => \accu_V_8_reg_4242_reg[15]\(12),
      I2 => p_reg_reg_n_96,
      O => \accu_V_8_reg_4242[15]_i_3_n_3\
    );
\accu_V_8_reg_4242[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_8_reg_4242_reg[15]\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_8_reg_4242_reg[15]_0\(12),
      O => \accu_V_8_reg_4242[15]_i_4_n_3\
    );
\accu_V_8_reg_4242[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => p_reg_reg_n_93,
      O => \accu_V_8_reg_4242[15]_i_5_n_3\
    );
\accu_V_8_reg_4242[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF0B40F4"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \accu_V_8_reg_4242_reg[15]\(12),
      I2 => \accu_V_8_reg_4242_reg[15]_0\(13),
      I3 => p_reg_reg_n_95,
      I4 => p_reg_reg_n_94,
      O => \accu_V_8_reg_4242[15]_i_6_n_3\
    );
\accu_V_8_reg_4242[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \accu_V_8_reg_4242[15]_i_3_n_3\,
      I1 => p_reg_reg_n_95,
      I2 => \accu_V_8_reg_4242_reg[15]_0\(13),
      I3 => \accu_V_8_reg_4242_reg[15]\(12),
      I4 => p_reg_reg_n_96,
      O => \accu_V_8_reg_4242[15]_i_7_n_3\
    );
\accu_V_8_reg_4242[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \accu_V_8_reg_4242_reg[15]_0\(12),
      I1 => p_reg_reg_n_96,
      I2 => \accu_V_8_reg_4242_reg[15]\(12),
      I3 => \accu_V_8_reg_4242_reg[15]\(11),
      I4 => \accu_V_8_reg_4242_reg[15]_0\(11),
      I5 => p_reg_reg_n_97,
      O => \accu_V_8_reg_4242[15]_i_8_n_3\
    );
\accu_V_8_reg_4242[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => p_reg_reg_n_92,
      O => \accu_V_8_reg_4242[16]_i_4_n_3\
    );
\accu_V_8_reg_4242[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(2),
      I2 => \accu_V_8_reg_4242_reg[15]\(2),
      O => \accu_V_8_reg_4242[3]_i_2_n_3\
    );
\accu_V_8_reg_4242[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(1),
      I2 => \accu_V_8_reg_4242_reg[15]\(1),
      O => \accu_V_8_reg_4242[3]_i_3_n_3\
    );
\accu_V_8_reg_4242[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_8_reg_4242_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_8_reg_4242_reg[15]\(0),
      O => \accu_V_8_reg_4242[3]_i_4_n_3\
    );
\accu_V_8_reg_4242[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(3),
      I2 => \accu_V_8_reg_4242_reg[15]\(3),
      I3 => \accu_V_8_reg_4242[3]_i_2_n_3\,
      O => \accu_V_8_reg_4242[3]_i_5_n_3\
    );
\accu_V_8_reg_4242[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(2),
      I2 => \accu_V_8_reg_4242_reg[15]\(2),
      I3 => \accu_V_8_reg_4242[3]_i_3_n_3\,
      O => \accu_V_8_reg_4242[3]_i_6_n_3\
    );
\accu_V_8_reg_4242[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(1),
      I2 => \accu_V_8_reg_4242_reg[15]\(1),
      I3 => \accu_V_8_reg_4242[3]_i_4_n_3\,
      O => \accu_V_8_reg_4242[3]_i_7_n_3\
    );
\accu_V_8_reg_4242[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \accu_V_8_reg_4242_reg[15]_0\(0),
      I1 => p_reg_reg_n_108,
      I2 => \accu_V_8_reg_4242_reg[15]\(0),
      O => \accu_V_8_reg_4242[3]_i_8_n_3\
    );
\accu_V_8_reg_4242[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(6),
      I2 => \accu_V_8_reg_4242_reg[15]\(6),
      O => \accu_V_8_reg_4242[7]_i_2_n_3\
    );
\accu_V_8_reg_4242[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(5),
      I2 => \accu_V_8_reg_4242_reg[15]\(5),
      O => \accu_V_8_reg_4242[7]_i_3_n_3\
    );
\accu_V_8_reg_4242[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(4),
      I2 => \accu_V_8_reg_4242_reg[15]\(4),
      O => \accu_V_8_reg_4242[7]_i_4_n_3\
    );
\accu_V_8_reg_4242[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(3),
      I2 => \accu_V_8_reg_4242_reg[15]\(3),
      O => \accu_V_8_reg_4242[7]_i_5_n_3\
    );
\accu_V_8_reg_4242[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(7),
      I2 => \accu_V_8_reg_4242_reg[15]\(7),
      I3 => \accu_V_8_reg_4242[7]_i_2_n_3\,
      O => \accu_V_8_reg_4242[7]_i_6_n_3\
    );
\accu_V_8_reg_4242[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(6),
      I2 => \accu_V_8_reg_4242_reg[15]\(6),
      I3 => \accu_V_8_reg_4242[7]_i_3_n_3\,
      O => \accu_V_8_reg_4242[7]_i_7_n_3\
    );
\accu_V_8_reg_4242[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(5),
      I2 => \accu_V_8_reg_4242_reg[15]\(5),
      I3 => \accu_V_8_reg_4242[7]_i_4_n_3\,
      O => \accu_V_8_reg_4242[7]_i_8_n_3\
    );
\accu_V_8_reg_4242[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \accu_V_8_reg_4242_reg[15]_0\(4),
      I2 => \accu_V_8_reg_4242_reg[15]\(4),
      I3 => \accu_V_8_reg_4242[7]_i_5_n_3\,
      O => \accu_V_8_reg_4242[7]_i_9_n_3\
    );
\accu_V_8_reg_4242_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_8_reg_4242_reg[7]_i_1_n_3\,
      CO(3) => \accu_V_8_reg_4242_reg[11]_i_1_n_3\,
      CO(2) => \accu_V_8_reg_4242_reg[11]_i_1_n_4\,
      CO(1) => \accu_V_8_reg_4242_reg[11]_i_1_n_5\,
      CO(0) => \accu_V_8_reg_4242_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_8_reg_4242[11]_i_2_n_3\,
      DI(2) => \accu_V_8_reg_4242[11]_i_3_n_3\,
      DI(1) => \accu_V_8_reg_4242[11]_i_4_n_3\,
      DI(0) => \accu_V_8_reg_4242[11]_i_5_n_3\,
      O(3 downto 0) => \^d\(11 downto 8),
      S(3) => \accu_V_8_reg_4242[11]_i_6_n_3\,
      S(2) => \accu_V_8_reg_4242[11]_i_7_n_3\,
      S(1) => \accu_V_8_reg_4242[11]_i_8_n_3\,
      S(0) => \accu_V_8_reg_4242[11]_i_9_n_3\
    );
\accu_V_8_reg_4242_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_8_reg_4242_reg[11]_i_1_n_3\,
      CO(3) => \accu_V_8_reg_4242_reg[15]_i_1_n_3\,
      CO(2) => \accu_V_8_reg_4242_reg[15]_i_1_n_4\,
      CO(1) => \accu_V_8_reg_4242_reg[15]_i_1_n_5\,
      CO(0) => \accu_V_8_reg_4242_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => p_reg_reg_n_94,
      DI(2) => \accu_V_8_reg_4242[15]_i_2_n_3\,
      DI(1) => \accu_V_8_reg_4242[15]_i_3_n_3\,
      DI(0) => \accu_V_8_reg_4242[15]_i_4_n_3\,
      O(3 downto 0) => \^d\(15 downto 12),
      S(3) => \accu_V_8_reg_4242[15]_i_5_n_3\,
      S(2) => \accu_V_8_reg_4242[15]_i_6_n_3\,
      S(1) => \accu_V_8_reg_4242[15]_i_7_n_3\,
      S(0) => \accu_V_8_reg_4242[15]_i_8_n_3\
    );
\accu_V_8_reg_4242_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_8_reg_4242_reg[15]_i_1_n_3\,
      CO(3 downto 0) => \NLW_accu_V_8_reg_4242_reg[16]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_accu_V_8_reg_4242_reg[16]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \^d\(16),
      S(3 downto 1) => B"000",
      S(0) => \accu_V_8_reg_4242[16]_i_4_n_3\
    );
\accu_V_8_reg_4242_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_8_reg_4242_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_8_reg_4242_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_8_reg_4242_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_8_reg_4242_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_8_reg_4242[3]_i_2_n_3\,
      DI(2) => \accu_V_8_reg_4242[3]_i_3_n_3\,
      DI(1) => \accu_V_8_reg_4242[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \accu_V_8_reg_4242[3]_i_5_n_3\,
      S(2) => \accu_V_8_reg_4242[3]_i_6_n_3\,
      S(1) => \accu_V_8_reg_4242[3]_i_7_n_3\,
      S(0) => \accu_V_8_reg_4242[3]_i_8_n_3\
    );
\accu_V_8_reg_4242_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_8_reg_4242_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_8_reg_4242_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_8_reg_4242_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_8_reg_4242_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_8_reg_4242_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_8_reg_4242[7]_i_2_n_3\,
      DI(2) => \accu_V_8_reg_4242[7]_i_3_n_3\,
      DI(1) => \accu_V_8_reg_4242[7]_i_4_n_3\,
      DI(0) => \accu_V_8_reg_4242[7]_i_5_n_3\,
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \accu_V_8_reg_4242[7]_i_6_n_3\,
      S(2) => \accu_V_8_reg_4242[7]_i_7_n_3\,
      S(1) => \accu_V_8_reg_4242[7]_i_8_n_3\,
      S(0) => \accu_V_8_reg_4242[7]_i_9_n_3\
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 3) => B"000000000000000000000000000",
      A(2 downto 0) => A(2 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(7),
      B(16) => Q(7),
      B(15) => Q(7),
      B(14) => Q(7),
      B(13) => Q(7),
      B(12) => Q(7),
      B(11) => Q(7),
      B(10) => Q(7),
      B(9) => Q(7),
      B(8) => Q(7),
      B(7 downto 0) => Q(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => ap_sig_allocacmp_accu_V_load(16),
      C(46) => ap_sig_allocacmp_accu_V_load(16),
      C(45) => ap_sig_allocacmp_accu_V_load(16),
      C(44) => ap_sig_allocacmp_accu_V_load(16),
      C(43) => ap_sig_allocacmp_accu_V_load(16),
      C(42) => ap_sig_allocacmp_accu_V_load(16),
      C(41) => ap_sig_allocacmp_accu_V_load(16),
      C(40) => ap_sig_allocacmp_accu_V_load(16),
      C(39) => ap_sig_allocacmp_accu_V_load(16),
      C(38) => ap_sig_allocacmp_accu_V_load(16),
      C(37) => ap_sig_allocacmp_accu_V_load(16),
      C(36) => ap_sig_allocacmp_accu_V_load(16),
      C(35) => ap_sig_allocacmp_accu_V_load(16),
      C(34) => ap_sig_allocacmp_accu_V_load(16),
      C(33) => ap_sig_allocacmp_accu_V_load(16),
      C(32) => ap_sig_allocacmp_accu_V_load(16),
      C(31) => ap_sig_allocacmp_accu_V_load(16),
      C(30) => ap_sig_allocacmp_accu_V_load(16),
      C(29) => ap_sig_allocacmp_accu_V_load(16),
      C(28) => ap_sig_allocacmp_accu_V_load(16),
      C(27) => ap_sig_allocacmp_accu_V_load(16),
      C(26) => ap_sig_allocacmp_accu_V_load(16),
      C(25) => ap_sig_allocacmp_accu_V_load(16),
      C(24) => ap_sig_allocacmp_accu_V_load(16),
      C(23) => ap_sig_allocacmp_accu_V_load(16),
      C(22) => ap_sig_allocacmp_accu_V_load(16),
      C(21) => ap_sig_allocacmp_accu_V_load(16),
      C(20) => ap_sig_allocacmp_accu_V_load(16),
      C(19) => ap_sig_allocacmp_accu_V_load(16),
      C(18) => ap_sig_allocacmp_accu_V_load(16),
      C(17) => ap_sig_allocacmp_accu_V_load(16),
      C(16 downto 0) => ap_sig_allocacmp_accu_V_load(16 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter3_fsm178_out,
      CEA2 => grp_fu_3200_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_iter3_fsm178_out,
      CEB2 => grp_fu_3200_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_3200_ce,
      CEP => grp_fu_3200_ce,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => \^opmode\(0),
      OPMODE(4) => \^opmode\(0),
      OPMODE(3 downto 0) => B"0101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 17) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 17),
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
\p_reg_reg_i_10__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(8),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(8),
      O => ap_sig_allocacmp_accu_V_load(8)
    );
\p_reg_reg_i_11__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(7),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(7),
      O => ap_sig_allocacmp_accu_V_load(7)
    );
\p_reg_reg_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(6),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(6),
      O => ap_sig_allocacmp_accu_V_load(6)
    );
\p_reg_reg_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(5),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(5),
      O => ap_sig_allocacmp_accu_V_load(5)
    );
\p_reg_reg_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(4),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(4),
      O => ap_sig_allocacmp_accu_V_load(4)
    );
\p_reg_reg_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(3),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(3),
      O => ap_sig_allocacmp_accu_V_load(3)
    );
\p_reg_reg_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(2),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(2),
      O => ap_sig_allocacmp_accu_V_load(2)
    );
\p_reg_reg_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(1),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(1),
      O => ap_sig_allocacmp_accu_V_load(1)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(0),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(0),
      O => ap_sig_allocacmp_accu_V_load(0)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln272_reg_3532_pp0_iter4_reg,
      O => \^opmode\(0)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(16),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(16),
      O => ap_sig_allocacmp_accu_V_load(16)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(15),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(15),
      O => ap_sig_allocacmp_accu_V_load(15)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(14),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(14),
      O => ap_sig_allocacmp_accu_V_load(14)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(13),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(13),
      O => ap_sig_allocacmp_accu_V_load(13)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(12),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(12),
      O => ap_sig_allocacmp_accu_V_load(12)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(11),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(11),
      O => ap_sig_allocacmp_accu_V_load(11)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(10),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(10),
      O => ap_sig_allocacmp_accu_V_load(10)
    );
\p_reg_reg_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => p_reg_reg_0(9),
      I1 => p_reg_reg_1,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => \^d\(9),
      O => ap_sig_allocacmp_accu_V_load(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_21 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter3_fsm178_out : out STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    dout_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_3720_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_3479_pp0_iter6_reg : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_21 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_21;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_21 is
  signal \^ap_ns_iter3_fsm178_out\ : STD_LOGIC;
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
  ap_NS_iter3_fsm178_out <= \^ap_ns_iter3_fsm178_out\;
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => \^ap_ns_iter3_fsm178_out\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => \^ap_ns_iter3_fsm178_out\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
\icmp_ln249_reg_3479_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => dout_2(0),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I4 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => \^ap_ns_iter3_fsm178_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_22 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_22;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_22 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_23 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_23 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_23;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_23 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_24 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_24 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_24;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_24 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_25 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_25;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_25 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_26 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_26 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_26;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_26 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_27 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_27 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_27;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_27 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_28 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_28;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_28 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_29 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_29 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_29;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_29 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_30 is
  port (
    dout_0 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_30 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_30;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_30 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_1(7),
      A(28) => dout_1(7),
      A(27) => dout_1(7),
      A(26) => dout_1(7),
      A(25) => dout_1(7),
      A(24) => dout_1(7),
      A(23) => dout_1(7),
      A(22) => dout_1(7),
      A(21) => dout_1(7),
      A(20) => dout_1(7),
      A(19) => dout_1(7),
      A(18) => dout_1(7),
      A(17) => dout_1(7),
      A(16) => dout_1(7),
      A(15) => dout_1(7),
      A(14) => dout_1(7),
      A(13) => dout_1(7),
      A(12) => dout_1(7),
      A(11) => dout_1(7),
      A(10) => dout_1(7),
      A(9) => dout_1(7),
      A(8) => dout_1(7),
      A(7 downto 0) => dout_1(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => dout_0(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_31 is
  port (
    P : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    r_V_1_reg_37370 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_31 : entity is "MVAU_hls_3_mul_8s_3ns_11_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_31;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_31 is
  signal dout_n_97 : STD_LOGIC;
  signal NLW_dout_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_dout_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout : label is "{SYNTH-11 {cell *THIS*}}";
begin
dout: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => dout_0(7),
      A(28) => dout_0(7),
      A(27) => dout_0(7),
      A(26) => dout_0(7),
      A(25) => dout_0(7),
      A(24) => dout_0(7),
      A(23) => dout_0(7),
      A(22) => dout_0(7),
      A(21) => dout_0(7),
      A(20) => dout_0(7),
      A(19) => dout_0(7),
      A(18) => dout_0(7),
      A(17) => dout_0(7),
      A(16) => dout_0(7),
      A(15) => dout_0(7),
      A(14) => dout_0(7),
      A(13) => dout_0(7),
      A(12) => dout_0(7),
      A(11) => dout_0(7),
      A(10) => dout_0(7),
      A(9) => dout_0(7),
      A(8) => dout_0(7),
      A(7 downto 0) => dout_0(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_dout_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_NS_iter2_fsm179_out,
      CEA2 => ap_NS_iter3_fsm178_out,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => r_V_1_reg_37370,
      CEB2 => ap_NS_iter3_fsm178_out,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_dout_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_dout_P_UNCONNECTED(47 downto 12),
      P(11) => dout_n_97,
      P(10 downto 0) => P(10 downto 0),
      PATTERNBDETECT => NLW_dout_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_dout_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mux_325_27_1_1 is
  port (
    mux_4_1 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    mux_4_0 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_19__0_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_18__0_0\ : in STD_LOGIC;
    \p_reg_reg_i_19__0_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_19__0_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_19__0_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_19__0_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_19__0_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_19__0_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_18__0_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_18__0_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_18__0_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_18__0_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_18__0_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_18__0_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_18__0_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_18__0_8\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_20__1_0\ : in STD_LOGIC;
    \p_reg_reg_i_21__0_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_21__0_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_21__0_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_21__0_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_21__0_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_21__0_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_21__0_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_21__0_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_20__1_1\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_20__1_2\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_20__1_3\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_20__1_4\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_20__1_5\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_20__1_6\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_20__1_7\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \p_reg_reg_i_20__1_8\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mux_325_27_1_1 : entity is "MVAU_hls_3_mux_325_27_1_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mux_325_27_1_1;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mux_325_27_1_1 is
  signal mux_2_0 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_2_1 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_2_2 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_2_3 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_2_4 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_2_5 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_2_6 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_2_7 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_3_0 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_3_1 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_3_2 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_3_3 : STD_LOGIC_VECTOR ( 26 downto 0 );
begin
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(10),
      I1 => \p_reg_reg_i_19__0_4\(10),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(10),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(10),
      O => mux_2_6(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(10),
      I1 => \p_reg_reg_i_19__0_0\(10),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(10),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(10),
      O => mux_2_7(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(10),
      I1 => \p_reg_reg_i_20__1_6\(10),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(10),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(10),
      O => mux_2_0(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(10),
      I1 => \p_reg_reg_i_20__1_2\(10),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(10),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(10),
      O => mux_2_1(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(10),
      I1 => \p_reg_reg_i_21__0_5\(10),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(10),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(10),
      O => mux_2_2(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(10),
      I1 => \p_reg_reg_i_21__0_1\(10),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(10),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(10),
      O => mux_2_3(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(10),
      I1 => \p_reg_reg_i_18__0_6\(10),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(10),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(10),
      O => mux_2_4(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(10),
      I1 => \p_reg_reg_i_18__0_2\(10),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(10),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(10),
      O => mux_2_5(10)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(11),
      I1 => \p_reg_reg_i_19__0_4\(11),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(11),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(11),
      O => mux_2_6(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \p_reg_reg_i_19__0_0\(11),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(11),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(11),
      O => mux_2_7(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(11),
      I1 => \p_reg_reg_i_20__1_6\(11),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(11),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(11),
      O => mux_2_0(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(11),
      I1 => \p_reg_reg_i_20__1_2\(11),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(11),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(11),
      O => mux_2_1(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(11),
      I1 => \p_reg_reg_i_21__0_5\(11),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(11),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(11),
      O => mux_2_2(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(11),
      I1 => \p_reg_reg_i_21__0_1\(11),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(11),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(11),
      O => mux_2_3(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(11),
      I1 => \p_reg_reg_i_18__0_6\(11),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(11),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(11),
      O => mux_2_4(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(11),
      I1 => \p_reg_reg_i_18__0_2\(11),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(11),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(11),
      O => mux_2_5(11)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(15),
      I1 => \p_reg_reg_i_19__0_4\(15),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(15),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(15),
      O => mux_2_6(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \p_reg_reg_i_19__0_0\(15),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(15),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(15),
      O => mux_2_7(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(15),
      I1 => \p_reg_reg_i_20__1_6\(15),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(15),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(15),
      O => mux_2_0(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(15),
      I1 => \p_reg_reg_i_20__1_2\(15),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(15),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(15),
      O => mux_2_1(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(15),
      I1 => \p_reg_reg_i_21__0_5\(15),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(15),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(15),
      O => mux_2_2(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(15),
      I1 => \p_reg_reg_i_21__0_1\(15),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(15),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(15),
      O => mux_2_3(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(15),
      I1 => \p_reg_reg_i_18__0_6\(15),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(15),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(15),
      O => mux_2_4(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(15),
      I1 => \p_reg_reg_i_18__0_2\(15),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(15),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(15),
      O => mux_2_5(15)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(16),
      I1 => \p_reg_reg_i_19__0_4\(16),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(16),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(16),
      O => mux_2_6(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(16),
      I1 => \p_reg_reg_i_19__0_0\(16),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(16),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(16),
      O => mux_2_7(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(16),
      I1 => \p_reg_reg_i_20__1_6\(16),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(16),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(16),
      O => mux_2_0(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(16),
      I1 => \p_reg_reg_i_20__1_2\(16),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(16),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(16),
      O => mux_2_1(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(16),
      I1 => \p_reg_reg_i_21__0_5\(16),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(16),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(16),
      O => mux_2_2(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(16),
      I1 => \p_reg_reg_i_21__0_1\(16),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(16),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(16),
      O => mux_2_3(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(16),
      I1 => \p_reg_reg_i_18__0_6\(16),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(16),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(16),
      O => mux_2_4(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(16),
      I1 => \p_reg_reg_i_18__0_2\(16),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(16),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(16),
      O => mux_2_5(16)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(17),
      I1 => \p_reg_reg_i_19__0_4\(17),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(17),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(17),
      O => mux_2_6(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(17),
      I1 => \p_reg_reg_i_19__0_0\(17),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(17),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(17),
      O => mux_2_7(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(17),
      I1 => \p_reg_reg_i_20__1_6\(17),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(17),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(17),
      O => mux_2_0(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(17),
      I1 => \p_reg_reg_i_20__1_2\(17),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(17),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(17),
      O => mux_2_1(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(17),
      I1 => \p_reg_reg_i_21__0_5\(17),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(17),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(17),
      O => mux_2_2(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(17),
      I1 => \p_reg_reg_i_21__0_1\(17),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(17),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(17),
      O => mux_2_3(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(17),
      I1 => \p_reg_reg_i_18__0_6\(17),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(17),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(17),
      O => mux_2_4(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(17),
      I1 => \p_reg_reg_i_18__0_2\(17),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(17),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(17),
      O => mux_2_5(17)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(18),
      I1 => \p_reg_reg_i_19__0_4\(18),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(18),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(18),
      O => mux_2_6(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(18),
      I1 => \p_reg_reg_i_19__0_0\(18),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(18),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(18),
      O => mux_2_7(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(18),
      I1 => \p_reg_reg_i_20__1_6\(18),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(18),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(18),
      O => mux_2_0(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(18),
      I1 => \p_reg_reg_i_20__1_2\(18),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(18),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(18),
      O => mux_2_1(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(18),
      I1 => \p_reg_reg_i_21__0_5\(18),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(18),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(18),
      O => mux_2_2(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(18),
      I1 => \p_reg_reg_i_21__0_1\(18),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(18),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(18),
      O => mux_2_3(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(18),
      I1 => \p_reg_reg_i_18__0_6\(18),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(18),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(18),
      O => mux_2_4(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(18),
      I1 => \p_reg_reg_i_18__0_2\(18),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(18),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(18),
      O => mux_2_5(18)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(19),
      I1 => \p_reg_reg_i_19__0_4\(19),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(19),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(19),
      O => mux_2_6(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \p_reg_reg_i_19__0_0\(19),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(19),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(19),
      O => mux_2_7(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(19),
      I1 => \p_reg_reg_i_20__1_6\(19),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(19),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(19),
      O => mux_2_0(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(19),
      I1 => \p_reg_reg_i_20__1_2\(19),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(19),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(19),
      O => mux_2_1(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(19),
      I1 => \p_reg_reg_i_21__0_5\(19),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(19),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(19),
      O => mux_2_2(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(19),
      I1 => \p_reg_reg_i_21__0_1\(19),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(19),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(19),
      O => mux_2_3(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(19),
      I1 => \p_reg_reg_i_18__0_6\(19),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(19),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(19),
      O => mux_2_4(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(19),
      I1 => \p_reg_reg_i_18__0_2\(19),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(19),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(19),
      O => mux_2_5(19)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(20),
      I1 => \p_reg_reg_i_19__0_4\(20),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(20),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(20),
      O => mux_2_6(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(20),
      I1 => \p_reg_reg_i_19__0_0\(20),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(20),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(20),
      O => mux_2_7(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(20),
      I1 => \p_reg_reg_i_20__1_6\(20),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(20),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(20),
      O => mux_2_0(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(20),
      I1 => \p_reg_reg_i_20__1_2\(20),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(20),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(20),
      O => mux_2_1(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(20),
      I1 => \p_reg_reg_i_21__0_5\(20),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(20),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(20),
      O => mux_2_2(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(20),
      I1 => \p_reg_reg_i_21__0_1\(20),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(20),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(20),
      O => mux_2_3(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(20),
      I1 => \p_reg_reg_i_18__0_6\(20),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(20),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(20),
      O => mux_2_4(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(20),
      I1 => \p_reg_reg_i_18__0_2\(20),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(20),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(20),
      O => mux_2_5(20)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(21),
      I1 => \p_reg_reg_i_19__0_4\(21),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(21),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(21),
      O => mux_2_6(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(21),
      I1 => \p_reg_reg_i_19__0_0\(21),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(21),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(21),
      O => mux_2_7(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(21),
      I1 => \p_reg_reg_i_20__1_6\(21),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(21),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(21),
      O => mux_2_0(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(21),
      I1 => \p_reg_reg_i_20__1_2\(21),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(21),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(21),
      O => mux_2_1(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(21),
      I1 => \p_reg_reg_i_21__0_5\(21),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(21),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(21),
      O => mux_2_2(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(21),
      I1 => \p_reg_reg_i_21__0_1\(21),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(21),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(21),
      O => mux_2_3(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(21),
      I1 => \p_reg_reg_i_18__0_6\(21),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(21),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(21),
      O => mux_2_4(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(21),
      I1 => \p_reg_reg_i_18__0_2\(21),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(21),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(21),
      O => mux_2_5(21)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(22),
      I1 => \p_reg_reg_i_19__0_4\(22),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(22),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(22),
      O => mux_2_6(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(22),
      I1 => \p_reg_reg_i_19__0_0\(22),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(22),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(22),
      O => mux_2_7(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(22),
      I1 => \p_reg_reg_i_20__1_6\(22),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(22),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(22),
      O => mux_2_0(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(22),
      I1 => \p_reg_reg_i_20__1_2\(22),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(22),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(22),
      O => mux_2_1(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(22),
      I1 => \p_reg_reg_i_21__0_5\(22),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(22),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(22),
      O => mux_2_2(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(22),
      I1 => \p_reg_reg_i_21__0_1\(22),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(22),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(22),
      O => mux_2_3(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(22),
      I1 => \p_reg_reg_i_18__0_6\(22),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(22),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(22),
      O => mux_2_4(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(22),
      I1 => \p_reg_reg_i_18__0_2\(22),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(22),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(22),
      O => mux_2_5(22)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(23),
      I1 => \p_reg_reg_i_18__0_2\(23),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(23),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(23),
      O => mux_2_5(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(23),
      I1 => \p_reg_reg_i_19__0_4\(23),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(23),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(23),
      O => mux_2_6(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \p_reg_reg_i_19__0_0\(23),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(23),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(23),
      O => mux_2_7(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(23),
      I1 => \p_reg_reg_i_20__1_6\(23),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(23),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(23),
      O => mux_2_0(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(23),
      I1 => \p_reg_reg_i_20__1_2\(23),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(23),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(23),
      O => mux_2_1(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(23),
      I1 => \p_reg_reg_i_21__0_5\(23),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(23),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(23),
      O => mux_2_2(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(23),
      I1 => \p_reg_reg_i_21__0_1\(23),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(23),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(23),
      O => mux_2_3(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(23),
      I1 => \p_reg_reg_i_18__0_6\(23),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(23),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(23),
      O => mux_2_4(23)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(3),
      I1 => \p_reg_reg_i_19__0_4\(3),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(3),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(3),
      O => mux_2_6(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => \p_reg_reg_i_19__0_0\(3),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(3),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(3),
      O => mux_2_7(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(3),
      I1 => \p_reg_reg_i_20__1_6\(3),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(3),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(3),
      O => mux_2_0(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(3),
      I1 => \p_reg_reg_i_20__1_2\(3),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(3),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(3),
      O => mux_2_1(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(3),
      I1 => \p_reg_reg_i_21__0_5\(3),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(3),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(3),
      O => mux_2_2(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(3),
      I1 => \p_reg_reg_i_21__0_1\(3),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(3),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(3),
      O => mux_2_3(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(3),
      I1 => \p_reg_reg_i_18__0_6\(3),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(3),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(3),
      O => mux_2_4(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(3),
      I1 => \p_reg_reg_i_18__0_2\(3),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(3),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(3),
      O => mux_2_5(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(4),
      I1 => \p_reg_reg_i_19__0_4\(4),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(4),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(4),
      O => mux_2_6(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(4),
      I1 => \p_reg_reg_i_19__0_0\(4),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(4),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(4),
      O => mux_2_7(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(4),
      I1 => \p_reg_reg_i_20__1_6\(4),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(4),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(4),
      O => mux_2_0(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(4),
      I1 => \p_reg_reg_i_20__1_2\(4),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(4),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(4),
      O => mux_2_1(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(4),
      I1 => \p_reg_reg_i_21__0_5\(4),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(4),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(4),
      O => mux_2_2(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(4),
      I1 => \p_reg_reg_i_21__0_1\(4),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(4),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(4),
      O => mux_2_3(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(4),
      I1 => \p_reg_reg_i_18__0_6\(4),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(4),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(4),
      O => mux_2_4(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(4),
      I1 => \p_reg_reg_i_18__0_2\(4),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(4),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(4),
      O => mux_2_5(4)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(5),
      I1 => \p_reg_reg_i_19__0_4\(5),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(5),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(5),
      O => mux_2_6(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(5),
      I1 => \p_reg_reg_i_19__0_0\(5),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(5),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(5),
      O => mux_2_7(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(5),
      I1 => \p_reg_reg_i_20__1_6\(5),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(5),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(5),
      O => mux_2_0(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(5),
      I1 => \p_reg_reg_i_20__1_2\(5),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(5),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(5),
      O => mux_2_1(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(5),
      I1 => \p_reg_reg_i_21__0_5\(5),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(5),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(5),
      O => mux_2_2(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(5),
      I1 => \p_reg_reg_i_21__0_1\(5),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(5),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(5),
      O => mux_2_3(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(5),
      I1 => \p_reg_reg_i_18__0_6\(5),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(5),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(5),
      O => mux_2_4(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(5),
      I1 => \p_reg_reg_i_18__0_2\(5),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(5),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(5),
      O => mux_2_5(5)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(6),
      I1 => \p_reg_reg_i_19__0_4\(6),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(6),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(6),
      O => mux_2_6(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(6),
      I1 => \p_reg_reg_i_19__0_0\(6),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(6),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(6),
      O => mux_2_7(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(6),
      I1 => \p_reg_reg_i_20__1_6\(6),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(6),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(6),
      O => mux_2_0(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(6),
      I1 => \p_reg_reg_i_20__1_2\(6),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(6),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(6),
      O => mux_2_1(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(6),
      I1 => \p_reg_reg_i_21__0_5\(6),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(6),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(6),
      O => mux_2_2(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(6),
      I1 => \p_reg_reg_i_21__0_1\(6),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(6),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(6),
      O => mux_2_3(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(6),
      I1 => \p_reg_reg_i_18__0_6\(6),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(6),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(6),
      O => mux_2_4(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(6),
      I1 => \p_reg_reg_i_18__0_2\(6),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(6),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(6),
      O => mux_2_5(6)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(7),
      I1 => \p_reg_reg_i_19__0_4\(7),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(7),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(7),
      O => mux_2_6(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => \p_reg_reg_i_19__0_0\(7),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(7),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(7),
      O => mux_2_7(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(7),
      I1 => \p_reg_reg_i_20__1_6\(7),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(7),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(7),
      O => mux_2_0(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(7),
      I1 => \p_reg_reg_i_20__1_2\(7),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(7),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(7),
      O => mux_2_1(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(7),
      I1 => \p_reg_reg_i_21__0_5\(7),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(7),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(7),
      O => mux_2_2(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(7),
      I1 => \p_reg_reg_i_21__0_1\(7),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(7),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(7),
      O => mux_2_3(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(7),
      I1 => \p_reg_reg_i_18__0_6\(7),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(7),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(7),
      O => mux_2_4(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(7),
      I1 => \p_reg_reg_i_18__0_2\(7),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(7),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(7),
      O => mux_2_5(7)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(8),
      I1 => \p_reg_reg_i_19__0_4\(8),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(8),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(8),
      O => mux_2_6(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(8),
      I1 => \p_reg_reg_i_19__0_0\(8),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(8),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(8),
      O => mux_2_7(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(8),
      I1 => \p_reg_reg_i_20__1_6\(8),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(8),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(8),
      O => mux_2_0(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(8),
      I1 => \p_reg_reg_i_20__1_2\(8),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(8),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(8),
      O => mux_2_1(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(8),
      I1 => \p_reg_reg_i_21__0_5\(8),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(8),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(8),
      O => mux_2_2(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(8),
      I1 => \p_reg_reg_i_21__0_1\(8),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(8),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(8),
      O => mux_2_3(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(8),
      I1 => \p_reg_reg_i_18__0_6\(8),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(8),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(8),
      O => mux_2_4(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(8),
      I1 => \p_reg_reg_i_18__0_2\(8),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(8),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(8),
      O => mux_2_5(8)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(9),
      I1 => \p_reg_reg_i_19__0_4\(9),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(9),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(9),
      O => mux_2_6(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(9),
      I1 => \p_reg_reg_i_19__0_0\(9),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(9),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(9),
      O => mux_2_7(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(9),
      I1 => \p_reg_reg_i_20__1_6\(9),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(9),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(9),
      O => mux_2_0(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(9),
      I1 => \p_reg_reg_i_20__1_2\(9),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(9),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(9),
      O => mux_2_1(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(9),
      I1 => \p_reg_reg_i_21__0_5\(9),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(9),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(9),
      O => mux_2_2(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(9),
      I1 => \p_reg_reg_i_21__0_1\(9),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(9),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(9),
      O => mux_2_3(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(9),
      I1 => \p_reg_reg_i_18__0_6\(9),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(9),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(9),
      O => mux_2_4(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(9),
      I1 => \p_reg_reg_i_18__0_2\(9),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(9),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(9),
      O => mux_2_5(9)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(10),
      I1 => mux_3_3(10),
      O => mux_4_1(10),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(10),
      I1 => mux_3_1(10),
      O => mux_4_0(10),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(10),
      I1 => mux_2_5(10),
      O => mux_3_2(10),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(10),
      I1 => mux_2_7(10),
      O => mux_3_3(10),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(10),
      I1 => mux_2_1(10),
      O => mux_3_0(10),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(10),
      I1 => mux_2_3(10),
      O => mux_3_1(10),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(11),
      I1 => mux_3_3(11),
      O => mux_4_1(11),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(11),
      I1 => mux_3_1(11),
      O => mux_4_0(11),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(11),
      I1 => mux_2_5(11),
      O => mux_3_2(11),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(11),
      I1 => mux_2_7(11),
      O => mux_3_3(11),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(11),
      I1 => mux_2_1(11),
      O => mux_3_0(11),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(11),
      I1 => mux_2_3(11),
      O => mux_3_1(11),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(15),
      I1 => mux_3_3(15),
      O => mux_4_1(15),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(15),
      I1 => mux_3_1(15),
      O => mux_4_0(15),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(15),
      I1 => mux_2_5(15),
      O => mux_3_2(15),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(15),
      I1 => mux_2_7(15),
      O => mux_3_3(15),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(15),
      I1 => mux_2_1(15),
      O => mux_3_0(15),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(15),
      I1 => mux_2_3(15),
      O => mux_3_1(15),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(16),
      I1 => mux_3_3(16),
      O => mux_4_1(16),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(16),
      I1 => mux_3_1(16),
      O => mux_4_0(16),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(16),
      I1 => mux_2_5(16),
      O => mux_3_2(16),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(16),
      I1 => mux_2_7(16),
      O => mux_3_3(16),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(16),
      I1 => mux_2_1(16),
      O => mux_3_0(16),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(16),
      I1 => mux_2_3(16),
      O => mux_3_1(16),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(17),
      I1 => mux_3_3(17),
      O => mux_4_1(17),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(17),
      I1 => mux_3_1(17),
      O => mux_4_0(17),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(17),
      I1 => mux_2_5(17),
      O => mux_3_2(17),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(17),
      I1 => mux_2_7(17),
      O => mux_3_3(17),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(17),
      I1 => mux_2_1(17),
      O => mux_3_0(17),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(17),
      I1 => mux_2_3(17),
      O => mux_3_1(17),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(18),
      I1 => mux_3_3(18),
      O => mux_4_1(18),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(18),
      I1 => mux_3_1(18),
      O => mux_4_0(18),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(18),
      I1 => mux_2_5(18),
      O => mux_3_2(18),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(18),
      I1 => mux_2_7(18),
      O => mux_3_3(18),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(18),
      I1 => mux_2_1(18),
      O => mux_3_0(18),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(18),
      I1 => mux_2_3(18),
      O => mux_3_1(18),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(19),
      I1 => mux_3_3(19),
      O => mux_4_1(19),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(19),
      I1 => mux_3_1(19),
      O => mux_4_0(19),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(19),
      I1 => mux_2_5(19),
      O => mux_3_2(19),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(19),
      I1 => mux_2_7(19),
      O => mux_3_3(19),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(19),
      I1 => mux_2_1(19),
      O => mux_3_0(19),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(19),
      I1 => mux_2_3(19),
      O => mux_3_1(19),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(20),
      I1 => mux_3_3(20),
      O => mux_4_1(20),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(20),
      I1 => mux_3_1(20),
      O => mux_4_0(20),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(20),
      I1 => mux_2_5(20),
      O => mux_3_2(20),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(20),
      I1 => mux_2_7(20),
      O => mux_3_3(20),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(20),
      I1 => mux_2_1(20),
      O => mux_3_0(20),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(20),
      I1 => mux_2_3(20),
      O => mux_3_1(20),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(21),
      I1 => mux_3_3(21),
      O => mux_4_1(21),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(21),
      I1 => mux_3_1(21),
      O => mux_4_0(21),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(21),
      I1 => mux_2_5(21),
      O => mux_3_2(21),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(21),
      I1 => mux_2_7(21),
      O => mux_3_3(21),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(21),
      I1 => mux_2_1(21),
      O => mux_3_0(21),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(21),
      I1 => mux_2_3(21),
      O => mux_3_1(21),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(22),
      I1 => mux_3_3(22),
      O => mux_4_1(22),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(22),
      I1 => mux_3_1(22),
      O => mux_4_0(22),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(22),
      I1 => mux_2_5(22),
      O => mux_3_2(22),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(22),
      I1 => mux_2_7(22),
      O => mux_3_3(22),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(22),
      I1 => mux_2_1(22),
      O => mux_3_0(22),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(22),
      I1 => mux_2_3(22),
      O => mux_3_1(22),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(23),
      I1 => mux_3_3(23),
      O => mux_4_1(23),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(23),
      I1 => mux_3_1(23),
      O => mux_4_0(23),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(23),
      I1 => mux_2_5(23),
      O => mux_3_2(23),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(23),
      I1 => mux_2_7(23),
      O => mux_3_3(23),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(23),
      I1 => mux_2_1(23),
      O => mux_3_0(23),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(23),
      I1 => mux_2_3(23),
      O => mux_3_1(23),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(3),
      I1 => mux_3_3(3),
      O => mux_4_1(3),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(3),
      I1 => mux_3_1(3),
      O => mux_4_0(3),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(3),
      I1 => mux_2_5(3),
      O => mux_3_2(3),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(3),
      I1 => mux_2_7(3),
      O => mux_3_3(3),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(3),
      I1 => mux_2_1(3),
      O => mux_3_0(3),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(3),
      I1 => mux_2_3(3),
      O => mux_3_1(3),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(4),
      I1 => mux_3_3(4),
      O => mux_4_1(4),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(4),
      I1 => mux_3_1(4),
      O => mux_4_0(4),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(4),
      I1 => mux_2_5(4),
      O => mux_3_2(4),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(4),
      I1 => mux_2_7(4),
      O => mux_3_3(4),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(4),
      I1 => mux_2_1(4),
      O => mux_3_0(4),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(4),
      I1 => mux_2_3(4),
      O => mux_3_1(4),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(5),
      I1 => mux_3_3(5),
      O => mux_4_1(5),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(5),
      I1 => mux_3_1(5),
      O => mux_4_0(5),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(5),
      I1 => mux_2_5(5),
      O => mux_3_2(5),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(5),
      I1 => mux_2_7(5),
      O => mux_3_3(5),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(5),
      I1 => mux_2_1(5),
      O => mux_3_0(5),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(5),
      I1 => mux_2_3(5),
      O => mux_3_1(5),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(6),
      I1 => mux_3_3(6),
      O => mux_4_1(6),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(6),
      I1 => mux_3_1(6),
      O => mux_4_0(6),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(6),
      I1 => mux_2_5(6),
      O => mux_3_2(6),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(6),
      I1 => mux_2_7(6),
      O => mux_3_3(6),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(6),
      I1 => mux_2_1(6),
      O => mux_3_0(6),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(6),
      I1 => mux_2_3(6),
      O => mux_3_1(6),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(7),
      I1 => mux_3_3(7),
      O => mux_4_1(7),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(7),
      I1 => mux_3_1(7),
      O => mux_4_0(7),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(7),
      I1 => mux_2_5(7),
      O => mux_3_2(7),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(7),
      I1 => mux_2_7(7),
      O => mux_3_3(7),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(7),
      I1 => mux_2_1(7),
      O => mux_3_0(7),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(7),
      I1 => mux_2_3(7),
      O => mux_3_1(7),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(8),
      I1 => mux_3_3(8),
      O => mux_4_1(8),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(8),
      I1 => mux_3_1(8),
      O => mux_4_0(8),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(8),
      I1 => mux_2_5(8),
      O => mux_3_2(8),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(8),
      I1 => mux_2_7(8),
      O => mux_3_3(8),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(8),
      I1 => mux_2_1(8),
      O => mux_3_0(8),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(8),
      I1 => mux_2_3(8),
      O => mux_3_1(8),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(9),
      I1 => mux_3_3(9),
      O => mux_4_1(9),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(9),
      I1 => mux_3_1(9),
      O => mux_4_0(9),
      S => p_reg_reg(3)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(9),
      I1 => mux_2_5(9),
      O => mux_3_2(9),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(9),
      I1 => mux_2_7(9),
      O => mux_3_3(9),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(9),
      I1 => mux_2_1(9),
      O => mux_3_0(9),
      S => p_reg_reg(2)
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(9),
      I1 => mux_2_3(9),
      O => mux_3_1(9),
      S => p_reg_reg(2)
    );
p_reg_reg_i_12: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(2),
      I1 => mux_3_3(2),
      O => mux_4_1(2),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_12__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(26),
      I1 => mux_3_3(26),
      O => mux_4_1(26),
      S => p_reg_reg(3)
    );
p_reg_reg_i_13: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(14),
      I1 => mux_3_3(14),
      O => mux_4_1(14),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(2),
      I1 => mux_3_1(2),
      O => mux_4_0(2),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_13__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(26),
      I1 => mux_3_1(26),
      O => mux_4_0(26),
      S => p_reg_reg(3)
    );
p_reg_reg_i_14: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(1),
      I1 => mux_3_3(1),
      O => mux_4_1(1),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(25),
      I1 => mux_3_3(25),
      O => mux_4_1(25),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_14__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(14),
      I1 => mux_3_1(14),
      O => mux_4_0(14),
      S => p_reg_reg(3)
    );
p_reg_reg_i_15: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(13),
      I1 => mux_3_3(13),
      O => mux_4_1(13),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(1),
      I1 => mux_3_1(1),
      O => mux_4_0(1),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_15__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(25),
      I1 => mux_3_1(25),
      O => mux_4_0(25),
      S => p_reg_reg(3)
    );
p_reg_reg_i_16: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(0),
      I1 => mux_3_3(0),
      O => mux_4_1(0),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(24),
      I1 => mux_3_3(24),
      O => mux_4_1(24),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_16__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(13),
      I1 => mux_3_1(13),
      O => mux_4_0(13),
      S => p_reg_reg(3)
    );
p_reg_reg_i_17: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_2(12),
      I1 => mux_3_3(12),
      O => mux_4_1(12),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_17__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(0),
      I1 => mux_3_1(0),
      O => mux_4_0(0),
      S => p_reg_reg(3)
    );
\p_reg_reg_i_17__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(24),
      I1 => mux_3_1(24),
      O => mux_4_0(24),
      S => p_reg_reg(3)
    );
p_reg_reg_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(2),
      I1 => mux_2_5(2),
      O => mux_3_2(2),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_18__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(26),
      I1 => mux_2_5(26),
      O => mux_3_2(26),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_18__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => mux_3_0(12),
      I1 => mux_3_1(12),
      O => mux_4_0(12),
      S => p_reg_reg(3)
    );
p_reg_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(2),
      I1 => mux_2_7(2),
      O => mux_3_3(2),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_19__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(26),
      I1 => mux_2_7(26),
      O => mux_3_3(26),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_19__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(14),
      I1 => mux_2_5(14),
      O => mux_3_2(14),
      S => p_reg_reg(2)
    );
p_reg_reg_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(14),
      I1 => mux_2_7(14),
      O => mux_3_3(14),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_20__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(2),
      I1 => mux_2_1(2),
      O => mux_3_0(2),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_20__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(26),
      I1 => mux_2_1(26),
      O => mux_3_0(26),
      S => p_reg_reg(2)
    );
p_reg_reg_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(2),
      I1 => mux_2_3(2),
      O => mux_3_1(2),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_21__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(26),
      I1 => mux_2_3(26),
      O => mux_3_1(26),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_21__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(14),
      I1 => mux_2_1(14),
      O => mux_3_0(14),
      S => p_reg_reg(2)
    );
p_reg_reg_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(1),
      I1 => mux_2_5(1),
      O => mux_3_2(1),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_22__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(25),
      I1 => mux_2_5(25),
      O => mux_3_2(25),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_22__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(14),
      I1 => mux_2_3(14),
      O => mux_3_1(14),
      S => p_reg_reg(2)
    );
p_reg_reg_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(1),
      I1 => mux_2_7(1),
      O => mux_3_3(1),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_23__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(25),
      I1 => mux_2_7(25),
      O => mux_3_3(25),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_23__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(13),
      I1 => mux_2_5(13),
      O => mux_3_2(13),
      S => p_reg_reg(2)
    );
p_reg_reg_i_24: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(13),
      I1 => mux_2_7(13),
      O => mux_3_3(13),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_24__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(1),
      I1 => mux_2_1(1),
      O => mux_3_0(1),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_24__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(25),
      I1 => mux_2_1(25),
      O => mux_3_0(25),
      S => p_reg_reg(2)
    );
p_reg_reg_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(1),
      I1 => mux_2_3(1),
      O => mux_3_1(1),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_25__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(25),
      I1 => mux_2_3(25),
      O => mux_3_1(25),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_25__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(13),
      I1 => mux_2_1(13),
      O => mux_3_0(13),
      S => p_reg_reg(2)
    );
p_reg_reg_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(0),
      I1 => mux_2_5(0),
      O => mux_3_2(0),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_26__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(24),
      I1 => mux_2_5(24),
      O => mux_3_2(24),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_26__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(13),
      I1 => mux_2_3(13),
      O => mux_3_1(13),
      S => p_reg_reg(2)
    );
p_reg_reg_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(0),
      I1 => mux_2_7(0),
      O => mux_3_3(0),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_27__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(24),
      I1 => mux_2_7(24),
      O => mux_3_3(24),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_27__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_4(12),
      I1 => mux_2_5(12),
      O => mux_3_2(12),
      S => p_reg_reg(2)
    );
p_reg_reg_i_28: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_6(12),
      I1 => mux_2_7(12),
      O => mux_3_3(12),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_28__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(0),
      I1 => mux_2_1(0),
      O => mux_3_0(0),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_28__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(24),
      I1 => mux_2_1(24),
      O => mux_3_0(24),
      S => p_reg_reg(2)
    );
p_reg_reg_i_29: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(0),
      I1 => mux_2_3(0),
      O => mux_3_1(0),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_29__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(24),
      I1 => mux_2_3(24),
      O => mux_3_1(24),
      S => p_reg_reg(2)
    );
\p_reg_reg_i_29__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_0(12),
      I1 => mux_2_1(12),
      O => mux_3_0(12),
      S => p_reg_reg(2)
    );
p_reg_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(2),
      I1 => \p_reg_reg_i_18__0_6\(2),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(2),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(2),
      O => mux_2_4(2)
    );
\p_reg_reg_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(26),
      I1 => \p_reg_reg_i_18__0_6\(26),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(26),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_18__0_8\(26),
      O => mux_2_4(26)
    );
\p_reg_reg_i_30__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => mux_2_2(12),
      I1 => mux_2_3(12),
      O => mux_3_1(12),
      S => p_reg_reg(2)
    );
p_reg_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(2),
      I1 => \p_reg_reg_i_18__0_2\(2),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(2),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(2),
      O => mux_2_5(2)
    );
\p_reg_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(26),
      I1 => \p_reg_reg_i_18__0_2\(26),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(26),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(26),
      O => mux_2_5(26)
    );
\p_reg_reg_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(14),
      I1 => \p_reg_reg_i_18__0_6\(14),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(14),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(14),
      O => mux_2_4(14)
    );
p_reg_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(2),
      I1 => \p_reg_reg_i_19__0_4\(2),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(2),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(2),
      O => mux_2_6(2)
    );
\p_reg_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(26),
      I1 => \p_reg_reg_i_19__0_4\(26),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(26),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(26),
      O => mux_2_6(26)
    );
\p_reg_reg_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(14),
      I1 => \p_reg_reg_i_18__0_2\(14),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(14),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(14),
      O => mux_2_5(14)
    );
p_reg_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(2),
      I1 => \p_reg_reg_i_19__0_0\(2),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(2),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(2),
      O => mux_2_7(2)
    );
\p_reg_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(26),
      I1 => \p_reg_reg_i_19__0_0\(26),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(26),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(26),
      O => mux_2_7(26)
    );
\p_reg_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(14),
      I1 => \p_reg_reg_i_19__0_4\(14),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(14),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(14),
      O => mux_2_6(14)
    );
p_reg_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(14),
      I1 => \p_reg_reg_i_19__0_0\(14),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(14),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(14),
      O => mux_2_7(14)
    );
\p_reg_reg_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(2),
      I1 => \p_reg_reg_i_20__1_6\(2),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(2),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(2),
      O => mux_2_0(2)
    );
\p_reg_reg_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(26),
      I1 => \p_reg_reg_i_20__1_6\(26),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(26),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(26),
      O => mux_2_0(26)
    );
p_reg_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(2),
      I1 => \p_reg_reg_i_20__1_2\(2),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(2),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(2),
      O => mux_2_1(2)
    );
\p_reg_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(26),
      I1 => \p_reg_reg_i_20__1_2\(26),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(26),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(26),
      O => mux_2_1(26)
    );
\p_reg_reg_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(14),
      I1 => \p_reg_reg_i_20__1_6\(14),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(14),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(14),
      O => mux_2_0(14)
    );
p_reg_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(2),
      I1 => \p_reg_reg_i_21__0_5\(2),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(2),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(2),
      O => mux_2_2(2)
    );
\p_reg_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(26),
      I1 => \p_reg_reg_i_21__0_5\(26),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(26),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(26),
      O => mux_2_2(26)
    );
\p_reg_reg_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(14),
      I1 => \p_reg_reg_i_20__1_2\(14),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(14),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(14),
      O => mux_2_1(14)
    );
p_reg_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(2),
      I1 => \p_reg_reg_i_21__0_1\(2),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(2),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(2),
      O => mux_2_3(2)
    );
\p_reg_reg_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(26),
      I1 => \p_reg_reg_i_21__0_1\(26),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(26),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(26),
      O => mux_2_3(26)
    );
\p_reg_reg_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(14),
      I1 => \p_reg_reg_i_21__0_5\(14),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(14),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(14),
      O => mux_2_2(14)
    );
p_reg_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(1),
      I1 => \p_reg_reg_i_18__0_6\(1),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(1),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(1),
      O => mux_2_4(1)
    );
\p_reg_reg_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(25),
      I1 => \p_reg_reg_i_18__0_6\(25),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(25),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(25),
      O => mux_2_4(25)
    );
\p_reg_reg_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(14),
      I1 => \p_reg_reg_i_21__0_1\(14),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(14),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(14),
      O => mux_2_3(14)
    );
p_reg_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(1),
      I1 => \p_reg_reg_i_18__0_2\(1),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(1),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(1),
      O => mux_2_5(1)
    );
\p_reg_reg_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(25),
      I1 => \p_reg_reg_i_18__0_2\(25),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(25),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(25),
      O => mux_2_5(25)
    );
\p_reg_reg_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(13),
      I1 => \p_reg_reg_i_18__0_6\(13),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(13),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(13),
      O => mux_2_4(13)
    );
p_reg_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(1),
      I1 => \p_reg_reg_i_19__0_4\(1),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(1),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(1),
      O => mux_2_6(1)
    );
\p_reg_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(25),
      I1 => \p_reg_reg_i_19__0_4\(25),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(25),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(25),
      O => mux_2_6(25)
    );
\p_reg_reg_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(13),
      I1 => \p_reg_reg_i_18__0_2\(13),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(13),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(13),
      O => mux_2_5(13)
    );
p_reg_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(1),
      I1 => \p_reg_reg_i_19__0_0\(1),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(1),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(1),
      O => mux_2_7(1)
    );
\p_reg_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(25),
      I1 => \p_reg_reg_i_19__0_0\(25),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(25),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(25),
      O => mux_2_7(25)
    );
\p_reg_reg_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(13),
      I1 => \p_reg_reg_i_19__0_4\(13),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(13),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(13),
      O => mux_2_6(13)
    );
p_reg_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(13),
      I1 => \p_reg_reg_i_19__0_0\(13),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(13),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(13),
      O => mux_2_7(13)
    );
\p_reg_reg_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(1),
      I1 => \p_reg_reg_i_20__1_6\(1),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(1),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(1),
      O => mux_2_0(1)
    );
\p_reg_reg_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(25),
      I1 => \p_reg_reg_i_20__1_6\(25),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(25),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(25),
      O => mux_2_0(25)
    );
p_reg_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(1),
      I1 => \p_reg_reg_i_20__1_2\(1),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(1),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(1),
      O => mux_2_1(1)
    );
\p_reg_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(25),
      I1 => \p_reg_reg_i_20__1_2\(25),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(25),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(25),
      O => mux_2_1(25)
    );
\p_reg_reg_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(13),
      I1 => \p_reg_reg_i_20__1_6\(13),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(13),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(13),
      O => mux_2_0(13)
    );
p_reg_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(1),
      I1 => \p_reg_reg_i_21__0_5\(1),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(1),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(1),
      O => mux_2_2(1)
    );
\p_reg_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(25),
      I1 => \p_reg_reg_i_21__0_5\(25),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(25),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(25),
      O => mux_2_2(25)
    );
\p_reg_reg_i_44__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(13),
      I1 => \p_reg_reg_i_20__1_2\(13),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(13),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(13),
      O => mux_2_1(13)
    );
p_reg_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(1),
      I1 => \p_reg_reg_i_21__0_1\(1),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(1),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(1),
      O => mux_2_3(1)
    );
\p_reg_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(25),
      I1 => \p_reg_reg_i_21__0_1\(25),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(25),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(25),
      O => mux_2_3(25)
    );
\p_reg_reg_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(13),
      I1 => \p_reg_reg_i_21__0_5\(13),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(13),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(13),
      O => mux_2_2(13)
    );
p_reg_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(0),
      I1 => \p_reg_reg_i_18__0_6\(0),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(0),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(0),
      O => mux_2_4(0)
    );
\p_reg_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(24),
      I1 => \p_reg_reg_i_18__0_6\(24),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(24),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(24),
      O => mux_2_4(24)
    );
\p_reg_reg_i_46__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(13),
      I1 => \p_reg_reg_i_21__0_1\(13),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(13),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(13),
      O => mux_2_3(13)
    );
p_reg_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(0),
      I1 => \p_reg_reg_i_18__0_2\(0),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(0),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(0),
      O => mux_2_5(0)
    );
\p_reg_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(24),
      I1 => \p_reg_reg_i_18__0_2\(24),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(24),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(24),
      O => mux_2_5(24)
    );
\p_reg_reg_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_5\(12),
      I1 => \p_reg_reg_i_18__0_6\(12),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_7\(12),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_8\(12),
      O => mux_2_4(12)
    );
p_reg_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(0),
      I1 => \p_reg_reg_i_19__0_4\(0),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(0),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(0),
      O => mux_2_6(0)
    );
\p_reg_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(24),
      I1 => \p_reg_reg_i_19__0_4\(24),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(24),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(24),
      O => mux_2_6(24)
    );
\p_reg_reg_i_48__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_18__0_1\(12),
      I1 => \p_reg_reg_i_18__0_2\(12),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_18__0_3\(12),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_18__0_4\(12),
      O => mux_2_5(12)
    );
p_reg_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(0),
      I1 => \p_reg_reg_i_19__0_0\(0),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(0),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(0),
      O => mux_2_7(0)
    );
\p_reg_reg_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(24),
      I1 => \p_reg_reg_i_19__0_0\(24),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(24),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(24),
      O => mux_2_7(24)
    );
\p_reg_reg_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_19__0_3\(12),
      I1 => \p_reg_reg_i_19__0_4\(12),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_5\(12),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_6\(12),
      O => mux_2_6(12)
    );
p_reg_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(12),
      I1 => \p_reg_reg_i_19__0_0\(12),
      I2 => \p_reg_reg_i_18__0_0\,
      I3 => \p_reg_reg_i_19__0_1\(12),
      I4 => p_reg_reg(0),
      I5 => \p_reg_reg_i_19__0_2\(12),
      O => mux_2_7(12)
    );
\p_reg_reg_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(0),
      I1 => \p_reg_reg_i_20__1_6\(0),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(0),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(0),
      O => mux_2_0(0)
    );
\p_reg_reg_i_50__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(24),
      I1 => \p_reg_reg_i_20__1_6\(24),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(24),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(24),
      O => mux_2_0(24)
    );
p_reg_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(0),
      I1 => \p_reg_reg_i_20__1_2\(0),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(0),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(0),
      O => mux_2_1(0)
    );
\p_reg_reg_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(24),
      I1 => \p_reg_reg_i_20__1_2\(24),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(24),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(24),
      O => mux_2_1(24)
    );
\p_reg_reg_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_5\(12),
      I1 => \p_reg_reg_i_20__1_6\(12),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_7\(12),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_8\(12),
      O => mux_2_0(12)
    );
p_reg_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(0),
      I1 => \p_reg_reg_i_21__0_5\(0),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(0),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(0),
      O => mux_2_2(0)
    );
\p_reg_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(24),
      I1 => \p_reg_reg_i_21__0_5\(24),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(24),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(24),
      O => mux_2_2(24)
    );
\p_reg_reg_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_20__1_1\(12),
      I1 => \p_reg_reg_i_20__1_2\(12),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_20__1_3\(12),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_20__1_4\(12),
      O => mux_2_1(12)
    );
p_reg_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(0),
      I1 => \p_reg_reg_i_21__0_1\(0),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(0),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(0),
      O => mux_2_3(0)
    );
\p_reg_reg_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(24),
      I1 => \p_reg_reg_i_21__0_1\(24),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(24),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(24),
      O => mux_2_3(24)
    );
\p_reg_reg_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_4\(12),
      I1 => \p_reg_reg_i_21__0_5\(12),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_6\(12),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_7\(12),
      O => mux_2_2(12)
    );
p_reg_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \p_reg_reg_i_21__0_0\(12),
      I1 => \p_reg_reg_i_21__0_1\(12),
      I2 => p_reg_reg(1),
      I3 => \p_reg_reg_i_21__0_2\(12),
      I4 => \p_reg_reg_i_20__1_0\,
      I5 => \p_reg_reg_i_21__0_3\(12),
      O => mux_2_3(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[26]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both : entity is "MVAU_hls_3_regslice_both";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \B_V_data_1_payload_A[26]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[10]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[11]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[13]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[14]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[15]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[16]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[17]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[18]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[19]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[20]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[21]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[24]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[25]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[26]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_364[9]_i_1\ : label is "soft_lutpair17";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[26]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[26]_i_1_n_3\,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => Q(0),
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => \^in0_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => Q(0),
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^in0_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2FFF2F"
    )
        port map (
      I0 => Q(0),
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => \^in0_v_tvalid_int_regslice\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => in0_V_TVALID,
      O => \B_V_data_1_state[1]_i_2_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_2_n_3\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\inputBuf_V_fu_364[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(0)
    );
\inputBuf_V_fu_364[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(10)
    );
\inputBuf_V_fu_364[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(11)
    );
\inputBuf_V_fu_364[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(12)
    );
\inputBuf_V_fu_364[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(13)
    );
\inputBuf_V_fu_364[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(14)
    );
\inputBuf_V_fu_364[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(15)
    );
\inputBuf_V_fu_364[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(16)
    );
\inputBuf_V_fu_364[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(17)
    );
\inputBuf_V_fu_364[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(18)
    );
\inputBuf_V_fu_364[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(19)
    );
\inputBuf_V_fu_364[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(1)
    );
\inputBuf_V_fu_364[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(20)
    );
\inputBuf_V_fu_364[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(21)
    );
\inputBuf_V_fu_364[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(22)
    );
\inputBuf_V_fu_364[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(23)
    );
\inputBuf_V_fu_364[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(24)
    );
\inputBuf_V_fu_364[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(25)
    );
\inputBuf_V_fu_364[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(26)
    );
\inputBuf_V_fu_364[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(2)
    );
\inputBuf_V_fu_364[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(3)
    );
\inputBuf_V_fu_364[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(4)
    );
\inputBuf_V_fu_364[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(5)
    );
\inputBuf_V_fu_364[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(6)
    );
\inputBuf_V_fu_364[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(7)
    );
\inputBuf_V_fu_364[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(8)
    );
\inputBuf_V_fu_364[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[26]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[287]_0\ : out STD_LOGIC_VECTOR ( 287 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    i_fu_344 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 287 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both__parameterized0\ : entity is "MVAU_hls_3_regslice_both";
end \finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both__parameterized0\;

architecture STRUCTURE of \finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both__parameterized0\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[287]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[256]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[257]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[258]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[259]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[260]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[261]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[262]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[263]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[264]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[265]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[266]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[267]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[268]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[269]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[270]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[271]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[272]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[273]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[274]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[275]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[276]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[277]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[278]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[279]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[280]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[281]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[282]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[283]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[284]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[285]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[286]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[287]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[256]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[257]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[258]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[259]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[260]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[261]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[262]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[263]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[264]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[265]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[266]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[267]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[268]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[269]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[270]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[271]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[272]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[273]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[274]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[275]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[276]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[277]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[278]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[279]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[280]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[281]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[282]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[283]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[284]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[285]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[286]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[287]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_rep_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_rep_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg_rep : label is "B_V_data_1_sel_rd_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3595[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3595[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3595[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3595[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3595[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3595[5]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3595[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \local_temp_V_11_reg_3595[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3600[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3600[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3600[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3600[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3600[4]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3600[5]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3600[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \local_temp_V_12_reg_3600[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3610[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3610[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3610[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3610[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3610[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3610[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3610[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \local_temp_V_14_reg_3610[7]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3615[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3615[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3615[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3615[3]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3615[4]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3615[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3615[6]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \local_temp_V_15_reg_3615[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3620[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3620[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3620[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3620[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3620[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3620[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3620[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \local_temp_V_16_reg_3620[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3635[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3635[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3635[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3635[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3635[4]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3635[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3635[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \local_temp_V_19_reg_3635[7]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3640[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3640[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3640[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3640[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3640[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3640[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3640[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \local_temp_V_20_reg_3640[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3645[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3645[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3645[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3645[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3645[4]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3645[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3645[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \local_temp_V_21_reg_3645[7]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3655[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3655[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3655[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3655[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3655[4]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3655[5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3655[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \local_temp_V_23_reg_3655[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3660[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3660[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3660[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3660[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3660[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3660[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3660[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \local_temp_V_24_reg_3660[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3665[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3665[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3665[2]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3665[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3665[4]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3665[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3665[6]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \local_temp_V_25_reg_3665[7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3680[0]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3680[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3680[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3680[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3680[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3680[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3680[6]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \local_temp_V_28_reg_3680[7]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3685[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3685[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3685[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3685[3]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3685[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3685[5]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3685[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \local_temp_V_29_reg_3685[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3690[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3690[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3690[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3690[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3690[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3690[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3690[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \local_temp_V_30_reg_3690[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3700[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3700[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3700[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3700[3]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3700[4]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3700[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3700[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \local_temp_V_32_reg_3700[7]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3705[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3705[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3705[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3705[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3705[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3705[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3705[6]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \local_temp_V_33_reg_3705[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3710[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3710[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3710[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3710[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3710[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3710[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3710[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \local_temp_V_34_reg_3710[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3545[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3545[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3545[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3545[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3545[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3545[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3545[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \local_temp_V_37_reg_3545[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3550[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3550[1]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3550[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3550[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3550[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3550[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3550[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \local_temp_V_38_reg_3550[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3555[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3555[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3555[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3555[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3555[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3555[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3555[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \local_temp_V_39_reg_3555[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3565[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3565[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3565[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3565[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3565[4]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3565[5]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3565[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \local_temp_V_41_reg_3565[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3570[0]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3570[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3570[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3570[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3570[4]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3570[5]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3570[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \local_temp_V_42_reg_3570[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3575[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3575[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3575[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3575[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3575[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3575[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3575[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \local_temp_V_43_reg_3575[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3590[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3590[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3590[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3590[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3590[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3590[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3590[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \local_temp_V_9_reg_3590[7]_i_1\ : label is "soft_lutpair54";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[287]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[287]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_A_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_A_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_A_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_A_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_A_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_A_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_A_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_A_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_A_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_A_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_A_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_A_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_A_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_A_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_A_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_A_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_A_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_A_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_A_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_A_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_A_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_A_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_A_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_A_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_A_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_A_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_A_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_A_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_A_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_A_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_A_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_A_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_A_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_A_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_A_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_A_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_A_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_A_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_A_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_A_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_A_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_A_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_A_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_A_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_A_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_A_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_A_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_A_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_A_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_A_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_A_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_A_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_A_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_A_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_A_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_A_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_A_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_A_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_A_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_A_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_A_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_A_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_A_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_A_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_A_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_A_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_A_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_A_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_A_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_A_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_A_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_A_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_A_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_A_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_A_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_A_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_A_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_A_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_A_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_A_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_A_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_A_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_A_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_A_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_A_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_A_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_A_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_A_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_A_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_A_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_A_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_A_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_A_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_A_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_A_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_A_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_A_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_A_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_A_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_A_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_A_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_A_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_A_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_A_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_A_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_A_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_A_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_A_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_A_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_A_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_A_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_A_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_A_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_A_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_A_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_A_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_A_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_A_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_A_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_A_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_A_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_A_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_A_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_A_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_A_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_A_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_A_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_A_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_A_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_A_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_A_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_A_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_A_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_A_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_A_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_A_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_A_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_A_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_A_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_A_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_A_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_A_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_A_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_A_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_A_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_A_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_A_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_A_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_A_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_A_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_A_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_A_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_A_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_A_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_A_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_A_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(256),
      Q => \B_V_data_1_payload_A_reg_n_3_[256]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(257),
      Q => \B_V_data_1_payload_A_reg_n_3_[257]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(258),
      Q => \B_V_data_1_payload_A_reg_n_3_[258]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(259),
      Q => \B_V_data_1_payload_A_reg_n_3_[259]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(260),
      Q => \B_V_data_1_payload_A_reg_n_3_[260]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(261),
      Q => \B_V_data_1_payload_A_reg_n_3_[261]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(262),
      Q => \B_V_data_1_payload_A_reg_n_3_[262]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(263),
      Q => \B_V_data_1_payload_A_reg_n_3_[263]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(264),
      Q => \B_V_data_1_payload_A_reg_n_3_[264]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(265),
      Q => \B_V_data_1_payload_A_reg_n_3_[265]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(266),
      Q => \B_V_data_1_payload_A_reg_n_3_[266]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(267),
      Q => \B_V_data_1_payload_A_reg_n_3_[267]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(268),
      Q => \B_V_data_1_payload_A_reg_n_3_[268]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(269),
      Q => \B_V_data_1_payload_A_reg_n_3_[269]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(270),
      Q => \B_V_data_1_payload_A_reg_n_3_[270]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(271),
      Q => \B_V_data_1_payload_A_reg_n_3_[271]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(272),
      Q => \B_V_data_1_payload_A_reg_n_3_[272]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(273),
      Q => \B_V_data_1_payload_A_reg_n_3_[273]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(274),
      Q => \B_V_data_1_payload_A_reg_n_3_[274]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(275),
      Q => \B_V_data_1_payload_A_reg_n_3_[275]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(276),
      Q => \B_V_data_1_payload_A_reg_n_3_[276]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(277),
      Q => \B_V_data_1_payload_A_reg_n_3_[277]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(278),
      Q => \B_V_data_1_payload_A_reg_n_3_[278]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(279),
      Q => \B_V_data_1_payload_A_reg_n_3_[279]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(280),
      Q => \B_V_data_1_payload_A_reg_n_3_[280]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(281),
      Q => \B_V_data_1_payload_A_reg_n_3_[281]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(282),
      Q => \B_V_data_1_payload_A_reg_n_3_[282]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(283),
      Q => \B_V_data_1_payload_A_reg_n_3_[283]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(284),
      Q => \B_V_data_1_payload_A_reg_n_3_[284]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(285),
      Q => \B_V_data_1_payload_A_reg_n_3_[285]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(286),
      Q => \B_V_data_1_payload_A_reg_n_3_[286]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(287),
      Q => \B_V_data_1_payload_A_reg_n_3_[287]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_A_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_A_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_A_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_A_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_A_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_A_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_A_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_A_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_A_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_A_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_A_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_A_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_A_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_A_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_A_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_A_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_A_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_A_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_A_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_A_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_A_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_A_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_A_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_A_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_A_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_A_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_A_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_A_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_A_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_A_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_A_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_A_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_A_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_A_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_A_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_A_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[287]_i_1_n_3\,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[287]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^weights_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_B_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_B_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_B_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_B_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_B_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_B_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_B_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_B_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_B_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_B_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_B_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_B_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_B_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_B_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_B_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_B_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_B_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_B_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_B_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_B_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_B_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_B_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_B_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_B_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_B_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_B_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_B_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_B_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_B_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_B_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_B_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_B_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_B_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_B_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_B_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_B_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_B_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_B_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_B_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_B_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_B_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_B_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_B_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_B_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_B_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_B_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_B_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_B_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_B_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_B_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_B_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_B_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_B_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_B_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_B_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_B_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_B_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_B_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_B_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_B_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_B_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_B_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_B_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_B_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_B_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_B_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_B_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_B_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_B_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_B_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_B_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_B_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_B_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_B_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_B_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_B_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_B_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_B_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_B_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_B_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_B_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_B_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_B_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_B_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_B_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_B_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_B_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_B_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_B_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_B_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_B_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_B_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_B_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_B_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_B_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_B_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_B_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_B_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_B_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_B_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_B_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_B_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_B_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_B_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_B_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_B_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_B_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_B_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_B_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_B_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_B_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_B_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_B_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_B_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_B_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_B_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_B_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_B_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_B_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_B_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_B_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_B_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_B_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_B_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_B_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_B_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_B_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_B_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_B_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_B_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_B_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_B_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_B_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_B_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_B_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_B_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_B_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_B_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_B_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_B_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_B_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_B_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_B_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_B_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_B_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_B_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_B_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_B_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_B_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_B_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_B_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_B_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_B_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_B_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_B_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_B_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(256),
      Q => \B_V_data_1_payload_B_reg_n_3_[256]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(257),
      Q => \B_V_data_1_payload_B_reg_n_3_[257]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(258),
      Q => \B_V_data_1_payload_B_reg_n_3_[258]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(259),
      Q => \B_V_data_1_payload_B_reg_n_3_[259]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(260),
      Q => \B_V_data_1_payload_B_reg_n_3_[260]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(261),
      Q => \B_V_data_1_payload_B_reg_n_3_[261]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(262),
      Q => \B_V_data_1_payload_B_reg_n_3_[262]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(263),
      Q => \B_V_data_1_payload_B_reg_n_3_[263]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(264),
      Q => \B_V_data_1_payload_B_reg_n_3_[264]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(265),
      Q => \B_V_data_1_payload_B_reg_n_3_[265]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(266),
      Q => \B_V_data_1_payload_B_reg_n_3_[266]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(267),
      Q => \B_V_data_1_payload_B_reg_n_3_[267]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(268),
      Q => \B_V_data_1_payload_B_reg_n_3_[268]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(269),
      Q => \B_V_data_1_payload_B_reg_n_3_[269]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(270),
      Q => \B_V_data_1_payload_B_reg_n_3_[270]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(271),
      Q => \B_V_data_1_payload_B_reg_n_3_[271]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(272),
      Q => \B_V_data_1_payload_B_reg_n_3_[272]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(273),
      Q => \B_V_data_1_payload_B_reg_n_3_[273]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(274),
      Q => \B_V_data_1_payload_B_reg_n_3_[274]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(275),
      Q => \B_V_data_1_payload_B_reg_n_3_[275]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(276),
      Q => \B_V_data_1_payload_B_reg_n_3_[276]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(277),
      Q => \B_V_data_1_payload_B_reg_n_3_[277]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(278),
      Q => \B_V_data_1_payload_B_reg_n_3_[278]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(279),
      Q => \B_V_data_1_payload_B_reg_n_3_[279]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(280),
      Q => \B_V_data_1_payload_B_reg_n_3_[280]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(281),
      Q => \B_V_data_1_payload_B_reg_n_3_[281]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(282),
      Q => \B_V_data_1_payload_B_reg_n_3_[282]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(283),
      Q => \B_V_data_1_payload_B_reg_n_3_[283]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(284),
      Q => \B_V_data_1_payload_B_reg_n_3_[284]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(285),
      Q => \B_V_data_1_payload_B_reg_n_3_[285]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(286),
      Q => \B_V_data_1_payload_B_reg_n_3_[286]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(287),
      Q => \B_V_data_1_payload_B_reg_n_3_[287]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_B_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_B_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_B_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_B_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_B_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_B_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_B_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_B_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_B_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_B_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_B_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_B_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_B_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_B_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_B_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_B_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_B_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_B_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_B_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_B_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_B_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_B_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_B_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_B_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_B_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_B_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_B_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_B_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_B_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_B_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_B_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_B_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_B_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_B_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_B_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_B_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_344,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_rep_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_rep_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_rd_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_344,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_rep_i_1_n_3
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => weights_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => i_fu_344,
      I2 => Q(0),
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^weights_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_344,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => weights_V_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_3\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\local_temp_V_11_reg_3595[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[88]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[88]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(88)
    );
\local_temp_V_11_reg_3595[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[89]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[89]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(89)
    );
\local_temp_V_11_reg_3595[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[90]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[90]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(90)
    );
\local_temp_V_11_reg_3595[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[91]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[91]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(91)
    );
\local_temp_V_11_reg_3595[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[92]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[92]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(92)
    );
\local_temp_V_11_reg_3595[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[93]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[93]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(93)
    );
\local_temp_V_11_reg_3595[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[94]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[94]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(94)
    );
\local_temp_V_11_reg_3595[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[95]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[95]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(95)
    );
\local_temp_V_12_reg_3600[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[96]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[96]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(96)
    );
\local_temp_V_12_reg_3600[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[97]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[97]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(97)
    );
\local_temp_V_12_reg_3600[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[98]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[98]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(98)
    );
\local_temp_V_12_reg_3600[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[99]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[99]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(99)
    );
\local_temp_V_12_reg_3600[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[100]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[100]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(100)
    );
\local_temp_V_12_reg_3600[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[101]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[101]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(101)
    );
\local_temp_V_12_reg_3600[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[102]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[102]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(102)
    );
\local_temp_V_12_reg_3600[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[103]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[103]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(103)
    );
\local_temp_V_14_reg_3610[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[112]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[112]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(112)
    );
\local_temp_V_14_reg_3610[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[113]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[113]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(113)
    );
\local_temp_V_14_reg_3610[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[114]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[114]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(114)
    );
\local_temp_V_14_reg_3610[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[115]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[115]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(115)
    );
\local_temp_V_14_reg_3610[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[116]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[116]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(116)
    );
\local_temp_V_14_reg_3610[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[117]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[117]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(117)
    );
\local_temp_V_14_reg_3610[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[118]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[118]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(118)
    );
\local_temp_V_14_reg_3610[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[119]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[119]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(119)
    );
\local_temp_V_15_reg_3615[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[120]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[120]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(120)
    );
\local_temp_V_15_reg_3615[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[121]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[121]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(121)
    );
\local_temp_V_15_reg_3615[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[122]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[122]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(122)
    );
\local_temp_V_15_reg_3615[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[123]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[123]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(123)
    );
\local_temp_V_15_reg_3615[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[124]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[124]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(124)
    );
\local_temp_V_15_reg_3615[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[125]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[125]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(125)
    );
\local_temp_V_15_reg_3615[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[126]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[126]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(126)
    );
\local_temp_V_15_reg_3615[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[127]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[127]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(127)
    );
\local_temp_V_16_reg_3620[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[128]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[128]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(128)
    );
\local_temp_V_16_reg_3620[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[129]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[129]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(129)
    );
\local_temp_V_16_reg_3620[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[130]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[130]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(130)
    );
\local_temp_V_16_reg_3620[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[131]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[131]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(131)
    );
\local_temp_V_16_reg_3620[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[132]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[132]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(132)
    );
\local_temp_V_16_reg_3620[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[133]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[133]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(133)
    );
\local_temp_V_16_reg_3620[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[134]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[134]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(134)
    );
\local_temp_V_16_reg_3620[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[135]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[135]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(135)
    );
\local_temp_V_19_reg_3635[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[152]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[152]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(152)
    );
\local_temp_V_19_reg_3635[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[153]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[153]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(153)
    );
\local_temp_V_19_reg_3635[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[154]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[154]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(154)
    );
\local_temp_V_19_reg_3635[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[155]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[155]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(155)
    );
\local_temp_V_19_reg_3635[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[156]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[156]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(156)
    );
\local_temp_V_19_reg_3635[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[157]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[157]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(157)
    );
\local_temp_V_19_reg_3635[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[158]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[158]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(158)
    );
\local_temp_V_19_reg_3635[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[159]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[159]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(159)
    );
\local_temp_V_20_reg_3640[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[160]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[160]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(160)
    );
\local_temp_V_20_reg_3640[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[161]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[161]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(161)
    );
\local_temp_V_20_reg_3640[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[162]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[162]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(162)
    );
\local_temp_V_20_reg_3640[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[163]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[163]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(163)
    );
\local_temp_V_20_reg_3640[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[164]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[164]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(164)
    );
\local_temp_V_20_reg_3640[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[165]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[165]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(165)
    );
\local_temp_V_20_reg_3640[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[166]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[166]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(166)
    );
\local_temp_V_20_reg_3640[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[167]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[167]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(167)
    );
\local_temp_V_21_reg_3645[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[168]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[168]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(168)
    );
\local_temp_V_21_reg_3645[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[169]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[169]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(169)
    );
\local_temp_V_21_reg_3645[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[170]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[170]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(170)
    );
\local_temp_V_21_reg_3645[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[171]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[171]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(171)
    );
\local_temp_V_21_reg_3645[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[172]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[172]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(172)
    );
\local_temp_V_21_reg_3645[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[173]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[173]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(173)
    );
\local_temp_V_21_reg_3645[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[174]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[174]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(174)
    );
\local_temp_V_21_reg_3645[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[175]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[175]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(175)
    );
\local_temp_V_23_reg_3655[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[184]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[184]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(184)
    );
\local_temp_V_23_reg_3655[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[185]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[185]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(185)
    );
\local_temp_V_23_reg_3655[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[186]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[186]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(186)
    );
\local_temp_V_23_reg_3655[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[187]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[187]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(187)
    );
\local_temp_V_23_reg_3655[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[188]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[188]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(188)
    );
\local_temp_V_23_reg_3655[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[189]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[189]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(189)
    );
\local_temp_V_23_reg_3655[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[190]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[190]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(190)
    );
\local_temp_V_23_reg_3655[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[191]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[191]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(191)
    );
\local_temp_V_24_reg_3660[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[192]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[192]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(192)
    );
\local_temp_V_24_reg_3660[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[193]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[193]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(193)
    );
\local_temp_V_24_reg_3660[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[194]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[194]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(194)
    );
\local_temp_V_24_reg_3660[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[195]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[195]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(195)
    );
\local_temp_V_24_reg_3660[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[196]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[196]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(196)
    );
\local_temp_V_24_reg_3660[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[197]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[197]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(197)
    );
\local_temp_V_24_reg_3660[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[198]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[198]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(198)
    );
\local_temp_V_24_reg_3660[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[199]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[199]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(199)
    );
\local_temp_V_25_reg_3665[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[200]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[200]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(200)
    );
\local_temp_V_25_reg_3665[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[201]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[201]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(201)
    );
\local_temp_V_25_reg_3665[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[202]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[202]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(202)
    );
\local_temp_V_25_reg_3665[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[203]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[203]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(203)
    );
\local_temp_V_25_reg_3665[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[204]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[204]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(204)
    );
\local_temp_V_25_reg_3665[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[205]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[205]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(205)
    );
\local_temp_V_25_reg_3665[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[206]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[206]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(206)
    );
\local_temp_V_25_reg_3665[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[207]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[207]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(207)
    );
\local_temp_V_28_reg_3680[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[224]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[224]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(224)
    );
\local_temp_V_28_reg_3680[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[225]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[225]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(225)
    );
\local_temp_V_28_reg_3680[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[226]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[226]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(226)
    );
\local_temp_V_28_reg_3680[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[227]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[227]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(227)
    );
\local_temp_V_28_reg_3680[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[228]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[228]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(228)
    );
\local_temp_V_28_reg_3680[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[229]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[229]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(229)
    );
\local_temp_V_28_reg_3680[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[230]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[230]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(230)
    );
\local_temp_V_28_reg_3680[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[231]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[231]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(231)
    );
\local_temp_V_29_reg_3685[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[232]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[232]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(232)
    );
\local_temp_V_29_reg_3685[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[233]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[233]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(233)
    );
\local_temp_V_29_reg_3685[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[234]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[234]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(234)
    );
\local_temp_V_29_reg_3685[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[235]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[235]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(235)
    );
\local_temp_V_29_reg_3685[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[236]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[236]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(236)
    );
\local_temp_V_29_reg_3685[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[237]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[237]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(237)
    );
\local_temp_V_29_reg_3685[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[238]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[238]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(238)
    );
\local_temp_V_29_reg_3685[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[239]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[239]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(239)
    );
\local_temp_V_30_reg_3690[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[240]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[240]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(240)
    );
\local_temp_V_30_reg_3690[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[241]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[241]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(241)
    );
\local_temp_V_30_reg_3690[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[242]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[242]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(242)
    );
\local_temp_V_30_reg_3690[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[243]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[243]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(243)
    );
\local_temp_V_30_reg_3690[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[244]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[244]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(244)
    );
\local_temp_V_30_reg_3690[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[245]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[245]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(245)
    );
\local_temp_V_30_reg_3690[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[246]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[246]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(246)
    );
\local_temp_V_30_reg_3690[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[247]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[247]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(247)
    );
\local_temp_V_32_reg_3700[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[256]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[256]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(256)
    );
\local_temp_V_32_reg_3700[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[257]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[257]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(257)
    );
\local_temp_V_32_reg_3700[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[258]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[258]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(258)
    );
\local_temp_V_32_reg_3700[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[259]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[259]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(259)
    );
\local_temp_V_32_reg_3700[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[260]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[260]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(260)
    );
\local_temp_V_32_reg_3700[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[261]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[261]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(261)
    );
\local_temp_V_32_reg_3700[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[262]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[262]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(262)
    );
\local_temp_V_32_reg_3700[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[263]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[263]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(263)
    );
\local_temp_V_33_reg_3705[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[264]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[264]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(264)
    );
\local_temp_V_33_reg_3705[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[265]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[265]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(265)
    );
\local_temp_V_33_reg_3705[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[266]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[266]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(266)
    );
\local_temp_V_33_reg_3705[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[267]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[267]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(267)
    );
\local_temp_V_33_reg_3705[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[268]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[268]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(268)
    );
\local_temp_V_33_reg_3705[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[269]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[269]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(269)
    );
\local_temp_V_33_reg_3705[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[270]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[270]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(270)
    );
\local_temp_V_33_reg_3705[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[271]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[271]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(271)
    );
\local_temp_V_34_reg_3710[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[272]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[272]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(272)
    );
\local_temp_V_34_reg_3710[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[273]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[273]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(273)
    );
\local_temp_V_34_reg_3710[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[274]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[274]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(274)
    );
\local_temp_V_34_reg_3710[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[275]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[275]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(275)
    );
\local_temp_V_34_reg_3710[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[276]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[276]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(276)
    );
\local_temp_V_34_reg_3710[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[277]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[277]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(277)
    );
\local_temp_V_34_reg_3710[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[278]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[278]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(278)
    );
\local_temp_V_34_reg_3710[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[279]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[279]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(279)
    );
\local_temp_V_37_reg_3545[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(8)
    );
\local_temp_V_37_reg_3545[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(9)
    );
\local_temp_V_37_reg_3545[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(10)
    );
\local_temp_V_37_reg_3545[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(11)
    );
\local_temp_V_37_reg_3545[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(12)
    );
\local_temp_V_37_reg_3545[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(13)
    );
\local_temp_V_37_reg_3545[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(14)
    );
\local_temp_V_37_reg_3545[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(15)
    );
\local_temp_V_38_reg_3550[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(16)
    );
\local_temp_V_38_reg_3550[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(17)
    );
\local_temp_V_38_reg_3550[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(18)
    );
\local_temp_V_38_reg_3550[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(19)
    );
\local_temp_V_38_reg_3550[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(20)
    );
\local_temp_V_38_reg_3550[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(21)
    );
\local_temp_V_38_reg_3550[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(22)
    );
\local_temp_V_38_reg_3550[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(23)
    );
\local_temp_V_39_reg_3555[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(24)
    );
\local_temp_V_39_reg_3555[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(25)
    );
\local_temp_V_39_reg_3555[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(26)
    );
\local_temp_V_39_reg_3555[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(27)
    );
\local_temp_V_39_reg_3555[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(28)
    );
\local_temp_V_39_reg_3555[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(29)
    );
\local_temp_V_39_reg_3555[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(30)
    );
\local_temp_V_39_reg_3555[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(31)
    );
\local_temp_V_41_reg_3565[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(40)
    );
\local_temp_V_41_reg_3565[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(41)
    );
\local_temp_V_41_reg_3565[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(42)
    );
\local_temp_V_41_reg_3565[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(43)
    );
\local_temp_V_41_reg_3565[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(44)
    );
\local_temp_V_41_reg_3565[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(45)
    );
\local_temp_V_41_reg_3565[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(46)
    );
\local_temp_V_41_reg_3565[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(47)
    );
\local_temp_V_42_reg_3570[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(48)
    );
\local_temp_V_42_reg_3570[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(49)
    );
\local_temp_V_42_reg_3570[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(50)
    );
\local_temp_V_42_reg_3570[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(51)
    );
\local_temp_V_42_reg_3570[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(52)
    );
\local_temp_V_42_reg_3570[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(53)
    );
\local_temp_V_42_reg_3570[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(54)
    );
\local_temp_V_42_reg_3570[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(55)
    );
\local_temp_V_43_reg_3575[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(56)
    );
\local_temp_V_43_reg_3575[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(57)
    );
\local_temp_V_43_reg_3575[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(58)
    );
\local_temp_V_43_reg_3575[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(59)
    );
\local_temp_V_43_reg_3575[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(60)
    );
\local_temp_V_43_reg_3575[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(61)
    );
\local_temp_V_43_reg_3575[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(62)
    );
\local_temp_V_43_reg_3575[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(63)
    );
\local_temp_V_9_reg_3590[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[80]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[80]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(80)
    );
\local_temp_V_9_reg_3590[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[81]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[81]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(81)
    );
\local_temp_V_9_reg_3590[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[82]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[82]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(82)
    );
\local_temp_V_9_reg_3590[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[83]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[83]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(83)
    );
\local_temp_V_9_reg_3590[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[84]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[84]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(84)
    );
\local_temp_V_9_reg_3590[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[85]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[85]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(85)
    );
\local_temp_V_9_reg_3590[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[86]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[86]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(86)
    );
\local_temp_V_9_reg_3590[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[87]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[87]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(87)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[71]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[71]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(71)
    );
p_reg_reg_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(1)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(0)
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[79]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[79]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(79)
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[111]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[111]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(111)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[143]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[143]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(143)
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[151]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[151]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(151)
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[183]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[183]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(183)
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[215]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[215]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(215)
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[223]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[223]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(223)
    );
\p_reg_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[255]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[255]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(255)
    );
\p_reg_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[287]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[287]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(287)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(39)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[70]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[70]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(70)
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[78]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[78]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(78)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[110]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[110]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(110)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[142]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[142]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(142)
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[150]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[150]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(150)
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[182]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[182]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(182)
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[214]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[214]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(214)
    );
\p_reg_reg_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[222]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[222]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(222)
    );
\p_reg_reg_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[254]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[254]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(254)
    );
\p_reg_reg_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[286]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[286]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(286)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(38)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[69]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[69]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(69)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[77]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[77]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(77)
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[109]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[109]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(109)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[141]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[141]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(141)
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[149]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[149]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(149)
    );
\p_reg_reg_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[181]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[181]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(181)
    );
\p_reg_reg_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[213]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[213]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(213)
    );
\p_reg_reg_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[221]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[221]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(221)
    );
\p_reg_reg_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[253]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[253]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(253)
    );
\p_reg_reg_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[285]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[285]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(285)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(7)
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(37)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[68]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[68]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(68)
    );
\p_reg_reg_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[284]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[284]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(284)
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[76]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[76]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(76)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[108]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[108]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(108)
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[140]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[140]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(140)
    );
\p_reg_reg_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[148]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[148]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(148)
    );
\p_reg_reg_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[180]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[180]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(180)
    );
\p_reg_reg_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[212]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[212]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(212)
    );
\p_reg_reg_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[220]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[220]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(220)
    );
\p_reg_reg_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[252]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[252]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(252)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(6)
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(36)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[67]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[67]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(67)
    );
\p_reg_reg_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[283]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[283]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(283)
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[75]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[75]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(75)
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[107]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[107]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(107)
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[139]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[139]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(139)
    );
\p_reg_reg_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[147]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[147]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(147)
    );
\p_reg_reg_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[179]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[179]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(179)
    );
\p_reg_reg_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[211]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[211]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(211)
    );
\p_reg_reg_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[219]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[219]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(219)
    );
\p_reg_reg_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[251]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[251]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(251)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(5)
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(35)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[66]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[66]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(66)
    );
\p_reg_reg_i_6__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[282]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[282]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(282)
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[74]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[74]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(74)
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[106]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[106]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(106)
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[138]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[138]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(138)
    );
\p_reg_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[146]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[146]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(146)
    );
\p_reg_reg_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[178]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[178]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(178)
    );
\p_reg_reg_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[210]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[210]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(210)
    );
\p_reg_reg_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[218]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[218]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(218)
    );
\p_reg_reg_i_6__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[250]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[250]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(250)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(4)
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(34)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[65]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[65]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(65)
    );
\p_reg_reg_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[281]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[281]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(281)
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[73]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[73]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(73)
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[105]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[105]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(105)
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[137]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[137]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(137)
    );
\p_reg_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[145]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[145]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(145)
    );
\p_reg_reg_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[177]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[177]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(177)
    );
\p_reg_reg_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[209]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[209]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(209)
    );
\p_reg_reg_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[217]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[217]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(217)
    );
\p_reg_reg_i_7__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[249]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[249]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(249)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(3)
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(33)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[64]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[64]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(64)
    );
\p_reg_reg_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[280]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[280]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(280)
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[72]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[72]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(72)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[104]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[104]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(104)
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[136]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[136]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(136)
    );
\p_reg_reg_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[144]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[144]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(144)
    );
\p_reg_reg_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[176]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[176]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(176)
    );
\p_reg_reg_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[208]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[208]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(208)
    );
\p_reg_reg_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[216]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[216]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(216)
    );
\p_reg_reg_i_8__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[248]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[248]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(248)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(2)
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[287]_0\(32)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both__parameterized1\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both__parameterized1\ : entity is "MVAU_hls_3_regslice_both";
end \finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both__parameterized1\;

architecture STRUCTURE of \finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both__parameterized1\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair26";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => \B_V_data_1_payload_A[11]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[11]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[11]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[11]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[11]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[11]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[11]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[11]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[11]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[11]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[11]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[11]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[11]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_V_TREADY,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
      I3 => \^out_v_tready_int_regslice\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
      O => \B_V_data_1_state[1]_i_1__0_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_3\,
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => out_V_TREADY,
      O => ap_NS_fsm10_out
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_52
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_0 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_0;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_0 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_51
     port map (
      A(2 downto 0) => A(2 downto 0),
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg_0(10 downto 0) => p_reg_reg(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_1 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_1;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_1 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_50
     port map (
      E(0) => E(0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_10 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_fu_3028_ce : out STD_LOGIC;
    \ap_CS_iter7_fsm_reg[1]\ : out STD_LOGIC;
    \i_fu_344_reg[11]\ : out STD_LOGIC;
    \i_fu_344_reg[7]\ : out STD_LOGIC;
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC;
    icmp_ln249_reg_3479_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln290_reg_3720_pp0_iter6_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln290_reg_3720[0]_i_10\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_0\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_1\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_2\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_3\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_4\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_5\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_6\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_7\ : in STD_LOGIC;
    \icmp_ln290_reg_3720[0]_i_10_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_10 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_10;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_10 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(0) => Q(0),
      \ap_CS_iter1_fsm_reg[1]\ => grp_fu_3028_ce,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      \ap_CS_iter7_fsm_reg[1]\ => \ap_CS_iter7_fsm_reg[1]\,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_clk => ap_clk,
      \i_fu_344_reg[11]\ => \i_fu_344_reg[11]\,
      \i_fu_344_reg[7]\ => \i_fu_344_reg[7]\,
      icmp_ln249_reg_3479_pp0_iter6_reg => icmp_ln249_reg_3479_pp0_iter6_reg,
      \icmp_ln290_reg_3720[0]_i_10\ => \icmp_ln290_reg_3720[0]_i_10\,
      \icmp_ln290_reg_3720[0]_i_10_0\ => \icmp_ln290_reg_3720[0]_i_10_0\,
      \icmp_ln290_reg_3720[0]_i_10_1\ => \icmp_ln290_reg_3720[0]_i_10_1\,
      \icmp_ln290_reg_3720[0]_i_10_2\ => \icmp_ln290_reg_3720[0]_i_10_2\,
      \icmp_ln290_reg_3720[0]_i_10_3\ => \icmp_ln290_reg_3720[0]_i_10_3\,
      \icmp_ln290_reg_3720[0]_i_10_4\ => \icmp_ln290_reg_3720[0]_i_10_4\,
      \icmp_ln290_reg_3720[0]_i_10_5\ => \icmp_ln290_reg_3720[0]_i_10_5\,
      \icmp_ln290_reg_3720[0]_i_10_6\ => \icmp_ln290_reg_3720[0]_i_10_6\,
      \icmp_ln290_reg_3720[0]_i_10_7\ => \icmp_ln290_reg_3720[0]_i_10_7\,
      \icmp_ln290_reg_3720[0]_i_10_8\ => \icmp_ln290_reg_3720[0]_i_10_8\,
      icmp_ln290_reg_3720_pp0_iter6_reg => icmp_ln290_reg_3720_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg_0(0) => p_reg_reg(0),
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_2 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_2;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_2 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_49
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_3 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_3;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_3 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_48
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_4 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_4;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_4 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_47
     port map (
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_5 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_5;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_5 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_46
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_6 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_6;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_6 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_45
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_7 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_7 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_7;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_7 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_44
     port map (
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      p_reg_reg_1(2 downto 0) => p_reg_reg_0(2 downto 0),
      p_reg_reg_2(10 downto 0) => p_reg_reg_1(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_8 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_8;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_8 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_43
     port map (
      B(2 downto 0) => B(2 downto 0),
      D(11 downto 0) => D(11 downto 0),
      P(10 downto 0) => P(10 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_3028_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_9 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_9;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_9 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_42
     port map (
      A(2 downto 0) => A(2 downto 0),
      P(11 downto 0) => P(11 downto 0),
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg_0(0) => p_reg_reg(0),
      p_reg_reg_1(10 downto 0) => p_reg_reg_0(10 downto 0),
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_7_reg_4067_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_41
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_7_reg_4067_reg[13]\(0) => \add_ln840_7_reg_4067_reg[13]\(0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_11 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_11;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_11 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_40
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_16_reg_4077_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_12 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_12;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_12 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_39
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_16_reg_4077_reg[13]\(0) => \add_ln840_16_reg_4077_reg[13]\(0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_13 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_13;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_13 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_38
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_25_reg_4087_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_14 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_14;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_14 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_37
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_25_reg_4087_reg[13]\(0) => \add_ln840_25_reg_4087_reg[13]\(0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_15 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_15;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_15 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_36
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    r_V_1_reg_37370 : out STD_LOGIC;
    grp_fu_3132_ce : out STD_LOGIC;
    ap_NS_iter2_fsm179_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \add_ln840_34_reg_4097_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    icmp_ln249_reg_3479 : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_3720_pp0_iter6_reg : in STD_LOGIC;
    icmp_ln249_reg_3479_pp0_iter6_reg : in STD_LOGIC;
    ap_CS_iter7_fsm_state8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_16 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_16;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_16 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_35
     port map (
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      \add_ln840_34_reg_4097_reg[13]\(0) => \add_ln840_34_reg_4097_reg[13]\(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      \ap_CS_iter5_fsm_reg[1]\ => grp_fu_3132_ce,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      icmp_ln249_reg_3479 => icmp_ln249_reg_3479,
      icmp_ln249_reg_3479_pp0_iter6_reg => icmp_ln249_reg_3479_pp0_iter6_reg,
      icmp_ln290_reg_3720_pp0_iter6_reg => icmp_ln290_reg_3720_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      p_reg_reg_1(11 downto 0) => p_reg_reg_0(11 downto 0),
      p_reg_reg_2 => p_reg_reg_1,
      p_reg_reg_3(0) => p_reg_reg_2(0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    r_V_1_reg_37370 : in STD_LOGIC;
    grp_fu_3132_ce : in STD_LOGIC;
    ap_NS_iter2_fsm179_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_17 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_17;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_17 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1
     port map (
      D(12 downto 0) => D(12 downto 0),
      P(11 downto 0) => P(11 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg_0(2 downto 0) => p_reg_reg(2 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1 is
  port (
    OPMODE : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    grp_fu_3200_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \accu_V_8_reg_4242_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_8_reg_4242_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    icmp_ln272_reg_3532_pp0_iter4_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_34
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(16 downto 0) => D(16 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_8_reg_4242_reg[15]\(12 downto 0) => \accu_V_8_reg_4242_reg[15]\(12 downto 0),
      \accu_V_8_reg_4242_reg[15]_0\(13 downto 0) => \accu_V_8_reg_4242_reg[15]_0\(13 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      grp_fu_3200_ce => grp_fu_3200_ce,
      icmp_ln272_reg_3532_pp0_iter4_reg => icmp_ln272_reg_3532_pp0_iter4_reg,
      p_reg_reg_0(16 downto 0) => p_reg_reg(16 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    grp_fu_3200_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_1_fu_352_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_1_fu_352_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_18 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_18;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_18 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_33
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(16 downto 0) => D(16 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_1_fu_352_reg[15]\(12 downto 0) => \accu_V_1_fu_352_reg[15]\(12 downto 0),
      \accu_V_1_fu_352_reg[15]_0\(13 downto 0) => \accu_V_1_fu_352_reg[15]_0\(13 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      grp_fu_3200_ce => grp_fu_3200_ce,
      p_reg_reg_0(16 downto 0) => p_reg_reg(16 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    grp_fu_3200_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_10_reg_4264_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_10_reg_4264_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_reg_reg_0 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_19 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_19;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_19 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_32
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(16 downto 0) => D(16 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_10_reg_4264_reg[15]\(12 downto 0) => \accu_V_10_reg_4264_reg[15]\(12 downto 0),
      \accu_V_10_reg_4264_reg[15]_0\(13 downto 0) => \accu_V_10_reg_4264_reg[15]_0\(13 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      grp_fu_3200_ce => grp_fu_3200_ce,
      p_reg_reg_0(16 downto 0) => p_reg_reg(16 downto 0),
      p_reg_reg_1 => p_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_20 is
  port (
    grp_fu_3200_ce : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ap_NS_iter3_fsm178_out : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 2 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \accu_V_11_reg_4275_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \accu_V_11_reg_4275_reg[15]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_CS_iter4_fsm_state5 : in STD_LOGIC;
    ap_CS_iter3_fsm_state4 : in STD_LOGIC;
    ap_CS_iter6_fsm_state7 : in STD_LOGIC;
    p_reg_reg : in STD_LOGIC;
    ap_CS_iter5_fsm_state6 : in STD_LOGIC;
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    p_reg_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_20 : entity is "MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_20;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_20 is
begin
MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_DSP48_2
     port map (
      A(2 downto 0) => A(2 downto 0),
      D(16 downto 0) => D(16 downto 0),
      OPMODE(0) => OPMODE(0),
      Q(7 downto 0) => Q(7 downto 0),
      \accu_V_11_reg_4275_reg[15]\(12 downto 0) => \accu_V_11_reg_4275_reg[15]\(12 downto 0),
      \accu_V_11_reg_4275_reg[15]_0\(13 downto 0) => \accu_V_11_reg_4275_reg[15]_0\(13 downto 0),
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      \ap_CS_iter4_fsm_reg[1]\ => grp_fu_3200_ce,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      p_reg_reg_0 => p_reg_reg,
      p_reg_reg_1(16 downto 0) => p_reg_reg_0(16 downto 0),
      p_reg_reg_2 => p_reg_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    i_fu_344 : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID : out STD_LOGIC;
    \accu_V_11_reg_4275_reg[16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_NS_fsm10_out : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 287 downto 0 );
    \inputBuf_V_30_fu_484_reg[26]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch : entity is "MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch";
end finn_design_MVAU_hls_3_0_MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch is
  signal accu_V_10_fu_2272_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal accu_V_10_reg_42640 : STD_LOGIC;
  signal accu_V_11_fu_2289_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal accu_V_2_fu_356 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal accu_V_3_fu_360 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal accu_V_8_fu_2238_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \accu_V_8_reg_4242[16]_i_3_n_3\ : STD_LOGIC;
  signal accu_V_9_fu_2255_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal accu_V_9_reg_4253 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal accu_V_fu_348 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal add_ln840_11_reg_4072 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_11_reg_40720 : STD_LOGIC;
  signal add_ln840_13_reg_4002 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_13_reg_40020 : STD_LOGIC;
  signal add_ln840_16_fu_2166_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_16_reg_4077 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_16_reg_4077[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_16_reg_4077_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_20_reg_4082 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_22_reg_4017 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_25_fu_2178_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_25_reg_4087 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_25_reg_4087[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_25_reg_4087_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_29_reg_4092 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_2_reg_4062 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln840_31_reg_4032 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_34_fu_2190_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_34_reg_4097 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_34_reg_4097[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_34_reg_4097_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln840_4_reg_3987 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln840_7_fu_2154_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal add_ln840_7_reg_4067 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln840_7_reg_4067[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[13]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_7_reg_4067_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal \ap_CS_iter2_fsm[1]_i_1_n_3\ : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_CS_iter3_fsm_state4 : STD_LOGIC;
  signal ap_CS_iter4_fsm_state5 : STD_LOGIC;
  signal ap_CS_iter5_fsm_state6 : STD_LOGIC;
  signal ap_CS_iter6_fsm_state7 : STD_LOGIC;
  signal ap_CS_iter7_fsm_state8 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm179_out : STD_LOGIC;
  signal ap_NS_iter3_fsm178_out : STD_LOGIC;
  signal ap_NS_iter4_fsm177_out : STD_LOGIC;
  signal ap_NS_iter5_fsm176_out : STD_LOGIC;
  signal ap_NS_iter7_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_8791 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87910 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87911 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87912 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87914 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87915 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87916 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87917 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87918 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87919 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_8792 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87920 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87921 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87922 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87923 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87924 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87925 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87926 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87927 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87928 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87929 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_8793 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87930 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_87931 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_8794 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_8795 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_8796 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_8798 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter1_inElem_1_reg_8799 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9]\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_129 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_130 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_131 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_132 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_133 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_134 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_135 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_137 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_138 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_143 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_144 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_145 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_164 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_165 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal grp_fu_3028_ce : STD_LOGIC;
  signal grp_fu_3132_ce : STD_LOGIC;
  signal grp_fu_3200_ce : STD_LOGIC;
  signal i_2_fu_980_p2 : STD_LOGIC_VECTOR ( 18 downto 1 );
  signal \^i_fu_344\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[11]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[12]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[13]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[14]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[15]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[16]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[17]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[18]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_fu_344_reg_n_3_[9]\ : STD_LOGIC;
  signal icmp_ln249_reg_3479 : STD_LOGIC;
  signal icmp_ln249_reg_3479_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln249_reg_3479_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln249_reg_3479_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln249_reg_3479_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln249_reg_3479_pp0_iter5_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln249_reg_3479_pp0_iter6_reg : STD_LOGIC;
  signal \icmp_ln249_reg_3479_pp0_iter6_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln272_reg_3532_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln272_reg_3532_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln272_reg_3532_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln272_reg_3532_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln272_reg_3532_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln290_fu_1696_p2 : STD_LOGIC;
  signal icmp_ln290_reg_3720 : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_17_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_18_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_19_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3720[0]_i_8_n_3\ : STD_LOGIC;
  signal icmp_ln290_reg_3720_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln290_reg_3720_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln290_reg_3720_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln290_reg_3720_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln290_reg_3720_pp0_iter5_reg : STD_LOGIC;
  signal \icmp_ln290_reg_3720_pp0_iter5_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln290_reg_3720_pp0_iter6_reg : STD_LOGIC;
  signal \icmp_ln290_reg_3720_pp0_iter6_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal inputBuf_V_10_fu_404 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_11_fu_408 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_12_fu_412 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_13_fu_416 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_14_fu_420 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_15_fu_424 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_16_fu_428 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_17_fu_432 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_18_fu_436 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_19_fu_440 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_1_fu_368 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_20_fu_444 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_21_fu_448 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_22_fu_452 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_23_fu_456 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_24_fu_460 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_25_fu_464 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_26_fu_468 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_27_fu_472 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_28_fu_476 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_29_fu_480 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_2_fu_372 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_30_fu_484 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_31_fu_488 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_3_fu_376 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_4_fu_380 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_5_fu_384 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_6_fu_388 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_7_fu_392 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_8_fu_396 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_9_fu_400 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal inputBuf_V_fu_364 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal local_temp_V_11_reg_3595 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_12_reg_3600 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_14_reg_3610 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_15_reg_3615 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_15_reg_3615_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_16_reg_3620 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_19_reg_3635 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_20_reg_3640 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_21_reg_3645 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_23_reg_3655 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_24_reg_3660 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_24_reg_3660_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_25_reg_3665 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_28_reg_3680 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_29_reg_3685 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_30_reg_3690 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_32_reg_3700 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_33_reg_3705 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_33_reg_3705_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_34_reg_3710 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_37_reg_3545 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_38_reg_3550 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_39_reg_3555 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_41_reg_3565 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_42_reg_3570 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_42_reg_3570_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_43_reg_3575 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_9_reg_3590 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U14_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U15_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U16_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U17_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U18_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U19_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U20_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U21_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U22_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U23_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U24_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_16 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_17 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_11s_12_4_1_U25_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U26_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U27_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U28_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U29_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U30_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U31_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_18 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U32_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_10 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_11 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_12 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_13 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_14 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_15 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_3 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_4 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_5 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_6 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_7 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_8 : STD_LOGIC;
  signal mac_muladd_8s_3ns_12s_13_4_1_U33_n_9 : STD_LOGIC;
  signal mac_muladd_8s_3ns_17s_17_4_1_U34_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U10_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U11_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U12_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U13_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U2_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U3_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U4_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U5_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U6_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U7_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U8_n_9 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_10 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_11 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_12 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_13 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_3 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_4 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_5 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_6 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_7 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_8 : STD_LOGIC;
  signal mul_8s_3ns_11_1_1_U9_n_9 : STD_LOGIC;
  signal mux_4_0 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal mux_4_1 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal nf_1_fu_492 : STD_LOGIC;
  signal \nf_1_fu_492[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492[31]_i_11_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492[31]_i_12_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492[31]_i_13_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492[31]_i_14_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492[31]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[0]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_1_fu_492_reg_n_3_[9]\ : STD_LOGIC;
  signal nf_fu_1707_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_V_1_reg_37370 : STD_LOGIC;
  signal r_V_6_reg_3770 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_V_6_reg_3770[0]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_6_reg_3770[1]_i_1_n_3\ : STD_LOGIC;
  signal \r_V_6_reg_3770[2]_i_1_n_3\ : STD_LOGIC;
  signal sf_2_fu_1690_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sf_fu_340 : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_340_reg_n_3_[9]\ : STD_LOGIC;
  signal \NLW_add_ln840_16_reg_4077_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_16_reg_4077_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_25_reg_4087_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_25_reg_4087_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_34_reg_4097_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_34_reg_4097_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_7_reg_4067_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln840_7_reg_4067_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \accu_V_8_reg_4242[16]_i_3\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter3_fsm_reg[1]\ : label is "ap_ST_iter3_fsm_state0:01,ap_ST_iter3_fsm_state4:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter4_fsm_reg[1]\ : label is "ap_ST_iter4_fsm_state0:01,ap_ST_iter4_fsm_state5:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter5_fsm_reg[1]\ : label is "ap_ST_iter5_fsm_state0:01,ap_ST_iter5_fsm_state6:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter6_fsm_reg[1]\ : label is "ap_ST_iter6_fsm_state0:01,ap_ST_iter6_fsm_state7:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter7_fsm_reg[1]\ : label is "ap_ST_iter7_fsm_state0:01,ap_ST_iter7_fsm_state8:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter7_reg_i_2 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_3720_pp0_iter6_reg[0]_i_1\ : label is "soft_lutpair9";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  i_fu_344 <= \^i_fu_344\;
\B_V_data_1_payload_A[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_3_fu_360(16),
      O => \accu_V_11_reg_4275_reg[16]_0\(3)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_348(16),
      O => \accu_V_11_reg_4275_reg[16]_0\(0)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_9_reg_4253(16),
      O => \accu_V_11_reg_4275_reg[16]_0\(1)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_2_fu_356(16),
      O => \accu_V_11_reg_4275_reg[16]_0\(2)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I3 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I3 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID
    );
\accu_V_10_reg_4264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(0),
      Q => accu_V_2_fu_356(0),
      R => '0'
    );
\accu_V_10_reg_4264_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(10),
      Q => accu_V_2_fu_356(10),
      R => '0'
    );
\accu_V_10_reg_4264_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(11),
      Q => accu_V_2_fu_356(11),
      R => '0'
    );
\accu_V_10_reg_4264_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(12),
      Q => accu_V_2_fu_356(12),
      R => '0'
    );
\accu_V_10_reg_4264_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(13),
      Q => accu_V_2_fu_356(13),
      R => '0'
    );
\accu_V_10_reg_4264_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(14),
      Q => accu_V_2_fu_356(14),
      R => '0'
    );
\accu_V_10_reg_4264_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(15),
      Q => accu_V_2_fu_356(15),
      R => '0'
    );
\accu_V_10_reg_4264_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(16),
      Q => accu_V_2_fu_356(16),
      R => '0'
    );
\accu_V_10_reg_4264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(1),
      Q => accu_V_2_fu_356(1),
      R => '0'
    );
\accu_V_10_reg_4264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(2),
      Q => accu_V_2_fu_356(2),
      R => '0'
    );
\accu_V_10_reg_4264_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(3),
      Q => accu_V_2_fu_356(3),
      R => '0'
    );
\accu_V_10_reg_4264_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(4),
      Q => accu_V_2_fu_356(4),
      R => '0'
    );
\accu_V_10_reg_4264_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(5),
      Q => accu_V_2_fu_356(5),
      R => '0'
    );
\accu_V_10_reg_4264_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(6),
      Q => accu_V_2_fu_356(6),
      R => '0'
    );
\accu_V_10_reg_4264_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(7),
      Q => accu_V_2_fu_356(7),
      R => '0'
    );
\accu_V_10_reg_4264_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(8),
      Q => accu_V_2_fu_356(8),
      R => '0'
    );
\accu_V_10_reg_4264_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_10_fu_2272_p2(9),
      Q => accu_V_2_fu_356(9),
      R => '0'
    );
\accu_V_11_reg_4275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(0),
      Q => accu_V_3_fu_360(0),
      R => '0'
    );
\accu_V_11_reg_4275_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(10),
      Q => accu_V_3_fu_360(10),
      R => '0'
    );
\accu_V_11_reg_4275_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(11),
      Q => accu_V_3_fu_360(11),
      R => '0'
    );
\accu_V_11_reg_4275_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(12),
      Q => accu_V_3_fu_360(12),
      R => '0'
    );
\accu_V_11_reg_4275_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(13),
      Q => accu_V_3_fu_360(13),
      R => '0'
    );
\accu_V_11_reg_4275_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(14),
      Q => accu_V_3_fu_360(14),
      R => '0'
    );
\accu_V_11_reg_4275_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(15),
      Q => accu_V_3_fu_360(15),
      R => '0'
    );
\accu_V_11_reg_4275_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(16),
      Q => accu_V_3_fu_360(16),
      R => '0'
    );
\accu_V_11_reg_4275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(1),
      Q => accu_V_3_fu_360(1),
      R => '0'
    );
\accu_V_11_reg_4275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(2),
      Q => accu_V_3_fu_360(2),
      R => '0'
    );
\accu_V_11_reg_4275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(3),
      Q => accu_V_3_fu_360(3),
      R => '0'
    );
\accu_V_11_reg_4275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(4),
      Q => accu_V_3_fu_360(4),
      R => '0'
    );
\accu_V_11_reg_4275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(5),
      Q => accu_V_3_fu_360(5),
      R => '0'
    );
\accu_V_11_reg_4275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(6),
      Q => accu_V_3_fu_360(6),
      R => '0'
    );
\accu_V_11_reg_4275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(7),
      Q => accu_V_3_fu_360(7),
      R => '0'
    );
\accu_V_11_reg_4275_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(8),
      Q => accu_V_3_fu_360(8),
      R => '0'
    );
\accu_V_11_reg_4275_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_11_fu_2289_p2(9),
      Q => accu_V_3_fu_360(9),
      R => '0'
    );
\accu_V_1_fu_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(0),
      Q => accu_V_9_reg_4253(0),
      R => '0'
    );
\accu_V_1_fu_352_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(10),
      Q => accu_V_9_reg_4253(10),
      R => '0'
    );
\accu_V_1_fu_352_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(11),
      Q => accu_V_9_reg_4253(11),
      R => '0'
    );
\accu_V_1_fu_352_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(12),
      Q => accu_V_9_reg_4253(12),
      R => '0'
    );
\accu_V_1_fu_352_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(13),
      Q => accu_V_9_reg_4253(13),
      R => '0'
    );
\accu_V_1_fu_352_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(14),
      Q => accu_V_9_reg_4253(14),
      R => '0'
    );
\accu_V_1_fu_352_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(15),
      Q => accu_V_9_reg_4253(15),
      R => '0'
    );
\accu_V_1_fu_352_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(16),
      Q => accu_V_9_reg_4253(16),
      R => '0'
    );
\accu_V_1_fu_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(1),
      Q => accu_V_9_reg_4253(1),
      R => '0'
    );
\accu_V_1_fu_352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(2),
      Q => accu_V_9_reg_4253(2),
      R => '0'
    );
\accu_V_1_fu_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(3),
      Q => accu_V_9_reg_4253(3),
      R => '0'
    );
\accu_V_1_fu_352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(4),
      Q => accu_V_9_reg_4253(4),
      R => '0'
    );
\accu_V_1_fu_352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(5),
      Q => accu_V_9_reg_4253(5),
      R => '0'
    );
\accu_V_1_fu_352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(6),
      Q => accu_V_9_reg_4253(6),
      R => '0'
    );
\accu_V_1_fu_352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(7),
      Q => accu_V_9_reg_4253(7),
      R => '0'
    );
\accu_V_1_fu_352_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(8),
      Q => accu_V_9_reg_4253(8),
      R => '0'
    );
\accu_V_1_fu_352_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_9_fu_2255_p2(9),
      Q => accu_V_9_reg_4253(9),
      R => '0'
    );
\accu_V_8_reg_4242[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF8FFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I3 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      I5 => \accu_V_8_reg_4242[16]_i_3_n_3\,
      O => accu_V_10_reg_42640
    );
\accu_V_8_reg_4242[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0]\,
      I1 => ap_CS_iter6_fsm_state7,
      O => \accu_V_8_reg_4242[16]_i_3_n_3\
    );
\accu_V_8_reg_4242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(0),
      Q => accu_V_fu_348(0),
      R => '0'
    );
\accu_V_8_reg_4242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(10),
      Q => accu_V_fu_348(10),
      R => '0'
    );
\accu_V_8_reg_4242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(11),
      Q => accu_V_fu_348(11),
      R => '0'
    );
\accu_V_8_reg_4242_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(12),
      Q => accu_V_fu_348(12),
      R => '0'
    );
\accu_V_8_reg_4242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(13),
      Q => accu_V_fu_348(13),
      R => '0'
    );
\accu_V_8_reg_4242_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(14),
      Q => accu_V_fu_348(14),
      R => '0'
    );
\accu_V_8_reg_4242_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(15),
      Q => accu_V_fu_348(15),
      R => '0'
    );
\accu_V_8_reg_4242_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(16),
      Q => accu_V_fu_348(16),
      R => '0'
    );
\accu_V_8_reg_4242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(1),
      Q => accu_V_fu_348(1),
      R => '0'
    );
\accu_V_8_reg_4242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(2),
      Q => accu_V_fu_348(2),
      R => '0'
    );
\accu_V_8_reg_4242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(3),
      Q => accu_V_fu_348(3),
      R => '0'
    );
\accu_V_8_reg_4242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(4),
      Q => accu_V_fu_348(4),
      R => '0'
    );
\accu_V_8_reg_4242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(5),
      Q => accu_V_fu_348(5),
      R => '0'
    );
\accu_V_8_reg_4242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(6),
      Q => accu_V_fu_348(6),
      R => '0'
    );
\accu_V_8_reg_4242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(7),
      Q => accu_V_fu_348(7),
      R => '0'
    );
\accu_V_8_reg_4242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(8),
      Q => accu_V_fu_348(8),
      R => '0'
    );
\accu_V_8_reg_4242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_reg_42640,
      D => accu_V_8_fu_2238_p2(9),
      Q => accu_V_fu_348(9),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_15,
      Q => add_ln840_11_reg_4072(0),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_5,
      Q => add_ln840_11_reg_4072(10),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_4,
      Q => add_ln840_11_reg_4072(11),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_3,
      Q => add_ln840_11_reg_4072(12),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_14,
      Q => add_ln840_11_reg_4072(1),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_13,
      Q => add_ln840_11_reg_4072(2),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_12,
      Q => add_ln840_11_reg_4072(3),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_11,
      Q => add_ln840_11_reg_4072(4),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_10,
      Q => add_ln840_11_reg_4072(5),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_9,
      Q => add_ln840_11_reg_4072(6),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_8,
      Q => add_ln840_11_reg_4072(7),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_7,
      Q => add_ln840_11_reg_4072(8),
      R => '0'
    );
\add_ln840_11_reg_4072_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U29_n_6,
      Q => add_ln840_11_reg_4072(9),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_14,
      Q => add_ln840_13_reg_4002(0),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_4,
      Q => add_ln840_13_reg_4002(10),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_3,
      Q => add_ln840_13_reg_4002(11),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_13,
      Q => add_ln840_13_reg_4002(1),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_12,
      Q => add_ln840_13_reg_4002(2),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_11,
      Q => add_ln840_13_reg_4002(3),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_10,
      Q => add_ln840_13_reg_4002(4),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_9,
      Q => add_ln840_13_reg_4002(5),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_8,
      Q => add_ln840_13_reg_4002(6),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_7,
      Q => add_ln840_13_reg_4002(7),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_6,
      Q => add_ln840_13_reg_4002(8),
      R => '0'
    );
\add_ln840_13_reg_4002_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U17_n_5,
      Q => add_ln840_13_reg_4002(9),
      R => '0'
    );
\add_ln840_16_reg_4077[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_13_reg_4002(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_3,
      O => \add_ln840_16_reg_4077[11]_i_2_n_3\
    );
\add_ln840_16_reg_4077[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_4,
      I1 => add_ln840_13_reg_4002(10),
      O => \add_ln840_16_reg_4077[11]_i_3_n_3\
    );
\add_ln840_16_reg_4077[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_5,
      I1 => add_ln840_13_reg_4002(9),
      O => \add_ln840_16_reg_4077[11]_i_4_n_3\
    );
\add_ln840_16_reg_4077[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_6,
      I1 => add_ln840_13_reg_4002(8),
      O => \add_ln840_16_reg_4077[11]_i_5_n_3\
    );
\add_ln840_16_reg_4077[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_13_reg_4002(11),
      O => \add_ln840_16_reg_4077[13]_i_2_n_3\
    );
\add_ln840_16_reg_4077[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_11,
      I1 => add_ln840_13_reg_4002(3),
      O => \add_ln840_16_reg_4077[3]_i_2_n_3\
    );
\add_ln840_16_reg_4077[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_12,
      I1 => add_ln840_13_reg_4002(2),
      O => \add_ln840_16_reg_4077[3]_i_3_n_3\
    );
\add_ln840_16_reg_4077[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_13,
      I1 => add_ln840_13_reg_4002(1),
      O => \add_ln840_16_reg_4077[3]_i_4_n_3\
    );
\add_ln840_16_reg_4077[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_14,
      I1 => add_ln840_13_reg_4002(0),
      O => \add_ln840_16_reg_4077[3]_i_5_n_3\
    );
\add_ln840_16_reg_4077[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_7,
      I1 => add_ln840_13_reg_4002(7),
      O => \add_ln840_16_reg_4077[7]_i_2_n_3\
    );
\add_ln840_16_reg_4077[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_8,
      I1 => add_ln840_13_reg_4002(6),
      O => \add_ln840_16_reg_4077[7]_i_3_n_3\
    );
\add_ln840_16_reg_4077[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_9,
      I1 => add_ln840_13_reg_4002(5),
      O => \add_ln840_16_reg_4077[7]_i_4_n_3\
    );
\add_ln840_16_reg_4077[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U28_n_10,
      I1 => add_ln840_13_reg_4002(4),
      O => \add_ln840_16_reg_4077[7]_i_5_n_3\
    );
\add_ln840_16_reg_4077_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(0),
      Q => add_ln840_16_reg_4077(0),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(10),
      Q => add_ln840_16_reg_4077(10),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(11),
      Q => add_ln840_16_reg_4077(11),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_4077_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_16_reg_4077_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_4077_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_4077_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_4077_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_13_reg_4002(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_6,
      O(3 downto 0) => add_ln840_16_fu_2166_p2(11 downto 8),
      S(3) => \add_ln840_16_reg_4077[11]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_4077[11]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_4077[11]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_4077[11]_i_5_n_3\
    );
\add_ln840_16_reg_4077_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(12),
      Q => add_ln840_16_reg_4077(12),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(13),
      Q => add_ln840_16_reg_4077(13),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_4077_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_16_reg_4077_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_16_reg_4077_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_16_reg_4077[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_16_reg_4077_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_16_fu_2166_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_15
    );
\add_ln840_16_reg_4077_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(1),
      Q => add_ln840_16_reg_4077(1),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(2),
      Q => add_ln840_16_reg_4077(2),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(3),
      Q => add_ln840_16_reg_4077(3),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_16_reg_4077_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_4077_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_4077_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_4077_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_14,
      O(3 downto 0) => add_ln840_16_fu_2166_p2(3 downto 0),
      S(3) => \add_ln840_16_reg_4077[3]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_4077[3]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_4077[3]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_4077[3]_i_5_n_3\
    );
\add_ln840_16_reg_4077_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(4),
      Q => add_ln840_16_reg_4077(4),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(5),
      Q => add_ln840_16_reg_4077(5),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(6),
      Q => add_ln840_16_reg_4077(6),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(7),
      Q => add_ln840_16_reg_4077(7),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_16_reg_4077_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_16_reg_4077_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_16_reg_4077_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_16_reg_4077_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_16_reg_4077_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_10,
      O(3 downto 0) => add_ln840_16_fu_2166_p2(7 downto 4),
      S(3) => \add_ln840_16_reg_4077[7]_i_2_n_3\,
      S(2) => \add_ln840_16_reg_4077[7]_i_3_n_3\,
      S(1) => \add_ln840_16_reg_4077[7]_i_4_n_3\,
      S(0) => \add_ln840_16_reg_4077[7]_i_5_n_3\
    );
\add_ln840_16_reg_4077_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(8),
      Q => add_ln840_16_reg_4077(8),
      R => '0'
    );
\add_ln840_16_reg_4077_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_16_fu_2166_p2(9),
      Q => add_ln840_16_reg_4077(9),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_15,
      Q => add_ln840_20_reg_4082(0),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_5,
      Q => add_ln840_20_reg_4082(10),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_4,
      Q => add_ln840_20_reg_4082(11),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_3,
      Q => add_ln840_20_reg_4082(12),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_14,
      Q => add_ln840_20_reg_4082(1),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_13,
      Q => add_ln840_20_reg_4082(2),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_12,
      Q => add_ln840_20_reg_4082(3),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_11,
      Q => add_ln840_20_reg_4082(4),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_10,
      Q => add_ln840_20_reg_4082(5),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_9,
      Q => add_ln840_20_reg_4082(6),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_8,
      Q => add_ln840_20_reg_4082(7),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_7,
      Q => add_ln840_20_reg_4082(8),
      R => '0'
    );
\add_ln840_20_reg_4082_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U31_n_6,
      Q => add_ln840_20_reg_4082(9),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_14,
      Q => add_ln840_22_reg_4017(0),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_4,
      Q => add_ln840_22_reg_4017(10),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_3,
      Q => add_ln840_22_reg_4017(11),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_13,
      Q => add_ln840_22_reg_4017(1),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_12,
      Q => add_ln840_22_reg_4017(2),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_11,
      Q => add_ln840_22_reg_4017(3),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_10,
      Q => add_ln840_22_reg_4017(4),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_9,
      Q => add_ln840_22_reg_4017(5),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_8,
      Q => add_ln840_22_reg_4017(6),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_7,
      Q => add_ln840_22_reg_4017(7),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_6,
      Q => add_ln840_22_reg_4017(8),
      R => '0'
    );
\add_ln840_22_reg_4017_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U20_n_5,
      Q => add_ln840_22_reg_4017(9),
      R => '0'
    );
\add_ln840_25_reg_4087[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_22_reg_4017(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_3,
      O => \add_ln840_25_reg_4087[11]_i_2_n_3\
    );
\add_ln840_25_reg_4087[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_4,
      I1 => add_ln840_22_reg_4017(10),
      O => \add_ln840_25_reg_4087[11]_i_3_n_3\
    );
\add_ln840_25_reg_4087[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_5,
      I1 => add_ln840_22_reg_4017(9),
      O => \add_ln840_25_reg_4087[11]_i_4_n_3\
    );
\add_ln840_25_reg_4087[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_6,
      I1 => add_ln840_22_reg_4017(8),
      O => \add_ln840_25_reg_4087[11]_i_5_n_3\
    );
\add_ln840_25_reg_4087[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_22_reg_4017(11),
      O => \add_ln840_25_reg_4087[13]_i_2_n_3\
    );
\add_ln840_25_reg_4087[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_11,
      I1 => add_ln840_22_reg_4017(3),
      O => \add_ln840_25_reg_4087[3]_i_2_n_3\
    );
\add_ln840_25_reg_4087[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_12,
      I1 => add_ln840_22_reg_4017(2),
      O => \add_ln840_25_reg_4087[3]_i_3_n_3\
    );
\add_ln840_25_reg_4087[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_13,
      I1 => add_ln840_22_reg_4017(1),
      O => \add_ln840_25_reg_4087[3]_i_4_n_3\
    );
\add_ln840_25_reg_4087[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_14,
      I1 => add_ln840_22_reg_4017(0),
      O => \add_ln840_25_reg_4087[3]_i_5_n_3\
    );
\add_ln840_25_reg_4087[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_7,
      I1 => add_ln840_22_reg_4017(7),
      O => \add_ln840_25_reg_4087[7]_i_2_n_3\
    );
\add_ln840_25_reg_4087[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_8,
      I1 => add_ln840_22_reg_4017(6),
      O => \add_ln840_25_reg_4087[7]_i_3_n_3\
    );
\add_ln840_25_reg_4087[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_9,
      I1 => add_ln840_22_reg_4017(5),
      O => \add_ln840_25_reg_4087[7]_i_4_n_3\
    );
\add_ln840_25_reg_4087[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U30_n_10,
      I1 => add_ln840_22_reg_4017(4),
      O => \add_ln840_25_reg_4087[7]_i_5_n_3\
    );
\add_ln840_25_reg_4087_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(0),
      Q => add_ln840_25_reg_4087(0),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(10),
      Q => add_ln840_25_reg_4087(10),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(11),
      Q => add_ln840_25_reg_4087(11),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_4087_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_25_reg_4087_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_4087_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_4087_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_4087_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_22_reg_4017(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_6,
      O(3 downto 0) => add_ln840_25_fu_2178_p2(11 downto 8),
      S(3) => \add_ln840_25_reg_4087[11]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_4087[11]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_4087[11]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_4087[11]_i_5_n_3\
    );
\add_ln840_25_reg_4087_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(12),
      Q => add_ln840_25_reg_4087(12),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(13),
      Q => add_ln840_25_reg_4087(13),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_4087_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_25_reg_4087_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_25_reg_4087_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_25_reg_4087[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_25_reg_4087_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_25_fu_2178_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_15
    );
\add_ln840_25_reg_4087_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(1),
      Q => add_ln840_25_reg_4087(1),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(2),
      Q => add_ln840_25_reg_4087(2),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(3),
      Q => add_ln840_25_reg_4087(3),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_25_reg_4087_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_4087_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_4087_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_4087_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_14,
      O(3 downto 0) => add_ln840_25_fu_2178_p2(3 downto 0),
      S(3) => \add_ln840_25_reg_4087[3]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_4087[3]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_4087[3]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_4087[3]_i_5_n_3\
    );
\add_ln840_25_reg_4087_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(4),
      Q => add_ln840_25_reg_4087(4),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(5),
      Q => add_ln840_25_reg_4087(5),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(6),
      Q => add_ln840_25_reg_4087(6),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(7),
      Q => add_ln840_25_reg_4087(7),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_25_reg_4087_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_25_reg_4087_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_25_reg_4087_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_25_reg_4087_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_25_reg_4087_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_10,
      O(3 downto 0) => add_ln840_25_fu_2178_p2(7 downto 4),
      S(3) => \add_ln840_25_reg_4087[7]_i_2_n_3\,
      S(2) => \add_ln840_25_reg_4087[7]_i_3_n_3\,
      S(1) => \add_ln840_25_reg_4087[7]_i_4_n_3\,
      S(0) => \add_ln840_25_reg_4087[7]_i_5_n_3\
    );
\add_ln840_25_reg_4087_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(8),
      Q => add_ln840_25_reg_4087(8),
      R => '0'
    );
\add_ln840_25_reg_4087_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_25_fu_2178_p2(9),
      Q => add_ln840_25_reg_4087(9),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_15,
      Q => add_ln840_29_reg_4092(0),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_5,
      Q => add_ln840_29_reg_4092(10),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_4,
      Q => add_ln840_29_reg_4092(11),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_3,
      Q => add_ln840_29_reg_4092(12),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_14,
      Q => add_ln840_29_reg_4092(1),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_13,
      Q => add_ln840_29_reg_4092(2),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_12,
      Q => add_ln840_29_reg_4092(3),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_11,
      Q => add_ln840_29_reg_4092(4),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_10,
      Q => add_ln840_29_reg_4092(5),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_9,
      Q => add_ln840_29_reg_4092(6),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_8,
      Q => add_ln840_29_reg_4092(7),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_7,
      Q => add_ln840_29_reg_4092(8),
      R => '0'
    );
\add_ln840_29_reg_4092_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U33_n_6,
      Q => add_ln840_29_reg_4092(9),
      R => '0'
    );
\add_ln840_2_reg_4062[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => icmp_ln249_reg_3479_pp0_iter4_reg,
      O => add_ln840_11_reg_40720
    );
\add_ln840_2_reg_4062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_15,
      Q => add_ln840_2_reg_4062(0),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_5,
      Q => add_ln840_2_reg_4062(10),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_4,
      Q => add_ln840_2_reg_4062(11),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_3,
      Q => add_ln840_2_reg_4062(12),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_14,
      Q => add_ln840_2_reg_4062(1),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_13,
      Q => add_ln840_2_reg_4062(2),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_12,
      Q => add_ln840_2_reg_4062(3),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_11,
      Q => add_ln840_2_reg_4062(4),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_10,
      Q => add_ln840_2_reg_4062(5),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_9,
      Q => add_ln840_2_reg_4062(6),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_8,
      Q => add_ln840_2_reg_4062(7),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_7,
      Q => add_ln840_2_reg_4062(8),
      R => '0'
    );
\add_ln840_2_reg_4062_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => mac_muladd_8s_3ns_12s_13_4_1_U27_n_6,
      Q => add_ln840_2_reg_4062(9),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_14,
      Q => add_ln840_31_reg_4032(0),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_4,
      Q => add_ln840_31_reg_4032(10),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_3,
      Q => add_ln840_31_reg_4032(11),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_13,
      Q => add_ln840_31_reg_4032(1),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_12,
      Q => add_ln840_31_reg_4032(2),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_11,
      Q => add_ln840_31_reg_4032(3),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_10,
      Q => add_ln840_31_reg_4032(4),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_9,
      Q => add_ln840_31_reg_4032(5),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_8,
      Q => add_ln840_31_reg_4032(6),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_7,
      Q => add_ln840_31_reg_4032(7),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_6,
      Q => add_ln840_31_reg_4032(8),
      R => '0'
    );
\add_ln840_31_reg_4032_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U23_n_5,
      Q => add_ln840_31_reg_4032(9),
      R => '0'
    );
\add_ln840_34_reg_4097[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_31_reg_4032(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_3,
      O => \add_ln840_34_reg_4097[11]_i_2_n_3\
    );
\add_ln840_34_reg_4097[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_4,
      I1 => add_ln840_31_reg_4032(10),
      O => \add_ln840_34_reg_4097[11]_i_3_n_3\
    );
\add_ln840_34_reg_4097[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_5,
      I1 => add_ln840_31_reg_4032(9),
      O => \add_ln840_34_reg_4097[11]_i_4_n_3\
    );
\add_ln840_34_reg_4097[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_6,
      I1 => add_ln840_31_reg_4032(8),
      O => \add_ln840_34_reg_4097[11]_i_5_n_3\
    );
\add_ln840_34_reg_4097[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_31_reg_4032(11),
      O => \add_ln840_34_reg_4097[13]_i_2_n_3\
    );
\add_ln840_34_reg_4097[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_11,
      I1 => add_ln840_31_reg_4032(3),
      O => \add_ln840_34_reg_4097[3]_i_2_n_3\
    );
\add_ln840_34_reg_4097[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_12,
      I1 => add_ln840_31_reg_4032(2),
      O => \add_ln840_34_reg_4097[3]_i_3_n_3\
    );
\add_ln840_34_reg_4097[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_13,
      I1 => add_ln840_31_reg_4032(1),
      O => \add_ln840_34_reg_4097[3]_i_4_n_3\
    );
\add_ln840_34_reg_4097[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_14,
      I1 => add_ln840_31_reg_4032(0),
      O => \add_ln840_34_reg_4097[3]_i_5_n_3\
    );
\add_ln840_34_reg_4097[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_7,
      I1 => add_ln840_31_reg_4032(7),
      O => \add_ln840_34_reg_4097[7]_i_2_n_3\
    );
\add_ln840_34_reg_4097[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_8,
      I1 => add_ln840_31_reg_4032(6),
      O => \add_ln840_34_reg_4097[7]_i_3_n_3\
    );
\add_ln840_34_reg_4097[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_9,
      I1 => add_ln840_31_reg_4032(5),
      O => \add_ln840_34_reg_4097[7]_i_4_n_3\
    );
\add_ln840_34_reg_4097[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U32_n_10,
      I1 => add_ln840_31_reg_4032(4),
      O => \add_ln840_34_reg_4097[7]_i_5_n_3\
    );
\add_ln840_34_reg_4097_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(0),
      Q => add_ln840_34_reg_4097(0),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(10),
      Q => add_ln840_34_reg_4097(10),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(11),
      Q => add_ln840_34_reg_4097(11),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_4097_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_34_reg_4097_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_4097_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_4097_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_4097_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_31_reg_4032(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_6,
      O(3 downto 0) => add_ln840_34_fu_2190_p2(11 downto 8),
      S(3) => \add_ln840_34_reg_4097[11]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_4097[11]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_4097[11]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_4097[11]_i_5_n_3\
    );
\add_ln840_34_reg_4097_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(12),
      Q => add_ln840_34_reg_4097(12),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(13),
      Q => add_ln840_34_reg_4097(13),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_4097_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_34_reg_4097_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_34_reg_4097_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_34_reg_4097[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_34_reg_4097_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_34_fu_2190_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_18
    );
\add_ln840_34_reg_4097_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(1),
      Q => add_ln840_34_reg_4097(1),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(2),
      Q => add_ln840_34_reg_4097(2),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(3),
      Q => add_ln840_34_reg_4097(3),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_34_reg_4097_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_4097_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_4097_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_4097_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_14,
      O(3 downto 0) => add_ln840_34_fu_2190_p2(3 downto 0),
      S(3) => \add_ln840_34_reg_4097[3]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_4097[3]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_4097[3]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_4097[3]_i_5_n_3\
    );
\add_ln840_34_reg_4097_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(4),
      Q => add_ln840_34_reg_4097(4),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(5),
      Q => add_ln840_34_reg_4097(5),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(6),
      Q => add_ln840_34_reg_4097(6),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(7),
      Q => add_ln840_34_reg_4097(7),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_34_reg_4097_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_34_reg_4097_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_34_reg_4097_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_34_reg_4097_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_34_reg_4097_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_10,
      O(3 downto 0) => add_ln840_34_fu_2190_p2(7 downto 4),
      S(3) => \add_ln840_34_reg_4097[7]_i_2_n_3\,
      S(2) => \add_ln840_34_reg_4097[7]_i_3_n_3\,
      S(1) => \add_ln840_34_reg_4097[7]_i_4_n_3\,
      S(0) => \add_ln840_34_reg_4097[7]_i_5_n_3\
    );
\add_ln840_34_reg_4097_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(8),
      Q => add_ln840_34_reg_4097(8),
      R => '0'
    );
\add_ln840_34_reg_4097_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_34_fu_2190_p2(9),
      Q => add_ln840_34_reg_4097(9),
      R => '0'
    );
\add_ln840_4_reg_3987[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I1 => ap_CS_iter4_fsm_state5,
      I2 => icmp_ln249_reg_3479_pp0_iter3_reg,
      O => add_ln840_13_reg_40020
    );
\add_ln840_4_reg_3987_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_14,
      Q => add_ln840_4_reg_3987(0),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_4,
      Q => add_ln840_4_reg_3987(10),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_3,
      Q => add_ln840_4_reg_3987(11),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_13,
      Q => add_ln840_4_reg_3987(1),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_12,
      Q => add_ln840_4_reg_3987(2),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_11,
      Q => add_ln840_4_reg_3987(3),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_10,
      Q => add_ln840_4_reg_3987(4),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_9,
      Q => add_ln840_4_reg_3987(5),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_8,
      Q => add_ln840_4_reg_3987(6),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_7,
      Q => add_ln840_4_reg_3987(7),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_6,
      Q => add_ln840_4_reg_3987(8),
      R => '0'
    );
\add_ln840_4_reg_3987_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_13_reg_40020,
      D => mac_muladd_8s_3ns_11s_12_4_1_U14_n_5,
      Q => add_ln840_4_reg_3987(9),
      R => '0'
    );
\add_ln840_7_reg_4067[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln840_4_reg_3987(11),
      I1 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_3,
      O => \add_ln840_7_reg_4067[11]_i_2_n_3\
    );
\add_ln840_7_reg_4067[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_4,
      I1 => add_ln840_4_reg_3987(10),
      O => \add_ln840_7_reg_4067[11]_i_3_n_3\
    );
\add_ln840_7_reg_4067[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_5,
      I1 => add_ln840_4_reg_3987(9),
      O => \add_ln840_7_reg_4067[11]_i_4_n_3\
    );
\add_ln840_7_reg_4067[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_6,
      I1 => add_ln840_4_reg_3987(8),
      O => \add_ln840_7_reg_4067[11]_i_5_n_3\
    );
\add_ln840_7_reg_4067[13]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_4_reg_3987(11),
      O => \add_ln840_7_reg_4067[13]_i_2_n_3\
    );
\add_ln840_7_reg_4067[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_11,
      I1 => add_ln840_4_reg_3987(3),
      O => \add_ln840_7_reg_4067[3]_i_2_n_3\
    );
\add_ln840_7_reg_4067[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_12,
      I1 => add_ln840_4_reg_3987(2),
      O => \add_ln840_7_reg_4067[3]_i_3_n_3\
    );
\add_ln840_7_reg_4067[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_13,
      I1 => add_ln840_4_reg_3987(1),
      O => \add_ln840_7_reg_4067[3]_i_4_n_3\
    );
\add_ln840_7_reg_4067[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_14,
      I1 => add_ln840_4_reg_3987(0),
      O => \add_ln840_7_reg_4067[3]_i_5_n_3\
    );
\add_ln840_7_reg_4067[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_7,
      I1 => add_ln840_4_reg_3987(7),
      O => \add_ln840_7_reg_4067[7]_i_2_n_3\
    );
\add_ln840_7_reg_4067[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_8,
      I1 => add_ln840_4_reg_3987(6),
      O => \add_ln840_7_reg_4067[7]_i_3_n_3\
    );
\add_ln840_7_reg_4067[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_9,
      I1 => add_ln840_4_reg_3987(5),
      O => \add_ln840_7_reg_4067[7]_i_4_n_3\
    );
\add_ln840_7_reg_4067[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_8s_3ns_12s_13_4_1_U26_n_10,
      I1 => add_ln840_4_reg_3987(4),
      O => \add_ln840_7_reg_4067[7]_i_5_n_3\
    );
\add_ln840_7_reg_4067_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(0),
      Q => add_ln840_7_reg_4067(0),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(10),
      Q => add_ln840_7_reg_4067(10),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(11),
      Q => add_ln840_7_reg_4067(11),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_4067_reg[7]_i_1_n_3\,
      CO(3) => \add_ln840_7_reg_4067_reg[11]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_4067_reg[11]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_4067_reg[11]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_4067_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => add_ln840_4_reg_3987(11),
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_4,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_5,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_6,
      O(3 downto 0) => add_ln840_7_fu_2154_p2(11 downto 8),
      S(3) => \add_ln840_7_reg_4067[11]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_4067[11]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_4067[11]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_4067[11]_i_5_n_3\
    );
\add_ln840_7_reg_4067_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(12),
      Q => add_ln840_7_reg_4067(12),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(13),
      Q => add_ln840_7_reg_4067(13),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_4067_reg[11]_i_1_n_3\,
      CO(3 downto 1) => \NLW_add_ln840_7_reg_4067_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln840_7_reg_4067_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_7_reg_4067[13]_i_2_n_3\,
      O(3 downto 2) => \NLW_add_ln840_7_reg_4067_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln840_7_fu_2154_p2(13 downto 12),
      S(3 downto 1) => B"001",
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_15
    );
\add_ln840_7_reg_4067_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(1),
      Q => add_ln840_7_reg_4067(1),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(2),
      Q => add_ln840_7_reg_4067(2),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(3),
      Q => add_ln840_7_reg_4067(3),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_7_reg_4067_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_4067_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_4067_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_4067_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_11,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_12,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_13,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_14,
      O(3 downto 0) => add_ln840_7_fu_2154_p2(3 downto 0),
      S(3) => \add_ln840_7_reg_4067[3]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_4067[3]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_4067[3]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_4067[3]_i_5_n_3\
    );
\add_ln840_7_reg_4067_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(4),
      Q => add_ln840_7_reg_4067(4),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(5),
      Q => add_ln840_7_reg_4067(5),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(6),
      Q => add_ln840_7_reg_4067(6),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(7),
      Q => add_ln840_7_reg_4067(7),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_7_reg_4067_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_7_reg_4067_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_7_reg_4067_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_7_reg_4067_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_7_reg_4067_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_7,
      DI(2) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_8,
      DI(1) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_9,
      DI(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_10,
      O(3 downto 0) => add_ln840_7_fu_2154_p2(7 downto 4),
      S(3) => \add_ln840_7_reg_4067[7]_i_2_n_3\,
      S(2) => \add_ln840_7_reg_4067[7]_i_3_n_3\,
      S(1) => \add_ln840_7_reg_4067[7]_i_4_n_3\,
      S(0) => \add_ln840_7_reg_4067[7]_i_5_n_3\
    );
\add_ln840_7_reg_4067_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(8),
      Q => add_ln840_7_reg_4067(8),
      R => '0'
    );
\add_ln840_7_reg_4067_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln840_11_reg_40720,
      D => add_ln840_7_fu_2154_p2(9),
      Q => add_ln840_7_reg_4067(9),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8FFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I3 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I4 => ap_CS_iter7_fsm_state8,
      O => \ap_CS_iter2_fsm[1]_i_1_n_3\
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter1_fsm_state2,
      Q => ap_CS_iter2_fsm_state3,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter3_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter2_fsm_state3,
      Q => ap_CS_iter3_fsm_state4,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter4_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter3_fsm_state4,
      Q => ap_CS_iter4_fsm_state5,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter5_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter4_fsm_state5,
      Q => ap_CS_iter5_fsm_state6,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter6_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_iter2_fsm[1]_i_1_n_3\,
      D => ap_CS_iter5_fsm_state6,
      Q => ap_CS_iter6_fsm_state7,
      R => \^ap_rst_n_inv\
    );
\ap_CS_iter7_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter6_fsm_state7,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I4 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter7_fsm(1)
    );
\ap_CS_iter7_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter7_fsm(1),
      Q => ap_CS_iter7_fsm_state8,
      R => \^ap_rst_n_inv\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_164,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter3_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm178_out,
      D => ap_loop_exit_ready_pp0_iter2_reg,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter4_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm177_out,
      D => ap_loop_exit_ready_pp0_iter3_reg,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm176_out,
      D => ap_loop_exit_ready_pp0_iter4_reg,
      Q => ap_loop_exit_ready_pp0_iter5_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter6_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter5_reg,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I3 => ap_loop_exit_ready_pp0_iter6_reg,
      O => ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter6_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter6_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter6_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter7_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABA8A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter7_reg,
      I1 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I2 => ap_CS_iter6_fsm_state7,
      I3 => ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3,
      I4 => ap_loop_exit_ready_pp0_iter6_reg,
      O => ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter7_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55757575"
    )
        port map (
      I0 => ap_CS_iter7_fsm_state8,
      I1 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I2 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I3 => out_V_TREADY_int_regslice,
      I4 => Q(2),
      O => ap_loop_exit_ready_pp0_iter7_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter7_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter7_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter7_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_138,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_137,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_136,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_135,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_134,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_133,
      Q => p_0_in(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_132,
      Q => p_0_in(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_131,
      Q => p_0_in(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_130,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_129,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_145,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_144,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_143,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_142,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_141,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_140,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_139,
      Q => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_flow_control_loop_pipe_sequential_init
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_53,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_55,
      B(2) => flow_control_loop_pipe_sequential_init_U_n_50,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_52,
      \B_V_data_1_payload_B_reg[23]\(17) => flow_control_loop_pipe_sequential_init_U_n_128,
      \B_V_data_1_payload_B_reg[23]\(16) => flow_control_loop_pipe_sequential_init_U_n_129,
      \B_V_data_1_payload_B_reg[23]\(15) => flow_control_loop_pipe_sequential_init_U_n_130,
      \B_V_data_1_payload_B_reg[23]\(14) => flow_control_loop_pipe_sequential_init_U_n_131,
      \B_V_data_1_payload_B_reg[23]\(13) => flow_control_loop_pipe_sequential_init_U_n_132,
      \B_V_data_1_payload_B_reg[23]\(12) => flow_control_loop_pipe_sequential_init_U_n_133,
      \B_V_data_1_payload_B_reg[23]\(11) => flow_control_loop_pipe_sequential_init_U_n_134,
      \B_V_data_1_payload_B_reg[23]\(10) => flow_control_loop_pipe_sequential_init_U_n_135,
      \B_V_data_1_payload_B_reg[23]\(9) => flow_control_loop_pipe_sequential_init_U_n_136,
      \B_V_data_1_payload_B_reg[23]\(8) => flow_control_loop_pipe_sequential_init_U_n_137,
      \B_V_data_1_payload_B_reg[23]\(7) => flow_control_loop_pipe_sequential_init_U_n_138,
      \B_V_data_1_payload_B_reg[23]\(6) => flow_control_loop_pipe_sequential_init_U_n_139,
      \B_V_data_1_payload_B_reg[23]\(5) => flow_control_loop_pipe_sequential_init_U_n_140,
      \B_V_data_1_payload_B_reg[23]\(4) => flow_control_loop_pipe_sequential_init_U_n_141,
      \B_V_data_1_payload_B_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_142,
      \B_V_data_1_payload_B_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_143,
      \B_V_data_1_payload_B_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_144,
      \B_V_data_1_payload_B_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_145,
      \B_V_data_1_payload_B_reg[26]\(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      \B_V_data_1_payload_B_reg[26]\(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      \B_V_data_1_payload_B_reg[26]\(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      \B_V_data_1_state_reg[0]\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_0\(0) => \^i_fu_344\,
      \B_V_data_1_state_reg[0]_1\(0) => sf_fu_340,
      D(1 downto 0) => D(1 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_6,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => nf_1_fu_492,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_iter1_fsm_reg[1]\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_164,
      ap_loop_exit_ready_pp0_iter7_reg => ap_loop_exit_ready_pp0_iter7_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_48,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_inv\,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_64,
      i_2_fu_980_p2(17 downto 0) => i_2_fu_980_p2(18 downto 1),
      \i_fu_344_reg[0]\ => \i_fu_344_reg_n_3_[0]\,
      \i_fu_344_reg[0]_0\ => \i_fu_344_reg_n_3_[8]\,
      \i_fu_344_reg[0]_1\ => \i_fu_344_reg_n_3_[18]\,
      \i_fu_344_reg[0]_2\ => \i_fu_344_reg_n_3_[1]\,
      \i_fu_344_reg[12]\ => \i_fu_344_reg_n_3_[9]\,
      \i_fu_344_reg[12]_0\ => \i_fu_344_reg_n_3_[11]\,
      \i_fu_344_reg[12]_1\ => \i_fu_344_reg_n_3_[10]\,
      \i_fu_344_reg[12]_2\ => \i_fu_344_reg_n_3_[12]\,
      \i_fu_344_reg[16]\ => \i_fu_344_reg_n_3_[14]\,
      \i_fu_344_reg[16]_0\ => \i_fu_344_reg_n_3_[15]\,
      \i_fu_344_reg[16]_1\ => \i_fu_344_reg_n_3_[16]\,
      \i_fu_344_reg[16]_2\ => \i_fu_344_reg_n_3_[13]\,
      \i_fu_344_reg[18]\ => \i_fu_344_reg_n_3_[17]\,
      \i_fu_344_reg[4]\ => \i_fu_344_reg_n_3_[2]\,
      \i_fu_344_reg[4]_0\ => \i_fu_344_reg_n_3_[3]\,
      \i_fu_344_reg[4]_1\ => \i_fu_344_reg_n_3_[4]\,
      \i_fu_344_reg[8]\ => flow_control_loop_pipe_sequential_init_U_n_49,
      \i_fu_344_reg[8]_0\ => \i_fu_344_reg_n_3_[5]\,
      \i_fu_344_reg[8]_1\ => \i_fu_344_reg_n_3_[6]\,
      \i_fu_344_reg[8]_2\ => \i_fu_344_reg_n_3_[7]\,
      icmp_ln249_reg_3479 => icmp_ln249_reg_3479,
      icmp_ln249_reg_3479_pp0_iter6_reg => icmp_ln249_reg_3479_pp0_iter6_reg,
      \icmp_ln249_reg_3479_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_165,
      \icmp_ln272_reg_3532_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_60,
      \icmp_ln272_reg_3532_reg[0]_0\ => \icmp_ln272_reg_3532_reg_n_3_[0]\,
      icmp_ln290_fu_1696_p2 => icmp_ln290_fu_1696_p2,
      \icmp_ln290_reg_3720[0]_i_3_0\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_18,
      \icmp_ln290_reg_3720[0]_i_3_1\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_17,
      icmp_ln290_reg_3720_pp0_iter6_reg => icmp_ln290_reg_3720_pp0_iter6_reg,
      \icmp_ln290_reg_3720_reg[0]\ => \icmp_ln290_reg_3720[0]_i_6_n_3\,
      \icmp_ln290_reg_3720_reg[0]_0\ => \icmp_ln290_reg_3720[0]_i_7_n_3\,
      \icmp_ln290_reg_3720_reg[0]_1\ => \icmp_ln290_reg_3720[0]_i_8_n_3\,
      \icmp_ln290_reg_3720_reg[0]_2\ => \icmp_ln290_reg_3720[0]_i_17_n_3\,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      mux_4_0(26 downto 0) => mux_4_0(26 downto 0),
      mux_4_1(26 downto 0) => mux_4_1(26 downto 0),
      \nf_1_fu_492[31]_i_3_0\ => \nf_1_fu_492[31]_i_11_n_3\,
      \nf_1_fu_492_reg[0]\ => \nf_1_fu_492[31]_i_8_n_3\,
      \nf_1_fu_492_reg[0]_0\ => \nf_1_fu_492[31]_i_9_n_3\,
      \nf_1_fu_492_reg[0]_1\ => \nf_1_fu_492[31]_i_10_n_3\,
      \nf_1_fu_492_reg[31]\(31 downto 0) => nf_fu_1707_p2(31 downto 0),
      \nf_1_fu_492_reg[31]_0\(31) => \nf_1_fu_492_reg_n_3_[31]\,
      \nf_1_fu_492_reg[31]_0\(30) => \nf_1_fu_492_reg_n_3_[30]\,
      \nf_1_fu_492_reg[31]_0\(29) => \nf_1_fu_492_reg_n_3_[29]\,
      \nf_1_fu_492_reg[31]_0\(28) => \nf_1_fu_492_reg_n_3_[28]\,
      \nf_1_fu_492_reg[31]_0\(27) => \nf_1_fu_492_reg_n_3_[27]\,
      \nf_1_fu_492_reg[31]_0\(26) => \nf_1_fu_492_reg_n_3_[26]\,
      \nf_1_fu_492_reg[31]_0\(25) => \nf_1_fu_492_reg_n_3_[25]\,
      \nf_1_fu_492_reg[31]_0\(24) => \nf_1_fu_492_reg_n_3_[24]\,
      \nf_1_fu_492_reg[31]_0\(23) => \nf_1_fu_492_reg_n_3_[23]\,
      \nf_1_fu_492_reg[31]_0\(22) => \nf_1_fu_492_reg_n_3_[22]\,
      \nf_1_fu_492_reg[31]_0\(21) => \nf_1_fu_492_reg_n_3_[21]\,
      \nf_1_fu_492_reg[31]_0\(20) => \nf_1_fu_492_reg_n_3_[20]\,
      \nf_1_fu_492_reg[31]_0\(19) => \nf_1_fu_492_reg_n_3_[19]\,
      \nf_1_fu_492_reg[31]_0\(18) => \nf_1_fu_492_reg_n_3_[18]\,
      \nf_1_fu_492_reg[31]_0\(17) => \nf_1_fu_492_reg_n_3_[17]\,
      \nf_1_fu_492_reg[31]_0\(16) => \nf_1_fu_492_reg_n_3_[16]\,
      \nf_1_fu_492_reg[31]_0\(15) => \nf_1_fu_492_reg_n_3_[15]\,
      \nf_1_fu_492_reg[31]_0\(14) => \nf_1_fu_492_reg_n_3_[14]\,
      \nf_1_fu_492_reg[31]_0\(13) => \nf_1_fu_492_reg_n_3_[13]\,
      \nf_1_fu_492_reg[31]_0\(12) => \nf_1_fu_492_reg_n_3_[12]\,
      \nf_1_fu_492_reg[31]_0\(11) => \nf_1_fu_492_reg_n_3_[11]\,
      \nf_1_fu_492_reg[31]_0\(10) => \nf_1_fu_492_reg_n_3_[10]\,
      \nf_1_fu_492_reg[31]_0\(9) => \nf_1_fu_492_reg_n_3_[9]\,
      \nf_1_fu_492_reg[31]_0\(8) => \nf_1_fu_492_reg_n_3_[8]\,
      \nf_1_fu_492_reg[31]_0\(7) => \nf_1_fu_492_reg_n_3_[7]\,
      \nf_1_fu_492_reg[31]_0\(6) => \nf_1_fu_492_reg_n_3_[6]\,
      \nf_1_fu_492_reg[31]_0\(5) => \nf_1_fu_492_reg_n_3_[5]\,
      \nf_1_fu_492_reg[31]_0\(4) => \nf_1_fu_492_reg_n_3_[4]\,
      \nf_1_fu_492_reg[31]_0\(3) => \nf_1_fu_492_reg_n_3_[3]\,
      \nf_1_fu_492_reg[31]_0\(2) => \nf_1_fu_492_reg_n_3_[2]\,
      \nf_1_fu_492_reg[31]_0\(1) => \nf_1_fu_492_reg_n_3_[1]\,
      \nf_1_fu_492_reg[31]_0\(0) => \nf_1_fu_492_reg_n_3_[0]\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(26 downto 0) => \inputBuf_V_30_fu_484_reg[26]_0\(26 downto 0),
      \sf_fu_340_reg[0]\(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      \sf_fu_340_reg[0]_0\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      \sf_fu_340_reg[0]_1\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      \sf_fu_340_reg[0]_10\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      \sf_fu_340_reg[0]_11\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      \sf_fu_340_reg[0]_2\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      \sf_fu_340_reg[0]_3\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      \sf_fu_340_reg[0]_4\ => flow_control_loop_pipe_sequential_init_U_n_76,
      \sf_fu_340_reg[0]_5\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      \sf_fu_340_reg[0]_6\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      \sf_fu_340_reg[0]_7\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      \sf_fu_340_reg[0]_8\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      \sf_fu_340_reg[0]_9\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      \sf_fu_340_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \sf_fu_340_reg[1]_0\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      \sf_fu_340_reg[2]\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      \sf_fu_340_reg[2]_0\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      \sf_fu_340_reg[2]_1\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      \sf_fu_340_reg[2]_2\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      \sf_fu_340_reg[2]_3\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      \sf_fu_340_reg[31]\(31 downto 0) => sf_2_fu_1690_p2(31 downto 0),
      \sf_fu_340_reg[31]_0\(31) => \sf_fu_340_reg_n_3_[31]\,
      \sf_fu_340_reg[31]_0\(30) => \sf_fu_340_reg_n_3_[30]\,
      \sf_fu_340_reg[31]_0\(29) => \sf_fu_340_reg_n_3_[29]\,
      \sf_fu_340_reg[31]_0\(28) => \sf_fu_340_reg_n_3_[28]\,
      \sf_fu_340_reg[31]_0\(27) => \sf_fu_340_reg_n_3_[27]\,
      \sf_fu_340_reg[31]_0\(26) => \sf_fu_340_reg_n_3_[26]\,
      \sf_fu_340_reg[31]_0\(25) => \sf_fu_340_reg_n_3_[25]\,
      \sf_fu_340_reg[31]_0\(24) => \sf_fu_340_reg_n_3_[24]\,
      \sf_fu_340_reg[31]_0\(23) => \sf_fu_340_reg_n_3_[23]\,
      \sf_fu_340_reg[31]_0\(22) => \sf_fu_340_reg_n_3_[22]\,
      \sf_fu_340_reg[31]_0\(21) => \sf_fu_340_reg_n_3_[21]\,
      \sf_fu_340_reg[31]_0\(20) => \sf_fu_340_reg_n_3_[20]\,
      \sf_fu_340_reg[31]_0\(19) => \sf_fu_340_reg_n_3_[19]\,
      \sf_fu_340_reg[31]_0\(18) => \sf_fu_340_reg_n_3_[18]\,
      \sf_fu_340_reg[31]_0\(17) => \sf_fu_340_reg_n_3_[17]\,
      \sf_fu_340_reg[31]_0\(16) => \sf_fu_340_reg_n_3_[16]\,
      \sf_fu_340_reg[31]_0\(15) => \sf_fu_340_reg_n_3_[15]\,
      \sf_fu_340_reg[31]_0\(14) => \sf_fu_340_reg_n_3_[14]\,
      \sf_fu_340_reg[31]_0\(13) => \sf_fu_340_reg_n_3_[13]\,
      \sf_fu_340_reg[31]_0\(12) => \sf_fu_340_reg_n_3_[12]\,
      \sf_fu_340_reg[31]_0\(11) => \sf_fu_340_reg_n_3_[11]\,
      \sf_fu_340_reg[31]_0\(10) => \sf_fu_340_reg_n_3_[10]\,
      \sf_fu_340_reg[31]_0\(9) => \sf_fu_340_reg_n_3_[9]\,
      \sf_fu_340_reg[31]_0\(8) => \sf_fu_340_reg_n_3_[8]\,
      \sf_fu_340_reg[31]_0\(7) => \sf_fu_340_reg_n_3_[7]\,
      \sf_fu_340_reg[31]_0\(6) => \sf_fu_340_reg_n_3_[6]\,
      \sf_fu_340_reg[31]_0\(5) => \sf_fu_340_reg_n_3_[5]\,
      \sf_fu_340_reg[31]_0\(4) => \sf_fu_340_reg_n_3_[4]\,
      \sf_fu_340_reg[31]_0\(3) => \sf_fu_340_reg_n_3_[3]\,
      \sf_fu_340_reg[31]_0\(2) => \sf_fu_340_reg_n_3_[2]\,
      \sf_fu_340_reg[31]_0\(1) => \sf_fu_340_reg_n_3_[1]\,
      \sf_fu_340_reg[31]_0\(0) => \sf_fu_340_reg_n_3_[0]\,
      \sf_fu_340_reg[3]\(3 downto 0) => ap_sig_allocacmp_sf_1(3 downto 0),
      \sf_fu_340_reg[3]_0\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      \sf_fu_340_reg[3]_1\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      \sf_fu_340_reg[3]_2\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      \sf_fu_340_reg[3]_3\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      \sf_fu_340_reg[3]_4\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      \sf_fu_340_reg[4]\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      \sf_fu_340_reg[4]_0\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      \sf_fu_340_reg[4]_1\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      \sf_fu_340_reg[4]_2\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      \sf_fu_340_reg[4]_3\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      \sf_fu_340_reg[4]_4\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      \sf_fu_340_reg[4]_5\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      \sf_fu_340_reg[4]_6\(0) => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
\i_fu_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => \i_fu_344_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_344_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(10),
      Q => \i_fu_344_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(11),
      Q => \i_fu_344_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(12),
      Q => \i_fu_344_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(13),
      Q => \i_fu_344_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(14),
      Q => \i_fu_344_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(15),
      Q => \i_fu_344_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(16),
      Q => \i_fu_344_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(17),
      Q => \i_fu_344_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(18),
      Q => \i_fu_344_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(1),
      Q => \i_fu_344_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(2),
      Q => \i_fu_344_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(3),
      Q => \i_fu_344_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(4),
      Q => \i_fu_344_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(5),
      Q => \i_fu_344_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(6),
      Q => \i_fu_344_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(7),
      Q => \i_fu_344_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(8),
      Q => \i_fu_344_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\i_fu_344_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => i_2_fu_980_p2(9),
      Q => \i_fu_344_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_49
    );
\icmp_ln249_reg_3479_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => icmp_ln249_reg_3479,
      Q => icmp_ln249_reg_3479_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln249_reg_3479_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm178_out,
      D => icmp_ln249_reg_3479_pp0_iter1_reg,
      Q => icmp_ln249_reg_3479_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln249_reg_3479_pp0_iter3_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter3_fsm_state4,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I4 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter4_fsm177_out
    );
\icmp_ln249_reg_3479_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm177_out,
      D => icmp_ln249_reg_3479_pp0_iter2_reg,
      Q => icmp_ln249_reg_3479_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln249_reg_3479_pp0_iter4_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA80AAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter4_fsm_state5,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_3720_pp0_iter6_reg,
      I4 => icmp_ln249_reg_3479_pp0_iter6_reg,
      I5 => ap_CS_iter7_fsm_state8,
      O => ap_NS_iter5_fsm176_out
    );
\icmp_ln249_reg_3479_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm176_out,
      D => icmp_ln249_reg_3479_pp0_iter3_reg,
      Q => icmp_ln249_reg_3479_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln249_reg_3479_pp0_iter5_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln249_reg_3479_pp0_iter4_reg,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I3 => \icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0]\,
      O => \icmp_ln249_reg_3479_pp0_iter5_reg[0]_i_1_n_3\
    );
\icmp_ln249_reg_3479_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_3479_pp0_iter5_reg[0]_i_1_n_3\,
      Q => \icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln249_reg_3479_pp0_iter6_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0]\,
      I1 => ap_CS_iter6_fsm_state7,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I3 => icmp_ln249_reg_3479_pp0_iter6_reg,
      O => \icmp_ln249_reg_3479_pp0_iter6_reg[0]_i_1_n_3\
    );
\icmp_ln249_reg_3479_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_3479_pp0_iter6_reg[0]_i_1_n_3\,
      Q => icmp_ln249_reg_3479_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln249_reg_3479_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_165,
      Q => icmp_ln249_reg_3479,
      R => '0'
    );
\icmp_ln272_reg_3532_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => \icmp_ln272_reg_3532_reg_n_3_[0]\,
      Q => icmp_ln272_reg_3532_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln272_reg_3532_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm178_out,
      D => icmp_ln272_reg_3532_pp0_iter1_reg,
      Q => icmp_ln272_reg_3532_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln272_reg_3532_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm177_out,
      D => icmp_ln272_reg_3532_pp0_iter2_reg,
      Q => icmp_ln272_reg_3532_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln272_reg_3532_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm176_out,
      D => icmp_ln272_reg_3532_pp0_iter3_reg,
      Q => icmp_ln272_reg_3532_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln272_reg_3532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \icmp_ln272_reg_3532_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln290_reg_3720[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_1690_p2(24),
      I1 => sf_2_fu_1690_p2(10),
      I2 => sf_2_fu_1690_p2(29),
      I3 => sf_2_fu_1690_p2(12),
      O => \icmp_ln290_reg_3720[0]_i_17_n_3\
    );
\icmp_ln290_reg_3720[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_1690_p2(19),
      I1 => sf_2_fu_1690_p2(2),
      I2 => sf_2_fu_1690_p2(20),
      I3 => sf_2_fu_1690_p2(15),
      O => \icmp_ln290_reg_3720[0]_i_18_n_3\
    );
\icmp_ln290_reg_3720[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_1690_p2(7),
      I1 => sf_2_fu_1690_p2(3),
      I2 => sf_2_fu_1690_p2(18),
      I3 => sf_2_fu_1690_p2(9),
      O => \icmp_ln290_reg_3720[0]_i_19_n_3\
    );
\icmp_ln290_reg_3720[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_1690_p2(26),
      I1 => sf_2_fu_1690_p2(22),
      I2 => sf_2_fu_1690_p2(16),
      I3 => sf_2_fu_1690_p2(6),
      O => \icmp_ln290_reg_3720[0]_i_20_n_3\
    );
\icmp_ln290_reg_3720[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_1690_p2(23),
      I1 => sf_2_fu_1690_p2(28),
      I2 => sf_2_fu_1690_p2(27),
      I3 => sf_2_fu_1690_p2(25),
      I4 => \icmp_ln290_reg_3720[0]_i_18_n_3\,
      O => \icmp_ln290_reg_3720[0]_i_6_n_3\
    );
\icmp_ln290_reg_3720[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_1690_p2(17),
      I1 => sf_2_fu_1690_p2(30),
      I2 => sf_2_fu_1690_p2(8),
      I3 => sf_2_fu_1690_p2(31),
      I4 => \icmp_ln290_reg_3720[0]_i_19_n_3\,
      O => \icmp_ln290_reg_3720[0]_i_7_n_3\
    );
\icmp_ln290_reg_3720[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_1690_p2(11),
      I1 => sf_2_fu_1690_p2(14),
      I2 => sf_2_fu_1690_p2(13),
      I3 => sf_2_fu_1690_p2(21),
      I4 => \icmp_ln290_reg_3720[0]_i_20_n_3\,
      O => \icmp_ln290_reg_3720[0]_i_8_n_3\
    );
\icmp_ln290_reg_3720_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => icmp_ln290_reg_3720,
      Q => icmp_ln290_reg_3720_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln290_reg_3720_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter3_fsm178_out,
      D => icmp_ln290_reg_3720_pp0_iter1_reg,
      Q => icmp_ln290_reg_3720_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln290_reg_3720_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter4_fsm177_out,
      D => icmp_ln290_reg_3720_pp0_iter2_reg,
      Q => icmp_ln290_reg_3720_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln290_reg_3720_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter5_fsm176_out,
      D => icmp_ln290_reg_3720_pp0_iter3_reg,
      Q => icmp_ln290_reg_3720_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln290_reg_3720_pp0_iter5_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln290_reg_3720_pp0_iter4_reg,
      I1 => ap_CS_iter5_fsm_state6,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I3 => icmp_ln290_reg_3720_pp0_iter5_reg,
      O => \icmp_ln290_reg_3720_pp0_iter5_reg[0]_i_1_n_3\
    );
\icmp_ln290_reg_3720_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln290_reg_3720_pp0_iter5_reg[0]_i_1_n_3\,
      Q => icmp_ln290_reg_3720_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln290_reg_3720_pp0_iter6_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln290_reg_3720_pp0_iter5_reg,
      I1 => ap_CS_iter6_fsm_state7,
      I2 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      I3 => icmp_ln290_reg_3720_pp0_iter6_reg,
      O => \icmp_ln290_reg_3720_pp0_iter6_reg[0]_i_1_n_3\
    );
\icmp_ln290_reg_3720_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln290_reg_3720_pp0_iter6_reg[0]_i_1_n_3\,
      Q => icmp_ln290_reg_3720_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln290_reg_3720_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => icmp_ln290_fu_1696_p2,
      Q => icmp_ln290_reg_3720,
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_10_fu_404(0),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_10_fu_404(10),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_10_fu_404(11),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_10_fu_404(12),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_10_fu_404(13),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_10_fu_404(14),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_10_fu_404(15),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_10_fu_404(16),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_10_fu_404(17),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_10_fu_404(18),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_10_fu_404(19),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_10_fu_404(1),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_10_fu_404(20),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_10_fu_404(21),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_10_fu_404(22),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_10_fu_404(23),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_10_fu_404(24),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_10_fu_404(25),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_10_fu_404(26),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_10_fu_404(2),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_10_fu_404(3),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_10_fu_404(4),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_10_fu_404(5),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_10_fu_404(6),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_10_fu_404(7),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_10_fu_404(8),
      R => '0'
    );
\inputBuf_V_10_fu_404_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87921,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_10_fu_404(9),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_11_fu_408(0),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_11_fu_408(10),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_11_fu_408(11),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_11_fu_408(12),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_11_fu_408(13),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_11_fu_408(14),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_11_fu_408(15),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_11_fu_408(16),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_11_fu_408(17),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_11_fu_408(18),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_11_fu_408(19),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_11_fu_408(1),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_11_fu_408(20),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_11_fu_408(21),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_11_fu_408(22),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_11_fu_408(23),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_11_fu_408(24),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_11_fu_408(25),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_11_fu_408(26),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_11_fu_408(2),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_11_fu_408(3),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_11_fu_408(4),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_11_fu_408(5),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_11_fu_408(6),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_11_fu_408(7),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_11_fu_408(8),
      R => '0'
    );
\inputBuf_V_11_fu_408_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87920,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_11_fu_408(9),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_12_fu_412(0),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_12_fu_412(10),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_12_fu_412(11),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_12_fu_412(12),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_12_fu_412(13),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_12_fu_412(14),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_12_fu_412(15),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_12_fu_412(16),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_12_fu_412(17),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_12_fu_412(18),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_12_fu_412(19),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_12_fu_412(1),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_12_fu_412(20),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_12_fu_412(21),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_12_fu_412(22),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_12_fu_412(23),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_12_fu_412(24),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_12_fu_412(25),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_12_fu_412(26),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_12_fu_412(2),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_12_fu_412(3),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_12_fu_412(4),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_12_fu_412(5),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_12_fu_412(6),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_12_fu_412(7),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_12_fu_412(8),
      R => '0'
    );
\inputBuf_V_12_fu_412_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87919,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_12_fu_412(9),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_13_fu_416(0),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_13_fu_416(10),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_13_fu_416(11),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_13_fu_416(12),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_13_fu_416(13),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_13_fu_416(14),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_13_fu_416(15),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_13_fu_416(16),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_13_fu_416(17),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_13_fu_416(18),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_13_fu_416(19),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_13_fu_416(1),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_13_fu_416(20),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_13_fu_416(21),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_13_fu_416(22),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_13_fu_416(23),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_13_fu_416(24),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_13_fu_416(25),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_13_fu_416(26),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_13_fu_416(2),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_13_fu_416(3),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_13_fu_416(4),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_13_fu_416(5),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_13_fu_416(6),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_13_fu_416(7),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_13_fu_416(8),
      R => '0'
    );
\inputBuf_V_13_fu_416_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87918,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_13_fu_416(9),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_14_fu_420(0),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_14_fu_420(10),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_14_fu_420(11),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_14_fu_420(12),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_14_fu_420(13),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_14_fu_420(14),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_14_fu_420(15),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_14_fu_420(16),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_14_fu_420(17),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_14_fu_420(18),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_14_fu_420(19),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_14_fu_420(1),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_14_fu_420(20),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_14_fu_420(21),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_14_fu_420(22),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_14_fu_420(23),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_14_fu_420(24),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_14_fu_420(25),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_14_fu_420(26),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_14_fu_420(2),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_14_fu_420(3),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_14_fu_420(4),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_14_fu_420(5),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_14_fu_420(6),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_14_fu_420(7),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_14_fu_420(8),
      R => '0'
    );
\inputBuf_V_14_fu_420_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87917,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_14_fu_420(9),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_15_fu_424(0),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_15_fu_424(10),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_15_fu_424(11),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_15_fu_424(12),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_15_fu_424(13),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_15_fu_424(14),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_15_fu_424(15),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_15_fu_424(16),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_15_fu_424(17),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_15_fu_424(18),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_15_fu_424(19),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_15_fu_424(1),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_15_fu_424(20),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_15_fu_424(21),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_15_fu_424(22),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_15_fu_424(23),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_15_fu_424(24),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_15_fu_424(25),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_15_fu_424(26),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_15_fu_424(2),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_15_fu_424(3),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_15_fu_424(4),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_15_fu_424(5),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_15_fu_424(6),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_15_fu_424(7),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_15_fu_424(8),
      R => '0'
    );
\inputBuf_V_15_fu_424_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87916,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_15_fu_424(9),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_16_fu_428(0),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_16_fu_428(10),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_16_fu_428(11),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_16_fu_428(12),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_16_fu_428(13),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_16_fu_428(14),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_16_fu_428(15),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_16_fu_428(16),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_16_fu_428(17),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_16_fu_428(18),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_16_fu_428(19),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_16_fu_428(1),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_16_fu_428(20),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_16_fu_428(21),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_16_fu_428(22),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_16_fu_428(23),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_16_fu_428(24),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_16_fu_428(25),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_16_fu_428(26),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_16_fu_428(2),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_16_fu_428(3),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_16_fu_428(4),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_16_fu_428(5),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_16_fu_428(6),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_16_fu_428(7),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_16_fu_428(8),
      R => '0'
    );
\inputBuf_V_16_fu_428_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87915,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_16_fu_428(9),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_17_fu_432(0),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_17_fu_432(10),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_17_fu_432(11),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_17_fu_432(12),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_17_fu_432(13),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_17_fu_432(14),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_17_fu_432(15),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_17_fu_432(16),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_17_fu_432(17),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_17_fu_432(18),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_17_fu_432(19),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_17_fu_432(1),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_17_fu_432(20),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_17_fu_432(21),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_17_fu_432(22),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_17_fu_432(23),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_17_fu_432(24),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_17_fu_432(25),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_17_fu_432(26),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_17_fu_432(2),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_17_fu_432(3),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_17_fu_432(4),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_17_fu_432(5),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_17_fu_432(6),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_17_fu_432(7),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_17_fu_432(8),
      R => '0'
    );
\inputBuf_V_17_fu_432_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87914,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_17_fu_432(9),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_18_fu_436(0),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_18_fu_436(10),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_18_fu_436(11),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_18_fu_436(12),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_18_fu_436(13),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_18_fu_436(14),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_18_fu_436(15),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_18_fu_436(16),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_18_fu_436(17),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_18_fu_436(18),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_18_fu_436(19),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_18_fu_436(1),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_18_fu_436(20),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_18_fu_436(21),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_18_fu_436(22),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_18_fu_436(23),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_18_fu_436(24),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_18_fu_436(25),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_18_fu_436(26),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_18_fu_436(2),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_18_fu_436(3),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_18_fu_436(4),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_18_fu_436(5),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_18_fu_436(6),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_18_fu_436(7),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_18_fu_436(8),
      R => '0'
    );
\inputBuf_V_18_fu_436_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_13,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_18_fu_436(9),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_19_fu_440(0),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_19_fu_440(10),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_19_fu_440(11),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_19_fu_440(12),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_19_fu_440(13),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_19_fu_440(14),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_19_fu_440(15),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_19_fu_440(16),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_19_fu_440(17),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_19_fu_440(18),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_19_fu_440(19),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_19_fu_440(1),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_19_fu_440(20),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_19_fu_440(21),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_19_fu_440(22),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_19_fu_440(23),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_19_fu_440(24),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_19_fu_440(25),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_19_fu_440(26),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_19_fu_440(2),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_19_fu_440(3),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_19_fu_440(4),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_19_fu_440(5),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_19_fu_440(6),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_19_fu_440(7),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_19_fu_440(8),
      R => '0'
    );
\inputBuf_V_19_fu_440_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87912,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_19_fu_440(9),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_1_fu_368(0),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_1_fu_368(10),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_1_fu_368(11),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_1_fu_368(12),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_1_fu_368(13),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_1_fu_368(14),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_1_fu_368(15),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_1_fu_368(16),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_1_fu_368(17),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_1_fu_368(18),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_1_fu_368(19),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_1_fu_368(1),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_1_fu_368(20),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_1_fu_368(21),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_1_fu_368(22),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_1_fu_368(23),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_1_fu_368(24),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_1_fu_368(25),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_1_fu_368(26),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_1_fu_368(2),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_1_fu_368(3),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_1_fu_368(4),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_1_fu_368(5),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_1_fu_368(6),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_1_fu_368(7),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_1_fu_368(8),
      R => '0'
    );
\inputBuf_V_1_fu_368_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87930,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_1_fu_368(9),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_20_fu_444(0),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_20_fu_444(10),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_20_fu_444(11),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_20_fu_444(12),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_20_fu_444(13),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_20_fu_444(14),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_20_fu_444(15),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_20_fu_444(16),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_20_fu_444(17),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_20_fu_444(18),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_20_fu_444(19),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_20_fu_444(1),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_20_fu_444(20),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_20_fu_444(21),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_20_fu_444(22),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_20_fu_444(23),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_20_fu_444(24),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_20_fu_444(25),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_20_fu_444(26),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_20_fu_444(2),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_20_fu_444(3),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_20_fu_444(4),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_20_fu_444(5),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_20_fu_444(6),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_20_fu_444(7),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_20_fu_444(8),
      R => '0'
    );
\inputBuf_V_20_fu_444_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87911,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_20_fu_444(9),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_21_fu_448(0),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_21_fu_448(10),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_21_fu_448(11),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_21_fu_448(12),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_21_fu_448(13),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_21_fu_448(14),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_21_fu_448(15),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_21_fu_448(16),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_21_fu_448(17),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_21_fu_448(18),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_21_fu_448(19),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_21_fu_448(1),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_21_fu_448(20),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_21_fu_448(21),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_21_fu_448(22),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_21_fu_448(23),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_21_fu_448(24),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_21_fu_448(25),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_21_fu_448(26),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_21_fu_448(2),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_21_fu_448(3),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_21_fu_448(4),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_21_fu_448(5),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_21_fu_448(6),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_21_fu_448(7),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_21_fu_448(8),
      R => '0'
    );
\inputBuf_V_21_fu_448_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87910,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_21_fu_448(9),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_22_fu_452(0),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_22_fu_452(10),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_22_fu_452(11),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_22_fu_452(12),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_22_fu_452(13),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_22_fu_452(14),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_22_fu_452(15),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_22_fu_452(16),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_22_fu_452(17),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_22_fu_452(18),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_22_fu_452(19),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_22_fu_452(1),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_22_fu_452(20),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_22_fu_452(21),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_22_fu_452(22),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_22_fu_452(23),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_22_fu_452(24),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_22_fu_452(25),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_22_fu_452(26),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_22_fu_452(2),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_22_fu_452(3),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_22_fu_452(4),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_22_fu_452(5),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_22_fu_452(6),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_22_fu_452(7),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_22_fu_452(8),
      R => '0'
    );
\inputBuf_V_22_fu_452_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8799,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_22_fu_452(9),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_23_fu_456(0),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_23_fu_456(10),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_23_fu_456(11),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_23_fu_456(12),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_23_fu_456(13),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_23_fu_456(14),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_23_fu_456(15),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_23_fu_456(16),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_23_fu_456(17),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_23_fu_456(18),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_23_fu_456(19),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_23_fu_456(1),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_23_fu_456(20),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_23_fu_456(21),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_23_fu_456(22),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_23_fu_456(23),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_23_fu_456(24),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_23_fu_456(25),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_23_fu_456(26),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_23_fu_456(2),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_23_fu_456(3),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_23_fu_456(4),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_23_fu_456(5),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_23_fu_456(6),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_23_fu_456(7),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_23_fu_456(8),
      R => '0'
    );
\inputBuf_V_23_fu_456_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8798,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_23_fu_456(9),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_24_fu_460(0),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_24_fu_460(10),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_24_fu_460(11),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_24_fu_460(12),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_24_fu_460(13),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_24_fu_460(14),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_24_fu_460(15),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_24_fu_460(16),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_24_fu_460(17),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_24_fu_460(18),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_24_fu_460(19),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_24_fu_460(1),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_24_fu_460(20),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_24_fu_460(21),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_24_fu_460(22),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_24_fu_460(23),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_24_fu_460(24),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_24_fu_460(25),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_24_fu_460(26),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_24_fu_460(2),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_24_fu_460(3),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_24_fu_460(4),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_24_fu_460(5),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_24_fu_460(6),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_24_fu_460(7),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_24_fu_460(8),
      R => '0'
    );
\inputBuf_V_24_fu_460_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_24_fu_460(9),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_25_fu_464(0),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_25_fu_464(10),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_25_fu_464(11),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_25_fu_464(12),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_25_fu_464(13),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_25_fu_464(14),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_25_fu_464(15),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_25_fu_464(16),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_25_fu_464(17),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_25_fu_464(18),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_25_fu_464(19),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_25_fu_464(1),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_25_fu_464(20),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_25_fu_464(21),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_25_fu_464(22),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_25_fu_464(23),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_25_fu_464(24),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_25_fu_464(25),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_25_fu_464(26),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_25_fu_464(2),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_25_fu_464(3),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_25_fu_464(4),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_25_fu_464(5),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_25_fu_464(6),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_25_fu_464(7),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_25_fu_464(8),
      R => '0'
    );
\inputBuf_V_25_fu_464_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8796,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_25_fu_464(9),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_26_fu_468(0),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_26_fu_468(10),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_26_fu_468(11),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_26_fu_468(12),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_26_fu_468(13),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_26_fu_468(14),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_26_fu_468(15),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_26_fu_468(16),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_26_fu_468(17),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_26_fu_468(18),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_26_fu_468(19),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_26_fu_468(1),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_26_fu_468(20),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_26_fu_468(21),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_26_fu_468(22),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_26_fu_468(23),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_26_fu_468(24),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_26_fu_468(25),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_26_fu_468(26),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_26_fu_468(2),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_26_fu_468(3),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_26_fu_468(4),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_26_fu_468(5),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_26_fu_468(6),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_26_fu_468(7),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_26_fu_468(8),
      R => '0'
    );
\inputBuf_V_26_fu_468_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8795,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_26_fu_468(9),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_27_fu_472(0),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_27_fu_472(10),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_27_fu_472(11),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_27_fu_472(12),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_27_fu_472(13),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_27_fu_472(14),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_27_fu_472(15),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_27_fu_472(16),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_27_fu_472(17),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_27_fu_472(18),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_27_fu_472(19),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_27_fu_472(1),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_27_fu_472(20),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_27_fu_472(21),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_27_fu_472(22),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_27_fu_472(23),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_27_fu_472(24),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_27_fu_472(25),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_27_fu_472(26),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_27_fu_472(2),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_27_fu_472(3),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_27_fu_472(4),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_27_fu_472(5),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_27_fu_472(6),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_27_fu_472(7),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_27_fu_472(8),
      R => '0'
    );
\inputBuf_V_27_fu_472_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8794,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_27_fu_472(9),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_28_fu_476(0),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_28_fu_476(10),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_28_fu_476(11),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_28_fu_476(12),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_28_fu_476(13),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_28_fu_476(14),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_28_fu_476(15),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_28_fu_476(16),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_28_fu_476(17),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_28_fu_476(18),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_28_fu_476(19),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_28_fu_476(1),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_28_fu_476(20),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_28_fu_476(21),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_28_fu_476(22),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_28_fu_476(23),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_28_fu_476(24),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_28_fu_476(25),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_28_fu_476(26),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_28_fu_476(2),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_28_fu_476(3),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_28_fu_476(4),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_28_fu_476(5),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_28_fu_476(6),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_28_fu_476(7),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_28_fu_476(8),
      R => '0'
    );
\inputBuf_V_28_fu_476_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_28_fu_476(9),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_29_fu_480(0),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_29_fu_480(10),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_29_fu_480(11),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_29_fu_480(12),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_29_fu_480(13),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_29_fu_480(14),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_29_fu_480(15),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_29_fu_480(16),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_29_fu_480(17),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_29_fu_480(18),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_29_fu_480(19),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_29_fu_480(1),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_29_fu_480(20),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_29_fu_480(21),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_29_fu_480(22),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_29_fu_480(23),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_29_fu_480(24),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_29_fu_480(25),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_29_fu_480(26),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_29_fu_480(2),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_29_fu_480(3),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_29_fu_480(4),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_29_fu_480(5),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_29_fu_480(6),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_29_fu_480(7),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_29_fu_480(8),
      R => '0'
    );
\inputBuf_V_29_fu_480_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8792,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_29_fu_480(9),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_2_fu_372(0),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_2_fu_372(10),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_2_fu_372(11),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_2_fu_372(12),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_2_fu_372(13),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_2_fu_372(14),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_2_fu_372(15),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_2_fu_372(16),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_2_fu_372(17),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_2_fu_372(18),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_2_fu_372(19),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_2_fu_372(1),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_2_fu_372(20),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_2_fu_372(21),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_2_fu_372(22),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_2_fu_372(23),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_2_fu_372(24),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_2_fu_372(25),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_2_fu_372(26),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_2_fu_372(2),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_2_fu_372(3),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_2_fu_372(4),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_2_fu_372(5),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_2_fu_372(6),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_2_fu_372(7),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_2_fu_372(8),
      R => '0'
    );
\inputBuf_V_2_fu_372_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87929,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_2_fu_372(9),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_30_fu_484(0),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_30_fu_484(10),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_30_fu_484(11),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_30_fu_484(12),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_30_fu_484(13),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_30_fu_484(14),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_30_fu_484(15),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_30_fu_484(16),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_30_fu_484(17),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_30_fu_484(18),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_30_fu_484(19),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_30_fu_484(1),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_30_fu_484(20),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_30_fu_484(21),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_30_fu_484(22),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_30_fu_484(23),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_30_fu_484(24),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_30_fu_484(25),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_30_fu_484(26),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_30_fu_484(2),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_30_fu_484(3),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_30_fu_484(4),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_30_fu_484(5),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_30_fu_484(6),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_30_fu_484(7),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_30_fu_484(8),
      R => '0'
    );
\inputBuf_V_30_fu_484_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8793170_out,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_30_fu_484(9),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_31_fu_488(0),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_31_fu_488(10),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_31_fu_488(11),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_31_fu_488(12),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_31_fu_488(13),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_31_fu_488(14),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_31_fu_488(15),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_31_fu_488(16),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_31_fu_488(17),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_31_fu_488(18),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_31_fu_488(19),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_31_fu_488(1),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_31_fu_488(20),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_31_fu_488(21),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_31_fu_488(22),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_31_fu_488(23),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_31_fu_488(24),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_31_fu_488(25),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_31_fu_488(26),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_31_fu_488(2),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_31_fu_488(3),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_31_fu_488(4),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_31_fu_488(5),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_31_fu_488(6),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_31_fu_488(7),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_31_fu_488(8),
      R => '0'
    );
\inputBuf_V_31_fu_488_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_8791,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_31_fu_488(9),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_3_fu_376(0),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_3_fu_376(10),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_3_fu_376(11),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_3_fu_376(12),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_3_fu_376(13),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_3_fu_376(14),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_3_fu_376(15),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_3_fu_376(16),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_3_fu_376(17),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_3_fu_376(18),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_3_fu_376(19),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_3_fu_376(1),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_3_fu_376(20),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_3_fu_376(21),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_3_fu_376(22),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_3_fu_376(23),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_3_fu_376(24),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_3_fu_376(25),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_3_fu_376(26),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_3_fu_376(2),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_3_fu_376(3),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_3_fu_376(4),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_3_fu_376(5),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_3_fu_376(6),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_3_fu_376(7),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_3_fu_376(8),
      R => '0'
    );
\inputBuf_V_3_fu_376_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87928,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_3_fu_376(9),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_4_fu_380(0),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_4_fu_380(10),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_4_fu_380(11),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_4_fu_380(12),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_4_fu_380(13),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_4_fu_380(14),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_4_fu_380(15),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_4_fu_380(16),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_4_fu_380(17),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_4_fu_380(18),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_4_fu_380(19),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_4_fu_380(1),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_4_fu_380(20),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_4_fu_380(21),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_4_fu_380(22),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_4_fu_380(23),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_4_fu_380(24),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_4_fu_380(25),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_4_fu_380(26),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_4_fu_380(2),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_4_fu_380(3),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_4_fu_380(4),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_4_fu_380(5),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_4_fu_380(6),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_4_fu_380(7),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_4_fu_380(8),
      R => '0'
    );
\inputBuf_V_4_fu_380_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87927,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_4_fu_380(9),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_5_fu_384(0),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_5_fu_384(10),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_5_fu_384(11),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_5_fu_384(12),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_5_fu_384(13),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_5_fu_384(14),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_5_fu_384(15),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_5_fu_384(16),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_5_fu_384(17),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_5_fu_384(18),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_5_fu_384(19),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_5_fu_384(1),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_5_fu_384(20),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_5_fu_384(21),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_5_fu_384(22),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_5_fu_384(23),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_5_fu_384(24),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_5_fu_384(25),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_5_fu_384(26),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_5_fu_384(2),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_5_fu_384(3),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_5_fu_384(4),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_5_fu_384(5),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_5_fu_384(6),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_5_fu_384(7),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_5_fu_384(8),
      R => '0'
    );
\inputBuf_V_5_fu_384_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87926,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_5_fu_384(9),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_6_fu_388(0),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_6_fu_388(10),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_6_fu_388(11),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_6_fu_388(12),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_6_fu_388(13),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_6_fu_388(14),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_6_fu_388(15),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_6_fu_388(16),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_6_fu_388(17),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_6_fu_388(18),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_6_fu_388(19),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_6_fu_388(1),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_6_fu_388(20),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_6_fu_388(21),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_6_fu_388(22),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_6_fu_388(23),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_6_fu_388(24),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_6_fu_388(25),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_6_fu_388(26),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_6_fu_388(2),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_6_fu_388(3),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_6_fu_388(4),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_6_fu_388(5),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_6_fu_388(6),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_6_fu_388(7),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_6_fu_388(8),
      R => '0'
    );
\inputBuf_V_6_fu_388_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87925,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_6_fu_388(9),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_7_fu_392(0),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_7_fu_392(10),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_7_fu_392(11),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_7_fu_392(12),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_7_fu_392(13),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_7_fu_392(14),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_7_fu_392(15),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_7_fu_392(16),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_7_fu_392(17),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_7_fu_392(18),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_7_fu_392(19),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_7_fu_392(1),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_7_fu_392(20),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_7_fu_392(21),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_7_fu_392(22),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_7_fu_392(23),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_7_fu_392(24),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_7_fu_392(25),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_7_fu_392(26),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_7_fu_392(2),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_7_fu_392(3),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_7_fu_392(4),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_7_fu_392(5),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_7_fu_392(6),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_7_fu_392(7),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_7_fu_392(8),
      R => '0'
    );
\inputBuf_V_7_fu_392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87924,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_7_fu_392(9),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_8_fu_396(0),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_8_fu_396(10),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_8_fu_396(11),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_8_fu_396(12),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_8_fu_396(13),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_8_fu_396(14),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_8_fu_396(15),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_8_fu_396(16),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_8_fu_396(17),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_8_fu_396(18),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_8_fu_396(19),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_8_fu_396(1),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_8_fu_396(20),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_8_fu_396(21),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_8_fu_396(22),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_8_fu_396(23),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_8_fu_396(24),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_8_fu_396(25),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_8_fu_396(26),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_8_fu_396(2),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_8_fu_396(3),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_8_fu_396(4),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_8_fu_396(5),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_8_fu_396(6),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_8_fu_396(7),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_8_fu_396(8),
      R => '0'
    );
\inputBuf_V_8_fu_396_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87923,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_8_fu_396(9),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_9_fu_400(0),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_9_fu_400(10),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_9_fu_400(11),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_9_fu_400(12),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_9_fu_400(13),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_9_fu_400(14),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_9_fu_400(15),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_9_fu_400(16),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_9_fu_400(17),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_9_fu_400(18),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_9_fu_400(19),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_9_fu_400(1),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_9_fu_400(20),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_9_fu_400(21),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_9_fu_400(22),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_9_fu_400(23),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_9_fu_400(24),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_9_fu_400(25),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_9_fu_400(26),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_9_fu_400(2),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_9_fu_400(3),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_9_fu_400(4),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_9_fu_400(5),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_9_fu_400(6),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_9_fu_400(7),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_9_fu_400(8),
      R => '0'
    );
\inputBuf_V_9_fu_400_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87922,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_9_fu_400(9),
      R => '0'
    );
\inputBuf_V_fu_364_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(0),
      Q => inputBuf_V_fu_364(0),
      R => '0'
    );
\inputBuf_V_fu_364_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(10),
      Q => inputBuf_V_fu_364(10),
      R => '0'
    );
\inputBuf_V_fu_364_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(11),
      Q => inputBuf_V_fu_364(11),
      R => '0'
    );
\inputBuf_V_fu_364_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(12),
      Q => inputBuf_V_fu_364(12),
      R => '0'
    );
\inputBuf_V_fu_364_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(13),
      Q => inputBuf_V_fu_364(13),
      R => '0'
    );
\inputBuf_V_fu_364_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(14),
      Q => inputBuf_V_fu_364(14),
      R => '0'
    );
\inputBuf_V_fu_364_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(15),
      Q => inputBuf_V_fu_364(15),
      R => '0'
    );
\inputBuf_V_fu_364_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(16),
      Q => inputBuf_V_fu_364(16),
      R => '0'
    );
\inputBuf_V_fu_364_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(17),
      Q => inputBuf_V_fu_364(17),
      R => '0'
    );
\inputBuf_V_fu_364_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(18),
      Q => inputBuf_V_fu_364(18),
      R => '0'
    );
\inputBuf_V_fu_364_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(19),
      Q => inputBuf_V_fu_364(19),
      R => '0'
    );
\inputBuf_V_fu_364_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(1),
      Q => inputBuf_V_fu_364(1),
      R => '0'
    );
\inputBuf_V_fu_364_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(20),
      Q => inputBuf_V_fu_364(20),
      R => '0'
    );
\inputBuf_V_fu_364_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(21),
      Q => inputBuf_V_fu_364(21),
      R => '0'
    );
\inputBuf_V_fu_364_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(22),
      Q => inputBuf_V_fu_364(22),
      R => '0'
    );
\inputBuf_V_fu_364_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(23),
      Q => inputBuf_V_fu_364(23),
      R => '0'
    );
\inputBuf_V_fu_364_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(24),
      Q => inputBuf_V_fu_364(24),
      R => '0'
    );
\inputBuf_V_fu_364_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(25),
      Q => inputBuf_V_fu_364(25),
      R => '0'
    );
\inputBuf_V_fu_364_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(26),
      Q => inputBuf_V_fu_364(26),
      R => '0'
    );
\inputBuf_V_fu_364_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(2),
      Q => inputBuf_V_fu_364(2),
      R => '0'
    );
\inputBuf_V_fu_364_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(3),
      Q => inputBuf_V_fu_364(3),
      R => '0'
    );
\inputBuf_V_fu_364_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(4),
      Q => inputBuf_V_fu_364(4),
      R => '0'
    );
\inputBuf_V_fu_364_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(5),
      Q => inputBuf_V_fu_364(5),
      R => '0'
    );
\inputBuf_V_fu_364_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(6),
      Q => inputBuf_V_fu_364(6),
      R => '0'
    );
\inputBuf_V_fu_364_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(7),
      Q => inputBuf_V_fu_364(7),
      R => '0'
    );
\inputBuf_V_fu_364_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(8),
      Q => inputBuf_V_fu_364(8),
      R => '0'
    );
\inputBuf_V_fu_364_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter1_inElem_1_reg_87931,
      D => \inputBuf_V_30_fu_484_reg[26]_0\(9),
      Q => inputBuf_V_fu_364(9),
      R => '0'
    );
\local_temp_V_11_reg_3595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(88),
      Q => local_temp_V_11_reg_3595(0),
      R => '0'
    );
\local_temp_V_11_reg_3595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(89),
      Q => local_temp_V_11_reg_3595(1),
      R => '0'
    );
\local_temp_V_11_reg_3595_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(90),
      Q => local_temp_V_11_reg_3595(2),
      R => '0'
    );
\local_temp_V_11_reg_3595_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(91),
      Q => local_temp_V_11_reg_3595(3),
      R => '0'
    );
\local_temp_V_11_reg_3595_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(92),
      Q => local_temp_V_11_reg_3595(4),
      R => '0'
    );
\local_temp_V_11_reg_3595_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(93),
      Q => local_temp_V_11_reg_3595(5),
      R => '0'
    );
\local_temp_V_11_reg_3595_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(94),
      Q => local_temp_V_11_reg_3595(6),
      R => '0'
    );
\local_temp_V_11_reg_3595_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(95),
      Q => local_temp_V_11_reg_3595(7),
      R => '0'
    );
\local_temp_V_12_reg_3600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(96),
      Q => local_temp_V_12_reg_3600(0),
      R => '0'
    );
\local_temp_V_12_reg_3600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(97),
      Q => local_temp_V_12_reg_3600(1),
      R => '0'
    );
\local_temp_V_12_reg_3600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(98),
      Q => local_temp_V_12_reg_3600(2),
      R => '0'
    );
\local_temp_V_12_reg_3600_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(99),
      Q => local_temp_V_12_reg_3600(3),
      R => '0'
    );
\local_temp_V_12_reg_3600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(100),
      Q => local_temp_V_12_reg_3600(4),
      R => '0'
    );
\local_temp_V_12_reg_3600_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(101),
      Q => local_temp_V_12_reg_3600(5),
      R => '0'
    );
\local_temp_V_12_reg_3600_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(102),
      Q => local_temp_V_12_reg_3600(6),
      R => '0'
    );
\local_temp_V_12_reg_3600_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(103),
      Q => local_temp_V_12_reg_3600(7),
      R => '0'
    );
\local_temp_V_14_reg_3610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(112),
      Q => local_temp_V_14_reg_3610(0),
      R => '0'
    );
\local_temp_V_14_reg_3610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(113),
      Q => local_temp_V_14_reg_3610(1),
      R => '0'
    );
\local_temp_V_14_reg_3610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(114),
      Q => local_temp_V_14_reg_3610(2),
      R => '0'
    );
\local_temp_V_14_reg_3610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(115),
      Q => local_temp_V_14_reg_3610(3),
      R => '0'
    );
\local_temp_V_14_reg_3610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(116),
      Q => local_temp_V_14_reg_3610(4),
      R => '0'
    );
\local_temp_V_14_reg_3610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(117),
      Q => local_temp_V_14_reg_3610(5),
      R => '0'
    );
\local_temp_V_14_reg_3610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(118),
      Q => local_temp_V_14_reg_3610(6),
      R => '0'
    );
\local_temp_V_14_reg_3610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(119),
      Q => local_temp_V_14_reg_3610(7),
      R => '0'
    );
\local_temp_V_15_reg_3615_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_15_reg_3615(0),
      Q => local_temp_V_15_reg_3615_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_15_reg_3615_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_15_reg_3615(1),
      Q => local_temp_V_15_reg_3615_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_15_reg_3615_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_15_reg_3615(2),
      Q => local_temp_V_15_reg_3615_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_15_reg_3615_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_15_reg_3615(3),
      Q => local_temp_V_15_reg_3615_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_15_reg_3615_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_15_reg_3615(4),
      Q => local_temp_V_15_reg_3615_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_15_reg_3615_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_15_reg_3615(5),
      Q => local_temp_V_15_reg_3615_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_15_reg_3615_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_15_reg_3615(6),
      Q => local_temp_V_15_reg_3615_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_15_reg_3615_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_15_reg_3615(7),
      Q => local_temp_V_15_reg_3615_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_15_reg_3615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(120),
      Q => local_temp_V_15_reg_3615(0),
      R => '0'
    );
\local_temp_V_15_reg_3615_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(121),
      Q => local_temp_V_15_reg_3615(1),
      R => '0'
    );
\local_temp_V_15_reg_3615_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(122),
      Q => local_temp_V_15_reg_3615(2),
      R => '0'
    );
\local_temp_V_15_reg_3615_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(123),
      Q => local_temp_V_15_reg_3615(3),
      R => '0'
    );
\local_temp_V_15_reg_3615_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(124),
      Q => local_temp_V_15_reg_3615(4),
      R => '0'
    );
\local_temp_V_15_reg_3615_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(125),
      Q => local_temp_V_15_reg_3615(5),
      R => '0'
    );
\local_temp_V_15_reg_3615_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(126),
      Q => local_temp_V_15_reg_3615(6),
      R => '0'
    );
\local_temp_V_15_reg_3615_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(127),
      Q => local_temp_V_15_reg_3615(7),
      R => '0'
    );
\local_temp_V_16_reg_3620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(128),
      Q => local_temp_V_16_reg_3620(0),
      R => '0'
    );
\local_temp_V_16_reg_3620_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(129),
      Q => local_temp_V_16_reg_3620(1),
      R => '0'
    );
\local_temp_V_16_reg_3620_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(130),
      Q => local_temp_V_16_reg_3620(2),
      R => '0'
    );
\local_temp_V_16_reg_3620_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(131),
      Q => local_temp_V_16_reg_3620(3),
      R => '0'
    );
\local_temp_V_16_reg_3620_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(132),
      Q => local_temp_V_16_reg_3620(4),
      R => '0'
    );
\local_temp_V_16_reg_3620_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(133),
      Q => local_temp_V_16_reg_3620(5),
      R => '0'
    );
\local_temp_V_16_reg_3620_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(134),
      Q => local_temp_V_16_reg_3620(6),
      R => '0'
    );
\local_temp_V_16_reg_3620_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(135),
      Q => local_temp_V_16_reg_3620(7),
      R => '0'
    );
\local_temp_V_19_reg_3635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(152),
      Q => local_temp_V_19_reg_3635(0),
      R => '0'
    );
\local_temp_V_19_reg_3635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(153),
      Q => local_temp_V_19_reg_3635(1),
      R => '0'
    );
\local_temp_V_19_reg_3635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(154),
      Q => local_temp_V_19_reg_3635(2),
      R => '0'
    );
\local_temp_V_19_reg_3635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(155),
      Q => local_temp_V_19_reg_3635(3),
      R => '0'
    );
\local_temp_V_19_reg_3635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(156),
      Q => local_temp_V_19_reg_3635(4),
      R => '0'
    );
\local_temp_V_19_reg_3635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(157),
      Q => local_temp_V_19_reg_3635(5),
      R => '0'
    );
\local_temp_V_19_reg_3635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(158),
      Q => local_temp_V_19_reg_3635(6),
      R => '0'
    );
\local_temp_V_19_reg_3635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(159),
      Q => local_temp_V_19_reg_3635(7),
      R => '0'
    );
\local_temp_V_20_reg_3640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(160),
      Q => local_temp_V_20_reg_3640(0),
      R => '0'
    );
\local_temp_V_20_reg_3640_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(161),
      Q => local_temp_V_20_reg_3640(1),
      R => '0'
    );
\local_temp_V_20_reg_3640_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(162),
      Q => local_temp_V_20_reg_3640(2),
      R => '0'
    );
\local_temp_V_20_reg_3640_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(163),
      Q => local_temp_V_20_reg_3640(3),
      R => '0'
    );
\local_temp_V_20_reg_3640_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(164),
      Q => local_temp_V_20_reg_3640(4),
      R => '0'
    );
\local_temp_V_20_reg_3640_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(165),
      Q => local_temp_V_20_reg_3640(5),
      R => '0'
    );
\local_temp_V_20_reg_3640_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(166),
      Q => local_temp_V_20_reg_3640(6),
      R => '0'
    );
\local_temp_V_20_reg_3640_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(167),
      Q => local_temp_V_20_reg_3640(7),
      R => '0'
    );
\local_temp_V_21_reg_3645_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(168),
      Q => local_temp_V_21_reg_3645(0),
      R => '0'
    );
\local_temp_V_21_reg_3645_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(169),
      Q => local_temp_V_21_reg_3645(1),
      R => '0'
    );
\local_temp_V_21_reg_3645_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(170),
      Q => local_temp_V_21_reg_3645(2),
      R => '0'
    );
\local_temp_V_21_reg_3645_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(171),
      Q => local_temp_V_21_reg_3645(3),
      R => '0'
    );
\local_temp_V_21_reg_3645_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(172),
      Q => local_temp_V_21_reg_3645(4),
      R => '0'
    );
\local_temp_V_21_reg_3645_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(173),
      Q => local_temp_V_21_reg_3645(5),
      R => '0'
    );
\local_temp_V_21_reg_3645_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(174),
      Q => local_temp_V_21_reg_3645(6),
      R => '0'
    );
\local_temp_V_21_reg_3645_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(175),
      Q => local_temp_V_21_reg_3645(7),
      R => '0'
    );
\local_temp_V_23_reg_3655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(184),
      Q => local_temp_V_23_reg_3655(0),
      R => '0'
    );
\local_temp_V_23_reg_3655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(185),
      Q => local_temp_V_23_reg_3655(1),
      R => '0'
    );
\local_temp_V_23_reg_3655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(186),
      Q => local_temp_V_23_reg_3655(2),
      R => '0'
    );
\local_temp_V_23_reg_3655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(187),
      Q => local_temp_V_23_reg_3655(3),
      R => '0'
    );
\local_temp_V_23_reg_3655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(188),
      Q => local_temp_V_23_reg_3655(4),
      R => '0'
    );
\local_temp_V_23_reg_3655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(189),
      Q => local_temp_V_23_reg_3655(5),
      R => '0'
    );
\local_temp_V_23_reg_3655_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(190),
      Q => local_temp_V_23_reg_3655(6),
      R => '0'
    );
\local_temp_V_23_reg_3655_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(191),
      Q => local_temp_V_23_reg_3655(7),
      R => '0'
    );
\local_temp_V_24_reg_3660_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_24_reg_3660(0),
      Q => local_temp_V_24_reg_3660_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_24_reg_3660_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_24_reg_3660(1),
      Q => local_temp_V_24_reg_3660_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_24_reg_3660_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_24_reg_3660(2),
      Q => local_temp_V_24_reg_3660_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_24_reg_3660_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_24_reg_3660(3),
      Q => local_temp_V_24_reg_3660_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_24_reg_3660_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_24_reg_3660(4),
      Q => local_temp_V_24_reg_3660_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_24_reg_3660_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_24_reg_3660(5),
      Q => local_temp_V_24_reg_3660_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_24_reg_3660_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_24_reg_3660(6),
      Q => local_temp_V_24_reg_3660_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_24_reg_3660_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_24_reg_3660(7),
      Q => local_temp_V_24_reg_3660_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_24_reg_3660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(192),
      Q => local_temp_V_24_reg_3660(0),
      R => '0'
    );
\local_temp_V_24_reg_3660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(193),
      Q => local_temp_V_24_reg_3660(1),
      R => '0'
    );
\local_temp_V_24_reg_3660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(194),
      Q => local_temp_V_24_reg_3660(2),
      R => '0'
    );
\local_temp_V_24_reg_3660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(195),
      Q => local_temp_V_24_reg_3660(3),
      R => '0'
    );
\local_temp_V_24_reg_3660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(196),
      Q => local_temp_V_24_reg_3660(4),
      R => '0'
    );
\local_temp_V_24_reg_3660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(197),
      Q => local_temp_V_24_reg_3660(5),
      R => '0'
    );
\local_temp_V_24_reg_3660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(198),
      Q => local_temp_V_24_reg_3660(6),
      R => '0'
    );
\local_temp_V_24_reg_3660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(199),
      Q => local_temp_V_24_reg_3660(7),
      R => '0'
    );
\local_temp_V_25_reg_3665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(200),
      Q => local_temp_V_25_reg_3665(0),
      R => '0'
    );
\local_temp_V_25_reg_3665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(201),
      Q => local_temp_V_25_reg_3665(1),
      R => '0'
    );
\local_temp_V_25_reg_3665_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(202),
      Q => local_temp_V_25_reg_3665(2),
      R => '0'
    );
\local_temp_V_25_reg_3665_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(203),
      Q => local_temp_V_25_reg_3665(3),
      R => '0'
    );
\local_temp_V_25_reg_3665_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(204),
      Q => local_temp_V_25_reg_3665(4),
      R => '0'
    );
\local_temp_V_25_reg_3665_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(205),
      Q => local_temp_V_25_reg_3665(5),
      R => '0'
    );
\local_temp_V_25_reg_3665_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(206),
      Q => local_temp_V_25_reg_3665(6),
      R => '0'
    );
\local_temp_V_25_reg_3665_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(207),
      Q => local_temp_V_25_reg_3665(7),
      R => '0'
    );
\local_temp_V_28_reg_3680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(224),
      Q => local_temp_V_28_reg_3680(0),
      R => '0'
    );
\local_temp_V_28_reg_3680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(225),
      Q => local_temp_V_28_reg_3680(1),
      R => '0'
    );
\local_temp_V_28_reg_3680_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(226),
      Q => local_temp_V_28_reg_3680(2),
      R => '0'
    );
\local_temp_V_28_reg_3680_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(227),
      Q => local_temp_V_28_reg_3680(3),
      R => '0'
    );
\local_temp_V_28_reg_3680_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(228),
      Q => local_temp_V_28_reg_3680(4),
      R => '0'
    );
\local_temp_V_28_reg_3680_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(229),
      Q => local_temp_V_28_reg_3680(5),
      R => '0'
    );
\local_temp_V_28_reg_3680_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(230),
      Q => local_temp_V_28_reg_3680(6),
      R => '0'
    );
\local_temp_V_28_reg_3680_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(231),
      Q => local_temp_V_28_reg_3680(7),
      R => '0'
    );
\local_temp_V_29_reg_3685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(232),
      Q => local_temp_V_29_reg_3685(0),
      R => '0'
    );
\local_temp_V_29_reg_3685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(233),
      Q => local_temp_V_29_reg_3685(1),
      R => '0'
    );
\local_temp_V_29_reg_3685_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(234),
      Q => local_temp_V_29_reg_3685(2),
      R => '0'
    );
\local_temp_V_29_reg_3685_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(235),
      Q => local_temp_V_29_reg_3685(3),
      R => '0'
    );
\local_temp_V_29_reg_3685_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(236),
      Q => local_temp_V_29_reg_3685(4),
      R => '0'
    );
\local_temp_V_29_reg_3685_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(237),
      Q => local_temp_V_29_reg_3685(5),
      R => '0'
    );
\local_temp_V_29_reg_3685_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(238),
      Q => local_temp_V_29_reg_3685(6),
      R => '0'
    );
\local_temp_V_29_reg_3685_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(239),
      Q => local_temp_V_29_reg_3685(7),
      R => '0'
    );
\local_temp_V_30_reg_3690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(240),
      Q => local_temp_V_30_reg_3690(0),
      R => '0'
    );
\local_temp_V_30_reg_3690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(241),
      Q => local_temp_V_30_reg_3690(1),
      R => '0'
    );
\local_temp_V_30_reg_3690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(242),
      Q => local_temp_V_30_reg_3690(2),
      R => '0'
    );
\local_temp_V_30_reg_3690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(243),
      Q => local_temp_V_30_reg_3690(3),
      R => '0'
    );
\local_temp_V_30_reg_3690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(244),
      Q => local_temp_V_30_reg_3690(4),
      R => '0'
    );
\local_temp_V_30_reg_3690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(245),
      Q => local_temp_V_30_reg_3690(5),
      R => '0'
    );
\local_temp_V_30_reg_3690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(246),
      Q => local_temp_V_30_reg_3690(6),
      R => '0'
    );
\local_temp_V_30_reg_3690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(247),
      Q => local_temp_V_30_reg_3690(7),
      R => '0'
    );
\local_temp_V_32_reg_3700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(256),
      Q => local_temp_V_32_reg_3700(0),
      R => '0'
    );
\local_temp_V_32_reg_3700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(257),
      Q => local_temp_V_32_reg_3700(1),
      R => '0'
    );
\local_temp_V_32_reg_3700_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(258),
      Q => local_temp_V_32_reg_3700(2),
      R => '0'
    );
\local_temp_V_32_reg_3700_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(259),
      Q => local_temp_V_32_reg_3700(3),
      R => '0'
    );
\local_temp_V_32_reg_3700_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(260),
      Q => local_temp_V_32_reg_3700(4),
      R => '0'
    );
\local_temp_V_32_reg_3700_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(261),
      Q => local_temp_V_32_reg_3700(5),
      R => '0'
    );
\local_temp_V_32_reg_3700_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(262),
      Q => local_temp_V_32_reg_3700(6),
      R => '0'
    );
\local_temp_V_32_reg_3700_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(263),
      Q => local_temp_V_32_reg_3700(7),
      R => '0'
    );
\local_temp_V_33_reg_3705_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_33_reg_3705(0),
      Q => local_temp_V_33_reg_3705_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_33_reg_3705_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_33_reg_3705(1),
      Q => local_temp_V_33_reg_3705_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_33_reg_3705_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_33_reg_3705(2),
      Q => local_temp_V_33_reg_3705_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_33_reg_3705_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_33_reg_3705(3),
      Q => local_temp_V_33_reg_3705_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_33_reg_3705_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_33_reg_3705(4),
      Q => local_temp_V_33_reg_3705_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_33_reg_3705_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_33_reg_3705(5),
      Q => local_temp_V_33_reg_3705_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_33_reg_3705_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_33_reg_3705(6),
      Q => local_temp_V_33_reg_3705_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_33_reg_3705_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_33_reg_3705(7),
      Q => local_temp_V_33_reg_3705_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_33_reg_3705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(264),
      Q => local_temp_V_33_reg_3705(0),
      R => '0'
    );
\local_temp_V_33_reg_3705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(265),
      Q => local_temp_V_33_reg_3705(1),
      R => '0'
    );
\local_temp_V_33_reg_3705_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(266),
      Q => local_temp_V_33_reg_3705(2),
      R => '0'
    );
\local_temp_V_33_reg_3705_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(267),
      Q => local_temp_V_33_reg_3705(3),
      R => '0'
    );
\local_temp_V_33_reg_3705_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(268),
      Q => local_temp_V_33_reg_3705(4),
      R => '0'
    );
\local_temp_V_33_reg_3705_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(269),
      Q => local_temp_V_33_reg_3705(5),
      R => '0'
    );
\local_temp_V_33_reg_3705_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(270),
      Q => local_temp_V_33_reg_3705(6),
      R => '0'
    );
\local_temp_V_33_reg_3705_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(271),
      Q => local_temp_V_33_reg_3705(7),
      R => '0'
    );
\local_temp_V_34_reg_3710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(272),
      Q => local_temp_V_34_reg_3710(0),
      R => '0'
    );
\local_temp_V_34_reg_3710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(273),
      Q => local_temp_V_34_reg_3710(1),
      R => '0'
    );
\local_temp_V_34_reg_3710_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(274),
      Q => local_temp_V_34_reg_3710(2),
      R => '0'
    );
\local_temp_V_34_reg_3710_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(275),
      Q => local_temp_V_34_reg_3710(3),
      R => '0'
    );
\local_temp_V_34_reg_3710_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(276),
      Q => local_temp_V_34_reg_3710(4),
      R => '0'
    );
\local_temp_V_34_reg_3710_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(277),
      Q => local_temp_V_34_reg_3710(5),
      R => '0'
    );
\local_temp_V_34_reg_3710_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(278),
      Q => local_temp_V_34_reg_3710(6),
      R => '0'
    );
\local_temp_V_34_reg_3710_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(279),
      Q => local_temp_V_34_reg_3710(7),
      R => '0'
    );
\local_temp_V_37_reg_3545_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(8),
      Q => local_temp_V_37_reg_3545(0),
      R => '0'
    );
\local_temp_V_37_reg_3545_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(9),
      Q => local_temp_V_37_reg_3545(1),
      R => '0'
    );
\local_temp_V_37_reg_3545_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(10),
      Q => local_temp_V_37_reg_3545(2),
      R => '0'
    );
\local_temp_V_37_reg_3545_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(11),
      Q => local_temp_V_37_reg_3545(3),
      R => '0'
    );
\local_temp_V_37_reg_3545_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(12),
      Q => local_temp_V_37_reg_3545(4),
      R => '0'
    );
\local_temp_V_37_reg_3545_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(13),
      Q => local_temp_V_37_reg_3545(5),
      R => '0'
    );
\local_temp_V_37_reg_3545_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(14),
      Q => local_temp_V_37_reg_3545(6),
      R => '0'
    );
\local_temp_V_37_reg_3545_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(15),
      Q => local_temp_V_37_reg_3545(7),
      R => '0'
    );
\local_temp_V_38_reg_3550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(16),
      Q => local_temp_V_38_reg_3550(0),
      R => '0'
    );
\local_temp_V_38_reg_3550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(17),
      Q => local_temp_V_38_reg_3550(1),
      R => '0'
    );
\local_temp_V_38_reg_3550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(18),
      Q => local_temp_V_38_reg_3550(2),
      R => '0'
    );
\local_temp_V_38_reg_3550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(19),
      Q => local_temp_V_38_reg_3550(3),
      R => '0'
    );
\local_temp_V_38_reg_3550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(20),
      Q => local_temp_V_38_reg_3550(4),
      R => '0'
    );
\local_temp_V_38_reg_3550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(21),
      Q => local_temp_V_38_reg_3550(5),
      R => '0'
    );
\local_temp_V_38_reg_3550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(22),
      Q => local_temp_V_38_reg_3550(6),
      R => '0'
    );
\local_temp_V_38_reg_3550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(23),
      Q => local_temp_V_38_reg_3550(7),
      R => '0'
    );
\local_temp_V_39_reg_3555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(24),
      Q => local_temp_V_39_reg_3555(0),
      R => '0'
    );
\local_temp_V_39_reg_3555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(25),
      Q => local_temp_V_39_reg_3555(1),
      R => '0'
    );
\local_temp_V_39_reg_3555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(26),
      Q => local_temp_V_39_reg_3555(2),
      R => '0'
    );
\local_temp_V_39_reg_3555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(27),
      Q => local_temp_V_39_reg_3555(3),
      R => '0'
    );
\local_temp_V_39_reg_3555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(28),
      Q => local_temp_V_39_reg_3555(4),
      R => '0'
    );
\local_temp_V_39_reg_3555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(29),
      Q => local_temp_V_39_reg_3555(5),
      R => '0'
    );
\local_temp_V_39_reg_3555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(30),
      Q => local_temp_V_39_reg_3555(6),
      R => '0'
    );
\local_temp_V_39_reg_3555_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(31),
      Q => local_temp_V_39_reg_3555(7),
      R => '0'
    );
\local_temp_V_41_reg_3565_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(40),
      Q => local_temp_V_41_reg_3565(0),
      R => '0'
    );
\local_temp_V_41_reg_3565_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(41),
      Q => local_temp_V_41_reg_3565(1),
      R => '0'
    );
\local_temp_V_41_reg_3565_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(42),
      Q => local_temp_V_41_reg_3565(2),
      R => '0'
    );
\local_temp_V_41_reg_3565_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(43),
      Q => local_temp_V_41_reg_3565(3),
      R => '0'
    );
\local_temp_V_41_reg_3565_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(44),
      Q => local_temp_V_41_reg_3565(4),
      R => '0'
    );
\local_temp_V_41_reg_3565_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(45),
      Q => local_temp_V_41_reg_3565(5),
      R => '0'
    );
\local_temp_V_41_reg_3565_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(46),
      Q => local_temp_V_41_reg_3565(6),
      R => '0'
    );
\local_temp_V_41_reg_3565_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(47),
      Q => local_temp_V_41_reg_3565(7),
      R => '0'
    );
\local_temp_V_42_reg_3570_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_42_reg_3570(0),
      Q => local_temp_V_42_reg_3570_pp0_iter1_reg(0),
      R => '0'
    );
\local_temp_V_42_reg_3570_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_42_reg_3570(1),
      Q => local_temp_V_42_reg_3570_pp0_iter1_reg(1),
      R => '0'
    );
\local_temp_V_42_reg_3570_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_42_reg_3570(2),
      Q => local_temp_V_42_reg_3570_pp0_iter1_reg(2),
      R => '0'
    );
\local_temp_V_42_reg_3570_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_42_reg_3570(3),
      Q => local_temp_V_42_reg_3570_pp0_iter1_reg(3),
      R => '0'
    );
\local_temp_V_42_reg_3570_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_42_reg_3570(4),
      Q => local_temp_V_42_reg_3570_pp0_iter1_reg(4),
      R => '0'
    );
\local_temp_V_42_reg_3570_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_42_reg_3570(5),
      Q => local_temp_V_42_reg_3570_pp0_iter1_reg(5),
      R => '0'
    );
\local_temp_V_42_reg_3570_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_42_reg_3570(6),
      Q => local_temp_V_42_reg_3570_pp0_iter1_reg(6),
      R => '0'
    );
\local_temp_V_42_reg_3570_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm179_out,
      D => local_temp_V_42_reg_3570(7),
      Q => local_temp_V_42_reg_3570_pp0_iter1_reg(7),
      R => '0'
    );
\local_temp_V_42_reg_3570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(48),
      Q => local_temp_V_42_reg_3570(0),
      R => '0'
    );
\local_temp_V_42_reg_3570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(49),
      Q => local_temp_V_42_reg_3570(1),
      R => '0'
    );
\local_temp_V_42_reg_3570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(50),
      Q => local_temp_V_42_reg_3570(2),
      R => '0'
    );
\local_temp_V_42_reg_3570_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(51),
      Q => local_temp_V_42_reg_3570(3),
      R => '0'
    );
\local_temp_V_42_reg_3570_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(52),
      Q => local_temp_V_42_reg_3570(4),
      R => '0'
    );
\local_temp_V_42_reg_3570_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(53),
      Q => local_temp_V_42_reg_3570(5),
      R => '0'
    );
\local_temp_V_42_reg_3570_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(54),
      Q => local_temp_V_42_reg_3570(6),
      R => '0'
    );
\local_temp_V_42_reg_3570_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(55),
      Q => local_temp_V_42_reg_3570(7),
      R => '0'
    );
\local_temp_V_43_reg_3575_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(56),
      Q => local_temp_V_43_reg_3575(0),
      R => '0'
    );
\local_temp_V_43_reg_3575_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(57),
      Q => local_temp_V_43_reg_3575(1),
      R => '0'
    );
\local_temp_V_43_reg_3575_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(58),
      Q => local_temp_V_43_reg_3575(2),
      R => '0'
    );
\local_temp_V_43_reg_3575_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(59),
      Q => local_temp_V_43_reg_3575(3),
      R => '0'
    );
\local_temp_V_43_reg_3575_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(60),
      Q => local_temp_V_43_reg_3575(4),
      R => '0'
    );
\local_temp_V_43_reg_3575_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(61),
      Q => local_temp_V_43_reg_3575(5),
      R => '0'
    );
\local_temp_V_43_reg_3575_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(62),
      Q => local_temp_V_43_reg_3575(6),
      R => '0'
    );
\local_temp_V_43_reg_3575_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(63),
      Q => local_temp_V_43_reg_3575(7),
      R => '0'
    );
\local_temp_V_9_reg_3590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(80),
      Q => local_temp_V_9_reg_3590(0),
      R => '0'
    );
\local_temp_V_9_reg_3590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(81),
      Q => local_temp_V_9_reg_3590(1),
      R => '0'
    );
\local_temp_V_9_reg_3590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(82),
      Q => local_temp_V_9_reg_3590(2),
      R => '0'
    );
\local_temp_V_9_reg_3590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(83),
      Q => local_temp_V_9_reg_3590(3),
      R => '0'
    );
\local_temp_V_9_reg_3590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(84),
      Q => local_temp_V_9_reg_3590(4),
      R => '0'
    );
\local_temp_V_9_reg_3590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(85),
      Q => local_temp_V_9_reg_3590(5),
      R => '0'
    );
\local_temp_V_9_reg_3590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(86),
      Q => local_temp_V_9_reg_3590(6),
      R => '0'
    );
\local_temp_V_9_reg_3590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_344\,
      D => weights_V_TDATA(87),
      Q => local_temp_V_9_reg_3590(7),
      R => '0'
    );
mac_muladd_8s_3ns_11s_12_4_1_U14: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_50,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_52,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U14_n_14,
      E(0) => \^i_fu_344\,
      P(10) => mul_8s_3ns_11_1_1_U3_n_3,
      P(9) => mul_8s_3ns_11_1_1_U3_n_4,
      P(8) => mul_8s_3ns_11_1_1_U3_n_5,
      P(7) => mul_8s_3ns_11_1_1_U3_n_6,
      P(6) => mul_8s_3ns_11_1_1_U3_n_7,
      P(5) => mul_8s_3ns_11_1_1_U3_n_8,
      P(4) => mul_8s_3ns_11_1_1_U3_n_9,
      P(3) => mul_8s_3ns_11_1_1_U3_n_10,
      P(2) => mul_8s_3ns_11_1_1_U3_n_11,
      P(1) => mul_8s_3ns_11_1_1_U3_n_12,
      P(0) => mul_8s_3ns_11_1_1_U3_n_13,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0)
    );
mac_muladd_8s_3ns_11s_12_4_1_U15: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_0
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_53,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_55,
      E(0) => \^i_fu_344\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_14,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg(10) => mul_8s_3ns_11_1_1_U4_n_3,
      p_reg_reg(9) => mul_8s_3ns_11_1_1_U4_n_4,
      p_reg_reg(8) => mul_8s_3ns_11_1_1_U4_n_5,
      p_reg_reg(7) => mul_8s_3ns_11_1_1_U4_n_6,
      p_reg_reg(6) => mul_8s_3ns_11_1_1_U4_n_7,
      p_reg_reg(5) => mul_8s_3ns_11_1_1_U4_n_8,
      p_reg_reg(4) => mul_8s_3ns_11_1_1_U4_n_9,
      p_reg_reg(3) => mul_8s_3ns_11_1_1_U4_n_10,
      p_reg_reg(2) => mul_8s_3ns_11_1_1_U4_n_11,
      p_reg_reg(1) => mul_8s_3ns_11_1_1_U4_n_12,
      p_reg_reg(0) => mul_8s_3ns_11_1_1_U4_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(39 downto 32)
    );
mac_muladd_8s_3ns_11s_12_4_1_U16: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_1
     port map (
      E(0) => \^i_fu_344\,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_14,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      p_reg_reg(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U2_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U2_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U2_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U2_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U2_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U2_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U2_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U2_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U2_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U2_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U2_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(71 downto 64)
    );
mac_muladd_8s_3ns_11s_12_4_1_U17: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_2
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_50,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_52,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U17_n_14,
      P(10) => mul_8s_3ns_11_1_1_U6_n_3,
      P(9) => mul_8s_3ns_11_1_1_U6_n_4,
      P(8) => mul_8s_3ns_11_1_1_U6_n_5,
      P(7) => mul_8s_3ns_11_1_1_U6_n_6,
      P(6) => mul_8s_3ns_11_1_1_U6_n_7,
      P(5) => mul_8s_3ns_11_1_1_U6_n_8,
      P(4) => mul_8s_3ns_11_1_1_U6_n_9,
      P(3) => mul_8s_3ns_11_1_1_U6_n_10,
      P(2) => mul_8s_3ns_11_1_1_U6_n_11,
      P(1) => mul_8s_3ns_11_1_1_U6_n_12,
      P(0) => mul_8s_3ns_11_1_1_U6_n_13,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg(0) => \^i_fu_344\,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(79 downto 72)
    );
mac_muladd_8s_3ns_11s_12_4_1_U18: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_3
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_53,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_55,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_14,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg(0) => \^i_fu_344\,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U7_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U7_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U7_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U7_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U7_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U7_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U7_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U7_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U7_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U7_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U7_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(111 downto 104)
    );
mac_muladd_8s_3ns_11s_12_4_1_U19: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_4
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_14,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg(0) => \^i_fu_344\,
      p_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      p_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U5_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U5_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U5_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U5_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U5_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U5_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U5_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U5_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U5_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U5_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U5_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(143 downto 136)
    );
mac_muladd_8s_3ns_11s_12_4_1_U20: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_5
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_50,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_52,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U20_n_14,
      P(10) => mul_8s_3ns_11_1_1_U9_n_3,
      P(9) => mul_8s_3ns_11_1_1_U9_n_4,
      P(8) => mul_8s_3ns_11_1_1_U9_n_5,
      P(7) => mul_8s_3ns_11_1_1_U9_n_6,
      P(6) => mul_8s_3ns_11_1_1_U9_n_7,
      P(5) => mul_8s_3ns_11_1_1_U9_n_8,
      P(4) => mul_8s_3ns_11_1_1_U9_n_9,
      P(3) => mul_8s_3ns_11_1_1_U9_n_10,
      P(2) => mul_8s_3ns_11_1_1_U9_n_11,
      P(1) => mul_8s_3ns_11_1_1_U9_n_12,
      P(0) => mul_8s_3ns_11_1_1_U9_n_13,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg(0) => \^i_fu_344\,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(151 downto 144)
    );
mac_muladd_8s_3ns_11s_12_4_1_U21: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_6
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_53,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_55,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_14,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg(0) => \^i_fu_344\,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U10_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U10_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U10_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U10_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U10_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U10_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U10_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U10_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U10_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U10_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U10_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(183 downto 176)
    );
mac_muladd_8s_3ns_11s_12_4_1_U22: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_7
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_14,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg(0) => \^i_fu_344\,
      p_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      p_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U8_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U8_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U8_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U8_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U8_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U8_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U8_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U8_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U8_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U8_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U8_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(215 downto 208)
    );
mac_muladd_8s_3ns_11s_12_4_1_U23: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_8
     port map (
      B(2) => flow_control_loop_pipe_sequential_init_U_n_50,
      B(1) => flow_control_loop_pipe_sequential_init_U_n_51,
      B(0) => flow_control_loop_pipe_sequential_init_U_n_52,
      D(11) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_3,
      D(10) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_4,
      D(9) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_5,
      D(8) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_6,
      D(7) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_7,
      D(6) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_8,
      D(5) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_9,
      D(4) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_10,
      D(3) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_11,
      D(2) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_12,
      D(1) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_13,
      D(0) => mac_muladd_8s_3ns_11s_12_4_1_U23_n_14,
      P(10) => mul_8s_3ns_11_1_1_U12_n_3,
      P(9) => mul_8s_3ns_11_1_1_U12_n_4,
      P(8) => mul_8s_3ns_11_1_1_U12_n_5,
      P(7) => mul_8s_3ns_11_1_1_U12_n_6,
      P(6) => mul_8s_3ns_11_1_1_U12_n_7,
      P(5) => mul_8s_3ns_11_1_1_U12_n_8,
      P(4) => mul_8s_3ns_11_1_1_U12_n_9,
      P(3) => mul_8s_3ns_11_1_1_U12_n_10,
      P(2) => mul_8s_3ns_11_1_1_U12_n_11,
      P(1) => mul_8s_3ns_11_1_1_U12_n_12,
      P(0) => mul_8s_3ns_11_1_1_U12_n_13,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg(0) => \^i_fu_344\,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(223 downto 216)
    );
mac_muladd_8s_3ns_11s_12_4_1_U24: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_9
     port map (
      A(2) => flow_control_loop_pipe_sequential_init_U_n_53,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_54,
      A(0) => flow_control_loop_pipe_sequential_init_U_n_55,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_14,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      p_reg_reg(0) => \^i_fu_344\,
      p_reg_reg_0(10) => mul_8s_3ns_11_1_1_U13_n_3,
      p_reg_reg_0(9) => mul_8s_3ns_11_1_1_U13_n_4,
      p_reg_reg_0(8) => mul_8s_3ns_11_1_1_U13_n_5,
      p_reg_reg_0(7) => mul_8s_3ns_11_1_1_U13_n_6,
      p_reg_reg_0(6) => mul_8s_3ns_11_1_1_U13_n_7,
      p_reg_reg_0(5) => mul_8s_3ns_11_1_1_U13_n_8,
      p_reg_reg_0(4) => mul_8s_3ns_11_1_1_U13_n_9,
      p_reg_reg_0(3) => mul_8s_3ns_11_1_1_U13_n_10,
      p_reg_reg_0(2) => mul_8s_3ns_11_1_1_U13_n_11,
      p_reg_reg_0(1) => mul_8s_3ns_11_1_1_U13_n_12,
      p_reg_reg_0(0) => mul_8s_3ns_11_1_1_U13_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(255 downto 248)
    );
mac_muladd_8s_3ns_11s_12_4_1_U25: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1_10
     port map (
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_14,
      Q(0) => Q(2),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      \ap_CS_iter7_fsm_reg[1]\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_clk => ap_clk,
      grp_fu_3028_ce => grp_fu_3028_ce,
      \i_fu_344_reg[11]\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_17,
      \i_fu_344_reg[7]\ => mac_muladd_8s_3ns_11s_12_4_1_U25_n_18,
      icmp_ln249_reg_3479_pp0_iter6_reg => icmp_ln249_reg_3479_pp0_iter6_reg,
      \icmp_ln290_reg_3720[0]_i_10\ => \i_fu_344_reg_n_3_[11]\,
      \icmp_ln290_reg_3720[0]_i_10_0\ => \i_fu_344_reg_n_3_[5]\,
      \icmp_ln290_reg_3720[0]_i_10_1\ => \i_fu_344_reg_n_3_[4]\,
      \icmp_ln290_reg_3720[0]_i_10_2\ => \i_fu_344_reg_n_3_[3]\,
      \icmp_ln290_reg_3720[0]_i_10_3\ => \i_fu_344_reg_n_3_[7]\,
      \icmp_ln290_reg_3720[0]_i_10_4\ => \i_fu_344_reg_n_3_[6]\,
      \icmp_ln290_reg_3720[0]_i_10_5\ => \i_fu_344_reg_n_3_[17]\,
      \icmp_ln290_reg_3720[0]_i_10_6\ => \i_fu_344_reg_n_3_[9]\,
      \icmp_ln290_reg_3720[0]_i_10_7\ => \i_fu_344_reg_n_3_[2]\,
      \icmp_ln290_reg_3720[0]_i_10_8\ => \i_fu_344_reg_n_3_[15]\,
      icmp_ln290_reg_3720_pp0_iter6_reg => icmp_ln290_reg_3720_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(0) => \^i_fu_344\,
      p_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      p_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      p_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      p_reg_reg_1(10) => mul_8s_3ns_11_1_1_U11_n_3,
      p_reg_reg_1(9) => mul_8s_3ns_11_1_1_U11_n_4,
      p_reg_reg_1(8) => mul_8s_3ns_11_1_1_U11_n_5,
      p_reg_reg_1(7) => mul_8s_3ns_11_1_1_U11_n_6,
      p_reg_reg_1(6) => mul_8s_3ns_11_1_1_U11_n_7,
      p_reg_reg_1(5) => mul_8s_3ns_11_1_1_U11_n_8,
      p_reg_reg_1(4) => mul_8s_3ns_11_1_1_U11_n_9,
      p_reg_reg_1(3) => mul_8s_3ns_11_1_1_U11_n_10,
      p_reg_reg_1(2) => mul_8s_3ns_11_1_1_U11_n_11,
      p_reg_reg_1(1) => mul_8s_3ns_11_1_1_U11_n_12,
      p_reg_reg_1(0) => mul_8s_3ns_11_1_1_U11_n_13,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(287 downto 280)
    );
mac_muladd_8s_3ns_12s_13_4_1_U26: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_14,
      Q(7 downto 0) => local_temp_V_38_reg_3550(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U26_n_15,
      \add_ln840_7_reg_4067_reg[13]\(0) => add_ln840_4_reg_3987(11),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U16_n_14,
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mac_muladd_8s_3ns_12s_13_4_1_U27: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_11
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U27_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U15_n_14,
      Q(7 downto 0) => local_temp_V_43_reg_3575(7 downto 0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21]\,
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mac_muladd_8s_3ns_12s_13_4_1_U28: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_12
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_14,
      Q(7 downto 0) => local_temp_V_11_reg_3595(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U28_n_15,
      \add_ln840_16_reg_4077_reg[13]\(0) => add_ln840_13_reg_4002(11),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U19_n_14,
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mac_muladd_8s_3ns_12s_13_4_1_U29: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_13
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U29_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U18_n_14,
      Q(7 downto 0) => local_temp_V_16_reg_3620(7 downto 0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21]\,
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mac_muladd_8s_3ns_12s_13_4_1_U30: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_14
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_14,
      Q(7 downto 0) => local_temp_V_20_reg_3640(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U30_n_15,
      \add_ln840_25_reg_4087_reg[13]\(0) => add_ln840_22_reg_4017(11),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U22_n_14,
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mac_muladd_8s_3ns_12s_13_4_1_U31: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_15
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U31_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U21_n_14,
      Q(7 downto 0) => local_temp_V_25_reg_3665(7 downto 0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21]\,
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mac_muladd_8s_3ns_12s_13_4_1_U32: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_16
     port map (
      P(11) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_3,
      P(10) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_4,
      P(9) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_5,
      P(8) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_6,
      P(7) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_7,
      P(6) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_8,
      P(5) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_9,
      P(4) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_10,
      P(3) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_11,
      P(2) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_12,
      P(1) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_13,
      P(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_14,
      Q(7 downto 0) => local_temp_V_29_reg_3685(7 downto 0),
      S(0) => mac_muladd_8s_3ns_12s_13_4_1_U32_n_18,
      \add_ln840_34_reg_4097_reg[13]\(0) => add_ln840_31_reg_4032(11),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      icmp_ln249_reg_3479 => icmp_ln249_reg_3479,
      icmp_ln249_reg_3479_pp0_iter6_reg => icmp_ln249_reg_3479_pp0_iter6_reg,
      icmp_ln290_reg_3720_pp0_iter6_reg => icmp_ln290_reg_3720_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[8]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[7]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[6]\,
      p_reg_reg_0(11) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_3,
      p_reg_reg_0(10) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_4,
      p_reg_reg_0(9) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_5,
      p_reg_reg_0(8) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_6,
      p_reg_reg_0(7) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_7,
      p_reg_reg_0(6) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_8,
      p_reg_reg_0(5) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_9,
      p_reg_reg_0(4) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_10,
      p_reg_reg_0(3) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_11,
      p_reg_reg_0(2) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_12,
      p_reg_reg_0(1) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_13,
      p_reg_reg_0(0) => mac_muladd_8s_3ns_11s_12_4_1_U25_n_14,
      p_reg_reg_1 => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      p_reg_reg_2(0) => Q(2),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mac_muladd_8s_3ns_12s_13_4_1_U33: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1_17
     port map (
      D(12) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_3,
      D(11) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_4,
      D(10) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_5,
      D(9) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_6,
      D(8) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_7,
      D(7) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_8,
      D(6) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_9,
      D(5) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_10,
      D(4) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_11,
      D(3) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_12,
      D(2) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_13,
      D(1) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_14,
      D(0) => mac_muladd_8s_3ns_12s_13_4_1_U33_n_15,
      P(11) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_3,
      P(10) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_4,
      P(9) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_5,
      P(8) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_6,
      P(7) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_7,
      P(6) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_8,
      P(5) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_9,
      P(4) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_10,
      P(3) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_11,
      P(2) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_12,
      P(1) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_13,
      P(0) => mac_muladd_8s_3ns_11s_12_4_1_U24_n_14,
      Q(7 downto 0) => local_temp_V_34_reg_3710(7 downto 0),
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_clk => ap_clk,
      grp_fu_3132_ce => grp_fu_3132_ce,
      p_reg_reg(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[23]\,
      p_reg_reg(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[22]\,
      p_reg_reg(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[21]\,
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mac_muladd_8s_3ns_17s_17_4_1_U34: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1
     port map (
      A(2 downto 0) => r_V_6_reg_3770(2 downto 0),
      D(16 downto 0) => accu_V_8_fu_2238_p2(16 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_17s_17_4_1_U34_n_3,
      Q(7 downto 0) => local_temp_V_42_reg_3570_pp0_iter1_reg(7 downto 0),
      \accu_V_8_reg_4242_reg[15]\(12 downto 0) => add_ln840_2_reg_4062(12 downto 0),
      \accu_V_8_reg_4242_reg[15]_0\(13 downto 0) => add_ln840_7_reg_4067(13 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      grp_fu_3200_ce => grp_fu_3200_ce,
      icmp_ln272_reg_3532_pp0_iter4_reg => icmp_ln272_reg_3532_pp0_iter4_reg,
      p_reg_reg(16 downto 0) => accu_V_fu_348(16 downto 0),
      p_reg_reg_0 => \icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0]\
    );
mac_muladd_8s_3ns_17s_17_4_1_U35: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_18
     port map (
      A(2 downto 0) => r_V_6_reg_3770(2 downto 0),
      D(16 downto 0) => accu_V_9_fu_2255_p2(16 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_17s_17_4_1_U34_n_3,
      Q(7 downto 0) => local_temp_V_15_reg_3615_pp0_iter1_reg(7 downto 0),
      \accu_V_1_fu_352_reg[15]\(12 downto 0) => add_ln840_11_reg_4072(12 downto 0),
      \accu_V_1_fu_352_reg[15]_0\(13 downto 0) => add_ln840_16_reg_4077(13 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      grp_fu_3200_ce => grp_fu_3200_ce,
      p_reg_reg(16 downto 0) => accu_V_9_reg_4253(16 downto 0),
      p_reg_reg_0 => \icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0]\
    );
mac_muladd_8s_3ns_17s_17_4_1_U36: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_19
     port map (
      A(2 downto 0) => r_V_6_reg_3770(2 downto 0),
      D(16 downto 0) => accu_V_10_fu_2272_p2(16 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_17s_17_4_1_U34_n_3,
      Q(7 downto 0) => local_temp_V_24_reg_3660_pp0_iter1_reg(7 downto 0),
      \accu_V_10_reg_4264_reg[15]\(12 downto 0) => add_ln840_20_reg_4082(12 downto 0),
      \accu_V_10_reg_4264_reg[15]_0\(13 downto 0) => add_ln840_25_reg_4087(13 downto 0),
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      grp_fu_3200_ce => grp_fu_3200_ce,
      p_reg_reg(16 downto 0) => accu_V_2_fu_356(16 downto 0),
      p_reg_reg_0 => \icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0]\
    );
mac_muladd_8s_3ns_17s_17_4_1_U37: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1_20
     port map (
      A(2 downto 0) => r_V_6_reg_3770(2 downto 0),
      D(16 downto 0) => accu_V_11_fu_2289_p2(16 downto 0),
      OPMODE(0) => mac_muladd_8s_3ns_17s_17_4_1_U34_n_3,
      Q(7 downto 0) => local_temp_V_33_reg_3705_pp0_iter1_reg(7 downto 0),
      \accu_V_11_reg_4275_reg[15]\(12 downto 0) => add_ln840_29_reg_4092(12 downto 0),
      \accu_V_11_reg_4275_reg[15]_0\(13 downto 0) => add_ln840_34_reg_4097(13 downto 0),
      ap_CS_iter3_fsm_state4 => ap_CS_iter3_fsm_state4,
      ap_CS_iter4_fsm_state5 => ap_CS_iter4_fsm_state5,
      ap_CS_iter5_fsm_state6 => ap_CS_iter5_fsm_state6,
      ap_CS_iter6_fsm_state7 => ap_CS_iter6_fsm_state7,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      grp_fu_3200_ce => grp_fu_3200_ce,
      p_reg_reg => mac_muladd_8s_3ns_11s_12_4_1_U25_n_16,
      p_reg_reg_0(16 downto 0) => accu_V_3_fu_360(16 downto 0),
      p_reg_reg_1 => \icmp_ln249_reg_3479_pp0_iter5_reg_reg_n_3_[0]\
    );
mul_8s_3ns_11_1_1_U10: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U10_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U10_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U10_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U10_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U10_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U10_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U10_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U10_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U10_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U10_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U10_n_13,
      dout_1(7 downto 0) => local_temp_V_23_reg_3655(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U11: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_21
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3]\,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_CS_iter7_fsm_state8 => ap_CS_iter7_fsm_state8,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U11_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U11_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U11_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U11_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U11_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U11_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U11_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U11_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U11_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U11_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U11_n_13,
      dout_1(7 downto 0) => local_temp_V_28_reg_3680(7 downto 0),
      dout_2(0) => Q(2),
      icmp_ln249_reg_3479_pp0_iter6_reg => icmp_ln249_reg_3479_pp0_iter6_reg,
      icmp_ln290_reg_3720_pp0_iter6_reg => icmp_ln290_reg_3720_pp0_iter6_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U12: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_22
     port map (
      P(10) => mul_8s_3ns_11_1_1_U12_n_3,
      P(9) => mul_8s_3ns_11_1_1_U12_n_4,
      P(8) => mul_8s_3ns_11_1_1_U12_n_5,
      P(7) => mul_8s_3ns_11_1_1_U12_n_6,
      P(6) => mul_8s_3ns_11_1_1_U12_n_7,
      P(5) => mul_8s_3ns_11_1_1_U12_n_8,
      P(4) => mul_8s_3ns_11_1_1_U12_n_9,
      P(3) => mul_8s_3ns_11_1_1_U12_n_10,
      P(2) => mul_8s_3ns_11_1_1_U12_n_11,
      P(1) => mul_8s_3ns_11_1_1_U12_n_12,
      P(0) => mul_8s_3ns_11_1_1_U12_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_30_reg_3690(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U13: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_23
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U13_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U13_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U13_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U13_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U13_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U13_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U13_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U13_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U13_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U13_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U13_n_13,
      dout_1(7 downto 0) => local_temp_V_32_reg_3700(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U2: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_24
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U2_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U2_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U2_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U2_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U2_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U2_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U2_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U2_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U2_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U2_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U2_n_13,
      dout_1(7 downto 0) => local_temp_V_37_reg_3545(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U3: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_25
     port map (
      P(10) => mul_8s_3ns_11_1_1_U3_n_3,
      P(9) => mul_8s_3ns_11_1_1_U3_n_4,
      P(8) => mul_8s_3ns_11_1_1_U3_n_5,
      P(7) => mul_8s_3ns_11_1_1_U3_n_6,
      P(6) => mul_8s_3ns_11_1_1_U3_n_7,
      P(5) => mul_8s_3ns_11_1_1_U3_n_8,
      P(4) => mul_8s_3ns_11_1_1_U3_n_9,
      P(3) => mul_8s_3ns_11_1_1_U3_n_10,
      P(2) => mul_8s_3ns_11_1_1_U3_n_11,
      P(1) => mul_8s_3ns_11_1_1_U3_n_12,
      P(0) => mul_8s_3ns_11_1_1_U3_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_39_reg_3555(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U4: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_26
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U4_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U4_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U4_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U4_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U4_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U4_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U4_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U4_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U4_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U4_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U4_n_13,
      dout_1(7 downto 0) => local_temp_V_41_reg_3565(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U5: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_27
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U5_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U5_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U5_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U5_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U5_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U5_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U5_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U5_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U5_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U5_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U5_n_13,
      dout_1(7 downto 0) => local_temp_V_9_reg_3590(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U6: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_28
     port map (
      P(10) => mul_8s_3ns_11_1_1_U6_n_3,
      P(9) => mul_8s_3ns_11_1_1_U6_n_4,
      P(8) => mul_8s_3ns_11_1_1_U6_n_5,
      P(7) => mul_8s_3ns_11_1_1_U6_n_6,
      P(6) => mul_8s_3ns_11_1_1_U6_n_7,
      P(5) => mul_8s_3ns_11_1_1_U6_n_8,
      P(4) => mul_8s_3ns_11_1_1_U6_n_9,
      P(3) => mul_8s_3ns_11_1_1_U6_n_10,
      P(2) => mul_8s_3ns_11_1_1_U6_n_11,
      P(1) => mul_8s_3ns_11_1_1_U6_n_12,
      P(0) => mul_8s_3ns_11_1_1_U6_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_12_reg_3600(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U7: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_29
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[17]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[16]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[15]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U7_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U7_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U7_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U7_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U7_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U7_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U7_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U7_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U7_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U7_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U7_n_13,
      dout_1(7 downto 0) => local_temp_V_14_reg_3610(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U8: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_30
     port map (
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[5]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[4]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[3]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(10) => mul_8s_3ns_11_1_1_U8_n_3,
      dout_0(9) => mul_8s_3ns_11_1_1_U8_n_4,
      dout_0(8) => mul_8s_3ns_11_1_1_U8_n_5,
      dout_0(7) => mul_8s_3ns_11_1_1_U8_n_6,
      dout_0(6) => mul_8s_3ns_11_1_1_U8_n_7,
      dout_0(5) => mul_8s_3ns_11_1_1_U8_n_8,
      dout_0(4) => mul_8s_3ns_11_1_1_U8_n_9,
      dout_0(3) => mul_8s_3ns_11_1_1_U8_n_10,
      dout_0(2) => mul_8s_3ns_11_1_1_U8_n_11,
      dout_0(1) => mul_8s_3ns_11_1_1_U8_n_12,
      dout_0(0) => mul_8s_3ns_11_1_1_U8_n_13,
      dout_1(7 downto 0) => local_temp_V_19_reg_3635(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mul_8s_3ns_11_1_1_U9: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mul_8s_3ns_11_1_1_31
     port map (
      P(10) => mul_8s_3ns_11_1_1_U9_n_3,
      P(9) => mul_8s_3ns_11_1_1_U9_n_4,
      P(8) => mul_8s_3ns_11_1_1_U9_n_5,
      P(7) => mul_8s_3ns_11_1_1_U9_n_6,
      P(6) => mul_8s_3ns_11_1_1_U9_n_7,
      P(5) => mul_8s_3ns_11_1_1_U9_n_8,
      P(4) => mul_8s_3ns_11_1_1_U9_n_9,
      P(3) => mul_8s_3ns_11_1_1_U9_n_10,
      P(2) => mul_8s_3ns_11_1_1_U9_n_11,
      P(1) => mul_8s_3ns_11_1_1_U9_n_12,
      P(0) => mul_8s_3ns_11_1_1_U9_n_13,
      Q(2) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[11]\,
      Q(1) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[10]\,
      Q(0) => \ap_phi_reg_pp0_iter1_inElem_1_reg_879_reg_n_3_[9]\,
      ap_NS_iter2_fsm179_out => ap_NS_iter2_fsm179_out,
      ap_NS_iter3_fsm178_out => ap_NS_iter3_fsm178_out,
      ap_clk => ap_clk,
      dout_0(7 downto 0) => local_temp_V_21_reg_3645(7 downto 0),
      r_V_1_reg_37370 => r_V_1_reg_37370
    );
mux_325_27_1_1_U1: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_mux_325_27_1_1
     port map (
      Q(26 downto 0) => inputBuf_V_31_fu_488(26 downto 0),
      mux_4_0(26 downto 0) => mux_4_0(26 downto 0),
      mux_4_1(26 downto 0) => mux_4_1(26 downto 0),
      p_reg_reg(3 downto 0) => ap_sig_allocacmp_sf_1(3 downto 0),
      \p_reg_reg_i_18__0_0\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \p_reg_reg_i_18__0_1\(26 downto 0) => inputBuf_V_23_fu_456(26 downto 0),
      \p_reg_reg_i_18__0_2\(26 downto 0) => inputBuf_V_22_fu_452(26 downto 0),
      \p_reg_reg_i_18__0_3\(26 downto 0) => inputBuf_V_21_fu_448(26 downto 0),
      \p_reg_reg_i_18__0_4\(26 downto 0) => inputBuf_V_20_fu_444(26 downto 0),
      \p_reg_reg_i_18__0_5\(26 downto 0) => inputBuf_V_19_fu_440(26 downto 0),
      \p_reg_reg_i_18__0_6\(26 downto 0) => inputBuf_V_18_fu_436(26 downto 0),
      \p_reg_reg_i_18__0_7\(26 downto 0) => inputBuf_V_17_fu_432(26 downto 0),
      \p_reg_reg_i_18__0_8\(26 downto 0) => inputBuf_V_16_fu_428(26 downto 0),
      \p_reg_reg_i_19__0_0\(26 downto 0) => inputBuf_V_30_fu_484(26 downto 0),
      \p_reg_reg_i_19__0_1\(26 downto 0) => inputBuf_V_29_fu_480(26 downto 0),
      \p_reg_reg_i_19__0_2\(26 downto 0) => inputBuf_V_28_fu_476(26 downto 0),
      \p_reg_reg_i_19__0_3\(26 downto 0) => inputBuf_V_27_fu_472(26 downto 0),
      \p_reg_reg_i_19__0_4\(26 downto 0) => inputBuf_V_26_fu_468(26 downto 0),
      \p_reg_reg_i_19__0_5\(26 downto 0) => inputBuf_V_25_fu_464(26 downto 0),
      \p_reg_reg_i_19__0_6\(26 downto 0) => inputBuf_V_24_fu_460(26 downto 0),
      \p_reg_reg_i_20__1_0\ => flow_control_loop_pipe_sequential_init_U_n_76,
      \p_reg_reg_i_20__1_1\(26 downto 0) => inputBuf_V_7_fu_392(26 downto 0),
      \p_reg_reg_i_20__1_2\(26 downto 0) => inputBuf_V_6_fu_388(26 downto 0),
      \p_reg_reg_i_20__1_3\(26 downto 0) => inputBuf_V_5_fu_384(26 downto 0),
      \p_reg_reg_i_20__1_4\(26 downto 0) => inputBuf_V_4_fu_380(26 downto 0),
      \p_reg_reg_i_20__1_5\(26 downto 0) => inputBuf_V_3_fu_376(26 downto 0),
      \p_reg_reg_i_20__1_6\(26 downto 0) => inputBuf_V_2_fu_372(26 downto 0),
      \p_reg_reg_i_20__1_7\(26 downto 0) => inputBuf_V_1_fu_368(26 downto 0),
      \p_reg_reg_i_20__1_8\(26 downto 0) => inputBuf_V_fu_364(26 downto 0),
      \p_reg_reg_i_21__0_0\(26 downto 0) => inputBuf_V_15_fu_424(26 downto 0),
      \p_reg_reg_i_21__0_1\(26 downto 0) => inputBuf_V_14_fu_420(26 downto 0),
      \p_reg_reg_i_21__0_2\(26 downto 0) => inputBuf_V_13_fu_416(26 downto 0),
      \p_reg_reg_i_21__0_3\(26 downto 0) => inputBuf_V_12_fu_412(26 downto 0),
      \p_reg_reg_i_21__0_4\(26 downto 0) => inputBuf_V_11_fu_408(26 downto 0),
      \p_reg_reg_i_21__0_5\(26 downto 0) => inputBuf_V_10_fu_404(26 downto 0),
      \p_reg_reg_i_21__0_6\(26 downto 0) => inputBuf_V_9_fu_400(26 downto 0),
      \p_reg_reg_i_21__0_7\(26 downto 0) => inputBuf_V_8_fu_396(26 downto 0)
    );
\nf_1_fu_492[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_1707_p2(11),
      I1 => nf_fu_1707_p2(13),
      I2 => nf_fu_1707_p2(12),
      I3 => nf_fu_1707_p2(21),
      I4 => \nf_1_fu_492[31]_i_14_n_3\,
      O => \nf_1_fu_492[31]_i_10_n_3\
    );
\nf_1_fu_492[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => nf_fu_1707_p2(28),
      I1 => nf_fu_1707_p2(29),
      I2 => nf_fu_1707_p2(3),
      I3 => nf_fu_1707_p2(30),
      O => \nf_1_fu_492[31]_i_11_n_3\
    );
\nf_1_fu_492[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => nf_fu_1707_p2(2),
      I1 => nf_fu_1707_p2(19),
      I2 => nf_fu_1707_p2(25),
      I3 => nf_fu_1707_p2(15),
      O => \nf_1_fu_492[31]_i_12_n_3\
    );
\nf_1_fu_492[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => nf_fu_1707_p2(31),
      I1 => nf_fu_1707_p2(8),
      I2 => nf_fu_1707_p2(1),
      I3 => nf_fu_1707_p2(18),
      O => \nf_1_fu_492[31]_i_13_n_3\
    );
\nf_1_fu_492[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_1707_p2(17),
      I1 => nf_fu_1707_p2(22),
      I2 => nf_fu_1707_p2(16),
      I3 => nf_fu_1707_p2(6),
      O => \nf_1_fu_492[31]_i_14_n_3\
    );
\nf_1_fu_492[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_1707_p2(10),
      I1 => nf_fu_1707_p2(24),
      I2 => nf_fu_1707_p2(7),
      I3 => nf_fu_1707_p2(27),
      I4 => \nf_1_fu_492[31]_i_12_n_3\,
      O => \nf_1_fu_492[31]_i_8_n_3\
    );
\nf_1_fu_492[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_1707_p2(4),
      I1 => nf_fu_1707_p2(20),
      I2 => nf_fu_1707_p2(23),
      I3 => nf_fu_1707_p2(26),
      I4 => \nf_1_fu_492[31]_i_13_n_3\,
      O => \nf_1_fu_492[31]_i_9_n_3\
    );
\nf_1_fu_492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(0),
      Q => \nf_1_fu_492_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(10),
      Q => \nf_1_fu_492_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(11),
      Q => \nf_1_fu_492_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(12),
      Q => \nf_1_fu_492_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(13),
      Q => \nf_1_fu_492_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(14),
      Q => \nf_1_fu_492_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(15),
      Q => \nf_1_fu_492_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(16),
      Q => \nf_1_fu_492_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(17),
      Q => \nf_1_fu_492_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(18),
      Q => \nf_1_fu_492_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(19),
      Q => \nf_1_fu_492_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(1),
      Q => \nf_1_fu_492_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(20),
      Q => \nf_1_fu_492_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(21),
      Q => \nf_1_fu_492_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(22),
      Q => \nf_1_fu_492_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(23),
      Q => \nf_1_fu_492_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(24),
      Q => \nf_1_fu_492_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(25),
      Q => \nf_1_fu_492_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(26),
      Q => \nf_1_fu_492_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(27),
      Q => \nf_1_fu_492_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(28),
      Q => \nf_1_fu_492_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(29),
      Q => \nf_1_fu_492_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(2),
      Q => \nf_1_fu_492_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(30),
      Q => \nf_1_fu_492_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(31),
      Q => \nf_1_fu_492_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(3),
      Q => \nf_1_fu_492_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(4),
      Q => \nf_1_fu_492_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(5),
      Q => \nf_1_fu_492_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(6),
      Q => \nf_1_fu_492_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(7),
      Q => \nf_1_fu_492_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(8),
      Q => \nf_1_fu_492_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\nf_1_fu_492_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_492,
      D => nf_fu_1707_p2(9),
      Q => \nf_1_fu_492_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_64
    );
\r_V_6_reg_3770[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_0_in(0),
      I1 => ap_NS_iter2_fsm179_out,
      I2 => icmp_ln249_reg_3479,
      I3 => r_V_6_reg_3770(0),
      O => \r_V_6_reg_3770[0]_i_1_n_3\
    );
\r_V_6_reg_3770[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_0_in(1),
      I1 => ap_NS_iter2_fsm179_out,
      I2 => icmp_ln249_reg_3479,
      I3 => r_V_6_reg_3770(1),
      O => \r_V_6_reg_3770[1]_i_1_n_3\
    );
\r_V_6_reg_3770[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_0_in(2),
      I1 => ap_NS_iter2_fsm179_out,
      I2 => icmp_ln249_reg_3479,
      I3 => r_V_6_reg_3770(2),
      O => \r_V_6_reg_3770[2]_i_1_n_3\
    );
\r_V_6_reg_3770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_6_reg_3770[0]_i_1_n_3\,
      Q => r_V_6_reg_3770(0),
      R => '0'
    );
\r_V_6_reg_3770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_6_reg_3770[1]_i_1_n_3\,
      Q => r_V_6_reg_3770(1),
      R => '0'
    );
\r_V_6_reg_3770_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \r_V_6_reg_3770[2]_i_1_n_3\,
      Q => r_V_6_reg_3770(2),
      R => '0'
    );
\sf_fu_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(0),
      Q => \sf_fu_340_reg_n_3_[0]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(10),
      Q => \sf_fu_340_reg_n_3_[10]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(11),
      Q => \sf_fu_340_reg_n_3_[11]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(12),
      Q => \sf_fu_340_reg_n_3_[12]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(13),
      Q => \sf_fu_340_reg_n_3_[13]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(14),
      Q => \sf_fu_340_reg_n_3_[14]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(15),
      Q => \sf_fu_340_reg_n_3_[15]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(16),
      Q => \sf_fu_340_reg_n_3_[16]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(17),
      Q => \sf_fu_340_reg_n_3_[17]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(18),
      Q => \sf_fu_340_reg_n_3_[18]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(19),
      Q => \sf_fu_340_reg_n_3_[19]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(1),
      Q => \sf_fu_340_reg_n_3_[1]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(20),
      Q => \sf_fu_340_reg_n_3_[20]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(21),
      Q => \sf_fu_340_reg_n_3_[21]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(22),
      Q => \sf_fu_340_reg_n_3_[22]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(23),
      Q => \sf_fu_340_reg_n_3_[23]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(24),
      Q => \sf_fu_340_reg_n_3_[24]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(25),
      Q => \sf_fu_340_reg_n_3_[25]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(26),
      Q => \sf_fu_340_reg_n_3_[26]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(27),
      Q => \sf_fu_340_reg_n_3_[27]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(28),
      Q => \sf_fu_340_reg_n_3_[28]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(29),
      Q => \sf_fu_340_reg_n_3_[29]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(2),
      Q => \sf_fu_340_reg_n_3_[2]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(30),
      Q => \sf_fu_340_reg_n_3_[30]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(31),
      Q => \sf_fu_340_reg_n_3_[31]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(3),
      Q => \sf_fu_340_reg_n_3_[3]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(4),
      Q => \sf_fu_340_reg_n_3_[4]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(5),
      Q => \sf_fu_340_reg_n_3_[5]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(6),
      Q => \sf_fu_340_reg_n_3_[6]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(7),
      Q => \sf_fu_340_reg_n_3_[7]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(8),
      Q => \sf_fu_340_reg_n_3_[8]\,
      R => nf_1_fu_492
    );
\sf_fu_340_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_340,
      D => sf_2_fu_1690_p2(9),
      Q => \sf_fu_340_reg_n_3_[9]\,
      R => nf_1_fu_492
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0_MVAU_hls_3 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 287 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of finn_design_MVAU_hls_3_0_MVAU_hls_3 : entity is "MVAU_hls_3";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of finn_design_MVAU_hls_3_0_MVAU_hls_3 : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of finn_design_MVAU_hls_3_0_MVAU_hls_3 : entity is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of finn_design_MVAU_hls_3_0_MVAU_hls_3 : entity is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of finn_design_MVAU_hls_3_0_MVAU_hls_3 : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of finn_design_MVAU_hls_3_0_MVAU_hls_3 : entity is "yes";
end finn_design_MVAU_hls_3_0_MVAU_hls_3;

architecture STRUCTURE of finn_design_MVAU_hls_3_0_MVAU_hls_3 is
  signal \<const0>\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_8 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID : STD_LOGIC;
  signal i_fu_344 : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal weights_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 287 downto 0 );
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  out_V_TDATA(15) <= \<const0>\;
  out_V_TDATA(14) <= \<const0>\;
  out_V_TDATA(13) <= \<const0>\;
  out_V_TDATA(12) <= \<const0>\;
  out_V_TDATA(11) <= \^out_v_tdata\(11);
  out_V_TDATA(10) <= \^out_v_tdata\(11);
  out_V_TDATA(9) <= \^out_v_tdata\(11);
  out_V_TDATA(8) <= \^out_v_tdata\(8);
  out_V_TDATA(7) <= \^out_v_tdata\(8);
  out_V_TDATA(6) <= \^out_v_tdata\(8);
  out_V_TDATA(5) <= \^out_v_tdata\(5);
  out_V_TDATA(4) <= \^out_v_tdata\(5);
  out_V_TDATA(3) <= \^out_v_tdata\(5);
  out_V_TDATA(2) <= \^out_v_tdata\(2);
  out_V_TDATA(1) <= \^out_v_tdata\(2);
  out_V_TDATA(0) <= \^out_v_tdata\(2);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_86: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      \B_V_data_1_state_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \accu_V_11_reg_4275_reg[16]_0\(3) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA(11),
      \accu_V_11_reg_4275_reg[16]_0\(2) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA(8),
      \accu_V_11_reg_4275_reg[16]_0\(1) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA(5),
      \accu_V_11_reg_4275_reg[16]_0\(0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA(2),
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_8,
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
      i_fu_344 => i_fu_344,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_30_fu_484_reg[26]_0\(26 downto 0) => in0_V_TDATA_int_regslice(26 downto 0),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      weights_V_TDATA(287 downto 0) => weights_V_TDATA_int_regslice(287 downto 0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_8,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[26]_0\(26 downto 0) => in0_V_TDATA_int_regslice(26 downto 0),
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      \B_V_data_1_state_reg[1]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_7,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(26 downto 0) => in0_V_TDATA(26 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_A_reg[11]_0\(3) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA(11),
      \B_V_data_1_payload_A_reg[11]_0\(2) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA(8),
      \B_V_data_1_payload_A_reg[11]_0\(1) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA(5),
      \B_V_data_1_payload_A_reg[11]_0\(0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TDATA(2),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_n_6,
      \B_V_data_1_state_reg[0]_0\ => out_V_TVALID,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID => grp_Matrix_Vector_Activate_Stream_Batch_fu_86_out_V_TVALID,
      out_V_TDATA(3) => \^out_v_tdata\(11),
      out_V_TDATA(2) => \^out_v_tdata\(8),
      out_V_TDATA(1) => \^out_v_tdata\(5),
      out_V_TDATA(0) => \^out_v_tdata\(2),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\finn_design_MVAU_hls_3_0_MVAU_hls_3_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[287]_0\(287 downto 0) => weights_V_TDATA_int_regslice(287 downto 0),
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_fu_344 => i_fu_344,
      weights_V_TDATA(287 downto 0) => weights_V_TDATA(287 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity finn_design_MVAU_hls_3_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 287 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of finn_design_MVAU_hls_3_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of finn_design_MVAU_hls_3_0 : entity is "finn_design_MVAU_hls_3_0,MVAU_hls_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of finn_design_MVAU_hls_3_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of finn_design_MVAU_hls_3_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of finn_design_MVAU_hls_3_0 : entity is "MVAU_hls_3,Vivado 2022.2";
  attribute hls_module : string;
  attribute hls_module of finn_design_MVAU_hls_3_0 : entity is "yes";
end finn_design_MVAU_hls_3_0;

architecture STRUCTURE of finn_design_MVAU_hls_3_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_inst_out_V_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 12 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 36, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN finn_design_ap_clk_0, INSERT_VIP 0";
begin
  out_V_TDATA(15) <= \<const0>\;
  out_V_TDATA(14) <= \<const0>\;
  out_V_TDATA(13) <= \<const0>\;
  out_V_TDATA(12) <= \<const0>\;
  out_V_TDATA(11 downto 0) <= \^out_v_tdata\(11 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.finn_design_MVAU_hls_3_0_MVAU_hls_3
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(31 downto 27) => B"00000",
      in0_V_TDATA(26 downto 0) => in0_V_TDATA(26 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 12) => NLW_inst_out_V_TDATA_UNCONNECTED(15 downto 12),
      out_V_TDATA(11 downto 0) => \^out_v_tdata\(11 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID,
      weights_V_TDATA(287 downto 0) => weights_V_TDATA(287 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
