#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 25 16:45:59 2021
# Process ID: 17504
# Current directory: C:/Users/liang/Desktop/OrgLab/lab2/SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13692 C:\Users\liang\Desktop\OrgLab\lab2\SOC\SOC.xpr
# Log file: C:/Users/liang/Desktop/OrgLab/lab2/SOC/vivado.log
# Journal file: C:/Users/liang/Desktop/OrgLab/lab2/SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.xpr
open_bd_design {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA:1.0 VGA_0
endgroup
delete_bd_objs [get_bd_cells VGA_0]
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/reference C:/Users/liang/Desktop/OrgLab/VGA c:/Users/liang/Desktop/OrgLab/lab05/piCPU c:/Users/liang/Desktop/OrgLab/lab4/CPUC c:/Users/liang/Desktop/OrgLab/lab1} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab05/piCPU c:/Users/liang/Desktop/OrgLab/lab4/CPUC c:/Users/liang/Desktop/OrgLab/lab1} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Users/liang/Desktop/OrgLab/reference c:/Users/liang/Desktop/OrgLab/lab05/piCPU C:/Users/liang/Desktop/OrgLab/VGA/VGA.srcs/sources_1/imports/Framework c:/Users/liang/Desktop/OrgLab/lab4/CPUC c:/Users/liang/Desktop/OrgLab/lab1} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA:1.0 VGA_0
endgroup
set_property location {11.5 4722 609} [get_bd_cells VGA_0]
set_property location {11.5 4437 651} [get_bd_cells VGA_0]
delete_bd_objs [get_bd_cells VGA_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:VGA:1.0 [get_ips  CSSTE_VGA_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips CSSTE_VGA_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd]
export_ip_user_files -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd] -directory C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.ip_user_files -ipstatic_source_dir C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.cache/compile_simlib/modelsim} {questa=C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.cache/compile_simlib/questa} {riviera=C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.cache/compile_simlib/riviera} {activehdl=C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:VGA:1.0 VGA_0
endgroup
set_property location {11.5 4369 646} [get_bd_cells VGA_0]
connect_bd_net [get_bd_pins VGA_0/clk_25m] [get_bd_pins div1/Dout]
connect_bd_net [get_bd_pins VGA_0/clk_100m] [get_bd_pins U9/rst]
undo
connect_bd_net [get_bd_ports clk_100mhz] [get_bd_pins VGA_0/clk_100m]
connect_bd_net [get_bd_pins VGA_0/rst] [get_bd_pins U9/rst]
connect_bd_net [get_bd_pins VGA_0/PC_IF] [get_bd_pins pCPU_0/PC_if]
connect_bd_net [get_bd_pins VGA_0/inst_IF] [get_bd_pins pCPU_0/inst_if]
connect_bd_net [get_bd_pins VGA_0/PC_ID] [get_bd_pins pCPU_0/PC_id]
connect_bd_net [get_bd_pins VGA_0/inst_ID] [get_bd_pins pCPU_0/inst_id]
connect_bd_net [get_bd_pins VGA_0/MemRW_Ex] [get_bd_pins pCPU_0/PC_ex]
undo
connect_bd_net [get_bd_pins VGA_0/PC_Ex] [get_bd_pins pCPU_0/PC_ex]
connect_bd_net [get_bd_pins VGA_0/MemRW_Ex] [get_bd_pins pCPU_0/MemRW_ex]
connect_bd_net [get_bd_pins VGA_0/MemRW_Mem] [get_bd_pins pCPU_0/MemRW]
connect_bd_net [get_bd_pins VGA_0/Data_out] [get_bd_pins pCPU_0/Data_out]
connect_bd_net [get_bd_pins VGA_0/Addr_out] [get_bd_pins pCPU_0/Addr_out]
connect_bd_net [get_bd_pins VGA_0/Data_out_WB] [get_bd_pins pCPU_0/Wt_data]
delete_bd_objs [get_bd_nets U11_hs] [get_bd_nets U11_vs] [get_bd_nets U11_vga_b] [get_bd_nets U11_vga_g] [get_bd_nets U11_vga_r] [get_bd_cells U11]
connect_bd_net [get_bd_ports HSYNC] [get_bd_pins VGA_0/hs]
connect_bd_net [get_bd_ports VSYNC] [get_bd_pins VGA_0/vs]
connect_bd_net [get_bd_ports Red] [get_bd_pins VGA_0/vga_r]
connect_bd_net [get_bd_ports Green] [get_bd_pins VGA_0/vga_g]
connect_bd_net [get_bd_ports Blue] [get_bd_pins VGA_0/vga_b]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
close_hw_manager
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
close_hw_manager
delete_bd_objs [get_bd_nets Net]
undo
delete_bd_objs [get_bd_nets Net]
delete_bd_objs [get_bd_nets U3_douta]
undo
delete_bd_objs [get_bd_nets U3_douta]
connect_bd_net [get_bd_pins U3/douta] [get_bd_pins U5/data6]
connect_bd_net [get_bd_pins pCPU_0/Data_in] [get_bd_pins U3/douta]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
close_hw_manager
delete_bd_objs [get_bd_nets U4_data_ram_we]
delete_bd_objs [get_bd_nets U4_ram_addr]
delete_bd_objs [get_bd_nets Net1]
delete_bd_objs [get_bd_nets util_vector_logic_1_Res]
connect_bd_net [get_bd_ports clk_100mhz] [get_bd_pins U3/clka]
connect_bd_net [get_bd_pins U3/wea] [get_bd_pins pCPU_0/MemRW_ex]
connect_bd_net [get_bd_pins U3/dina] [get_bd_pins pCPU_0/Data_out]
connect_bd_net [get_bd_pins U3/addra] [get_bd_pins pCPU_0/Addr_out]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
close_hw_manager
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RAM_B:1.0 RAM_B_0
endgroup
delete_bd_objs [get_bd_cells RAM_B_0]
set_property location {6 1699 254} [get_bd_cells U3]
delete_bd_objs [get_bd_cells U3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RAM_B:1.0 RAM_B_0
endgroup
set_property location {6 1768 242} [get_bd_cells RAM_B_0]
connect_bd_net [get_bd_pins RAM_B_0/douta] [get_bd_pins U5/data6]
connect_bd_net [get_bd_pins RAM_B_0/douta] [get_bd_pins RAM_B_0/addra]
undo
connect_bd_net [get_bd_pins RAM_B_0/douta] [get_bd_pins RAM_B_0/addra]
undo
connect_bd_net [get_bd_pins RAM_B_0/douta] [get_bd_pins RAM_B_0/clka]
undo
connect_bd_net [get_bd_pins RAM_B_0/clka] [get_bd_pins U8/Clk_CPU]
connect_bd_net [get_bd_pins RAM_B_0/wea] [get_bd_pins pCPU_0/MemRW_ex]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
set_property location {5 1813 -8} [get_bd_cells dist_mem_gen_0]
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.coefficient_file {C:/Users/liang/Desktop/OrgLab/lab05/data.coe}] [get_bd_cells dist_mem_gen_0]
set_property location {5 1781 35} [get_bd_cells dist_mem_gen_0]
connect_bd_net [get_bd_pins dist_mem_gen_0/clk] [get_bd_pins U8/Clk_CPU]
connect_bd_net [get_bd_pins dist_mem_gen_0/we] [get_bd_pins pCPU_0/MemRW_ex]
delete_bd_objs [get_bd_nets U3_douta]
connect_bd_net [get_bd_pins dist_mem_gen_0/spo] [get_bd_pins pCPU_0/Data_in]
delete_bd_objs [get_bd_nets dist_mem_gen_0_spo] [get_bd_cells dist_mem_gen_0]
connect_bd_net [get_bd_pins RAM_B_0/dina] [get_bd_pins pCPU_0/Data_out]
connect_bd_net [get_bd_pins RAM_B_0/douta] [get_bd_pins pCPU_0/Data_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {11} CONFIG.DOUT_WIDTH {10}] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins RAM_B_0/addra]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins pCPU_0/Data_out]
undo
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins pCPU_0/Addr_out]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {C:/Users/liang/Desktop/OrgLab/lab2/SOC/SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
close_hw_manager
