//FPGA IO MASTER 

`define LED1_FM  `E+18 
`define LED2_FM  `F+17 
`define LED3_FM  `E+17 
`define LED4_FM  `D+18 
`define LED5_FM  `E+16 
`define ON_OFF_FM  `F+18 
 
`define EN_Mod_FM  `C+1 
`define TX_Mod_FM  `C+2 
`define RX_Mod_FM  `D+2 
  
`define TX1_FM  `C+20 
`define TX2_FM  `B+19 

`define RX1_FM  `D+17 
`define RX2_FM  `C+18

`define PWM_L_N_FM  `B+2
`define PWM_H_N_FM  `B+3
`define FLT_L_N_FM  `B+1
`define FLT_H_N_FM  `A+2
`define RDY_L_N_FM  `D+8
`define RDY_H_N_FM  `E+7
 
`define PWM_L_L1_FM  `B+4
`define PWM_H_L1_FM  `B+5
`define FLT_L_L1_FM  `A+3
`define FLT_H_L1_FM  `A+4
`define RDY_L_L1_FM  `E+8
`define RDY_H_L1_FM  `C+10 
 
`define PWM_L_L2_FM  `B+6
`define PWM_H_L2_FM  `A+7
`define FLT_L_L2_FM  `A+5
`define FLT_H_L2_FM  `A+6
`define RDY_L_L2_FM  `E+9
`define RDY_H_L2_FM  `E+11 
 
`define PWM_L_L3_FM  `A+8
`define PWM_H_L3_FM  `A+9
`define FLT_L_L3_FM  `B+8
`define FLT_H_L3_FM  `B+9
`define RDY_L_L3_FM  `E+12
`define RDY_H_L3_FM  `D+11 
 
`define PWM_DCDC_UDC_FM  `F+2 
`define PWM_DCDC_TRDS_FM  `A+17 
`define PWM_DCDC_ISO_FM  `E+14 
`define PWM_DCDC_DRV_FM  `C+8 

`define SD_CLK_UDC_FM  `D+1
`define SD_UDC_1_FM  `E+2
`define SD_UDC_05_FM  `E+1

`define SD_CLK_I_FM  `A+19
`define SD_ITR_L1_FM  `B+18
`define SD_ITR_L2_FM  `A+18
`define SD_ITR_L3_FM  `B+17 
 
`define SD_U_L1_FM  `B+12
`define SD_U_L2_FM  `A+11
`define SD_U_L3_FM  `B+10
`define SD_I_L1_FM  `A+13
`define SD_I_L2_FM  `B+11
`define SD_I_L3_FM  `A+10
`define SD_CLK_L1_FM  `B+13
`define SD_CLK_L2_FM  `A+12
`define SD_CLK_L3_FM  `D+9 
 
`define C_SS_RLY_L1_FM  `A+14
`define C_SS_RLY_L2_FM  `B+15
`define C_SS_RLY_L3_FM  `A+16
`define GR_RLY_N_FM  `E+13
`define GR_RLY_L1_FM  `C+12
`define GR_RLY_L2_FM  `D+13
`define GR_RLY_L3_FM  `C+13

`define SS_DClink_FM  `C+11
//`define DClink_DSCH_FM  `D+12

`define FAN_FM  `B+16

`define IN1_ISO_FM  `C+14
`define IN2_ISO_FM  `D+14
`define IN3_ISO_FM  `C+15
`define OUT1_ISO_FM  `C+16
`define OUT2_ISO_FM  `D+16
`define OUT3_ISO_FM  `B+20 

//F16 -> F3 
//H18 -> D12 
//C17 -> D17 