-- generated by newgenasym Mon Oct 13 17:11:00 2003

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity xcs30xl is
    port (    
	CCLK:      IN     STD_LOGIC;    
	CS1:       IN     STD_LOGIC;    
	D:         INOUT  STD_LOGIC_VECTOR (7 DOWNTO 0);    
	DONE:      INOUT  STD_LOGIC;    
	GCK1:      IN     STD_LOGIC;    
	GCK2:      IN     STD_LOGIC;    
	GCK3:      IN     STD_LOGIC;    
	GCK4:      IN     STD_LOGIC;    
	GCK5:      IN     STD_LOGIC;    
	GCK6:      IN     STD_LOGIC;    
	GCK7:      IN     STD_LOGIC;    
	GCK8:      IN     STD_LOGIC;    
	HDC:       OUT    STD_LOGIC;    
	\i/o_1\:   INOUT  STD_LOGIC;    
	\i/o_10\:  INOUT  STD_LOGIC;    
	\i/o_11\:  INOUT  STD_LOGIC;    
	\i/o_12\:  INOUT  STD_LOGIC;    
	\i/o_13\:  INOUT  STD_LOGIC;    
	\i/o_14\:  INOUT  STD_LOGIC;    
	\i/o_15\:  INOUT  STD_LOGIC;    
	\i/o_16\:  INOUT  STD_LOGIC;    
	\i/o_17\:  INOUT  STD_LOGIC;    
	\i/o_18\:  INOUT  STD_LOGIC;    
	\i/o_19\:  INOUT  STD_LOGIC;    
	\i/o_2\:   INOUT  STD_LOGIC;    
	\i/o_20\:  INOUT  STD_LOGIC;    
	\i/o_21\:  INOUT  STD_LOGIC;    
	\i/o_22\:  INOUT  STD_LOGIC;    
	\i/o_23\:  INOUT  STD_LOGIC;    
	\i/o_24\:  INOUT  STD_LOGIC;    
	\i/o_25\:  INOUT  STD_LOGIC;    
	\i/o_26\:  INOUT  STD_LOGIC;    
	\i/o_27\:  INOUT  STD_LOGIC;    
	\i/o_28\:  INOUT  STD_LOGIC;    
	\i/o_29\:  INOUT  STD_LOGIC;    
	\i/o_3\:   INOUT  STD_LOGIC;    
	\i/o_30\:  INOUT  STD_LOGIC;    
	\i/o_31\:  INOUT  STD_LOGIC;    
	\i/o_32\:  INOUT  STD_LOGIC;    
	\i/o_33\:  INOUT  STD_LOGIC;    
	\i/o_34\:  INOUT  STD_LOGIC;    
	\i/o_35\:  INOUT  STD_LOGIC;    
	\i/o_36\:  INOUT  STD_LOGIC;    
	\i/o_37\:  INOUT  STD_LOGIC;    
	\i/o_38\:  INOUT  STD_LOGIC;    
	\i/o_39\:  INOUT  STD_LOGIC;    
	\i/o_4\:   INOUT  STD_LOGIC;    
	\i/o_40\:  INOUT  STD_LOGIC;    
	\i/o_41\:  INOUT  STD_LOGIC;    
	\i/o_42\:  INOUT  STD_LOGIC;    
	\i/o_43\:  INOUT  STD_LOGIC;    
	\i/o_44\:  INOUT  STD_LOGIC;    
	\i/o_45\:  INOUT  STD_LOGIC;    
	\i/o_46\:  INOUT  STD_LOGIC;    
	\i/o_47\:  INOUT  STD_LOGIC;    
	\i/o_48\:  INOUT  STD_LOGIC;    
	\i/o_49\:  INOUT  STD_LOGIC;    
	\i/o_5\:   INOUT  STD_LOGIC;    
	\i/o_50\:  INOUT  STD_LOGIC;    
	\i/o_51\:  INOUT  STD_LOGIC;    
	\i/o_52\:  INOUT  STD_LOGIC;    
	\i/o_53\:  INOUT  STD_LOGIC;    
	\i/o_54\:  INOUT  STD_LOGIC;    
	\i/o_6\:   INOUT  STD_LOGIC;    
	\i/o_7\:   INOUT  STD_LOGIC;    
	\i/o_8\:   INOUT  STD_LOGIC;    
	\i/o_9\:   INOUT  STD_LOGIC;    
	\init*\:   INOUT  STD_LOGIC;    
	\ldc*\:    OUT    STD_LOGIC;    
	M0:        IN     STD_LOGIC;    
	M1:        IN     STD_LOGIC;    
	\program*\: IN     STD_LOGIC;    
	\pwrdwn*\: IN     STD_LOGIC;    
	TCK:       IN     STD_LOGIC;    
	TD0:       OUT    STD_LOGIC;    
	TDI:       IN     STD_LOGIC;    
	TMC:       IN     STD_LOGIC);
end xcs30xl;
