
*** Running vivado
    with args -log bram_tester.vds -m64 -mode batch -messageDb vivado.pb -source bram_tester.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source bram_tester.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib D:/Libraries/University/ECE532/IP/bram_tester_ip/bram_tester_ip.srcs/sources_1/new/tester.v
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir D:/Libraries/University/ECE532/IP/bram_tester_ip/bram_tester_ip.cache/wt [current_project]
# set_property parent.project_dir D:/Libraries/University/ECE532/IP/bram_tester_ip [current_project]
# synth_design -top bram_tester -part xc7a100tcsg324-1
Command: synth_design -top bram_tester -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:01:21 . Memory (MB): peak = 230.266 ; gain = 99.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bram_tester' [D:/Libraries/University/ECE532/IP/bram_tester_ip/bram_tester_ip.srcs/sources_1/new/tester.v:23]
WARNING: [Synth 8-3848] Net algo_done in module/entity bram_tester does not have driver. [D:/Libraries/University/ECE532/IP/bram_tester_ip/bram_tester_ip.srcs/sources_1/new/tester.v:39]
WARNING: [Synth 8-3848] Net algo_rot in module/entity bram_tester does not have driver. [D:/Libraries/University/ECE532/IP/bram_tester_ip/bram_tester_ip.srcs/sources_1/new/tester.v:40]
WARNING: [Synth 8-3848] Net algo_rshift in module/entity bram_tester does not have driver. [D:/Libraries/University/ECE532/IP/bram_tester_ip/bram_tester_ip.srcs/sources_1/new/tester.v:41]
INFO: [Synth 8-256] done synthesizing module 'bram_tester' (1#1) [D:/Libraries/University/ECE532/IP/bram_tester_ip/bram_tester_ip.srcs/sources_1/new/tester.v:23]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_done
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rot[1]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rot[0]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rshift[3]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rshift[2]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rshift[1]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rshift[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:01:22 . Memory (MB): peak = 263.164 ; gain = 131.977
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:01:22 . Memory (MB): peak = 263.164 ; gain = 131.977
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:01:22 . Memory (MB): peak = 263.164 ; gain = 131.977
---------------------------------------------------------------------------------

WARNING: [Synth 8-3848] Net algo_done in module/entity bram_tester does not have driver. [D:/Libraries/University/ECE532/IP/bram_tester_ip/bram_tester_ip.srcs/sources_1/new/tester.v:39]
WARNING: [Synth 8-3848] Net algo_rot in module/entity bram_tester does not have driver. [D:/Libraries/University/ECE532/IP/bram_tester_ip/bram_tester_ip.srcs/sources_1/new/tester.v:40]
WARNING: [Synth 8-3848] Net algo_rshift in module/entity bram_tester does not have driver. [D:/Libraries/University/ECE532/IP/bram_tester_ip/bram_tester_ip.srcs/sources_1/new/tester.v:41]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bram_tester 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design bram_tester has unconnected port LED[14]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_done
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rot[1]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rot[0]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rshift[3]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rshift[2]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rshift[1]
WARNING: [Synth 8-3331] design bram_tester has unconnected port algo_rshift[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:01:34 . Memory (MB): peak = 545.000 ; gain = 413.813
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:01:35 . Memory (MB): peak = 576.926 ; gain = 445.738
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:01:35 . Memory (MB): peak = 576.926 ; gain = 445.738
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:01:35 . Memory (MB): peak = 576.926 ; gain = 445.738
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:01:35 . Memory (MB): peak = 576.926 ; gain = 445.738
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:01:35 . Memory (MB): peak = 576.926 ; gain = 445.738
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:01:35 . Memory (MB): peak = 576.926 ; gain = 445.738
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     4|
|5     |LUT5  |    11|
|6     |LUT6  |    62|
|7     |MUXF7 |    10|
|8     |FDRE  |    15|
|9     |IBUF  |   221|
|10    |OBUF  |    15|
|11    |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   349|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:01:35 . Memory (MB): peak = 576.926 ; gain = 445.738
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:01:35 . Memory (MB): peak = 576.926 ; gain = 445.738
INFO: [Netlist 29-17] Analyzing 221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:01:46 . Memory (MB): peak = 576.926 ; gain = 400.016
# write_checkpoint bram_tester.dcp
# report_utilization -file bram_tester_utilization_synth.rpt -pb bram_tester_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 576.926 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 24 23:15:15 2015...
