{"Ruby B. Lee": [["Architecture for Protecting Critical Secrets in Microprocessors", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", "isca", 2005]], "Peter C. S. Kwan": [["Architecture for Protecting Critical Secrets in Microprocessors", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", "isca", 2005]], "John Patrick McGregor": [["Architecture for Protecting Critical Secrets in Microprocessors", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", "isca", 2005]], "Jeffrey S. Dwoskin": [["Architecture for Protecting Critical Secrets in Microprocessors", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", "isca", 2005]], "Zhenghong Wang": [["Architecture for Protecting Critical Secrets in Microprocessors", ["Ruby B. Lee", "Peter C. S. Kwan", "John Patrick McGregor", "Jeffrey S. Dwoskin", "Zhenghong Wang"], "https://doi.org/10.1109/ISCA.2005.14", "isca", 2005]], "Weidong Shi": [["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", "isca", 2005]], "Hsien-Hsin S. Lee": [["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", "isca", 2005]], "Mrinmoy Ghosh": [["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", "isca", 2005]], "Chenghuai Lu": [["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", "isca", 2005]], "Alexandra Boldyreva": [["High Efficiency Counter Mode Security Architecture via Prediction and Precomputation", ["Weidong Shi", "Hsien-Hsin S. Lee", "Mrinmoy Ghosh", "Chenghuai Lu", "Alexandra Boldyreva"], "https://doi.org/10.1109/ISCA.2005.30", "isca", 2005]], "G. Edward Suh": [["Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions", ["G. Edward Suh", "Charles W. ODonnell", "Ishan Sachdev", "Srinivas Devadas"], "https://doi.org/10.1109/ISCA.2005.22", "isca", 2005]], "Charles W. ODonnell": [["Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions", ["G. Edward Suh", "Charles W. ODonnell", "Ishan Sachdev", "Srinivas Devadas"], "https://doi.org/10.1109/ISCA.2005.22", "isca", 2005]], "Ishan Sachdev": [["Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions", ["G. Edward Suh", "Charles W. ODonnell", "Ishan Sachdev", "Srinivas Devadas"], "https://doi.org/10.1109/ISCA.2005.22", "isca", 2005]], "Srinivas Devadas": [["Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions", ["G. Edward Suh", "Charles W. ODonnell", "Ishan Sachdev", "Srinivas Devadas"], "https://doi.org/10.1109/ISCA.2005.22", "isca", 2005]], "Sudhanva Gurumurthi": [["Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Vivek K. Natarajan"], "https://doi.org/10.1109/ISCA.2005.24", "isca", 2005]], "Anand Sivasubramaniam": [["Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Vivek K. Natarajan"], "https://doi.org/10.1109/ISCA.2005.24", "isca", 2005]], "Vivek K. Natarajan": [["Disk Drive Roadmap from the Thermal Perspective: A Case for Dynamic Thermal Management", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Vivek K. Natarajan"], "https://doi.org/10.1109/ISCA.2005.24", "isca", 2005]], "Ram Huggahalli": [["Direct Cache Access for High Bandwidth Network I/O", ["Ram Huggahalli", "Ravi R. Iyer", "Scott Tetrick"], "https://doi.org/10.1109/ISCA.2005.23", "isca", 2005]], "Ravi R. Iyer": [["Direct Cache Access for High Bandwidth Network I/O", ["Ram Huggahalli", "Ravi R. Iyer", "Scott Tetrick"], "https://doi.org/10.1109/ISCA.2005.23", "isca", 2005]], "Scott Tetrick": [["Direct Cache Access for High Bandwidth Network I/O", ["Ram Huggahalli", "Ravi R. Iyer", "Scott Tetrick"], "https://doi.org/10.1109/ISCA.2005.23", "isca", 2005]], "Haryadi S. Gunawi": [["Deconstructing Commodity Storage Clusters", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", "isca", 2005]], "Nitin Agrawal": [["Deconstructing Commodity Storage Clusters", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", "isca", 2005]], "Andrea C. Arpaci-Dusseau": [["Deconstructing Commodity Storage Clusters", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", "isca", 2005]], "Remzi H. Arpaci-Dusseau": [["Deconstructing Commodity Storage Clusters", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", "isca", 2005]], "Jiri Schindler": [["Deconstructing Commodity Storage Clusters", ["Haryadi S. Gunawi", "Nitin Agrawal", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau", "Jiri Schindler"], "https://doi.org/10.1109/ISCA.2005.20", "isca", 2005]], "Magnus Ekman": [["A Robust Main-Memory Compression Scheme", ["Magnus Ekman", "Per Stenstrom"], "https://doi.org/10.1109/ISCA.2005.6", "isca", 2005]], "Per Stenstrom": [["A Robust Main-Memory Compression Scheme", ["Magnus Ekman", "Per Stenstrom"], "https://doi.org/10.1109/ISCA.2005.6", "isca", 2005]], "Brian Fahs": [["Continuous Optimization", ["Brian Fahs", "Todd M. Rafacz", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/ISCA.2005.19", "isca", 2005]], "Todd M. Rafacz": [["Continuous Optimization", ["Brian Fahs", "Todd M. Rafacz", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/ISCA.2005.19", "isca", 2005]], "Sanjay J. Patel": [["Continuous Optimization", ["Brian Fahs", "Todd M. Rafacz", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/ISCA.2005.19", "isca", 2005]], "Steven S. Lumetta": [["Continuous Optimization", ["Brian Fahs", "Todd M. Rafacz", "Sanjay J. Patel", "Steven S. Lumetta"], "https://doi.org/10.1109/ISCA.2005.19", "isca", 2005]], "Vlad Petric": [["RENO - A Rename-Based Instruction Optimizer", ["Vlad Petric", "Tingting Sha", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.43", "isca", 2005], ["Energy-Effectiveness of Pre-Execution and Energy-Aware P-Thread Selection", ["Vlad Petric", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.27", "isca", 2005]], "Tingting Sha": [["RENO - A Rename-Based Instruction Optimizer", ["Vlad Petric", "Tingting Sha", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.43", "isca", 2005]], "Amir Roth": [["RENO - A Rename-Based Instruction Optimizer", ["Vlad Petric", "Tingting Sha", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.43", "isca", 2005], ["Energy-Effectiveness of Pre-Execution and Energy-Aware P-Thread Selection", ["Vlad Petric", "Amir Roth"], "https://doi.org/10.1109/ISCA.2005.27", "isca", 2005], ["Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization", ["Amir Roth"], "https://doi.org/10.1109/ISCA.2005.48", "isca", 2005]], "Lin Tan": [["A High Throughput String Matching Architecture for Intrusion Detection and Prevention", ["Lin Tan", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2005.5", "isca", 2005]], "Timothy Sherwood": [["A High Throughput String Matching Architecture for Intrusion Detection and Prevention", ["Lin Tan", "Timothy Sherwood"], "https://doi.org/10.1109/ISCA.2005.5", "isca", 2005]], "Florin Baboescu": [["A Tree Based Router Search Engine Architecture with Single Port Memories", ["Florin Baboescu", "Dean M. Tullsen", "Grigore Rosu", "Sumeet Singh"], "https://doi.org/10.1109/ISCA.2005.7", "isca", 2005]], "Dean M. Tullsen": [["A Tree Based Router Search Engine Architecture with Single Port Memories", ["Florin Baboescu", "Dean M. Tullsen", "Grigore Rosu", "Sumeet Singh"], "https://doi.org/10.1109/ISCA.2005.7", "isca", 2005], ["Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling", ["Rakesh Kumar", "Victor V. Zyuban", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2005.34", "isca", 2005]], "Grigore Rosu": [["A Tree Based Router Search Engine Architecture with Single Port Memories", ["Florin Baboescu", "Dean M. Tullsen", "Grigore Rosu", "Sumeet Singh"], "https://doi.org/10.1109/ISCA.2005.7", "isca", 2005]], "Sumeet Singh": [["A Tree Based Router Search Engine Architecture with Single Port Memories", ["Florin Baboescu", "Dean M. Tullsen", "Grigore Rosu", "Sumeet Singh"], "https://doi.org/10.1109/ISCA.2005.7", "isca", 2005]], "Shorin Kyo": [["An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems", ["Shorin Kyo", "Shinichiro Okazaki", "Tamio Arai"], "https://doi.org/10.1109/ISCA.2005.11", "isca", 2005]], "Shinichiro Okazaki": [["An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems", ["Shorin Kyo", "Shinichiro Okazaki", "Tamio Arai"], "https://doi.org/10.1109/ISCA.2005.11", "isca", 2005]], "Tamio Arai": [["An Integrated Memory Array Processor Architecture for Embedded Image Recognition Systems", ["Shorin Kyo", "Shinichiro Okazaki", "Tamio Arai"], "https://doi.org/10.1109/ISCA.2005.11", "isca", 2005]], "George A. Reis": [["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005]], "Jonathan Chang": [["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005]], "Neil Vachharajani": [["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005]], "Ram Rangan": [["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005], ["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "David I. August": [["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005]], "Shubhendu S. Mukherjee": [["Design and Evaluation of Hybrid Fault-Detection Systems", ["George A. Reis", "Jonathan Chang", "Neil Vachharajani", "Ram Rangan", "David I. August", "Shubhendu S. Mukherjee"], "https://doi.org/10.1109/ISCA.2005.21", "isca", 2005], ["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "Ethan Schuchman": [["Rescue: A Microarchitecture for Testability and Defect Tolerance", ["Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.44", "isca", 2005]], "T. N. Vijaykumar": [["Rescue: A Microarchitecture for Testability and Defect Tolerance", ["Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.44", "isca", 2005], ["Opportunistic Transient-Fault Detection", ["Mohamed A. Gomaa", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.38", "isca", 2005], ["Optimizing Replication, Communication, and Capacity Allocation in CMPs", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.39", "isca", 2005]], "Mohamed A. Gomaa": [["Opportunistic Transient-Fault Detection", ["Mohamed A. Gomaa", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.38", "isca", 2005]], "Steven Balensiefer": [["An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures", ["Steven Balensiefer", "Lucas Kreger-Stickles", "Mark Oskin"], "https://doi.org/10.1109/ISCA.2005.10", "isca", 2005]], "Lucas Kreger-Stickles": [["An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures", ["Steven Balensiefer", "Lucas Kreger-Stickles", "Mark Oskin"], "https://doi.org/10.1109/ISCA.2005.10", "isca", 2005]], "Mark Oskin": [["An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures", ["Steven Balensiefer", "Lucas Kreger-Stickles", "Mark Oskin"], "https://doi.org/10.1109/ISCA.2005.10", "isca", 2005]], "Leyla Nazhandali": [["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Bo Zhai": [["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Javin Olson": [["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Anna Reeves": [["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Michael Minuth": [["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Ryan Helfand": [["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Sanjay Pant": [["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Todd M. Austin": [["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "David T. Blaauw": [["Energy Optimization of Subthreshold-Voltage Sensor Network Processors", ["Leyla Nazhandali", "Bo Zhai", "Javin Olson", "Anna Reeves", "Michael Minuth", "Ryan Helfand", "Sanjay Pant", "Todd M. Austin", "David T. Blaauw"], "https://doi.org/10.1109/ISCA.2005.26", "isca", 2005]], "Mark Hempstead": [["An Ultra Low Power System Architecture for Sensor Network Applications", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", "isca", 2005]], "Nikhil Tripathi": [["An Ultra Low Power System Architecture for Sensor Network Applications", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", "isca", 2005]], "Patrick Mauro": [["An Ultra Low Power System Architecture for Sensor Network Applications", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", "isca", 2005]], "Gu-Yeon Wei": [["An Ultra Low Power System Architecture for Sensor Network Applications", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", "isca", 2005]], "David M. Brooks": [["An Ultra Low Power System Architecture for Sensor Network Applications", ["Mark Hempstead", "Nikhil Tripathi", "Patrick Mauro", "Gu-Yeon Wei", "David M. Brooks"], "https://doi.org/10.1109/ISCA.2005.12", "isca", 2005]], "Thomas F. Wenisch": [["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Stephen Somogyi": [["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Nikolaos Hardavellas": [["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Jangwoo Kim": [["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Anastassia Ailamaki": [["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Babak Falsafi": [["Temporal Streaming of Shared Memory", ["Thomas F. Wenisch", "Stephen Somogyi", "Nikolaos Hardavellas", "Jangwoo Kim", "Anastassia Ailamaki", "Babak Falsafi"], "https://doi.org/10.1109/ISCA.2005.50", "isca", 2005]], "Andreas Moshovos": [["RegionScout: Exploiting Coarse Grain Sharing in Snoop-Based Coherence", ["Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2005.42", "isca", 2005]], "Jason F. Cantin": [["Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/ISCA.2005.31", "isca", 2005]], "Mikko H. Lipasti": [["Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/ISCA.2005.31", "isca", 2005]], "James E. Smith": [["Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1109/ISCA.2005.31", "isca", 2005]], "Stephen Hines": [["Improving Program Efficiency by Packing Instructions into Registers", ["Stephen Hines", "Joshua Green", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/ISCA.2005.32", "isca", 2005]], "Joshua Green": [["Improving Program Efficiency by Packing Instructions into Registers", ["Stephen Hines", "Joshua Green", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/ISCA.2005.32", "isca", 2005]], "Gary S. Tyson": [["Improving Program Efficiency by Packing Instructions into Registers", ["Stephen Hines", "Joshua Green", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/ISCA.2005.32", "isca", 2005]], "David B. Whalley": [["Improving Program Efficiency by Packing Instructions into Registers", ["Stephen Hines", "Joshua Green", "Gary S. Tyson", "David B. Whalley"], "https://doi.org/10.1109/ISCA.2005.32", "isca", 2005]], "Nathan Clark": [["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Jason A. Blome": [["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Michael L. Chu": [["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Scott A. Mahlke": [["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Stuart Biles": [["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Krisztian Flautner": [["An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors", ["Nathan Clark", "Jason A. Blome", "Michael L. Chu", "Scott A. Mahlke", "Stuart Biles", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2005.9", "isca", 2005]], "Satish Narayanasamy": [["BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging", ["Satish Narayanasamy", "Gilles Pokam", "Brad Calder"], "https://doi.org/10.1109/ISCA.2005.16", "isca", 2005]], "Gilles Pokam": [["BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging", ["Satish Narayanasamy", "Gilles Pokam", "Brad Calder"], "https://doi.org/10.1109/ISCA.2005.16", "isca", 2005]], "Brad Calder": [["BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging", ["Satish Narayanasamy", "Gilles Pokam", "Brad Calder"], "https://doi.org/10.1109/ISCA.2005.16", "isca", 2005]], "Murali Annavaram": [["Mitigating Amdahl's Law through EPI Throttling", ["Murali Annavaram", "Ed Grochowski", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2005.36", "isca", 2005]], "Ed Grochowski": [["Mitigating Amdahl's Law through EPI Throttling", ["Murali Annavaram", "Ed Grochowski", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2005.36", "isca", 2005]], "John Paul Shen": [["Mitigating Amdahl's Law through EPI Throttling", ["Murali Annavaram", "Ed Grochowski", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2005.36", "isca", 2005]], "Emil Talpes": [["Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines", ["Emil Talpes", "Diana Marculescu"], "https://doi.org/10.1109/ISCA.2005.33", "isca", 2005]], "Diana Marculescu": [["Increased Scalability and Power Efficiency by Using Multiple Speed Pipelines", ["Emil Talpes", "Diana Marculescu"], "https://doi.org/10.1109/ISCA.2005.33", "isca", 2005]], "Michael Zhang": [["Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors", ["Michael Zhang", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2005.53", "isca", 2005]], "Krste Asanovic": [["Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled Chip Multiprocessors", ["Michael Zhang", "Krste Asanovic"], "https://doi.org/10.1109/ISCA.2005.53", "isca", 2005]], "Evan Speight": [["Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors", ["Evan Speight", "Hazim Shafi", "Lixin Zhang", "Ramakrishnan Rajamony"], "https://doi.org/10.1109/ISCA.2005.8", "isca", 2005]], "Hazim Shafi": [["Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors", ["Evan Speight", "Hazim Shafi", "Lixin Zhang", "Ramakrishnan Rajamony"], "https://doi.org/10.1109/ISCA.2005.8", "isca", 2005]], "Lixin Zhang": [["Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors", ["Evan Speight", "Hazim Shafi", "Lixin Zhang", "Ramakrishnan Rajamony"], "https://doi.org/10.1109/ISCA.2005.8", "isca", 2005]], "Ramakrishnan Rajamony": [["Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors", ["Evan Speight", "Hazim Shafi", "Lixin Zhang", "Ramakrishnan Rajamony"], "https://doi.org/10.1109/ISCA.2005.8", "isca", 2005]], "Zeshan Chishti": [["Optimizing Replication, Communication, and Capacity Allocation in CMPs", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.39", "isca", 2005]], "Michael D. Powell": [["Optimizing Replication, Communication, and Capacity Allocation in CMPs", ["Zeshan Chishti", "Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2005.39", "isca", 2005]], "Onur Mutlu": [["Techniques for Efficient Processing in Runahead Execution Engines", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2005.49", "isca", 2005]], "Hyesoon Kim": [["Techniques for Efficient Processing in Runahead Execution Engines", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2005.49", "isca", 2005]], "Yale N. Patt": [["Techniques for Efficient Processing in Runahead Execution Engines", ["Onur Mutlu", "Hyesoon Kim", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2005.49", "isca", 2005], ["The V-Way Cache: Demand Based Associativity via Global Replacement", ["Moinuddin K. Qureshi", "David Thompson", "Yale N. Patt"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.52", "isca", 2005]], "Daniel A. Jimenez": [["Piecewise Linear Branch Prediction", ["Daniel A. Jimenez"], "https://doi.org/10.1109/ISCA.2005.40", "isca", 2005]], "Andre Seznec": [["Analysis of the O-GEometric History Length Branch Predictor", ["Andre Seznec"], "https://doi.org/10.1109/ISCA.2005.13", "isca", 2005]], "Rakesh Kumar": [["Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling", ["Rakesh Kumar", "Victor V. Zyuban", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2005.34", "isca", 2005]], "Victor V. Zyuban": [["Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling", ["Rakesh Kumar", "Victor V. Zyuban", "Dean M. Tullsen"], "https://doi.org/10.1109/ISCA.2005.34", "isca", 2005]], "John Kim": [["Microarchitecture of a High-Radix Router", ["John Kim", "William J. Dally", "Brian Towles", "Amit K. Gupta"], "https://doi.org/10.1109/ISCA.2005.35", "isca", 2005]], "William J. Dally": [["Microarchitecture of a High-Radix Router", ["John Kim", "William J. Dally", "Brian Towles", "Amit K. Gupta"], "https://doi.org/10.1109/ISCA.2005.35", "isca", 2005]], "Brian Towles": [["Microarchitecture of a High-Radix Router", ["John Kim", "William J. Dally", "Brian Towles", "Amit K. Gupta"], "https://doi.org/10.1109/ISCA.2005.35", "isca", 2005]], "Amit K. Gupta": [["Microarchitecture of a High-Radix Router", ["John Kim", "William J. Dally", "Brian Towles", "Amit K. Gupta"], "https://doi.org/10.1109/ISCA.2005.35", "isca", 2005]], "Daeho Seo": [["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", "isca", 2005]], "Akif Ali": [["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", "isca", 2005]], "Won-Taek Lim": [["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", "isca", 2005]], "Nauman Rafique": [["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", "isca", 2005]], "Mithuna Thottethodi": [["Near-Optimal Worst-Case Throughput Routing for Two-Dimensional Mesh Networks", ["Daeho Seo", "Akif Ali", "Won-Taek Lim", "Nauman Rafique", "Mithuna Thottethodi"], "https://doi.org/10.1109/ISCA.2005.37", "isca", 2005]], "Amit Gandhi": [["Scalable Load and Store Processing in Latency Tolerant Processors", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", "isca", 2005]], "Haitham Akkary": [["Scalable Load and Store Processing in Latency Tolerant Processors", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", "isca", 2005]], "Ravi Rajwar": [["Scalable Load and Store Processing in Latency Tolerant Processors", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", "isca", 2005], ["Virtualizing Transactional Memory", ["Ravi Rajwar", "Maurice Herlihy", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.54", "isca", 2005], ["The Impact of Performance Asymmetry in Emerging Multicore Architectures", ["Saisanthosh Balakrishnan", "Ravi Rajwar", "Michael Upton", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.51", "isca", 2005]], "Srikanth T. Srinivasan": [["Scalable Load and Store Processing in Latency Tolerant Processors", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", "isca", 2005]], "Konrad K. Lai": [["Scalable Load and Store Processing in Latency Tolerant Processors", ["Amit Gandhi", "Haitham Akkary", "Ravi Rajwar", "Srikanth T. Srinivasan", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.46", "isca", 2005], ["Virtualizing Transactional Memory", ["Ravi Rajwar", "Maurice Herlihy", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.54", "isca", 2005], ["The Impact of Performance Asymmetry in Emerging Multicore Architectures", ["Saisanthosh Balakrishnan", "Ravi Rajwar", "Michael Upton", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.51", "isca", 2005]], "Enrique F. Torres": [["Store Buffer Design in First-Level Multibanked Data Caches", ["Enrique F. Torres", "Pablo Ibanez", "Victor Vinals", "Jose Maria Llaberia"], "https://doi.org/10.1109/ISCA.2005.47", "isca", 2005]], "Pablo Ibanez": [["Store Buffer Design in First-Level Multibanked Data Caches", ["Enrique F. Torres", "Pablo Ibanez", "Victor Vinals", "Jose Maria Llaberia"], "https://doi.org/10.1109/ISCA.2005.47", "isca", 2005]], "Victor Vinals": [["Store Buffer Design in First-Level Multibanked Data Caches", ["Enrique F. Torres", "Pablo Ibanez", "Victor Vinals", "Jose Maria Llaberia"], "https://doi.org/10.1109/ISCA.2005.47", "isca", 2005]], "Jose Maria Llaberia": [["Store Buffer Design in First-Level Multibanked Data Caches", ["Enrique F. Torres", "Pablo Ibanez", "Victor Vinals", "Jose Maria Llaberia"], "https://doi.org/10.1109/ISCA.2005.47", "isca", 2005]], "Albert Meixner": [["Dynamic Verification of Sequential Consistency", ["Albert Meixner", "Daniel J. Sorin"], "https://doi.org/10.1109/ISCA.2005.25", "isca", 2005]], "Daniel J. Sorin": [["Dynamic Verification of Sequential Consistency", ["Albert Meixner", "Daniel J. Sorin"], "https://doi.org/10.1109/ISCA.2005.25", "isca", 2005]], "Maurice Herlihy": [["Virtualizing Transactional Memory", ["Ravi Rajwar", "Maurice Herlihy", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.54", "isca", 2005]], "Saisanthosh Balakrishnan": [["The Impact of Performance Asymmetry in Emerging Multicore Architectures", ["Saisanthosh Balakrishnan", "Ravi Rajwar", "Michael Upton", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.51", "isca", 2005]], "Michael Upton": [["The Impact of Performance Asymmetry in Emerging Multicore Architectures", ["Saisanthosh Balakrishnan", "Ravi Rajwar", "Michael Upton", "Konrad K. Lai"], "https://doi.org/10.1109/ISCA.2005.51", "isca", 2005]], "Jayanth Srinivasan": [["Exploiting Structural Duplication for Lifetime Reliability Enhancement", ["Jayanth Srinivasan", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2005.28", "isca", 2005]], "Sarita V. Adve": [["Exploiting Structural Duplication for Lifetime Reliability Enhancement", ["Jayanth Srinivasan", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2005.28", "isca", 2005]], "Pradip Bose": [["Exploiting Structural Duplication for Lifetime Reliability Enhancement", ["Jayanth Srinivasan", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2005.28", "isca", 2005]], "Jude A. Rivers": [["Exploiting Structural Duplication for Lifetime Reliability Enhancement", ["Jayanth Srinivasan", "Sarita V. Adve", "Pradip Bose", "Jude A. Rivers"], "https://doi.org/10.1109/ISCA.2005.28", "isca", 2005]], "Arijit Biswas": [["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "Paul Racunas": [["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "Razvan Cheveresan": [["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "Joel S. Emer": [["Computing Architectural Vulnerability Factors for Address-Based Structures", ["Arijit Biswas", "Paul Racunas", "Razvan Cheveresan", "Joel S. Emer", "Shubhendu S. Mukherjee", "Ram Rangan"], "https://doi.org/10.1109/ISCA.2005.18", "isca", 2005]], "Moinuddin K. Qureshi": [["The V-Way Cache: Demand Based Associativity via Global Replacement", ["Moinuddin K. Qureshi", "David Thompson", "Yale N. Patt"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.52", "isca", 2005]], "David Thompson": [["The V-Way Cache: Demand Based Associativity via Global Replacement", ["Moinuddin K. Qureshi", "David Thompson", "Yale N. Patt"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2005.52", "isca", 2005]]}