m255
K3
13
cModel Technology
Z0 dC:\Users\nggmlgm\Documents\Academic\College\Y3\VHDL\CU_REG\simulation\modelsim
Ebuff
Z1 w1459436889
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\nggmlgm\Documents\Academic\College\Y3\VHDL\CU_REG\simulation\modelsim
Z5 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd
Z6 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd
l0
L5
V4mKHh_V09Q=<azWMf5`z:1
Z7 OV;C;10.1d;51
31
Z8 !s108 1459764423.005000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd|
Z10 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 ;Tgf]8comC;Pbma@Q5M8U0
!i10b 1
Abehav
R2
R3
DEx4 work 4 buff 0 22 4mKHh_V09Q=<azWMf5`z:1
l17
L15
VU97hCGhFEgS]1zFZV>?6c3
R7
31
R8
R9
R10
R11
R12
!s100 Jed44[_bn`z=d7CNAJY0X0
!i10b 1
Ecu_reg
Z13 w1459581391
Z14 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
R2
R3
R4
Z15 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd
Z16 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd
l0
L5
VobV8K;d:1Sd:ko[QaZG9H3
R7
31
Z17 !s108 1459764427.846000
Z18 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd|
Z19 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd|
R11
R12
!s100 VYcl^k_DF<h<jFV[CEM>D1
!i10b 1
Astruct
R14
R2
R3
DEx4 work 6 cu_reg 0 22 obV8K;d:1Sd:ko[QaZG9H3
l76
L11
V79gJ>`m?47V@S^YOcN]491
R7
31
R17
R18
R19
R11
R12
!s100 ZoH9fZ[lNcVM3=@`N>lZF2
!i10b 1
Efour_bit_decoder
Z20 w1458030765
R14
R2
R3
R4
Z21 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/four_bit_decoder.vhd
Z22 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/four_bit_decoder.vhd
l0
L6
V>j@hHd>C5h7_5QhknedO90
R7
31
Z23 !s108 1459764427.122000
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/four_bit_decoder.vhd|
Z25 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/four_bit_decoder.vhd|
R11
R12
!s100 fWcV2LbTi4XKW_2TmRh4U0
!i10b 1
Abehave
R14
R2
R3
DEx4 work 16 four_bit_decoder 0 22 >j@hHd>C5h7_5QhknedO90
l16
L12
VRM9G>k0f:gjcALDPYZG0Q1
R7
31
R23
R24
R25
R11
R12
!s100 ^4:nCeO]IE>c8JEcC6:3G2
!i10b 1
Einstreg
Z26 w1459437358
R2
R3
R4
Z27 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd
Z28 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd
l0
L3
V6?SBFDDGXT8^zGzQ]UFRe3
R7
31
Z29 !s108 1459764426.748000
Z30 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd|
Z31 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd|
R11
R12
!s100 P5CWkPSiDoO[2m3F_ZIX<2
!i10b 1
Ainstreg
R2
R3
DEx4 work 7 instreg 0 22 6?SBFDDGXT8^zGzQ]UFRe3
l15
L13
VeEEKBI?e;6[Nf7PSDKbEN2
R7
31
R29
R30
R31
R11
R12
!s100 MnQ3b9]4HLEzf4hZ^=_Q01
!i10b 1
Emicrosequencer
Z32 w1459584873
R14
R2
R3
R4
Z33 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd
Z34 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd
l0
L6
V1]T>D>BTemhB>cT1]CU493
R7
31
Z35 !s108 1459764426.146000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd|
Z37 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd|
R11
R12
!s100 <dZEL<EPTkSJFOVTl7`6N3
!i10b 1
Abehavioural
R14
R2
R3
DEx4 work 14 microsequencer 0 22 1]T>D>BTemhB>cT1]CU493
l43
L17
VbmNU_oi5IL0ccCK_=F<de1
R7
31
R35
R36
R37
R11
R12
!s100 lOdmK`=]]A<8ldz:9>Hm72
!i10b 1
Eone_bit_decoder
Z38 w1458030811
R14
R2
R3
R4
Z39 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd
Z40 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd
l0
L6
V?6J4V1]VWN;4zlVJAi>Ml1
R7
31
Z41 !s108 1459764425.681000
Z42 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd|
Z43 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd|
R11
R12
!s100 K5hjHh9kNz`XjW<Gf<ME;3
!i10b 1
Abehave
R14
R2
R3
DEx4 work 15 one_bit_decoder 0 22 ?6J4V1]VWN;4zlVJAi>Ml1
l16
L12
VRSYQCA=PS1[9ZR70>zzhJ2
R7
31
R41
R42
R43
R11
R12
!s100 Pmd3i2XmaD877_QnHV5L63
!i10b 1
Eprogcount
Z44 w1459440801
R14
R2
R3
R4
Z45 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd
Z46 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd
l0
L5
V9[FB8dMDjO2;n<zC_2Ck]2
R7
31
Z47 !s108 1459764423.383000
Z48 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd|
Z49 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd|
R11
R12
!s100 _6U2ig85GBe8k_M[To1U30
!i10b 1
Abeh
R14
R2
R3
DEx4 work 9 progcount 0 22 9[FB8dMDjO2;n<zC_2Ck]2
l18
L15
Vk@AM=3eY5DKQI5kVDoHRI1
R7
31
R47
R48
R49
R11
R12
!s100 2Ei8X]TW_cD65_A^ZM4@43
!i10b 1
Eram
Z50 w1459581431
R14
R2
R3
R4
Z51 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd
Z52 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd
l0
L8
V<Ygh^:><1^K8JJ;424[]I1
R7
31
Z53 !s108 1459764422.506000
Z54 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd|
Z55 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd|
R11
R12
!s100 klKecRCc0JkCi_1j94HcH1
!i10b 1
Artl
R14
R2
R3
DEx4 work 3 ram 0 22 <Ygh^:><1^K8JJ;424[]I1
l95
L19
VMFF@>@m1T<W[l@[Z00TYP3
R7
31
R53
R54
R55
R11
R12
!s100 ^igA?UAGHd0;<zzU;Gj230
!i10b 1
Erom
Z56 w1458119478
R14
R2
R3
R4
Z57 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd
Z58 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd
l0
L6
V8?dd:oLBAYECngQA65jk00
R7
31
Z59 !s108 1459764425.234000
Z60 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd|
Z61 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd|
R11
R12
!s100 57l@bb8GZ?R]1NVhRW]kL3
!i10b 1
Astruct
R14
R2
R3
DEx4 work 3 rom 0 22 8?dd:oLBAYECngQA65jk00
l114
L12
V>^]hA1G8JZ[Q784iT:3ji0
R7
31
R59
R60
R61
R11
R12
!s100 23D_JLJM`d>b6g1V:cmf10
!i10b 1
Eseg
Z62 w1458320557
R14
R2
R3
R4
Z63 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd
Z64 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd
l0
L5
VQVTf8c4m=T@K<a4<CIX<m1
R7
31
Z65 !s108 1459764424.825000
Z66 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd|
Z67 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd|
R11
R12
!s100 9z<bR>OLfY`NBcGe]DJTm0
!i10b 1
Abehave
R14
R2
R3
DEx4 work 3 seg 0 22 QVTf8c4m=T@K<a4<CIX<m1
l37
L12
V2kkT3;87Wc2D[3cRQhW100
R7
31
R65
R66
R67
R11
R12
!s100 ^>`O?XZNMH3afQ2=F;R;A0
!i10b 1
Etestram
Z68 w1459510783
R14
R2
R3
R4
Z69 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd
Z70 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd
l0
L8
V_E8ffT_3HEY[cF;K8EX7o1
!s100 ^L>2;<2YT^HUNB1iIbK8R0
R7
31
!i10b 1
Z71 !s108 1459764428.295000
Z72 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd|
Z73 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/testram.vhd|
R11
R12
Artl
R14
R2
R3
DEx4 work 7 testram 0 22 _E8ffT_3HEY[cF;K8EX7o1
l35
L18
VkjO>NNo6@Fz88K;Bc>mdB0
!s100 4cX3?P]z?BgfS^RjN32e42
R7
31
!i10b 1
R71
R72
R73
R11
R12
Ethree_bit_decoder
Z74 w1458030791
R14
R2
R3
R4
Z75 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd
Z76 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd
l0
L6
V9_XXFERDR2`X=;96`2e=:2
R7
31
Z77 !s108 1459764424.176000
Z78 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd|
Z79 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd|
R11
R12
!s100 :W=Lo0=bWP76UCb`2j?Y?1
!i10b 1
Abehave
R14
R2
R3
DEx4 work 17 three_bit_decoder 0 22 9_XXFERDR2`X=;96`2e=:2
l16
L12
V0l0<e23OgaUNQaS^D_5oZ3
R7
31
R77
R78
R79
R11
R12
!s100 kT68>P3bfbBb_cZI^2I7U1
!i10b 1
Etop_model
Z80 w1459448543
R14
R2
R3
R4
Z81 8C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd
Z82 FC:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd
l0
L5
V=eMVJagT6A6ebUzKW>acL0
R7
31
Z83 !s108 1459764423.784000
Z84 !s90 -reportprogress|300|-93|-work|work|C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd|
Z85 !s107 C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd|
R11
R12
!s100 `?hm4l7cYbBHc6FTVQn2=3
!i10b 1
Ab
R14
R2
R3
DEx4 work 9 top_model 0 22 =eMVJagT6A6ebUzKW>acL0
l83
L22
V?g;6k6AKmLfZZMb=;J9gf3
R7
31
R83
R84
R85
R11
R12
!s100 9Y4lI3WcJ3[>V<RBcT3L[3
!i10b 1
