#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jul  8 21:46:20 2022
# Process ID: 73286
# Current directory: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src
# Command line: vivado
# Log file: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/vivado.log
# Journal file: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7450.648 ; gain = 0.000 ; free physical = 10202 ; free virtual = 18378
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.srcs/constrs_2/imports/constraints/wave_gen.xdc]
Finished Parsing XDC File [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.srcs/constrs_2/imports/constraints/wave_gen.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7589.340 ; gain = 0.000 ; free physical = 10083 ; free virtual = 18259
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 7749.172 ; gain = 306.883 ; free physical = 9969 ; free virtual = 18149
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/base_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/base_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'base_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj base_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/base_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_synth xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_synth xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'mul_rs2' on this module [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 8152.391 ; gain = 710.102 ; free physical = 9392 ; free virtual = 17665
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 24
[Fri Jul  8 21:50:40 2022] Launched synth_1...
Run output will be captured here: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.runs/synth_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 8205.527 ; gain = 0.000 ; free physical = 9410 ; free virtual = 17740
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8205.527 ; gain = 0.000 ; free physical = 9396 ; free virtual = 17726
INFO: [Netlist 29-17] Analyzing 157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.srcs/constrs_2/imports/constraints/wave_gen.xdc]
Finished Parsing XDC File [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.srcs/constrs_2/imports/constraints/wave_gen.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8205.527 ; gain = 0.000 ; free physical = 9331 ; free virtual = 17662
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8232.562 ; gain = 27.035 ; free physical = 9282 ; free virtual = 17613
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/base_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/base_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'base_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj base_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/base_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_synth xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_synth xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.base_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 73. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot base_tb_func_synth
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 8232.562 ; gain = 0.000 ; free physical = 9228 ; free virtual = 17611
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "base_tb_func_synth -key {Post-Synthesis:sim_1:Functional:base_tb} -tclbatch {base_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source base_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 8678.531 ; gain = 386.188 ; free physical = 9171 ; free virtual = 17558
# run 1000us
ALU output -->          0

coeffs -> 69

data --> 4

Multiplier output -->        276



Obtained result --> 276

Golden result --> 276

Success


ALU output -->          1

coeffs -> 69

data --> 21

Multiplier output -->       1449



ALU output -->          0

coeffs -> 35

data --> 4

Multiplier output -->        140



Obtained result --> 1589

Golden result --> 1589

Success


ALU output -->          2

coeffs -> 69

data --> 4

Multiplier output -->        276



ALU output -->          1

coeffs -> 35

data --> 21

Multiplier output -->        735



ALU output -->          0

coeffs -> 98

data --> 4

Multiplier output -->        392



Obtained result --> 1403

Golden result --> 1403

Success


ALU output -->          3

coeffs -> 69

data --> 62

Multiplier output -->       4278



ALU output -->          2

coeffs -> 35

data --> 4

Multiplier output -->        140



ALU output -->          1

coeffs -> 98

data --> 21

Multiplier output -->       2058



ALU output -->          0

coeffs -> 10

data --> 4

Multiplier output -->         40



Obtained result --> 6516

Golden result --> 6516

Success


ALU output -->          4

coeffs -> 69

data --> 84

Multiplier output -->       5796



ALU output -->          3

coeffs -> 35

data --> 62

Multiplier output -->       2170



ALU output -->          2

coeffs -> 98

data --> 4

Multiplier output -->        392



ALU output -->          1

coeffs -> 10

data --> 21

Multiplier output -->        210



ALU output -->          0

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 8888

Golden result --> 8888

Success


ALU output -->          5

coeffs -> 69

data --> 78

Multiplier output -->       5382



ALU output -->          4

coeffs -> 35

data --> 84

Multiplier output -->       2940



ALU output -->          3

coeffs -> 98

data --> 62

Multiplier output -->       6076



ALU output -->          2

coeffs -> 10

data --> 4

Multiplier output -->         40



ALU output -->          1

coeffs -> 80

data --> 21

Multiplier output -->       1680



Obtained result --> 16118

Golden result --> 16118

Success


ALU output -->          6

coeffs -> 69

data --> 95

Multiplier output -->       6555



ALU output -->          5

coeffs -> 35

data --> 78

Multiplier output -->       2730



ALU output -->          4

coeffs -> 98

data --> 84

Multiplier output -->       8232



ALU output -->          3

coeffs -> 10

data --> 62

Multiplier output -->        620



ALU output -->          2

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 18457

Golden result --> 18457

Success


ALU output -->          7

coeffs -> 69

data --> 12

Multiplier output -->        828



ALU output -->          6

coeffs -> 35

data --> 95

Multiplier output -->       3325



ALU output -->          5

coeffs -> 98

data --> 78

Multiplier output -->       7644



ALU output -->          4

coeffs -> 10

data --> 84

Multiplier output -->        840



ALU output -->          3

coeffs -> 80

data --> 62

Multiplier output -->       4960



Obtained result --> 17597

Golden result --> 17597

Success


ALU output -->          8

coeffs -> 69

data --> 51

Multiplier output -->       3519



ALU output -->          7

coeffs -> 35

data --> 12

Multiplier output -->        420



ALU output -->          6

coeffs -> 98

data --> 95

Multiplier output -->       9310



ALU output -->          5

coeffs -> 10

data --> 78

Multiplier output -->        780



ALU output -->          4

coeffs -> 80

data --> 84

Multiplier output -->       6720



Obtained result --> 20749

Golden result --> 20749

Success


ALU output -->          9

coeffs -> 69

data --> 18

Multiplier output -->       1242



ALU output -->          8

coeffs -> 35

data --> 51

Multiplier output -->       1785



ALU output -->          7

coeffs -> 98

data --> 12

Multiplier output -->       1176



ALU output -->          6

coeffs -> 10

data --> 95

Multiplier output -->        950



ALU output -->          5

coeffs -> 80

data --> 78

Multiplier output -->       6240



Obtained result --> 11393

Golden result --> 11393

Success


ALU output -->         10

coeffs -> 69

data --> 23

Multiplier output -->       1587



ALU output -->          9

coeffs -> 35

data --> 18

Multiplier output -->        630



ALU output -->          8

coeffs -> 98

data --> 51

Multiplier output -->       4998



ALU output -->          7

coeffs -> 10

data --> 12

Multiplier output -->        120



ALU output -->          6

coeffs -> 80

data --> 95

Multiplier output -->       7600



Obtained result --> 14935

Golden result --> 14935

Success


ALU output -->         11

coeffs -> 69

data --> 87

Multiplier output -->       6003



ALU output -->         10

coeffs -> 35

data --> 23

Multiplier output -->        805



ALU output -->          9

coeffs -> 98

data --> 18

Multiplier output -->       1764



ALU output -->          8

coeffs -> 10

data --> 51

Multiplier output -->        510



ALU output -->          7

coeffs -> 80

data --> 12

Multiplier output -->        960



Obtained result --> 10042

Golden result --> 10042

Success


ALU output -->         12

coeffs -> 69

data --> 13

Multiplier output -->        897



ALU output -->         11

coeffs -> 35

data --> 87

Multiplier output -->       3045



ALU output -->         10

coeffs -> 98

data --> 23

Multiplier output -->       2254



ALU output -->          9

coeffs -> 10

data --> 18

Multiplier output -->        180



ALU output -->          8

coeffs -> 80

data --> 51

Multiplier output -->       4080



Obtained result --> 10456

Golden result --> 10456

Success


ALU output -->         13

coeffs -> 69

data --> 44

Multiplier output -->       3036



ALU output -->         12

coeffs -> 35

data --> 13

Multiplier output -->        455



ALU output -->         11

coeffs -> 98

data --> 87

Multiplier output -->       8526



ALU output -->         10

coeffs -> 10

data --> 23

Multiplier output -->        230



ALU output -->          9

coeffs -> 80

data --> 18

Multiplier output -->       1440



Obtained result --> 13687

Golden result --> 13687

Success


ALU output -->         14

coeffs -> 69

data --> 33

Multiplier output -->       2277



ALU output -->         13

coeffs -> 35

data --> 44

Multiplier output -->       1540



ALU output -->         12

coeffs -> 98

data --> 13

Multiplier output -->       1274



ALU output -->         11

coeffs -> 10

data --> 87

Multiplier output -->        870



ALU output -->         10

coeffs -> 80

data --> 23

Multiplier output -->       1840



Obtained result --> 7801

Golden result --> 7801

Success


ALU output -->         15

coeffs -> 69

data --> 46

Multiplier output -->       3174



ALU output -->         14

coeffs -> 35

data --> 33

Multiplier output -->       1155



ALU output -->         13

coeffs -> 98

data --> 44

Multiplier output -->       4312



ALU output -->         12

coeffs -> 10

data --> 13

Multiplier output -->        130



ALU output -->         11

coeffs -> 80

data --> 87

Multiplier output -->       6960



Obtained result --> 15731

Golden result --> 15731

Success


ALU output -->         16

coeffs -> 69

data --> 68

Multiplier output -->       4692



ALU output -->         15

coeffs -> 35

data --> 46

Multiplier output -->       1610



ALU output -->         14

coeffs -> 98

data --> 33

Multiplier output -->       3234



ALU output -->         13

coeffs -> 10

data --> 44

Multiplier output -->        440



ALU output -->         12

coeffs -> 80

data --> 13

Multiplier output -->       1040



Obtained result --> 11016

Golden result --> 11016

Success


ALU output -->         17

coeffs -> 69

data --> 90

Multiplier output -->       6210



ALU output -->         16

coeffs -> 35

data --> 68

Multiplier output -->       2380



ALU output -->         15

coeffs -> 98

data --> 46

Multiplier output -->       4508



ALU output -->         14

coeffs -> 10

data --> 33

Multiplier output -->        330



ALU output -->         13

coeffs -> 80

data --> 44

Multiplier output -->       3520



Obtained result --> 16948

Golden result --> 16948

Success


ALU output -->         18

coeffs -> 69

data --> 60

Multiplier output -->       4140



ALU output -->         17

coeffs -> 35

data --> 90

Multiplier output -->       3150



ALU output -->         16

coeffs -> 98

data --> 68

Multiplier output -->       6664



ALU output -->         15

coeffs -> 10

data --> 46

Multiplier output -->        460



ALU output -->         14

coeffs -> 80

data --> 33

Multiplier output -->       2640



Obtained result --> 17054

Golden result --> 17054

Success


ALU output -->         19

coeffs -> 69

data --> 45

Multiplier output -->       3105



ALU output -->         18

coeffs -> 35

data --> 60

Multiplier output -->       2100



ALU output -->         17

coeffs -> 98

data --> 90

Multiplier output -->       8820



ALU output -->         16

coeffs -> 10

data --> 68

Multiplier output -->        680



ALU output -->         15

coeffs -> 80

data --> 46

Multiplier output -->       3680



Obtained result --> 18385

Golden result --> 18385

Success


$finish called at time : 21620100 ps : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 145
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 8678.531 ; gain = 440.016 ; free physical = 9145 ; free virtual = 17532
INFO: [USF-XSim-96] XSim completed. Design snapshot 'base_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:33 ; elapsed = 00:01:15 . Memory (MB): peak = 8678.531 ; gain = 473.004 ; free physical = 9145 ; free virtual = 17532
set_property top scie_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCIEDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCIEUnpipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scie_tb_behav xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scie_tb_behav xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" Line 1. Module system_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" Line 1. Module SCIEDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" Line 1. Module SCIEPipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" Line 1. Module SCIEUnpipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" Line 1. Module MulDiv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" Line 1. Module system_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" Line 1. Module SCIEDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" Line 1. Module SCIEPipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" Line 1. Module SCIEUnpipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" Line 1. Module MulDiv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCIEDecoder
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.SCIEUnpipelined
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim/xsim.dir/scie_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  8 21:54:57 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_behav -key {Behavioral:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Obtained result --> 276

Golden result --> 276

Success


Obtained result --> 276

Golden result --> 1589

Failure


Obtained result --> 416

Golden result --> 1403

Failure


Obtained result --> 416

Golden result --> 6516

Failure


Obtained result --> 6328

Golden result --> 8888

Failure


Obtained result --> 6328

Golden result --> 16334

Failure


Obtained result --> 9927

Golden result --> 19791

Failure


Obtained result --> 9927

Golden result --> 19155

Failure


Obtained result --> 15436

Golden result --> 26206

Failure


Obtained result --> 15436

Golden result --> 21599

Failure


Obtained result --> 14058

Golden result --> 29845

Failure


Obtained result --> 14058

Golden result --> 31336

Failure


Obtained result --> 14786

Golden result --> 34156

Failure


Obtained result --> 14786

Golden result --> 37692

Failure


Obtained result --> 18124

Golden result --> 27057

Failure


Obtained result --> 18124

Golden result --> 29944

Failure


Obtained result --> 21429

Golden result --> 23884

Failure


Obtained result --> 21429

Golden result --> 29247

Failure


Obtained result --> 26040

Golden result --> 29961

Failure


Obtained result --> 26040

Golden result --> 33242

Failure


Obtained result --> 34236

Golden result --> 34150

Failure


Obtained result --> 34236

Golden result --> 33653

Failure


Obtained result --> 33680

Golden result --> 34325

Failure


Obtained result --> 33680

Golden result --> 34682

Failure


Obtained result --> 31592

Golden result --> 33017

Failure


Obtained result --> 31592

Golden result --> 36023

Failure


Obtained result --> 23969

Golden result --> 31730

Failure


Obtained result --> 23969

Golden result --> 27829

Failure


Obtained result --> 25789

Golden result --> 31153

Failure


Obtained result --> 25789

Golden result --> 24327

Failure


Obtained result --> 29585

Golden result --> 26550

Failure


Obtained result --> 29585

Golden result --> 20157

Failure


Obtained result --> 32830

Golden result --> 28822

Failure


Obtained result --> 32830

Golden result --> 22076

Failure


Obtained result --> 37419

Golden result --> 30786

Failure


Obtained result --> 37419

Golden result --> 29376

Failure


Obtained result --> 31641

Golden result --> 29464

Failure


Obtained result --> 31641

Golden result --> 25781

Failure


Obtained result --> 28800

Golden result --> 24342

Failure


Obtained result --> 28800

Golden result --> 27987

Failure


Obtained result --> 27240

Golden result --> 28179

Failure


Obtained result --> 27240

Golden result --> 27664

Failure


Obtained result --> 35240

Golden result --> 33076

Failure


Obtained result --> 35240

Golden result --> 30102

Failure


Obtained result --> 39636

Golden result --> 31811

Failure


Obtained result --> 39636

Golden result --> 29516

Failure


Obtained result --> 40706

Golden result --> 38821

Failure


Obtained result --> 40706

Golden result --> 34229

Failure


Obtained result --> 43163

Golden result --> 44326

Failure


Obtained result --> 43163

Golden result --> 40200

Failure


$finish called at time : 14300 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 109
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 8779.246 ; gain = 100.715 ; free physical = 9110 ; free virtual = 17498
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 8779.246 ; gain = 100.715 ; free physical = 9110 ; free virtual = 17498
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8779.246 ; gain = 0.000 ; free physical = 9128 ; free virtual = 17517
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scie_tb_behav xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scie_tb_behav xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" Line 1. Module system_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" Line 1. Module SCIEDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" Line 1. Module SCIEPipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" Line 1. Module SCIEUnpipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" Line 1. Module MulDiv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" Line 1. Module system_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" Line 1. Module SCIEDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" Line 1. Module SCIEPipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" Line 1. Module SCIEUnpipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" Line 1. Module MulDiv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCIEDecoder
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.SCIEUnpipelined
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_behav -key {Behavioral:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8786.234 ; gain = 6.988 ; free physical = 9114 ; free virtual = 17503
# run 1000us
Obtained result --> 276

Golden result --> 276

Success


Obtained result --> 276

Golden result --> 1589

Failure


Obtained result --> 276

Golden result --> 1403

Failure


Obtained result --> 276

Golden result --> 6516

Failure


Obtained result --> 5936

Golden result --> 8888

Failure


Obtained result --> 5936

Golden result --> 16334

Failure


Obtained result --> 5936

Golden result --> 19791

Failure


Obtained result --> 5936

Golden result --> 19155

Failure


Obtained result --> 6851

Golden result --> 26206

Failure


Obtained result --> 6851

Golden result --> 21599

Failure


Obtained result --> 6851

Golden result --> 29845

Failure


Obtained result --> 6851

Golden result --> 31336

Failure


Obtained result --> 10954

Golden result --> 34156

Failure


Obtained result --> 10954

Golden result --> 37692

Failure


Obtained result --> 10954

Golden result --> 27057

Failure


Obtained result --> 10954

Golden result --> 29944

Failure


Obtained result --> 11305

Golden result --> 23884

Failure


Obtained result --> 11305

Golden result --> 29247

Failure


Obtained result --> 11305

Golden result --> 29961

Failure


Obtained result --> 11305

Golden result --> 33242

Failure


Obtained result --> 16275

Golden result --> 34150

Failure


Obtained result --> 16275

Golden result --> 33653

Failure


Obtained result --> 16275

Golden result --> 34325

Failure


Obtained result --> 16275

Golden result --> 34682

Failure


Obtained result --> 19822

Golden result --> 33017

Failure


Obtained result --> 19822

Golden result --> 36023

Failure


Obtained result --> 19822

Golden result --> 31730

Failure


Obtained result --> 19822

Golden result --> 27829

Failure


Obtained result --> 20502

Golden result --> 31153

Failure


Obtained result --> 20502

Golden result --> 24327

Failure


Obtained result --> 20502

Golden result --> 26550

Failure


Obtained result --> 20502

Golden result --> 20157

Failure


Obtained result --> 25301

Golden result --> 28822

Failure


Obtained result --> 25301

Golden result --> 22076

Failure


Obtained result --> 25301

Golden result --> 30786

Failure


Obtained result --> 25301

Golden result --> 29376

Failure


Obtained result --> 30214

Golden result --> 29464

Failure


Obtained result --> 30214

Golden result --> 25781

Failure


Obtained result --> 30214

Golden result --> 24342

Failure


Obtained result --> 30214

Golden result --> 27987

Failure


Obtained result --> 35245

Golden result --> 28179

Failure


Obtained result --> 35245

Golden result --> 27664

Failure


Obtained result --> 35245

Golden result --> 33076

Failure


Obtained result --> 35245

Golden result --> 30102

Failure


Obtained result --> 29369

Golden result --> 31811

Failure


Obtained result --> 29369

Golden result --> 29516

Failure


Obtained result --> 29369

Golden result --> 38821

Failure


Obtained result --> 29369

Golden result --> 34229

Failure


Obtained result --> 38634

Golden result --> 44326

Failure


Obtained result --> 38634

Golden result --> 40200

Failure


$finish called at time : 16800 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 109
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 8786.234 ; gain = 0.000 ; free physical = 9107 ; free virtual = 17496
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 8786.234 ; gain = 6.988 ; free physical = 9109 ; free virtual = 17498
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 8786.234 ; gain = 6.988 ; free physical = 9109 ; free virtual = 17498
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCIEDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCIEUnpipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scie_tb_behav xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scie_tb_behav xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" Line 1. Module system_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" Line 1. Module SCIEDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" Line 1. Module SCIEPipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" Line 1. Module SCIEUnpipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" Line 1. Module MulDiv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" Line 1. Module system_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" Line 1. Module SCIEDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" Line 1. Module SCIEPipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" Line 1. Module SCIEUnpipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" Line 1. Module MulDiv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCIEDecoder
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.SCIEUnpipelined
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_behav -key {Behavioral:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 8801.242 ; gain = 15.008 ; free physical = 9106 ; free virtual = 17494
# run 1000us
Obtained result --> 276

Golden result --> 276

Success


Obtained result --> 276

Golden result --> 1589

Failure


Obtained result --> 276

Golden result --> 1403

Failure


Obtained result --> 276

Golden result --> 6516

Failure


Obtained result --> 5936

Golden result --> 8888

Failure


Obtained result --> 5936

Golden result --> 16334

Failure


Obtained result --> 5936

Golden result --> 19791

Failure


Obtained result --> 5936

Golden result --> 19155

Failure


Obtained result --> 6851

Golden result --> 26206

Failure


Obtained result --> 6851

Golden result --> 21599

Failure


Obtained result --> 6851

Golden result --> 29845

Failure


Obtained result --> 6851

Golden result --> 31336

Failure


Obtained result --> 10954

Golden result --> 34156

Failure


Obtained result --> 10954

Golden result --> 37692

Failure


Obtained result --> 10954

Golden result --> 27057

Failure


Obtained result --> 10954

Golden result --> 29944

Failure


Obtained result --> 11305

Golden result --> 23884

Failure


Obtained result --> 11305

Golden result --> 29247

Failure


Obtained result --> 11305

Golden result --> 29961

Failure


Obtained result --> 11305

Golden result --> 33242

Failure


Obtained result --> 16275

Golden result --> 34150

Failure


Obtained result --> 16275

Golden result --> 33653

Failure


Obtained result --> 16275

Golden result --> 34325

Failure


Obtained result --> 16275

Golden result --> 34682

Failure


Obtained result --> 19822

Golden result --> 33017

Failure


Obtained result --> 19822

Golden result --> 36023

Failure


Obtained result --> 19822

Golden result --> 31730

Failure


Obtained result --> 19822

Golden result --> 27829

Failure


Obtained result --> 20502

Golden result --> 31153

Failure


Obtained result --> 20502

Golden result --> 24327

Failure


Obtained result --> 20502

Golden result --> 26550

Failure


Obtained result --> 20502

Golden result --> 20157

Failure


Obtained result --> 25301

Golden result --> 28822

Failure


Obtained result --> 25301

Golden result --> 22076

Failure


Obtained result --> 25301

Golden result --> 30786

Failure


Obtained result --> 25301

Golden result --> 29376

Failure


Obtained result --> 30214

Golden result --> 29464

Failure


Obtained result --> 30214

Golden result --> 25781

Failure


Obtained result --> 30214

Golden result --> 24342

Failure


Obtained result --> 30214

Golden result --> 27987

Failure


Obtained result --> 35245

Golden result --> 28179

Failure


Obtained result --> 35245

Golden result --> 27664

Failure


Obtained result --> 35245

Golden result --> 33076

Failure


Obtained result --> 35245

Golden result --> 30102

Failure


Obtained result --> 29369

Golden result --> 31811

Failure


Obtained result --> 29369

Golden result --> 29516

Failure


Obtained result --> 29369

Golden result --> 38821

Failure


Obtained result --> 29369

Golden result --> 34229

Failure


Obtained result --> 38634

Golden result --> 44326

Failure


Obtained result --> 38634

Golden result --> 40200

Failure


$finish called at time : 21800 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 109
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 8801.242 ; gain = 15.008 ; free physical = 9089 ; free virtual = 17478
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 8801.242 ; gain = 15.008 ; free physical = 9089 ; free virtual = 17478
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCIEDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCIEUnpipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scie_tb_behav xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scie_tb_behav xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" Line 1. Module system_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" Line 1. Module SCIEDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" Line 1. Module SCIEPipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" Line 1. Module SCIEUnpipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" Line 1. Module MulDiv doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v" Line 1. Module system_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEDecoder.v" Line 1. Module SCIEDecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v" Line 1. Module SCIEPipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEUnpipelined.v" Line 1. Module SCIEUnpipelined doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v" Line 1. Module MulDiv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SCIEDecoder
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.SCIEUnpipelined
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_behav -key {Behavioral:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000us
Obtained result --> 1168

Golden result --> 276

Failure


Obtained result --> 7520

Golden result --> 1589

Failure


Obtained result --> 8455

Golden result --> 1403

Failure


Obtained result --> 19492

Golden result --> 6516

Failure


Obtained result --> 46042

Golden result --> 8888

Failure


Obtained result --> 51924

Golden result --> 16334

Failure


Obtained result --> 54806

Golden result --> 19791

Failure


Obtained result --> 36469

Golden result --> 19155

Failure


Obtained result --> 19056

Golden result --> 26206

Failure


Obtained result --> 22953

Golden result --> 21599

Failure


Obtained result --> 12962

Golden result --> 29845

Failure


Obtained result --> 33385

Golden result --> 31336

Failure


Obtained result --> 33985

Golden result --> 34156

Failure


Obtained result --> 17359

Golden result --> 37692

Failure


Obtained result --> 24904

Golden result --> 27057

Failure


Obtained result --> 24883

Golden result --> 29944

Failure


Obtained result --> 35818

Golden result --> 23884

Failure


Obtained result --> 49876

Golden result --> 29247

Failure


Obtained result --> 48750

Golden result --> 29961

Failure


Obtained result --> 33960

Golden result --> 33242

Failure


Obtained result --> 37515

Golden result --> 34150

Failure


Obtained result --> 48509

Golden result --> 33653

Failure


Obtained result --> 30807

Golden result --> 34325

Failure


Obtained result --> 16538

Golden result --> 34682

Failure


Obtained result --> 20596

Golden result --> 33017

Failure


Obtained result --> 10901

Golden result --> 36023

Failure


Obtained result --> 20114

Golden result --> 31730

Failure


Obtained result --> 30583

Golden result --> 27829

Failure


Obtained result --> 27147

Golden result --> 31153

Failure


Obtained result --> 18755

Golden result --> 24327

Failure


Obtained result --> 22522

Golden result --> 26550

Failure


Obtained result --> 39474

Golden result --> 20157

Failure


Obtained result --> 40820

Golden result --> 28822

Failure


Obtained result --> 34366

Golden result --> 22076

Failure


Obtained result --> 27947

Golden result --> 30786

Failure


Obtained result --> 40714

Golden result --> 29376

Failure


Obtained result --> 22043

Golden result --> 29464

Failure


Obtained result --> 4545

Golden result --> 25781

Failure


Obtained result --> 11172

Golden result --> 24342

Failure


Obtained result --> 9788

Golden result --> 27987

Failure


Obtained result --> 25387

Golden result --> 28179

Failure


Obtained result --> 57015

Golden result --> 27664

Failure


Obtained result --> 61217

Golden result --> 33076

Failure


Obtained result --> 45064

Golden result --> 30102

Failure


Obtained result --> 43063

Golden result --> 31811

Failure


Obtained result --> 54810

Golden result --> 29516

Failure


Obtained result --> 52652

Golden result --> 38821

Failure


Obtained result --> 35318

Golden result --> 34229

Failure


Obtained result --> 23838

Golden result --> 44326

Failure


Obtained result --> 22847

Golden result --> 40200

Failure


$finish called at time : 41300 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 109
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 8801.242 ; gain = 0.000 ; free physical = 9081 ; free virtual = 17470
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 8801.242 ; gain = 0.000 ; free physical = 9081 ; free virtual = 17470
export_ip_user_files -of_objects  [get_files /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v] -no_script -reset -force -quiet
remove_files  /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v
add_files -norecurse /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_5.v
add_files: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:06 . Memory (MB): peak = 8801.242 ; gain = 0.000 ; free physical = 9088 ; free virtual = 17483
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 24
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Jul  8 23:23:18 2022] Launched synth_1...
Run output will be captured here: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.runs/synth_1/runme.log
[Fri Jul  8 23:23:18 2022] Launched impl_1...
Run output will be captured here: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8801.242 ; gain = 0.000 ; free physical = 9045 ; free virtual = 17458
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 8801.242 ; gain = 0.000 ; free physical = 8907 ; free virtual = 17320
Restored from archive | CPU: 0.130000 secs | Memory: 2.705276 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 8801.242 ; gain = 0.000 ; free physical = 8907 ; free virtual = 17320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8801.242 ; gain = 0.000 ; free physical = 8907 ; free virtual = 17320
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property -name {xsim.simulate.saif} -value {base.saif} -objects [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/MulDiv.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/system_top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_10.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:]
set_property top base_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'base_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj base_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_impl xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_impl xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.base_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 73. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot base_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8821.648 ; gain = 0.000 ; free physical = 8818 ; free virtual = 17240
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "base_tb_func_impl -key {Post-Implementation:sim_1:Functional:base_tb} -tclbatch {base_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source base_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9255.559 ; gain = 384.188 ; free physical = 8755 ; free virtual = 17178
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
ALU output -->          0

coeffs -> 69

data --> 4

Multiplier output -->        276



Obtained result --> 276

Golden result --> 276

Success


ALU output -->          1

coeffs -> 69

data --> 21

Multiplier output -->       1449



ALU output -->          0

coeffs -> 35

data --> 4

Multiplier output -->        140



Obtained result --> 1589

Golden result --> 1589

Success


ALU output -->          2

coeffs -> 69

data --> 4

Multiplier output -->        276



ALU output -->          1

coeffs -> 35

data --> 21

Multiplier output -->        735



ALU output -->          0

coeffs -> 98

data --> 4

Multiplier output -->        392



Obtained result --> 1403

Golden result --> 1403

Success


ALU output -->          3

coeffs -> 69

data --> 62

Multiplier output -->       4278



ALU output -->          2

coeffs -> 35

data --> 4

Multiplier output -->        140



ALU output -->          1

coeffs -> 98

data --> 21

Multiplier output -->       2058



ALU output -->          0

coeffs -> 10

data --> 4

Multiplier output -->         40



Obtained result --> 6516

Golden result --> 6516

Success


ALU output -->          4

coeffs -> 69

data --> 84

Multiplier output -->       5796



ALU output -->          3

coeffs -> 35

data --> 62

Multiplier output -->       2170



ALU output -->          2

coeffs -> 98

data --> 4

Multiplier output -->        392



ALU output -->          1

coeffs -> 10

data --> 21

Multiplier output -->        210



ALU output -->          0

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 8888

Golden result --> 8888

Success


ALU output -->          5

coeffs -> 69

data --> 78

Multiplier output -->       5382



ALU output -->          4

coeffs -> 35

data --> 84

Multiplier output -->       2940



ALU output -->          3

coeffs -> 98

data --> 62

Multiplier output -->       6076



ALU output -->          2

coeffs -> 10

data --> 4

Multiplier output -->         40



ALU output -->          1

coeffs -> 80

data --> 21

Multiplier output -->       1680



Obtained result --> 16118

Golden result --> 16118

Success


ALU output -->          6

coeffs -> 69

data --> 95

Multiplier output -->       6555



ALU output -->          5

coeffs -> 35

data --> 78

Multiplier output -->       2730



ALU output -->          4

coeffs -> 98

data --> 84

Multiplier output -->       8232



ALU output -->          3

coeffs -> 10

data --> 62

Multiplier output -->        620



ALU output -->          2

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 18457

Golden result --> 18457

Success


ALU output -->          7

coeffs -> 69

data --> 12

Multiplier output -->        828



ALU output -->          6

coeffs -> 35

data --> 95

Multiplier output -->       3325



ALU output -->          5

coeffs -> 98

data --> 78

Multiplier output -->       7644



ALU output -->          4

coeffs -> 10

data --> 84

Multiplier output -->        840



ALU output -->          3

coeffs -> 80

data --> 62

Multiplier output -->       4960



Obtained result --> 17597

Golden result --> 17597

Success


ALU output -->          8

coeffs -> 69

data --> 51

Multiplier output -->       3519



ALU output -->          7

coeffs -> 35

data --> 12

Multiplier output -->        420



ALU output -->          6

coeffs -> 98

data --> 95

Multiplier output -->       9310



ALU output -->          5

coeffs -> 10

data --> 78

Multiplier output -->        780



ALU output -->          4

coeffs -> 80

data --> 84

Multiplier output -->       6720



Obtained result --> 20749

Golden result --> 20749

Success


ALU output -->          9

coeffs -> 69

data --> 18

Multiplier output -->       1242



ALU output -->          8

coeffs -> 35

data --> 51

Multiplier output -->       1785



ALU output -->          7

coeffs -> 98

data --> 12

Multiplier output -->       1176



ALU output -->          6

coeffs -> 10

data --> 95

Multiplier output -->        950



ALU output -->          5

coeffs -> 80

data --> 78

Multiplier output -->       6240



Obtained result --> 11393

Golden result --> 11393

Success


ALU output -->         10

coeffs -> 69

data --> 23

Multiplier output -->       1587



ALU output -->          9

coeffs -> 35

data --> 18

Multiplier output -->        630



ALU output -->          8

coeffs -> 98

data --> 51

Multiplier output -->       4998



ALU output -->          7

coeffs -> 10

data --> 12

Multiplier output -->        120



ALU output -->          6

coeffs -> 80

data --> 95

Multiplier output -->       7600



Obtained result --> 14935

Golden result --> 14935

Success


ALU output -->         11

coeffs -> 69

data --> 87

Multiplier output -->       6003



ALU output -->         10

coeffs -> 35

data --> 23

Multiplier output -->        805



ALU output -->          9

coeffs -> 98

data --> 18

Multiplier output -->       1764



ALU output -->          8

coeffs -> 10

data --> 51

Multiplier output -->        510



ALU output -->          7

coeffs -> 80

data --> 12

Multiplier output -->        960



Obtained result --> 10042

Golden result --> 10042

Success


ALU output -->         12

coeffs -> 69

data --> 13

Multiplier output -->        897



ALU output -->         11

coeffs -> 35

data --> 87

Multiplier output -->       3045



ALU output -->         10

coeffs -> 98

data --> 23

Multiplier output -->       2254



ALU output -->          9

coeffs -> 10

data --> 18

Multiplier output -->        180



ALU output -->          8

coeffs -> 80

data --> 51

Multiplier output -->       4080



Obtained result --> 10456

Golden result --> 10456

Success


ALU output -->         13

coeffs -> 69

data --> 44

Multiplier output -->       3036



ALU output -->         12

coeffs -> 35

data --> 13

Multiplier output -->        455



ALU output -->         11

coeffs -> 98

data --> 87

Multiplier output -->       8526



ALU output -->         10

coeffs -> 10

data --> 23

Multiplier output -->        230



ALU output -->          9

coeffs -> 80

data --> 18

Multiplier output -->       1440



Obtained result --> 13687

Golden result --> 13687

Success


ALU output -->         14

coeffs -> 69

data --> 33

Multiplier output -->       2277



ALU output -->         13

coeffs -> 35

data --> 44

Multiplier output -->       1540



ALU output -->         12

coeffs -> 98

data --> 13

Multiplier output -->       1274



ALU output -->         11

coeffs -> 10

data --> 87

Multiplier output -->        870



ALU output -->         10

coeffs -> 80

data --> 23

Multiplier output -->       1840



Obtained result --> 7801

Golden result --> 7801

Success


ALU output -->         15

coeffs -> 69

data --> 46

Multiplier output -->       3174



ALU output -->         14

coeffs -> 35

data --> 33

Multiplier output -->       1155



ALU output -->         13

coeffs -> 98

data --> 44

Multiplier output -->       4312



ALU output -->         12

coeffs -> 10

data --> 13

Multiplier output -->        130



ALU output -->         11

coeffs -> 80

data --> 87

Multiplier output -->       6960



Obtained result --> 15731

Golden result --> 15731

Success


ALU output -->         16

coeffs -> 69

data --> 68

Multiplier output -->       4692



ALU output -->         15

coeffs -> 35

data --> 46

Multiplier output -->       1610



ALU output -->         14

coeffs -> 98

data --> 33

Multiplier output -->       3234



ALU output -->         13

coeffs -> 10

data --> 44

Multiplier output -->        440



ALU output -->         12

coeffs -> 80

data --> 13

Multiplier output -->       1040



Obtained result --> 11016

Golden result --> 11016

Success


ALU output -->         17

coeffs -> 69

data --> 90

Multiplier output -->       6210



ALU output -->         16

coeffs -> 35

data --> 68

Multiplier output -->       2380



ALU output -->         15

coeffs -> 98

data --> 46

Multiplier output -->       4508



ALU output -->         14

coeffs -> 10

data --> 33

Multiplier output -->        330



ALU output -->         13

coeffs -> 80

data --> 44

Multiplier output -->       3520



Obtained result --> 16948

Golden result --> 16948

Success


ALU output -->         18

coeffs -> 69

data --> 60

Multiplier output -->       4140



ALU output -->         17

coeffs -> 35

data --> 90

Multiplier output -->       3150



ALU output -->         16

coeffs -> 98

data --> 68

Multiplier output -->       6664



ALU output -->         15

coeffs -> 10

data --> 46

Multiplier output -->        460



ALU output -->         14

coeffs -> 80

data --> 33

Multiplier output -->       2640



Obtained result --> 17054

Golden result --> 17054

Success


ALU output -->         19

coeffs -> 69

data --> 45

Multiplier output -->       3105



ALU output -->         18

coeffs -> 35

data --> 60

Multiplier output -->       2100



ALU output -->         17

coeffs -> 98

data --> 90

Multiplier output -->       8820



ALU output -->         16

coeffs -> 10

data --> 68

Multiplier output -->        680



ALU output -->         15

coeffs -> 80

data --> 46

Multiplier output -->       3680



Obtained result --> 18385

Golden result --> 18385

Success


$finish called at time : 21620100 ps : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 145
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 9255.559 ; gain = 0.000 ; free physical = 8713 ; free virtual = 17136
# close_saif
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 9255.559 ; gain = 433.910 ; free physical = 8709 ; free virtual = 17135
INFO: [USF-XSim-96] XSim completed. Design snapshot 'base_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:52 . Memory (MB): peak = 9255.559 ; gain = 433.910 ; free physical = 8709 ; free virtual = 17135
read_saif {/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif}
INFO: [Power 33-167] Parsing SAIF file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'insn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'insn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net muldiv/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'sciepipelined/_result_T_2_i_2_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net sciepipelined/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'sciepipelined/data_0[31]_i_1_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/data_0[31]_i_2_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/result' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/result[31]_i_4_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
INFO: [Power 33-26] Design nets matched = 2797 of 2836
report_power -name {power_1}
Command: report_power -name power_1
99% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'base_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj base_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_impl xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_impl xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.base_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 73. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot base_tb_func_impl
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 9255.559 ; gain = 0.000 ; free physical = 8742 ; free virtual = 17168
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "base_tb_func_impl -key {Post-Implementation:sim_1:Functional:base_tb} -tclbatch {base_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source base_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9323.734 ; gain = 68.176 ; free physical = 8727 ; free virtual = 17153
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
ALU output -->          0

coeffs -> 69

data --> 4

Multiplier output -->        276



Obtained result --> 276

Golden result --> 276

Success


ALU output -->          1

coeffs -> 69

data --> 21

Multiplier output -->       1449



ALU output -->          0

coeffs -> 35

data --> 4

Multiplier output -->        140



Obtained result --> 1589

Golden result --> 1589

Success


ALU output -->          2

coeffs -> 69

data --> 4

Multiplier output -->        276



ALU output -->          1

coeffs -> 35

data --> 21

Multiplier output -->        735



ALU output -->          0

coeffs -> 98

data --> 4

Multiplier output -->        392



Obtained result --> 1403

Golden result --> 1403

Success


ALU output -->          3

coeffs -> 69

data --> 62

Multiplier output -->       4278



ALU output -->          2

coeffs -> 35

data --> 4

Multiplier output -->        140



ALU output -->          1

coeffs -> 98

data --> 21

Multiplier output -->       2058



ALU output -->          0

coeffs -> 10

data --> 4

Multiplier output -->         40



Obtained result --> 6516

Golden result --> 6516

Success


ALU output -->          4

coeffs -> 69

data --> 84

Multiplier output -->       5796



ALU output -->          3

coeffs -> 35

data --> 62

Multiplier output -->       2170



ALU output -->          2

coeffs -> 98

data --> 4

Multiplier output -->        392



ALU output -->          1

coeffs -> 10

data --> 21

Multiplier output -->        210



ALU output -->          0

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 8888

Golden result --> 8888

Success


ALU output -->          5

coeffs -> 69

data --> 78

Multiplier output -->       5382



ALU output -->          4

coeffs -> 35

data --> 84

Multiplier output -->       2940



ALU output -->          3

coeffs -> 98

data --> 62

Multiplier output -->       6076



ALU output -->          2

coeffs -> 10

data --> 4

Multiplier output -->         40



ALU output -->          1

coeffs -> 80

data --> 21

Multiplier output -->       1680



Obtained result --> 16118

Golden result --> 16118

Success


ALU output -->          6

coeffs -> 69

data --> 95

Multiplier output -->       6555



ALU output -->          5

coeffs -> 35

data --> 78

Multiplier output -->       2730



ALU output -->          4

coeffs -> 98

data --> 84

Multiplier output -->       8232



ALU output -->          3

coeffs -> 10

data --> 62

Multiplier output -->        620



ALU output -->          2

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 18457

Golden result --> 18457

Success


ALU output -->          7

coeffs -> 69

data --> 12

Multiplier output -->        828



ALU output -->          6

coeffs -> 35

data --> 95

Multiplier output -->       3325



ALU output -->          5

coeffs -> 98

data --> 78

Multiplier output -->       7644



ALU output -->          4

coeffs -> 10

data --> 84

Multiplier output -->        840



ALU output -->          3

coeffs -> 80

data --> 62

Multiplier output -->       4960



Obtained result --> 17597

Golden result --> 17597

Success


ALU output -->          8

coeffs -> 69

data --> 51

Multiplier output -->       3519



ALU output -->          7

coeffs -> 35

data --> 12

Multiplier output -->        420



ALU output -->          6

coeffs -> 98

data --> 95

Multiplier output -->       9310



ALU output -->          5

coeffs -> 10

data --> 78

Multiplier output -->        780



ALU output -->          4

coeffs -> 80

data --> 84

Multiplier output -->       6720



Obtained result --> 20749

Golden result --> 20749

Success


ALU output -->          9

coeffs -> 69

data --> 18

Multiplier output -->       1242



ALU output -->          8

coeffs -> 35

data --> 51

Multiplier output -->       1785



ALU output -->          7

coeffs -> 98

data --> 12

Multiplier output -->       1176



ALU output -->          6

coeffs -> 10

data --> 95

Multiplier output -->        950



ALU output -->          5

coeffs -> 80

data --> 78

Multiplier output -->       6240



Obtained result --> 11393

Golden result --> 11393

Success


ALU output -->         10

coeffs -> 69

data --> 23

Multiplier output -->       1587



ALU output -->          9

coeffs -> 35

data --> 18

Multiplier output -->        630



ALU output -->          8

coeffs -> 98

data --> 51

Multiplier output -->       4998



ALU output -->          7

coeffs -> 10

data --> 12

Multiplier output -->        120



ALU output -->          6

coeffs -> 80

data --> 95

Multiplier output -->       7600



Obtained result --> 14935

Golden result --> 14935

Success


ALU output -->         11

coeffs -> 69

data --> 87

Multiplier output -->       6003



ALU output -->         10

coeffs -> 35

data --> 23

Multiplier output -->        805



ALU output -->          9

coeffs -> 98

data --> 18

Multiplier output -->       1764



ALU output -->          8

coeffs -> 10

data --> 51

Multiplier output -->        510



ALU output -->          7

coeffs -> 80

data --> 12

Multiplier output -->        960



Obtained result --> 10042

Golden result --> 10042

Success


ALU output -->         12

coeffs -> 69

data --> 13

Multiplier output -->        897



ALU output -->         11

coeffs -> 35

data --> 87

Multiplier output -->       3045



ALU output -->         10

coeffs -> 98

data --> 23

Multiplier output -->       2254



ALU output -->          9

coeffs -> 10

data --> 18

Multiplier output -->        180



ALU output -->          8

coeffs -> 80

data --> 51

Multiplier output -->       4080



Obtained result --> 10456

Golden result --> 10456

Success


ALU output -->         13

coeffs -> 69

data --> 44

Multiplier output -->       3036



ALU output -->         12

coeffs -> 35

data --> 13

Multiplier output -->        455



ALU output -->         11

coeffs -> 98

data --> 87

Multiplier output -->       8526



ALU output -->         10

coeffs -> 10

data --> 23

Multiplier output -->        230



ALU output -->          9

coeffs -> 80

data --> 18

Multiplier output -->       1440



Obtained result --> 13687

Golden result --> 13687

Success


ALU output -->         14

coeffs -> 69

data --> 33

Multiplier output -->       2277



ALU output -->         13

coeffs -> 35

data --> 44

Multiplier output -->       1540



ALU output -->         12

coeffs -> 98

data --> 13

Multiplier output -->       1274



ALU output -->         11

coeffs -> 10

data --> 87

Multiplier output -->        870



ALU output -->         10

coeffs -> 80

data --> 23

Multiplier output -->       1840



Obtained result --> 7801

Golden result --> 7801

Success


ALU output -->         15

coeffs -> 69

data --> 46

Multiplier output -->       3174



ALU output -->         14

coeffs -> 35

data --> 33

Multiplier output -->       1155



ALU output -->         13

coeffs -> 98

data --> 44

Multiplier output -->       4312



ALU output -->         12

coeffs -> 10

data --> 13

Multiplier output -->        130



ALU output -->         11

coeffs -> 80

data --> 87

Multiplier output -->       6960



Obtained result --> 15731

Golden result --> 15731

Success


ALU output -->         16

coeffs -> 69

data --> 68

Multiplier output -->       4692



ALU output -->         15

coeffs -> 35

data --> 46

Multiplier output -->       1610



ALU output -->         14

coeffs -> 98

data --> 33

Multiplier output -->       3234



ALU output -->         13

coeffs -> 10

data --> 44

Multiplier output -->        440



ALU output -->         12

coeffs -> 80

data --> 13

Multiplier output -->       1040



Obtained result --> 11016

Golden result --> 11016

Success


ALU output -->         17

coeffs -> 69

data --> 90

Multiplier output -->       6210



ALU output -->         16

coeffs -> 35

data --> 68

Multiplier output -->       2380



ALU output -->         15

coeffs -> 98

data --> 46

Multiplier output -->       4508



ALU output -->         14

coeffs -> 10

data --> 33

Multiplier output -->        330



ALU output -->         13

coeffs -> 80

data --> 44

Multiplier output -->       3520



Obtained result --> 16948

Golden result --> 16948

Success


ALU output -->         18

coeffs -> 69

data --> 60

Multiplier output -->       4140



ALU output -->         17

coeffs -> 35

data --> 90

Multiplier output -->       3150



ALU output -->         16

coeffs -> 98

data --> 68

Multiplier output -->       6664



ALU output -->         15

coeffs -> 10

data --> 46

Multiplier output -->        460



ALU output -->         14

coeffs -> 80

data --> 33

Multiplier output -->       2640



Obtained result --> 17054

Golden result --> 17054

Success


ALU output -->         19

coeffs -> 69

data --> 45

Multiplier output -->       3105



ALU output -->         18

coeffs -> 35

data --> 60

Multiplier output -->       2100



ALU output -->         17

coeffs -> 98

data --> 90

Multiplier output -->       8820



ALU output -->         16

coeffs -> 10

data --> 68

Multiplier output -->        680



ALU output -->         15

coeffs -> 80

data --> 46

Multiplier output -->       3680



Obtained result --> 18385

Golden result --> 18385

Success


$finish called at time : 21620100 ps : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 145
# close_saif
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 9323.734 ; gain = 68.176 ; free physical = 8706 ; free virtual = 17132
INFO: [USF-XSim-96] XSim completed. Design snapshot 'base_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 9323.734 ; gain = 68.176 ; free physical = 8706 ; free virtual = 17132
read_saif {/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif}
INFO: [Power 33-167] Parsing SAIF file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'insn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'insn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
INFO: [Common 17-14] Message 'Power 33-288' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net muldiv/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net sciepipelined/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
INFO: [Power 33-26] Design nets matched = 2797 of 2836
report_power -name {power_2}
Command: report_power -name power_2
99% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'base_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj base_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_impl xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_impl xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.base_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 73. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot base_tb_func_impl

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/xsim.dir/base_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  8 23:40:52 2022...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9323.734 ; gain = 0.000 ; free physical = 8722 ; free virtual = 17149
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "base_tb_func_impl -key {Post-Implementation:sim_1:Functional:base_tb} -tclbatch {base_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source base_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 9331.742 ; gain = 8.008 ; free physical = 8701 ; free virtual = 17128
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
ALU output -->          0

coeffs -> 69

data --> 4

Multiplier output -->        276



Obtained result --> 276

Golden result --> 276

Success


ALU output -->          1

coeffs -> 69

data --> 21

Multiplier output -->       1449



ALU output -->          0

coeffs -> 35

data --> 4

Multiplier output -->        140



Obtained result --> 1589

Golden result --> 1589

Success


ALU output -->          2

coeffs -> 69

data --> 4

Multiplier output -->        276



ALU output -->          1

coeffs -> 35

data --> 21

Multiplier output -->        735



ALU output -->          0

coeffs -> 98

data --> 4

Multiplier output -->        392



Obtained result --> 1403

Golden result --> 1403

Success


ALU output -->          3

coeffs -> 69

data --> 62

Multiplier output -->       4278



ALU output -->          2

coeffs -> 35

data --> 4

Multiplier output -->        140



ALU output -->          1

coeffs -> 98

data --> 21

Multiplier output -->       2058



ALU output -->          0

coeffs -> 10

data --> 4

Multiplier output -->         40



Obtained result --> 6516

Golden result --> 6516

Success


ALU output -->          4

coeffs -> 69

data --> 84

Multiplier output -->       5796



ALU output -->          3

coeffs -> 35

data --> 62

Multiplier output -->       2170



ALU output -->          2

coeffs -> 98

data --> 4

Multiplier output -->        392



ALU output -->          1

coeffs -> 10

data --> 21

Multiplier output -->        210



ALU output -->          0

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 8888

Golden result --> 8888

Success


ALU output -->          5

coeffs -> 69

data --> 78

Multiplier output -->       5382



ALU output -->          4

coeffs -> 35

data --> 84

Multiplier output -->       2940



ALU output -->          3

coeffs -> 98

data --> 62

Multiplier output -->       6076



ALU output -->          2

coeffs -> 10

data --> 4

Multiplier output -->         40



ALU output -->          1

coeffs -> 80

data --> 21

Multiplier output -->       1680



Obtained result --> 16118

Golden result --> 16118

Success


ALU output -->          6

coeffs -> 69

data --> 95

Multiplier output -->       6555



ALU output -->          5

coeffs -> 35

data --> 78

Multiplier output -->       2730



ALU output -->          4

coeffs -> 98

data --> 84

Multiplier output -->       8232



ALU output -->          3

coeffs -> 10

data --> 62

Multiplier output -->        620



ALU output -->          2

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 18457

Golden result --> 18457

Success


ALU output -->          7

coeffs -> 69

data --> 12

Multiplier output -->        828



ALU output -->          6

coeffs -> 35

data --> 95

Multiplier output -->       3325



ALU output -->          5

coeffs -> 98

data --> 78

Multiplier output -->       7644



ALU output -->          4

coeffs -> 10

data --> 84

Multiplier output -->        840



ALU output -->          3

coeffs -> 80

data --> 62

Multiplier output -->       4960



Obtained result --> 17597

Golden result --> 17597

Success


ALU output -->          8

coeffs -> 69

data --> 51

Multiplier output -->       3519



ALU output -->          7

coeffs -> 35

data --> 12

Multiplier output -->        420



ALU output -->          6

coeffs -> 98

data --> 95

Multiplier output -->       9310



ALU output -->          5

coeffs -> 10

data --> 78

Multiplier output -->        780



ALU output -->          4

coeffs -> 80

data --> 84

Multiplier output -->       6720



Obtained result --> 20749

Golden result --> 20749

Success


ALU output -->          9

coeffs -> 69

data --> 18

Multiplier output -->       1242



ALU output -->          8

coeffs -> 35

data --> 51

Multiplier output -->       1785



ALU output -->          7

coeffs -> 98

data --> 12

Multiplier output -->       1176



ALU output -->          6

coeffs -> 10

data --> 95

Multiplier output -->        950



ALU output -->          5

coeffs -> 80

data --> 78

Multiplier output -->       6240



Obtained result --> 11393

Golden result --> 11393

Success


ALU output -->         10

coeffs -> 69

data --> 23

Multiplier output -->       1587



ALU output -->          9

coeffs -> 35

data --> 18

Multiplier output -->        630



ALU output -->          8

coeffs -> 98

data --> 51

Multiplier output -->       4998



ALU output -->          7

coeffs -> 10

data --> 12

Multiplier output -->        120



ALU output -->          6

coeffs -> 80

data --> 95

Multiplier output -->       7600



Obtained result --> 14935

Golden result --> 14935

Success


ALU output -->         11

coeffs -> 69

data --> 87

Multiplier output -->       6003



ALU output -->         10

coeffs -> 35

data --> 23

Multiplier output -->        805



ALU output -->          9

coeffs -> 98

data --> 18

Multiplier output -->       1764



ALU output -->          8

coeffs -> 10

data --> 51

Multiplier output -->        510



ALU output -->          7

coeffs -> 80

data --> 12

Multiplier output -->        960



Obtained result --> 10042

Golden result --> 10042

Success


ALU output -->         12

coeffs -> 69

data --> 13

Multiplier output -->        897



ALU output -->         11

coeffs -> 35

data --> 87

Multiplier output -->       3045



ALU output -->         10

coeffs -> 98

data --> 23

Multiplier output -->       2254



ALU output -->          9

coeffs -> 10

data --> 18

Multiplier output -->        180



ALU output -->          8

coeffs -> 80

data --> 51

Multiplier output -->       4080



Obtained result --> 10456

Golden result --> 10456

Success


ALU output -->         13

coeffs -> 69

data --> 44

Multiplier output -->       3036



ALU output -->         12

coeffs -> 35

data --> 13

Multiplier output -->        455



ALU output -->         11

coeffs -> 98

data --> 87

Multiplier output -->       8526



ALU output -->         10

coeffs -> 10

data --> 23

Multiplier output -->        230



ALU output -->          9

coeffs -> 80

data --> 18

Multiplier output -->       1440



Obtained result --> 13687

Golden result --> 13687

Success


ALU output -->         14

coeffs -> 69

data --> 33

Multiplier output -->       2277



ALU output -->         13

coeffs -> 35

data --> 44

Multiplier output -->       1540



ALU output -->         12

coeffs -> 98

data --> 13

Multiplier output -->       1274



ALU output -->         11

coeffs -> 10

data --> 87

Multiplier output -->        870



ALU output -->         10

coeffs -> 80

data --> 23

Multiplier output -->       1840



Obtained result --> 7801

Golden result --> 7801

Success


ALU output -->         15

coeffs -> 69

data --> 46

Multiplier output -->       3174



ALU output -->         14

coeffs -> 35

data --> 33

Multiplier output -->       1155



ALU output -->         13

coeffs -> 98

data --> 44

Multiplier output -->       4312



ALU output -->         12

coeffs -> 10

data --> 13

Multiplier output -->        130



ALU output -->         11

coeffs -> 80

data --> 87

Multiplier output -->       6960



Obtained result --> 15731

Golden result --> 15731

Success


ALU output -->         16

coeffs -> 69

data --> 68

Multiplier output -->       4692



ALU output -->         15

coeffs -> 35

data --> 46

Multiplier output -->       1610



ALU output -->         14

coeffs -> 98

data --> 33

Multiplier output -->       3234



ALU output -->         13

coeffs -> 10

data --> 44

Multiplier output -->        440



ALU output -->         12

coeffs -> 80

data --> 13

Multiplier output -->       1040



Obtained result --> 11016

Golden result --> 11016

Success


ALU output -->         17

coeffs -> 69

data --> 90

Multiplier output -->       6210



ALU output -->         16

coeffs -> 35

data --> 68

Multiplier output -->       2380



ALU output -->         15

coeffs -> 98

data --> 46

Multiplier output -->       4508



ALU output -->         14

coeffs -> 10

data --> 33

Multiplier output -->        330



ALU output -->         13

coeffs -> 80

data --> 44

Multiplier output -->       3520



Obtained result --> 16948

Golden result --> 16948

Success


ALU output -->         18

coeffs -> 69

data --> 60

Multiplier output -->       4140



ALU output -->         17

coeffs -> 35

data --> 90

Multiplier output -->       3150



ALU output -->         16

coeffs -> 98

data --> 68

Multiplier output -->       6664



ALU output -->         15

coeffs -> 10

data --> 46

Multiplier output -->        460



ALU output -->         14

coeffs -> 80

data --> 33

Multiplier output -->       2640



Obtained result --> 17054

Golden result --> 17054

Success


ALU output -->         19

coeffs -> 69

data --> 45

Multiplier output -->       3105



ALU output -->         18

coeffs -> 35

data --> 60

Multiplier output -->       2100



ALU output -->         17

coeffs -> 98

data --> 90

Multiplier output -->       8820



ALU output -->         16

coeffs -> 10

data --> 68

Multiplier output -->        680



ALU output -->         15

coeffs -> 80

data --> 46

Multiplier output -->       3680



Obtained result --> 18385

Golden result --> 18385

Success


$finish called at time : 21620100 ps : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 145
# close_saif
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 9331.742 ; gain = 8.008 ; free physical = 8673 ; free virtual = 17100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'base_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 9331.742 ; gain = 8.008 ; free physical = 8673 ; free virtual = 17100
read_saif {/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif}
INFO: [Power 33-167] Parsing SAIF file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net muldiv/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net sciepipelined/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
INFO: [Power 33-26] Design nets matched = 2797 of 2836
report_power -name {power_3}
Command: report_power -name power_3
99% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
set_property top scie_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/xsim.dir/scie_tb_func_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  8 23:44:23 2022...
run_program: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9331.742 ; gain = 0.000 ; free physical = 8655 ; free virtual = 17088
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 376

Golden result --> 276

Failure


Obtained result --> 680

Golden result --> 1589

Failure


Obtained result --> 1072

Golden result --> 1403

Failure


Obtained result --> 2778

Golden result --> 6516

Failure


Obtained result --> 9122

Golden result --> 8888

Failure


Obtained result --> 22076

Golden result --> 16334

Failure


Obtained result --> 24486

Golden result --> 19791

Failure


Obtained result --> 29594

Golden result --> 19155

Failure


Obtained result --> 28824

Golden result --> 26206

Failure


Obtained result --> 17036

Golden result --> 21599

Failure


Obtained result --> 18756

Golden result --> 29845

Failure


Obtained result --> 7144

Golden result --> 31336

Failure


Obtained result --> 9484

Golden result --> 34156

Failure


Obtained result --> 12406

Golden result --> 37692

Failure


Obtained result --> 8074

Golden result --> 27057

Failure


Obtained result --> 17012

Golden result --> 29944

Failure


Obtained result --> 13614

Golden result --> 23884

Failure


Obtained result --> 19918

Golden result --> 29247

Failure


Obtained result --> 20572

Golden result --> 29961

Failure


Obtained result --> 23380

Golden result --> 33242

Failure


Obtained result --> 23830

Golden result --> 34150

Failure


Obtained result --> 24960

Golden result --> 33653

Failure


Obtained result --> 19616

Golden result --> 34325

Failure


Obtained result --> 14276

Golden result --> 34682

Failure


Obtained result --> 11368

Golden result --> 33017

Failure


Obtained result --> 14130

Golden result --> 36023

Failure


Obtained result --> 10880

Golden result --> 31730

Failure


Obtained result --> 14100

Golden result --> 27829

Failure


Obtained result --> 16464

Golden result --> 31153

Failure


Obtained result --> 13326

Golden result --> 24327

Failure


Obtained result --> 20036

Golden result --> 26550

Failure


Obtained result --> 15938

Golden result --> 20157

Failure


Obtained result --> 23492

Golden result --> 28822

Failure


Obtained result --> 19536

Golden result --> 22076

Failure


Obtained result --> 25896

Golden result --> 30786

Failure


Obtained result --> 18610

Golden result --> 29376

Failure


Obtained result --> 18256

Golden result --> 29464

Failure


Obtained result --> 9148

Golden result --> 25781

Failure


Obtained result --> 8668

Golden result --> 24342

Failure


Obtained result --> 10166

Golden result --> 27987

Failure


Obtained result --> 12150

Golden result --> 28179

Failure


Obtained result --> 15460

Golden result --> 27664

Failure


Obtained result --> 24712

Golden result --> 33076

Failure


Obtained result --> 26552

Golden result --> 30102

Failure


Obtained result --> 32314

Golden result --> 31811

Failure


Obtained result --> 29230

Golden result --> 29516

Failure


Obtained result --> 32626

Golden result --> 38821

Failure


Obtained result --> 27288

Golden result --> 34229

Failure


Obtained result --> 30050

Golden result --> 44326

Failure


Obtained result --> 19402

Golden result --> 40200

Failure


$finish called at time : 8300 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
run: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:06 . Memory (MB): peak = 9397.727 ; gain = 0.000 ; free physical = 8604 ; free virtual = 17035
# close_saif
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 9397.727 ; gain = 65.984 ; free physical = 8597 ; free virtual = 17030
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 9397.727 ; gain = 65.984 ; free physical = 8597 ; free virtual = 17030
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 9397.727 ; gain = 0.000 ; free physical = 8631 ; free virtual = 17064
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9397.727 ; gain = 0.000 ; free physical = 8633 ; free virtual = 17066
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 9397.727 ; gain = 0.000 ; free physical = 8607 ; free virtual = 17040
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 4249

Golden result --> 1589

Failure


Obtained result --> 2576

Golden result --> 1403

Failure


Obtained result --> 7111

Golden result --> 6516

Failure


Obtained result --> 7370

Golden result --> 8888

Failure


Obtained result --> 15348

Golden result --> 16118

Failure


Obtained result --> 17284

Golden result --> 18457

Failure


Obtained result --> 17002

Golden result --> 17597

Failure


Obtained result --> 18058

Golden result --> 20749

Failure


Obtained result --> 10028

Golden result --> 11393

Failure


Obtained result --> 14590

Golden result --> 14935

Failure


Obtained result --> 9867

Golden result --> 10042

Failure


Obtained result --> 15562

Golden result --> 10456

Failure


Obtained result --> 16277

Golden result --> 13687

Failure


Obtained result --> 8560

Golden result --> 7801

Failure


Obtained result --> 16116

Golden result --> 15731

Failure


Obtained result --> 9498

Golden result --> 11016

Failure


Obtained result --> 16178

Golden result --> 16948

Failure


Obtained result --> 19124

Golden result --> 17054

Failure


Obtained result --> 19435

Golden result --> 18385

Failure


$finish called at time : 3600 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
run: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:05 . Memory (MB): peak = 9397.727 ; gain = 0.000 ; free physical = 8599 ; free virtual = 17029
# close_saif
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 9397.727 ; gain = 0.000 ; free physical = 8594 ; free virtual = 17028
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 9397.727 ; gain = 0.000 ; free physical = 8594 ; free virtual = 17028
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_8
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9397.727 ; gain = 0.000 ; free physical = 8617 ; free virtual = 17050
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 9408.590 ; gain = 10.863 ; free physical = 8593 ; free virtual = 17026
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 5520

Golden result --> 1589

Failure


Obtained result --> 4249

Golden result --> 1403

Failure


Obtained result --> 4249

Golden result --> 6516

Failure


Obtained result --> 5405

Golden result --> 8888

Failure


Obtained result --> 5405

Golden result --> 16118

Failure


Obtained result --> 7984

Golden result --> 18457

Failure


Obtained result --> 7984

Golden result --> 17597

Failure


Obtained result --> 12150

Golden result --> 20749

Failure


Obtained result --> 12150

Golden result --> 11393

Failure


Obtained result --> 12132

Golden result --> 14935

Failure


Obtained result --> 12132

Golden result --> 10042

Failure


Obtained result --> 19301

Golden result --> 10456

Failure


Obtained result --> 19301

Golden result --> 13687

Failure


Obtained result --> 16445

Golden result --> 7801

Failure


Obtained result --> 16445

Golden result --> 15731

Failure


Obtained result --> 10298

Golden result --> 11016

Failure


Obtained result --> 10298

Golden result --> 16948

Failure


Obtained result --> 13024

Golden result --> 17054

Failure


Obtained result --> 13024

Golden result --> 18385

Failure


$finish called at time : 2800 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
run: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:07 . Memory (MB): peak = 9408.590 ; gain = 0.000 ; free physical = 8588 ; free virtual = 17019
# close_saif
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 9408.590 ; gain = 10.863 ; free physical = 8585 ; free virtual = 17019
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:53 . Memory (MB): peak = 9408.590 ; gain = 10.863 ; free physical = 8585 ; free virtual = 17019
current_design synth_1
close_design
close_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 9408.590 ; gain = 0.000 ; free physical = 8694 ; free virtual = 17127
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_2
Design is defaulting to synth run part: xc7vx485tffg1761-2
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9408.590 ; gain = 0.000 ; free physical = 8694 ; free virtual = 17127
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.srcs/constrs_2/imports/constraints/wave_gen.xdc]
Finished Parsing XDC File [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.srcs/constrs_2/imports/constraints/wave_gen.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9408.590 ; gain = 0.000 ; free physical = 8620 ; free virtual = 17054
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/scie_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/scie_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/scie_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_synth xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_synth xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_synth

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim/xsim.dir/scie_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jul  8 23:52:45 2022...
run_program: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 9408.590 ; gain = 0.000 ; free physical = 8563 ; free virtual = 17003
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_synth -key {Post-Synthesis:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 9467.680 ; gain = 59.090 ; free physical = 8537 ; free virtual = 16977
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 4249

Golden result --> 1589

Failure


Obtained result --> 2576

Golden result --> 1403

Failure


Obtained result --> 7111

Golden result --> 6516

Failure


Obtained result --> 7370

Golden result --> 8888

Failure


Obtained result --> 15348

Golden result --> 16118

Failure


Obtained result --> 17284

Golden result --> 18457

Failure


Obtained result --> 17002

Golden result --> 17597

Failure


Obtained result --> 18058

Golden result --> 20749

Failure


Obtained result --> 10028

Golden result --> 11393

Failure


Obtained result --> 14590

Golden result --> 14935

Failure


Obtained result --> 9867

Golden result --> 10042

Failure


Obtained result --> 15562

Golden result --> 10456

Failure


Obtained result --> 16277

Golden result --> 13687

Failure


Obtained result --> 8560

Golden result --> 7801

Failure


Obtained result --> 16116

Golden result --> 15731

Failure


Obtained result --> 9498

Golden result --> 11016

Failure


Obtained result --> 16178

Golden result --> 16948

Failure


Obtained result --> 19124

Golden result --> 17054

Failure


Obtained result --> 19435

Golden result --> 18385

Failure


$finish called at time : 3600 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
run: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:10 . Memory (MB): peak = 9467.680 ; gain = 0.000 ; free physical = 8522 ; free virtual = 16962
# close_saif
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 9467.680 ; gain = 59.090 ; free physical = 8517 ; free virtual = 16960
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:01:05 . Memory (MB): peak = 9467.680 ; gain = 59.090 ; free physical = 8517 ; free virtual = 16960
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/scie_tb/system_top/muldiv}} 
add_wave: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:27 . Memory (MB): peak = 9496.664 ; gain = 28.984 ; free physical = 8516 ; free virtual = 16959
current_sim simulation_11
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_8
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9496.664 ; gain = 0.000 ; free physical = 8543 ; free virtual = 16987
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 9506.672 ; gain = 10.008 ; free physical = 8516 ; free virtual = 16960
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 3076

Golden result --> 1589

Failure


Obtained result --> 1981

Golden result --> 1403

Failure


Obtained result --> 3109

Golden result --> 6516

Failure


Obtained result --> 5340

Golden result --> 8888

Failure


Obtained result --> 15762

Golden result --> 16118

Failure


Obtained result --> 17494

Golden result --> 18457

Failure


Obtained result --> 22729

Golden result --> 17597

Failure


Obtained result --> 20963

Golden result --> 20749

Failure


Obtained result --> 12305

Golden result --> 11393

Failure


Obtained result --> 15745

Golden result --> 14935

Failure


Obtained result --> 5451

Golden result --> 10042

Failure


Obtained result --> 13322

Golden result --> 10456

Failure


Obtained result --> 14138

Golden result --> 13687

Failure


Obtained result --> 7475

Golden result --> 7801

Failure


Obtained result --> 15219

Golden result --> 15731

Failure


Obtained result --> 9043

Golden result --> 11016

Failure


Obtained result --> 14660

Golden result --> 16948

Failure


Obtained result --> 18354

Golden result --> 17054

Failure


Obtained result --> 20470

Golden result --> 18385

Failure


$finish called at time : 3200 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
run: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:05 . Memory (MB): peak = 9506.672 ; gain = 0.000 ; free physical = 8514 ; free virtual = 16955
# close_saif
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 9506.672 ; gain = 10.008 ; free physical = 8511 ; free virtual = 16954
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 9506.672 ; gain = 10.008 ; free physical = 8511 ; free virtual = 16954
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_12
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9506.672 ; gain = 0.000 ; free physical = 8528 ; free virtual = 16972
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 9506.672 ; gain = 0.000 ; free physical = 8507 ; free virtual = 16951
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 4249

Golden result --> 1589

Failure


Obtained result --> 1403

Golden result --> 1403

Success


Obtained result --> 6516

Golden result --> 6516

Success


Obtained result --> 7370

Golden result --> 8888

Failure


Obtained result --> 15348

Golden result --> 16118

Failure


Obtained result --> 18457

Golden result --> 18457

Success


Obtained result --> 17597

Golden result --> 17597

Success


Obtained result --> 18058

Golden result --> 20749

Failure


Obtained result --> 10028

Golden result --> 11393

Failure


Obtained result --> 14935

Golden result --> 14935

Success


Obtained result --> 10042

Golden result --> 10042

Success


Obtained result --> 15562

Golden result --> 10456

Failure


Obtained result --> 16277

Golden result --> 13687

Failure


Obtained result --> 7801

Golden result --> 7801

Success


Obtained result --> 15731

Golden result --> 15731

Success


Obtained result --> 9498

Golden result --> 11016

Failure


Obtained result --> 16178

Golden result --> 16948

Failure


Obtained result --> 17054

Golden result --> 17054

Success


Obtained result --> 18385

Golden result --> 18385

Success


$finish called at time : 3400 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
run: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:06 . Memory (MB): peak = 9506.672 ; gain = 0.000 ; free physical = 8493 ; free virtual = 16934
# close_saif
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 9506.672 ; gain = 0.000 ; free physical = 8488 ; free virtual = 16932
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 9506.672 ; gain = 0.000 ; free physical = 8488 ; free virtual = 16932
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 9506.672 ; gain = 0.000 ; free physical = 8509 ; free virtual = 16953
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9506.672 ; gain = 0.000 ; free physical = 8515 ; free virtual = 16959
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 9509.684 ; gain = 3.012 ; free physical = 8491 ; free virtual = 16934
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 3076

Golden result --> 1589

Failure


Obtained result --> 1981

Golden result --> 1403

Failure


Obtained result --> 3109

Golden result --> 6516

Failure


Obtained result --> 5340

Golden result --> 8888

Failure


Obtained result --> 15762

Golden result --> 16118

Failure


Obtained result --> 17494

Golden result --> 18457

Failure


Obtained result --> 22729

Golden result --> 17597

Failure


Obtained result --> 20963

Golden result --> 20749

Failure


Obtained result --> 12305

Golden result --> 11393

Failure


Obtained result --> 15745

Golden result --> 14935

Failure


Obtained result --> 5451

Golden result --> 10042

Failure


Obtained result --> 13322

Golden result --> 10456

Failure


Obtained result --> 14138

Golden result --> 13687

Failure


Obtained result --> 7475

Golden result --> 7801

Failure


Obtained result --> 15219

Golden result --> 15731

Failure


Obtained result --> 9043

Golden result --> 11016

Failure


Obtained result --> 14660

Golden result --> 16948

Failure


Obtained result --> 18354

Golden result --> 17054

Failure


Obtained result --> 20470

Golden result --> 18385

Failure


$finish called at time : 3200 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
run: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:06 . Memory (MB): peak = 9509.684 ; gain = 0.000 ; free physical = 8484 ; free virtual = 16925
# close_saif
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 9509.684 ; gain = 3.012 ; free physical = 8481 ; free virtual = 16925
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:49 . Memory (MB): peak = 9509.684 ; gain = 3.012 ; free physical = 8481 ; free virtual = 16925
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9509.684 ; gain = 0.000 ; free physical = 8512 ; free virtual = 16956
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 3076

Golden result --> 1589

Failure


Obtained result --> 1981

Golden result --> 1403

Failure


Obtained result --> 3109

Golden result --> 6516

Failure


Obtained result --> 5340

Golden result --> 8888

Failure


Obtained result --> 15762

Golden result --> 16118

Failure


Obtained result --> 17494

Golden result --> 18457

Failure


Obtained result --> 22729

Golden result --> 17597

Failure


Obtained result --> 20963

Golden result --> 20749

Failure


Obtained result --> 12305

Golden result --> 11393

Failure


Obtained result --> 15745

Golden result --> 14935

Failure


Obtained result --> 5451

Golden result --> 10042

Failure


Obtained result --> 13322

Golden result --> 10456

Failure


Obtained result --> 14138

Golden result --> 13687

Failure


Obtained result --> 7475

Golden result --> 7801

Failure


Obtained result --> 15219

Golden result --> 15731

Failure


Obtained result --> 9043

Golden result --> 11016

Failure


Obtained result --> 14660

Golden result --> 16948

Failure


Obtained result --> 18354

Golden result --> 17054

Failure


Obtained result --> 20470

Golden result --> 18385

Failure


$finish called at time : 3200 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
# close_saif
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 9516.684 ; gain = 7.000 ; free physical = 8475 ; free virtual = 16919
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 9516.684 ; gain = 7.000 ; free physical = 8475 ; free virtual = 16919
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9516.684 ; gain = 0.000 ; free physical = 8503 ; free virtual = 16947
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9516.684 ; gain = 0.000 ; free physical = 8503 ; free virtual = 16947
Vivado Simulator 2020.2
Time resolution is 1 ps
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 4249

Golden result --> 1589

Failure


Obtained result --> 1403

Golden result --> 1403

Success


Obtained result --> 6516

Golden result --> 6516

Success


Obtained result --> 8888

Golden result --> 8888

Success


Obtained result --> 16118

Golden result --> 16118

Success


Obtained result --> 18457

Golden result --> 18457

Success


Obtained result --> 17597

Golden result --> 17597

Success


Obtained result --> 18058

Golden result --> 20749

Failure


Obtained result --> 10028

Golden result --> 11393

Failure


Obtained result --> 14935

Golden result --> 14935

Success


Obtained result --> 10042

Golden result --> 10042

Success


Obtained result --> 10456

Golden result --> 10456

Success


Obtained result --> 13687

Golden result --> 13687

Success


Obtained result --> 7801

Golden result --> 7801

Success


Obtained result --> 15731

Golden result --> 15731

Success


Obtained result --> 9498

Golden result --> 11016

Failure


Obtained result --> 16178

Golden result --> 16948

Failure


Obtained result --> 17054

Golden result --> 17054

Success


Obtained result --> 18385

Golden result --> 18385

Success


$finish called at time : 3300 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
relaunch_xsim_kernel: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:06 . Memory (MB): peak = 9516.684 ; gain = 0.000 ; free physical = 8469 ; free virtual = 16913
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 9516.684 ; gain = 0.000 ; free physical = 8469 ; free virtual = 16913
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9516.684 ; gain = 0.000 ; free physical = 8498 ; free virtual = 16942
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 4249

Golden result --> 1589

Failure


Obtained result --> 1403

Golden result --> 1403

Success


Obtained result --> 6516

Golden result --> 6516

Success


Obtained result --> 7370

Golden result --> 8888

Failure


Obtained result --> 15348

Golden result --> 16118

Failure


Obtained result --> 18457

Golden result --> 18457

Success


Obtained result --> 17597

Golden result --> 17597

Success


Obtained result --> 18058

Golden result --> 20749

Failure


Obtained result --> 10028

Golden result --> 11393

Failure


Obtained result --> 14935

Golden result --> 14935

Success


Obtained result --> 10042

Golden result --> 10042

Success


Obtained result --> 15562

Golden result --> 10456

Failure


Obtained result --> 16277

Golden result --> 13687

Failure


Obtained result --> 7801

Golden result --> 7801

Success


Obtained result --> 15731

Golden result --> 15731

Success


Obtained result --> 9498

Golden result --> 11016

Failure


Obtained result --> 16178

Golden result --> 16948

Failure


Obtained result --> 17054

Golden result --> 17054

Success


Obtained result --> 18385

Golden result --> 18385

Success


$finish called at time : 3400 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
# close_saif
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 9527.684 ; gain = 11.000 ; free physical = 8468 ; free virtual = 16912
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 9527.684 ; gain = 11.000 ; free physical = 8468 ; free virtual = 16912
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_12
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9527.684 ; gain = 0.000 ; free physical = 8080 ; free virtual = 16537
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 3076

Golden result --> 1589

Failure


Obtained result --> 1981

Golden result --> 1403

Failure


Obtained result --> 3109

Golden result --> 6516

Failure


Obtained result --> 5340

Golden result --> 8888

Failure


Obtained result --> 15762

Golden result --> 16118

Failure


Obtained result --> 17494

Golden result --> 18457

Failure


Obtained result --> 22729

Golden result --> 17597

Failure


Obtained result --> 20963

Golden result --> 20749

Failure


Obtained result --> 12305

Golden result --> 11393

Failure


Obtained result --> 15745

Golden result --> 14935

Failure


Obtained result --> 5451

Golden result --> 10042

Failure


Obtained result --> 13322

Golden result --> 10456

Failure


Obtained result --> 14138

Golden result --> 13687

Failure


Obtained result --> 7475

Golden result --> 7801

Failure


Obtained result --> 15219

Golden result --> 15731

Failure


Obtained result --> 9043

Golden result --> 11016

Failure


Obtained result --> 14660

Golden result --> 16948

Failure


Obtained result --> 18354

Golden result --> 17054

Failure


Obtained result --> 20470

Golden result --> 18385

Failure


$finish called at time : 3200 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
run: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:06 . Memory (MB): peak = 9527.684 ; gain = 0.000 ; free physical = 8050 ; free virtual = 16504
# close_saif
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 9527.684 ; gain = 0.000 ; free physical = 8046 ; free virtual = 16503
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 9527.684 ; gain = 0.000 ; free physical = 8046 ; free virtual = 16503
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9527.684 ; gain = 0.000 ; free physical = 8070 ; free virtual = 16527
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 3076

Golden result --> 276

Failure


Obtained result --> 1981

Golden result --> 1589

Failure


Obtained result --> 1443

Golden result --> 1403

Failure


Obtained result --> 6836

Golden result --> 6516

Failure


Obtained result --> 15762

Golden result --> 8888

Failure


Obtained result --> 17494

Golden result --> 16118

Failure


Obtained result --> 23317

Golden result --> 18457

Failure


Obtained result --> 19357

Golden result --> 17597

Failure


Obtained result --> 12305

Golden result --> 20749

Failure


Obtained result --> 15745

Golden result --> 11393

Failure


Obtained result --> 8685

Golden result --> 14935

Failure


Obtained result --> 13162

Golden result --> 10042

Failure


Obtained result --> 14138

Golden result --> 10456

Failure


Obtained result --> 7475

Golden result --> 13687

Failure


Obtained result --> 12181

Golden result --> 7801

Failure


Obtained result --> 9811

Golden result --> 15731

Failure


Obtained result --> 14660

Golden result --> 11016

Failure


Obtained result --> 18354

Golden result --> 16948

Failure


Obtained result --> 18314

Golden result --> 17054

Failure


Obtained result --> 20145

Golden result --> 18385

Failure


$finish called at time : 3400 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
# close_saif
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 9530.684 ; gain = 3.000 ; free physical = 8038 ; free virtual = 16495
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 9530.684 ; gain = 3.000 ; free physical = 8038 ; free virtual = 16495
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 9530.684 ; gain = 0.000 ; free physical = 8063 ; free virtual = 16521
Command: launch_simulation -simset sim_1 -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9530.684 ; gain = 0.000 ; free physical = 8059 ; free virtual = 16517
Command: launch_simulation -simset sim_1 -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9530.684 ; gain = 0.000 ; free physical = 8064 ; free virtual = 16521
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9530.684 ; gain = 0.000 ; free physical = 8064 ; free virtual = 16521
Vivado Simulator 2020.2
Time resolution is 1 ps
Obtained result --> 5520

Golden result --> 276

Failure


Obtained result --> 4249

Golden result --> 1589

Failure


Obtained result --> 1403

Golden result --> 1403

Success


Obtained result --> 6516

Golden result --> 6516

Success


Obtained result --> 8888

Golden result --> 8888

Success


Obtained result --> 16118

Golden result --> 16118

Success


Obtained result --> 18457

Golden result --> 18457

Success


Obtained result --> 17597

Golden result --> 17597

Success


Obtained result --> 20749

Golden result --> 20749

Success


Obtained result --> 11393

Golden result --> 11393

Success


Obtained result --> 14935

Golden result --> 14935

Success


Obtained result --> 10042

Golden result --> 10042

Success


Obtained result --> 10456

Golden result --> 10456

Success


Obtained result --> 13687

Golden result --> 13687

Success


Obtained result --> 7801

Golden result --> 7801

Success


Obtained result --> 15731

Golden result --> 15731

Success


Obtained result --> 11016

Golden result --> 11016

Success


Obtained result --> 16948

Golden result --> 16948

Success


Obtained result --> 17054

Golden result --> 17054

Success


Obtained result --> 18385

Golden result --> 18385

Success


$finish called at time : 3340 ns : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
run: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:05 . Memory (MB): peak = 9530.684 ; gain = 0.000 ; free physical = 8032 ; free virtual = 16487
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 9530.684 ; gain = 0.000 ; free physical = 8030 ; free virtual = 16488
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 9530.684 ; gain = 0.000 ; free physical = 8030 ; free virtual = 16488
read_saif {/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif}
INFO: [Power 33-167] Parsing SAIF file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'fn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'fn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'fn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'fn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_valid' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_kill' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_ready' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_fn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_fn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_fn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_ready' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[16]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[17]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[18]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[19]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[20]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[21]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[22]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[23]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[24]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[25]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[26]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[27]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[28]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[29]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[30]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[31]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[16]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[17]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[18]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[19]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[20]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[21]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[22]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[23]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[24]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[25]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[26]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[27]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[28]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[29]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[30]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[31]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[16]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[17]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[18]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[19]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
INFO: [Common 17-14] Message 'Power 33-288' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net muldiv/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net sciepipelined/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
INFO: [Power 33-26] Design nets matched = 2826 of 2836
report_power -name {power_4}
Command: report_power -name power_4
99.647% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
export_ip_user_files -of_objects  [get_files /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_5.v] -no_script -reset -force -quiet
remove_files  /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_5.v
add_files -norecurse /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/SCIEPipelined_20.v
add_files: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:06 . Memory (MB): peak = 9530.684 ; gain = 0.000 ; free physical = 8031 ; free virtual = 16489
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_12
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 9530.684 ; gain = 0.000 ; free physical = 8045 ; free virtual = 16503
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 9576.719 ; gain = 46.035 ; free physical = 8016 ; free virtual = 16474
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 332

Golden result --> 276

Failure


Obtained result --> 2075

Golden result --> 1589

Failure


Obtained result --> 2307

Golden result --> 1403

Failure


Obtained result --> 6900

Golden result --> 6516

Failure


Obtained result --> 13541

Golden result --> 8888

Failure


Obtained result --> 17876

Golden result --> 16334

Failure


Obtained result --> 22513

Golden result --> 19791

Failure


Obtained result --> 19549

Golden result --> 19155

Failure


Obtained result --> 17237

Golden result --> 26206

Failure


Obtained result --> 13608

Golden result --> 21599

Failure


Obtained result --> 9823

Golden result --> 29917

Failure


Obtained result --> 13135

Golden result --> 31878

Failure


Obtained result --> 12082

Golden result --> 35209

Failure


Obtained result --> 11490

Golden result --> 39754

Failure


Obtained result --> 12272

Golden result --> 32209

Failure


Obtained result --> 12382

Golden result --> 37981

Failure


Obtained result --> 14010

Golden result --> 35398

Failure


Obtained result --> 18785

Golden result --> 43987

Failure


Obtained result --> 19730

Golden result --> 46868

Failure


Obtained result --> 18783

Golden result --> 54909

Failure


Obtained result --> 17580

Golden result --> 59508

Failure


Obtained result --> 18496

Golden result --> 61936

Failure


Obtained result --> 15998

Golden result --> 64884

Failure


Obtained result --> 14123

Golden result --> 60948

Failure


Obtained result --> 12218

Golden result --> 55907

Failure


Obtained result --> 8083

Golden result --> 56535

Failure


Obtained result --> 9355

Golden result --> 50106

Failure


Obtained result --> 10755

Golden result --> 50380

Failure


Obtained result --> 11644

Golden result --> 54300

Failure


Obtained result --> 9918

Golden result --> 47815

Failure


Obtained result --> 12747

Golden result --> 52275

Failure


Obtained result --> 14083

Golden result --> 46014

Failure


Obtained result --> 16626

Golden result --> 57731

Failure


Obtained result --> 15315

Golden result --> 51500

Failure


Obtained result --> 16829

Golden result --> 60911

Failure


Obtained result --> 17529

Golden result --> 57449

Failure


Obtained result --> 12755

Golden result --> 56236

Failure


Obtained result --> 8899

Golden result --> 50856

Failure


Obtained result --> 8253

Golden result --> 46384

Failure


Obtained result --> 5086

Golden result --> 47937

Failure


Obtained result --> 9232

Golden result --> 45674

Failure


Obtained result --> 16814

Golden result --> 44256

Failure


Obtained result --> 21526

Golden result --> 52226

Failure


Obtained result --> 21394

Golden result --> 50637

Failure


Obtained result --> 24352

Golden result --> 52792

Failure


Obtained result --> 24382

Golden result --> 53052

Failure


Obtained result --> 24285

Golden result --> 61869

Failure


Obtained result --> 19184

Golden result --> 57528

Failure


Obtained result --> 18473

Golden result --> 67234

Failure


Obtained result --> 13160

Golden result --> 63456

Failure


Obtained result --> 12081

Golden result --> 67249

Failure


Obtained result --> 11927

Golden result --> 56250

Failure


Obtained result --> 11175

Golden result --> 57950

Failure


Obtained result --> 9707

Golden result --> 52681

Failure


Obtained result --> 10002

Golden result --> 49753

Failure


Obtained result --> 10953

Golden result --> 48987

Failure


Obtained result --> 15159

Golden result --> 53881

Failure


Obtained result --> 19563

Golden result --> 62755

Failure


Obtained result --> 19078

Golden result --> 63240

Failure


Obtained result --> 16924

Golden result --> 67053

Failure


Obtained result --> 14640

Golden result --> 61589

Failure


Obtained result --> 9939

Golden result --> 59473

Failure


Obtained result --> 9094

Golden result --> 57290

Failure


Obtained result --> 8508

Golden result --> 53268

Failure


Obtained result --> 8487

Golden result --> 54478

Failure


Obtained result --> 10469

Golden result --> 49691

Failure


Obtained result --> 11365

Golden result --> 44606

Failure


Obtained result --> 15619

Golden result --> 48214

Failure


Obtained result --> 14251

Golden result --> 41820

Failure


Obtained result --> 14508

Golden result --> 49281

Failure


Obtained result --> 18858

Golden result --> 45340

Failure


Obtained result --> 18306

Golden result --> 54109

Failure


Obtained result --> 17293

Golden result --> 56199

Failure


Obtained result --> 16711

Golden result --> 56222

Failure


Obtained result --> 18863

Golden result --> 63305

Failure


Obtained result --> 14015

Golden result --> 53667

Failure


Obtained result --> 9739

Golden result --> 53892

Failure


Obtained result --> 13277

Golden result --> 45727

Failure


Obtained result --> 11297

Golden result --> 50896

Failure


Obtained result --> 8696

Golden result --> 50139

Failure


Obtained result --> 14214

Golden result --> 45209

Failure


Obtained result --> 17430

Golden result --> 54945

Failure


Obtained result --> 13995

Golden result --> 53343

Failure


Obtained result --> 15757

Golden result --> 53849

Failure


Obtained result --> 16110

Golden result --> 50722

Failure


Obtained result --> 14476

Golden result --> 59381

Failure


Obtained result --> 11433

Golden result --> 53920

Failure


Obtained result --> 10476

Golden result --> 52600

Failure


Obtained result --> 9894

Golden result --> 54928

Failure


Obtained result --> 7105

Golden result --> 52424

Failure


Obtained result --> 5310

Golden result --> 45069

Failure


Obtained result --> 6514

Golden result --> 42157

Failure


Obtained result --> 9969

Golden result --> 44458

Failure


Obtained result --> 16089

Golden result --> 46296

Failure


Obtained result --> 18244

Golden result --> 44158

Failure


Obtained result --> 22462

Golden result --> 50386

Failure


Obtained result --> 22306

Golden result --> 51225

Failure


Obtained result --> 22698

Golden result --> 57900

Failure


Obtained result --> 19780

Golden result --> 51275

Failure


Obtained result --> 14935

Golden result --> 58262

Failure


$finish called at time : 15 us : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
# close_saif
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 9576.719 ; gain = 46.035 ; free physical = 8000 ; free virtual = 16459
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 9576.719 ; gain = 46.035 ; free physical = 8000 ; free virtual = 16459
reset_run synth_1
launch_runs impl_1 -jobs 24
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sat Jul  9 00:35:06 2022] Launched synth_1...
Run output will be captured here: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.runs/synth_1/runme.log
[Sat Jul  9 00:35:06 2022] Launched impl_1...
Run output will be captured here: /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9576.719 ; gain = 0.000 ; free physical = 8142 ; free virtual = 16607
INFO: [Netlist 29-17] Analyzing 363 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 9576.719 ; gain = 0.000 ; free physical = 7990 ; free virtual = 16454
Restored from archive | CPU: 0.290000 secs | Memory: 6.407547 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.27 . Memory (MB): peak = 9576.719 ; gain = 0.000 ; free physical = 7990 ; free virtual = 16454
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 9576.719 ; gain = 0.000 ; free physical = 7942 ; free virtual = 16406
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEDecoder
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.SCIEDecoder
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 9576.719 ; gain = 0.000 ; free physical = 7952 ; free virtual = 16429
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 9633.297 ; gain = 56.578 ; free physical = 7914 ; free virtual = 16391
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 276

Golden result --> 276

Success


Obtained result --> 1589

Golden result --> 1589

Success


Obtained result --> 1403

Golden result --> 1403

Success


Obtained result --> 6516

Golden result --> 6516

Success


Obtained result --> 8888

Golden result --> 8888

Success


Obtained result --> 16334

Golden result --> 16334

Success


Obtained result --> 19791

Golden result --> 19791

Success


Obtained result --> 19155

Golden result --> 19155

Success


Obtained result --> 26206

Golden result --> 26206

Success


Obtained result --> 21599

Golden result --> 21599

Success


Obtained result --> 29917

Golden result --> 29917

Success


Obtained result --> 31878

Golden result --> 31878

Success


Obtained result --> 35209

Golden result --> 35209

Success


Obtained result --> 39754

Golden result --> 39754

Success


Obtained result --> 32209

Golden result --> 32209

Success


Obtained result --> 37981

Golden result --> 37981

Success


Obtained result --> 35398

Golden result --> 35398

Success


Obtained result --> 43987

Golden result --> 43987

Success


Obtained result --> 46868

Golden result --> 46868

Success


Obtained result --> 54909

Golden result --> 54909

Success


Obtained result --> 57438

Golden result --> 59508

Failure


Obtained result --> 60886

Golden result --> 61936

Failure


Obtained result --> 64884

Golden result --> 64884

Success


Obtained result --> 60948

Golden result --> 60948

Success


Obtained result --> 55907

Golden result --> 55907

Success


Obtained result --> 56535

Golden result --> 56535

Success


Obtained result --> 50106

Golden result --> 50106

Success


Obtained result --> 50380

Golden result --> 50380

Success


Obtained result --> 54300

Golden result --> 54300

Success


Obtained result --> 47815

Golden result --> 47815

Success


Obtained result --> 52275

Golden result --> 52275

Success


Obtained result --> 46014

Golden result --> 46014

Success


Obtained result --> 57731

Golden result --> 57731

Success


Obtained result --> 51500

Golden result --> 51500

Success


Obtained result --> 60911

Golden result --> 60911

Success


Obtained result --> 57449

Golden result --> 57449

Success


Obtained result --> 56236

Golden result --> 56236

Success


Obtained result --> 50856

Golden result --> 50856

Success


Obtained result --> 46384

Golden result --> 46384

Success


Obtained result --> 47937

Golden result --> 47937

Success


Obtained result --> 45674

Golden result --> 45674

Success


Obtained result --> 44256

Golden result --> 44256

Success


Obtained result --> 52226

Golden result --> 52226

Success


Obtained result --> 50637

Golden result --> 50637

Success


Obtained result --> 52792

Golden result --> 52792

Success


Obtained result --> 53052

Golden result --> 53052

Success


Obtained result --> 61869

Golden result --> 61869

Success


Obtained result --> 57528

Golden result --> 57528

Success


Obtained result --> 67234

Golden result --> 67234

Success


Obtained result --> 63456

Golden result --> 63456

Success


Obtained result --> 67249

Golden result --> 67249

Success


Obtained result --> 56250

Golden result --> 56250

Success


Obtained result --> 57950

Golden result --> 57950

Success


Obtained result --> 52681

Golden result --> 52681

Success


Obtained result --> 49753

Golden result --> 49753

Success


Obtained result --> 48987

Golden result --> 48987

Success


Obtained result --> 53881

Golden result --> 53881

Success


Obtained result --> 62755

Golden result --> 62755

Success


Obtained result --> 63240

Golden result --> 63240

Success


Obtained result --> 67053

Golden result --> 67053

Success


Obtained result --> 60692

Golden result --> 61589

Failure


Obtained result --> 59018

Golden result --> 59473

Failure


Obtained result --> 57290

Golden result --> 57290

Success


Obtained result --> 53268

Golden result --> 53268

Success


Obtained result --> 54478

Golden result --> 54478

Success


Obtained result --> 49691

Golden result --> 49691

Success


Obtained result --> 44606

Golden result --> 44606

Success


Obtained result --> 48214

Golden result --> 48214

Success


Obtained result --> 41820

Golden result --> 41820

Success


Obtained result --> 49281

Golden result --> 49281

Success


Obtained result --> 45340

Golden result --> 45340

Success


Obtained result --> 54109

Golden result --> 54109

Success


Obtained result --> 56199

Golden result --> 56199

Success


Obtained result --> 56222

Golden result --> 56222

Success


Obtained result --> 63305

Golden result --> 63305

Success


Obtained result --> 53667

Golden result --> 53667

Success


Obtained result --> 53892

Golden result --> 53892

Success


Obtained result --> 45727

Golden result --> 45727

Success


Obtained result --> 50896

Golden result --> 50896

Success


Obtained result --> 50139

Golden result --> 50139

Success


Obtained result --> 45209

Golden result --> 45209

Success


Obtained result --> 54945

Golden result --> 54945

Success


Obtained result --> 53343

Golden result --> 53343

Success


Obtained result --> 53849

Golden result --> 53849

Success


Obtained result --> 50722

Golden result --> 50722

Success


Obtained result --> 59381

Golden result --> 59381

Success


Obtained result --> 53920

Golden result --> 53920

Success


Obtained result --> 52600

Golden result --> 52600

Success


Obtained result --> 54928

Golden result --> 54928

Success


Obtained result --> 52424

Golden result --> 52424

Success


Obtained result --> 45069

Golden result --> 45069

Success


Obtained result --> 42157

Golden result --> 42157

Success


Obtained result --> 44458

Golden result --> 44458

Success


Obtained result --> 46296

Golden result --> 46296

Success


Obtained result --> 44158

Golden result --> 44158

Success


Obtained result --> 50386

Golden result --> 50386

Success


Obtained result --> 51225

Golden result --> 51225

Success


Obtained result --> 57900

Golden result --> 57900

Success


Obtained result --> 51275

Golden result --> 51275

Success


Obtained result --> 58262

Golden result --> 58262

Success


$finish called at time : 15 us : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
run: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:07 . Memory (MB): peak = 9633.297 ; gain = 0.000 ; free physical = 7907 ; free virtual = 16382
# close_saif
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 9633.297 ; gain = 56.578 ; free physical = 7904 ; free virtual = 16382
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 9633.297 ; gain = 56.578 ; free physical = 7904 ; free virtual = 16382
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEDecoder
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.SCIEDecoder
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 9633.297 ; gain = 0.000 ; free physical = 7943 ; free virtual = 16422
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 9633.297 ; gain = 0.000 ; free physical = 7943 ; free virtual = 16422
Vivado Simulator 2020.2
Time resolution is 1 ps
Obtained result --> 276

Golden result --> 276

Success


Obtained result --> 1589

Golden result --> 1589

Success


Obtained result --> 1403

Golden result --> 1403

Success


Obtained result --> 6516

Golden result --> 6516

Success


Obtained result --> 8888

Golden result --> 8888

Success


Obtained result --> 16334

Golden result --> 16334

Success


Obtained result --> 19791

Golden result --> 19791

Success


Obtained result --> 19155

Golden result --> 19155

Success


Obtained result --> 26206

Golden result --> 26206

Success


Obtained result --> 21599

Golden result --> 21599

Success


Obtained result --> 29917

Golden result --> 29917

Success


Obtained result --> 31878

Golden result --> 31878

Success


Obtained result --> 35209

Golden result --> 35209

Success


Obtained result --> 39754

Golden result --> 39754

Success


Obtained result --> 32209

Golden result --> 32209

Success


Obtained result --> 37981

Golden result --> 37981

Success


Obtained result --> 35398

Golden result --> 35398

Success


Obtained result --> 43987

Golden result --> 43987

Success


Obtained result --> 46868

Golden result --> 46868

Success


Obtained result --> 54909

Golden result --> 54909

Success


Obtained result --> 57438

Golden result --> 59508

Failure


Obtained result --> 60886

Golden result --> 61936

Failure


Obtained result --> 64884

Golden result --> 64884

Success


Obtained result --> 60948

Golden result --> 60948

Success


Obtained result --> 55907

Golden result --> 55907

Success


Obtained result --> 56535

Golden result --> 56535

Success


Obtained result --> 50106

Golden result --> 50106

Success


Obtained result --> 50380

Golden result --> 50380

Success


Obtained result --> 54300

Golden result --> 54300

Success


Obtained result --> 47815

Golden result --> 47815

Success


Obtained result --> 52275

Golden result --> 52275

Success


Obtained result --> 46014

Golden result --> 46014

Success


Obtained result --> 57731

Golden result --> 57731

Success


Obtained result --> 51500

Golden result --> 51500

Success


Obtained result --> 60911

Golden result --> 60911

Success


Obtained result --> 57449

Golden result --> 57449

Success


Obtained result --> 56236

Golden result --> 56236

Success


Obtained result --> 50856

Golden result --> 50856

Success


Obtained result --> 46384

Golden result --> 46384

Success


Obtained result --> 47937

Golden result --> 47937

Success


Obtained result --> 45674

Golden result --> 45674

Success


Obtained result --> 44256

Golden result --> 44256

Success


Obtained result --> 52226

Golden result --> 52226

Success


Obtained result --> 50637

Golden result --> 50637

Success


Obtained result --> 52792

Golden result --> 52792

Success


Obtained result --> 53052

Golden result --> 53052

Success


Obtained result --> 61869

Golden result --> 61869

Success


Obtained result --> 57528

Golden result --> 57528

Success


Obtained result --> 67234

Golden result --> 67234

Success


Obtained result --> 63456

Golden result --> 63456

Success


Obtained result --> 67249

Golden result --> 67249

Success


Obtained result --> 56250

Golden result --> 56250

Success


Obtained result --> 57950

Golden result --> 57950

Success


Obtained result --> 52681

Golden result --> 52681

Success


Obtained result --> 49753

Golden result --> 49753

Success


Obtained result --> 48987

Golden result --> 48987

Success


Obtained result --> 53881

Golden result --> 53881

Success


Obtained result --> 62755

Golden result --> 62755

Success


Obtained result --> 63240

Golden result --> 63240

Success


Obtained result --> 67053

Golden result --> 67053

Success


Obtained result --> 60692

Golden result --> 61589

Failure


Obtained result --> 59018

Golden result --> 59473

Failure


Obtained result --> 57290

Golden result --> 57290

Success


Obtained result --> 53268

Golden result --> 53268

Success


Obtained result --> 54478

Golden result --> 54478

Success


Obtained result --> 49691

Golden result --> 49691

Success


Obtained result --> 44606

Golden result --> 44606

Success


Obtained result --> 48214

Golden result --> 48214

Success


Obtained result --> 41820

Golden result --> 41820

Success


Obtained result --> 49281

Golden result --> 49281

Success


Obtained result --> 45340

Golden result --> 45340

Success


Obtained result --> 54109

Golden result --> 54109

Success


Obtained result --> 56199

Golden result --> 56199

Success


Obtained result --> 56222

Golden result --> 56222

Success


Obtained result --> 63305

Golden result --> 63305

Success


Obtained result --> 53667

Golden result --> 53667

Success


Obtained result --> 53892

Golden result --> 53892

Success


Obtained result --> 45727

Golden result --> 45727

Success


Obtained result --> 50896

Golden result --> 50896

Success


Obtained result --> 50139

Golden result --> 50139

Success


Obtained result --> 45209

Golden result --> 45209

Success


Obtained result --> 54945

Golden result --> 54945

Success


Obtained result --> 53343

Golden result --> 53343

Success


Obtained result --> 53849

Golden result --> 53849

Success


Obtained result --> 50722

Golden result --> 50722

Success


Obtained result --> 59381

Golden result --> 59381

Success


Obtained result --> 53920

Golden result --> 53920

Success


Obtained result --> 52600

Golden result --> 52600

Success


Obtained result --> 54928

Golden result --> 54928

Success


Obtained result --> 52424

Golden result --> 52424

Success


Obtained result --> 45069

Golden result --> 45069

Success


Obtained result --> 42157

Golden result --> 42157

Success


Obtained result --> 44458

Golden result --> 44458

Success


Obtained result --> 46296

Golden result --> 46296

Success


Obtained result --> 44158

Golden result --> 44158

Success


Obtained result --> 50386

Golden result --> 50386

Success


Obtained result --> 51225

Golden result --> 51225

Success


Obtained result --> 57900

Golden result --> 57900

Success


Obtained result --> 51275

Golden result --> 51275

Success


Obtained result --> 58262

Golden result --> 58262

Success


$finish called at time : 15 us : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 9633.297 ; gain = 0.000 ; free physical = 7892 ; free virtual = 16371
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 9633.297 ; gain = 0.000 ; free physical = 7892 ; free virtual = 16371
read_saif {/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif}
INFO: [Power 33-167] Parsing SAIF file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'fn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'fn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'fn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'fn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_valid' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_kill' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_ready' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_fn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_fn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_fn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_ready' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net '_logic_T_31__0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net '_shin_T_2' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[16]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[17]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[18]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[19]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[20]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[21]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[22]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[23]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[24]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[25]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[26]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[27]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[28]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[29]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[30]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[31]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[16]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[17]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[18]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[19]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[20]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[21]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[22]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[23]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[24]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[25]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[26]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[27]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[28]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[29]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[30]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[31]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[16]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[17]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
INFO: [Common 17-14] Message 'Power 33-288' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net muldiv/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net sciepipelined/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
INFO: [Power 33-26] Design nets matched = 6316 of 6729
report_power -name {power_1}
Command: report_power -name power_1
94% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
set_property top base_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_8
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'base_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj base_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEDecoder
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_impl xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_impl xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.SCIEDecoder
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.base_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 73. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot base_tb_func_impl
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 9633.297 ; gain = 0.000 ; free physical = 7897 ; free virtual = 16387
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "base_tb_func_impl -key {Post-Implementation:sim_1:Functional:base_tb} -tclbatch {base_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source base_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
ALU output -->          0

coeffs -> 69

data --> 4

Multiplier output -->        276



Obtained result --> 276

Golden result --> 276

Success


ALU output -->          1

coeffs -> 69

data --> 21

Multiplier output -->       1449



ALU output -->          0

coeffs -> 35

data --> 4

Multiplier output -->        140



Obtained result --> 1589

Golden result --> 1589

Success


ALU output -->          2

coeffs -> 69

data --> 4

Multiplier output -->        276



ALU output -->          1

coeffs -> 35

data --> 21

Multiplier output -->        735



ALU output -->          0

coeffs -> 98

data --> 4

Multiplier output -->        392



Obtained result --> 1403

Golden result --> 1403

Success


ALU output -->          3

coeffs -> 69

data --> 62

Multiplier output -->       4278



ALU output -->          2

coeffs -> 35

data --> 4

Multiplier output -->        140



ALU output -->          1

coeffs -> 98

data --> 21

Multiplier output -->       2058



ALU output -->          0

coeffs -> 10

data --> 4

Multiplier output -->         40



Obtained result --> 6516

Golden result --> 6516

Success


ALU output -->          4

coeffs -> 69

data --> 84

Multiplier output -->       5796



ALU output -->          3

coeffs -> 35

data --> 62

Multiplier output -->       2170



ALU output -->          2

coeffs -> 98

data --> 4

Multiplier output -->        392



ALU output -->          1

coeffs -> 10

data --> 21

Multiplier output -->        210



ALU output -->          0

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 8888

Golden result --> 8888

Success


ALU output -->          5

coeffs -> 69

data --> 78

Multiplier output -->       5382



ALU output -->          4

coeffs -> 35

data --> 84

Multiplier output -->       2940



ALU output -->          3

coeffs -> 98

data --> 62

Multiplier output -->       6076



ALU output -->          2

coeffs -> 10

data --> 4

Multiplier output -->         40



ALU output -->          1

coeffs -> 80

data --> 21

Multiplier output -->       1680



ALU output -->          0

coeffs -> 54

data --> 4

Multiplier output -->        216



Obtained result --> 16334

Golden result --> 16334

Success


ALU output -->          6

coeffs -> 69

data --> 95

Multiplier output -->       6555



ALU output -->          5

coeffs -> 35

data --> 78

Multiplier output -->       2730



ALU output -->          4

coeffs -> 98

data --> 84

Multiplier output -->       8232



ALU output -->          3

coeffs -> 10

data --> 62

Multiplier output -->        620



ALU output -->          2

coeffs -> 80

data --> 4

Multiplier output -->        320



ALU output -->          1

coeffs -> 54

data --> 21

Multiplier output -->       1134



ALU output -->          0

coeffs -> 50

data --> 4

Multiplier output -->        200



Obtained result --> 19791

Golden result --> 19791

Success


ALU output -->          7

coeffs -> 69

data --> 12

Multiplier output -->        828



ALU output -->          6

coeffs -> 35

data --> 95

Multiplier output -->       3325



ALU output -->          5

coeffs -> 98

data --> 78

Multiplier output -->       7644



ALU output -->          4

coeffs -> 10

data --> 84

Multiplier output -->        840



ALU output -->          3

coeffs -> 80

data --> 62

Multiplier output -->       4960



ALU output -->          2

coeffs -> 54

data --> 4

Multiplier output -->        216



ALU output -->          1

coeffs -> 50

data --> 21

Multiplier output -->       1050



ALU output -->          0

coeffs -> 73

data --> 4

Multiplier output -->        292



Obtained result --> 19155

Golden result --> 19155

Success


ALU output -->          8

coeffs -> 69

data --> 51

Multiplier output -->       3519



ALU output -->          7

coeffs -> 35

data --> 12

Multiplier output -->        420



ALU output -->          6

coeffs -> 98

data --> 95

Multiplier output -->       9310



ALU output -->          5

coeffs -> 10

data --> 78

Multiplier output -->        780



ALU output -->          4

coeffs -> 80

data --> 84

Multiplier output -->       6720



ALU output -->          3

coeffs -> 54

data --> 62

Multiplier output -->       3348



ALU output -->          2

coeffs -> 50

data --> 4

Multiplier output -->        200



ALU output -->          1

coeffs -> 73

data --> 21

Multiplier output -->       1533



ALU output -->          0

coeffs -> 94

data --> 4

Multiplier output -->        376



Obtained result --> 26206

Golden result --> 26206

Success


ALU output -->          9

coeffs -> 69

data --> 18

Multiplier output -->       1242



ALU output -->          8

coeffs -> 35

data --> 51

Multiplier output -->       1785



ALU output -->          7

coeffs -> 98

data --> 12

Multiplier output -->       1176



ALU output -->          6

coeffs -> 10

data --> 95

Multiplier output -->        950



ALU output -->          5

coeffs -> 80

data --> 78

Multiplier output -->       6240



ALU output -->          4

coeffs -> 54

data --> 84

Multiplier output -->       4536



ALU output -->          3

coeffs -> 50

data --> 62

Multiplier output -->       3100



ALU output -->          2

coeffs -> 73

data --> 4

Multiplier output -->        292



ALU output -->          1

coeffs -> 94

data --> 21

Multiplier output -->       1974



ALU output -->          0

coeffs -> 76

data --> 4

Multiplier output -->        304



Obtained result --> 21599

Golden result --> 21599

Success


ALU output -->         10

coeffs -> 69

data --> 23

Multiplier output -->       1587



ALU output -->          9

coeffs -> 35

data --> 18

Multiplier output -->        630



ALU output -->          8

coeffs -> 98

data --> 51

Multiplier output -->       4998



ALU output -->          7

coeffs -> 10

data --> 12

Multiplier output -->        120



ALU output -->          6

coeffs -> 80

data --> 95

Multiplier output -->       7600



ALU output -->          5

coeffs -> 54

data --> 78

Multiplier output -->       4212



ALU output -->          4

coeffs -> 50

data --> 84

Multiplier output -->       4200



ALU output -->          3

coeffs -> 73

data --> 62

Multiplier output -->       4526



ALU output -->          2

coeffs -> 94

data --> 4

Multiplier output -->        376



ALU output -->          1

coeffs -> 76

data --> 21

Multiplier output -->       1596



ALU output -->          0

coeffs -> 18

data --> 4

Multiplier output -->         72



Obtained result --> 29917

Golden result --> 29917

Success


ALU output -->         11

coeffs -> 69

data --> 87

Multiplier output -->       6003



ALU output -->         10

coeffs -> 35

data --> 23

Multiplier output -->        805



ALU output -->          9

coeffs -> 98

data --> 18

Multiplier output -->       1764



ALU output -->          8

coeffs -> 10

data --> 51

Multiplier output -->        510



ALU output -->          7

coeffs -> 80

data --> 12

Multiplier output -->        960



ALU output -->          6

coeffs -> 54

data --> 95

Multiplier output -->       5130



ALU output -->          5

coeffs -> 50

data --> 78

Multiplier output -->       3900



ALU output -->          4

coeffs -> 73

data --> 84

Multiplier output -->       6132



ALU output -->          3

coeffs -> 94

data --> 62

Multiplier output -->       5828



ALU output -->          2

coeffs -> 76

data --> 4

Multiplier output -->        304



ALU output -->          1

coeffs -> 18

data --> 21

Multiplier output -->        378



ALU output -->          0

coeffs -> 41

data --> 4

Multiplier output -->        164



Obtained result --> 31878

Golden result --> 31878

Success


ALU output -->         12

coeffs -> 69

data --> 13

Multiplier output -->        897



ALU output -->         11

coeffs -> 35

data --> 87

Multiplier output -->       3045



ALU output -->         10

coeffs -> 98

data --> 23

Multiplier output -->       2254



ALU output -->          9

coeffs -> 10

data --> 18

Multiplier output -->        180



ALU output -->          8

coeffs -> 80

data --> 51

Multiplier output -->       4080



ALU output -->          7

coeffs -> 54

data --> 12

Multiplier output -->        648



ALU output -->          6

coeffs -> 50

data --> 95

Multiplier output -->       4750



ALU output -->          5

coeffs -> 73

data --> 78

Multiplier output -->       5694



ALU output -->          4

coeffs -> 94

data --> 84

Multiplier output -->       7896



ALU output -->          3

coeffs -> 76

data --> 62

Multiplier output -->       4712



ALU output -->          2

coeffs -> 18

data --> 4

Multiplier output -->         72



ALU output -->          1

coeffs -> 41

data --> 21

Multiplier output -->        861



ALU output -->          0

coeffs -> 30

data --> 4

Multiplier output -->        120



Obtained result --> 35209

Golden result --> 35209

Success


ALU output -->         13

coeffs -> 69

data --> 44

Multiplier output -->       3036



ALU output -->         12

coeffs -> 35

data --> 13

Multiplier output -->        455



ALU output -->         11

coeffs -> 98

data --> 87

Multiplier output -->       8526



ALU output -->         10

coeffs -> 10

data --> 23

Multiplier output -->        230



ALU output -->          9

coeffs -> 80

data --> 18

Multiplier output -->       1440



ALU output -->          8

coeffs -> 54

data --> 51

Multiplier output -->       2754



ALU output -->          7

coeffs -> 50

data --> 12

Multiplier output -->        600



ALU output -->          6

coeffs -> 73

data --> 95

Multiplier output -->       6935



ALU output -->          5

coeffs -> 94

data --> 78

Multiplier output -->       7332



ALU output -->          4

coeffs -> 76

data --> 84

Multiplier output -->       6384



ALU output -->          3

coeffs -> 18

data --> 62

Multiplier output -->       1116



ALU output -->          2

coeffs -> 41

data --> 4

Multiplier output -->        164



ALU output -->          1

coeffs -> 30

data --> 21

Multiplier output -->        630



ALU output -->          0

coeffs -> 38

data --> 4

Multiplier output -->        152



Obtained result --> 39754

Golden result --> 39754

Success


ALU output -->         14

coeffs -> 69

data --> 33

Multiplier output -->       2277



ALU output -->         13

coeffs -> 35

data --> 44

Multiplier output -->       1540



ALU output -->         12

coeffs -> 98

data --> 13

Multiplier output -->       1274



ALU output -->         11

coeffs -> 10

data --> 87

Multiplier output -->        870



ALU output -->         10

coeffs -> 80

data --> 23

Multiplier output -->       1840



ALU output -->          9

coeffs -> 54

data --> 18

Multiplier output -->        972



ALU output -->          8

coeffs -> 50

data --> 51

Multiplier output -->       2550



ALU output -->          7

coeffs -> 73

data --> 12

Multiplier output -->        876



ALU output -->          6

coeffs -> 94

data --> 95

Multiplier output -->       8930



ALU output -->          5

coeffs -> 76

data --> 78

Multiplier output -->       5928



ALU output -->          4

coeffs -> 18

data --> 84

Multiplier output -->       1512



ALU output -->          3

coeffs -> 41

data --> 62

Multiplier output -->       2542



ALU output -->          2

coeffs -> 30

data --> 4

Multiplier output -->        120



ALU output -->          1

coeffs -> 38

data --> 21

Multiplier output -->        798



ALU output -->          0

coeffs -> 45

data --> 4

Multiplier output -->        180



Obtained result --> 32209

Golden result --> 32209

Success


ALU output -->         15

coeffs -> 69

data --> 46

Multiplier output -->       3174



ALU output -->         14

coeffs -> 35

data --> 33

Multiplier output -->       1155



ALU output -->         13

coeffs -> 98

data --> 44

Multiplier output -->       4312



ALU output -->         12

coeffs -> 10

data --> 13

Multiplier output -->        130



ALU output -->         11

coeffs -> 80

data --> 87

Multiplier output -->       6960



ALU output -->         10

coeffs -> 54

data --> 23

Multiplier output -->       1242



ALU output -->          9

coeffs -> 50

data --> 18

Multiplier output -->        900



ALU output -->          8

coeffs -> 73

data --> 51

Multiplier output -->       3723



ALU output -->          7

coeffs -> 94

data --> 12

Multiplier output -->       1128



ALU output -->          6

coeffs -> 76

data --> 95

Multiplier output -->       7220



ALU output -->          5

coeffs -> 18

data --> 78

Multiplier output -->       1404



ALU output -->          4

coeffs -> 41

data --> 84

Multiplier output -->       3444



ALU output -->          3

coeffs -> 30

data --> 62

Multiplier output -->       1860



ALU output -->          2

coeffs -> 38

data --> 4

Multiplier output -->        152



ALU output -->          1

coeffs -> 45

data --> 21

Multiplier output -->        945



ALU output -->          0

coeffs -> 58

data --> 4

Multiplier output -->        232



Obtained result --> 37981

Golden result --> 37981

Success


ALU output -->         16

coeffs -> 69

data --> 68

Multiplier output -->       4692



ALU output -->         15

coeffs -> 35

data --> 46

Multiplier output -->       1610



ALU output -->         14

coeffs -> 98

data --> 33

Multiplier output -->       3234



ALU output -->         13

coeffs -> 10

data --> 44

Multiplier output -->        440



ALU output -->         12

coeffs -> 80

data --> 13

Multiplier output -->       1040



ALU output -->         11

coeffs -> 54

data --> 87

Multiplier output -->       4698



ALU output -->         10

coeffs -> 50

data --> 23

Multiplier output -->       1150



ALU output -->          9

coeffs -> 73

data --> 18

Multiplier output -->       1314



ALU output -->          8

coeffs -> 94

data --> 51

Multiplier output -->       4794



ALU output -->          7

coeffs -> 76

data --> 12

Multiplier output -->        912



ALU output -->          6

coeffs -> 18

data --> 95

Multiplier output -->       1710



ALU output -->          5

coeffs -> 41

data --> 78

Multiplier output -->       3198



ALU output -->          4

coeffs -> 30

data --> 84

Multiplier output -->       2520



ALU output -->          3

coeffs -> 38

data --> 62

Multiplier output -->       2356



ALU output -->          2

coeffs -> 45

data --> 4

Multiplier output -->        180



ALU output -->          1

coeffs -> 58

data --> 21

Multiplier output -->       1218



ALU output -->          0

coeffs -> 83

data --> 4

Multiplier output -->        332



Obtained result --> 35398

Golden result --> 35398

Success


ALU output -->         17

coeffs -> 69

data --> 90

Multiplier output -->       6210



ALU output -->         16

coeffs -> 35

data --> 68

Multiplier output -->       2380



ALU output -->         15

coeffs -> 98

data --> 46

Multiplier output -->       4508



ALU output -->         14

coeffs -> 10

data --> 33

Multiplier output -->        330



ALU output -->         13

coeffs -> 80

data --> 44

Multiplier output -->       3520



ALU output -->         12

coeffs -> 54

data --> 13

Multiplier output -->        702



ALU output -->         11

coeffs -> 50

data --> 87

Multiplier output -->       4350



ALU output -->         10

coeffs -> 73

data --> 23

Multiplier output -->       1679



ALU output -->          9

coeffs -> 94

data --> 18

Multiplier output -->       1692



ALU output -->          8

coeffs -> 76

data --> 51

Multiplier output -->       3876



ALU output -->          7

coeffs -> 18

data --> 12

Multiplier output -->        216



ALU output -->          6

coeffs -> 41

data --> 95

Multiplier output -->       3895



ALU output -->          5

coeffs -> 30

data --> 78

Multiplier output -->       2340



ALU output -->          4

coeffs -> 38

data --> 84

Multiplier output -->       3192



ALU output -->          3

coeffs -> 45

data --> 62

Multiplier output -->       2790



ALU output -->          2

coeffs -> 58

data --> 4

Multiplier output -->        232



ALU output -->          1

coeffs -> 83

data --> 21

Multiplier output -->       1743



ALU output -->          0

coeffs -> 83

data --> 4

Multiplier output -->        332



Obtained result --> 43987

Golden result --> 43987

Success


ALU output -->         18

coeffs -> 69

data --> 60

Multiplier output -->       4140



ALU output -->         17

coeffs -> 35

data --> 90

Multiplier output -->       3150



ALU output -->         16

coeffs -> 98

data --> 68

Multiplier output -->       6664



ALU output -->         15

coeffs -> 10

data --> 46

Multiplier output -->        460



ALU output -->         14

coeffs -> 80

data --> 33

Multiplier output -->       2640



ALU output -->         13

coeffs -> 54

data --> 44

Multiplier output -->       2376



ALU output -->         12

coeffs -> 50

data --> 13

Multiplier output -->        650



ALU output -->         11

coeffs -> 73

data --> 87

Multiplier output -->       6351



ALU output -->         10

coeffs -> 94

data --> 23

Multiplier output -->       2162



ALU output -->          9

coeffs -> 76

data --> 18

Multiplier output -->       1368



ALU output -->          8

coeffs -> 18

data --> 51

Multiplier output -->        918



ALU output -->          7

coeffs -> 41

data --> 12

Multiplier output -->        492



ALU output -->          6

coeffs -> 30

data --> 95

Multiplier output -->       2850



ALU output -->          5

coeffs -> 38

data --> 78

Multiplier output -->       2964



ALU output -->          4

coeffs -> 45

data --> 84

Multiplier output -->       3780



ALU output -->          3

coeffs -> 58

data --> 62

Multiplier output -->       3596



ALU output -->          2

coeffs -> 83

data --> 4

Multiplier output -->        332



ALU output -->          1

coeffs -> 83

data --> 21

Multiplier output -->       1743



ALU output -->          0

coeffs -> 58

data --> 4

Multiplier output -->        232



Obtained result --> 46868

Golden result --> 46868

Success


ALU output -->         19

coeffs -> 69

data --> 45

Multiplier output -->       3105



ALU output -->         18

coeffs -> 35

data --> 60

Multiplier output -->       2100



ALU output -->         17

coeffs -> 98

data --> 90

Multiplier output -->       8820



ALU output -->         16

coeffs -> 10

data --> 68

Multiplier output -->        680



ALU output -->         15

coeffs -> 80

data --> 46

Multiplier output -->       3680



ALU output -->         14

coeffs -> 54

data --> 33

Multiplier output -->       1782



ALU output -->         13

coeffs -> 50

data --> 44

Multiplier output -->       2200



ALU output -->         12

coeffs -> 73

data --> 13

Multiplier output -->        949



ALU output -->         11

coeffs -> 94

data --> 87

Multiplier output -->       8178



ALU output -->         10

coeffs -> 76

data --> 23

Multiplier output -->       1748



ALU output -->          9

coeffs -> 18

data --> 18

Multiplier output -->        324



ALU output -->          8

coeffs -> 41

data --> 51

Multiplier output -->       2091



ALU output -->          7

coeffs -> 30

data --> 12

Multiplier output -->        360



ALU output -->          6

coeffs -> 38

data --> 95

Multiplier output -->       3610



ALU output -->          5

coeffs -> 45

data --> 78

Multiplier output -->       3510



ALU output -->          4

coeffs -> 58

data --> 84

Multiplier output -->       4872



ALU output -->          3

coeffs -> 83

data --> 62

Multiplier output -->       5146



ALU output -->          2

coeffs -> 83

data --> 4

Multiplier output -->        332



ALU output -->          1

coeffs -> 58

data --> 21

Multiplier output -->       1218



ALU output -->          0

coeffs -> 51

data --> 4

Multiplier output -->        204



Obtained result --> 54909

Golden result --> 54909

Success


ALU output -->         20

coeffs -> 69

data --> 75

Multiplier output -->       5175



ALU output -->         19

coeffs -> 35

data --> 45

Multiplier output -->       1575



ALU output -->         18

coeffs -> 98

data --> 60

Multiplier output -->       5880



ALU output -->         17

coeffs -> 10

data --> 90

Multiplier output -->        900



ALU output -->         16

coeffs -> 80

data --> 68

Multiplier output -->       5440



ALU output -->         15

coeffs -> 54

data --> 46

Multiplier output -->       2484



ALU output -->         14

coeffs -> 50

data --> 33

Multiplier output -->       1650



ALU output -->         13

coeffs -> 73

data --> 44

Multiplier output -->       3212



ALU output -->         12

coeffs -> 94

data --> 13

Multiplier output -->       1222



ALU output -->         11

coeffs -> 76

data --> 87

Multiplier output -->       6612



ALU output -->         10

coeffs -> 18

data --> 23

Multiplier output -->        414



ALU output -->          9

coeffs -> 41

data --> 18

Multiplier output -->        738



ALU output -->          8

coeffs -> 30

data --> 51

Multiplier output -->       1530



ALU output -->          7

coeffs -> 38

data --> 12

Multiplier output -->        456



ALU output -->          6

coeffs -> 45

data --> 95

Multiplier output -->       4275



ALU output -->          5

coeffs -> 58

data --> 78

Multiplier output -->       4524



ALU output -->          4

coeffs -> 83

data --> 84

Multiplier output -->       6972



ALU output -->          3

coeffs -> 83

data --> 62

Multiplier output -->       5146



ALU output -->          2

coeffs -> 58

data --> 4

Multiplier output -->        232



ALU output -->          1

coeffs -> 51

data --> 21

Multiplier output -->       1071



Obtained result --> 59508

Golden result --> 59508

Success


ALU output -->         21

coeffs -> 69

data --> 77

Multiplier output -->       5313



ALU output -->         20

coeffs -> 35

data --> 75

Multiplier output -->       2625



ALU output -->         19

coeffs -> 98

data --> 45

Multiplier output -->       4410



ALU output -->         18

coeffs -> 10

data --> 60

Multiplier output -->        600



ALU output -->         17

coeffs -> 80

data --> 90

Multiplier output -->       7200



ALU output -->         16

coeffs -> 54

data --> 68

Multiplier output -->       3672



ALU output -->         15

coeffs -> 50

data --> 46

Multiplier output -->       2300



ALU output -->         14

coeffs -> 73

data --> 33

Multiplier output -->       2409



ALU output -->         13

coeffs -> 94

data --> 44

Multiplier output -->       4136



ALU output -->         12

coeffs -> 76

data --> 13

Multiplier output -->        988



ALU output -->         11

coeffs -> 18

data --> 87

Multiplier output -->       1566



ALU output -->         10

coeffs -> 41

data --> 23

Multiplier output -->        943



ALU output -->          9

coeffs -> 30

data --> 18

Multiplier output -->        540



ALU output -->          8

coeffs -> 38

data --> 51

Multiplier output -->       1938



ALU output -->          7

coeffs -> 45

data --> 12

Multiplier output -->        540



ALU output -->          6

coeffs -> 58

data --> 95

Multiplier output -->       5510



ALU output -->          5

coeffs -> 83

data --> 78

Multiplier output -->       6474



ALU output -->          4

coeffs -> 83

data --> 84

Multiplier output -->       6972



ALU output -->          3

coeffs -> 58

data --> 62

Multiplier output -->       3596



ALU output -->          2

coeffs -> 51

data --> 4

Multiplier output -->        204



Obtained result --> 61936

Golden result --> 61936

Success


ALU output -->         22

coeffs -> 69

data --> 14

Multiplier output -->        966



ALU output -->         21

coeffs -> 35

data --> 77

Multiplier output -->       2695



ALU output -->         20

coeffs -> 98

data --> 75

Multiplier output -->       7350



ALU output -->         19

coeffs -> 10

data --> 45

Multiplier output -->        450



ALU output -->         18

coeffs -> 80

data --> 60

Multiplier output -->       4800



ALU output -->         17

coeffs -> 54

data --> 90

Multiplier output -->       4860



ALU output -->         16

coeffs -> 50

data --> 68

Multiplier output -->       3400



ALU output -->         15

coeffs -> 73

data --> 46

Multiplier output -->       3358



ALU output -->         14

coeffs -> 94

data --> 33

Multiplier output -->       3102



ALU output -->         13

coeffs -> 76

data --> 44

Multiplier output -->       3344



ALU output -->         12

coeffs -> 18

data --> 13

Multiplier output -->        234



ALU output -->         11

coeffs -> 41

data --> 87

Multiplier output -->       3567



ALU output -->         10

coeffs -> 30

data --> 23

Multiplier output -->        690



ALU output -->          9

coeffs -> 38

data --> 18

Multiplier output -->        684



ALU output -->          8

coeffs -> 45

data --> 51

Multiplier output -->       2295



ALU output -->          7

coeffs -> 58

data --> 12

Multiplier output -->        696



ALU output -->          6

coeffs -> 83

data --> 95

Multiplier output -->       7885



ALU output -->          5

coeffs -> 83

data --> 78

Multiplier output -->       6474



ALU output -->          4

coeffs -> 58

data --> 84

Multiplier output -->       4872



ALU output -->          3

coeffs -> 51

data --> 62

Multiplier output -->       3162



Obtained result --> 64884

Golden result --> 64884

Success


ALU output -->         23

coeffs -> 69

data --> 40

Multiplier output -->       2760



ALU output -->         22

coeffs -> 35

data --> 14

Multiplier output -->        490



ALU output -->         21

coeffs -> 98

data --> 77

Multiplier output -->       7546



ALU output -->         20

coeffs -> 10

data --> 75

Multiplier output -->        750



ALU output -->         19

coeffs -> 80

data --> 45

Multiplier output -->       3600



ALU output -->         18

coeffs -> 54

data --> 60

Multiplier output -->       3240



ALU output -->         17

coeffs -> 50

data --> 90

Multiplier output -->       4500



ALU output -->         16

coeffs -> 73

data --> 68

Multiplier output -->       4964



ALU output -->         15

coeffs -> 94

data --> 46

Multiplier output -->       4324



ALU output -->         14

coeffs -> 76

data --> 33

Multiplier output -->       2508



ALU output -->         13

coeffs -> 18

data --> 44

Multiplier output -->        792



ALU output -->         12

coeffs -> 41

data --> 13

Multiplier output -->        533



ALU output -->         11

coeffs -> 30

data --> 87

Multiplier output -->       2610



ALU output -->         10

coeffs -> 38

data --> 23

Multiplier output -->        874



ALU output -->          9

coeffs -> 45

data --> 18

Multiplier output -->        810



ALU output -->          8

coeffs -> 58

data --> 51

Multiplier output -->       2958



ALU output -->          7

coeffs -> 83

data --> 12

Multiplier output -->        996



ALU output -->          6

coeffs -> 83

data --> 95

Multiplier output -->       7885



ALU output -->          5

coeffs -> 58

data --> 78

Multiplier output -->       4524



ALU output -->          4

coeffs -> 51

data --> 84

Multiplier output -->       4284



Obtained result --> 60948

Golden result --> 60948

Success


ALU output -->         24

coeffs -> 69

data --> 23

Multiplier output -->       1587



ALU output -->         23

coeffs -> 35

data --> 40

Multiplier output -->       1400



ALU output -->         22

coeffs -> 98

data --> 14

Multiplier output -->       1372



ALU output -->         21

coeffs -> 10

data --> 77

Multiplier output -->        770



ALU output -->         20

coeffs -> 80

data --> 75

Multiplier output -->       6000



ALU output -->         19

coeffs -> 54

data --> 45

Multiplier output -->       2430



ALU output -->         18

coeffs -> 50

data --> 60

Multiplier output -->       3000



ALU output -->         17

coeffs -> 73

data --> 90

Multiplier output -->       6570



ALU output -->         16

coeffs -> 94

data --> 68

Multiplier output -->       6392



ALU output -->         15

coeffs -> 76

data --> 46

Multiplier output -->       3496



ALU output -->         14

coeffs -> 18

data --> 33

Multiplier output -->        594



ALU output -->         13

coeffs -> 41

data --> 44

Multiplier output -->       1804



ALU output -->         12

coeffs -> 30

data --> 13

Multiplier output -->        390



ALU output -->         11

coeffs -> 38

data --> 87

Multiplier output -->       3306



ALU output -->         10

coeffs -> 45

data --> 23

Multiplier output -->       1035



ALU output -->          9

coeffs -> 58

data --> 18

Multiplier output -->       1044



ALU output -->          8

coeffs -> 83

data --> 51

Multiplier output -->       4233



ALU output -->          7

coeffs -> 83

data --> 12

Multiplier output -->        996



ALU output -->          6

coeffs -> 58

data --> 95

Multiplier output -->       5510



ALU output -->          5

coeffs -> 51

data --> 78

Multiplier output -->       3978



Obtained result --> 55907

Golden result --> 55907

Success


ALU output -->         25

coeffs -> 69

data --> 10

Multiplier output -->        690



ALU output -->         24

coeffs -> 35

data --> 23

Multiplier output -->        805



ALU output -->         23

coeffs -> 98

data --> 40

Multiplier output -->       3920



ALU output -->         22

coeffs -> 10

data --> 14

Multiplier output -->        140



ALU output -->         21

coeffs -> 80

data --> 77

Multiplier output -->       6160



ALU output -->         20

coeffs -> 54

data --> 75

Multiplier output -->       4050



ALU output -->         19

coeffs -> 50

data --> 45

Multiplier output -->       2250



ALU output -->         18

coeffs -> 73

data --> 60

Multiplier output -->       4380



ALU output -->         17

coeffs -> 94

data --> 90

Multiplier output -->       8460



ALU output -->         16

coeffs -> 76

data --> 68

Multiplier output -->       5168



ALU output -->         15

coeffs -> 18

data --> 46

Multiplier output -->        828



ALU output -->         14

coeffs -> 41

data --> 33

Multiplier output -->       1353



ALU output -->         13

coeffs -> 30

data --> 44

Multiplier output -->       1320



ALU output -->         12

coeffs -> 38

data --> 13

Multiplier output -->        494



ALU output -->         11

coeffs -> 45

data --> 87

Multiplier output -->       3915



ALU output -->         10

coeffs -> 58

data --> 23

Multiplier output -->       1334



ALU output -->          9

coeffs -> 83

data --> 18

Multiplier output -->       1494



ALU output -->          8

coeffs -> 83

data --> 51

Multiplier output -->       4233



ALU output -->          7

coeffs -> 58

data --> 12

Multiplier output -->        696



ALU output -->          6

coeffs -> 51

data --> 95

Multiplier output -->       4845



Obtained result --> 56535

Golden result --> 56535

Success


ALU output -->         26

coeffs -> 69

data --> 57

Multiplier output -->       3933



ALU output -->         25

coeffs -> 35

data --> 10

Multiplier output -->        350



ALU output -->         24

coeffs -> 98

data --> 23

Multiplier output -->       2254



ALU output -->         23

coeffs -> 10

data --> 40

Multiplier output -->        400



ALU output -->         22

coeffs -> 80

data --> 14

Multiplier output -->       1120



ALU output -->         21

coeffs -> 54

data --> 77

Multiplier output -->       4158



ALU output -->         20

coeffs -> 50

data --> 75

Multiplier output -->       3750



ALU output -->         19

coeffs -> 73

data --> 45

Multiplier output -->       3285



ALU output -->         18

coeffs -> 94

data --> 60

Multiplier output -->       5640



ALU output -->         17

coeffs -> 76

data --> 90

Multiplier output -->       6840



ALU output -->         16

coeffs -> 18

data --> 68

Multiplier output -->       1224



ALU output -->         15

coeffs -> 41

data --> 46

Multiplier output -->       1886



ALU output -->         14

coeffs -> 30

data --> 33

Multiplier output -->        990



ALU output -->         13

coeffs -> 38

data --> 44

Multiplier output -->       1672



ALU output -->         12

coeffs -> 45

data --> 13

Multiplier output -->        585



ALU output -->         11

coeffs -> 58

data --> 87

Multiplier output -->       5046



ALU output -->         10

coeffs -> 83

data --> 23

Multiplier output -->       1909



ALU output -->          9

coeffs -> 83

data --> 18

Multiplier output -->       1494



ALU output -->          8

coeffs -> 58

data --> 51

Multiplier output -->       2958



ALU output -->          7

coeffs -> 51

data --> 12

Multiplier output -->        612



Obtained result --> 50106

Golden result --> 50106

Success


ALU output -->         27

coeffs -> 69

data --> 37

Multiplier output -->       2553



ALU output -->         26

coeffs -> 35

data --> 57

Multiplier output -->       1995



ALU output -->         25

coeffs -> 98

data --> 10

Multiplier output -->        980



ALU output -->         24

coeffs -> 10

data --> 23

Multiplier output -->        230



ALU output -->         23

coeffs -> 80

data --> 40

Multiplier output -->       3200



ALU output -->         22

coeffs -> 54

data --> 14

Multiplier output -->        756



ALU output -->         21

coeffs -> 50

data --> 77

Multiplier output -->       3850



ALU output -->         20

coeffs -> 73

data --> 75

Multiplier output -->       5475



ALU output -->         19

coeffs -> 94

data --> 45

Multiplier output -->       4230



ALU output -->         18

coeffs -> 76

data --> 60

Multiplier output -->       4560



ALU output -->         17

coeffs -> 18

data --> 90

Multiplier output -->       1620



ALU output -->         16

coeffs -> 41

data --> 68

Multiplier output -->       2788



ALU output -->         15

coeffs -> 30

data --> 46

Multiplier output -->       1380



ALU output -->         14

coeffs -> 38

data --> 33

Multiplier output -->       1254



ALU output -->         13

coeffs -> 45

data --> 44

Multiplier output -->       1980



ALU output -->         12

coeffs -> 58

data --> 13

Multiplier output -->        754



ALU output -->         11

coeffs -> 83

data --> 87

Multiplier output -->       7221



ALU output -->         10

coeffs -> 83

data --> 23

Multiplier output -->       1909



ALU output -->          9

coeffs -> 58

data --> 18

Multiplier output -->       1044



ALU output -->          8

coeffs -> 51

data --> 51

Multiplier output -->       2601



Obtained result --> 50380

Golden result --> 50380

Success


ALU output -->         28

coeffs -> 69

data --> 49

Multiplier output -->       3381



ALU output -->         27

coeffs -> 35

data --> 37

Multiplier output -->       1295



ALU output -->         26

coeffs -> 98

data --> 57

Multiplier output -->       5586



ALU output -->         25

coeffs -> 10

data --> 10

Multiplier output -->        100



ALU output -->         24

coeffs -> 80

data --> 23

Multiplier output -->       1840



ALU output -->         23

coeffs -> 54

data --> 40

Multiplier output -->       2160



ALU output -->         22

coeffs -> 50

data --> 14

Multiplier output -->        700



ALU output -->         21

coeffs -> 73

data --> 77

Multiplier output -->       5621



ALU output -->         20

coeffs -> 94

data --> 75

Multiplier output -->       7050



ALU output -->         19

coeffs -> 76

data --> 45

Multiplier output -->       3420



ALU output -->         18

coeffs -> 18

data --> 60

Multiplier output -->       1080



ALU output -->         17

coeffs -> 41

data --> 90

Multiplier output -->       3690



ALU output -->         16

coeffs -> 30

data --> 68

Multiplier output -->       2040



ALU output -->         15

coeffs -> 38

data --> 46

Multiplier output -->       1748



ALU output -->         14

coeffs -> 45

data --> 33

Multiplier output -->       1485



ALU output -->         13

coeffs -> 58

data --> 44

Multiplier output -->       2552



ALU output -->         12

coeffs -> 83

data --> 13

Multiplier output -->       1079



ALU output -->         11

coeffs -> 83

data --> 87

Multiplier output -->       7221



ALU output -->         10

coeffs -> 58

data --> 23

Multiplier output -->       1334



ALU output -->          9

coeffs -> 51

data --> 18

Multiplier output -->        918



Obtained result --> 54300

Golden result --> 54300

Success


ALU output -->         29

coeffs -> 69

data --> 6

Multiplier output -->        414



ALU output -->         28

coeffs -> 35

data --> 49

Multiplier output -->       1715



ALU output -->         27

coeffs -> 98

data --> 37

Multiplier output -->       3626



ALU output -->         26

coeffs -> 10

data --> 57

Multiplier output -->        570



ALU output -->         25

coeffs -> 80

data --> 10

Multiplier output -->        800



ALU output -->         24

coeffs -> 54

data --> 23

Multiplier output -->       1242



ALU output -->         23

coeffs -> 50

data --> 40

Multiplier output -->       2000



ALU output -->         22

coeffs -> 73

data --> 14

Multiplier output -->       1022



ALU output -->         21

coeffs -> 94

data --> 77

Multiplier output -->       7238



ALU output -->         20

coeffs -> 76

data --> 75

Multiplier output -->       5700



ALU output -->         19

coeffs -> 18

data --> 45

Multiplier output -->        810



ALU output -->         18

coeffs -> 41

data --> 60

Multiplier output -->       2460



ALU output -->         17

coeffs -> 30

data --> 90

Multiplier output -->       2700



ALU output -->         16

coeffs -> 38

data --> 68

Multiplier output -->       2584



ALU output -->         15

coeffs -> 45

data --> 46

Multiplier output -->       2070



ALU output -->         14

coeffs -> 58

data --> 33

Multiplier output -->       1914



ALU output -->         13

coeffs -> 83

data --> 44

Multiplier output -->       3652



ALU output -->         12

coeffs -> 83

data --> 13

Multiplier output -->       1079



ALU output -->         11

coeffs -> 58

data --> 87

Multiplier output -->       5046



ALU output -->         10

coeffs -> 51

data --> 23

Multiplier output -->       1173



Obtained result --> 47815

Golden result --> 47815

Success


ALU output -->         30

coeffs -> 69

data --> 70

Multiplier output -->       4830



ALU output -->         29

coeffs -> 35

data --> 6

Multiplier output -->        210



ALU output -->         28

coeffs -> 98

data --> 49

Multiplier output -->       4802



ALU output -->         27

coeffs -> 10

data --> 37

Multiplier output -->        370



ALU output -->         26

coeffs -> 80

data --> 57

Multiplier output -->       4560



ALU output -->         25

coeffs -> 54

data --> 10

Multiplier output -->        540



ALU output -->         24

coeffs -> 50

data --> 23

Multiplier output -->       1150



ALU output -->         23

coeffs -> 73

data --> 40

Multiplier output -->       2920



ALU output -->         22

coeffs -> 94

data --> 14

Multiplier output -->       1316



ALU output -->         21

coeffs -> 76

data --> 77

Multiplier output -->       5852



ALU output -->         20

coeffs -> 18

data --> 75

Multiplier output -->       1350



ALU output -->         19

coeffs -> 41

data --> 45

Multiplier output -->       1845



ALU output -->         18

coeffs -> 30

data --> 60

Multiplier output -->       1800



ALU output -->         17

coeffs -> 38

data --> 90

Multiplier output -->       3420



ALU output -->         16

coeffs -> 45

data --> 68

Multiplier output -->       3060



ALU output -->         15

coeffs -> 58

data --> 46

Multiplier output -->       2668



ALU output -->         14

coeffs -> 83

data --> 33

Multiplier output -->       2739



ALU output -->         13

coeffs -> 83

data --> 44

Multiplier output -->       3652



ALU output -->         12

coeffs -> 58

data --> 13

Multiplier output -->        754



ALU output -->         11

coeffs -> 51

data --> 87

Multiplier output -->       4437



Obtained result --> 52275

Golden result --> 52275

Success


ALU output -->         31

coeffs -> 69

data --> 52

Multiplier output -->       3588



ALU output -->         30

coeffs -> 35

data --> 70

Multiplier output -->       2450



ALU output -->         29

coeffs -> 98

data --> 6

Multiplier output -->        588



ALU output -->         28

coeffs -> 10

data --> 49

Multiplier output -->        490



ALU output -->         27

coeffs -> 80

data --> 37

Multiplier output -->       2960



ALU output -->         26

coeffs -> 54

data --> 57

Multiplier output -->       3078



ALU output -->         25

coeffs -> 50

data --> 10

Multiplier output -->        500



ALU output -->         24

coeffs -> 73

data --> 23

Multiplier output -->       1679



ALU output -->         23

coeffs -> 94

data --> 40

Multiplier output -->       3760



ALU output -->         22

coeffs -> 76

data --> 14

Multiplier output -->       1064



ALU output -->         21

coeffs -> 18

data --> 77

Multiplier output -->       1386



ALU output -->         20

coeffs -> 41

data --> 75

Multiplier output -->       3075



ALU output -->         19

coeffs -> 30

data --> 45

Multiplier output -->       1350



ALU output -->         18

coeffs -> 38

data --> 60

Multiplier output -->       2280



ALU output -->         17

coeffs -> 45

data --> 90

Multiplier output -->       4050



ALU output -->         16

coeffs -> 58

data --> 68

Multiplier output -->       3944



ALU output -->         15

coeffs -> 83

data --> 46

Multiplier output -->       3818



ALU output -->         14

coeffs -> 83

data --> 33

Multiplier output -->       2739



ALU output -->         13

coeffs -> 58

data --> 44

Multiplier output -->       2552



ALU output -->         12

coeffs -> 51

data --> 13

Multiplier output -->        663



Obtained result --> 46014

Golden result --> 46014

Success


ALU output -->         32

coeffs -> 69

data --> 78

Multiplier output -->       5382



ALU output -->         31

coeffs -> 35

data --> 52

Multiplier output -->       1820



ALU output -->         30

coeffs -> 98

data --> 70

Multiplier output -->       6860



ALU output -->         29

coeffs -> 10

data --> 6

Multiplier output -->         60



ALU output -->         28

coeffs -> 80

data --> 49

Multiplier output -->       3920



ALU output -->         27

coeffs -> 54

data --> 37

Multiplier output -->       1998



ALU output -->         26

coeffs -> 50

data --> 57

Multiplier output -->       2850



ALU output -->         25

coeffs -> 73

data --> 10

Multiplier output -->        730



ALU output -->         24

coeffs -> 94

data --> 23

Multiplier output -->       2162



ALU output -->         23

coeffs -> 76

data --> 40

Multiplier output -->       3040



ALU output -->         22

coeffs -> 18

data --> 14

Multiplier output -->        252



ALU output -->         21

coeffs -> 41

data --> 77

Multiplier output -->       3157



ALU output -->         20

coeffs -> 30

data --> 75

Multiplier output -->       2250



ALU output -->         19

coeffs -> 38

data --> 45

Multiplier output -->       1710



ALU output -->         18

coeffs -> 45

data --> 60

Multiplier output -->       2700



ALU output -->         17

coeffs -> 58

data --> 90

Multiplier output -->       5220



ALU output -->         16

coeffs -> 83

data --> 68

Multiplier output -->       5644



ALU output -->         15

coeffs -> 83

data --> 46

Multiplier output -->       3818



ALU output -->         14

coeffs -> 58

data --> 33

Multiplier output -->       1914



ALU output -->         13

coeffs -> 51

data --> 44

Multiplier output -->       2244



Obtained result --> 57731

Golden result --> 57731

Success


ALU output -->         33

coeffs -> 69

data --> 25

Multiplier output -->       1725



ALU output -->         32

coeffs -> 35

data --> 78

Multiplier output -->       2730



ALU output -->         31

coeffs -> 98

data --> 52

Multiplier output -->       5096



ALU output -->         30

coeffs -> 10

data --> 70

Multiplier output -->        700



ALU output -->         29

coeffs -> 80

data --> 6

Multiplier output -->        480



ALU output -->         28

coeffs -> 54

data --> 49

Multiplier output -->       2646



ALU output -->         27

coeffs -> 50

data --> 37

Multiplier output -->       1850



ALU output -->         26

coeffs -> 73

data --> 57

Multiplier output -->       4161



ALU output -->         25

coeffs -> 94

data --> 10

Multiplier output -->        940



ALU output -->         24

coeffs -> 76

data --> 23

Multiplier output -->       1748



ALU output -->         23

coeffs -> 18

data --> 40

Multiplier output -->        720



ALU output -->         22

coeffs -> 41

data --> 14

Multiplier output -->        574



ALU output -->         21

coeffs -> 30

data --> 77

Multiplier output -->       2310



ALU output -->         20

coeffs -> 38

data --> 75

Multiplier output -->       2850



ALU output -->         19

coeffs -> 45

data --> 45

Multiplier output -->       2025



ALU output -->         18

coeffs -> 58

data --> 60

Multiplier output -->       3480



ALU output -->         17

coeffs -> 83

data --> 90

Multiplier output -->       7470



ALU output -->         16

coeffs -> 83

data --> 68

Multiplier output -->       5644



ALU output -->         15

coeffs -> 58

data --> 46

Multiplier output -->       2668



ALU output -->         14

coeffs -> 51

data --> 33

Multiplier output -->       1683



Obtained result --> 51500

Golden result --> 51500

Success


ALU output -->         34

coeffs -> 69

data --> 66

Multiplier output -->       4554



ALU output -->         33

coeffs -> 35

data --> 25

Multiplier output -->        875



ALU output -->         32

coeffs -> 98

data --> 78

Multiplier output -->       7644



ALU output -->         31

coeffs -> 10

data --> 52

Multiplier output -->        520



ALU output -->         30

coeffs -> 80

data --> 70

Multiplier output -->       5600



ALU output -->         29

coeffs -> 54

data --> 6

Multiplier output -->        324



ALU output -->         28

coeffs -> 50

data --> 49

Multiplier output -->       2450



ALU output -->         27

coeffs -> 73

data --> 37

Multiplier output -->       2701



ALU output -->         26

coeffs -> 94

data --> 57

Multiplier output -->       5358



ALU output -->         25

coeffs -> 76

data --> 10

Multiplier output -->        760



ALU output -->         24

coeffs -> 18

data --> 23

Multiplier output -->        414



ALU output -->         23

coeffs -> 41

data --> 40

Multiplier output -->       1640



ALU output -->         22

coeffs -> 30

data --> 14

Multiplier output -->        420



ALU output -->         21

coeffs -> 38

data --> 77

Multiplier output -->       2926



ALU output -->         20

coeffs -> 45

data --> 75

Multiplier output -->       3375



ALU output -->         19

coeffs -> 58

data --> 45

Multiplier output -->       2610



ALU output -->         18

coeffs -> 83

data --> 60

Multiplier output -->       4980



ALU output -->         17

coeffs -> 83

data --> 90

Multiplier output -->       7470



ALU output -->         16

coeffs -> 58

data --> 68

Multiplier output -->       3944



ALU output -->         15

coeffs -> 51

data --> 46

Multiplier output -->       2346



Obtained result --> 60911

Golden result --> 60911

Success


ALU output -->         35

coeffs -> 69

data --> 61

Multiplier output -->       4209



ALU output -->         34

coeffs -> 35

data --> 66

Multiplier output -->       2310



ALU output -->         33

coeffs -> 98

data --> 25

Multiplier output -->       2450



ALU output -->         32

coeffs -> 10

data --> 78

Multiplier output -->        780



ALU output -->         31

coeffs -> 80

data --> 52

Multiplier output -->       4160



ALU output -->         30

coeffs -> 54

data --> 70

Multiplier output -->       3780



ALU output -->         29

coeffs -> 50

data --> 6

Multiplier output -->        300



ALU output -->         28

coeffs -> 73

data --> 49

Multiplier output -->       3577



ALU output -->         27

coeffs -> 94

data --> 37

Multiplier output -->       3478



ALU output -->         26

coeffs -> 76

data --> 57

Multiplier output -->       4332



ALU output -->         25

coeffs -> 18

data --> 10

Multiplier output -->        180



ALU output -->         24

coeffs -> 41

data --> 23

Multiplier output -->        943



ALU output -->         23

coeffs -> 30

data --> 40

Multiplier output -->       1200



ALU output -->         22

coeffs -> 38

data --> 14

Multiplier output -->        532



ALU output -->         21

coeffs -> 45

data --> 77

Multiplier output -->       3465



ALU output -->         20

coeffs -> 58

data --> 75

Multiplier output -->       4350



ALU output -->         19

coeffs -> 83

data --> 45

Multiplier output -->       3735



ALU output -->         18

coeffs -> 83

data --> 60

Multiplier output -->       4980



ALU output -->         17

coeffs -> 58

data --> 90

Multiplier output -->       5220



ALU output -->         16

coeffs -> 51

data --> 68

Multiplier output -->       3468



Obtained result --> 57449

Golden result --> 57449

Success


ALU output -->         36

coeffs -> 69

data --> 3

Multiplier output -->        207



ALU output -->         35

coeffs -> 35

data --> 61

Multiplier output -->       2135



ALU output -->         34

coeffs -> 98

data --> 66

Multiplier output -->       6468



ALU output -->         33

coeffs -> 10

data --> 25

Multiplier output -->        250



ALU output -->         32

coeffs -> 80

data --> 78

Multiplier output -->       6240



ALU output -->         31

coeffs -> 54

data --> 52

Multiplier output -->       2808



ALU output -->         30

coeffs -> 50

data --> 70

Multiplier output -->       3500



ALU output -->         29

coeffs -> 73

data --> 6

Multiplier output -->        438



ALU output -->         28

coeffs -> 94

data --> 49

Multiplier output -->       4606



ALU output -->         27

coeffs -> 76

data --> 37

Multiplier output -->       2812



ALU output -->         26

coeffs -> 18

data --> 57

Multiplier output -->       1026



ALU output -->         25

coeffs -> 41

data --> 10

Multiplier output -->        410



ALU output -->         24

coeffs -> 30

data --> 23

Multiplier output -->        690



ALU output -->         23

coeffs -> 38

data --> 40

Multiplier output -->       1520



ALU output -->         22

coeffs -> 45

data --> 14

Multiplier output -->        630



ALU output -->         21

coeffs -> 58

data --> 77

Multiplier output -->       4466



ALU output -->         20

coeffs -> 83

data --> 75

Multiplier output -->       6225



ALU output -->         19

coeffs -> 83

data --> 45

Multiplier output -->       3735



ALU output -->         18

coeffs -> 58

data --> 60

Multiplier output -->       3480



ALU output -->         17

coeffs -> 51

data --> 90

Multiplier output -->       4590



Obtained result --> 56236

Golden result --> 56236

Success


ALU output -->         37

coeffs -> 69

data --> 12

Multiplier output -->        828



ALU output -->         36

coeffs -> 35

data --> 3

Multiplier output -->        105



ALU output -->         35

coeffs -> 98

data --> 61

Multiplier output -->       5978



ALU output -->         34

coeffs -> 10

data --> 66

Multiplier output -->        660



ALU output -->         33

coeffs -> 80

data --> 25

Multiplier output -->       2000



ALU output -->         32

coeffs -> 54

data --> 78

Multiplier output -->       4212



ALU output -->         31

coeffs -> 50

data --> 52

Multiplier output -->       2600



ALU output -->         30

coeffs -> 73

data --> 70

Multiplier output -->       5110



ALU output -->         29

coeffs -> 94

data --> 6

Multiplier output -->        564



ALU output -->         28

coeffs -> 76

data --> 49

Multiplier output -->       3724



ALU output -->         27

coeffs -> 18

data --> 37

Multiplier output -->        666



ALU output -->         26

coeffs -> 41

data --> 57

Multiplier output -->       2337



ALU output -->         25

coeffs -> 30

data --> 10

Multiplier output -->        300



ALU output -->         24

coeffs -> 38

data --> 23

Multiplier output -->        874



ALU output -->         23

coeffs -> 45

data --> 40

Multiplier output -->       1800



ALU output -->         22

coeffs -> 58

data --> 14

Multiplier output -->        812



ALU output -->         21

coeffs -> 83

data --> 77

Multiplier output -->       6391



ALU output -->         20

coeffs -> 83

data --> 75

Multiplier output -->       6225



ALU output -->         19

coeffs -> 58

data --> 45

Multiplier output -->       2610



ALU output -->         18

coeffs -> 51

data --> 60

Multiplier output -->       3060



Obtained result --> 50856

Golden result --> 50856

Success


ALU output -->         38

coeffs -> 69

data --> 24

Multiplier output -->       1656



ALU output -->         37

coeffs -> 35

data --> 12

Multiplier output -->        420



ALU output -->         36

coeffs -> 98

data --> 3

Multiplier output -->        294



ALU output -->         35

coeffs -> 10

data --> 61

Multiplier output -->        610



ALU output -->         34

coeffs -> 80

data --> 66

Multiplier output -->       5280



ALU output -->         33

coeffs -> 54

data --> 25

Multiplier output -->       1350



ALU output -->         32

coeffs -> 50

data --> 78

Multiplier output -->       3900



ALU output -->         31

coeffs -> 73

data --> 52

Multiplier output -->       3796



ALU output -->         30

coeffs -> 94

data --> 70

Multiplier output -->       6580



ALU output -->         29

coeffs -> 76

data --> 6

Multiplier output -->        456



ALU output -->         28

coeffs -> 18

data --> 49

Multiplier output -->        882



ALU output -->         27

coeffs -> 41

data --> 37

Multiplier output -->       1517



ALU output -->         26

coeffs -> 30

data --> 57

Multiplier output -->       1710



ALU output -->         25

coeffs -> 38

data --> 10

Multiplier output -->        380



ALU output -->         24

coeffs -> 45

data --> 23

Multiplier output -->       1035



ALU output -->         23

coeffs -> 58

data --> 40

Multiplier output -->       2320



ALU output -->         22

coeffs -> 83

data --> 14

Multiplier output -->       1162



ALU output -->         21

coeffs -> 83

data --> 77

Multiplier output -->       6391



ALU output -->         20

coeffs -> 58

data --> 75

Multiplier output -->       4350



ALU output -->         19

coeffs -> 51

data --> 45

Multiplier output -->       2295



Obtained result --> 46384

Golden result --> 46384

Success


ALU output -->         39

coeffs -> 69

data --> 5

Multiplier output -->        345



ALU output -->         38

coeffs -> 35

data --> 24

Multiplier output -->        840



ALU output -->         37

coeffs -> 98

data --> 12

Multiplier output -->       1176



ALU output -->         36

coeffs -> 10

data --> 3

Multiplier output -->         30



ALU output -->         35

coeffs -> 80

data --> 61

Multiplier output -->       4880



ALU output -->         34

coeffs -> 54

data --> 66

Multiplier output -->       3564



ALU output -->         33

coeffs -> 50

data --> 25

Multiplier output -->       1250



ALU output -->         32

coeffs -> 73

data --> 78

Multiplier output -->       5694



ALU output -->         31

coeffs -> 94

data --> 52

Multiplier output -->       4888



ALU output -->         30

coeffs -> 76

data --> 70

Multiplier output -->       5320



ALU output -->         29

coeffs -> 18

data --> 6

Multiplier output -->        108



ALU output -->         28

coeffs -> 41

data --> 49

Multiplier output -->       2009



ALU output -->         27

coeffs -> 30

data --> 37

Multiplier output -->       1110



ALU output -->         26

coeffs -> 38

data --> 57

Multiplier output -->       2166



ALU output -->         25

coeffs -> 45

data --> 10

Multiplier output -->        450



ALU output -->         24

coeffs -> 58

data --> 23

Multiplier output -->       1334



ALU output -->         23

coeffs -> 83

data --> 40

Multiplier output -->       3320



ALU output -->         22

coeffs -> 83

data --> 14

Multiplier output -->       1162



ALU output -->         21

coeffs -> 58

data --> 77

Multiplier output -->       4466



ALU output -->         20

coeffs -> 51

data --> 75

Multiplier output -->       3825



Obtained result --> 47937

Golden result --> 47937

Success


ALU output -->         40

coeffs -> 69

data --> 81

Multiplier output -->       5589



ALU output -->         39

coeffs -> 35

data --> 5

Multiplier output -->        175



ALU output -->         38

coeffs -> 98

data --> 24

Multiplier output -->       2352



ALU output -->         37

coeffs -> 10

data --> 12

Multiplier output -->        120



ALU output -->         36

coeffs -> 80

data --> 3

Multiplier output -->        240



ALU output -->         35

coeffs -> 54

data --> 61

Multiplier output -->       3294



ALU output -->         34

coeffs -> 50

data --> 66

Multiplier output -->       3300



ALU output -->         33

coeffs -> 73

data --> 25

Multiplier output -->       1825



ALU output -->         32

coeffs -> 94

data --> 78

Multiplier output -->       7332



ALU output -->         31

coeffs -> 76

data --> 52

Multiplier output -->       3952



ALU output -->         30

coeffs -> 18

data --> 70

Multiplier output -->       1260



ALU output -->         29

coeffs -> 41

data --> 6

Multiplier output -->        246



ALU output -->         28

coeffs -> 30

data --> 49

Multiplier output -->       1470



ALU output -->         27

coeffs -> 38

data --> 37

Multiplier output -->       1406



ALU output -->         26

coeffs -> 45

data --> 57

Multiplier output -->       2565



ALU output -->         25

coeffs -> 58

data --> 10

Multiplier output -->        580



ALU output -->         24

coeffs -> 83

data --> 23

Multiplier output -->       1909



ALU output -->         23

coeffs -> 83

data --> 40

Multiplier output -->       3320



ALU output -->         22

coeffs -> 58

data --> 14

Multiplier output -->        812



ALU output -->         21

coeffs -> 51

data --> 77

Multiplier output -->       3927



Obtained result --> 45674

Golden result --> 45674

Success


ALU output -->         41

coeffs -> 69

data --> 99

Multiplier output -->       6831



ALU output -->         40

coeffs -> 35

data --> 81

Multiplier output -->       2835



ALU output -->         39

coeffs -> 98

data --> 5

Multiplier output -->        490



ALU output -->         38

coeffs -> 10

data --> 24

Multiplier output -->        240



ALU output -->         37

coeffs -> 80

data --> 12

Multiplier output -->        960



ALU output -->         36

coeffs -> 54

data --> 3

Multiplier output -->        162



ALU output -->         35

coeffs -> 50

data --> 61

Multiplier output -->       3050



ALU output -->         34

coeffs -> 73

data --> 66

Multiplier output -->       4818



ALU output -->         33

coeffs -> 94

data --> 25

Multiplier output -->       2350



ALU output -->         32

coeffs -> 76

data --> 78

Multiplier output -->       5928



ALU output -->         31

coeffs -> 18

data --> 52

Multiplier output -->        936



ALU output -->         30

coeffs -> 41

data --> 70

Multiplier output -->       2870



ALU output -->         29

coeffs -> 30

data --> 6

Multiplier output -->        180



ALU output -->         28

coeffs -> 38

data --> 49

Multiplier output -->       1862



ALU output -->         27

coeffs -> 45

data --> 37

Multiplier output -->       1665



ALU output -->         26

coeffs -> 58

data --> 57

Multiplier output -->       3306



ALU output -->         25

coeffs -> 83

data --> 10

Multiplier output -->        830



ALU output -->         24

coeffs -> 83

data --> 23

Multiplier output -->       1909



ALU output -->         23

coeffs -> 58

data --> 40

Multiplier output -->       2320



ALU output -->         22

coeffs -> 51

data --> 14

Multiplier output -->        714



Obtained result --> 44256

Golden result --> 44256

Success


ALU output -->         42

coeffs -> 69

data --> 92

Multiplier output -->       6348



ALU output -->         41

coeffs -> 35

data --> 99

Multiplier output -->       3465



ALU output -->         40

coeffs -> 98

data --> 81

Multiplier output -->       7938



ALU output -->         39

coeffs -> 10

data --> 5

Multiplier output -->         50



ALU output -->         38

coeffs -> 80

data --> 24

Multiplier output -->       1920



ALU output -->         37

coeffs -> 54

data --> 12

Multiplier output -->        648



ALU output -->         36

coeffs -> 50

data --> 3

Multiplier output -->        150



ALU output -->         35

coeffs -> 73

data --> 61

Multiplier output -->       4453



ALU output -->         34

coeffs -> 94

data --> 66

Multiplier output -->       6204



ALU output -->         33

coeffs -> 76

data --> 25

Multiplier output -->       1900



ALU output -->         32

coeffs -> 18

data --> 78

Multiplier output -->       1404



ALU output -->         31

coeffs -> 41

data --> 52

Multiplier output -->       2132



ALU output -->         30

coeffs -> 30

data --> 70

Multiplier output -->       2100



ALU output -->         29

coeffs -> 38

data --> 6

Multiplier output -->        228



ALU output -->         28

coeffs -> 45

data --> 49

Multiplier output -->       2205



ALU output -->         27

coeffs -> 58

data --> 37

Multiplier output -->       2146



ALU output -->         26

coeffs -> 83

data --> 57

Multiplier output -->       4731



ALU output -->         25

coeffs -> 83

data --> 10

Multiplier output -->        830



ALU output -->         24

coeffs -> 58

data --> 23

Multiplier output -->       1334



ALU output -->         23

coeffs -> 51

data --> 40

Multiplier output -->       2040



Obtained result --> 52226

Golden result --> 52226

Success


ALU output -->         43

coeffs -> 69

data --> 45

Multiplier output -->       3105



ALU output -->         42

coeffs -> 35

data --> 92

Multiplier output -->       3220



ALU output -->         41

coeffs -> 98

data --> 99

Multiplier output -->       9702



ALU output -->         40

coeffs -> 10

data --> 81

Multiplier output -->        810



ALU output -->         39

coeffs -> 80

data --> 5

Multiplier output -->        400



ALU output -->         38

coeffs -> 54

data --> 24

Multiplier output -->       1296



ALU output -->         37

coeffs -> 50

data --> 12

Multiplier output -->        600



ALU output -->         36

coeffs -> 73

data --> 3

Multiplier output -->        219



ALU output -->         35

coeffs -> 94

data --> 61

Multiplier output -->       5734



ALU output -->         34

coeffs -> 76

data --> 66

Multiplier output -->       5016



ALU output -->         33

coeffs -> 18

data --> 25

Multiplier output -->        450



ALU output -->         32

coeffs -> 41

data --> 78

Multiplier output -->       3198



ALU output -->         31

coeffs -> 30

data --> 52

Multiplier output -->       1560



ALU output -->         30

coeffs -> 38

data --> 70

Multiplier output -->       2660



ALU output -->         29

coeffs -> 45

data --> 6

Multiplier output -->        270



ALU output -->         28

coeffs -> 58

data --> 49

Multiplier output -->       2842



ALU output -->         27

coeffs -> 83

data --> 37

Multiplier output -->       3071



ALU output -->         26

coeffs -> 83

data --> 57

Multiplier output -->       4731



ALU output -->         25

coeffs -> 58

data --> 10

Multiplier output -->        580



ALU output -->         24

coeffs -> 51

data --> 23

Multiplier output -->       1173



Obtained result --> 50637

Golden result --> 50637

Success


ALU output -->         44

coeffs -> 69

data --> 94

Multiplier output -->       6486



ALU output -->         43

coeffs -> 35

data --> 45

Multiplier output -->       1575



ALU output -->         42

coeffs -> 98

data --> 92

Multiplier output -->       9016



ALU output -->         41

coeffs -> 10

data --> 99

Multiplier output -->        990



ALU output -->         40

coeffs -> 80

data --> 81

Multiplier output -->       6480



ALU output -->         39

coeffs -> 54

data --> 5

Multiplier output -->        270



ALU output -->         38

coeffs -> 50

data --> 24

Multiplier output -->       1200



ALU output -->         37

coeffs -> 73

data --> 12

Multiplier output -->        876



ALU output -->         36

coeffs -> 94

data --> 3

Multiplier output -->        282



ALU output -->         35

coeffs -> 76

data --> 61

Multiplier output -->       4636



ALU output -->         34

coeffs -> 18

data --> 66

Multiplier output -->       1188



ALU output -->         33

coeffs -> 41

data --> 25

Multiplier output -->       1025



ALU output -->         32

coeffs -> 30

data --> 78

Multiplier output -->       2340



ALU output -->         31

coeffs -> 38

data --> 52

Multiplier output -->       1976



ALU output -->         30

coeffs -> 45

data --> 70

Multiplier output -->       3150



ALU output -->         29

coeffs -> 58

data --> 6

Multiplier output -->        348



ALU output -->         28

coeffs -> 83

data --> 49

Multiplier output -->       4067



ALU output -->         27

coeffs -> 83

data --> 37

Multiplier output -->       3071



ALU output -->         26

coeffs -> 58

data --> 57

Multiplier output -->       3306



ALU output -->         25

coeffs -> 51

data --> 10

Multiplier output -->        510



Obtained result --> 52792

Golden result --> 52792

Success


ALU output -->         45

coeffs -> 69

data --> 76

Multiplier output -->       5244



ALU output -->         44

coeffs -> 35

data --> 94

Multiplier output -->       3290



ALU output -->         43

coeffs -> 98

data --> 45

Multiplier output -->       4410



ALU output -->         42

coeffs -> 10

data --> 92

Multiplier output -->        920



ALU output -->         41

coeffs -> 80

data --> 99

Multiplier output -->       7920



ALU output -->         40

coeffs -> 54

data --> 81

Multiplier output -->       4374



ALU output -->         39

coeffs -> 50

data --> 5

Multiplier output -->        250



ALU output -->         38

coeffs -> 73

data --> 24

Multiplier output -->       1752



ALU output -->         37

coeffs -> 94

data --> 12

Multiplier output -->       1128



ALU output -->         36

coeffs -> 76

data --> 3

Multiplier output -->        228



ALU output -->         35

coeffs -> 18

data --> 61

Multiplier output -->       1098



ALU output -->         34

coeffs -> 41

data --> 66

Multiplier output -->       2706



ALU output -->         33

coeffs -> 30

data --> 25

Multiplier output -->        750



ALU output -->         32

coeffs -> 38

data --> 78

Multiplier output -->       2964



ALU output -->         31

coeffs -> 45

data --> 52

Multiplier output -->       2340



ALU output -->         30

coeffs -> 58

data --> 70

Multiplier output -->       4060



ALU output -->         29

coeffs -> 83

data --> 6

Multiplier output -->        498



ALU output -->         28

coeffs -> 83

data --> 49

Multiplier output -->       4067



ALU output -->         27

coeffs -> 58

data --> 37

Multiplier output -->       2146



ALU output -->         26

coeffs -> 51

data --> 57

Multiplier output -->       2907



Obtained result --> 53052

Golden result --> 53052

Success


ALU output -->         46

coeffs -> 69

data --> 90

Multiplier output -->       6210



ALU output -->         45

coeffs -> 35

data --> 76

Multiplier output -->       2660



ALU output -->         44

coeffs -> 98

data --> 94

Multiplier output -->       9212



ALU output -->         43

coeffs -> 10

data --> 45

Multiplier output -->        450



ALU output -->         42

coeffs -> 80

data --> 92

Multiplier output -->       7360



ALU output -->         41

coeffs -> 54

data --> 99

Multiplier output -->       5346



ALU output -->         40

coeffs -> 50

data --> 81

Multiplier output -->       4050



ALU output -->         39

coeffs -> 73

data --> 5

Multiplier output -->        365



ALU output -->         38

coeffs -> 94

data --> 24

Multiplier output -->       2256



ALU output -->         37

coeffs -> 76

data --> 12

Multiplier output -->        912



ALU output -->         36

coeffs -> 18

data --> 3

Multiplier output -->         54



ALU output -->         35

coeffs -> 41

data --> 61

Multiplier output -->       2501



ALU output -->         34

coeffs -> 30

data --> 66

Multiplier output -->       1980



ALU output -->         33

coeffs -> 38

data --> 25

Multiplier output -->        950



ALU output -->         32

coeffs -> 45

data --> 78

Multiplier output -->       3510



ALU output -->         31

coeffs -> 58

data --> 52

Multiplier output -->       3016



ALU output -->         30

coeffs -> 83

data --> 70

Multiplier output -->       5810



ALU output -->         29

coeffs -> 83

data --> 6

Multiplier output -->        498



ALU output -->         28

coeffs -> 58

data --> 49

Multiplier output -->       2842



ALU output -->         27

coeffs -> 51

data --> 37

Multiplier output -->       1887



Obtained result --> 61869

Golden result --> 61869

Success


ALU output -->         47

coeffs -> 69

data --> 14

Multiplier output -->        966



ALU output -->         46

coeffs -> 35

data --> 90

Multiplier output -->       3150



ALU output -->         45

coeffs -> 98

data --> 76

Multiplier output -->       7448



ALU output -->         44

coeffs -> 10

data --> 94

Multiplier output -->        940



ALU output -->         43

coeffs -> 80

data --> 45

Multiplier output -->       3600



ALU output -->         42

coeffs -> 54

data --> 92

Multiplier output -->       4968



ALU output -->         41

coeffs -> 50

data --> 99

Multiplier output -->       4950



ALU output -->         40

coeffs -> 73

data --> 81

Multiplier output -->       5913



ALU output -->         39

coeffs -> 94

data --> 5

Multiplier output -->        470



ALU output -->         38

coeffs -> 76

data --> 24

Multiplier output -->       1824



ALU output -->         37

coeffs -> 18

data --> 12

Multiplier output -->        216



ALU output -->         36

coeffs -> 41

data --> 3

Multiplier output -->        123



ALU output -->         35

coeffs -> 30

data --> 61

Multiplier output -->       1830



ALU output -->         34

coeffs -> 38

data --> 66

Multiplier output -->       2508



ALU output -->         33

coeffs -> 45

data --> 25

Multiplier output -->       1125



ALU output -->         32

coeffs -> 58

data --> 78

Multiplier output -->       4524



ALU output -->         31

coeffs -> 83

data --> 52

Multiplier output -->       4316



ALU output -->         30

coeffs -> 83

data --> 70

Multiplier output -->       5810



ALU output -->         29

coeffs -> 58

data --> 6

Multiplier output -->        348



ALU output -->         28

coeffs -> 51

data --> 49

Multiplier output -->       2499



Obtained result --> 57528

Golden result --> 57528

Success


ALU output -->         48

coeffs -> 69

data --> 65

Multiplier output -->       4485



ALU output -->         47

coeffs -> 35

data --> 14

Multiplier output -->        490



ALU output -->         46

coeffs -> 98

data --> 90

Multiplier output -->       8820



ALU output -->         45

coeffs -> 10

data --> 76

Multiplier output -->        760



ALU output -->         44

coeffs -> 80

data --> 94

Multiplier output -->       7520



ALU output -->         43

coeffs -> 54

data --> 45

Multiplier output -->       2430



ALU output -->         42

coeffs -> 50

data --> 92

Multiplier output -->       4600



ALU output -->         41

coeffs -> 73

data --> 99

Multiplier output -->       7227



ALU output -->         40

coeffs -> 94

data --> 81

Multiplier output -->       7614



ALU output -->         39

coeffs -> 76

data --> 5

Multiplier output -->        380



ALU output -->         38

coeffs -> 18

data --> 24

Multiplier output -->        432



ALU output -->         37

coeffs -> 41

data --> 12

Multiplier output -->        492



ALU output -->         36

coeffs -> 30

data --> 3

Multiplier output -->         90



ALU output -->         35

coeffs -> 38

data --> 61

Multiplier output -->       2318



ALU output -->         34

coeffs -> 45

data --> 66

Multiplier output -->       2970



ALU output -->         33

coeffs -> 58

data --> 25

Multiplier output -->       1450



ALU output -->         32

coeffs -> 83

data --> 78

Multiplier output -->       6474



ALU output -->         31

coeffs -> 83

data --> 52

Multiplier output -->       4316



ALU output -->         30

coeffs -> 58

data --> 70

Multiplier output -->       4060



ALU output -->         29

coeffs -> 51

data --> 6

Multiplier output -->        306



Obtained result --> 67234

Golden result --> 67234

Success


ALU output -->         49

coeffs -> 69

data --> 1

Multiplier output -->         69



ALU output -->         48

coeffs -> 35

data --> 65

Multiplier output -->       2275



ALU output -->         47

coeffs -> 98

data --> 14

Multiplier output -->       1372



ALU output -->         46

coeffs -> 10

data --> 90

Multiplier output -->        900



ALU output -->         45

coeffs -> 80

data --> 76

Multiplier output -->       6080



ALU output -->         44

coeffs -> 54

data --> 94

Multiplier output -->       5076



ALU output -->         43

coeffs -> 50

data --> 45

Multiplier output -->       2250



ALU output -->         42

coeffs -> 73

data --> 92

Multiplier output -->       6716



ALU output -->         41

coeffs -> 94

data --> 99

Multiplier output -->       9306



ALU output -->         40

coeffs -> 76

data --> 81

Multiplier output -->       6156



ALU output -->         39

coeffs -> 18

data --> 5

Multiplier output -->         90



ALU output -->         38

coeffs -> 41

data --> 24

Multiplier output -->        984



ALU output -->         37

coeffs -> 30

data --> 12

Multiplier output -->        360



ALU output -->         36

coeffs -> 38

data --> 3

Multiplier output -->        114



ALU output -->         35

coeffs -> 45

data --> 61

Multiplier output -->       2745



ALU output -->         34

coeffs -> 58

data --> 66

Multiplier output -->       3828



ALU output -->         33

coeffs -> 83

data --> 25

Multiplier output -->       2075



ALU output -->         32

coeffs -> 83

data --> 78

Multiplier output -->       6474



ALU output -->         31

coeffs -> 58

data --> 52

Multiplier output -->       3016



ALU output -->         30

coeffs -> 51

data --> 70

Multiplier output -->       3570



Obtained result --> 63456

Golden result --> 63456

Success


ALU output -->         50

coeffs -> 69

data --> 58

Multiplier output -->       4002



ALU output -->         49

coeffs -> 35

data --> 1

Multiplier output -->         35



ALU output -->         48

coeffs -> 98

data --> 65

Multiplier output -->       6370



ALU output -->         47

coeffs -> 10

data --> 14

Multiplier output -->        140



ALU output -->         46

coeffs -> 80

data --> 90

Multiplier output -->       7200



ALU output -->         45

coeffs -> 54

data --> 76

Multiplier output -->       4104



ALU output -->         44

coeffs -> 50

data --> 94

Multiplier output -->       4700



ALU output -->         43

coeffs -> 73

data --> 45

Multiplier output -->       3285



ALU output -->         42

coeffs -> 94

data --> 92

Multiplier output -->       8648



ALU output -->         41

coeffs -> 76

data --> 99

Multiplier output -->       7524



ALU output -->         40

coeffs -> 18

data --> 81

Multiplier output -->       1458



ALU output -->         39

coeffs -> 41

data --> 5

Multiplier output -->        205



ALU output -->         38

coeffs -> 30

data --> 24

Multiplier output -->        720



ALU output -->         37

coeffs -> 38

data --> 12

Multiplier output -->        456



ALU output -->         36

coeffs -> 45

data --> 3

Multiplier output -->        135



ALU output -->         35

coeffs -> 58

data --> 61

Multiplier output -->       3538



ALU output -->         34

coeffs -> 83

data --> 66

Multiplier output -->       5478



ALU output -->         33

coeffs -> 83

data --> 25

Multiplier output -->       2075



ALU output -->         32

coeffs -> 58

data --> 78

Multiplier output -->       4524



ALU output -->         31

coeffs -> 51

data --> 52

Multiplier output -->       2652



Obtained result --> 67249

Golden result --> 67249

Success


ALU output -->         51

coeffs -> 69

data --> 40

Multiplier output -->       2760



ALU output -->         50

coeffs -> 35

data --> 58

Multiplier output -->       2030



ALU output -->         49

coeffs -> 98

data --> 1

Multiplier output -->         98



ALU output -->         48

coeffs -> 10

data --> 65

Multiplier output -->        650



ALU output -->         47

coeffs -> 80

data --> 14

Multiplier output -->       1120



ALU output -->         46

coeffs -> 54

data --> 90

Multiplier output -->       4860



ALU output -->         45

coeffs -> 50

data --> 76

Multiplier output -->       3800



ALU output -->         44

coeffs -> 73

data --> 94

Multiplier output -->       6862



ALU output -->         43

coeffs -> 94

data --> 45

Multiplier output -->       4230



ALU output -->         42

coeffs -> 76

data --> 92

Multiplier output -->       6992



ALU output -->         41

coeffs -> 18

data --> 99

Multiplier output -->       1782



ALU output -->         40

coeffs -> 41

data --> 81

Multiplier output -->       3321



ALU output -->         39

coeffs -> 30

data --> 5

Multiplier output -->        150



ALU output -->         38

coeffs -> 38

data --> 24

Multiplier output -->        912



ALU output -->         37

coeffs -> 45

data --> 12

Multiplier output -->        540



ALU output -->         36

coeffs -> 58

data --> 3

Multiplier output -->        174



ALU output -->         35

coeffs -> 83

data --> 61

Multiplier output -->       5063



ALU output -->         34

coeffs -> 83

data --> 66

Multiplier output -->       5478



ALU output -->         33

coeffs -> 58

data --> 25

Multiplier output -->       1450



ALU output -->         32

coeffs -> 51

data --> 78

Multiplier output -->       3978



Obtained result --> 56250

Golden result --> 56250

Success


ALU output -->         52

coeffs -> 69

data --> 30

Multiplier output -->       2070



ALU output -->         51

coeffs -> 35

data --> 40

Multiplier output -->       1400



ALU output -->         50

coeffs -> 98

data --> 58

Multiplier output -->       5684



ALU output -->         49

coeffs -> 10

data --> 1

Multiplier output -->         10



ALU output -->         48

coeffs -> 80

data --> 65

Multiplier output -->       5200



ALU output -->         47

coeffs -> 54

data --> 14

Multiplier output -->        756



ALU output -->         46

coeffs -> 50

data --> 90

Multiplier output -->       4500



ALU output -->         45

coeffs -> 73

data --> 76

Multiplier output -->       5548



ALU output -->         44

coeffs -> 94

data --> 94

Multiplier output -->       8836



ALU output -->         43

coeffs -> 76

data --> 45

Multiplier output -->       3420



ALU output -->         42

coeffs -> 18

data --> 92

Multiplier output -->       1656



ALU output -->         41

coeffs -> 41

data --> 99

Multiplier output -->       4059



ALU output -->         40

coeffs -> 30

data --> 81

Multiplier output -->       2430



ALU output -->         39

coeffs -> 38

data --> 5

Multiplier output -->        190



ALU output -->         38

coeffs -> 45

data --> 24

Multiplier output -->       1080



ALU output -->         37

coeffs -> 58

data --> 12

Multiplier output -->        696



ALU output -->         36

coeffs -> 83

data --> 3

Multiplier output -->        249



ALU output -->         35

coeffs -> 83

data --> 61

Multiplier output -->       5063



ALU output -->         34

coeffs -> 58

data --> 66

Multiplier output -->       3828



ALU output -->         33

coeffs -> 51

data --> 25

Multiplier output -->       1275



Obtained result --> 57950

Golden result --> 57950

Success


ALU output -->         53

coeffs -> 69

data --> 23

Multiplier output -->       1587



ALU output -->         52

coeffs -> 35

data --> 30

Multiplier output -->       1050



ALU output -->         51

coeffs -> 98

data --> 40

Multiplier output -->       3920



ALU output -->         50

coeffs -> 10

data --> 58

Multiplier output -->        580



ALU output -->         49

coeffs -> 80

data --> 1

Multiplier output -->         80



ALU output -->         48

coeffs -> 54

data --> 65

Multiplier output -->       3510



ALU output -->         47

coeffs -> 50

data --> 14

Multiplier output -->        700



ALU output -->         46

coeffs -> 73

data --> 90

Multiplier output -->       6570



ALU output -->         45

coeffs -> 94

data --> 76

Multiplier output -->       7144



ALU output -->         44

coeffs -> 76

data --> 94

Multiplier output -->       7144



ALU output -->         43

coeffs -> 18

data --> 45

Multiplier output -->        810



ALU output -->         42

coeffs -> 41

data --> 92

Multiplier output -->       3772



ALU output -->         41

coeffs -> 30

data --> 99

Multiplier output -->       2970



ALU output -->         40

coeffs -> 38

data --> 81

Multiplier output -->       3078



ALU output -->         39

coeffs -> 45

data --> 5

Multiplier output -->        225



ALU output -->         38

coeffs -> 58

data --> 24

Multiplier output -->       1392



ALU output -->         37

coeffs -> 83

data --> 12

Multiplier output -->        996



ALU output -->         36

coeffs -> 83

data --> 3

Multiplier output -->        249



ALU output -->         35

coeffs -> 58

data --> 61

Multiplier output -->       3538



ALU output -->         34

coeffs -> 51

data --> 66

Multiplier output -->       3366



Obtained result --> 52681

Golden result --> 52681

Success


ALU output -->         54

coeffs -> 69

data --> 31

Multiplier output -->       2139



ALU output -->         53

coeffs -> 35

data --> 23

Multiplier output -->        805



ALU output -->         52

coeffs -> 98

data --> 30

Multiplier output -->       2940



ALU output -->         51

coeffs -> 10

data --> 40

Multiplier output -->        400



ALU output -->         50

coeffs -> 80

data --> 58

Multiplier output -->       4640



ALU output -->         49

coeffs -> 54

data --> 1

Multiplier output -->         54



ALU output -->         48

coeffs -> 50

data --> 65

Multiplier output -->       3250



ALU output -->         47

coeffs -> 73

data --> 14

Multiplier output -->       1022



ALU output -->         46

coeffs -> 94

data --> 90

Multiplier output -->       8460



ALU output -->         45

coeffs -> 76

data --> 76

Multiplier output -->       5776



ALU output -->         44

coeffs -> 18

data --> 94

Multiplier output -->       1692



ALU output -->         43

coeffs -> 41

data --> 45

Multiplier output -->       1845



ALU output -->         42

coeffs -> 30

data --> 92

Multiplier output -->       2760



ALU output -->         41

coeffs -> 38

data --> 99

Multiplier output -->       3762



ALU output -->         40

coeffs -> 45

data --> 81

Multiplier output -->       3645



ALU output -->         39

coeffs -> 58

data --> 5

Multiplier output -->        290



ALU output -->         38

coeffs -> 83

data --> 24

Multiplier output -->       1992



ALU output -->         37

coeffs -> 83

data --> 12

Multiplier output -->        996



ALU output -->         36

coeffs -> 58

data --> 3

Multiplier output -->        174



ALU output -->         35

coeffs -> 51

data --> 61

Multiplier output -->       3111



Obtained result --> 49753

Golden result --> 49753

Success


ALU output -->         55

coeffs -> 69

data --> 52

Multiplier output -->       3588



ALU output -->         54

coeffs -> 35

data --> 31

Multiplier output -->       1085



ALU output -->         53

coeffs -> 98

data --> 23

Multiplier output -->       2254



ALU output -->         52

coeffs -> 10

data --> 30

Multiplier output -->        300



ALU output -->         51

coeffs -> 80

data --> 40

Multiplier output -->       3200



ALU output -->         50

coeffs -> 54

data --> 58

Multiplier output -->       3132



ALU output -->         49

coeffs -> 50

data --> 1

Multiplier output -->         50



ALU output -->         48

coeffs -> 73

data --> 65

Multiplier output -->       4745



ALU output -->         47

coeffs -> 94

data --> 14

Multiplier output -->       1316



ALU output -->         46

coeffs -> 76

data --> 90

Multiplier output -->       6840



ALU output -->         45

coeffs -> 18

data --> 76

Multiplier output -->       1368



ALU output -->         44

coeffs -> 41

data --> 94

Multiplier output -->       3854



ALU output -->         43

coeffs -> 30

data --> 45

Multiplier output -->       1350



ALU output -->         42

coeffs -> 38

data --> 92

Multiplier output -->       3496



ALU output -->         41

coeffs -> 45

data --> 99

Multiplier output -->       4455



ALU output -->         40

coeffs -> 58

data --> 81

Multiplier output -->       4698



ALU output -->         39

coeffs -> 83

data --> 5

Multiplier output -->        415



ALU output -->         38

coeffs -> 83

data --> 24

Multiplier output -->       1992



ALU output -->         37

coeffs -> 58

data --> 12

Multiplier output -->        696



ALU output -->         36

coeffs -> 51

data --> 3

Multiplier output -->        153



Obtained result --> 48987

Golden result --> 48987

Success


ALU output -->         56

coeffs -> 69

data --> 84

Multiplier output -->       5796



ALU output -->         55

coeffs -> 35

data --> 52

Multiplier output -->       1820



ALU output -->         54

coeffs -> 98

data --> 31

Multiplier output -->       3038



ALU output -->         53

coeffs -> 10

data --> 23

Multiplier output -->        230



ALU output -->         52

coeffs -> 80

data --> 30

Multiplier output -->       2400



ALU output -->         51

coeffs -> 54

data --> 40

Multiplier output -->       2160



ALU output -->         50

coeffs -> 50

data --> 58

Multiplier output -->       2900



ALU output -->         49

coeffs -> 73

data --> 1

Multiplier output -->         73



ALU output -->         48

coeffs -> 94

data --> 65

Multiplier output -->       6110



ALU output -->         47

coeffs -> 76

data --> 14

Multiplier output -->       1064



ALU output -->         46

coeffs -> 18

data --> 90

Multiplier output -->       1620



ALU output -->         45

coeffs -> 41

data --> 76

Multiplier output -->       3116



ALU output -->         44

coeffs -> 30

data --> 94

Multiplier output -->       2820



ALU output -->         43

coeffs -> 38

data --> 45

Multiplier output -->       1710



ALU output -->         42

coeffs -> 45

data --> 92

Multiplier output -->       4140



ALU output -->         41

coeffs -> 58

data --> 99

Multiplier output -->       5742



ALU output -->         40

coeffs -> 83

data --> 81

Multiplier output -->       6723



ALU output -->         39

coeffs -> 83

data --> 5

Multiplier output -->        415



ALU output -->         38

coeffs -> 58

data --> 24

Multiplier output -->       1392



ALU output -->         37

coeffs -> 51

data --> 12

Multiplier output -->        612



Obtained result --> 53881

Golden result --> 53881

Success


ALU output -->         57

coeffs -> 69

data --> 88

Multiplier output -->       6072



ALU output -->         56

coeffs -> 35

data --> 84

Multiplier output -->       2940



ALU output -->         55

coeffs -> 98

data --> 52

Multiplier output -->       5096



ALU output -->         54

coeffs -> 10

data --> 31

Multiplier output -->        310



ALU output -->         53

coeffs -> 80

data --> 23

Multiplier output -->       1840



ALU output -->         52

coeffs -> 54

data --> 30

Multiplier output -->       1620



ALU output -->         51

coeffs -> 50

data --> 40

Multiplier output -->       2000



ALU output -->         50

coeffs -> 73

data --> 58

Multiplier output -->       4234



ALU output -->         49

coeffs -> 94

data --> 1

Multiplier output -->         94



ALU output -->         48

coeffs -> 76

data --> 65

Multiplier output -->       4940



ALU output -->         47

coeffs -> 18

data --> 14

Multiplier output -->        252



ALU output -->         46

coeffs -> 41

data --> 90

Multiplier output -->       3690



ALU output -->         45

coeffs -> 30

data --> 76

Multiplier output -->       2280



ALU output -->         44

coeffs -> 38

data --> 94

Multiplier output -->       3572



ALU output -->         43

coeffs -> 45

data --> 45

Multiplier output -->       2025



ALU output -->         42

coeffs -> 58

data --> 92

Multiplier output -->       5336



ALU output -->         41

coeffs -> 83

data --> 99

Multiplier output -->       8217



ALU output -->         40

coeffs -> 83

data --> 81

Multiplier output -->       6723



ALU output -->         39

coeffs -> 58

data --> 5

Multiplier output -->        290



ALU output -->         38

coeffs -> 51

data --> 24

Multiplier output -->       1224



Obtained result --> 62755

Golden result --> 62755

Success


ALU output -->         58

coeffs -> 69

data --> 40

Multiplier output -->       2760



ALU output -->         57

coeffs -> 35

data --> 88

Multiplier output -->       3080



ALU output -->         56

coeffs -> 98

data --> 84

Multiplier output -->       8232



ALU output -->         55

coeffs -> 10

data --> 52

Multiplier output -->        520



ALU output -->         54

coeffs -> 80

data --> 31

Multiplier output -->       2480



ALU output -->         53

coeffs -> 54

data --> 23

Multiplier output -->       1242



ALU output -->         52

coeffs -> 50

data --> 30

Multiplier output -->       1500



ALU output -->         51

coeffs -> 73

data --> 40

Multiplier output -->       2920



ALU output -->         50

coeffs -> 94

data --> 58

Multiplier output -->       5452



ALU output -->         49

coeffs -> 76

data --> 1

Multiplier output -->         76



ALU output -->         48

coeffs -> 18

data --> 65

Multiplier output -->       1170



ALU output -->         47

coeffs -> 41

data --> 14

Multiplier output -->        574



ALU output -->         46

coeffs -> 30

data --> 90

Multiplier output -->       2700



ALU output -->         45

coeffs -> 38

data --> 76

Multiplier output -->       2888



ALU output -->         44

coeffs -> 45

data --> 94

Multiplier output -->       4230



ALU output -->         43

coeffs -> 58

data --> 45

Multiplier output -->       2610



ALU output -->         42

coeffs -> 83

data --> 92

Multiplier output -->       7636



ALU output -->         41

coeffs -> 83

data --> 99

Multiplier output -->       8217



ALU output -->         40

coeffs -> 58

data --> 81

Multiplier output -->       4698



ALU output -->         39

coeffs -> 51

data --> 5

Multiplier output -->        255



Obtained result --> 63240

Golden result --> 63240

Success


ALU output -->         59

coeffs -> 69

data --> 32

Multiplier output -->       2208



ALU output -->         58

coeffs -> 35

data --> 40

Multiplier output -->       1400



ALU output -->         57

coeffs -> 98

data --> 88

Multiplier output -->       8624



ALU output -->         56

coeffs -> 10

data --> 84

Multiplier output -->        840



ALU output -->         55

coeffs -> 80

data --> 52

Multiplier output -->       4160



ALU output -->         54

coeffs -> 54

data --> 31

Multiplier output -->       1674



ALU output -->         53

coeffs -> 50

data --> 23

Multiplier output -->       1150



ALU output -->         52

coeffs -> 73

data --> 30

Multiplier output -->       2190



ALU output -->         51

coeffs -> 94

data --> 40

Multiplier output -->       3760



ALU output -->         50

coeffs -> 76

data --> 58

Multiplier output -->       4408



ALU output -->         49

coeffs -> 18

data --> 1

Multiplier output -->         18



ALU output -->         48

coeffs -> 41

data --> 65

Multiplier output -->       2665



ALU output -->         47

coeffs -> 30

data --> 14

Multiplier output -->        420



ALU output -->         46

coeffs -> 38

data --> 90

Multiplier output -->       3420



ALU output -->         45

coeffs -> 45

data --> 76

Multiplier output -->       3420



ALU output -->         44

coeffs -> 58

data --> 94

Multiplier output -->       5452



ALU output -->         43

coeffs -> 83

data --> 45

Multiplier output -->       3735



ALU output -->         42

coeffs -> 83

data --> 92

Multiplier output -->       7636



ALU output -->         41

coeffs -> 58

data --> 99

Multiplier output -->       5742



ALU output -->         40

coeffs -> 51

data --> 81

Multiplier output -->       4131



Obtained result --> 67053

Golden result --> 67053

Success


ALU output -->         60

coeffs -> 69

data --> 45

Multiplier output -->       3105



ALU output -->         59

coeffs -> 35

data --> 32

Multiplier output -->       1120



ALU output -->         58

coeffs -> 98

data --> 40

Multiplier output -->       3920



ALU output -->         57

coeffs -> 10

data --> 88

Multiplier output -->        880



ALU output -->         56

coeffs -> 80

data --> 84

Multiplier output -->       6720



ALU output -->         55

coeffs -> 54

data --> 52

Multiplier output -->       2808



ALU output -->         54

coeffs -> 50

data --> 31

Multiplier output -->       1550



ALU output -->         53

coeffs -> 73

data --> 23

Multiplier output -->       1679



ALU output -->         52

coeffs -> 94

data --> 30

Multiplier output -->       2820



ALU output -->         51

coeffs -> 76

data --> 40

Multiplier output -->       3040



ALU output -->         50

coeffs -> 18

data --> 58

Multiplier output -->       1044



ALU output -->         49

coeffs -> 41

data --> 1

Multiplier output -->         41



ALU output -->         48

coeffs -> 30

data --> 65

Multiplier output -->       1950



ALU output -->         47

coeffs -> 38

data --> 14

Multiplier output -->        532



ALU output -->         46

coeffs -> 45

data --> 90

Multiplier output -->       4050



ALU output -->         45

coeffs -> 58

data --> 76

Multiplier output -->       4408



ALU output -->         44

coeffs -> 83

data --> 94

Multiplier output -->       7802



ALU output -->         43

coeffs -> 83

data --> 45

Multiplier output -->       3735



ALU output -->         42

coeffs -> 58

data --> 92

Multiplier output -->       5336



ALU output -->         41

coeffs -> 51

data --> 99

Multiplier output -->       5049



Obtained result --> 61589

Golden result --> 61589

Success


ALU output -->         61

coeffs -> 69

data --> 9

Multiplier output -->        621



ALU output -->         60

coeffs -> 35

data --> 45

Multiplier output -->       1575



ALU output -->         59

coeffs -> 98

data --> 32

Multiplier output -->       3136



ALU output -->         58

coeffs -> 10

data --> 40

Multiplier output -->        400



ALU output -->         57

coeffs -> 80

data --> 88

Multiplier output -->       7040



ALU output -->         56

coeffs -> 54

data --> 84

Multiplier output -->       4536



ALU output -->         55

coeffs -> 50

data --> 52

Multiplier output -->       2600



ALU output -->         54

coeffs -> 73

data --> 31

Multiplier output -->       2263



ALU output -->         53

coeffs -> 94

data --> 23

Multiplier output -->       2162



ALU output -->         52

coeffs -> 76

data --> 30

Multiplier output -->       2280



ALU output -->         51

coeffs -> 18

data --> 40

Multiplier output -->        720



ALU output -->         50

coeffs -> 41

data --> 58

Multiplier output -->       2378



ALU output -->         49

coeffs -> 30

data --> 1

Multiplier output -->         30



ALU output -->         48

coeffs -> 38

data --> 65

Multiplier output -->       2470



ALU output -->         47

coeffs -> 45

data --> 14

Multiplier output -->        630



ALU output -->         46

coeffs -> 58

data --> 90

Multiplier output -->       5220



ALU output -->         45

coeffs -> 83

data --> 76

Multiplier output -->       6308



ALU output -->         44

coeffs -> 83

data --> 94

Multiplier output -->       7802



ALU output -->         43

coeffs -> 58

data --> 45

Multiplier output -->       2610



ALU output -->         42

coeffs -> 51

data --> 92

Multiplier output -->       4692



Obtained result --> 59473

Golden result --> 59473

Success


ALU output -->         62

coeffs -> 69

data --> 35

Multiplier output -->       2415



ALU output -->         61

coeffs -> 35

data --> 9

Multiplier output -->        315



ALU output -->         60

coeffs -> 98

data --> 45

Multiplier output -->       4410



ALU output -->         59

coeffs -> 10

data --> 32

Multiplier output -->        320



ALU output -->         58

coeffs -> 80

data --> 40

Multiplier output -->       3200



ALU output -->         57

coeffs -> 54

data --> 88

Multiplier output -->       4752



ALU output -->         56

coeffs -> 50

data --> 84

Multiplier output -->       4200



ALU output -->         55

coeffs -> 73

data --> 52

Multiplier output -->       3796



ALU output -->         54

coeffs -> 94

data --> 31

Multiplier output -->       2914



ALU output -->         53

coeffs -> 76

data --> 23

Multiplier output -->       1748



ALU output -->         52

coeffs -> 18

data --> 30

Multiplier output -->        540



ALU output -->         51

coeffs -> 41

data --> 40

Multiplier output -->       1640



ALU output -->         50

coeffs -> 30

data --> 58

Multiplier output -->       1740



ALU output -->         49

coeffs -> 38

data --> 1

Multiplier output -->         38



ALU output -->         48

coeffs -> 45

data --> 65

Multiplier output -->       2925



ALU output -->         47

coeffs -> 58

data --> 14

Multiplier output -->        812



ALU output -->         46

coeffs -> 83

data --> 90

Multiplier output -->       7470



ALU output -->         45

coeffs -> 83

data --> 76

Multiplier output -->       6308



ALU output -->         44

coeffs -> 58

data --> 94

Multiplier output -->       5452



ALU output -->         43

coeffs -> 51

data --> 45

Multiplier output -->       2295



Obtained result --> 57290

Golden result --> 57290

Success


ALU output -->         63

coeffs -> 69

data --> 22

Multiplier output -->       1518



ALU output -->         62

coeffs -> 35

data --> 35

Multiplier output -->       1225



ALU output -->         61

coeffs -> 98

data --> 9

Multiplier output -->        882



ALU output -->         60

coeffs -> 10

data --> 45

Multiplier output -->        450



ALU output -->         59

coeffs -> 80

data --> 32

Multiplier output -->       2560



ALU output -->         58

coeffs -> 54

data --> 40

Multiplier output -->       2160



ALU output -->         57

coeffs -> 50

data --> 88

Multiplier output -->       4400



ALU output -->         56

coeffs -> 73

data --> 84

Multiplier output -->       6132



ALU output -->         55

coeffs -> 94

data --> 52

Multiplier output -->       4888



ALU output -->         54

coeffs -> 76

data --> 31

Multiplier output -->       2356



ALU output -->         53

coeffs -> 18

data --> 23

Multiplier output -->        414



ALU output -->         52

coeffs -> 41

data --> 30

Multiplier output -->       1230



ALU output -->         51

coeffs -> 30

data --> 40

Multiplier output -->       1200



ALU output -->         50

coeffs -> 38

data --> 58

Multiplier output -->       2204



ALU output -->         49

coeffs -> 45

data --> 1

Multiplier output -->         45



ALU output -->         48

coeffs -> 58

data --> 65

Multiplier output -->       3770



ALU output -->         47

coeffs -> 83

data --> 14

Multiplier output -->       1162



ALU output -->         46

coeffs -> 83

data --> 90

Multiplier output -->       7470



ALU output -->         45

coeffs -> 58

data --> 76

Multiplier output -->       4408



ALU output -->         44

coeffs -> 51

data --> 94

Multiplier output -->       4794



Obtained result --> 53268

Golden result --> 53268

Success


ALU output -->         64

coeffs -> 69

data --> 34

Multiplier output -->       2346



ALU output -->         63

coeffs -> 35

data --> 22

Multiplier output -->        770



ALU output -->         62

coeffs -> 98

data --> 35

Multiplier output -->       3430



ALU output -->         61

coeffs -> 10

data --> 9

Multiplier output -->         90



ALU output -->         60

coeffs -> 80

data --> 45

Multiplier output -->       3600



ALU output -->         59

coeffs -> 54

data --> 32

Multiplier output -->       1728



ALU output -->         58

coeffs -> 50

data --> 40

Multiplier output -->       2000



ALU output -->         57

coeffs -> 73

data --> 88

Multiplier output -->       6424



ALU output -->         56

coeffs -> 94

data --> 84

Multiplier output -->       7896



ALU output -->         55

coeffs -> 76

data --> 52

Multiplier output -->       3952



ALU output -->         54

coeffs -> 18

data --> 31

Multiplier output -->        558



ALU output -->         53

coeffs -> 41

data --> 23

Multiplier output -->        943



ALU output -->         52

coeffs -> 30

data --> 30

Multiplier output -->        900



ALU output -->         51

coeffs -> 38

data --> 40

Multiplier output -->       1520



ALU output -->         50

coeffs -> 45

data --> 58

Multiplier output -->       2610



ALU output -->         49

coeffs -> 58

data --> 1

Multiplier output -->         58



ALU output -->         48

coeffs -> 83

data --> 65

Multiplier output -->       5395



ALU output -->         47

coeffs -> 83

data --> 14

Multiplier output -->       1162



ALU output -->         46

coeffs -> 58

data --> 90

Multiplier output -->       5220



ALU output -->         45

coeffs -> 51

data --> 76

Multiplier output -->       3876



Obtained result --> 54478

Golden result --> 54478

Success


ALU output -->         65

coeffs -> 69

data --> 52

Multiplier output -->       3588



ALU output -->         64

coeffs -> 35

data --> 34

Multiplier output -->       1190



ALU output -->         63

coeffs -> 98

data --> 22

Multiplier output -->       2156



ALU output -->         62

coeffs -> 10

data --> 35

Multiplier output -->        350



ALU output -->         61

coeffs -> 80

data --> 9

Multiplier output -->        720



ALU output -->         60

coeffs -> 54

data --> 45

Multiplier output -->       2430



ALU output -->         59

coeffs -> 50

data --> 32

Multiplier output -->       1600



ALU output -->         58

coeffs -> 73

data --> 40

Multiplier output -->       2920



ALU output -->         57

coeffs -> 94

data --> 88

Multiplier output -->       8272



ALU output -->         56

coeffs -> 76

data --> 84

Multiplier output -->       6384



ALU output -->         55

coeffs -> 18

data --> 52

Multiplier output -->        936



ALU output -->         54

coeffs -> 41

data --> 31

Multiplier output -->       1271



ALU output -->         53

coeffs -> 30

data --> 23

Multiplier output -->        690



ALU output -->         52

coeffs -> 38

data --> 30

Multiplier output -->       1140



ALU output -->         51

coeffs -> 45

data --> 40

Multiplier output -->       1800



ALU output -->         50

coeffs -> 58

data --> 58

Multiplier output -->       3364



ALU output -->         49

coeffs -> 83

data --> 1

Multiplier output -->         83



ALU output -->         48

coeffs -> 83

data --> 65

Multiplier output -->       5395



ALU output -->         47

coeffs -> 58

data --> 14

Multiplier output -->        812



ALU output -->         46

coeffs -> 51

data --> 90

Multiplier output -->       4590



Obtained result --> 49691

Golden result --> 49691

Success


ALU output -->         66

coeffs -> 69

data --> 35

Multiplier output -->       2415



ALU output -->         65

coeffs -> 35

data --> 52

Multiplier output -->       1820



ALU output -->         64

coeffs -> 98

data --> 34

Multiplier output -->       3332



ALU output -->         63

coeffs -> 10

data --> 22

Multiplier output -->        220



ALU output -->         62

coeffs -> 80

data --> 35

Multiplier output -->       2800



ALU output -->         61

coeffs -> 54

data --> 9

Multiplier output -->        486



ALU output -->         60

coeffs -> 50

data --> 45

Multiplier output -->       2250



ALU output -->         59

coeffs -> 73

data --> 32

Multiplier output -->       2336



ALU output -->         58

coeffs -> 94

data --> 40

Multiplier output -->       3760



ALU output -->         57

coeffs -> 76

data --> 88

Multiplier output -->       6688



ALU output -->         56

coeffs -> 18

data --> 84

Multiplier output -->       1512



ALU output -->         55

coeffs -> 41

data --> 52

Multiplier output -->       2132



ALU output -->         54

coeffs -> 30

data --> 31

Multiplier output -->        930



ALU output -->         53

coeffs -> 38

data --> 23

Multiplier output -->        874



ALU output -->         52

coeffs -> 45

data --> 30

Multiplier output -->       1350



ALU output -->         51

coeffs -> 58

data --> 40

Multiplier output -->       2320



ALU output -->         50

coeffs -> 83

data --> 58

Multiplier output -->       4814



ALU output -->         49

coeffs -> 83

data --> 1

Multiplier output -->         83



ALU output -->         48

coeffs -> 58

data --> 65

Multiplier output -->       3770



ALU output -->         47

coeffs -> 51

data --> 14

Multiplier output -->        714



Obtained result --> 44606

Golden result --> 44606

Success


ALU output -->         67

coeffs -> 69

data --> 88

Multiplier output -->       6072



ALU output -->         66

coeffs -> 35

data --> 35

Multiplier output -->       1225



ALU output -->         65

coeffs -> 98

data --> 52

Multiplier output -->       5096



ALU output -->         64

coeffs -> 10

data --> 34

Multiplier output -->        340



ALU output -->         63

coeffs -> 80

data --> 22

Multiplier output -->       1760



ALU output -->         62

coeffs -> 54

data --> 35

Multiplier output -->       1890



ALU output -->         61

coeffs -> 50

data --> 9

Multiplier output -->        450



ALU output -->         60

coeffs -> 73

data --> 45

Multiplier output -->       3285



ALU output -->         59

coeffs -> 94

data --> 32

Multiplier output -->       3008



ALU output -->         58

coeffs -> 76

data --> 40

Multiplier output -->       3040



ALU output -->         57

coeffs -> 18

data --> 88

Multiplier output -->       1584



ALU output -->         56

coeffs -> 41

data --> 84

Multiplier output -->       3444



ALU output -->         55

coeffs -> 30

data --> 52

Multiplier output -->       1560



ALU output -->         54

coeffs -> 38

data --> 31

Multiplier output -->       1178



ALU output -->         53

coeffs -> 45

data --> 23

Multiplier output -->       1035



ALU output -->         52

coeffs -> 58

data --> 30

Multiplier output -->       1740



ALU output -->         51

coeffs -> 83

data --> 40

Multiplier output -->       3320



ALU output -->         50

coeffs -> 83

data --> 58

Multiplier output -->       4814



ALU output -->         49

coeffs -> 58

data --> 1

Multiplier output -->         58



ALU output -->         48

coeffs -> 51

data --> 65

Multiplier output -->       3315



Obtained result --> 48214

Golden result --> 48214

Success


ALU output -->         68

coeffs -> 69

data --> 15

Multiplier output -->       1035



ALU output -->         67

coeffs -> 35

data --> 88

Multiplier output -->       3080



ALU output -->         66

coeffs -> 98

data --> 35

Multiplier output -->       3430



ALU output -->         65

coeffs -> 10

data --> 52

Multiplier output -->        520



ALU output -->         64

coeffs -> 80

data --> 34

Multiplier output -->       2720



ALU output -->         63

coeffs -> 54

data --> 22

Multiplier output -->       1188



ALU output -->         62

coeffs -> 50

data --> 35

Multiplier output -->       1750



ALU output -->         61

coeffs -> 73

data --> 9

Multiplier output -->        657



ALU output -->         60

coeffs -> 94

data --> 45

Multiplier output -->       4230



ALU output -->         59

coeffs -> 76

data --> 32

Multiplier output -->       2432



ALU output -->         58

coeffs -> 18

data --> 40

Multiplier output -->        720



ALU output -->         57

coeffs -> 41

data --> 88

Multiplier output -->       3608



ALU output -->         56

coeffs -> 30

data --> 84

Multiplier output -->       2520



ALU output -->         55

coeffs -> 38

data --> 52

Multiplier output -->       1976



ALU output -->         54

coeffs -> 45

data --> 31

Multiplier output -->       1395



ALU output -->         53

coeffs -> 58

data --> 23

Multiplier output -->       1334



ALU output -->         52

coeffs -> 83

data --> 30

Multiplier output -->       2490



ALU output -->         51

coeffs -> 83

data --> 40

Multiplier output -->       3320



ALU output -->         50

coeffs -> 58

data --> 58

Multiplier output -->       3364



ALU output -->         49

coeffs -> 51

data --> 1

Multiplier output -->         51



Obtained result --> 41820

Golden result --> 41820

Success


ALU output -->         69

coeffs -> 69

data --> 58

Multiplier output -->       4002



ALU output -->         68

coeffs -> 35

data --> 15

Multiplier output -->        525



ALU output -->         67

coeffs -> 98

data --> 88

Multiplier output -->       8624



ALU output -->         66

coeffs -> 10

data --> 35

Multiplier output -->        350



ALU output -->         65

coeffs -> 80

data --> 52

Multiplier output -->       4160



ALU output -->         64

coeffs -> 54

data --> 34

Multiplier output -->       1836



ALU output -->         63

coeffs -> 50

data --> 22

Multiplier output -->       1100



ALU output -->         62

coeffs -> 73

data --> 35

Multiplier output -->       2555



ALU output -->         61

coeffs -> 94

data --> 9

Multiplier output -->        846



ALU output -->         60

coeffs -> 76

data --> 45

Multiplier output -->       3420



ALU output -->         59

coeffs -> 18

data --> 32

Multiplier output -->        576



ALU output -->         58

coeffs -> 41

data --> 40

Multiplier output -->       1640



ALU output -->         57

coeffs -> 30

data --> 88

Multiplier output -->       2640



ALU output -->         56

coeffs -> 38

data --> 84

Multiplier output -->       3192



ALU output -->         55

coeffs -> 45

data --> 52

Multiplier output -->       2340



ALU output -->         54

coeffs -> 58

data --> 31

Multiplier output -->       1798



ALU output -->         53

coeffs -> 83

data --> 23

Multiplier output -->       1909



ALU output -->         52

coeffs -> 83

data --> 30

Multiplier output -->       2490



ALU output -->         51

coeffs -> 58

data --> 40

Multiplier output -->       2320



ALU output -->         50

coeffs -> 51

data --> 58

Multiplier output -->       2958



Obtained result --> 49281

Golden result --> 49281

Success


ALU output -->         70

coeffs -> 69

data --> 92

Multiplier output -->       6348



ALU output -->         69

coeffs -> 35

data --> 58

Multiplier output -->       2030



ALU output -->         68

coeffs -> 98

data --> 15

Multiplier output -->       1470



ALU output -->         67

coeffs -> 10

data --> 88

Multiplier output -->        880



ALU output -->         66

coeffs -> 80

data --> 35

Multiplier output -->       2800



ALU output -->         65

coeffs -> 54

data --> 52

Multiplier output -->       2808



ALU output -->         64

coeffs -> 50

data --> 34

Multiplier output -->       1700



ALU output -->         63

coeffs -> 73

data --> 22

Multiplier output -->       1606



ALU output -->         62

coeffs -> 94

data --> 35

Multiplier output -->       3290



ALU output -->         61

coeffs -> 76

data --> 9

Multiplier output -->        684



ALU output -->         60

coeffs -> 18

data --> 45

Multiplier output -->        810



ALU output -->         59

coeffs -> 41

data --> 32

Multiplier output -->       1312



ALU output -->         58

coeffs -> 30

data --> 40

Multiplier output -->       1200



ALU output -->         57

coeffs -> 38

data --> 88

Multiplier output -->       3344



ALU output -->         56

coeffs -> 45

data --> 84

Multiplier output -->       3780



ALU output -->         55

coeffs -> 58

data --> 52

Multiplier output -->       3016



ALU output -->         54

coeffs -> 83

data --> 31

Multiplier output -->       2573



ALU output -->         53

coeffs -> 83

data --> 23

Multiplier output -->       1909



ALU output -->         52

coeffs -> 58

data --> 30

Multiplier output -->       1740



ALU output -->         51

coeffs -> 51

data --> 40

Multiplier output -->       2040



Obtained result --> 45340

Golden result --> 45340

Success


ALU output -->         71

coeffs -> 69

data --> 47

Multiplier output -->       3243



ALU output -->         70

coeffs -> 35

data --> 92

Multiplier output -->       3220



ALU output -->         69

coeffs -> 98

data --> 58

Multiplier output -->       5684



ALU output -->         68

coeffs -> 10

data --> 15

Multiplier output -->        150



ALU output -->         67

coeffs -> 80

data --> 88

Multiplier output -->       7040



ALU output -->         66

coeffs -> 54

data --> 35

Multiplier output -->       1890



ALU output -->         65

coeffs -> 50

data --> 52

Multiplier output -->       2600



ALU output -->         64

coeffs -> 73

data --> 34

Multiplier output -->       2482



ALU output -->         63

coeffs -> 94

data --> 22

Multiplier output -->       2068



ALU output -->         62

coeffs -> 76

data --> 35

Multiplier output -->       2660



ALU output -->         61

coeffs -> 18

data --> 9

Multiplier output -->        162



ALU output -->         60

coeffs -> 41

data --> 45

Multiplier output -->       1845



ALU output -->         59

coeffs -> 30

data --> 32

Multiplier output -->        960



ALU output -->         58

coeffs -> 38

data --> 40

Multiplier output -->       1520



ALU output -->         57

coeffs -> 45

data --> 88

Multiplier output -->       3960



ALU output -->         56

coeffs -> 58

data --> 84

Multiplier output -->       4872



ALU output -->         55

coeffs -> 83

data --> 52

Multiplier output -->       4316



ALU output -->         54

coeffs -> 83

data --> 31

Multiplier output -->       2573



ALU output -->         53

coeffs -> 58

data --> 23

Multiplier output -->       1334



ALU output -->         52

coeffs -> 51

data --> 30

Multiplier output -->       1530



Obtained result --> 54109

Golden result --> 54109

Success


ALU output -->         72

coeffs -> 69

data --> 56

Multiplier output -->       3864



ALU output -->         71

coeffs -> 35

data --> 47

Multiplier output -->       1645



ALU output -->         70

coeffs -> 98

data --> 92

Multiplier output -->       9016



ALU output -->         69

coeffs -> 10

data --> 58

Multiplier output -->        580



ALU output -->         68

coeffs -> 80

data --> 15

Multiplier output -->       1200



ALU output -->         67

coeffs -> 54

data --> 88

Multiplier output -->       4752



ALU output -->         66

coeffs -> 50

data --> 35

Multiplier output -->       1750



ALU output -->         65

coeffs -> 73

data --> 52

Multiplier output -->       3796



ALU output -->         64

coeffs -> 94

data --> 34

Multiplier output -->       3196



ALU output -->         63

coeffs -> 76

data --> 22

Multiplier output -->       1672



ALU output -->         62

coeffs -> 18

data --> 35

Multiplier output -->        630



ALU output -->         61

coeffs -> 41

data --> 9

Multiplier output -->        369



ALU output -->         60

coeffs -> 30

data --> 45

Multiplier output -->       1350



ALU output -->         59

coeffs -> 38

data --> 32

Multiplier output -->       1216



ALU output -->         58

coeffs -> 45

data --> 40

Multiplier output -->       1800



ALU output -->         57

coeffs -> 58

data --> 88

Multiplier output -->       5104



ALU output -->         56

coeffs -> 83

data --> 84

Multiplier output -->       6972



ALU output -->         55

coeffs -> 83

data --> 52

Multiplier output -->       4316



ALU output -->         54

coeffs -> 58

data --> 31

Multiplier output -->       1798



ALU output -->         53

coeffs -> 51

data --> 23

Multiplier output -->       1173



Obtained result --> 56199

Golden result --> 56199

Success


ALU output -->         73

coeffs -> 69

data --> 35

Multiplier output -->       2415



ALU output -->         72

coeffs -> 35

data --> 56

Multiplier output -->       1960



ALU output -->         71

coeffs -> 98

data --> 47

Multiplier output -->       4606



ALU output -->         70

coeffs -> 10

data --> 92

Multiplier output -->        920



ALU output -->         69

coeffs -> 80

data --> 58

Multiplier output -->       4640



ALU output -->         68

coeffs -> 54

data --> 15

Multiplier output -->        810



ALU output -->         67

coeffs -> 50

data --> 88

Multiplier output -->       4400



ALU output -->         66

coeffs -> 73

data --> 35

Multiplier output -->       2555



ALU output -->         65

coeffs -> 94

data --> 52

Multiplier output -->       4888



ALU output -->         64

coeffs -> 76

data --> 34

Multiplier output -->       2584



ALU output -->         63

coeffs -> 18

data --> 22

Multiplier output -->        396



ALU output -->         62

coeffs -> 41

data --> 35

Multiplier output -->       1435



ALU output -->         61

coeffs -> 30

data --> 9

Multiplier output -->        270



ALU output -->         60

coeffs -> 38

data --> 45

Multiplier output -->       1710



ALU output -->         59

coeffs -> 45

data --> 32

Multiplier output -->       1440



ALU output -->         58

coeffs -> 58

data --> 40

Multiplier output -->       2320



ALU output -->         57

coeffs -> 83

data --> 88

Multiplier output -->       7304



ALU output -->         56

coeffs -> 83

data --> 84

Multiplier output -->       6972



ALU output -->         55

coeffs -> 58

data --> 52

Multiplier output -->       3016



ALU output -->         54

coeffs -> 51

data --> 31

Multiplier output -->       1581



Obtained result --> 56222

Golden result --> 56222

Success


ALU output -->         74

coeffs -> 69

data --> 91

Multiplier output -->       6279



ALU output -->         73

coeffs -> 35

data --> 35

Multiplier output -->       1225



ALU output -->         72

coeffs -> 98

data --> 56

Multiplier output -->       5488



ALU output -->         71

coeffs -> 10

data --> 47

Multiplier output -->        470



ALU output -->         70

coeffs -> 80

data --> 92

Multiplier output -->       7360



ALU output -->         69

coeffs -> 54

data --> 58

Multiplier output -->       3132



ALU output -->         68

coeffs -> 50

data --> 15

Multiplier output -->        750



ALU output -->         67

coeffs -> 73

data --> 88

Multiplier output -->       6424



ALU output -->         66

coeffs -> 94

data --> 35

Multiplier output -->       3290



ALU output -->         65

coeffs -> 76

data --> 52

Multiplier output -->       3952



ALU output -->         64

coeffs -> 18

data --> 34

Multiplier output -->        612



ALU output -->         63

coeffs -> 41

data --> 22

Multiplier output -->        902



ALU output -->         62

coeffs -> 30

data --> 35

Multiplier output -->       1050



ALU output -->         61

coeffs -> 38

data --> 9

Multiplier output -->        342



ALU output -->         60

coeffs -> 45

data --> 45

Multiplier output -->       2025



ALU output -->         59

coeffs -> 58

data --> 32

Multiplier output -->       1856



ALU output -->         58

coeffs -> 83

data --> 40

Multiplier output -->       3320



ALU output -->         57

coeffs -> 83

data --> 88

Multiplier output -->       7304



ALU output -->         56

coeffs -> 58

data --> 84

Multiplier output -->       4872



ALU output -->         55

coeffs -> 51

data --> 52

Multiplier output -->       2652



Obtained result --> 63305

Golden result --> 63305

Success


ALU output -->         75

coeffs -> 69

data --> 2

Multiplier output -->        138



ALU output -->         74

coeffs -> 35

data --> 91

Multiplier output -->       3185



ALU output -->         73

coeffs -> 98

data --> 35

Multiplier output -->       3430



ALU output -->         72

coeffs -> 10

data --> 56

Multiplier output -->        560



ALU output -->         71

coeffs -> 80

data --> 47

Multiplier output -->       3760



ALU output -->         70

coeffs -> 54

data --> 92

Multiplier output -->       4968



ALU output -->         69

coeffs -> 50

data --> 58

Multiplier output -->       2900



ALU output -->         68

coeffs -> 73

data --> 15

Multiplier output -->       1095



ALU output -->         67

coeffs -> 94

data --> 88

Multiplier output -->       8272



ALU output -->         66

coeffs -> 76

data --> 35

Multiplier output -->       2660



ALU output -->         65

coeffs -> 18

data --> 52

Multiplier output -->        936



ALU output -->         64

coeffs -> 41

data --> 34

Multiplier output -->       1394



ALU output -->         63

coeffs -> 30

data --> 22

Multiplier output -->        660



ALU output -->         62

coeffs -> 38

data --> 35

Multiplier output -->       1330



ALU output -->         61

coeffs -> 45

data --> 9

Multiplier output -->        405



ALU output -->         60

coeffs -> 58

data --> 45

Multiplier output -->       2610



ALU output -->         59

coeffs -> 83

data --> 32

Multiplier output -->       2656



ALU output -->         58

coeffs -> 83

data --> 40

Multiplier output -->       3320



ALU output -->         57

coeffs -> 58

data --> 88

Multiplier output -->       5104



ALU output -->         56

coeffs -> 51

data --> 84

Multiplier output -->       4284



Obtained result --> 53667

Golden result --> 53667

Success


ALU output -->         76

coeffs -> 69

data --> 10

Multiplier output -->        690



ALU output -->         75

coeffs -> 35

data --> 2

Multiplier output -->         70



ALU output -->         74

coeffs -> 98

data --> 91

Multiplier output -->       8918



ALU output -->         73

coeffs -> 10

data --> 35

Multiplier output -->        350



ALU output -->         72

coeffs -> 80

data --> 56

Multiplier output -->       4480



ALU output -->         71

coeffs -> 54

data --> 47

Multiplier output -->       2538



ALU output -->         70

coeffs -> 50

data --> 92

Multiplier output -->       4600



ALU output -->         69

coeffs -> 73

data --> 58

Multiplier output -->       4234



ALU output -->         68

coeffs -> 94

data --> 15

Multiplier output -->       1410



ALU output -->         67

coeffs -> 76

data --> 88

Multiplier output -->       6688



ALU output -->         66

coeffs -> 18

data --> 35

Multiplier output -->        630



ALU output -->         65

coeffs -> 41

data --> 52

Multiplier output -->       2132



ALU output -->         64

coeffs -> 30

data --> 34

Multiplier output -->       1020



ALU output -->         63

coeffs -> 38

data --> 22

Multiplier output -->        836



ALU output -->         62

coeffs -> 45

data --> 35

Multiplier output -->       1575



ALU output -->         61

coeffs -> 58

data --> 9

Multiplier output -->        522



ALU output -->         60

coeffs -> 83

data --> 45

Multiplier output -->       3735



ALU output -->         59

coeffs -> 83

data --> 32

Multiplier output -->       2656



ALU output -->         58

coeffs -> 58

data --> 40

Multiplier output -->       2320



ALU output -->         57

coeffs -> 51

data --> 88

Multiplier output -->       4488



Obtained result --> 53892

Golden result --> 53892

Success


ALU output -->         77

coeffs -> 69

data --> 80

Multiplier output -->       5520



ALU output -->         76

coeffs -> 35

data --> 10

Multiplier output -->        350



ALU output -->         75

coeffs -> 98

data --> 2

Multiplier output -->        196



ALU output -->         74

coeffs -> 10

data --> 91

Multiplier output -->        910



ALU output -->         73

coeffs -> 80

data --> 35

Multiplier output -->       2800



ALU output -->         72

coeffs -> 54

data --> 56

Multiplier output -->       3024



ALU output -->         71

coeffs -> 50

data --> 47

Multiplier output -->       2350



ALU output -->         70

coeffs -> 73

data --> 92

Multiplier output -->       6716



ALU output -->         69

coeffs -> 94

data --> 58

Multiplier output -->       5452



ALU output -->         68

coeffs -> 76

data --> 15

Multiplier output -->       1140



ALU output -->         67

coeffs -> 18

data --> 88

Multiplier output -->       1584



ALU output -->         66

coeffs -> 41

data --> 35

Multiplier output -->       1435



ALU output -->         65

coeffs -> 30

data --> 52

Multiplier output -->       1560



ALU output -->         64

coeffs -> 38

data --> 34

Multiplier output -->       1292



ALU output -->         63

coeffs -> 45

data --> 22

Multiplier output -->        990



ALU output -->         62

coeffs -> 58

data --> 35

Multiplier output -->       2030



ALU output -->         61

coeffs -> 83

data --> 9

Multiplier output -->        747



ALU output -->         60

coeffs -> 83

data --> 45

Multiplier output -->       3735



ALU output -->         59

coeffs -> 58

data --> 32

Multiplier output -->       1856



ALU output -->         58

coeffs -> 51

data --> 40

Multiplier output -->       2040



Obtained result --> 45727

Golden result --> 45727

Success


ALU output -->         78

coeffs -> 69

data --> 15

Multiplier output -->       1035



ALU output -->         77

coeffs -> 35

data --> 80

Multiplier output -->       2800



ALU output -->         76

coeffs -> 98

data --> 10

Multiplier output -->        980



ALU output -->         75

coeffs -> 10

data --> 2

Multiplier output -->         20



ALU output -->         74

coeffs -> 80

data --> 91

Multiplier output -->       7280



ALU output -->         73

coeffs -> 54

data --> 35

Multiplier output -->       1890



ALU output -->         72

coeffs -> 50

data --> 56

Multiplier output -->       2800



ALU output -->         71

coeffs -> 73

data --> 47

Multiplier output -->       3431



ALU output -->         70

coeffs -> 94

data --> 92

Multiplier output -->       8648



ALU output -->         69

coeffs -> 76

data --> 58

Multiplier output -->       4408



ALU output -->         68

coeffs -> 18

data --> 15

Multiplier output -->        270



ALU output -->         67

coeffs -> 41

data --> 88

Multiplier output -->       3608



ALU output -->         66

coeffs -> 30

data --> 35

Multiplier output -->       1050



ALU output -->         65

coeffs -> 38

data --> 52

Multiplier output -->       1976



ALU output -->         64

coeffs -> 45

data --> 34

Multiplier output -->       1530



ALU output -->         63

coeffs -> 58

data --> 22

Multiplier output -->       1276



ALU output -->         62

coeffs -> 83

data --> 35

Multiplier output -->       2905



ALU output -->         61

coeffs -> 83

data --> 9

Multiplier output -->        747



ALU output -->         60

coeffs -> 58

data --> 45

Multiplier output -->       2610



ALU output -->         59

coeffs -> 51

data --> 32

Multiplier output -->       1632



Obtained result --> 50896

Golden result --> 50896

Success


ALU output -->         79

coeffs -> 69

data --> 27

Multiplier output -->       1863



ALU output -->         78

coeffs -> 35

data --> 15

Multiplier output -->        525



ALU output -->         77

coeffs -> 98

data --> 80

Multiplier output -->       7840



ALU output -->         76

coeffs -> 10

data --> 10

Multiplier output -->        100



ALU output -->         75

coeffs -> 80

data --> 2

Multiplier output -->        160



ALU output -->         74

coeffs -> 54

data --> 91

Multiplier output -->       4914



ALU output -->         73

coeffs -> 50

data --> 35

Multiplier output -->       1750



ALU output -->         72

coeffs -> 73

data --> 56

Multiplier output -->       4088



ALU output -->         71

coeffs -> 94

data --> 47

Multiplier output -->       4418



ALU output -->         70

coeffs -> 76

data --> 92

Multiplier output -->       6992



ALU output -->         69

coeffs -> 18

data --> 58

Multiplier output -->       1044



ALU output -->         68

coeffs -> 41

data --> 15

Multiplier output -->        615



ALU output -->         67

coeffs -> 30

data --> 88

Multiplier output -->       2640



ALU output -->         66

coeffs -> 38

data --> 35

Multiplier output -->       1330



ALU output -->         65

coeffs -> 45

data --> 52

Multiplier output -->       2340



ALU output -->         64

coeffs -> 58

data --> 34

Multiplier output -->       1972



ALU output -->         63

coeffs -> 83

data --> 22

Multiplier output -->       1826



ALU output -->         62

coeffs -> 83

data --> 35

Multiplier output -->       2905



ALU output -->         61

coeffs -> 58

data --> 9

Multiplier output -->        522



ALU output -->         60

coeffs -> 51

data --> 45

Multiplier output -->       2295



Obtained result --> 50139

Golden result --> 50139

Success


ALU output -->         80

coeffs -> 69

data --> 81

Multiplier output -->       5589



ALU output -->         79

coeffs -> 35

data --> 27

Multiplier output -->        945



ALU output -->         78

coeffs -> 98

data --> 15

Multiplier output -->       1470



ALU output -->         77

coeffs -> 10

data --> 80

Multiplier output -->        800



ALU output -->         76

coeffs -> 80

data --> 10

Multiplier output -->        800



ALU output -->         75

coeffs -> 54

data --> 2

Multiplier output -->        108



ALU output -->         74

coeffs -> 50

data --> 91

Multiplier output -->       4550



ALU output -->         73

coeffs -> 73

data --> 35

Multiplier output -->       2555



ALU output -->         72

coeffs -> 94

data --> 56

Multiplier output -->       5264



ALU output -->         71

coeffs -> 76

data --> 47

Multiplier output -->       3572



ALU output -->         70

coeffs -> 18

data --> 92

Multiplier output -->       1656



ALU output -->         69

coeffs -> 41

data --> 58

Multiplier output -->       2378



ALU output -->         68

coeffs -> 30

data --> 15

Multiplier output -->        450



ALU output -->         67

coeffs -> 38

data --> 88

Multiplier output -->       3344



ALU output -->         66

coeffs -> 45

data --> 35

Multiplier output -->       1575



ALU output -->         65

coeffs -> 58

data --> 52

Multiplier output -->       3016



ALU output -->         64

coeffs -> 83

data --> 34

Multiplier output -->       2822



ALU output -->         63

coeffs -> 83

data --> 22

Multiplier output -->       1826



ALU output -->         62

coeffs -> 58

data --> 35

Multiplier output -->       2030



ALU output -->         61

coeffs -> 51

data --> 9

Multiplier output -->        459



Obtained result --> 45209

Golden result --> 45209

Success


ALU output -->         81

coeffs -> 69

data --> 72

Multiplier output -->       4968



ALU output -->         80

coeffs -> 35

data --> 81

Multiplier output -->       2835



ALU output -->         79

coeffs -> 98

data --> 27

Multiplier output -->       2646



ALU output -->         78

coeffs -> 10

data --> 15

Multiplier output -->        150



ALU output -->         77

coeffs -> 80

data --> 80

Multiplier output -->       6400



ALU output -->         76

coeffs -> 54

data --> 10

Multiplier output -->        540



ALU output -->         75

coeffs -> 50

data --> 2

Multiplier output -->        100



ALU output -->         74

coeffs -> 73

data --> 91

Multiplier output -->       6643



ALU output -->         73

coeffs -> 94

data --> 35

Multiplier output -->       3290



ALU output -->         72

coeffs -> 76

data --> 56

Multiplier output -->       4256



ALU output -->         71

coeffs -> 18

data --> 47

Multiplier output -->        846



ALU output -->         70

coeffs -> 41

data --> 92

Multiplier output -->       3772



ALU output -->         69

coeffs -> 30

data --> 58

Multiplier output -->       1740



ALU output -->         68

coeffs -> 38

data --> 15

Multiplier output -->        570



ALU output -->         67

coeffs -> 45

data --> 88

Multiplier output -->       3960



ALU output -->         66

coeffs -> 58

data --> 35

Multiplier output -->       2030



ALU output -->         65

coeffs -> 83

data --> 52

Multiplier output -->       4316



ALU output -->         64

coeffs -> 83

data --> 34

Multiplier output -->       2822



ALU output -->         63

coeffs -> 58

data --> 22

Multiplier output -->       1276



ALU output -->         62

coeffs -> 51

data --> 35

Multiplier output -->       1785



Obtained result --> 54945

Golden result --> 54945

Success


ALU output -->         82

coeffs -> 69

data --> 18

Multiplier output -->       1242



ALU output -->         81

coeffs -> 35

data --> 72

Multiplier output -->       2520



ALU output -->         80

coeffs -> 98

data --> 81

Multiplier output -->       7938



ALU output -->         79

coeffs -> 10

data --> 27

Multiplier output -->        270



ALU output -->         78

coeffs -> 80

data --> 15

Multiplier output -->       1200



ALU output -->         77

coeffs -> 54

data --> 80

Multiplier output -->       4320



ALU output -->         76

coeffs -> 50

data --> 10

Multiplier output -->        500



ALU output -->         75

coeffs -> 73

data --> 2

Multiplier output -->        146



ALU output -->         74

coeffs -> 94

data --> 91

Multiplier output -->       8554



ALU output -->         73

coeffs -> 76

data --> 35

Multiplier output -->       2660



ALU output -->         72

coeffs -> 18

data --> 56

Multiplier output -->       1008



ALU output -->         71

coeffs -> 41

data --> 47

Multiplier output -->       1927



ALU output -->         70

coeffs -> 30

data --> 92

Multiplier output -->       2760



ALU output -->         69

coeffs -> 38

data --> 58

Multiplier output -->       2204



ALU output -->         68

coeffs -> 45

data --> 15

Multiplier output -->        675



ALU output -->         67

coeffs -> 58

data --> 88

Multiplier output -->       5104



ALU output -->         66

coeffs -> 83

data --> 35

Multiplier output -->       2905



ALU output -->         65

coeffs -> 83

data --> 52

Multiplier output -->       4316



ALU output -->         64

coeffs -> 58

data --> 34

Multiplier output -->       1972



ALU output -->         63

coeffs -> 51

data --> 22

Multiplier output -->       1122



Obtained result --> 53343

Golden result --> 53343

Success


ALU output -->         83

coeffs -> 69

data --> 62

Multiplier output -->       4278



ALU output -->         82

coeffs -> 35

data --> 18

Multiplier output -->        630



ALU output -->         81

coeffs -> 98

data --> 72

Multiplier output -->       7056



ALU output -->         80

coeffs -> 10

data --> 81

Multiplier output -->        810



ALU output -->         79

coeffs -> 80

data --> 27

Multiplier output -->       2160



ALU output -->         78

coeffs -> 54

data --> 15

Multiplier output -->        810



ALU output -->         77

coeffs -> 50

data --> 80

Multiplier output -->       4000



ALU output -->         76

coeffs -> 73

data --> 10

Multiplier output -->        730



ALU output -->         75

coeffs -> 94

data --> 2

Multiplier output -->        188



ALU output -->         74

coeffs -> 76

data --> 91

Multiplier output -->       6916



ALU output -->         73

coeffs -> 18

data --> 35

Multiplier output -->        630



ALU output -->         72

coeffs -> 41

data --> 56

Multiplier output -->       2296



ALU output -->         71

coeffs -> 30

data --> 47

Multiplier output -->       1410



ALU output -->         70

coeffs -> 38

data --> 92

Multiplier output -->       3496



ALU output -->         69

coeffs -> 45

data --> 58

Multiplier output -->       2610



ALU output -->         68

coeffs -> 58

data --> 15

Multiplier output -->        870



ALU output -->         67

coeffs -> 83

data --> 88

Multiplier output -->       7304



ALU output -->         66

coeffs -> 83

data --> 35

Multiplier output -->       2905



ALU output -->         65

coeffs -> 58

data --> 52

Multiplier output -->       3016



ALU output -->         64

coeffs -> 51

data --> 34

Multiplier output -->       1734



Obtained result --> 53849

Golden result --> 53849

Success


ALU output -->         84

coeffs -> 69

data --> 46

Multiplier output -->       3174



ALU output -->         83

coeffs -> 35

data --> 62

Multiplier output -->       2170



ALU output -->         82

coeffs -> 98

data --> 18

Multiplier output -->       1764



ALU output -->         81

coeffs -> 10

data --> 72

Multiplier output -->        720



ALU output -->         80

coeffs -> 80

data --> 81

Multiplier output -->       6480



ALU output -->         79

coeffs -> 54

data --> 27

Multiplier output -->       1458



ALU output -->         78

coeffs -> 50

data --> 15

Multiplier output -->        750



ALU output -->         77

coeffs -> 73

data --> 80

Multiplier output -->       5840



ALU output -->         76

coeffs -> 94

data --> 10

Multiplier output -->        940



ALU output -->         75

coeffs -> 76

data --> 2

Multiplier output -->        152



ALU output -->         74

coeffs -> 18

data --> 91

Multiplier output -->       1638



ALU output -->         73

coeffs -> 41

data --> 35

Multiplier output -->       1435



ALU output -->         72

coeffs -> 30

data --> 56

Multiplier output -->       1680



ALU output -->         71

coeffs -> 38

data --> 47

Multiplier output -->       1786



ALU output -->         70

coeffs -> 45

data --> 92

Multiplier output -->       4140



ALU output -->         69

coeffs -> 58

data --> 58

Multiplier output -->       3364



ALU output -->         68

coeffs -> 83

data --> 15

Multiplier output -->       1245



ALU output -->         67

coeffs -> 83

data --> 88

Multiplier output -->       7304



ALU output -->         66

coeffs -> 58

data --> 35

Multiplier output -->       2030



ALU output -->         65

coeffs -> 51

data --> 52

Multiplier output -->       2652



Obtained result --> 50722

Golden result --> 50722

Success


ALU output -->         85

coeffs -> 69

data --> 48

Multiplier output -->       3312



ALU output -->         84

coeffs -> 35

data --> 46

Multiplier output -->       1610



ALU output -->         83

coeffs -> 98

data --> 62

Multiplier output -->       6076



ALU output -->         82

coeffs -> 10

data --> 18

Multiplier output -->        180



ALU output -->         81

coeffs -> 80

data --> 72

Multiplier output -->       5760



ALU output -->         80

coeffs -> 54

data --> 81

Multiplier output -->       4374



ALU output -->         79

coeffs -> 50

data --> 27

Multiplier output -->       1350



ALU output -->         78

coeffs -> 73

data --> 15

Multiplier output -->       1095



ALU output -->         77

coeffs -> 94

data --> 80

Multiplier output -->       7520



ALU output -->         76

coeffs -> 76

data --> 10

Multiplier output -->        760



ALU output -->         75

coeffs -> 18

data --> 2

Multiplier output -->         36



ALU output -->         74

coeffs -> 41

data --> 91

Multiplier output -->       3731



ALU output -->         73

coeffs -> 30

data --> 35

Multiplier output -->       1050



ALU output -->         72

coeffs -> 38

data --> 56

Multiplier output -->       2128



ALU output -->         71

coeffs -> 45

data --> 47

Multiplier output -->       2115



ALU output -->         70

coeffs -> 58

data --> 92

Multiplier output -->       5336



ALU output -->         69

coeffs -> 83

data --> 58

Multiplier output -->       4814



ALU output -->         68

coeffs -> 83

data --> 15

Multiplier output -->       1245



ALU output -->         67

coeffs -> 58

data --> 88

Multiplier output -->       5104



ALU output -->         66

coeffs -> 51

data --> 35

Multiplier output -->       1785



Obtained result --> 59381

Golden result --> 59381

Success


ALU output -->         86

coeffs -> 69

data --> 13

Multiplier output -->        897



ALU output -->         85

coeffs -> 35

data --> 48

Multiplier output -->       1680



ALU output -->         84

coeffs -> 98

data --> 46

Multiplier output -->       4508



ALU output -->         83

coeffs -> 10

data --> 62

Multiplier output -->        620



ALU output -->         82

coeffs -> 80

data --> 18

Multiplier output -->       1440



ALU output -->         81

coeffs -> 54

data --> 72

Multiplier output -->       3888



ALU output -->         80

coeffs -> 50

data --> 81

Multiplier output -->       4050



ALU output -->         79

coeffs -> 73

data --> 27

Multiplier output -->       1971



ALU output -->         78

coeffs -> 94

data --> 15

Multiplier output -->       1410



ALU output -->         77

coeffs -> 76

data --> 80

Multiplier output -->       6080



ALU output -->         76

coeffs -> 18

data --> 10

Multiplier output -->        180



ALU output -->         75

coeffs -> 41

data --> 2

Multiplier output -->         82



ALU output -->         74

coeffs -> 30

data --> 91

Multiplier output -->       2730



ALU output -->         73

coeffs -> 38

data --> 35

Multiplier output -->       1330



ALU output -->         72

coeffs -> 45

data --> 56

Multiplier output -->       2520



ALU output -->         71

coeffs -> 58

data --> 47

Multiplier output -->       2726



ALU output -->         70

coeffs -> 83

data --> 92

Multiplier output -->       7636



ALU output -->         69

coeffs -> 83

data --> 58

Multiplier output -->       4814



ALU output -->         68

coeffs -> 58

data --> 15

Multiplier output -->        870



ALU output -->         67

coeffs -> 51

data --> 88

Multiplier output -->       4488



Obtained result --> 53920

Golden result --> 53920

Success


ALU output -->         87

coeffs -> 69

data --> 29

Multiplier output -->       2001



ALU output -->         86

coeffs -> 35

data --> 13

Multiplier output -->        455



ALU output -->         85

coeffs -> 98

data --> 48

Multiplier output -->       4704



ALU output -->         84

coeffs -> 10

data --> 46

Multiplier output -->        460



ALU output -->         83

coeffs -> 80

data --> 62

Multiplier output -->       4960



ALU output -->         82

coeffs -> 54

data --> 18

Multiplier output -->        972



ALU output -->         81

coeffs -> 50

data --> 72

Multiplier output -->       3600



ALU output -->         80

coeffs -> 73

data --> 81

Multiplier output -->       5913



ALU output -->         79

coeffs -> 94

data --> 27

Multiplier output -->       2538



ALU output -->         78

coeffs -> 76

data --> 15

Multiplier output -->       1140



ALU output -->         77

coeffs -> 18

data --> 80

Multiplier output -->       1440



ALU output -->         76

coeffs -> 41

data --> 10

Multiplier output -->        410



ALU output -->         75

coeffs -> 30

data --> 2

Multiplier output -->         60



ALU output -->         74

coeffs -> 38

data --> 91

Multiplier output -->       3458



ALU output -->         73

coeffs -> 45

data --> 35

Multiplier output -->       1575



ALU output -->         72

coeffs -> 58

data --> 56

Multiplier output -->       3248



ALU output -->         71

coeffs -> 83

data --> 47

Multiplier output -->       3901



ALU output -->         70

coeffs -> 83

data --> 92

Multiplier output -->       7636



ALU output -->         69

coeffs -> 58

data --> 58

Multiplier output -->       3364



ALU output -->         68

coeffs -> 51

data --> 15

Multiplier output -->        765



Obtained result --> 52600

Golden result --> 52600

Success


ALU output -->         88

coeffs -> 69

data --> 35

Multiplier output -->       2415



ALU output -->         87

coeffs -> 35

data --> 29

Multiplier output -->       1015



ALU output -->         86

coeffs -> 98

data --> 13

Multiplier output -->       1274



ALU output -->         85

coeffs -> 10

data --> 48

Multiplier output -->        480



ALU output -->         84

coeffs -> 80

data --> 46

Multiplier output -->       3680



ALU output -->         83

coeffs -> 54

data --> 62

Multiplier output -->       3348



ALU output -->         82

coeffs -> 50

data --> 18

Multiplier output -->        900



ALU output -->         81

coeffs -> 73

data --> 72

Multiplier output -->       5256



ALU output -->         80

coeffs -> 94

data --> 81

Multiplier output -->       7614



ALU output -->         79

coeffs -> 76

data --> 27

Multiplier output -->       2052



ALU output -->         78

coeffs -> 18

data --> 15

Multiplier output -->        270



ALU output -->         77

coeffs -> 41

data --> 80

Multiplier output -->       3280



ALU output -->         76

coeffs -> 30

data --> 10

Multiplier output -->        300



ALU output -->         75

coeffs -> 38

data --> 2

Multiplier output -->         76



ALU output -->         74

coeffs -> 45

data --> 91

Multiplier output -->       4095



ALU output -->         73

coeffs -> 58

data --> 35

Multiplier output -->       2030



ALU output -->         72

coeffs -> 83

data --> 56

Multiplier output -->       4648



ALU output -->         71

coeffs -> 83

data --> 47

Multiplier output -->       3901



ALU output -->         70

coeffs -> 58

data --> 92

Multiplier output -->       5336



ALU output -->         69

coeffs -> 51

data --> 58

Multiplier output -->       2958



Obtained result --> 54928

Golden result --> 54928

Success


ALU output -->         89

coeffs -> 69

data --> 5

Multiplier output -->        345



ALU output -->         88

coeffs -> 35

data --> 35

Multiplier output -->       1225



ALU output -->         87

coeffs -> 98

data --> 29

Multiplier output -->       2842



ALU output -->         86

coeffs -> 10

data --> 13

Multiplier output -->        130



ALU output -->         85

coeffs -> 80

data --> 48

Multiplier output -->       3840



ALU output -->         84

coeffs -> 54

data --> 46

Multiplier output -->       2484



ALU output -->         83

coeffs -> 50

data --> 62

Multiplier output -->       3100



ALU output -->         82

coeffs -> 73

data --> 18

Multiplier output -->       1314



ALU output -->         81

coeffs -> 94

data --> 72

Multiplier output -->       6768



ALU output -->         80

coeffs -> 76

data --> 81

Multiplier output -->       6156



ALU output -->         79

coeffs -> 18

data --> 27

Multiplier output -->        486



ALU output -->         78

coeffs -> 41

data --> 15

Multiplier output -->        615



ALU output -->         77

coeffs -> 30

data --> 80

Multiplier output -->       2400



ALU output -->         76

coeffs -> 38

data --> 10

Multiplier output -->        380



ALU output -->         75

coeffs -> 45

data --> 2

Multiplier output -->         90



ALU output -->         74

coeffs -> 58

data --> 91

Multiplier output -->       5278



ALU output -->         73

coeffs -> 83

data --> 35

Multiplier output -->       2905



ALU output -->         72

coeffs -> 83

data --> 56

Multiplier output -->       4648



ALU output -->         71

coeffs -> 58

data --> 47

Multiplier output -->       2726



ALU output -->         70

coeffs -> 51

data --> 92

Multiplier output -->       4692



Obtained result --> 52424

Golden result --> 52424

Success


ALU output -->         90

coeffs -> 69

data --> 12

Multiplier output -->        828



ALU output -->         89

coeffs -> 35

data --> 5

Multiplier output -->        175



ALU output -->         88

coeffs -> 98

data --> 35

Multiplier output -->       3430



ALU output -->         87

coeffs -> 10

data --> 29

Multiplier output -->        290



ALU output -->         86

coeffs -> 80

data --> 13

Multiplier output -->       1040



ALU output -->         85

coeffs -> 54

data --> 48

Multiplier output -->       2592



ALU output -->         84

coeffs -> 50

data --> 46

Multiplier output -->       2300



ALU output -->         83

coeffs -> 73

data --> 62

Multiplier output -->       4526



ALU output -->         82

coeffs -> 94

data --> 18

Multiplier output -->       1692



ALU output -->         81

coeffs -> 76

data --> 72

Multiplier output -->       5472



ALU output -->         80

coeffs -> 18

data --> 81

Multiplier output -->       1458



ALU output -->         79

coeffs -> 41

data --> 27

Multiplier output -->       1107



ALU output -->         78

coeffs -> 30

data --> 15

Multiplier output -->        450



ALU output -->         77

coeffs -> 38

data --> 80

Multiplier output -->       3040



ALU output -->         76

coeffs -> 45

data --> 10

Multiplier output -->        450



ALU output -->         75

coeffs -> 58

data --> 2

Multiplier output -->        116



ALU output -->         74

coeffs -> 83

data --> 91

Multiplier output -->       7553



ALU output -->         73

coeffs -> 83

data --> 35

Multiplier output -->       2905



ALU output -->         72

coeffs -> 58

data --> 56

Multiplier output -->       3248



ALU output -->         71

coeffs -> 51

data --> 47

Multiplier output -->       2397



Obtained result --> 45069

Golden result --> 45069

Success


ALU output -->         91

coeffs -> 69

data --> 31

Multiplier output -->       2139



ALU output -->         90

coeffs -> 35

data --> 12

Multiplier output -->        420



ALU output -->         89

coeffs -> 98

data --> 5

Multiplier output -->        490



ALU output -->         88

coeffs -> 10

data --> 35

Multiplier output -->        350



ALU output -->         87

coeffs -> 80

data --> 29

Multiplier output -->       2320



ALU output -->         86

coeffs -> 54

data --> 13

Multiplier output -->        702



ALU output -->         85

coeffs -> 50

data --> 48

Multiplier output -->       2400



ALU output -->         84

coeffs -> 73

data --> 46

Multiplier output -->       3358



ALU output -->         83

coeffs -> 94

data --> 62

Multiplier output -->       5828



ALU output -->         82

coeffs -> 76

data --> 18

Multiplier output -->       1368



ALU output -->         81

coeffs -> 18

data --> 72

Multiplier output -->       1296



ALU output -->         80

coeffs -> 41

data --> 81

Multiplier output -->       3321



ALU output -->         79

coeffs -> 30

data --> 27

Multiplier output -->        810



ALU output -->         78

coeffs -> 38

data --> 15

Multiplier output -->        570



ALU output -->         77

coeffs -> 45

data --> 80

Multiplier output -->       3600



ALU output -->         76

coeffs -> 58

data --> 10

Multiplier output -->        580



ALU output -->         75

coeffs -> 83

data --> 2

Multiplier output -->        166



ALU output -->         74

coeffs -> 83

data --> 91

Multiplier output -->       7553



ALU output -->         73

coeffs -> 58

data --> 35

Multiplier output -->       2030



ALU output -->         72

coeffs -> 51

data --> 56

Multiplier output -->       2856



Obtained result --> 42157

Golden result --> 42157

Success


ALU output -->         92

coeffs -> 69

data --> 65

Multiplier output -->       4485



ALU output -->         91

coeffs -> 35

data --> 31

Multiplier output -->       1085



ALU output -->         90

coeffs -> 98

data --> 12

Multiplier output -->       1176



ALU output -->         89

coeffs -> 10

data --> 5

Multiplier output -->         50



ALU output -->         88

coeffs -> 80

data --> 35

Multiplier output -->       2800



ALU output -->         87

coeffs -> 54

data --> 29

Multiplier output -->       1566



ALU output -->         86

coeffs -> 50

data --> 13

Multiplier output -->        650



ALU output -->         85

coeffs -> 73

data --> 48

Multiplier output -->       3504



ALU output -->         84

coeffs -> 94

data --> 46

Multiplier output -->       4324



ALU output -->         83

coeffs -> 76

data --> 62

Multiplier output -->       4712



ALU output -->         82

coeffs -> 18

data --> 18

Multiplier output -->        324



ALU output -->         81

coeffs -> 41

data --> 72

Multiplier output -->       2952



ALU output -->         80

coeffs -> 30

data --> 81

Multiplier output -->       2430



ALU output -->         79

coeffs -> 38

data --> 27

Multiplier output -->       1026



ALU output -->         78

coeffs -> 45

data --> 15

Multiplier output -->        675



ALU output -->         77

coeffs -> 58

data --> 80

Multiplier output -->       4640



ALU output -->         76

coeffs -> 83

data --> 10

Multiplier output -->        830



ALU output -->         75

coeffs -> 83

data --> 2

Multiplier output -->        166



ALU output -->         74

coeffs -> 58

data --> 91

Multiplier output -->       5278



ALU output -->         73

coeffs -> 51

data --> 35

Multiplier output -->       1785



Obtained result --> 44458

Golden result --> 44458

Success


ALU output -->         93

coeffs -> 69

data --> 98

Multiplier output -->       6762



ALU output -->         92

coeffs -> 35

data --> 65

Multiplier output -->       2275



ALU output -->         91

coeffs -> 98

data --> 31

Multiplier output -->       3038



ALU output -->         90

coeffs -> 10

data --> 12

Multiplier output -->        120



ALU output -->         89

coeffs -> 80

data --> 5

Multiplier output -->        400



ALU output -->         88

coeffs -> 54

data --> 35

Multiplier output -->       1890



ALU output -->         87

coeffs -> 50

data --> 29

Multiplier output -->       1450



ALU output -->         86

coeffs -> 73

data --> 13

Multiplier output -->        949



ALU output -->         85

coeffs -> 94

data --> 48

Multiplier output -->       4512



ALU output -->         84

coeffs -> 76

data --> 46

Multiplier output -->       3496



ALU output -->         83

coeffs -> 18

data --> 62

Multiplier output -->       1116



ALU output -->         82

coeffs -> 41

data --> 18

Multiplier output -->        738



ALU output -->         81

coeffs -> 30

data --> 72

Multiplier output -->       2160



ALU output -->         80

coeffs -> 38

data --> 81

Multiplier output -->       3078



ALU output -->         79

coeffs -> 45

data --> 27

Multiplier output -->       1215



ALU output -->         78

coeffs -> 58

data --> 15

Multiplier output -->        870



ALU output -->         77

coeffs -> 83

data --> 80

Multiplier output -->       6640



ALU output -->         76

coeffs -> 83

data --> 10

Multiplier output -->        830



ALU output -->         75

coeffs -> 58

data --> 2

Multiplier output -->        116



ALU output -->         74

coeffs -> 51

data --> 91

Multiplier output -->       4641



Obtained result --> 46296

Golden result --> 46296

Success


ALU output -->         94

coeffs -> 69

data --> 53

Multiplier output -->       3657



ALU output -->         93

coeffs -> 35

data --> 98

Multiplier output -->       3430



ALU output -->         92

coeffs -> 98

data --> 65

Multiplier output -->       6370



ALU output -->         91

coeffs -> 10

data --> 31

Multiplier output -->        310



ALU output -->         90

coeffs -> 80

data --> 12

Multiplier output -->        960



ALU output -->         89

coeffs -> 54

data --> 5

Multiplier output -->        270



ALU output -->         88

coeffs -> 50

data --> 35

Multiplier output -->       1750



ALU output -->         87

coeffs -> 73

data --> 29

Multiplier output -->       2117



ALU output -->         86

coeffs -> 94

data --> 13

Multiplier output -->       1222



ALU output -->         85

coeffs -> 76

data --> 48

Multiplier output -->       3648



ALU output -->         84

coeffs -> 18

data --> 46

Multiplier output -->        828



ALU output -->         83

coeffs -> 41

data --> 62

Multiplier output -->       2542



ALU output -->         82

coeffs -> 30

data --> 18

Multiplier output -->        540



ALU output -->         81

coeffs -> 38

data --> 72

Multiplier output -->       2736



ALU output -->         80

coeffs -> 45

data --> 81

Multiplier output -->       3645



ALU output -->         79

coeffs -> 58

data --> 27

Multiplier output -->       1566



ALU output -->         78

coeffs -> 83

data --> 15

Multiplier output -->       1245



ALU output -->         77

coeffs -> 83

data --> 80

Multiplier output -->       6640



ALU output -->         76

coeffs -> 58

data --> 10

Multiplier output -->        580



ALU output -->         75

coeffs -> 51

data --> 2

Multiplier output -->        102



Obtained result --> 44158

Golden result --> 44158

Success


ALU output -->         95

coeffs -> 69

data --> 98

Multiplier output -->       6762



ALU output -->         94

coeffs -> 35

data --> 53

Multiplier output -->       1855



ALU output -->         93

coeffs -> 98

data --> 98

Multiplier output -->       9604



ALU output -->         92

coeffs -> 10

data --> 65

Multiplier output -->        650



ALU output -->         91

coeffs -> 80

data --> 31

Multiplier output -->       2480



ALU output -->         90

coeffs -> 54

data --> 12

Multiplier output -->        648



ALU output -->         89

coeffs -> 50

data --> 5

Multiplier output -->        250



ALU output -->         88

coeffs -> 73

data --> 35

Multiplier output -->       2555



ALU output -->         87

coeffs -> 94

data --> 29

Multiplier output -->       2726



ALU output -->         86

coeffs -> 76

data --> 13

Multiplier output -->        988



ALU output -->         85

coeffs -> 18

data --> 48

Multiplier output -->        864



ALU output -->         84

coeffs -> 41

data --> 46

Multiplier output -->       1886



ALU output -->         83

coeffs -> 30

data --> 62

Multiplier output -->       1860



ALU output -->         82

coeffs -> 38

data --> 18

Multiplier output -->        684



ALU output -->         81

coeffs -> 45

data --> 72

Multiplier output -->       3240



ALU output -->         80

coeffs -> 58

data --> 81

Multiplier output -->       4698



ALU output -->         79

coeffs -> 83

data --> 27

Multiplier output -->       2241



ALU output -->         78

coeffs -> 83

data --> 15

Multiplier output -->       1245



ALU output -->         77

coeffs -> 58

data --> 80

Multiplier output -->       4640



ALU output -->         76

coeffs -> 51

data --> 10

Multiplier output -->        510



Obtained result --> 50386

Golden result --> 50386

Success


ALU output -->         96

coeffs -> 69

data --> 50

Multiplier output -->       3450



ALU output -->         95

coeffs -> 35

data --> 98

Multiplier output -->       3430



ALU output -->         94

coeffs -> 98

data --> 53

Multiplier output -->       5194



ALU output -->         93

coeffs -> 10

data --> 98

Multiplier output -->        980



ALU output -->         92

coeffs -> 80

data --> 65

Multiplier output -->       5200



ALU output -->         91

coeffs -> 54

data --> 31

Multiplier output -->       1674



ALU output -->         90

coeffs -> 50

data --> 12

Multiplier output -->        600



ALU output -->         89

coeffs -> 73

data --> 5

Multiplier output -->        365



ALU output -->         88

coeffs -> 94

data --> 35

Multiplier output -->       3290



ALU output -->         87

coeffs -> 76

data --> 29

Multiplier output -->       2204



ALU output -->         86

coeffs -> 18

data --> 13

Multiplier output -->        234



ALU output -->         85

coeffs -> 41

data --> 48

Multiplier output -->       1968



ALU output -->         84

coeffs -> 30

data --> 46

Multiplier output -->       1380



ALU output -->         83

coeffs -> 38

data --> 62

Multiplier output -->       2356



ALU output -->         82

coeffs -> 45

data --> 18

Multiplier output -->        810



ALU output -->         81

coeffs -> 58

data --> 72

Multiplier output -->       4176



ALU output -->         80

coeffs -> 83

data --> 81

Multiplier output -->       6723



ALU output -->         79

coeffs -> 83

data --> 27

Multiplier output -->       2241



ALU output -->         78

coeffs -> 58

data --> 15

Multiplier output -->        870



ALU output -->         77

coeffs -> 51

data --> 80

Multiplier output -->       4080



Obtained result --> 51225

Golden result --> 51225

Success


ALU output -->         97

coeffs -> 69

data --> 87

Multiplier output -->       6003



ALU output -->         96

coeffs -> 35

data --> 50

Multiplier output -->       1750



ALU output -->         95

coeffs -> 98

data --> 98

Multiplier output -->       9604



ALU output -->         94

coeffs -> 10

data --> 53

Multiplier output -->        530



ALU output -->         93

coeffs -> 80

data --> 98

Multiplier output -->       7840



ALU output -->         92

coeffs -> 54

data --> 65

Multiplier output -->       3510



ALU output -->         91

coeffs -> 50

data --> 31

Multiplier output -->       1550



ALU output -->         90

coeffs -> 73

data --> 12

Multiplier output -->        876



ALU output -->         89

coeffs -> 94

data --> 5

Multiplier output -->        470



ALU output -->         88

coeffs -> 76

data --> 35

Multiplier output -->       2660



ALU output -->         87

coeffs -> 18

data --> 29

Multiplier output -->        522



ALU output -->         86

coeffs -> 41

data --> 13

Multiplier output -->        533



ALU output -->         85

coeffs -> 30

data --> 48

Multiplier output -->       1440



ALU output -->         84

coeffs -> 38

data --> 46

Multiplier output -->       1748



ALU output -->         83

coeffs -> 45

data --> 62

Multiplier output -->       2790



ALU output -->         82

coeffs -> 58

data --> 18

Multiplier output -->       1044



ALU output -->         81

coeffs -> 83

data --> 72

Multiplier output -->       5976



ALU output -->         80

coeffs -> 83

data --> 81

Multiplier output -->       6723



ALU output -->         79

coeffs -> 58

data --> 27

Multiplier output -->       1566



ALU output -->         78

coeffs -> 51

data --> 15

Multiplier output -->        765



Obtained result --> 57900

Golden result --> 57900

Success


ALU output -->         98

coeffs -> 69

data --> 37

Multiplier output -->       2553



ALU output -->         97

coeffs -> 35

data --> 87

Multiplier output -->       3045



ALU output -->         96

coeffs -> 98

data --> 50

Multiplier output -->       4900



ALU output -->         95

coeffs -> 10

data --> 98

Multiplier output -->        980



ALU output -->         94

coeffs -> 80

data --> 53

Multiplier output -->       4240



ALU output -->         93

coeffs -> 54

data --> 98

Multiplier output -->       5292



ALU output -->         92

coeffs -> 50

data --> 65

Multiplier output -->       3250



ALU output -->         91

coeffs -> 73

data --> 31

Multiplier output -->       2263



ALU output -->         90

coeffs -> 94

data --> 12

Multiplier output -->       1128



ALU output -->         89

coeffs -> 76

data --> 5

Multiplier output -->        380



ALU output -->         88

coeffs -> 18

data --> 35

Multiplier output -->        630



ALU output -->         87

coeffs -> 41

data --> 29

Multiplier output -->       1189



ALU output -->         86

coeffs -> 30

data --> 13

Multiplier output -->        390



ALU output -->         85

coeffs -> 38

data --> 48

Multiplier output -->       1824



ALU output -->         84

coeffs -> 45

data --> 46

Multiplier output -->       2070



ALU output -->         83

coeffs -> 58

data --> 62

Multiplier output -->       3596



ALU output -->         82

coeffs -> 83

data --> 18

Multiplier output -->       1494



ALU output -->         81

coeffs -> 83

data --> 72

Multiplier output -->       5976



ALU output -->         80

coeffs -> 58

data --> 81

Multiplier output -->       4698



ALU output -->         79

coeffs -> 51

data --> 27

Multiplier output -->       1377



Obtained result --> 51275

Golden result --> 51275

Success


ALU output -->         99

coeffs -> 69

data --> 16

Multiplier output -->       1104



ALU output -->         98

coeffs -> 35

data --> 37

Multiplier output -->       1295



ALU output -->         97

coeffs -> 98

data --> 87

Multiplier output -->       8526



ALU output -->         96

coeffs -> 10

data --> 50

Multiplier output -->        500



ALU output -->         95

coeffs -> 80

data --> 98

Multiplier output -->       7840



ALU output -->         94

coeffs -> 54

data --> 53

Multiplier output -->       2862



ALU output -->         93

coeffs -> 50

data --> 98

Multiplier output -->       4900



ALU output -->         92

coeffs -> 73

data --> 65

Multiplier output -->       4745



ALU output -->         91

coeffs -> 94

data --> 31

Multiplier output -->       2914



ALU output -->         90

coeffs -> 76

data --> 12

Multiplier output -->        912



ALU output -->         89

coeffs -> 18

data --> 5

Multiplier output -->         90



ALU output -->         88

coeffs -> 41

data --> 35

Multiplier output -->       1435



ALU output -->         87

coeffs -> 30

data --> 29

Multiplier output -->        870



ALU output -->         86

coeffs -> 38

data --> 13

Multiplier output -->        494



ALU output -->         85

coeffs -> 45

data --> 48

Multiplier output -->       2160



ALU output -->         84

coeffs -> 58

data --> 46

Multiplier output -->       2668



ALU output -->         83

coeffs -> 83

data --> 62

Multiplier output -->       5146



ALU output -->         82

coeffs -> 83

data --> 18

Multiplier output -->       1494



ALU output -->         81

coeffs -> 58

data --> 72

Multiplier output -->       4176



ALU output -->         80

coeffs -> 51

data --> 81

Multiplier output -->       4131



Obtained result --> 58262

Golden result --> 58262

Success


$finish called at time : 434420100 ps : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 145
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 9677.047 ; gain = 0.000 ; free physical = 7834 ; free virtual = 16326
# close_saif
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 9677.047 ; gain = 43.750 ; free physical = 7828 ; free virtual = 16324
INFO: [USF-XSim-96] XSim completed. Design snapshot 'base_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 9677.047 ; gain = 43.750 ; free physical = 7828 ; free virtual = 16324
read_saif {/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif}
INFO: [Power 33-167] Parsing SAIF file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'insn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'insn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/E[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net muldiv/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'sciedecoder/E[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/data_0[31]_i_5_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/pipelined' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net sciepipelined/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'sciepipelined/data_0[31]_i_6_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/result[31]_i_6_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/result[31]_i_7_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/E[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
INFO: [Power 33-26] Design nets matched = 6719 of 6729
report_power -name {power_2}
Command: report_power -name power_2
99.851% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'base_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj base_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEDecoder
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module base_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_impl xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot base_tb_func_impl xil_defaultlib.base_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.SCIEDecoder
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.base_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 73. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 138. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot base_tb_func_impl
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9677.047 ; gain = 0.000 ; free physical = 7878 ; free virtual = 16369
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "base_tb_func_impl -key {Post-Implementation:sim_1:Functional:base_tb} -tclbatch {base_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source base_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
ALU output -->          0

coeffs -> 69

data --> 4

Multiplier output -->        276



Obtained result --> 276

Golden result --> 276

Success


ALU output -->          1

coeffs -> 69

data --> 21

Multiplier output -->       1449



ALU output -->          0

coeffs -> 35

data --> 4

Multiplier output -->        140



Obtained result --> 1589

Golden result --> 1589

Success


ALU output -->          2

coeffs -> 69

data --> 4

Multiplier output -->        276



ALU output -->          1

coeffs -> 35

data --> 21

Multiplier output -->        735



ALU output -->          0

coeffs -> 98

data --> 4

Multiplier output -->        392



Obtained result --> 1403

Golden result --> 1403

Success


ALU output -->          3

coeffs -> 69

data --> 62

Multiplier output -->       4278



ALU output -->          2

coeffs -> 35

data --> 4

Multiplier output -->        140



ALU output -->          1

coeffs -> 98

data --> 21

Multiplier output -->       2058



ALU output -->          0

coeffs -> 10

data --> 4

Multiplier output -->         40



Obtained result --> 6516

Golden result --> 6516

Success


ALU output -->          4

coeffs -> 69

data --> 84

Multiplier output -->       5796



ALU output -->          3

coeffs -> 35

data --> 62

Multiplier output -->       2170



ALU output -->          2

coeffs -> 98

data --> 4

Multiplier output -->        392



ALU output -->          1

coeffs -> 10

data --> 21

Multiplier output -->        210



ALU output -->          0

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 8888

Golden result --> 8888

Success


ALU output -->          5

coeffs -> 69

data --> 78

Multiplier output -->       5382



ALU output -->          4

coeffs -> 35

data --> 84

Multiplier output -->       2940



ALU output -->          3

coeffs -> 98

data --> 62

Multiplier output -->       6076



ALU output -->          2

coeffs -> 10

data --> 4

Multiplier output -->         40



ALU output -->          1

coeffs -> 80

data --> 21

Multiplier output -->       1680



Obtained result --> 16118

Golden result --> 16118

Success


ALU output -->          6

coeffs -> 69

data --> 95

Multiplier output -->       6555



ALU output -->          5

coeffs -> 35

data --> 78

Multiplier output -->       2730



ALU output -->          4

coeffs -> 98

data --> 84

Multiplier output -->       8232



ALU output -->          3

coeffs -> 10

data --> 62

Multiplier output -->        620



ALU output -->          2

coeffs -> 80

data --> 4

Multiplier output -->        320



Obtained result --> 18457

Golden result --> 18457

Success


ALU output -->          7

coeffs -> 69

data --> 12

Multiplier output -->        828



ALU output -->          6

coeffs -> 35

data --> 95

Multiplier output -->       3325



ALU output -->          5

coeffs -> 98

data --> 78

Multiplier output -->       7644



ALU output -->          4

coeffs -> 10

data --> 84

Multiplier output -->        840



ALU output -->          3

coeffs -> 80

data --> 62

Multiplier output -->       4960



Obtained result --> 17597

Golden result --> 17597

Success


ALU output -->          8

coeffs -> 69

data --> 51

Multiplier output -->       3519



ALU output -->          7

coeffs -> 35

data --> 12

Multiplier output -->        420



ALU output -->          6

coeffs -> 98

data --> 95

Multiplier output -->       9310



ALU output -->          5

coeffs -> 10

data --> 78

Multiplier output -->        780



ALU output -->          4

coeffs -> 80

data --> 84

Multiplier output -->       6720



Obtained result --> 20749

Golden result --> 20749

Success


ALU output -->          9

coeffs -> 69

data --> 18

Multiplier output -->       1242



ALU output -->          8

coeffs -> 35

data --> 51

Multiplier output -->       1785



ALU output -->          7

coeffs -> 98

data --> 12

Multiplier output -->       1176



ALU output -->          6

coeffs -> 10

data --> 95

Multiplier output -->        950



ALU output -->          5

coeffs -> 80

data --> 78

Multiplier output -->       6240



Obtained result --> 11393

Golden result --> 11393

Success


ALU output -->         10

coeffs -> 69

data --> 23

Multiplier output -->       1587



ALU output -->          9

coeffs -> 35

data --> 18

Multiplier output -->        630



ALU output -->          8

coeffs -> 98

data --> 51

Multiplier output -->       4998



ALU output -->          7

coeffs -> 10

data --> 12

Multiplier output -->        120



ALU output -->          6

coeffs -> 80

data --> 95

Multiplier output -->       7600



Obtained result --> 14935

Golden result --> 14935

Success


ALU output -->         11

coeffs -> 69

data --> 87

Multiplier output -->       6003



ALU output -->         10

coeffs -> 35

data --> 23

Multiplier output -->        805



ALU output -->          9

coeffs -> 98

data --> 18

Multiplier output -->       1764



ALU output -->          8

coeffs -> 10

data --> 51

Multiplier output -->        510



ALU output -->          7

coeffs -> 80

data --> 12

Multiplier output -->        960



Obtained result --> 10042

Golden result --> 10042

Success


ALU output -->         12

coeffs -> 69

data --> 13

Multiplier output -->        897



ALU output -->         11

coeffs -> 35

data --> 87

Multiplier output -->       3045



ALU output -->         10

coeffs -> 98

data --> 23

Multiplier output -->       2254



ALU output -->          9

coeffs -> 10

data --> 18

Multiplier output -->        180



ALU output -->          8

coeffs -> 80

data --> 51

Multiplier output -->       4080



Obtained result --> 10456

Golden result --> 10456

Success


ALU output -->         13

coeffs -> 69

data --> 44

Multiplier output -->       3036



ALU output -->         12

coeffs -> 35

data --> 13

Multiplier output -->        455



ALU output -->         11

coeffs -> 98

data --> 87

Multiplier output -->       8526



ALU output -->         10

coeffs -> 10

data --> 23

Multiplier output -->        230



ALU output -->          9

coeffs -> 80

data --> 18

Multiplier output -->       1440



Obtained result --> 13687

Golden result --> 13687

Success


ALU output -->         14

coeffs -> 69

data --> 33

Multiplier output -->       2277



ALU output -->         13

coeffs -> 35

data --> 44

Multiplier output -->       1540



ALU output -->         12

coeffs -> 98

data --> 13

Multiplier output -->       1274



ALU output -->         11

coeffs -> 10

data --> 87

Multiplier output -->        870



ALU output -->         10

coeffs -> 80

data --> 23

Multiplier output -->       1840



Obtained result --> 7801

Golden result --> 7801

Success


ALU output -->         15

coeffs -> 69

data --> 46

Multiplier output -->       3174



ALU output -->         14

coeffs -> 35

data --> 33

Multiplier output -->       1155



ALU output -->         13

coeffs -> 98

data --> 44

Multiplier output -->       4312



ALU output -->         12

coeffs -> 10

data --> 13

Multiplier output -->        130



ALU output -->         11

coeffs -> 80

data --> 87

Multiplier output -->       6960



Obtained result --> 15731

Golden result --> 15731

Success


ALU output -->         16

coeffs -> 69

data --> 68

Multiplier output -->       4692



ALU output -->         15

coeffs -> 35

data --> 46

Multiplier output -->       1610



ALU output -->         14

coeffs -> 98

data --> 33

Multiplier output -->       3234



ALU output -->         13

coeffs -> 10

data --> 44

Multiplier output -->        440



ALU output -->         12

coeffs -> 80

data --> 13

Multiplier output -->       1040



Obtained result --> 11016

Golden result --> 11016

Success


ALU output -->         17

coeffs -> 69

data --> 90

Multiplier output -->       6210



ALU output -->         16

coeffs -> 35

data --> 68

Multiplier output -->       2380



ALU output -->         15

coeffs -> 98

data --> 46

Multiplier output -->       4508



ALU output -->         14

coeffs -> 10

data --> 33

Multiplier output -->        330



ALU output -->         13

coeffs -> 80

data --> 44

Multiplier output -->       3520



Obtained result --> 16948

Golden result --> 16948

Success


ALU output -->         18

coeffs -> 69

data --> 60

Multiplier output -->       4140



ALU output -->         17

coeffs -> 35

data --> 90

Multiplier output -->       3150



ALU output -->         16

coeffs -> 98

data --> 68

Multiplier output -->       6664



ALU output -->         15

coeffs -> 10

data --> 46

Multiplier output -->        460



ALU output -->         14

coeffs -> 80

data --> 33

Multiplier output -->       2640



Obtained result --> 17054

Golden result --> 17054

Success


ALU output -->         19

coeffs -> 69

data --> 45

Multiplier output -->       3105



ALU output -->         18

coeffs -> 35

data --> 60

Multiplier output -->       2100



ALU output -->         17

coeffs -> 98

data --> 90

Multiplier output -->       8820



ALU output -->         16

coeffs -> 10

data --> 68

Multiplier output -->        680



ALU output -->         15

coeffs -> 80

data --> 46

Multiplier output -->       3680



Obtained result --> 18385

Golden result --> 18385

Success


ALU output -->         20

coeffs -> 69

data --> 75

Multiplier output -->       5175



ALU output -->         19

coeffs -> 35

data --> 45

Multiplier output -->       1575



ALU output -->         18

coeffs -> 98

data --> 60

Multiplier output -->       5880



ALU output -->         17

coeffs -> 10

data --> 90

Multiplier output -->        900



ALU output -->         16

coeffs -> 80

data --> 68

Multiplier output -->       5440



Obtained result --> 18970

Golden result --> 18970

Success


ALU output -->         21

coeffs -> 69

data --> 77

Multiplier output -->       5313



ALU output -->         20

coeffs -> 35

data --> 75

Multiplier output -->       2625



ALU output -->         19

coeffs -> 98

data --> 45

Multiplier output -->       4410



ALU output -->         18

coeffs -> 10

data --> 60

Multiplier output -->        600



ALU output -->         17

coeffs -> 80

data --> 90

Multiplier output -->       7200



Obtained result --> 20148

Golden result --> 20148

Success


ALU output -->         22

coeffs -> 69

data --> 14

Multiplier output -->        966



ALU output -->         21

coeffs -> 35

data --> 77

Multiplier output -->       2695



ALU output -->         20

coeffs -> 98

data --> 75

Multiplier output -->       7350



ALU output -->         19

coeffs -> 10

data --> 45

Multiplier output -->        450



ALU output -->         18

coeffs -> 80

data --> 60

Multiplier output -->       4800



Obtained result --> 16261

Golden result --> 16261

Success


ALU output -->         23

coeffs -> 69

data --> 40

Multiplier output -->       2760



ALU output -->         22

coeffs -> 35

data --> 14

Multiplier output -->        490



ALU output -->         21

coeffs -> 98

data --> 77

Multiplier output -->       7546



ALU output -->         20

coeffs -> 10

data --> 75

Multiplier output -->        750



ALU output -->         19

coeffs -> 80

data --> 45

Multiplier output -->       3600



Obtained result --> 15146

Golden result --> 15146

Success


ALU output -->         24

coeffs -> 69

data --> 23

Multiplier output -->       1587



ALU output -->         23

coeffs -> 35

data --> 40

Multiplier output -->       1400



ALU output -->         22

coeffs -> 98

data --> 14

Multiplier output -->       1372



ALU output -->         21

coeffs -> 10

data --> 77

Multiplier output -->        770



ALU output -->         20

coeffs -> 80

data --> 75

Multiplier output -->       6000



Obtained result --> 11129

Golden result --> 11129

Success


ALU output -->         25

coeffs -> 69

data --> 10

Multiplier output -->        690



ALU output -->         24

coeffs -> 35

data --> 23

Multiplier output -->        805



ALU output -->         23

coeffs -> 98

data --> 40

Multiplier output -->       3920



ALU output -->         22

coeffs -> 10

data --> 14

Multiplier output -->        140



ALU output -->         21

coeffs -> 80

data --> 77

Multiplier output -->       6160



Obtained result --> 11715

Golden result --> 11715

Success


ALU output -->         26

coeffs -> 69

data --> 57

Multiplier output -->       3933



ALU output -->         25

coeffs -> 35

data --> 10

Multiplier output -->        350



ALU output -->         24

coeffs -> 98

data --> 23

Multiplier output -->       2254



ALU output -->         23

coeffs -> 10

data --> 40

Multiplier output -->        400



ALU output -->         22

coeffs -> 80

data --> 14

Multiplier output -->       1120



Obtained result --> 8057

Golden result --> 8057

Success


ALU output -->         27

coeffs -> 69

data --> 37

Multiplier output -->       2553



ALU output -->         26

coeffs -> 35

data --> 57

Multiplier output -->       1995



ALU output -->         25

coeffs -> 98

data --> 10

Multiplier output -->        980



ALU output -->         24

coeffs -> 10

data --> 23

Multiplier output -->        230



ALU output -->         23

coeffs -> 80

data --> 40

Multiplier output -->       3200



Obtained result --> 8958

Golden result --> 8958

Success


ALU output -->         28

coeffs -> 69

data --> 49

Multiplier output -->       3381



ALU output -->         27

coeffs -> 35

data --> 37

Multiplier output -->       1295



ALU output -->         26

coeffs -> 98

data --> 57

Multiplier output -->       5586



ALU output -->         25

coeffs -> 10

data --> 10

Multiplier output -->        100



ALU output -->         24

coeffs -> 80

data --> 23

Multiplier output -->       1840



Obtained result --> 12202

Golden result --> 12202

Success


ALU output -->         29

coeffs -> 69

data --> 6

Multiplier output -->        414



ALU output -->         28

coeffs -> 35

data --> 49

Multiplier output -->       1715



ALU output -->         27

coeffs -> 98

data --> 37

Multiplier output -->       3626



ALU output -->         26

coeffs -> 10

data --> 57

Multiplier output -->        570



ALU output -->         25

coeffs -> 80

data --> 10

Multiplier output -->        800



Obtained result --> 7125

Golden result --> 7125

Success


ALU output -->         30

coeffs -> 69

data --> 70

Multiplier output -->       4830



ALU output -->         29

coeffs -> 35

data --> 6

Multiplier output -->        210



ALU output -->         28

coeffs -> 98

data --> 49

Multiplier output -->       4802



ALU output -->         27

coeffs -> 10

data --> 37

Multiplier output -->        370



ALU output -->         26

coeffs -> 80

data --> 57

Multiplier output -->       4560



Obtained result --> 14772

Golden result --> 14772

Success


ALU output -->         31

coeffs -> 69

data --> 52

Multiplier output -->       3588



ALU output -->         30

coeffs -> 35

data --> 70

Multiplier output -->       2450



ALU output -->         29

coeffs -> 98

data --> 6

Multiplier output -->        588



ALU output -->         28

coeffs -> 10

data --> 49

Multiplier output -->        490



ALU output -->         27

coeffs -> 80

data --> 37

Multiplier output -->       2960



Obtained result --> 10076

Golden result --> 10076

Success


ALU output -->         32

coeffs -> 69

data --> 78

Multiplier output -->       5382



ALU output -->         31

coeffs -> 35

data --> 52

Multiplier output -->       1820



ALU output -->         30

coeffs -> 98

data --> 70

Multiplier output -->       6860



ALU output -->         29

coeffs -> 10

data --> 6

Multiplier output -->         60



ALU output -->         28

coeffs -> 80

data --> 49

Multiplier output -->       3920



Obtained result --> 18042

Golden result --> 18042

Success


ALU output -->         33

coeffs -> 69

data --> 25

Multiplier output -->       1725



ALU output -->         32

coeffs -> 35

data --> 78

Multiplier output -->       2730



ALU output -->         31

coeffs -> 98

data --> 52

Multiplier output -->       5096



ALU output -->         30

coeffs -> 10

data --> 70

Multiplier output -->        700



ALU output -->         29

coeffs -> 80

data --> 6

Multiplier output -->        480



Obtained result --> 10731

Golden result --> 10731

Success


ALU output -->         34

coeffs -> 69

data --> 66

Multiplier output -->       4554



ALU output -->         33

coeffs -> 35

data --> 25

Multiplier output -->        875



ALU output -->         32

coeffs -> 98

data --> 78

Multiplier output -->       7644



ALU output -->         31

coeffs -> 10

data --> 52

Multiplier output -->        520



ALU output -->         30

coeffs -> 80

data --> 70

Multiplier output -->       5600



Obtained result --> 19193

Golden result --> 19193

Success


ALU output -->         35

coeffs -> 69

data --> 61

Multiplier output -->       4209



ALU output -->         34

coeffs -> 35

data --> 66

Multiplier output -->       2310



ALU output -->         33

coeffs -> 98

data --> 25

Multiplier output -->       2450



ALU output -->         32

coeffs -> 10

data --> 78

Multiplier output -->        780



ALU output -->         31

coeffs -> 80

data --> 52

Multiplier output -->       4160



Obtained result --> 13909

Golden result --> 13909

Success


ALU output -->         36

coeffs -> 69

data --> 3

Multiplier output -->        207



ALU output -->         35

coeffs -> 35

data --> 61

Multiplier output -->       2135



ALU output -->         34

coeffs -> 98

data --> 66

Multiplier output -->       6468



ALU output -->         33

coeffs -> 10

data --> 25

Multiplier output -->        250



ALU output -->         32

coeffs -> 80

data --> 78

Multiplier output -->       6240



Obtained result --> 15300

Golden result --> 15300

Success


ALU output -->         37

coeffs -> 69

data --> 12

Multiplier output -->        828



ALU output -->         36

coeffs -> 35

data --> 3

Multiplier output -->        105



ALU output -->         35

coeffs -> 98

data --> 61

Multiplier output -->       5978



ALU output -->         34

coeffs -> 10

data --> 66

Multiplier output -->        660



ALU output -->         33

coeffs -> 80

data --> 25

Multiplier output -->       2000



Obtained result --> 9571

Golden result --> 9571

Success


ALU output -->         38

coeffs -> 69

data --> 24

Multiplier output -->       1656



ALU output -->         37

coeffs -> 35

data --> 12

Multiplier output -->        420



ALU output -->         36

coeffs -> 98

data --> 3

Multiplier output -->        294



ALU output -->         35

coeffs -> 10

data --> 61

Multiplier output -->        610



ALU output -->         34

coeffs -> 80

data --> 66

Multiplier output -->       5280



Obtained result --> 8260

Golden result --> 8260

Success


ALU output -->         39

coeffs -> 69

data --> 5

Multiplier output -->        345



ALU output -->         38

coeffs -> 35

data --> 24

Multiplier output -->        840



ALU output -->         37

coeffs -> 98

data --> 12

Multiplier output -->       1176



ALU output -->         36

coeffs -> 10

data --> 3

Multiplier output -->         30



ALU output -->         35

coeffs -> 80

data --> 61

Multiplier output -->       4880



Obtained result --> 7271

Golden result --> 7271

Success


ALU output -->         40

coeffs -> 69

data --> 81

Multiplier output -->       5589



ALU output -->         39

coeffs -> 35

data --> 5

Multiplier output -->        175



ALU output -->         38

coeffs -> 98

data --> 24

Multiplier output -->       2352



ALU output -->         37

coeffs -> 10

data --> 12

Multiplier output -->        120



ALU output -->         36

coeffs -> 80

data --> 3

Multiplier output -->        240



Obtained result --> 8476

Golden result --> 8476

Success


ALU output -->         41

coeffs -> 69

data --> 99

Multiplier output -->       6831



ALU output -->         40

coeffs -> 35

data --> 81

Multiplier output -->       2835



ALU output -->         39

coeffs -> 98

data --> 5

Multiplier output -->        490



ALU output -->         38

coeffs -> 10

data --> 24

Multiplier output -->        240



ALU output -->         37

coeffs -> 80

data --> 12

Multiplier output -->        960



Obtained result --> 11356

Golden result --> 11356

Success


ALU output -->         42

coeffs -> 69

data --> 92

Multiplier output -->       6348



ALU output -->         41

coeffs -> 35

data --> 99

Multiplier output -->       3465



ALU output -->         40

coeffs -> 98

data --> 81

Multiplier output -->       7938



ALU output -->         39

coeffs -> 10

data --> 5

Multiplier output -->         50



ALU output -->         38

coeffs -> 80

data --> 24

Multiplier output -->       1920



Obtained result --> 19721

Golden result --> 19721

Success


ALU output -->         43

coeffs -> 69

data --> 45

Multiplier output -->       3105



ALU output -->         42

coeffs -> 35

data --> 92

Multiplier output -->       3220



ALU output -->         41

coeffs -> 98

data --> 99

Multiplier output -->       9702



ALU output -->         40

coeffs -> 10

data --> 81

Multiplier output -->        810



ALU output -->         39

coeffs -> 80

data --> 5

Multiplier output -->        400



Obtained result --> 17237

Golden result --> 17237

Success


ALU output -->         44

coeffs -> 69

data --> 94

Multiplier output -->       6486



ALU output -->         43

coeffs -> 35

data --> 45

Multiplier output -->       1575



ALU output -->         42

coeffs -> 98

data --> 92

Multiplier output -->       9016



ALU output -->         41

coeffs -> 10

data --> 99

Multiplier output -->        990



ALU output -->         40

coeffs -> 80

data --> 81

Multiplier output -->       6480



Obtained result --> 24547

Golden result --> 24547

Success


ALU output -->         45

coeffs -> 69

data --> 76

Multiplier output -->       5244



ALU output -->         44

coeffs -> 35

data --> 94

Multiplier output -->       3290



ALU output -->         43

coeffs -> 98

data --> 45

Multiplier output -->       4410



ALU output -->         42

coeffs -> 10

data --> 92

Multiplier output -->        920



ALU output -->         41

coeffs -> 80

data --> 99

Multiplier output -->       7920



Obtained result --> 21784

Golden result --> 21784

Success


ALU output -->         46

coeffs -> 69

data --> 90

Multiplier output -->       6210



ALU output -->         45

coeffs -> 35

data --> 76

Multiplier output -->       2660



ALU output -->         44

coeffs -> 98

data --> 94

Multiplier output -->       9212



ALU output -->         43

coeffs -> 10

data --> 45

Multiplier output -->        450



ALU output -->         42

coeffs -> 80

data --> 92

Multiplier output -->       7360



Obtained result --> 25892

Golden result --> 25892

Success


ALU output -->         47

coeffs -> 69

data --> 14

Multiplier output -->        966



ALU output -->         46

coeffs -> 35

data --> 90

Multiplier output -->       3150



ALU output -->         45

coeffs -> 98

data --> 76

Multiplier output -->       7448



ALU output -->         44

coeffs -> 10

data --> 94

Multiplier output -->        940



ALU output -->         43

coeffs -> 80

data --> 45

Multiplier output -->       3600



Obtained result --> 16104

Golden result --> 16104

Success


ALU output -->         48

coeffs -> 69

data --> 65

Multiplier output -->       4485



ALU output -->         47

coeffs -> 35

data --> 14

Multiplier output -->        490



ALU output -->         46

coeffs -> 98

data --> 90

Multiplier output -->       8820



ALU output -->         45

coeffs -> 10

data --> 76

Multiplier output -->        760



ALU output -->         44

coeffs -> 80

data --> 94

Multiplier output -->       7520



Obtained result --> 22075

Golden result --> 22075

Success


ALU output -->         49

coeffs -> 69

data --> 1

Multiplier output -->         69



ALU output -->         48

coeffs -> 35

data --> 65

Multiplier output -->       2275



ALU output -->         47

coeffs -> 98

data --> 14

Multiplier output -->       1372



ALU output -->         46

coeffs -> 10

data --> 90

Multiplier output -->        900



ALU output -->         45

coeffs -> 80

data --> 76

Multiplier output -->       6080



Obtained result --> 10696

Golden result --> 10696

Success


ALU output -->         50

coeffs -> 69

data --> 58

Multiplier output -->       4002



ALU output -->         49

coeffs -> 35

data --> 1

Multiplier output -->         35



ALU output -->         48

coeffs -> 98

data --> 65

Multiplier output -->       6370



ALU output -->         47

coeffs -> 10

data --> 14

Multiplier output -->        140



ALU output -->         46

coeffs -> 80

data --> 90

Multiplier output -->       7200



Obtained result --> 17747

Golden result --> 17747

Success


ALU output -->         51

coeffs -> 69

data --> 40

Multiplier output -->       2760



ALU output -->         50

coeffs -> 35

data --> 58

Multiplier output -->       2030



ALU output -->         49

coeffs -> 98

data --> 1

Multiplier output -->         98



ALU output -->         48

coeffs -> 10

data --> 65

Multiplier output -->        650



ALU output -->         47

coeffs -> 80

data --> 14

Multiplier output -->       1120



Obtained result --> 6658

Golden result --> 6658

Success


ALU output -->         52

coeffs -> 69

data --> 30

Multiplier output -->       2070



ALU output -->         51

coeffs -> 35

data --> 40

Multiplier output -->       1400



ALU output -->         50

coeffs -> 98

data --> 58

Multiplier output -->       5684



ALU output -->         49

coeffs -> 10

data --> 1

Multiplier output -->         10



ALU output -->         48

coeffs -> 80

data --> 65

Multiplier output -->       5200



Obtained result --> 14364

Golden result --> 14364

Success


ALU output -->         53

coeffs -> 69

data --> 23

Multiplier output -->       1587



ALU output -->         52

coeffs -> 35

data --> 30

Multiplier output -->       1050



ALU output -->         51

coeffs -> 98

data --> 40

Multiplier output -->       3920



ALU output -->         50

coeffs -> 10

data --> 58

Multiplier output -->        580



ALU output -->         49

coeffs -> 80

data --> 1

Multiplier output -->         80



Obtained result --> 7217

Golden result --> 7217

Success


ALU output -->         54

coeffs -> 69

data --> 31

Multiplier output -->       2139



ALU output -->         53

coeffs -> 35

data --> 23

Multiplier output -->        805



ALU output -->         52

coeffs -> 98

data --> 30

Multiplier output -->       2940



ALU output -->         51

coeffs -> 10

data --> 40

Multiplier output -->        400



ALU output -->         50

coeffs -> 80

data --> 58

Multiplier output -->       4640



Obtained result --> 10924

Golden result --> 10924

Success


ALU output -->         55

coeffs -> 69

data --> 52

Multiplier output -->       3588



ALU output -->         54

coeffs -> 35

data --> 31

Multiplier output -->       1085



ALU output -->         53

coeffs -> 98

data --> 23

Multiplier output -->       2254



ALU output -->         52

coeffs -> 10

data --> 30

Multiplier output -->        300



ALU output -->         51

coeffs -> 80

data --> 40

Multiplier output -->       3200



Obtained result --> 10427

Golden result --> 10427

Success


ALU output -->         56

coeffs -> 69

data --> 84

Multiplier output -->       5796



ALU output -->         55

coeffs -> 35

data --> 52

Multiplier output -->       1820



ALU output -->         54

coeffs -> 98

data --> 31

Multiplier output -->       3038



ALU output -->         53

coeffs -> 10

data --> 23

Multiplier output -->        230



ALU output -->         52

coeffs -> 80

data --> 30

Multiplier output -->       2400



Obtained result --> 13284

Golden result --> 13284

Success


ALU output -->         57

coeffs -> 69

data --> 88

Multiplier output -->       6072



ALU output -->         56

coeffs -> 35

data --> 84

Multiplier output -->       2940



ALU output -->         55

coeffs -> 98

data --> 52

Multiplier output -->       5096



ALU output -->         54

coeffs -> 10

data --> 31

Multiplier output -->        310



ALU output -->         53

coeffs -> 80

data --> 23

Multiplier output -->       1840



Obtained result --> 16258

Golden result --> 16258

Success


ALU output -->         58

coeffs -> 69

data --> 40

Multiplier output -->       2760



ALU output -->         57

coeffs -> 35

data --> 88

Multiplier output -->       3080



ALU output -->         56

coeffs -> 98

data --> 84

Multiplier output -->       8232



ALU output -->         55

coeffs -> 10

data --> 52

Multiplier output -->        520



ALU output -->         54

coeffs -> 80

data --> 31

Multiplier output -->       2480



Obtained result --> 17072

Golden result --> 17072

Success


ALU output -->         59

coeffs -> 69

data --> 32

Multiplier output -->       2208



ALU output -->         58

coeffs -> 35

data --> 40

Multiplier output -->       1400



ALU output -->         57

coeffs -> 98

data --> 88

Multiplier output -->       8624



ALU output -->         56

coeffs -> 10

data --> 84

Multiplier output -->        840



ALU output -->         55

coeffs -> 80

data --> 52

Multiplier output -->       4160



Obtained result --> 17232

Golden result --> 17232

Success


ALU output -->         60

coeffs -> 69

data --> 45

Multiplier output -->       3105



ALU output -->         59

coeffs -> 35

data --> 32

Multiplier output -->       1120



ALU output -->         58

coeffs -> 98

data --> 40

Multiplier output -->       3920



ALU output -->         57

coeffs -> 10

data --> 88

Multiplier output -->        880



ALU output -->         56

coeffs -> 80

data --> 84

Multiplier output -->       6720



Obtained result --> 15745

Golden result --> 15745

Success


ALU output -->         61

coeffs -> 69

data --> 9

Multiplier output -->        621



ALU output -->         60

coeffs -> 35

data --> 45

Multiplier output -->       1575



ALU output -->         59

coeffs -> 98

data --> 32

Multiplier output -->       3136



ALU output -->         58

coeffs -> 10

data --> 40

Multiplier output -->        400



ALU output -->         57

coeffs -> 80

data --> 88

Multiplier output -->       7040



Obtained result --> 12772

Golden result --> 12772

Success


ALU output -->         62

coeffs -> 69

data --> 35

Multiplier output -->       2415



ALU output -->         61

coeffs -> 35

data --> 9

Multiplier output -->        315



ALU output -->         60

coeffs -> 98

data --> 45

Multiplier output -->       4410



ALU output -->         59

coeffs -> 10

data --> 32

Multiplier output -->        320



ALU output -->         58

coeffs -> 80

data --> 40

Multiplier output -->       3200



Obtained result --> 10660

Golden result --> 10660

Success


ALU output -->         63

coeffs -> 69

data --> 22

Multiplier output -->       1518



ALU output -->         62

coeffs -> 35

data --> 35

Multiplier output -->       1225



ALU output -->         61

coeffs -> 98

data --> 9

Multiplier output -->        882



ALU output -->         60

coeffs -> 10

data --> 45

Multiplier output -->        450



ALU output -->         59

coeffs -> 80

data --> 32

Multiplier output -->       2560



Obtained result --> 6635

Golden result --> 6635

Success


ALU output -->         64

coeffs -> 69

data --> 34

Multiplier output -->       2346



ALU output -->         63

coeffs -> 35

data --> 22

Multiplier output -->        770



ALU output -->         62

coeffs -> 98

data --> 35

Multiplier output -->       3430



ALU output -->         61

coeffs -> 10

data --> 9

Multiplier output -->         90



ALU output -->         60

coeffs -> 80

data --> 45

Multiplier output -->       3600



Obtained result --> 10236

Golden result --> 10236

Success


ALU output -->         65

coeffs -> 69

data --> 52

Multiplier output -->       3588



ALU output -->         64

coeffs -> 35

data --> 34

Multiplier output -->       1190



ALU output -->         63

coeffs -> 98

data --> 22

Multiplier output -->       2156



ALU output -->         62

coeffs -> 10

data --> 35

Multiplier output -->        350



ALU output -->         61

coeffs -> 80

data --> 9

Multiplier output -->        720



Obtained result --> 8004

Golden result --> 8004

Success


ALU output -->         66

coeffs -> 69

data --> 35

Multiplier output -->       2415



ALU output -->         65

coeffs -> 35

data --> 52

Multiplier output -->       1820



ALU output -->         64

coeffs -> 98

data --> 34

Multiplier output -->       3332



ALU output -->         63

coeffs -> 10

data --> 22

Multiplier output -->        220



ALU output -->         62

coeffs -> 80

data --> 35

Multiplier output -->       2800



Obtained result --> 10587

Golden result --> 10587

Success


ALU output -->         67

coeffs -> 69

data --> 88

Multiplier output -->       6072



ALU output -->         66

coeffs -> 35

data --> 35

Multiplier output -->       1225



ALU output -->         65

coeffs -> 98

data --> 52

Multiplier output -->       5096



ALU output -->         64

coeffs -> 10

data --> 34

Multiplier output -->        340



ALU output -->         63

coeffs -> 80

data --> 22

Multiplier output -->       1760



Obtained result --> 14493

Golden result --> 14493

Success


ALU output -->         68

coeffs -> 69

data --> 15

Multiplier output -->       1035



ALU output -->         67

coeffs -> 35

data --> 88

Multiplier output -->       3080



ALU output -->         66

coeffs -> 98

data --> 35

Multiplier output -->       3430



ALU output -->         65

coeffs -> 10

data --> 52

Multiplier output -->        520



ALU output -->         64

coeffs -> 80

data --> 34

Multiplier output -->       2720



Obtained result --> 10785

Golden result --> 10785

Success


ALU output -->         69

coeffs -> 69

data --> 58

Multiplier output -->       4002



ALU output -->         68

coeffs -> 35

data --> 15

Multiplier output -->        525



ALU output -->         67

coeffs -> 98

data --> 88

Multiplier output -->       8624



ALU output -->         66

coeffs -> 10

data --> 35

Multiplier output -->        350



ALU output -->         65

coeffs -> 80

data --> 52

Multiplier output -->       4160



Obtained result --> 17661

Golden result --> 17661

Success


ALU output -->         70

coeffs -> 69

data --> 92

Multiplier output -->       6348



ALU output -->         69

coeffs -> 35

data --> 58

Multiplier output -->       2030



ALU output -->         68

coeffs -> 98

data --> 15

Multiplier output -->       1470



ALU output -->         67

coeffs -> 10

data --> 88

Multiplier output -->        880



ALU output -->         66

coeffs -> 80

data --> 35

Multiplier output -->       2800



Obtained result --> 13528

Golden result --> 13528

Success


ALU output -->         71

coeffs -> 69

data --> 47

Multiplier output -->       3243



ALU output -->         70

coeffs -> 35

data --> 92

Multiplier output -->       3220



ALU output -->         69

coeffs -> 98

data --> 58

Multiplier output -->       5684



ALU output -->         68

coeffs -> 10

data --> 15

Multiplier output -->        150



ALU output -->         67

coeffs -> 80

data --> 88

Multiplier output -->       7040



Obtained result --> 19337

Golden result --> 19337

Success


ALU output -->         72

coeffs -> 69

data --> 56

Multiplier output -->       3864



ALU output -->         71

coeffs -> 35

data --> 47

Multiplier output -->       1645



ALU output -->         70

coeffs -> 98

data --> 92

Multiplier output -->       9016



ALU output -->         69

coeffs -> 10

data --> 58

Multiplier output -->        580



ALU output -->         68

coeffs -> 80

data --> 15

Multiplier output -->       1200



Obtained result --> 16305

Golden result --> 16305

Success


ALU output -->         73

coeffs -> 69

data --> 35

Multiplier output -->       2415



ALU output -->         72

coeffs -> 35

data --> 56

Multiplier output -->       1960



ALU output -->         71

coeffs -> 98

data --> 47

Multiplier output -->       4606



ALU output -->         70

coeffs -> 10

data --> 92

Multiplier output -->        920



ALU output -->         69

coeffs -> 80

data --> 58

Multiplier output -->       4640



Obtained result --> 14541

Golden result --> 14541

Success


ALU output -->         74

coeffs -> 69

data --> 91

Multiplier output -->       6279



ALU output -->         73

coeffs -> 35

data --> 35

Multiplier output -->       1225



ALU output -->         72

coeffs -> 98

data --> 56

Multiplier output -->       5488



ALU output -->         71

coeffs -> 10

data --> 47

Multiplier output -->        470



ALU output -->         70

coeffs -> 80

data --> 92

Multiplier output -->       7360



Obtained result --> 20822

Golden result --> 20822

Success


ALU output -->         75

coeffs -> 69

data --> 2

Multiplier output -->        138



ALU output -->         74

coeffs -> 35

data --> 91

Multiplier output -->       3185



ALU output -->         73

coeffs -> 98

data --> 35

Multiplier output -->       3430



ALU output -->         72

coeffs -> 10

data --> 56

Multiplier output -->        560



ALU output -->         71

coeffs -> 80

data --> 47

Multiplier output -->       3760



Obtained result --> 11073

Golden result --> 11073

Success


ALU output -->         76

coeffs -> 69

data --> 10

Multiplier output -->        690



ALU output -->         75

coeffs -> 35

data --> 2

Multiplier output -->         70



ALU output -->         74

coeffs -> 98

data --> 91

Multiplier output -->       8918



ALU output -->         73

coeffs -> 10

data --> 35

Multiplier output -->        350



ALU output -->         72

coeffs -> 80

data --> 56

Multiplier output -->       4480



Obtained result --> 14508

Golden result --> 14508

Success


ALU output -->         77

coeffs -> 69

data --> 80

Multiplier output -->       5520



ALU output -->         76

coeffs -> 35

data --> 10

Multiplier output -->        350



ALU output -->         75

coeffs -> 98

data --> 2

Multiplier output -->        196



ALU output -->         74

coeffs -> 10

data --> 91

Multiplier output -->        910



ALU output -->         73

coeffs -> 80

data --> 35

Multiplier output -->       2800



Obtained result --> 9776

Golden result --> 9776

Success


ALU output -->         78

coeffs -> 69

data --> 15

Multiplier output -->       1035



ALU output -->         77

coeffs -> 35

data --> 80

Multiplier output -->       2800



ALU output -->         76

coeffs -> 98

data --> 10

Multiplier output -->        980



ALU output -->         75

coeffs -> 10

data --> 2

Multiplier output -->         20



ALU output -->         74

coeffs -> 80

data --> 91

Multiplier output -->       7280



Obtained result --> 12115

Golden result --> 12115

Success


ALU output -->         79

coeffs -> 69

data --> 27

Multiplier output -->       1863



ALU output -->         78

coeffs -> 35

data --> 15

Multiplier output -->        525



ALU output -->         77

coeffs -> 98

data --> 80

Multiplier output -->       7840



ALU output -->         76

coeffs -> 10

data --> 10

Multiplier output -->        100



ALU output -->         75

coeffs -> 80

data --> 2

Multiplier output -->        160



Obtained result --> 10488

Golden result --> 10488

Success


ALU output -->         80

coeffs -> 69

data --> 81

Multiplier output -->       5589



ALU output -->         79

coeffs -> 35

data --> 27

Multiplier output -->        945



ALU output -->         78

coeffs -> 98

data --> 15

Multiplier output -->       1470



ALU output -->         77

coeffs -> 10

data --> 80

Multiplier output -->        800



ALU output -->         76

coeffs -> 80

data --> 10

Multiplier output -->        800



Obtained result --> 9604

Golden result --> 9604

Success


ALU output -->         81

coeffs -> 69

data --> 72

Multiplier output -->       4968



ALU output -->         80

coeffs -> 35

data --> 81

Multiplier output -->       2835



ALU output -->         79

coeffs -> 98

data --> 27

Multiplier output -->       2646



ALU output -->         78

coeffs -> 10

data --> 15

Multiplier output -->        150



ALU output -->         77

coeffs -> 80

data --> 80

Multiplier output -->       6400



Obtained result --> 16999

Golden result --> 16999

Success


ALU output -->         82

coeffs -> 69

data --> 18

Multiplier output -->       1242



ALU output -->         81

coeffs -> 35

data --> 72

Multiplier output -->       2520



ALU output -->         80

coeffs -> 98

data --> 81

Multiplier output -->       7938



ALU output -->         79

coeffs -> 10

data --> 27

Multiplier output -->        270



ALU output -->         78

coeffs -> 80

data --> 15

Multiplier output -->       1200



Obtained result --> 13170

Golden result --> 13170

Success


ALU output -->         83

coeffs -> 69

data --> 62

Multiplier output -->       4278



ALU output -->         82

coeffs -> 35

data --> 18

Multiplier output -->        630



ALU output -->         81

coeffs -> 98

data --> 72

Multiplier output -->       7056



ALU output -->         80

coeffs -> 10

data --> 81

Multiplier output -->        810



ALU output -->         79

coeffs -> 80

data --> 27

Multiplier output -->       2160



Obtained result --> 14934

Golden result --> 14934

Success


ALU output -->         84

coeffs -> 69

data --> 46

Multiplier output -->       3174



ALU output -->         83

coeffs -> 35

data --> 62

Multiplier output -->       2170



ALU output -->         82

coeffs -> 98

data --> 18

Multiplier output -->       1764



ALU output -->         81

coeffs -> 10

data --> 72

Multiplier output -->        720



ALU output -->         80

coeffs -> 80

data --> 81

Multiplier output -->       6480



Obtained result --> 14308

Golden result --> 14308

Success


ALU output -->         85

coeffs -> 69

data --> 48

Multiplier output -->       3312



ALU output -->         84

coeffs -> 35

data --> 46

Multiplier output -->       1610



ALU output -->         83

coeffs -> 98

data --> 62

Multiplier output -->       6076



ALU output -->         82

coeffs -> 10

data --> 18

Multiplier output -->        180



ALU output -->         81

coeffs -> 80

data --> 72

Multiplier output -->       5760



Obtained result --> 16938

Golden result --> 16938

Success


ALU output -->         86

coeffs -> 69

data --> 13

Multiplier output -->        897



ALU output -->         85

coeffs -> 35

data --> 48

Multiplier output -->       1680



ALU output -->         84

coeffs -> 98

data --> 46

Multiplier output -->       4508



ALU output -->         83

coeffs -> 10

data --> 62

Multiplier output -->        620



ALU output -->         82

coeffs -> 80

data --> 18

Multiplier output -->       1440



Obtained result --> 9145

Golden result --> 9145

Success


ALU output -->         87

coeffs -> 69

data --> 29

Multiplier output -->       2001



ALU output -->         86

coeffs -> 35

data --> 13

Multiplier output -->        455



ALU output -->         85

coeffs -> 98

data --> 48

Multiplier output -->       4704



ALU output -->         84

coeffs -> 10

data --> 46

Multiplier output -->        460



ALU output -->         83

coeffs -> 80

data --> 62

Multiplier output -->       4960



Obtained result --> 12580

Golden result --> 12580

Success


ALU output -->         88

coeffs -> 69

data --> 35

Multiplier output -->       2415



ALU output -->         87

coeffs -> 35

data --> 29

Multiplier output -->       1015



ALU output -->         86

coeffs -> 98

data --> 13

Multiplier output -->       1274



ALU output -->         85

coeffs -> 10

data --> 48

Multiplier output -->        480



ALU output -->         84

coeffs -> 80

data --> 46

Multiplier output -->       3680



Obtained result --> 8864

Golden result --> 8864

Success


ALU output -->         89

coeffs -> 69

data --> 5

Multiplier output -->        345



ALU output -->         88

coeffs -> 35

data --> 35

Multiplier output -->       1225



ALU output -->         87

coeffs -> 98

data --> 29

Multiplier output -->       2842



ALU output -->         86

coeffs -> 10

data --> 13

Multiplier output -->        130



ALU output -->         85

coeffs -> 80

data --> 48

Multiplier output -->       3840



Obtained result --> 8382

Golden result --> 8382

Success


ALU output -->         90

coeffs -> 69

data --> 12

Multiplier output -->        828



ALU output -->         89

coeffs -> 35

data --> 5

Multiplier output -->        175



ALU output -->         88

coeffs -> 98

data --> 35

Multiplier output -->       3430



ALU output -->         87

coeffs -> 10

data --> 29

Multiplier output -->        290



ALU output -->         86

coeffs -> 80

data --> 13

Multiplier output -->       1040



Obtained result --> 5763

Golden result --> 5763

Success


ALU output -->         91

coeffs -> 69

data --> 31

Multiplier output -->       2139



ALU output -->         90

coeffs -> 35

data --> 12

Multiplier output -->        420



ALU output -->         89

coeffs -> 98

data --> 5

Multiplier output -->        490



ALU output -->         88

coeffs -> 10

data --> 35

Multiplier output -->        350



ALU output -->         87

coeffs -> 80

data --> 29

Multiplier output -->       2320



Obtained result --> 5719

Golden result --> 5719

Success


ALU output -->         92

coeffs -> 69

data --> 65

Multiplier output -->       4485



ALU output -->         91

coeffs -> 35

data --> 31

Multiplier output -->       1085



ALU output -->         90

coeffs -> 98

data --> 12

Multiplier output -->       1176



ALU output -->         89

coeffs -> 10

data --> 5

Multiplier output -->         50



ALU output -->         88

coeffs -> 80

data --> 35

Multiplier output -->       2800



Obtained result --> 9596

Golden result --> 9596

Success


ALU output -->         93

coeffs -> 69

data --> 98

Multiplier output -->       6762



ALU output -->         92

coeffs -> 35

data --> 65

Multiplier output -->       2275



ALU output -->         91

coeffs -> 98

data --> 31

Multiplier output -->       3038



ALU output -->         90

coeffs -> 10

data --> 12

Multiplier output -->        120



ALU output -->         89

coeffs -> 80

data --> 5

Multiplier output -->        400



Obtained result --> 12595

Golden result --> 12595

Success


ALU output -->         94

coeffs -> 69

data --> 53

Multiplier output -->       3657



ALU output -->         93

coeffs -> 35

data --> 98

Multiplier output -->       3430



ALU output -->         92

coeffs -> 98

data --> 65

Multiplier output -->       6370



ALU output -->         91

coeffs -> 10

data --> 31

Multiplier output -->        310



ALU output -->         90

coeffs -> 80

data --> 12

Multiplier output -->        960



Obtained result --> 14727

Golden result --> 14727

Success


ALU output -->         95

coeffs -> 69

data --> 98

Multiplier output -->       6762



ALU output -->         94

coeffs -> 35

data --> 53

Multiplier output -->       1855



ALU output -->         93

coeffs -> 98

data --> 98

Multiplier output -->       9604



ALU output -->         92

coeffs -> 10

data --> 65

Multiplier output -->        650



ALU output -->         91

coeffs -> 80

data --> 31

Multiplier output -->       2480



Obtained result --> 21351

Golden result --> 21351

Success


ALU output -->         96

coeffs -> 69

data --> 50

Multiplier output -->       3450



ALU output -->         95

coeffs -> 35

data --> 98

Multiplier output -->       3430



ALU output -->         94

coeffs -> 98

data --> 53

Multiplier output -->       5194



ALU output -->         93

coeffs -> 10

data --> 98

Multiplier output -->        980



ALU output -->         92

coeffs -> 80

data --> 65

Multiplier output -->       5200



Obtained result --> 18254

Golden result --> 18254

Success


ALU output -->         97

coeffs -> 69

data --> 87

Multiplier output -->       6003



ALU output -->         96

coeffs -> 35

data --> 50

Multiplier output -->       1750



ALU output -->         95

coeffs -> 98

data --> 98

Multiplier output -->       9604



ALU output -->         94

coeffs -> 10

data --> 53

Multiplier output -->        530



ALU output -->         93

coeffs -> 80

data --> 98

Multiplier output -->       7840



Obtained result --> 25727

Golden result --> 25727

Success


ALU output -->         98

coeffs -> 69

data --> 37

Multiplier output -->       2553



ALU output -->         97

coeffs -> 35

data --> 87

Multiplier output -->       3045



ALU output -->         96

coeffs -> 98

data --> 50

Multiplier output -->       4900



ALU output -->         95

coeffs -> 10

data --> 98

Multiplier output -->        980



ALU output -->         94

coeffs -> 80

data --> 53

Multiplier output -->       4240



Obtained result --> 15718

Golden result --> 15718

Success


ALU output -->         99

coeffs -> 69

data --> 16

Multiplier output -->       1104



ALU output -->         98

coeffs -> 35

data --> 37

Multiplier output -->       1295



ALU output -->         97

coeffs -> 98

data --> 87

Multiplier output -->       8526



ALU output -->         96

coeffs -> 10

data --> 50

Multiplier output -->        500



ALU output -->         95

coeffs -> 80

data --> 98

Multiplier output -->       7840



Obtained result --> 19265

Golden result --> 19265

Success


$finish called at time : 117620100 ps : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/base_tb.v" Line 145
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 9693.059 ; gain = 0.000 ; free physical = 7789 ; free virtual = 16277
# close_saif
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 9693.059 ; gain = 16.012 ; free physical = 7784 ; free virtual = 16276
INFO: [USF-XSim-96] XSim completed. Design snapshot 'base_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:56 . Memory (MB): peak = 9693.059 ; gain = 16.012 ; free physical = 7784 ; free virtual = 16276
read_saif {/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif}
INFO: [Power 33-167] Parsing SAIF file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'insn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'insn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/E[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'muldiv/Q[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net muldiv/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'sciedecoder/E[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/data_0[31]_i_5_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/pipelined' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/insn[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net sciepipelined/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'sciepipelined/data_0[31]_i_6_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[2]_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/insn[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'insn_IBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/result[31]_i_6_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciepipelined/result[31]_i_7_n_0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'sciedecoder/E[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
INFO: [Power 33-26] Design nets matched = 6719 of 6729
report_power -name {power_3}
Command: report_power -name power_3
99.851% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
set_property top scie_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_21
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEDecoder
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.SCIEDecoder
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 9693.059 ; gain = 0.000 ; free physical = 7820 ; free virtual = 16311
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 9714.070 ; gain = 21.012 ; free physical = 7781 ; free virtual = 16273
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 276

Golden result --> 276

Success


Obtained result --> 1589

Golden result --> 1589

Success


Obtained result --> 1403

Golden result --> 1403

Success


Obtained result --> 6516

Golden result --> 6516

Success


Obtained result --> 8888

Golden result --> 8888

Success


Obtained result --> 16334

Golden result --> 16334

Success


Obtained result --> 19791

Golden result --> 19791

Success


Obtained result --> 19155

Golden result --> 19155

Success


Obtained result --> 26206

Golden result --> 26206

Success


Obtained result --> 21599

Golden result --> 21599

Success


Obtained result --> 29917

Golden result --> 29917

Success


Obtained result --> 31878

Golden result --> 31878

Success


Obtained result --> 35209

Golden result --> 35209

Success


Obtained result --> 39754

Golden result --> 39754

Success


Obtained result --> 32209

Golden result --> 32209

Success


Obtained result --> 37981

Golden result --> 37981

Success


Obtained result --> 35398

Golden result --> 35398

Success


Obtained result --> 43987

Golden result --> 43987

Success


Obtained result --> 46868

Golden result --> 46868

Success


Obtained result --> 54909

Golden result --> 54909

Success


Obtained result --> 57438

Golden result --> 59508

Failure


Obtained result --> 60886

Golden result --> 61936

Failure


Obtained result --> 64884

Golden result --> 64884

Success


Obtained result --> 60948

Golden result --> 60948

Success


Obtained result --> 55907

Golden result --> 55907

Success


Obtained result --> 56535

Golden result --> 56535

Success


Obtained result --> 50106

Golden result --> 50106

Success


Obtained result --> 50380

Golden result --> 50380

Success


Obtained result --> 54300

Golden result --> 54300

Success


Obtained result --> 47815

Golden result --> 47815

Success


Obtained result --> 52275

Golden result --> 52275

Success


Obtained result --> 46014

Golden result --> 46014

Success


Obtained result --> 57731

Golden result --> 57731

Success


Obtained result --> 51500

Golden result --> 51500

Success


Obtained result --> 60911

Golden result --> 60911

Success


Obtained result --> 57449

Golden result --> 57449

Success


Obtained result --> 56236

Golden result --> 56236

Success


Obtained result --> 50856

Golden result --> 50856

Success


Obtained result --> 46384

Golden result --> 46384

Success


Obtained result --> 47937

Golden result --> 47937

Success


Obtained result --> 45674

Golden result --> 45674

Success


Obtained result --> 44256

Golden result --> 44256

Success


Obtained result --> 52226

Golden result --> 52226

Success


Obtained result --> 50637

Golden result --> 50637

Success


Obtained result --> 52792

Golden result --> 52792

Success


Obtained result --> 53052

Golden result --> 53052

Success


Obtained result --> 61869

Golden result --> 61869

Success


Obtained result --> 57528

Golden result --> 57528

Success


Obtained result --> 67234

Golden result --> 67234

Success


Obtained result --> 63456

Golden result --> 63456

Success


Obtained result --> 67249

Golden result --> 67249

Success


Obtained result --> 56250

Golden result --> 56250

Success


Obtained result --> 57950

Golden result --> 57950

Success


Obtained result --> 52681

Golden result --> 52681

Success


Obtained result --> 49753

Golden result --> 49753

Success


Obtained result --> 48987

Golden result --> 48987

Success


Obtained result --> 53881

Golden result --> 53881

Success


Obtained result --> 62755

Golden result --> 62755

Success


Obtained result --> 63240

Golden result --> 63240

Success


Obtained result --> 67053

Golden result --> 67053

Success


Obtained result --> 60692

Golden result --> 61589

Failure


Obtained result --> 59018

Golden result --> 59473

Failure


Obtained result --> 57290

Golden result --> 57290

Success


Obtained result --> 53268

Golden result --> 53268

Success


Obtained result --> 54478

Golden result --> 54478

Success


Obtained result --> 49691

Golden result --> 49691

Success


Obtained result --> 44606

Golden result --> 44606

Success


Obtained result --> 48214

Golden result --> 48214

Success


Obtained result --> 41820

Golden result --> 41820

Success


Obtained result --> 49281

Golden result --> 49281

Success


Obtained result --> 45340

Golden result --> 45340

Success


Obtained result --> 54109

Golden result --> 54109

Success


Obtained result --> 56199

Golden result --> 56199

Success


Obtained result --> 56222

Golden result --> 56222

Success


Obtained result --> 63305

Golden result --> 63305

Success


Obtained result --> 53667

Golden result --> 53667

Success


Obtained result --> 53892

Golden result --> 53892

Success


Obtained result --> 45727

Golden result --> 45727

Success


Obtained result --> 50896

Golden result --> 50896

Success


Obtained result --> 50139

Golden result --> 50139

Success


Obtained result --> 45209

Golden result --> 45209

Success


Obtained result --> 54945

Golden result --> 54945

Success


Obtained result --> 53343

Golden result --> 53343

Success


Obtained result --> 53849

Golden result --> 53849

Success


Obtained result --> 50722

Golden result --> 50722

Success


Obtained result --> 59381

Golden result --> 59381

Success


Obtained result --> 53920

Golden result --> 53920

Success


Obtained result --> 52600

Golden result --> 52600

Success


Obtained result --> 54928

Golden result --> 54928

Success


Obtained result --> 52424

Golden result --> 52424

Success


Obtained result --> 45069

Golden result --> 45069

Success


Obtained result --> 42157

Golden result --> 42157

Success


Obtained result --> 44458

Golden result --> 44458

Success


Obtained result --> 46296

Golden result --> 46296

Success


Obtained result --> 44158

Golden result --> 44158

Success


Obtained result --> 50386

Golden result --> 50386

Success


Obtained result --> 51225

Golden result --> 51225

Success


Obtained result --> 57900

Golden result --> 57900

Success


Obtained result --> 51275

Golden result --> 51275

Success


Obtained result --> 58262

Golden result --> 58262

Success


$finish called at time : 15 us : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
# close_saif
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 9714.070 ; gain = 21.012 ; free physical = 7744 ; free virtual = 16236
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 9714.070 ; gain = 21.012 ; free physical = 7744 ; free virtual = 16236
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEDecoder
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.SCIEDecoder
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 9714.070 ; gain = 0.000 ; free physical = 7793 ; free virtual = 16285
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 276

Golden result --> 276

Success


Obtained result --> 1589

Golden result --> 1589

Success


Obtained result --> 1403

Golden result --> 1403

Success


Obtained result --> 6516

Golden result --> 6516

Success


Obtained result --> 8888

Golden result --> 8888

Success


Obtained result --> 16334

Golden result --> 16334

Success


Obtained result --> 19791

Golden result --> 19791

Success


Obtained result --> 19155

Golden result --> 19155

Success


Obtained result --> 26206

Golden result --> 26206

Success


Obtained result --> 21599

Golden result --> 21599

Success


Obtained result --> 29917

Golden result --> 29917

Success


Obtained result --> 31878

Golden result --> 31878

Success


Obtained result --> 35209

Golden result --> 35209

Success


Obtained result --> 39754

Golden result --> 39754

Success


Obtained result --> 32209

Golden result --> 32209

Success


Obtained result --> 37981

Golden result --> 37981

Success


Obtained result --> 35398

Golden result --> 35398

Success


Obtained result --> 43987

Golden result --> 43987

Success


Obtained result --> 46868

Golden result --> 46868

Success


Obtained result --> 54909

Golden result --> 54909

Success


Obtained result --> 57438

Golden result --> 59508

Failure


Obtained result --> 60886

Golden result --> 61936

Failure


Obtained result --> 64884

Golden result --> 64884

Success


Obtained result --> 60948

Golden result --> 60948

Success


Obtained result --> 55907

Golden result --> 55907

Success


Obtained result --> 56535

Golden result --> 56535

Success


Obtained result --> 50106

Golden result --> 50106

Success


Obtained result --> 50380

Golden result --> 50380

Success


Obtained result --> 54300

Golden result --> 54300

Success


Obtained result --> 47815

Golden result --> 47815

Success


Obtained result --> 52275

Golden result --> 52275

Success


Obtained result --> 46014

Golden result --> 46014

Success


Obtained result --> 57731

Golden result --> 57731

Success


Obtained result --> 51500

Golden result --> 51500

Success


Obtained result --> 60911

Golden result --> 60911

Success


Obtained result --> 57449

Golden result --> 57449

Success


Obtained result --> 56236

Golden result --> 56236

Success


Obtained result --> 50856

Golden result --> 50856

Success


Obtained result --> 46384

Golden result --> 46384

Success


Obtained result --> 47937

Golden result --> 47937

Success


Obtained result --> 45674

Golden result --> 45674

Success


Obtained result --> 44256

Golden result --> 44256

Success


Obtained result --> 52226

Golden result --> 52226

Success


Obtained result --> 50637

Golden result --> 50637

Success


Obtained result --> 52792

Golden result --> 52792

Success


Obtained result --> 53052

Golden result --> 53052

Success


Obtained result --> 61869

Golden result --> 61869

Success


Obtained result --> 57528

Golden result --> 57528

Success


Obtained result --> 67234

Golden result --> 67234

Success


Obtained result --> 63456

Golden result --> 63456

Success


Obtained result --> 67249

Golden result --> 67249

Success


Obtained result --> 56250

Golden result --> 56250

Success


Obtained result --> 57950

Golden result --> 57950

Success


Obtained result --> 52681

Golden result --> 52681

Success


Obtained result --> 49753

Golden result --> 49753

Success


Obtained result --> 48987

Golden result --> 48987

Success


Obtained result --> 53881

Golden result --> 53881

Success


Obtained result --> 62755

Golden result --> 62755

Success


Obtained result --> 63240

Golden result --> 63240

Success


Obtained result --> 67053

Golden result --> 67053

Success


Obtained result --> 60692

Golden result --> 61589

Failure


Obtained result --> 59018

Golden result --> 59473

Failure


Obtained result --> 57290

Golden result --> 57290

Success


Obtained result --> 53268

Golden result --> 53268

Success


Obtained result --> 54478

Golden result --> 54478

Success


Obtained result --> 49691

Golden result --> 49691

Success


Obtained result --> 44606

Golden result --> 44606

Success


Obtained result --> 48214

Golden result --> 48214

Success


Obtained result --> 41820

Golden result --> 41820

Success


Obtained result --> 49281

Golden result --> 49281

Success


Obtained result --> 45340

Golden result --> 45340

Success


Obtained result --> 54109

Golden result --> 54109

Success


Obtained result --> 56199

Golden result --> 56199

Success


Obtained result --> 56222

Golden result --> 56222

Success


Obtained result --> 63305

Golden result --> 63305

Success


Obtained result --> 53667

Golden result --> 53667

Success


Obtained result --> 53892

Golden result --> 53892

Success


Obtained result --> 45727

Golden result --> 45727

Success


Obtained result --> 50896

Golden result --> 50896

Success


Obtained result --> 50139

Golden result --> 50139

Success


Obtained result --> 45209

Golden result --> 45209

Success


Obtained result --> 54945

Golden result --> 54945

Success


Obtained result --> 53343

Golden result --> 53343

Success


Obtained result --> 53849

Golden result --> 53849

Success


Obtained result --> 50722

Golden result --> 50722

Success


Obtained result --> 59381

Golden result --> 59381

Success


Obtained result --> 53920

Golden result --> 53920

Success


Obtained result --> 52600

Golden result --> 52600

Success


Obtained result --> 54928

Golden result --> 54928

Success


Obtained result --> 52424

Golden result --> 52424

Success


Obtained result --> 45069

Golden result --> 45069

Success


Obtained result --> 42157

Golden result --> 42157

Success


Obtained result --> 44458

Golden result --> 44458

Success


Obtained result --> 46296

Golden result --> 46296

Success


Obtained result --> 44158

Golden result --> 44158

Success


Obtained result --> 50386

Golden result --> 50386

Success


Obtained result --> 51225

Golden result --> 51225

Success


Obtained result --> 57900

Golden result --> 57900

Success


Obtained result --> 51275

Golden result --> 51275

Success


Obtained result --> 58262

Golden result --> 58262

Success


$finish called at time : 15 us : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
# close_saif
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 9714.070 ; gain = 0.000 ; free physical = 7738 ; free virtual = 16230
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 9714.070 ; gain = 0.000 ; free physical = 7738 ; free virtual = 16230
read_saif {/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif}
INFO: [Power 33-167] Parsing SAIF file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-288] Design net 'fn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'fn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'fn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'fn[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_valid' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_kill' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_resp_ready' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_fn[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_fn[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_fn[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_bits_tag[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'io_req_ready' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net '_logic_T_31__0' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net '_shin_T_2' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[16]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[17]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[18]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[19]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[20]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[21]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[22]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[23]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[24]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[25]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[26]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[27]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[28]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[29]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[30]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'adder_result[31]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[16]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[17]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[18]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[19]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[20]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[21]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[22]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[23]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[24]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[25]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[26]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[27]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[28]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[29]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[30]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu/adder_result_OBUF[31]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[0]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[1]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[2]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[3]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[4]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[5]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[6]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[7]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[8]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[9]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[10]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[11]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[12]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[13]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[14]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[15]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[16]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
WARNING: [Power 33-288] Design net 'alu_result[17]' is in 'X' state more than 50% of simulation time.  If this is not desired, please provide correct activity rates for better power accuracy.
INFO: [Common 17-14] Message 'Power 33-288' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net muldiv/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net sciepipelined/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
INFO: [Power 33-26] Design nets matched = 6719 of 6729
report_power -name {power_4}
Command: report_power -name power_4
99.851% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type functional
Command: launch_simulation -mode post-implementation -type functional
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'scie_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xvlog --incr --relax -prj scie_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/scie_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MulDiv
INFO: [VRFC 10-311] analyzing module SCIEDecoder
INFO: [VRFC 10-311] analyzing module SCIEPipelined
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scie_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d9bade0c285a4f38a7dbec0d77132867 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot scie_tb_func_impl xil_defaultlib.scie_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'mul_rs1' is not connected on this instance [/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.MulDiv
Compiling module xil_defaultlib.SCIEDecoder
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=2,...
Compiling module unisims_ver.DSP48E1(ACASCREG=2,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.SCIEPipelined
Compiling module xil_defaultlib.system_top
Compiling module xil_defaultlib.scie_tb
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 63. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 72. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 98. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot scie_tb_func_impl
run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 9714.070 ; gain = 0.000 ; free physical = 7780 ; free virtual = 16273
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "scie_tb_func_impl -key {Post-Implementation:sim_1:Functional:scie_tb} -tclbatch {scie_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source scie_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# open_saif "base.saif"
# log_saif [get_objects -r *]
# run 1000us
Obtained result --> 276

Golden result --> 276

Success


Obtained result --> 1589

Golden result --> 1589

Success


Obtained result --> 1403

Golden result --> 1403

Success


Obtained result --> 6516

Golden result --> 6516

Success


Obtained result --> 8888

Golden result --> 8888

Success


Obtained result --> 16334

Golden result --> 16334

Success


Obtained result --> 19791

Golden result --> 19791

Success


Obtained result --> 19155

Golden result --> 19155

Success


Obtained result --> 26206

Golden result --> 26206

Success


Obtained result --> 21599

Golden result --> 21599

Success


Obtained result --> 29917

Golden result --> 29917

Success


Obtained result --> 31878

Golden result --> 31878

Success


Obtained result --> 35209

Golden result --> 35209

Success


Obtained result --> 39754

Golden result --> 39754

Success


Obtained result --> 32209

Golden result --> 32209

Success


Obtained result --> 37981

Golden result --> 37981

Success


Obtained result --> 35398

Golden result --> 35398

Success


Obtained result --> 43987

Golden result --> 43987

Success


Obtained result --> 46868

Golden result --> 46868

Success


Obtained result --> 54909

Golden result --> 54909

Success


Obtained result --> 57438

Golden result --> 59508

Failure


Obtained result --> 60886

Golden result --> 61936

Failure


Obtained result --> 64884

Golden result --> 64884

Success


Obtained result --> 60948

Golden result --> 60948

Success


Obtained result --> 55907

Golden result --> 55907

Success


Obtained result --> 56535

Golden result --> 56535

Success


Obtained result --> 50106

Golden result --> 50106

Success


Obtained result --> 50380

Golden result --> 50380

Success


Obtained result --> 54300

Golden result --> 54300

Success


Obtained result --> 47815

Golden result --> 47815

Success


Obtained result --> 52275

Golden result --> 52275

Success


Obtained result --> 46014

Golden result --> 46014

Success


Obtained result --> 57731

Golden result --> 57731

Success


Obtained result --> 51500

Golden result --> 51500

Success


Obtained result --> 60911

Golden result --> 60911

Success


Obtained result --> 57449

Golden result --> 57449

Success


Obtained result --> 56236

Golden result --> 56236

Success


Obtained result --> 50856

Golden result --> 50856

Success


Obtained result --> 46384

Golden result --> 46384

Success


Obtained result --> 47937

Golden result --> 47937

Success


Obtained result --> 45674

Golden result --> 45674

Success


Obtained result --> 44256

Golden result --> 44256

Success


Obtained result --> 52226

Golden result --> 52226

Success


Obtained result --> 50637

Golden result --> 50637

Success


Obtained result --> 52792

Golden result --> 52792

Success


Obtained result --> 53052

Golden result --> 53052

Success


Obtained result --> 61869

Golden result --> 61869

Success


Obtained result --> 57528

Golden result --> 57528

Success


Obtained result --> 67234

Golden result --> 67234

Success


Obtained result --> 63456

Golden result --> 63456

Success


Obtained result --> 67249

Golden result --> 67249

Success


Obtained result --> 56250

Golden result --> 56250

Success


Obtained result --> 57950

Golden result --> 57950

Success


Obtained result --> 52681

Golden result --> 52681

Success


Obtained result --> 49753

Golden result --> 49753

Success


Obtained result --> 48987

Golden result --> 48987

Success


Obtained result --> 53881

Golden result --> 53881

Success


Obtained result --> 62755

Golden result --> 62755

Success


Obtained result --> 63240

Golden result --> 63240

Success


Obtained result --> 67053

Golden result --> 67053

Success


Obtained result --> 60692

Golden result --> 61589

Failure


Obtained result --> 59018

Golden result --> 59473

Failure


Obtained result --> 57290

Golden result --> 57290

Success


Obtained result --> 53268

Golden result --> 53268

Success


Obtained result --> 54478

Golden result --> 54478

Success


Obtained result --> 49691

Golden result --> 49691

Success


Obtained result --> 44606

Golden result --> 44606

Success


Obtained result --> 48214

Golden result --> 48214

Success


Obtained result --> 41820

Golden result --> 41820

Success


Obtained result --> 49281

Golden result --> 49281

Success


Obtained result --> 45340

Golden result --> 45340

Success


Obtained result --> 54109

Golden result --> 54109

Success


Obtained result --> 56199

Golden result --> 56199

Success


Obtained result --> 56222

Golden result --> 56222

Success


Obtained result --> 63305

Golden result --> 63305

Success


Obtained result --> 53667

Golden result --> 53667

Success


Obtained result --> 53892

Golden result --> 53892

Success


Obtained result --> 45727

Golden result --> 45727

Success


Obtained result --> 50896

Golden result --> 50896

Success


Obtained result --> 50139

Golden result --> 50139

Success


Obtained result --> 45209

Golden result --> 45209

Success


Obtained result --> 54945

Golden result --> 54945

Success


Obtained result --> 53343

Golden result --> 53343

Success


Obtained result --> 53849

Golden result --> 53849

Success


Obtained result --> 50722

Golden result --> 50722

Success


Obtained result --> 59381

Golden result --> 59381

Success


Obtained result --> 53920

Golden result --> 53920

Success


Obtained result --> 52600

Golden result --> 52600

Success


Obtained result --> 54928

Golden result --> 54928

Success


Obtained result --> 52424

Golden result --> 52424

Success


Obtained result --> 45069

Golden result --> 45069

Success


Obtained result --> 42157

Golden result --> 42157

Success


Obtained result --> 44458

Golden result --> 44458

Success


Obtained result --> 46296

Golden result --> 46296

Success


Obtained result --> 44158

Golden result --> 44158

Success


Obtained result --> 50386

Golden result --> 50386

Success


Obtained result --> 51225

Golden result --> 51225

Success


Obtained result --> 57900

Golden result --> 57900

Success


Obtained result --> 51275

Golden result --> 51275

Success


Obtained result --> 58262

Golden result --> 58262

Success


$finish called at time : 15 us : File "/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/src/scie_tb.v" Line 106
# close_saif
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 9719.074 ; gain = 5.004 ; free physical = 7706 ; free virtual = 16199
INFO: [USF-XSim-96] XSim completed. Design snapshot 'scie_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000us
launch_simulation: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 9719.074 ; gain = 5.004 ; free physical = 7706 ; free virtual = 16199
read_saif {/home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif}
INFO: [Power 33-167] Parsing SAIF file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net muldiv/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-334] Simulation is not consistent with clock constraints on net sciepipelined/clock_IBUF_BUFG. Please check the clocks defined using create_clock command and simulation clock used to generate the SAIF and make sure they are same.
WARNING: [Power 33-330] Read_saif is trying to annotate activities on clock net and this will be ignored. Users shall manually specify clock net frequency using sdc timing constraints(e.g. create_clock)
INFO: [Power 33-177] SAIF annotation done from file /home/specs/Desktop/specs-chisel/hvs_workspace/rocket_generator/power_eval/project/project.sim/sim_1/impl/func/xsim/base.saif
INFO: [Power 33-26] Design nets matched = 6719 of 6729
report_power -name {power_5}
Command: report_power -name power_5
99.851% of nets annotated
Doing probabilistic computation for the remaining nets

0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_23
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_12
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_5
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 9719.074 ; gain = 0.000 ; free physical = 7838 ; free virtual = 16332
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul  9 02:00:27 2022...
