;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.3
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* SS */
SS__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
SS__0__MASK EQU 0x04
SS__0__PC EQU CYREG_PRT5_PC2
SS__0__PORT EQU 5
SS__0__SHIFT EQU 2
SS__AG EQU CYREG_PRT5_AG
SS__AMUX EQU CYREG_PRT5_AMUX
SS__BIE EQU CYREG_PRT5_BIE
SS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SS__BYP EQU CYREG_PRT5_BYP
SS__CTL EQU CYREG_PRT5_CTL
SS__DM0 EQU CYREG_PRT5_DM0
SS__DM1 EQU CYREG_PRT5_DM1
SS__DM2 EQU CYREG_PRT5_DM2
SS__DR EQU CYREG_PRT5_DR
SS__INP_DIS EQU CYREG_PRT5_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT5_LCD_EN
SS__MASK EQU 0x04
SS__PORT EQU 5
SS__PRT EQU CYREG_PRT5_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SS__PS EQU CYREG_PRT5_PS
SS__SHIFT EQU 2
SS__SLW EQU CYREG_PRT5_SLW

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* MISO */
MISO__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
MISO__0__MASK EQU 0x08
MISO__0__PC EQU CYREG_PRT5_PC3
MISO__0__PORT EQU 5
MISO__0__SHIFT EQU 3
MISO__AG EQU CYREG_PRT5_AG
MISO__AMUX EQU CYREG_PRT5_AMUX
MISO__BIE EQU CYREG_PRT5_BIE
MISO__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MISO__BYP EQU CYREG_PRT5_BYP
MISO__CTL EQU CYREG_PRT5_CTL
MISO__DM0 EQU CYREG_PRT5_DM0
MISO__DM1 EQU CYREG_PRT5_DM1
MISO__DM2 EQU CYREG_PRT5_DM2
MISO__DR EQU CYREG_PRT5_DR
MISO__INP_DIS EQU CYREG_PRT5_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT5_LCD_EN
MISO__MASK EQU 0x08
MISO__PORT EQU 5
MISO__PRT EQU CYREG_PRT5_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MISO__PS EQU CYREG_PRT5_PS
MISO__SHIFT EQU 3
MISO__SLW EQU CYREG_PRT5_SLW

/* MOSI */
MOSI__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
MOSI__0__MASK EQU 0x02
MOSI__0__PC EQU CYREG_PRT5_PC1
MOSI__0__PORT EQU 5
MOSI__0__SHIFT EQU 1
MOSI__AG EQU CYREG_PRT5_AG
MOSI__AMUX EQU CYREG_PRT5_AMUX
MOSI__BIE EQU CYREG_PRT5_BIE
MOSI__BIT_MASK EQU CYREG_PRT5_BIT_MASK
MOSI__BYP EQU CYREG_PRT5_BYP
MOSI__CTL EQU CYREG_PRT5_CTL
MOSI__DM0 EQU CYREG_PRT5_DM0
MOSI__DM1 EQU CYREG_PRT5_DM1
MOSI__DM2 EQU CYREG_PRT5_DM2
MOSI__DR EQU CYREG_PRT5_DR
MOSI__INP_DIS EQU CYREG_PRT5_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT5_LCD_EN
MOSI__MASK EQU 0x02
MOSI__PORT EQU 5
MOSI__PRT EQU CYREG_PRT5_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
MOSI__PS EQU CYREG_PRT5_PS
MOSI__SHIFT EQU 1
MOSI__SLW EQU CYREG_PRT5_SLW

/* SCLK */
SCLK__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
SCLK__0__MASK EQU 0x01
SCLK__0__PC EQU CYREG_PRT5_PC0
SCLK__0__PORT EQU 5
SCLK__0__SHIFT EQU 0
SCLK__AG EQU CYREG_PRT5_AG
SCLK__AMUX EQU CYREG_PRT5_AMUX
SCLK__BIE EQU CYREG_PRT5_BIE
SCLK__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SCLK__BYP EQU CYREG_PRT5_BYP
SCLK__CTL EQU CYREG_PRT5_CTL
SCLK__DM0 EQU CYREG_PRT5_DM0
SCLK__DM1 EQU CYREG_PRT5_DM1
SCLK__DM2 EQU CYREG_PRT5_DM2
SCLK__DR EQU CYREG_PRT5_DR
SCLK__INP_DIS EQU CYREG_PRT5_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT5_LCD_EN
SCLK__MASK EQU 0x01
SCLK__PORT EQU 5
SCLK__PRT EQU CYREG_PRT5_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SCLK__PS EQU CYREG_PRT5_PS
SCLK__SHIFT EQU 0
SCLK__SLW EQU CYREG_PRT5_SLW

/* SPIM */
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB10_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB10_ST
SPIM_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
SPIM_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
SPIM_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
SPIM_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
SPIM_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIM_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
SPIM_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
SPIM_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
SPIM_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B1_UDB08_A0
SPIM_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B1_UDB08_A1
SPIM_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
SPIM_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B1_UDB08_D0
SPIM_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B1_UDB08_D1
SPIM_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIM_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
SPIM_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B1_UDB08_F0
SPIM_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B1_UDB08_F1
SPIM_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
SPIM_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
SPIM_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
SPIM_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
SPIM_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPIM_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
SPIM_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
SPIM_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
SPIM_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B1_UDB09_A0
SPIM_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B1_UDB09_A1
SPIM_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
SPIM_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B1_UDB09_D0
SPIM_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B1_UDB09_D1
SPIM_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPIM_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
SPIM_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B1_UDB09_F0
SPIM_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B1_UDB09_F1
SPIM_BSPIM_sR16_Dp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_sR16_Dp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB11_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB11_ST

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x01
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x02
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x02
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* NC_42 */
NC_42__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
NC_42__0__MASK EQU 0x01
NC_42__0__PC EQU CYREG_IO_PC_PRT15_PC0
NC_42__0__PORT EQU 15
NC_42__0__SHIFT EQU 0
NC_42__AG EQU CYREG_PRT15_AG
NC_42__AMUX EQU CYREG_PRT15_AMUX
NC_42__BIE EQU CYREG_PRT15_BIE
NC_42__BIT_MASK EQU CYREG_PRT15_BIT_MASK
NC_42__BYP EQU CYREG_PRT15_BYP
NC_42__CTL EQU CYREG_PRT15_CTL
NC_42__DM0 EQU CYREG_PRT15_DM0
NC_42__DM1 EQU CYREG_PRT15_DM1
NC_42__DM2 EQU CYREG_PRT15_DM2
NC_42__DR EQU CYREG_PRT15_DR
NC_42__INP_DIS EQU CYREG_PRT15_INP_DIS
NC_42__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
NC_42__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
NC_42__LCD_EN EQU CYREG_PRT15_LCD_EN
NC_42__MASK EQU 0x01
NC_42__PORT EQU 15
NC_42__PRT EQU CYREG_PRT15_PRT
NC_42__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
NC_42__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
NC_42__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
NC_42__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
NC_42__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
NC_42__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
NC_42__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
NC_42__PS EQU CYREG_PRT15_PS
NC_42__SHIFT EQU 0
NC_42__SLW EQU CYREG_PRT15_SLW

/* NC_43 */
NC_43__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
NC_43__0__MASK EQU 0x02
NC_43__0__PC EQU CYREG_IO_PC_PRT15_PC1
NC_43__0__PORT EQU 15
NC_43__0__SHIFT EQU 1
NC_43__AG EQU CYREG_PRT15_AG
NC_43__AMUX EQU CYREG_PRT15_AMUX
NC_43__BIE EQU CYREG_PRT15_BIE
NC_43__BIT_MASK EQU CYREG_PRT15_BIT_MASK
NC_43__BYP EQU CYREG_PRT15_BYP
NC_43__CTL EQU CYREG_PRT15_CTL
NC_43__DM0 EQU CYREG_PRT15_DM0
NC_43__DM1 EQU CYREG_PRT15_DM1
NC_43__DM2 EQU CYREG_PRT15_DM2
NC_43__DR EQU CYREG_PRT15_DR
NC_43__INP_DIS EQU CYREG_PRT15_INP_DIS
NC_43__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
NC_43__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
NC_43__LCD_EN EQU CYREG_PRT15_LCD_EN
NC_43__MASK EQU 0x02
NC_43__PORT EQU 15
NC_43__PRT EQU CYREG_PRT15_PRT
NC_43__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
NC_43__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
NC_43__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
NC_43__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
NC_43__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
NC_43__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
NC_43__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
NC_43__PS EQU CYREG_PRT15_PS
NC_43__SHIFT EQU 1
NC_43__SLW EQU CYREG_PRT15_SLW

/* PWM_Load */
PWM_Load_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_Load_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_Load_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_Load_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_Load_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_Load_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_Load_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_Load_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_Load_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_Load_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Load_PWMHW__PM_ACT_MSK EQU 0x01
PWM_Load_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Load_PWMHW__PM_STBY_MSK EQU 0x01
PWM_Load_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_Load_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_Load_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* pin_Load */
pin_Load__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
pin_Load__0__MASK EQU 0x80
pin_Load__0__PC EQU CYREG_PRT5_PC7
pin_Load__0__PORT EQU 5
pin_Load__0__SHIFT EQU 7
pin_Load__AG EQU CYREG_PRT5_AG
pin_Load__AMUX EQU CYREG_PRT5_AMUX
pin_Load__BIE EQU CYREG_PRT5_BIE
pin_Load__BIT_MASK EQU CYREG_PRT5_BIT_MASK
pin_Load__BYP EQU CYREG_PRT5_BYP
pin_Load__CTL EQU CYREG_PRT5_CTL
pin_Load__DM0 EQU CYREG_PRT5_DM0
pin_Load__DM1 EQU CYREG_PRT5_DM1
pin_Load__DM2 EQU CYREG_PRT5_DM2
pin_Load__DR EQU CYREG_PRT5_DR
pin_Load__INP_DIS EQU CYREG_PRT5_INP_DIS
pin_Load__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
pin_Load__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
pin_Load__LCD_EN EQU CYREG_PRT5_LCD_EN
pin_Load__MASK EQU 0x80
pin_Load__PORT EQU 5
pin_Load__PRT EQU CYREG_PRT5_PRT
pin_Load__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
pin_Load__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
pin_Load__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
pin_Load__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
pin_Load__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
pin_Load__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
pin_Load__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
pin_Load__PS EQU CYREG_PRT5_PS
pin_Load__SHIFT EQU 7
pin_Load__SLW EQU CYREG_PRT5_SLW

/* ADC_SAR_0 */
ADC_SAR_0_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_0_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_0_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_0_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_0_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_0_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_0_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_0_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_0_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_0_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_0_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_0_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_0_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_0_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_0_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_0_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_0_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_0_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_0_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_0_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_0_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_0_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_0_IRQ__INTC_MASK EQU 0x01
ADC_SAR_0_IRQ__INTC_NUMBER EQU 0
ADC_SAR_0_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_0_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_0_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_0_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_0_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_0_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_0_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_0_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_0_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_0_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_0_theACLK__INDEX EQU 0x01
ADC_SAR_0_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_0_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_0_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_0_theACLK__PM_STBY_MSK EQU 0x02

/* ADC_SAR_1 */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* USBUART_1 */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x04
USBUART_1_ep_1__INTC_NUMBER EQU 2
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x08
USBUART_1_ep_2__INTC_NUMBER EQU 3
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x10
USBUART_1_ep_3__INTC_NUMBER EQU 4
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ord_int__INTC_MASK EQU 0x2000000
USBUART_1_ord_int__INTC_NUMBER EQU 25
USBUART_1_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_1_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_1_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* pin_12v_46 */
pin_12v_46__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
pin_12v_46__0__MASK EQU 0x04
pin_12v_46__0__PC EQU CYREG_PRT3_PC2
pin_12v_46__0__PORT EQU 3
pin_12v_46__0__SHIFT EQU 2
pin_12v_46__AG EQU CYREG_PRT3_AG
pin_12v_46__AMUX EQU CYREG_PRT3_AMUX
pin_12v_46__BIE EQU CYREG_PRT3_BIE
pin_12v_46__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pin_12v_46__BYP EQU CYREG_PRT3_BYP
pin_12v_46__CTL EQU CYREG_PRT3_CTL
pin_12v_46__DM0 EQU CYREG_PRT3_DM0
pin_12v_46__DM1 EQU CYREG_PRT3_DM1
pin_12v_46__DM2 EQU CYREG_PRT3_DM2
pin_12v_46__DR EQU CYREG_PRT3_DR
pin_12v_46__INP_DIS EQU CYREG_PRT3_INP_DIS
pin_12v_46__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pin_12v_46__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pin_12v_46__LCD_EN EQU CYREG_PRT3_LCD_EN
pin_12v_46__MASK EQU 0x04
pin_12v_46__PORT EQU 3
pin_12v_46__PRT EQU CYREG_PRT3_PRT
pin_12v_46__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pin_12v_46__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pin_12v_46__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pin_12v_46__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pin_12v_46__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pin_12v_46__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pin_12v_46__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pin_12v_46__PS EQU CYREG_PRT3_PS
pin_12v_46__SHIFT EQU 2
pin_12v_46__SLW EQU CYREG_PRT3_SLW

/* pin_3_3v_49 */
pin_3_3v_49__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
pin_3_3v_49__0__MASK EQU 0x20
pin_3_3v_49__0__PC EQU CYREG_PRT3_PC5
pin_3_3v_49__0__PORT EQU 3
pin_3_3v_49__0__SHIFT EQU 5
pin_3_3v_49__AG EQU CYREG_PRT3_AG
pin_3_3v_49__AMUX EQU CYREG_PRT3_AMUX
pin_3_3v_49__BIE EQU CYREG_PRT3_BIE
pin_3_3v_49__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pin_3_3v_49__BYP EQU CYREG_PRT3_BYP
pin_3_3v_49__CTL EQU CYREG_PRT3_CTL
pin_3_3v_49__DM0 EQU CYREG_PRT3_DM0
pin_3_3v_49__DM1 EQU CYREG_PRT3_DM1
pin_3_3v_49__DM2 EQU CYREG_PRT3_DM2
pin_3_3v_49__DR EQU CYREG_PRT3_DR
pin_3_3v_49__INP_DIS EQU CYREG_PRT3_INP_DIS
pin_3_3v_49__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pin_3_3v_49__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pin_3_3v_49__LCD_EN EQU CYREG_PRT3_LCD_EN
pin_3_3v_49__MASK EQU 0x20
pin_3_3v_49__PORT EQU 3
pin_3_3v_49__PRT EQU CYREG_PRT3_PRT
pin_3_3v_49__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pin_3_3v_49__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pin_3_3v_49__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pin_3_3v_49__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pin_3_3v_49__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pin_3_3v_49__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pin_3_3v_49__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pin_3_3v_49__PS EQU CYREG_PRT3_PS
pin_3_3v_49__SHIFT EQU 5
pin_3_3v_49__SLW EQU CYREG_PRT3_SLW

/* pin_FM12v_48 */
pin_FM12v_48__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
pin_FM12v_48__0__MASK EQU 0x10
pin_FM12v_48__0__PC EQU CYREG_PRT3_PC4
pin_FM12v_48__0__PORT EQU 3
pin_FM12v_48__0__SHIFT EQU 4
pin_FM12v_48__AG EQU CYREG_PRT3_AG
pin_FM12v_48__AMUX EQU CYREG_PRT3_AMUX
pin_FM12v_48__BIE EQU CYREG_PRT3_BIE
pin_FM12v_48__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pin_FM12v_48__BYP EQU CYREG_PRT3_BYP
pin_FM12v_48__CTL EQU CYREG_PRT3_CTL
pin_FM12v_48__DM0 EQU CYREG_PRT3_DM0
pin_FM12v_48__DM1 EQU CYREG_PRT3_DM1
pin_FM12v_48__DM2 EQU CYREG_PRT3_DM2
pin_FM12v_48__DR EQU CYREG_PRT3_DR
pin_FM12v_48__INP_DIS EQU CYREG_PRT3_INP_DIS
pin_FM12v_48__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pin_FM12v_48__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pin_FM12v_48__LCD_EN EQU CYREG_PRT3_LCD_EN
pin_FM12v_48__MASK EQU 0x10
pin_FM12v_48__PORT EQU 3
pin_FM12v_48__PRT EQU CYREG_PRT3_PRT
pin_FM12v_48__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pin_FM12v_48__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pin_FM12v_48__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pin_FM12v_48__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pin_FM12v_48__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pin_FM12v_48__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pin_FM12v_48__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pin_FM12v_48__PS EQU CYREG_PRT3_PS
pin_FM12v_48__SHIFT EQU 4
pin_FM12v_48__SLW EQU CYREG_PRT3_SLW

/* pin_5v_24v_47 */
pin_5v_24v_47__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
pin_5v_24v_47__0__MASK EQU 0x08
pin_5v_24v_47__0__PC EQU CYREG_PRT3_PC3
pin_5v_24v_47__0__PORT EQU 3
pin_5v_24v_47__0__SHIFT EQU 3
pin_5v_24v_47__AG EQU CYREG_PRT3_AG
pin_5v_24v_47__AMUX EQU CYREG_PRT3_AMUX
pin_5v_24v_47__BIE EQU CYREG_PRT3_BIE
pin_5v_24v_47__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pin_5v_24v_47__BYP EQU CYREG_PRT3_BYP
pin_5v_24v_47__CTL EQU CYREG_PRT3_CTL
pin_5v_24v_47__DM0 EQU CYREG_PRT3_DM0
pin_5v_24v_47__DM1 EQU CYREG_PRT3_DM1
pin_5v_24v_47__DM2 EQU CYREG_PRT3_DM2
pin_5v_24v_47__DR EQU CYREG_PRT3_DR
pin_5v_24v_47__INP_DIS EQU CYREG_PRT3_INP_DIS
pin_5v_24v_47__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pin_5v_24v_47__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pin_5v_24v_47__LCD_EN EQU CYREG_PRT3_LCD_EN
pin_5v_24v_47__MASK EQU 0x08
pin_5v_24v_47__PORT EQU 3
pin_5v_24v_47__PRT EQU CYREG_PRT3_PRT
pin_5v_24v_47__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pin_5v_24v_47__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pin_5v_24v_47__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pin_5v_24v_47__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pin_5v_24v_47__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pin_5v_24v_47__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pin_5v_24v_47__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pin_5v_24v_47__PS EQU CYREG_PRT3_PS
pin_5v_24v_47__SHIFT EQU 3
pin_5v_24v_47__SLW EQU CYREG_PRT3_SLW

/* pin_12v_enable */
pin_12v_enable__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
pin_12v_enable__0__MASK EQU 0x08
pin_12v_enable__0__PC EQU CYREG_PRT6_PC3
pin_12v_enable__0__PORT EQU 6
pin_12v_enable__0__SHIFT EQU 3
pin_12v_enable__AG EQU CYREG_PRT6_AG
pin_12v_enable__AMUX EQU CYREG_PRT6_AMUX
pin_12v_enable__BIE EQU CYREG_PRT6_BIE
pin_12v_enable__BIT_MASK EQU CYREG_PRT6_BIT_MASK
pin_12v_enable__BYP EQU CYREG_PRT6_BYP
pin_12v_enable__CTL EQU CYREG_PRT6_CTL
pin_12v_enable__DM0 EQU CYREG_PRT6_DM0
pin_12v_enable__DM1 EQU CYREG_PRT6_DM1
pin_12v_enable__DM2 EQU CYREG_PRT6_DM2
pin_12v_enable__DR EQU CYREG_PRT6_DR
pin_12v_enable__INP_DIS EQU CYREG_PRT6_INP_DIS
pin_12v_enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
pin_12v_enable__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
pin_12v_enable__LCD_EN EQU CYREG_PRT6_LCD_EN
pin_12v_enable__MASK EQU 0x08
pin_12v_enable__PORT EQU 6
pin_12v_enable__PRT EQU CYREG_PRT6_PRT
pin_12v_enable__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
pin_12v_enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
pin_12v_enable__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
pin_12v_enable__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
pin_12v_enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
pin_12v_enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
pin_12v_enable__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
pin_12v_enable__PS EQU CYREG_PRT6_PS
pin_12v_enable__SHIFT EQU 3
pin_12v_enable__SLW EQU CYREG_PRT6_SLW

/* pin_5Button_45 */
pin_5Button_45__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
pin_5Button_45__0__MASK EQU 0x02
pin_5Button_45__0__PC EQU CYREG_PRT3_PC1
pin_5Button_45__0__PORT EQU 3
pin_5Button_45__0__SHIFT EQU 1
pin_5Button_45__AG EQU CYREG_PRT3_AG
pin_5Button_45__AMUX EQU CYREG_PRT3_AMUX
pin_5Button_45__BIE EQU CYREG_PRT3_BIE
pin_5Button_45__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pin_5Button_45__BYP EQU CYREG_PRT3_BYP
pin_5Button_45__CTL EQU CYREG_PRT3_CTL
pin_5Button_45__DM0 EQU CYREG_PRT3_DM0
pin_5Button_45__DM1 EQU CYREG_PRT3_DM1
pin_5Button_45__DM2 EQU CYREG_PRT3_DM2
pin_5Button_45__DR EQU CYREG_PRT3_DR
pin_5Button_45__INP_DIS EQU CYREG_PRT3_INP_DIS
pin_5Button_45__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pin_5Button_45__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pin_5Button_45__LCD_EN EQU CYREG_PRT3_LCD_EN
pin_5Button_45__MASK EQU 0x02
pin_5Button_45__PORT EQU 3
pin_5Button_45__PRT EQU CYREG_PRT3_PRT
pin_5Button_45__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pin_5Button_45__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pin_5Button_45__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pin_5Button_45__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pin_5Button_45__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pin_5Button_45__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pin_5Button_45__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pin_5Button_45__PS EQU CYREG_PRT3_PS
pin_5Button_45__SHIFT EQU 1
pin_5Button_45__SLW EQU CYREG_PRT3_SLW

/* pin_LoadSense_44 */
pin_LoadSense_44__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
pin_LoadSense_44__0__MASK EQU 0x01
pin_LoadSense_44__0__PC EQU CYREG_PRT3_PC0
pin_LoadSense_44__0__PORT EQU 3
pin_LoadSense_44__0__SHIFT EQU 0
pin_LoadSense_44__AG EQU CYREG_PRT3_AG
pin_LoadSense_44__AMUX EQU CYREG_PRT3_AMUX
pin_LoadSense_44__BIE EQU CYREG_PRT3_BIE
pin_LoadSense_44__BIT_MASK EQU CYREG_PRT3_BIT_MASK
pin_LoadSense_44__BYP EQU CYREG_PRT3_BYP
pin_LoadSense_44__CTL EQU CYREG_PRT3_CTL
pin_LoadSense_44__DM0 EQU CYREG_PRT3_DM0
pin_LoadSense_44__DM1 EQU CYREG_PRT3_DM1
pin_LoadSense_44__DM2 EQU CYREG_PRT3_DM2
pin_LoadSense_44__DR EQU CYREG_PRT3_DR
pin_LoadSense_44__INP_DIS EQU CYREG_PRT3_INP_DIS
pin_LoadSense_44__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
pin_LoadSense_44__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
pin_LoadSense_44__LCD_EN EQU CYREG_PRT3_LCD_EN
pin_LoadSense_44__MASK EQU 0x01
pin_LoadSense_44__PORT EQU 3
pin_LoadSense_44__PRT EQU CYREG_PRT3_PRT
pin_LoadSense_44__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
pin_LoadSense_44__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
pin_LoadSense_44__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
pin_LoadSense_44__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
pin_LoadSense_44__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
pin_LoadSense_44__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
pin_LoadSense_44__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
pin_LoadSense_44__PS EQU CYREG_PRT3_PS
pin_LoadSense_44__SHIFT EQU 0
pin_LoadSense_44__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 24
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 24
CYDEV_CHIP_MEMBER_4AA EQU 23
CYDEV_CHIP_MEMBER_4AB EQU 28
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4D EQU 18
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 25
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 22
CYDEV_CHIP_MEMBER_4I EQU 30
CYDEV_CHIP_MEMBER_4J EQU 19
CYDEV_CHIP_MEMBER_4K EQU 20
CYDEV_CHIP_MEMBER_4L EQU 29
CYDEV_CHIP_MEMBER_4M EQU 27
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 26
CYDEV_CHIP_MEMBER_4Q EQU 15
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 21
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 16
CYDEV_CHIP_MEMBER_4Z EQU 17
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 31
CYDEV_CHIP_MEMBER_FM3 EQU 35
CYDEV_CHIP_MEMBER_FM4 EQU 36
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 33
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 34
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 1
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
