# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 4 5 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
# CONTEXT CPU 1 8
CPU 8 7 2
CPU 8 5 3
CPU 9 8 0
CPU 9 9 1
# CONTEXT CPU 2 9
CPU 9 5 3
BLOCK 10 8
# CONTEXT CPU 0 10
CPU 10 9 1
CPU 10 10 2
CPU 10 5 3
BLOCK 11 9
BLOCK 11 5
UNBLOCK 11 8
CPU 11 11 0
# CONTEXT CPU 1 11
CPU 11 10 2
# CONTEXT CPU 3 11
UNBLOCK 12 5
UNBLOCK 12 9
CPU 12 11 0
CPU 12 12 1
CPU 12 10 2
CPU 12 13 3
BLOCK 13 10
CPU 13 11 0
CPU 13 12 1
# CONTEXT CPU 2 13
CPU 13 13 3
BLOCK 14 11
BLOCK 14 12
UNBLOCK 14 10
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
CPU 14 14 2
# CONTEXT CPU 3 14
BLOCK 15 14
UNBLOCK 15 11
UNBLOCK 15 12
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 14
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 2 2
# CONTEXT CPU 3 16
CPU 17 1 0
CPU 17 3 1
CPU 17 2 2
CPU 17 0 3
CPU 18 1 0
CPU 18 3 1
CPU 18 2 2
CPU 18 0 3
EXIT 19 2 2
CPU 19 1 0
CPU 19 3 1
# CONTEXT CPU 2 19
CPU 19 0 3
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
CPU 20 0 3
EXIT 21 0 3
# CONTEXT CPU 0 21
# CONTEXT CPU 1 21
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
CPU 22 6 2
# CONTEXT CPU 3 22
CPU 23 4 0
CPU 23 7 1
CPU 23 6 2
# CONTEXT CPU 3 23
BLOCK 24 4
BLOCK 24 6
# CONTEXT CPU 0 24
CPU 24 7 1
# CONTEXT CPU 2 24
CPU 24 8 3
UNBLOCK 25 4
UNBLOCK 25 6
# CONTEXT CPU 0 25
CPU 25 7 1
# CONTEXT CPU 2 25
CPU 25 8 3
# CONTEXT CPU 0 26
CPU 26 7 1
# CONTEXT CPU 2 26
CPU 26 8 3
BLOCK 27 7
CPU 27 5 0
# CONTEXT CPU 1 27
CPU 27 9 2
CPU 27 8 3
UNBLOCK 28 7
CPU 28 5 0
# CONTEXT CPU 1 28
CPU 28 9 2
CPU 28 8 3
BLOCK 29 8
CPU 29 5 0
# CONTEXT CPU 1 29
CPU 29 9 2
# CONTEXT CPU 3 29
EXIT 30 5 0
UNBLOCK 30 8
# CONTEXT CPU 0 30
CPU 30 10 1
CPU 30 9 2
CPU 30 13 3
BLOCK 31 13
CPU 31 11 0
CPU 31 10 1
CPU 31 9 2
# CONTEXT CPU 3 31
BLOCK 32 10
UNBLOCK 32 13
CPU 32 11 0
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
# CONTEXT CPU 3 32
BLOCK 33 11
UNBLOCK 33 10
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
UNBLOCK 34 11
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 12 3
BLOCK 35 12
# CONTEXT CPU 0 35
CPU 35 14 1
CPU 35 1 2
# CONTEXT CPU 3 35
BLOCK 36 14
UNBLOCK 36 12
CPU 36 3 0
# CONTEXT CPU 1 36
CPU 36 1 2
# CONTEXT CPU 3 36
UNBLOCK 37 14
CPU 37 3 0
# CONTEXT CPU 1 37
CPU 37 1 2
# CONTEXT CPU 3 37
CPU 38 3 0
# CONTEXT CPU 1 38
CPU 38 1 2
CPU 38 4 3
EXIT 39 3 0
EXIT 39 1 2
# CONTEXT CPU 0 39
CPU 39 6 1
# CONTEXT CPU 2 39
CPU 39 4 3
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
# CONTEXT CPU 2 40
CPU 40 4 3
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
# CONTEXT CPU 2 41
CPU 41 4 3
EXIT 42 4 3
CPU 42 7 0
# CONTEXT CPU 1 42
CPU 42 8 2
# CONTEXT CPU 3 42
CPU 43 7 0
CPU 43 13 1
CPU 43 8 2
# CONTEXT CPU 3 43
CPU 44 7 0
CPU 44 13 1
CPU 44 8 2
# CONTEXT CPU 3 44
BLOCK 45 13
EXIT 45 8 2
CPU 45 7 0
# CONTEXT CPU 1 45
# CONTEXT CPU 2 45
CPU 45 9 3
EXIT 46 7 0
BLOCK 46 9
UNBLOCK 46 13
# CONTEXT CPU 0 46
CPU 46 10 1
# CONTEXT CPU 2 46
# CONTEXT CPU 3 46
UNBLOCK 47 9
# CONTEXT CPU 0 47
CPU 47 10 1
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
# CONTEXT CPU 0 48
CPU 48 10 1
CPU 48 11 2
# CONTEXT CPU 3 48
CPU 49 12 0
CPU 49 10 1
CPU 49 11 2
CPU 49 14 3
BLOCK 50 12
EXIT 50 10 1
BLOCK 50 14
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 11 2
# CONTEXT CPU 3 50
UNBLOCK 51 12
UNBLOCK 51 14
# CONTEXT CPU 0 51
CPU 51 13 1
CPU 51 11 2
CPU 51 9 3
BLOCK 52 13
EXIT 52 11 2
EXIT 52 9 3
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
CPU 52 -1 3
UNBLOCK 53 13
CPU 53 6 0
# CONTEXT CPU 1 53
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
CPU 54 6 0
# CONTEXT CPU 1 54
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
CPU 55 6 0
CPU 55 12 1
CPU 55 14 2
# CONTEXT CPU 3 55
BLOCK 56 14
CPU 56 6 0
CPU 56 12 1
CPU 56 -1 2
CPU 56 13 3
BLOCK 57 12
BLOCK 57 13
UNBLOCK 57 14
CPU 57 6 0
# CONTEXT CPU 1 57
CPU 57 -1 2
CPU 57 -1 3
EXIT 58 6 0
UNBLOCK 58 12
UNBLOCK 58 13
# CONTEXT CPU 0 58
# CONTEXT CPU 1 58
# CONTEXT CPU 2 58
CPU 58 -1 3
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 59 -1 3
# CONTEXT CPU 0 60
CPU 60 14 1
# CONTEXT CPU 2 60
CPU 60 -1 3
BLOCK 61 14
CPU 61 12 0
CPU 61 -1 1
CPU 61 13 2
CPU 61 -1 3
UNBLOCK 62 14
CPU 62 12 0
# CONTEXT CPU 1 62
CPU 62 13 2
CPU 62 -1 3
EXIT 63 13 2
CPU 63 12 0
CPU 63 14 1
CPU 63 -1 2
CPU 63 -1 3
EXIT 64 12 0
BLOCK 64 14
CPU 64 -1 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
UNBLOCK 65 14
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
# CONTEXT CPU 0 66
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72 14
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
EXIT 75 14 0
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
