<profile>

<section name = "Vivado HLS Report for 'CvtColor'" level="0">
<item name = "Date">Tue Mar 24 00:13:06 2020
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">YCrCbGuass</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 10.60, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10, 351361, 10, 351361, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">9, 351360, 9 ~ 488, -, -, 1 ~ 720, no</column>
<column name=" + loop_width">6, 485, 7, 1, 1, 1 ~ 480, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 5, -, -</column>
<column name="Expression">-, -, 0, 468</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 135</column>
<column name="Register">0, -, 391, 96</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ImgProcess_Top_macud_U18">ImgProcess_Top_macud, i0 * i1 + i2</column>
<column name="ImgProcess_Top_madEe_U19">ImgProcess_Top_madEe, i0 + i1 * i2</column>
<column name="ImgProcess_Top_maeOg_U20">ImgProcess_Top_maeOg, i0 * i1 + i2</column>
<column name="ImgProcess_Top_maeOg_U21">ImgProcess_Top_maeOg, i0 * i1 + i2</column>
<column name="ImgProcess_Top_mubkb_U17">ImgProcess_Top_mubkb, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_208_p2">+, 0, 0, 17, 10, 1</column>
<column name="j_fu_219_p2">+, 0, 0, 16, 9, 1</column>
<column name="p_Val2_14_fu_355_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_19_fu_459_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_9_fu_263_p2">+, 0, 0, 15, 8, 8</column>
<column name="i_op_assign_3_i_fu_303_p2">-, 0, 0, 16, 9, 9</column>
<column name="i_op_assign_4_i_fu_312_p2">-, 0, 0, 16, 9, 9</column>
<column name="brmerge_i_i_not_i_i2_fu_605_p2">and, 0, 0, 8, 1, 1</column>
<column name="brmerge_i_i_not_i_i_s_fu_546_p2">and, 0, 0, 8, 1, 1</column>
<column name="carry_1_fu_479_p2">and, 0, 0, 8, 1, 1</column>
<column name="carry_fu_375_p2">and, 0, 0, 8, 1, 1</column>
<column name="neg_src_4_fu_590_p2">and, 0, 0, 8, 1, 1</column>
<column name="neg_src_fu_531_p2">and, 0, 0, 8, 1, 1</column>
<column name="p_38_i_i_i14_i_i_fu_514_p2">and, 0, 0, 8, 1, 1</column>
<column name="p_38_i_i_i_i_i_fu_410_p2">and, 0, 0, 8, 1, 1</column>
<column name="Range1_all_ones_1_fu_494_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="Range1_all_ones_fu_390_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="Range1_all_zeros_1_fu_500_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="Range1_all_zeros_fu_396_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond1_i_fu_203_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="exitcond_i_fu_214_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter6">or, 0, 0, 8, 1, 1</column>
<column name="brmerge_i_i22_i_i_fu_615_p2">or, 0, 0, 8, 1, 1</column>
<column name="brmerge_i_i_i_i_fu_556_p2">or, 0, 0, 8, 1, 1</column>
<column name="neg_src_not_i_i19_i_s_fu_600_p2">or, 0, 0, 8, 1, 1</column>
<column name="neg_src_not_i_i_i_i_fu_541_p2">or, 0, 0, 8, 1, 1</column>
<column name="not_carry_i_i_fu_282_p2">or, 0, 0, 8, 1, 1</column>
<column name="p_39_demorgan_i_i_i17_fu_520_p2">or, 0, 0, 8, 1, 1</column>
<column name="p_39_demorgan_i_i_i_i_fu_416_p2">or, 0, 0, 8, 1, 1</column>
<column name="YCrCb_IMG_data_strea_1_i_din">select, 0, 0, 8, 1, 8</column>
<column name="YCrCb_IMG_data_strea_2_i_din">select, 0, 0, 8, 1, 8</column>
<column name="deleted_zeros_1_fu_506_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_402_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_Val2_s_fu_288_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_i_i24_i_i_fu_628_p3">select, 0, 0, 8, 1, 1</column>
<column name="p_i_i_i_i_fu_569_p3">select, 0, 0, 8, 1, 1</column>
<column name="p_mux_i_i1_i_i_fu_562_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_mux_i_i23_i_i_fu_621_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
<column name="p_39_demorgan_i_not_i_1_fu_610_p2">xor, 0, 0, 8, 1, 2</column>
<column name="p_39_demorgan_i_not_i_fu_551_p2">xor, 0, 0, 8, 1, 2</column>
<column name="p_Result_9_i_i_not_fu_276_p2">xor, 0, 0, 8, 1, 2</column>
<column name="signbit_not_i18_i_i_fu_595_p2">xor, 0, 0, 8, 1, 2</column>
<column name="signbit_not_i_i_i_fu_536_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_24_i_i9_i_i_fu_473_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_24_i_i_i_i_fu_369_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_25_i_i15_i_i_fu_585_p2">xor, 0, 0, 8, 1, 2</column>
<column name="tmp_25_i_i_i_i_fu_526_p2">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="YCrCb_IMG_data_strea_1_i_blk_n">9, 2, 1, 2</column>
<column name="YCrCb_IMG_data_strea_2_i_blk_n">9, 2, 1, 2</column>
<column name="YCrCb_IMG_data_strea_i_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="i_i_reg_173">9, 2, 10, 20</column>
<column name="j_i_reg_184">9, 2, 9, 18</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src_mat_data_stream_1_blk_n">9, 2, 1, 2</column>
<column name="src_mat_data_stream_2_blk_n">9, 2, 1, 2</column>
<column name="src_mat_data_stream_s_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter2_tmp_77_reg_728">8, 0, 8, 0</column>
<column name="ap_reg_pp0_iter5_p_Val2_s_reg_759">8, 0, 8, 0</column>
<column name="exitcond_i_reg_713">1, 0, 1, 0</column>
<column name="i_i_reg_173">10, 0, 10, 0</column>
<column name="i_op_assign_3_i_reg_764">9, 0, 9, 0</column>
<column name="i_op_assign_4_i_reg_769">9, 0, 9, 0</column>
<column name="i_reg_708">10, 0, 10, 0</column>
<column name="j_i_reg_184">9, 0, 9, 0</column>
<column name="p_38_i_i_i14_i_i_reg_810">1, 0, 1, 0</column>
<column name="p_38_i_i_i_i_i_reg_786">1, 0, 1, 0</column>
<column name="p_39_demorgan_i_i_i17_reg_816">1, 0, 1, 0</column>
<column name="p_39_demorgan_i_i_i_i_reg_792">1, 0, 1, 0</column>
<column name="p_Val2_14_reg_780">8, 0, 8, 0</column>
<column name="p_Val2_19_reg_804">8, 0, 8, 0</column>
<column name="p_Val2_8_reg_749">8, 0, 8, 0</column>
<column name="p_Val2_s_reg_759">8, 0, 8, 0</column>
<column name="r_V_1_reg_744">30, 0, 30, 0</column>
<column name="r_V_4_i_i_reg_739">29, 0, 29, 0</column>
<column name="signbit_1_reg_798">1, 0, 1, 0</column>
<column name="signbit_reg_774">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_76_reg_722">8, 0, 8, 0</column>
<column name="tmp_77_reg_728">8, 0, 8, 0</column>
<column name="tmp_78_reg_733">8, 0, 8, 0</column>
<column name="tmp_reg_754">1, 0, 1, 0</column>
<column name="exitcond_i_reg_713">64, 32, 1, 0</column>
<column name="tmp_76_reg_722">64, 32, 8, 0</column>
<column name="tmp_78_reg_733">64, 32, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, CvtColor, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, CvtColor, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, CvtColor, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, CvtColor, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, CvtColor, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, CvtColor, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, CvtColor, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, CvtColor, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, CvtColor, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, CvtColor, return value</column>
<column name="rows">in, 32, ap_stable, rows, scalar</column>
<column name="cols">in, 32, ap_stable, cols, scalar</column>
<column name="src_mat_data_stream_s_dout">in, 8, ap_fifo, src_mat_data_stream_s, pointer</column>
<column name="src_mat_data_stream_s_empty_n">in, 1, ap_fifo, src_mat_data_stream_s, pointer</column>
<column name="src_mat_data_stream_s_read">out, 1, ap_fifo, src_mat_data_stream_s, pointer</column>
<column name="src_mat_data_stream_1_dout">in, 8, ap_fifo, src_mat_data_stream_1, pointer</column>
<column name="src_mat_data_stream_1_empty_n">in, 1, ap_fifo, src_mat_data_stream_1, pointer</column>
<column name="src_mat_data_stream_1_read">out, 1, ap_fifo, src_mat_data_stream_1, pointer</column>
<column name="src_mat_data_stream_2_dout">in, 8, ap_fifo, src_mat_data_stream_2, pointer</column>
<column name="src_mat_data_stream_2_empty_n">in, 1, ap_fifo, src_mat_data_stream_2, pointer</column>
<column name="src_mat_data_stream_2_read">out, 1, ap_fifo, src_mat_data_stream_2, pointer</column>
<column name="YCrCb_IMG_data_strea_i_din">out, 8, ap_fifo, YCrCb_IMG_data_strea_i, pointer</column>
<column name="YCrCb_IMG_data_strea_i_full_n">in, 1, ap_fifo, YCrCb_IMG_data_strea_i, pointer</column>
<column name="YCrCb_IMG_data_strea_i_write">out, 1, ap_fifo, YCrCb_IMG_data_strea_i, pointer</column>
<column name="YCrCb_IMG_data_strea_1_i_din">out, 8, ap_fifo, YCrCb_IMG_data_strea_1_i, pointer</column>
<column name="YCrCb_IMG_data_strea_1_i_full_n">in, 1, ap_fifo, YCrCb_IMG_data_strea_1_i, pointer</column>
<column name="YCrCb_IMG_data_strea_1_i_write">out, 1, ap_fifo, YCrCb_IMG_data_strea_1_i, pointer</column>
<column name="YCrCb_IMG_data_strea_2_i_din">out, 8, ap_fifo, YCrCb_IMG_data_strea_2_i, pointer</column>
<column name="YCrCb_IMG_data_strea_2_i_full_n">in, 1, ap_fifo, YCrCb_IMG_data_strea_2_i, pointer</column>
<column name="YCrCb_IMG_data_strea_2_i_write">out, 1, ap_fifo, YCrCb_IMG_data_strea_2_i, pointer</column>
</table>
</item>
</section>
</profile>
