=====
SETUP
9.145
14.928
24.074
clk_ibuf
0.000
4.230
proc_inst/hundreds_0_s0
4.474
4.932
proc_inst/add_28_s5
6.394
6.664
proc_inst/n227_s2
9.102
10.201
proc_inst/n228_s2
11.505
12.327
proc_inst/n83_s28
12.338
13.399
proc_inst/n229_s1
13.829
14.928
proc_inst/tens_0_s0
14.928
=====
SETUP
9.145
14.928
24.074
clk_ibuf
0.000
4.230
proc_inst/hundreds_0_s0
4.474
4.932
proc_inst/add_28_s5
6.394
6.664
proc_inst/n227_s2
9.102
10.201
proc_inst/n228_s2
11.505
12.327
proc_inst/n83_s28
12.338
13.399
proc_inst/n83_s26
13.829
14.928
proc_inst/units_3_s0
14.928
=====
SETUP
9.145
14.928
24.074
clk_ibuf
0.000
4.230
proc_inst/hundreds_0_s0
4.474
4.932
proc_inst/add_28_s5
6.394
6.664
proc_inst/n227_s2
9.102
10.201
proc_inst/n228_s2
11.505
12.327
proc_inst/n83_s28
12.338
13.399
proc_inst/n84_s7
13.829
14.928
proc_inst/units_2_s0
14.928
=====
SETUP
9.145
14.928
24.074
clk_ibuf
0.000
4.230
proc_inst/hundreds_0_s0
4.474
4.932
proc_inst/add_28_s5
6.394
6.664
proc_inst/n227_s2
9.102
10.201
proc_inst/n228_s2
11.505
12.327
proc_inst/n83_s28
12.338
13.399
proc_inst/n244_s1
13.829
14.928
proc_inst/units_1_s0
14.928
=====
SETUP
10.637
13.437
24.074
clk_ibuf
0.000
4.230
proc_inst/hundreds_0_s0
4.474
4.932
proc_inst/add_28_s5
6.394
6.664
proc_inst/n227_s2
9.102
10.201
proc_inst/n228_s2
11.505
12.327
proc_inst/n228_s1
12.338
13.437
proc_inst/tens_1_s0
13.437
=====
SETUP
11.747
12.327
24.074
clk_ibuf
0.000
4.230
proc_inst/hundreds_0_s0
4.474
4.932
proc_inst/add_28_s5
6.394
6.664
proc_inst/n227_s2
9.102
10.201
proc_inst/n227_s1
11.505
12.327
proc_inst/tens_2_s0
12.327
=====
SETUP
11.831
12.599
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
tx_char_7_s3
11.004
11.806
tx_char_0_s1
12.599
=====
SETUP
11.831
12.599
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
tx_char_7_s3
11.004
11.806
tx_char_1_s1
12.599
=====
SETUP
11.831
12.599
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
tx_char_7_s3
11.004
11.806
tx_char_2_s1
12.599
=====
SETUP
11.831
12.599
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
tx_char_7_s3
11.004
11.806
tx_char_3_s1
12.599
=====
SETUP
11.919
12.512
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
tx_char_7_s3
11.004
11.806
tx_char_6_s1
12.512
=====
SETUP
11.919
12.512
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
tx_char_7_s3
11.004
11.806
tx_char_5_s1
12.512
=====
SETUP
12.243
11.831
24.074
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
n89_s8
11.009
11.831
tx_state_0_s1
11.831
=====
SETUP
12.318
12.113
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
rx_inst/s_reg_3_s3
10.708
11.769
rx_inst/s_reg_3_s1
12.113
=====
SETUP
12.318
12.113
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
rx_inst/s_reg_3_s3
10.708
11.769
rx_inst/s_reg_2_s1
12.113
=====
SETUP
12.318
12.113
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
rx_inst/s_reg_3_s3
10.708
11.769
rx_inst/s_reg_1_s1
12.113
=====
SETUP
12.318
12.113
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
rx_inst/s_reg_3_s3
10.708
11.769
rx_inst/s_reg_0_s1
12.113
=====
SETUP
12.461
11.970
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
tx_start_s3
11.009
11.634
tx_start_s1
11.970
=====
SETUP
12.678
11.752
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
proc_inst/n345_s0
9.561
10.622
proc_inst/tens_0_s0
11.752
=====
SETUP
12.678
11.752
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
proc_inst/n345_s0
9.561
10.622
proc_inst/units_3_s0
11.752
=====
SETUP
12.678
11.752
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
proc_inst/n345_s0
9.561
10.622
proc_inst/units_2_s0
11.752
=====
SETUP
12.678
11.752
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
proc_inst/n345_s0
9.561
10.622
proc_inst/units_1_s0
11.752
=====
SETUP
12.696
11.735
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
proc_inst/n345_s0
9.561
10.622
proc_inst/units_0_s0
11.735
=====
SETUP
12.696
11.735
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
proc_inst/n345_s0
9.561
10.622
proc_inst/tens_1_s0
11.735
=====
SETUP
12.696
11.735
24.430
clk_ibuf
0.000
4.230
baud_gen_inst/tick_s0
4.474
4.932
rx_inst/b_next_7_s6
5.927
6.959
rx_inst/rx_done_s
7.951
9.050
proc_inst/n345_s0
9.561
10.622
proc_inst/tens_2_s0
11.735
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
tx_inst/n_reg_0_s3
3.311
3.644
tx_inst/n_next_0_s9
3.647
4.019
tx_inst/n_reg_0_s3
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
baud_gen_inst/counter_15_s0
3.311
3.644
baud_gen_inst/n28_s2
3.647
4.019
baud_gen_inst/counter_15_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
baud_gen_inst/counter_0_s0
3.311
3.644
baud_gen_inst/n43_s4
3.647
4.019
baud_gen_inst/counter_0_s0
4.019
=====
HOLD
0.708
4.019
3.311
clk_ibuf
0.000
3.126
baud_gen_inst/counter_13_s0
3.311
3.644
baud_gen_inst/n30_s2
3.647
4.019
baud_gen_inst/counter_13_s0
4.019
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
tx_inst/s_reg_1_s1
3.311
3.644
tx_inst/s_next_1_s9
3.648
4.020
tx_inst/s_reg_1_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
rx_inst/n_reg_0_s3
3.311
3.644
rx_inst/n_next_0_s9
3.648
4.020
rx_inst/n_reg_0_s3
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
rx_inst/n_reg_1_s1
3.311
3.644
rx_inst/n_next_1_s6
3.648
4.020
rx_inst/n_reg_1_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
rx_inst/s_reg_1_s1
3.311
3.644
rx_inst/s_next_1_s7
3.648
4.020
rx_inst/s_reg_1_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
rx_inst/s_reg_2_s1
3.311
3.644
rx_inst/s_next_2_s6
3.648
4.020
rx_inst/s_reg_2_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
baud_gen_inst/counter_1_s0
3.311
3.644
baud_gen_inst/n42_s2
3.648
4.020
baud_gen_inst/counter_1_s0
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
baud_gen_inst/counter_2_s0
3.311
3.644
baud_gen_inst/n41_s2
3.648
4.020
baud_gen_inst/counter_2_s0
4.020
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
baud_gen_inst/counter_4_s0
3.311
3.644
baud_gen_inst/n39_s2
3.649
4.021
baud_gen_inst/counter_4_s0
4.021
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
baud_gen_inst/counter_9_s0
3.311
3.644
baud_gen_inst/n34_s2
3.649
4.021
baud_gen_inst/counter_9_s0
4.021
=====
HOLD
0.712
4.023
3.311
clk_ibuf
0.000
3.126
rx_inst/state_reg_1_s1
3.311
3.644
rx_inst/state_next_1_s5
3.651
4.023
rx_inst/state_reg_1_s1
4.023
=====
HOLD
0.714
4.025
3.311
clk_ibuf
0.000
3.126
tx_state_0_s1
3.311
3.644
n89_s8
3.653
4.025
tx_state_0_s1
4.025
=====
HOLD
0.716
4.027
3.311
clk_ibuf
0.000
3.126
tx_inst/state_reg_1_s1
3.311
3.644
tx_inst/state_next_1_s6
3.655
4.027
tx_inst/state_reg_1_s1
4.027
=====
HOLD
0.892
4.203
3.311
clk_ibuf
0.000
3.126
tx_inst/s_reg_0_s1
3.311
3.644
tx_inst/s_next_0_s7
3.647
4.203
tx_inst/s_reg_0_s1
4.203
=====
HOLD
0.893
4.204
3.311
clk_ibuf
0.000
3.126
tx_inst/n_reg_2_s1
3.311
3.644
tx_inst/n_next_2_s7
3.648
4.204
tx_inst/n_reg_2_s1
4.204
=====
HOLD
0.893
4.204
3.311
clk_ibuf
0.000
3.126
baud_gen_inst/counter_10_s0
3.311
3.644
baud_gen_inst/n33_s2
3.648
4.204
baud_gen_inst/counter_10_s0
4.204
=====
HOLD
0.895
4.206
3.311
clk_ibuf
0.000
3.126
rx_inst/state_reg_0_s1
3.311
3.644
rx_inst/state_next_0_s7
3.650
4.206
rx_inst/state_reg_0_s1
4.206
=====
HOLD
0.937
4.248
3.311
clk_ibuf
0.000
3.126
proc_inst/ascii_dec_1_s0
3.311
3.644
n96_s5
3.876
4.248
tx_char_1_s1
4.248
=====
HOLD
0.937
4.248
3.311
clk_ibuf
0.000
3.126
proc_inst/units_3_s0
3.311
3.644
proc_inst/ascii_dec_3_s0
4.248
=====
HOLD
0.937
4.248
3.311
clk_ibuf
0.000
3.126
proc_inst/units_0_s0
3.311
3.644
proc_inst/ascii_dec_0_s0
4.248
=====
HOLD
0.940
4.251
3.311
clk_ibuf
0.000
3.126
baud_gen_inst/counter_13_s0
3.311
3.644
baud_gen_inst/n29_s2
3.879
4.251
baud_gen_inst/counter_14_s0
4.251
=====
HOLD
0.940
4.251
3.311
clk_ibuf
0.000
3.126
rx_inst/b_reg_5_s0
3.311
3.644
rx_inst/b_reg_4_s0
4.251
