{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552925241487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552925241490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 17:07:21 2019 " "Processing started: Mon Mar 18 17:07:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552925241490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552925241490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off s1bcd -c s1bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off s1bcd -c s1bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552925241490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552925241917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home2/users/alumnes/1215461/ac2/LAB2/SUMA/SUM4/CODIGO/S4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home2/users/alumnes/1215461/ac2/LAB2/SUMA/SUM4/CODIGO/S4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S4bits-estructural " "Found design unit 1: S4bits-estructural" {  } { { "../SUMA/SUM4/CODIGO/S4bits.vhd" "" { Text "/home2/users/alumnes/1215461/ac2/LAB2/SUMA/SUM4/CODIGO/S4bits.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552925242305 ""} { "Info" "ISGN_ENTITY_NAME" "1 S4bits " "Found entity 1: S4bits" {  } { { "../SUMA/SUM4/CODIGO/S4bits.vhd" "" { Text "/home2/users/alumnes/1215461/ac2/LAB2/SUMA/SUM4/CODIGO/S4bits.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552925242305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552925242305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home2/users/alumnes/1215461/ac2/LAB2/s1bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home2/users/alumnes/1215461/ac2/LAB2/s1bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s1bcd-compor " "Found design unit 1: s1bcd-compor" {  } { { "../s1bcd.vhd" "" { Text "/home2/users/alumnes/1215461/ac2/LAB2/s1bcd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552925242319 ""} { "Info" "ISGN_ENTITY_NAME" "1 s1bcd " "Found entity 1: s1bcd" {  } { { "../s1bcd.vhd" "" { Text "/home2/users/alumnes/1215461/ac2/LAB2/s1bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552925242319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552925242319 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "csal s1bcd.vhd(64) " "VHDL Interface Declaration error in s1bcd.vhd(64): interface object \"csal\" of mode out cannot be read. Change object mode to buffer." {  } { { "../s1bcd.vhd" "" { Text "/home2/users/alumnes/1215461/ac2/LAB2/s1bcd.vhd" 64 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Quartus II" 0 -1 1552925242320 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "selec in csal out s1bcd.vhd(64) " "VHDL error at s1bcd.vhd(64): actual port \"csal\" of mode \"out\" cannot be associated with formal port \"selec\" of mode \"in\"" {  } { { "../s1bcd.vhd" "" { Text "/home2/users/alumnes/1215461/ac2/LAB2/s1bcd.vhd" 64 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552925242320 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "csal s1bcd.vhd(64) " "VHDL error at s1bcd.vhd(64): can't read value of interface object \"csal\" of mode OUT" {  } { { "../s1bcd.vhd" "" { Text "/home2/users/alumnes/1215461/ac2/LAB2/s1bcd.vhd" 64 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Quartus II" 0 -1 1552925242320 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "sal out S in s1bcd.vhd(64) " "VHDL error at s1bcd.vhd(64): actual port \"S\" of mode \"in\" cannot be associated with formal port \"sal\" of mode \"out\"" {  } { { "../s1bcd.vhd" "" { Text "/home2/users/alumnes/1215461/ac2/LAB2/s1bcd.vhd" 64 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552925242320 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "S s1bcd.vhd(64) " "VHDL error at s1bcd.vhd(64): can't update value of interface object \"S\" of mode IN" {  } { { "../s1bcd.vhd" "" { Text "/home2/users/alumnes/1215461/ac2/LAB2/s1bcd.vhd" 64 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Quartus II" 0 -1 1552925242320 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "382 " "Peak virtual memory: 382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552925242503 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 18 17:07:22 2019 " "Processing ended: Mon Mar 18 17:07:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552925242503 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552925242503 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552925242503 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552925242503 ""}
