<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="chia_2xung_CKHT1hz_CKHT10hz.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CK1HZ.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CK1HZ.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CK1HZ.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="chia_2xung_ck1hz_ck10hz.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="chia_2xung_ck1hz_ck10hz.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="chia_2xung_ck1hz_ck10hz.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1690001782" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1690001782">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1690001782" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1038432804945910361" xil_pn:start_ts="1690001782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690001782" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7732731842651329353" xil_pn:start_ts="1690001782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690001782" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1690001782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690001782" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9118677798479154277" xil_pn:start_ts="1690001782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690001782" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1690001782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690001782" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9154870951209573549" xil_pn:start_ts="1690001782">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690002945" xil_pn:in_ck="-5198786577961181170" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8681268043653467106" xil_pn:start_ts="1690002940">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.lso"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ngc"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ngr"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.prj"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.stx"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.syr"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.xst"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1690002361" xil_pn:in_ck="7568718804652828209" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5868102339726132368" xil_pn:start_ts="1690002361">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1690002949" xil_pn:in_ck="-6448972634896358353" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-9131608780285213868" xil_pn:start_ts="1690002945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.bld"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ngd"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1690002955" xil_pn:in_ck="5070823300707774160" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1690002949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.pcf"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_map.map"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_map.mrp"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_map.ncd"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_map.ngm"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_map.xrpt"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_summary.xml"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1690002963" xil_pn:in_ck="-7996446053470134519" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1690002955">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ncd"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.pad"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.par"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ptwx"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.unroutes"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.xpi"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_pad.csv"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_pad.txt"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1690002393" xil_pn:in_ck="5096045821157444283" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1690002387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="chia_2xung_ck1hz_ck10hz.bgn"/>
      <outfile xil_pn:name="chia_2xung_ck1hz_ck10hz.bit"/>
      <outfile xil_pn:name="chia_2xung_ck1hz_ck10hz.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1690002393" xil_pn:in_ck="-2632506603036458363" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1690002393">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1690002963" xil_pn:in_ck="-2909226154854485044" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1690002959">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.twr"/>
      <outfile xil_pn:name="CHIA_2XUNG_CK1HZ_CK10HZ.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
