QuestaSim-64 vopt 10.7c Compiler 2018.08 Aug 17 2018
Start time: 18:05:41 on Aug 19,2023
vopt "+acc=npr" -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -work xil_defaultlib xil_defaultlib.uart_top_tb xil_defaultlib.glbl -o uart_top_tb_opt 

Top level modules:
	uart_top_tb
	glbl

Analyzing design...
-- Loading module uart_top_tb
-- Loading module uart_top
-- Loading module clk_wiz_0
-- Loading module clk_wiz_0_clk_wiz
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.MMCME2_ADV
-- Loading module unisims_ver.BUFG
-- Loading module uart_rx
-- Loading module uart_tx
-- Loading module glbl
Incremental compilation check found no design-units have changed.
Optimized design name is uart_top_tb_opt
End time: 18:05:41 on Aug 19,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
