#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a58e210ad0 .scope module, "layer1_generator_tb" "layer1_generator_tb" 2 3;
 .timescale -9 -12;
v000001a58e288a80_0 .var "clk", 0 0;
v000001a58e288760_0 .net "done", 0 0, v000001a58e2897a0_0;  1 drivers
v000001a58e289de0_0 .var/s "flat_input_flat", 1023 0;
v000001a58e289980_0 .net/s "flat_output_flat", 4095 0, v000001a58e289020_0;  1 drivers
v000001a58e289340 .array/s "inputs", 63 0, 15 0;
v000001a58e289660_0 .var/i "k", 31 0;
v000001a58e289f20 .array/s "outputs", 255 0, 15 0;
v000001a58e2890c0_0 .var/i "p", 31 0;
v000001a58e289e80_0 .var "rst", 0 0;
v000001a58e289700_0 .var "start", 0 0;
E_000001a58e2305b0 .event anyedge, v000001a58e2897a0_0;
E_000001a58e230470 .event posedge, v000001a58e2889e0_0;
E_000001a58e230970 .event anyedge, v000001a58e289020_0;
v000001a58e289340_0 .array/port v000001a58e289340, 0;
v000001a58e289340_1 .array/port v000001a58e289340, 1;
v000001a58e289340_2 .array/port v000001a58e289340, 2;
v000001a58e289340_3 .array/port v000001a58e289340, 3;
E_000001a58e230630/0 .event anyedge, v000001a58e289340_0, v000001a58e289340_1, v000001a58e289340_2, v000001a58e289340_3;
v000001a58e289340_4 .array/port v000001a58e289340, 4;
v000001a58e289340_5 .array/port v000001a58e289340, 5;
v000001a58e289340_6 .array/port v000001a58e289340, 6;
v000001a58e289340_7 .array/port v000001a58e289340, 7;
E_000001a58e230630/1 .event anyedge, v000001a58e289340_4, v000001a58e289340_5, v000001a58e289340_6, v000001a58e289340_7;
v000001a58e289340_8 .array/port v000001a58e289340, 8;
v000001a58e289340_9 .array/port v000001a58e289340, 9;
v000001a58e289340_10 .array/port v000001a58e289340, 10;
v000001a58e289340_11 .array/port v000001a58e289340, 11;
E_000001a58e230630/2 .event anyedge, v000001a58e289340_8, v000001a58e289340_9, v000001a58e289340_10, v000001a58e289340_11;
v000001a58e289340_12 .array/port v000001a58e289340, 12;
v000001a58e289340_13 .array/port v000001a58e289340, 13;
v000001a58e289340_14 .array/port v000001a58e289340, 14;
v000001a58e289340_15 .array/port v000001a58e289340, 15;
E_000001a58e230630/3 .event anyedge, v000001a58e289340_12, v000001a58e289340_13, v000001a58e289340_14, v000001a58e289340_15;
v000001a58e289340_16 .array/port v000001a58e289340, 16;
v000001a58e289340_17 .array/port v000001a58e289340, 17;
v000001a58e289340_18 .array/port v000001a58e289340, 18;
v000001a58e289340_19 .array/port v000001a58e289340, 19;
E_000001a58e230630/4 .event anyedge, v000001a58e289340_16, v000001a58e289340_17, v000001a58e289340_18, v000001a58e289340_19;
v000001a58e289340_20 .array/port v000001a58e289340, 20;
v000001a58e289340_21 .array/port v000001a58e289340, 21;
v000001a58e289340_22 .array/port v000001a58e289340, 22;
v000001a58e289340_23 .array/port v000001a58e289340, 23;
E_000001a58e230630/5 .event anyedge, v000001a58e289340_20, v000001a58e289340_21, v000001a58e289340_22, v000001a58e289340_23;
v000001a58e289340_24 .array/port v000001a58e289340, 24;
v000001a58e289340_25 .array/port v000001a58e289340, 25;
v000001a58e289340_26 .array/port v000001a58e289340, 26;
v000001a58e289340_27 .array/port v000001a58e289340, 27;
E_000001a58e230630/6 .event anyedge, v000001a58e289340_24, v000001a58e289340_25, v000001a58e289340_26, v000001a58e289340_27;
v000001a58e289340_28 .array/port v000001a58e289340, 28;
v000001a58e289340_29 .array/port v000001a58e289340, 29;
v000001a58e289340_30 .array/port v000001a58e289340, 30;
v000001a58e289340_31 .array/port v000001a58e289340, 31;
E_000001a58e230630/7 .event anyedge, v000001a58e289340_28, v000001a58e289340_29, v000001a58e289340_30, v000001a58e289340_31;
v000001a58e289340_32 .array/port v000001a58e289340, 32;
v000001a58e289340_33 .array/port v000001a58e289340, 33;
v000001a58e289340_34 .array/port v000001a58e289340, 34;
v000001a58e289340_35 .array/port v000001a58e289340, 35;
E_000001a58e230630/8 .event anyedge, v000001a58e289340_32, v000001a58e289340_33, v000001a58e289340_34, v000001a58e289340_35;
v000001a58e289340_36 .array/port v000001a58e289340, 36;
v000001a58e289340_37 .array/port v000001a58e289340, 37;
v000001a58e289340_38 .array/port v000001a58e289340, 38;
v000001a58e289340_39 .array/port v000001a58e289340, 39;
E_000001a58e230630/9 .event anyedge, v000001a58e289340_36, v000001a58e289340_37, v000001a58e289340_38, v000001a58e289340_39;
v000001a58e289340_40 .array/port v000001a58e289340, 40;
v000001a58e289340_41 .array/port v000001a58e289340, 41;
v000001a58e289340_42 .array/port v000001a58e289340, 42;
v000001a58e289340_43 .array/port v000001a58e289340, 43;
E_000001a58e230630/10 .event anyedge, v000001a58e289340_40, v000001a58e289340_41, v000001a58e289340_42, v000001a58e289340_43;
v000001a58e289340_44 .array/port v000001a58e289340, 44;
v000001a58e289340_45 .array/port v000001a58e289340, 45;
v000001a58e289340_46 .array/port v000001a58e289340, 46;
v000001a58e289340_47 .array/port v000001a58e289340, 47;
E_000001a58e230630/11 .event anyedge, v000001a58e289340_44, v000001a58e289340_45, v000001a58e289340_46, v000001a58e289340_47;
v000001a58e289340_48 .array/port v000001a58e289340, 48;
v000001a58e289340_49 .array/port v000001a58e289340, 49;
v000001a58e289340_50 .array/port v000001a58e289340, 50;
v000001a58e289340_51 .array/port v000001a58e289340, 51;
E_000001a58e230630/12 .event anyedge, v000001a58e289340_48, v000001a58e289340_49, v000001a58e289340_50, v000001a58e289340_51;
v000001a58e289340_52 .array/port v000001a58e289340, 52;
v000001a58e289340_53 .array/port v000001a58e289340, 53;
v000001a58e289340_54 .array/port v000001a58e289340, 54;
v000001a58e289340_55 .array/port v000001a58e289340, 55;
E_000001a58e230630/13 .event anyedge, v000001a58e289340_52, v000001a58e289340_53, v000001a58e289340_54, v000001a58e289340_55;
v000001a58e289340_56 .array/port v000001a58e289340, 56;
v000001a58e289340_57 .array/port v000001a58e289340, 57;
v000001a58e289340_58 .array/port v000001a58e289340, 58;
v000001a58e289340_59 .array/port v000001a58e289340, 59;
E_000001a58e230630/14 .event anyedge, v000001a58e289340_56, v000001a58e289340_57, v000001a58e289340_58, v000001a58e289340_59;
v000001a58e289340_60 .array/port v000001a58e289340, 60;
v000001a58e289340_61 .array/port v000001a58e289340, 61;
v000001a58e289340_62 .array/port v000001a58e289340, 62;
v000001a58e289340_63 .array/port v000001a58e289340, 63;
E_000001a58e230630/15 .event anyedge, v000001a58e289340_60, v000001a58e289340_61, v000001a58e289340_62, v000001a58e289340_63;
E_000001a58e230630 .event/or E_000001a58e230630/0, E_000001a58e230630/1, E_000001a58e230630/2, E_000001a58e230630/3, E_000001a58e230630/4, E_000001a58e230630/5, E_000001a58e230630/6, E_000001a58e230630/7, E_000001a58e230630/8, E_000001a58e230630/9, E_000001a58e230630/10, E_000001a58e230630/11, E_000001a58e230630/12, E_000001a58e230630/13, E_000001a58e230630/14, E_000001a58e230630/15;
S_000001a58e214bc0 .scope function.real, "q8_8_to_real" "q8_8_to_real" 2 55, 2 55 0, S_000001a58e210ad0;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_000001a58e214bc0
v000001a58e214370_0 .var/s "val", 15 0;
TD_layer1_generator_tb.q8_8_to_real ;
    %load/vec4 v000001a58e214370_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_000001a58e234630 .scope module, "uut" "layer1_generator" 2 37, 3 1 0, S_000001a58e210ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1024 "flat_input_flat";
    .port_info 4 /OUTPUT 4096 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000001a58e213b50_0 .net *"_ivl_0", 31 0, L_000001a58e2881c0;  1 drivers
v000001a58e214870_0 .net *"_ivl_11", 31 0, L_000001a58e289520;  1 drivers
L_000001a58e2d0160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a58e2142d0_0 .net/2u *"_ivl_12", 31 0, L_000001a58e2d0160;  1 drivers
v000001a58e214410_0 .net *"_ivl_14", 31 0, L_000001a58e2898e0;  1 drivers
v000001a58e2144b0_0 .net *"_ivl_16", 33 0, L_000001a58e288260;  1 drivers
L_000001a58e2d01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a58e213f10_0 .net *"_ivl_19", 1 0, L_000001a58e2d01a8;  1 drivers
L_000001a58e2d01f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000001a58e213970_0 .net/2s *"_ivl_20", 33 0, L_000001a58e2d01f0;  1 drivers
v000001a58e213ab0_0 .net/s *"_ivl_22", 33 0, L_000001a58e288300;  1 drivers
v000001a58e213c90_0 .net/s *"_ivl_26", 31 0, L_000001a58e289a20;  1 drivers
v000001a58e214550_0 .net *"_ivl_28", 15 0, L_000001a58e288440;  1 drivers
L_000001a58e2d0088 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a58e213fb0_0 .net *"_ivl_3", 24 0, L_000001a58e2d0088;  1 drivers
v000001a58e214050_0 .net *"_ivl_30", 31 0, L_000001a58e289ac0;  1 drivers
L_000001a58e2d0238 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a58e2145f0_0 .net *"_ivl_33", 22 0, L_000001a58e2d0238;  1 drivers
L_000001a58e2d0280 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v000001a58e214690_0 .net/2u *"_ivl_34", 31 0, L_000001a58e2d0280;  1 drivers
v000001a58e214230_0 .net *"_ivl_37", 31 0, L_000001a58e288c60;  1 drivers
v000001a58e214730_0 .net *"_ivl_38", 31 0, L_000001a58e288b20;  1 drivers
L_000001a58e2d00d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001a58e2147d0_0 .net/2u *"_ivl_4", 31 0, L_000001a58e2d00d0;  1 drivers
L_000001a58e2d02c8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a58e213d30_0 .net *"_ivl_41", 24 0, L_000001a58e2d02c8;  1 drivers
v000001a58e213dd0_0 .net *"_ivl_42", 31 0, L_000001a58e289b60;  1 drivers
v000001a58e2140f0_0 .net/s *"_ivl_44", 31 0, L_000001a58e288e40;  1 drivers
v000001a58e2895c0_0 .net *"_ivl_6", 31 0, L_000001a58e289840;  1 drivers
L_000001a58e2d0118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001a58e288ee0_0 .net/2u *"_ivl_8", 31 0, L_000001a58e2d0118;  1 drivers
v000001a58e2893e0_0 .var/s "accumulator", 31 0;
v000001a58e288940_0 .var/s "bias_shifted", 31 0;
v000001a58e288120_0 .var "busy", 0 0;
v000001a58e2889e0_0 .net "clk", 0 0, v000001a58e288a80_0;  1 drivers
v000001a58e2888a0_0 .net/s "current_input", 15 0, L_000001a58e288bc0;  1 drivers
v000001a58e288620_0 .net/s "current_product", 31 0, L_000001a58e2884e0;  1 drivers
v000001a58e2897a0_0 .var "done", 0 0;
v000001a58e2883a0_0 .net/s "flat_input_flat", 1023 0, v000001a58e289de0_0;  1 drivers
v000001a58e289020_0 .var/s "flat_output_flat", 4095 0;
v000001a58e288f80_0 .var "input_idx", 6 0;
v000001a58e289d40 .array/s "layer1_gen_bias", 255 0, 15 0;
v000001a58e2892a0 .array/s "layer1_gen_weights", 16383 0, 15 0;
v000001a58e289480_0 .var "neuron_idx", 8 0;
v000001a58e289160_0 .net/s "next_acc", 31 0, L_000001a58e288580;  1 drivers
v000001a58e288da0_0 .net "rst", 0 0, v000001a58e289e80_0;  1 drivers
v000001a58e289fc0_0 .net "start", 0 0, v000001a58e289700_0;  1 drivers
E_000001a58e2307b0 .event posedge, v000001a58e288da0_0, v000001a58e2889e0_0;
L_000001a58e2881c0 .concat [ 7 25 0 0], v000001a58e288f80_0, L_000001a58e2d0088;
L_000001a58e289840 .arith/sum 32, L_000001a58e2881c0, L_000001a58e2d00d0;
L_000001a58e289520 .arith/mult 32, L_000001a58e289840, L_000001a58e2d0118;
L_000001a58e2898e0 .arith/sub 32, L_000001a58e289520, L_000001a58e2d0160;
L_000001a58e288260 .concat [ 32 2 0 0], L_000001a58e2898e0, L_000001a58e2d01a8;
L_000001a58e288300 .arith/sub 34, L_000001a58e288260, L_000001a58e2d01f0;
L_000001a58e288bc0 .part/v.s v000001a58e289de0_0, L_000001a58e288300, 16;
L_000001a58e289a20 .extend/s 32, L_000001a58e288bc0;
L_000001a58e288440 .array/port v000001a58e2892a0, L_000001a58e289b60;
L_000001a58e289ac0 .concat [ 9 23 0 0], v000001a58e289480_0, L_000001a58e2d0238;
L_000001a58e288c60 .arith/mult 32, L_000001a58e289ac0, L_000001a58e2d0280;
L_000001a58e288b20 .concat [ 7 25 0 0], v000001a58e288f80_0, L_000001a58e2d02c8;
L_000001a58e289b60 .arith/sum 32, L_000001a58e288c60, L_000001a58e288b20;
L_000001a58e288e40 .extend/s 32, L_000001a58e288440;
L_000001a58e2884e0 .arith/mult 32, L_000001a58e289a20, L_000001a58e288e40;
L_000001a58e288580 .arith/sum 32, v000001a58e2893e0_0, L_000001a58e2884e0;
    .scope S_000001a58e234630;
T_1 ;
    %vpi_call 3 21 "$readmemh", "layer1_gen_weights.hex", v000001a58e2892a0 {0 0 0};
    %vpi_call 3 22 "$readmemh", "layer1_gen_bias.hex", v000001a58e289d40 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001a58e234630;
T_2 ;
    %wait E_000001a58e2307b0;
    %load/vec4 v000001a58e288da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001a58e289480_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001a58e288f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a58e2893e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a58e288940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a58e288120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a58e2897a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a58e289fc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001a58e288120_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001a58e289480_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001a58e288f80_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a58e289d40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a58e288940_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001a58e289d40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a58e2893e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a58e288120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a58e2897a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001a58e288120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001a58e289160_0;
    %assign/vec4 v000001a58e2893e0_0, 0;
    %load/vec4 v000001a58e288f80_0;
    %cmpi/e 63, 0, 7;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v000001a58e289160_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000001a58e289480_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000001a58e289020_0, 4, 5;
    %load/vec4 v000001a58e289480_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a58e288120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a58e2897a0_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001a58e289480_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001a58e289480_0, 0;
    %load/vec4 v000001a58e289480_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a58e289d40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a58e288940_0, 0;
    %load/vec4 v000001a58e289480_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001a58e289d40, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001a58e2893e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001a58e288f80_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001a58e288f80_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001a58e288f80_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001a58e2897a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a58e2897a0_0, 0;
T_2.11 ;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a58e210ad0;
T_3 ;
    %wait E_000001a58e230630;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a58e2890c0_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001a58e2890c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v000001a58e2890c0_0;
    %load/vec4a v000001a58e289340, 4;
    %load/vec4 v000001a58e2890c0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000001a58e289de0_0, 4, 16;
    %load/vec4 v000001a58e2890c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a58e2890c0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001a58e210ad0;
T_4 ;
    %wait E_000001a58e230970;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a58e2890c0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001a58e2890c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v000001a58e289980_0;
    %load/vec4 v000001a58e2890c0_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %ix/getv/s 4, v000001a58e2890c0_0;
    %store/vec4a v000001a58e289f20, 4, 0;
    %load/vec4 v000001a58e2890c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a58e2890c0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001a58e210ad0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a58e288a80_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v000001a58e288a80_0;
    %inv;
    %store/vec4 v000001a58e288a80_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001a58e210ad0;
T_6 ;
    %vpi_call 2 63 "$dumpfile", "layer1_test.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a58e210ad0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a58e289e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a58e289700_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a58e289e80_0, 0, 1;
    %vpi_call 2 73 "$display", "Initializing Inputs to 0..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a58e289660_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001a58e289660_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001a58e289660_0;
    %store/vec4a v000001a58e289340, 4, 0;
    %load/vec4 v000001a58e289660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a58e289660_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 10000, 0;
    %wait E_000001a58e230470;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a58e289700_0, 0, 1;
    %wait E_000001a58e230470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a58e289700_0, 0, 1;
T_6.2 ;
    %load/vec4 v000001a58e288760_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.3, 6;
    %wait E_000001a58e2305b0;
    %jmp T_6.2;
T_6.3 ;
    %delay 5000, 0;
    %vpi_call 2 91 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 92 "$display", "LAYER 1 GENERATOR TEST" {0 0 0};
    %vpi_call 2 93 "$display", "Test Vector: Zero Vector (Input = 0)" {0 0 0};
    %vpi_call 2 94 "$display", "Expecting Output = Bias" {0 0 0};
    %vpi_call 2 95 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 98 "$display", "Output Values (first 20):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a58e289660_0, 0, 32;
T_6.4 ;
    %load/vec4 v000001a58e289660_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.5, 5;
    %ix/getv/s 4, v000001a58e289660_0;
    %load/vec4a v000001a58e289f20, 4;
    %store/vec4 v000001a58e214370_0, 0, 16;
    %callf/real TD_layer1_generator_tb.q8_8_to_real, S_000001a58e214bc0;
    %vpi_call 2 100 "$display", "[%2d] = %0.8f (hex: 0x%04x)", v000001a58e289660_0, W<0,r>, &A<v000001a58e289f20, v000001a58e289660_0 > {0 1 0};
    %load/vec4 v000001a58e289660_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a58e289660_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %vpi_call 2 103 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 104 "$display", "Simulation Finished." {0 0 0};
    %vpi_call 2 105 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "layer1_generator_tb.v";
    "layer1_generator.v";
