Generating HDL for page 14.18.03.1 ZONE ADDER 16K-ACC at 11/7/2020 7:58:50 AM
Old test bench file ALD_14_18_03_1_ZONE_ADDER_16K_ACC_tb.vhdl 142 lines preserved and 35 declaration lines preserved
Ignoring Logic Block 4I with symbol R
Removed 1 outputs from Gate at 5F to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_NoPin
	and inputs of PS_A_CH_A_BIT,PS_GATE_A_CH_TO_ZONE_ADDER
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_NoPin
	and inputs of PS_BIN_REG_A_1_BIT,PS_GATE_BIN_A12_TO_ZONE_ADDER
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_F, OUT_4B_F
	and inputs of OUT_5A_NoPin,OUT_5B_NoPin,OUT_5C_NoPin
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_C, OUT_2B_C
	and inputs of OUT_4B_F,OUT_3G_P
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_D
	and inputs of OUT_2B_C,OUT_2C_K
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_BIN_REG_A_4_BIT,PS_GATE_BIN_A48_TO_ZONE_ADDER
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of OUT_4B_F
	and logic function of NAND
Generating Statement for block at 2C with output pin(s) of OUT_2C_K
	and inputs of OUT_3C_C,OUT_5G_C
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_NoPin
	and inputs of PS_A_CH_B_BIT,PS_GATE_A_CH_TO_ZONE_ADDER
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_NoPin
	and inputs of PS_BIN_REG_A_2_BIT,PS_GATE_BIN_A12_TO_ZONE_ADDER
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_F, OUT_4E_F
	and inputs of OUT_5D_NoPin,OUT_5E_NoPin,OUT_5F_K
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_G, OUT_2E_G
	and inputs of OUT_4E_F,OUT_3H_G
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_K
	and inputs of PS_BIN_REG_A_8_BIT,PS_GATE_BIN_A48_TO_ZONE_ADDER
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_NoPin
	and inputs of OUT_4E_F
	and logic function of NAND
Generating Statement for block at 2F with output pin(s) of OUT_2F_F
	and inputs of OUT_3F_NoPin,OUT_5H_D
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_C
	and inputs of OUT_2E_G,OUT_2F_F
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_C, OUT_5G_C
	and inputs of PS_B_CH_A_BIT,PS_GATE_B_CH_TO_ZONE_ADDER
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_P
	and inputs of OUT_5G_C
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_D, OUT_5H_D
	and inputs of PS_GATE_B_CH_TO_ZONE_ADDER,PS_B_CH_B_BIT
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_G
	and inputs of OUT_5H_D
	and logic function of NAND
Generating output sheet edge signal assignment to 
	signal MS_ZONE_ADDER_A_A_DOT_B_A
	from gate output OUT_2B_C
Generating output sheet edge signal assignment to 
	signal PS_ZONE_ADDER_A_BITS_EVEN
	from gate output OUT_1B_D
Generating output sheet edge signal assignment to 
	signal MS_ZONE_ADDER_A_B_DOT_B_B
	from gate output OUT_2E_G
Generating output sheet edge signal assignment to 
	signal PS_ZONE_ADDER_B_BITS_EVEN
	from gate output OUT_1F_C
