# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Computer_Project5.srcs/sources_1/new/Digital_Lock_FSM.vhd" \
"../../../../Computer_Project5.srcs/sim_1/new/Digital_Lock_FSM_TB.vhd" \

# Do not sort compile order
nosort
