/* AUTO-GENERATED ASLp LIFTER FILE */
package aslloader
import util.Logger
import ir._

def f_aarch64_vector_cvt_bf16_scalar (v_st: LiftState,v_enc: BitVecLiteral) : Unit = {
  assert (((f_sle_bits(v_st, BigInt(6), BitVecLiteral(BigInt("000000", 2), 6), f_ZeroExtend(v_st, BigInt(5), BigInt(6), bvextract(v_st,v_enc,BigInt(5),BigInt(5)), BigInt(6)))) && (f_sle_bits(v_st, BigInt(6), f_ZeroExtend(v_st, BigInt(5), BigInt(6), bvextract(v_st,v_enc,BigInt(5),BigInt(5)), BigInt(6)), BitVecLiteral(BigInt("011111", 2), 6)))))
  val v_Exp7__2 : RTSym = f_decl_bv(v_st, "Exp7__2", BigInt(128)) 
  f_gen_store (v_st,v_Exp7__2,f_gen_array_load(v_st, v__Z.v, f_cvt_bits_uint(v_st, BigInt(5), bvextract(v_st,v_enc,BigInt(5),BigInt(5)))))
  val v_FPDecodeRounding11__4 : RTSym = f_decl_bv(v_st, "FPDecodeRounding11__4", BigInt(3)) 
  val v_temp0 = Mutable[RTLabel](rTLabelDefault)
  val v_temp1 = Mutable[RTLabel](rTLabelDefault)
  val v_temp2 = Mutable[RTLabel](rTLabelDefault)
  val (tmp75462,tmp75463,tmp75464) = f_gen_branch(v_st, f_gen_eq_bits(v_st, BigInt(2), f_gen_slice(v_st, f_gen_load(v_st, v_FPCR.v), BigInt(22), BigInt(2)), f_gen_bit_lit(v_st, BigInt(2), BitVecLiteral(BigInt("00", 2), 2)))) 
  v_temp0.v = tmp75462
  v_temp1.v = tmp75463
  v_temp2.v = tmp75464
  f_switch_context (v_st,v_temp0.v)
  f_gen_store (v_st,v_FPDecodeRounding11__4,f_gen_bit_lit(v_st, BigInt(3), BitVecLiteral(BigInt("000", 2), 3)))
  f_switch_context (v_st,v_temp1.v)
  val v_temp3 = Mutable[RTLabel](rTLabelDefault)
  val v_temp4 = Mutable[RTLabel](rTLabelDefault)
  val v_temp5 = Mutable[RTLabel](rTLabelDefault)
  val (tmp75465,tmp75466,tmp75467) = f_gen_branch(v_st, f_gen_eq_bits(v_st, BigInt(2), f_gen_slice(v_st, f_gen_load(v_st, v_FPCR.v), BigInt(22), BigInt(2)), f_gen_bit_lit(v_st, BigInt(2), BitVecLiteral(BigInt("01", 2), 2)))) 
  v_temp3.v = tmp75465
  v_temp4.v = tmp75466
  v_temp5.v = tmp75467
  f_switch_context (v_st,v_temp3.v)
  f_gen_store (v_st,v_FPDecodeRounding11__4,f_gen_bit_lit(v_st, BigInt(3), BitVecLiteral(BigInt("001", 2), 3)))
  f_switch_context (v_st,v_temp4.v)
  val v_temp6 = Mutable[RTLabel](rTLabelDefault)
  val v_temp7 = Mutable[RTLabel](rTLabelDefault)
  val v_temp8 = Mutable[RTLabel](rTLabelDefault)
  val (tmp75468,tmp75469,tmp75470) = f_gen_branch(v_st, f_gen_eq_bits(v_st, BigInt(2), f_gen_slice(v_st, f_gen_load(v_st, v_FPCR.v), BigInt(22), BigInt(2)), f_gen_bit_lit(v_st, BigInt(2), BitVecLiteral(BigInt("10", 2), 2)))) 
  v_temp6.v = tmp75468
  v_temp7.v = tmp75469
  v_temp8.v = tmp75470
  f_switch_context (v_st,v_temp6.v)
  f_gen_store (v_st,v_FPDecodeRounding11__4,f_gen_bit_lit(v_st, BigInt(3), BitVecLiteral(BigInt("010", 2), 3)))
  f_switch_context (v_st,v_temp7.v)
  val v_temp9 = Mutable[RTLabel](rTLabelDefault)
  val v_temp10 = Mutable[RTLabel](rTLabelDefault)
  val v_temp11 = Mutable[RTLabel](rTLabelDefault)
  val (tmp75471,tmp75472,tmp75473) = f_gen_branch(v_st, f_gen_eq_bits(v_st, BigInt(2), f_gen_slice(v_st, f_gen_load(v_st, v_FPCR.v), BigInt(22), BigInt(2)), f_gen_bit_lit(v_st, BigInt(2), BitVecLiteral(BigInt("11", 2), 2)))) 
  v_temp9.v = tmp75471
  v_temp10.v = tmp75472
  v_temp11.v = tmp75473
  f_switch_context (v_st,v_temp9.v)
  f_gen_store (v_st,v_FPDecodeRounding11__4,f_gen_bit_lit(v_st, BigInt(3), BitVecLiteral(BigInt("011", 2), 3)))
  f_switch_context (v_st,v_temp10.v)
  f_gen_assert (v_st,f_gen_bool_lit(v_st, false))
  f_switch_context (v_st,v_temp11.v)
  f_switch_context (v_st,v_temp8.v)
  f_switch_context (v_st,v_temp5.v)
  f_switch_context (v_st,v_temp2.v)
  val v_Exp13__3 : RTSym = f_decl_bv(v_st, "Exp13__3", BigInt(16)) 
  f_gen_store (v_st,v_Exp13__3,f_gen_FPConvertBF(v_st, f_gen_slice(v_st, f_gen_load(v_st, v_Exp7__2), BigInt(0), BigInt(32)), f_gen_load(v_st, v_FPCR.v), f_gen_cvt_bits_uint(v_st, BigInt(3), f_gen_load(v_st, v_FPDecodeRounding11__4))))
  assert (((f_sle_bits(v_st, BigInt(6), BitVecLiteral(BigInt("000000", 2), 6), f_ZeroExtend(v_st, BigInt(5), BigInt(6), bvextract(v_st,v_enc,BigInt(0),BigInt(5)), BigInt(6)))) && (f_sle_bits(v_st, BigInt(6), f_ZeroExtend(v_st, BigInt(5), BigInt(6), bvextract(v_st,v_enc,BigInt(0),BigInt(5)), BigInt(6)), BitVecLiteral(BigInt("011111", 2), 6)))))
  f_gen_array_store (v_st,v__Z.v,f_cvt_bits_uint(v_st, BigInt(5), bvextract(v_st,v_enc,BigInt(0),BigInt(5))),f_gen_ZeroExtend(v_st, BigInt(16), BigInt(128), f_gen_load(v_st, v_Exp13__3), f_gen_int_lit(v_st, BigInt(128))))
}
