ISim log file
Running: Y:\Desktop\Code\Arch\06_Interrupt_sss\sim_mips_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb Y:/Desktop/Code/Arch/06_Interrupt_sss/sim_mips_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "//Mac/Home/Desktop/Code/Arch/06_Interrupt_sss/mips.v" Line 40.  For instance uut/MIPS_CORE/, width 32 of formal port debug_data_cp0 is not equal to width 1 of actual signal disp_data_cp0.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "//Mac/Home/Desktop/Code/Arch/06_Interrupt_sss/mips.v" Line 40.  For instance uut/MIPS_CORE/, width 32 of formal port debug_data_cp0 is not equal to width 1 of actual signal disp_data_cp0.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 4.00us
