============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = F:/software/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Wed Nov 27 11:28:46 2019

   Run on =     YOS-20190906WGX
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  1.857201s wall, 1.747211s user + 0.124801s system = 1.872012s CPU (100.8%)

RUN-1004 : used memory is 268 MB, reserved memory is 247 MB, peak memory is 268 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 61 in CPLD_SOC_AHB_TOP.v(118)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 78 in CPLD_SOC_AHB_TOP.v(119)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in F:/software/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in F:/software/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(77)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(77)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment ledout[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment ledout[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment ledout[2]  LOCATION = P103;"
RUN-1002 : start command "set_pin_assignment ledout[3]  LOCATION = P100;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P141;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
USR-6010 WARNING: ADC constraints: pin limit_l[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_l[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin limit_r[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file F:/software/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(77)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(56)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 50 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10280/457 useful/useless nets, 9384/354 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 486 distributor mux.
SYN-1016 : Merged 549 instances.
SYN-1015 : Optimize round 1, 3753 better
SYN-1014 : Optimize round 2
SYN-1032 : 8935/2973 useful/useless nets, 8039/518 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 568 better
SYN-1014 : Optimize round 3
SYN-1032 : 8935/0 useful/useless nets, 8039/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.629666s wall, 1.622410s user + 0.031200s system = 1.653611s CPU (101.5%)

RUN-1004 : used memory is 226 MB, reserved memory is 201 MB, peak memory is 275 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    70
  #input               34
  #output              36
  #inout                0

Gate Statistics
#Basic gates         4261
  #and                686
  #nand                 0
  #or                 474
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                112
  #bufif1               0
  #MX21                91
  #FADD                 0
  #DFF               2898
  #LATCH                0
#MACRO_ADD             33
#MACRO_EQ              88
#MACRO_MUX           2709

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1363   |2898   |121    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file F:/software/Anlogic/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 70 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9040/0 useful/useless nets, 8145/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11704/0 useful/useless nets, 10809/0 useful/useless insts
SYN-1016 : Merged 91 instances.
SYN-2501 : Optimize round 1, 1460 better
SYN-2501 : Optimize round 2
SYN-1032 : 11613/0 useful/useless nets, 10718/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 33 macro adder
SYN-1032 : 12494/0 useful/useless nets, 11599/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 45600, tnet num: 12484, tinst num: 11573, tnode num: 86146, tedge num: 87146.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 75 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12484 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3149 (4.08), #lev = 7 (4.07)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3149 (4.08), #lev = 7 (4.07)
SYN-2581 : Mapping with K=5, #lut = 3149 (4.08), #lev = 7 (4.07)
SYN-3001 : Logic optimization runtime opt =   0.27 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6768 instances into 3149 LUTs, name keeping = 50%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8842/0 useful/useless nets, 7947/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2897 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 428 adder to BLE ...
SYN-4008 : Packed 428 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3149 LUT to BLE ...
SYN-4008 : Packed 3149 LUT and 1459 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74033 nodes)...
SYN-4004 : #2: Packed 1209 SEQ (1124949 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (92692 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 271 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3149/4505 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    70
  #input               34
  #output              36
  #inout                0

Utilization Statistics
#lut                 4081   out of   4480   91.09%
#reg                 2897   out of   4480   64.67%
#le                  4081
  #lut only          1184   out of   4081   29.01%
  #reg only             0   out of   4081    0.00%
  #lut&reg           2897   out of   4081   70.99%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   70   out of    109   64.22%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4081  |4081  |2897  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  7.815655s wall, 7.644049s user + 0.280802s system = 7.924851s CPU (101.4%)

RUN-1004 : used memory is 384 MB, reserved memory is 372 MB, peak memory is 465 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  1.389773s wall, 1.372809s user + 0.015600s system = 1.388409s CPU (99.9%)

RUN-1004 : used memory is 386 MB, reserved memory is 373 MB, peak memory is 465 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file F:/software/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2128 instances
RUN-1001 : 1027 mslices, 1026 lslices, 70 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5893 nets
RUN-1001 : 3078 nets have 2 pins
RUN-1001 : 2169 nets have [3 - 5] pins
RUN-1001 : 443 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 133 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2126 instances, 2053 slices, 33 macros(336 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 25307, tnet num: 5891, tinst num: 2126, tnode num: 31014, tedge num: 42493.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5891 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.654510s wall, 0.608404s user + 0.046800s system = 0.655204s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 951069
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.450089
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 553449, overlap = 192
PHY-3002 : Step(2): len = 378525, overlap = 257.25
PHY-3002 : Step(3): len = 289008, overlap = 284.75
PHY-3002 : Step(4): len = 230682, overlap = 302.5
PHY-3002 : Step(5): len = 192986, overlap = 314.25
PHY-3002 : Step(6): len = 160697, overlap = 328.75
PHY-3002 : Step(7): len = 132445, overlap = 346.5
PHY-3002 : Step(8): len = 114663, overlap = 359
PHY-3002 : Step(9): len = 87611.2, overlap = 376.75
PHY-3002 : Step(10): len = 81579.4, overlap = 380.5
PHY-3002 : Step(11): len = 71840.1, overlap = 393.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.99614e-07
PHY-3002 : Step(12): len = 70152.8, overlap = 391.75
PHY-3002 : Step(13): len = 72434.7, overlap = 387.25
PHY-3002 : Step(14): len = 78824.5, overlap = 379
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.79923e-06
PHY-3002 : Step(15): len = 76672.4, overlap = 376
PHY-3002 : Step(16): len = 96558.6, overlap = 355.25
PHY-3002 : Step(17): len = 103286, overlap = 340.25
PHY-3002 : Step(18): len = 100985, overlap = 339.5
PHY-3002 : Step(19): len = 101079, overlap = 339
PHY-3002 : Step(20): len = 105451, overlap = 334
PHY-3002 : Step(21): len = 108763, overlap = 322.5
PHY-3002 : Step(22): len = 109419, overlap = 300.5
PHY-3002 : Step(23): len = 109641, overlap = 296.25
PHY-3002 : Step(24): len = 109663, overlap = 294.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.59845e-06
PHY-3002 : Step(25): len = 113087, overlap = 285.5
PHY-3002 : Step(26): len = 116298, overlap = 282.5
PHY-3002 : Step(27): len = 116280, overlap = 278
PHY-3002 : Step(28): len = 118755, overlap = 272.5
PHY-3002 : Step(29): len = 122102, overlap = 268.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.19691e-06
PHY-3002 : Step(30): len = 123227, overlap = 269
PHY-3002 : Step(31): len = 133629, overlap = 256.75
PHY-3002 : Step(32): len = 137520, overlap = 234.25
PHY-3002 : Step(33): len = 137579, overlap = 226.75
PHY-3002 : Step(34): len = 138796, overlap = 220.75
PHY-3002 : Step(35): len = 140853, overlap = 219
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.43938e-05
PHY-3002 : Step(36): len = 143132, overlap = 216
PHY-3002 : Step(37): len = 151830, overlap = 195.75
PHY-3002 : Step(38): len = 152423, overlap = 186.25
PHY-3002 : Step(39): len = 152818, overlap = 176
PHY-3002 : Step(40): len = 153241, overlap = 173.5
PHY-3002 : Step(41): len = 154614, overlap = 166.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.87876e-05
PHY-3002 : Step(42): len = 160190, overlap = 152.25
PHY-3002 : Step(43): len = 171001, overlap = 139.5
PHY-3002 : Step(44): len = 170069, overlap = 135.25
PHY-3002 : Step(45): len = 168817, overlap = 132
PHY-3002 : Step(46): len = 168887, overlap = 127.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 5.75753e-05
PHY-3002 : Step(47): len = 177183, overlap = 123.5
PHY-3002 : Step(48): len = 181800, overlap = 121.75
PHY-3002 : Step(49): len = 182192, overlap = 118.5
PHY-3002 : Step(50): len = 181340, overlap = 120.75
PHY-3002 : Step(51): len = 181143, overlap = 125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.001516s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.450089
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.563044s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5891 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.376391s wall, 0.374402s user + 0.000000s system = 0.374402s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13009e-05
PHY-3002 : Step(52): len = 183036, overlap = 134.25
PHY-3002 : Step(53): len = 180291, overlap = 135.75
PHY-3002 : Step(54): len = 178112, overlap = 140.5
PHY-3002 : Step(55): len = 175396, overlap = 160.25
PHY-3002 : Step(56): len = 171483, overlap = 176.75
PHY-3002 : Step(57): len = 167174, overlap = 181.75
PHY-3002 : Step(58): len = 161876, overlap = 182.75
PHY-3002 : Step(59): len = 157387, overlap = 181.75
PHY-3002 : Step(60): len = 154606, overlap = 183.25
PHY-3002 : Step(61): len = 152547, overlap = 178.75
PHY-3002 : Step(62): len = 151864, overlap = 176
PHY-3002 : Step(63): len = 153290, overlap = 174.75
PHY-3002 : Step(64): len = 153429, overlap = 177.75
PHY-3002 : Step(65): len = 153934, overlap = 176
PHY-3002 : Step(66): len = 154938, overlap = 171
PHY-3002 : Step(67): len = 156167, overlap = 167
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.26017e-05
PHY-3002 : Step(68): len = 160222, overlap = 163.5
PHY-3002 : Step(69): len = 166585, overlap = 155.5
PHY-3002 : Step(70): len = 165458, overlap = 156.75
PHY-3002 : Step(71): len = 165616, overlap = 157.75
PHY-3002 : Step(72): len = 166246, overlap = 157
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.50407e-05
PHY-3002 : Step(73): len = 173507, overlap = 147
PHY-3002 : Step(74): len = 179882, overlap = 137.5
PHY-3002 : Step(75): len = 179298, overlap = 131
PHY-3002 : Step(76): len = 179345, overlap = 128
PHY-3002 : Step(77): len = 179718, overlap = 126.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.450089
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.579057s wall, 0.577204s user + 0.000000s system = 0.577204s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5891 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.373807s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (104.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.57704e-05
PHY-3002 : Step(78): len = 187022, overlap = 220
PHY-3002 : Step(79): len = 190150, overlap = 192.25
PHY-3002 : Step(80): len = 191357, overlap = 181.5
PHY-3002 : Step(81): len = 187464, overlap = 189.25
PHY-3002 : Step(82): len = 181160, overlap = 198.75
PHY-3002 : Step(83): len = 174054, overlap = 213.5
PHY-3002 : Step(84): len = 169240, overlap = 224.5
PHY-3002 : Step(85): len = 166310, overlap = 224
PHY-3002 : Step(86): len = 163879, overlap = 226.75
PHY-3002 : Step(87): len = 161715, overlap = 227.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000111541
PHY-3002 : Step(88): len = 170410, overlap = 212.5
PHY-3002 : Step(89): len = 175502, overlap = 202.25
PHY-3002 : Step(90): len = 176075, overlap = 199.75
PHY-3002 : Step(91): len = 176410, overlap = 197.25
PHY-3002 : Step(92): len = 178133, overlap = 191.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000219354
PHY-3002 : Step(93): len = 187248, overlap = 182.75
PHY-3002 : Step(94): len = 191461, overlap = 175.5
PHY-3002 : Step(95): len = 194443, overlap = 173.25
PHY-3002 : Step(96): len = 196744, overlap = 171.5
PHY-3002 : Step(97): len = 197958, overlap = 168.25
PHY-3002 : Step(98): len = 199708, overlap = 161.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000434116
PHY-3002 : Step(99): len = 205362, overlap = 159.25
PHY-3002 : Step(100): len = 207592, overlap = 153.25
PHY-3002 : Step(101): len = 211638, overlap = 147.75
PHY-3002 : Step(102): len = 213034, overlap = 148.25
PHY-3002 : Step(103): len = 213878, overlap = 145.5
PHY-3002 : Step(104): len = 214239, overlap = 143
PHY-3002 : Step(105): len = 214734, overlap = 139
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000841572
PHY-3002 : Step(106): len = 218492, overlap = 137.5
PHY-3002 : Step(107): len = 219680, overlap = 136.75
PHY-3002 : Step(108): len = 221076, overlap = 137
PHY-3002 : Step(109): len = 222461, overlap = 135.25
PHY-3002 : Step(110): len = 223304, overlap = 135
PHY-3002 : Step(111): len = 223751, overlap = 134.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0015452
PHY-3002 : Step(112): len = 225995, overlap = 134
PHY-3002 : Step(113): len = 226725, overlap = 135.5
PHY-3002 : Step(114): len = 228001, overlap = 134.25
PHY-3002 : Step(115): len = 228682, overlap = 134.75
PHY-3002 : Step(116): len = 229218, overlap = 136.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00254951
PHY-3002 : Step(117): len = 230513, overlap = 137.75
PHY-3002 : Step(118): len = 231274, overlap = 138.25
PHY-3002 : Step(119): len = 231916, overlap = 136.5
PHY-3002 : Step(120): len = 232614, overlap = 136.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.176657s wall, 0.093601s user + 0.124801s system = 0.218401s CPU (123.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.450089
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.554410s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (101.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5891 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.388095s wall, 0.390002s user + 0.000000s system = 0.390002s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000351829
PHY-3002 : Step(121): len = 231815, overlap = 95.5
PHY-3002 : Step(122): len = 228608, overlap = 102.25
PHY-3002 : Step(123): len = 224105, overlap = 118
PHY-3002 : Step(124): len = 221260, overlap = 124.75
PHY-3002 : Step(125): len = 219054, overlap = 129.25
PHY-3002 : Step(126): len = 217455, overlap = 134.25
PHY-3002 : Step(127): len = 216760, overlap = 137.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000703657
PHY-3002 : Step(128): len = 220759, overlap = 132.5
PHY-3002 : Step(129): len = 221676, overlap = 125.25
PHY-3002 : Step(130): len = 223063, overlap = 128.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00126314
PHY-3002 : Step(131): len = 225996, overlap = 124.5
PHY-3002 : Step(132): len = 226833, overlap = 122.75
PHY-3002 : Step(133): len = 228035, overlap = 120.75
PHY-3002 : Step(134): len = 228863, overlap = 120.25
PHY-3002 : Step(135): len = 229455, overlap = 117.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0019881
PHY-3002 : Step(136): len = 230889, overlap = 118.75
PHY-3002 : Step(137): len = 231840, overlap = 119.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00254468
PHY-3002 : Step(138): len = 232557, overlap = 120
PHY-3002 : Step(139): len = 233894, overlap = 115.5
PHY-3002 : Step(140): len = 234566, overlap = 114
PHY-3002 : Step(141): len = 235037, overlap = 114.5
PHY-3002 : Step(142): len = 235502, overlap = 114
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00338589
PHY-3002 : Step(143): len = 236078, overlap = 115
PHY-3002 : Step(144): len = 237017, overlap = 116
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00380229
PHY-3002 : Step(145): len = 237278, overlap = 115.75
PHY-3002 : Step(146): len = 238627, overlap = 115.25
PHY-3002 : Step(147): len = 238923, overlap = 115.5
PHY-3002 : Step(148): len = 239387, overlap = 117
PHY-3002 : Step(149): len = 239607, overlap = 115.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0047649
PHY-3002 : Step(150): len = 240115, overlap = 113.75
PHY-3002 : Step(151): len = 240450, overlap = 115
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00496591
PHY-3002 : Step(152): len = 240698, overlap = 114.25
PHY-3002 : Step(153): len = 241044, overlap = 115
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0053402
PHY-3002 : Step(154): len = 241290, overlap = 114.75
PHY-3002 : Step(155): len = 241614, overlap = 115.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00550906
PHY-3002 : Step(156): len = 241830, overlap = 115.5
PHY-3002 : Step(157): len = 242069, overlap = 117.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00588138
PHY-3002 : Step(158): len = 242305, overlap = 116.5
PHY-3002 : Step(159): len = 242544, overlap = 116.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00611066
PHY-3002 : Step(160): len = 242757, overlap = 115.75
PHY-3002 : Step(161): len = 242987, overlap = 116
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00623555
PHY-3002 : Step(162): len = 243159, overlap = 116.25
PHY-3002 : Step(163): len = 243316, overlap = 117
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00668427
PHY-3002 : Step(164): len = 243532, overlap = 116.75
PHY-3002 : Step(165): len = 243698, overlap = 116
PHY-3001 : :::15::: Try harder cell spreading with beta_ = 0.00688387
PHY-3002 : Step(166): len = 243881, overlap = 116.75
PHY-3002 : Step(167): len = 244034, overlap = 116.5
PHY-3001 : :::16::: Try harder cell spreading with beta_ = 0.00701316
PHY-3002 : Step(168): len = 244188, overlap = 116.25
PHY-3002 : Step(169): len = 244341, overlap = 115.75
PHY-3001 : :::17::: Try harder cell spreading with beta_ = 0.00715565
PHY-3002 : Step(170): len = 244446, overlap = 115.75
PHY-3002 : Step(171): len = 244716, overlap = 115.5
PHY-3001 : :::18::: Try harder cell spreading with beta_ = 0.00715596
PHY-3002 : Step(172): len = 244755, overlap = 116
PHY-3002 : Step(173): len = 245521, overlap = 115.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012693s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (122.9%)

PHY-3001 : Legalized: Len = 252762, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 750 tiles.
PHY-3001 : 14 instances has been re-located, deltaX = 19, deltaY = 17.
PHY-3001 : Final: Len = 253016, Over = 0
RUN-1003 : finish command "place" in  11.294059s wall, 24.195755s user + 1.201208s system = 25.396963s CPU (224.9%)

RUN-1004 : used memory is 439 MB, reserved memory is 410 MB, peak memory is 465 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file F:/software/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2999 to 2275
PHY-1001 : Pin misalignment score is improved from 2275 to 2211
PHY-1001 : Pin misalignment score is improved from 2211 to 2207
PHY-1001 : Pin misalignment score is improved from 2207 to 2199
PHY-1001 : Pin misalignment score is improved from 2199 to 2199
PHY-1001 : Pin local connectivity score is improved from 182 to 0
PHY-1001 : Pin misalignment score is improved from 2277 to 2217
PHY-1001 : Pin misalignment score is improved from 2217 to 2203
PHY-1001 : Pin misalignment score is improved from 2203 to 2199
PHY-1001 : Pin misalignment score is improved from 2199 to 2198
PHY-1001 : Pin misalignment score is improved from 2198 to 2198
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  2.155238s wall, 2.168414s user + 0.031200s system = 2.199614s CPU (102.1%)

PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2128 instances
RUN-1001 : 1027 mslices, 1026 lslices, 70 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5893 nets
RUN-1001 : 3078 nets have 2 pins
RUN-1001 : 2169 nets have [3 - 5] pins
RUN-1001 : 443 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 133 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 318832, over cnt = 1739(21%), over = 3402, worst = 10
PHY-1002 : len = 326296, over cnt = 1517(18%), over = 2367, worst = 5
PHY-1002 : len = 334024, over cnt = 1448(18%), over = 1958, worst = 4
PHY-1002 : len = 358480, over cnt = 995(12%), over = 1068, worst = 3
PHY-1002 : len = 376208, over cnt = 749(9%), over = 769, worst = 2
PHY-1002 : len = 390464, over cnt = 629(7%), over = 637, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 25307, tnet num: 5891, tinst num: 2126, tnode num: 31014, tedge num: 42493.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5891 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 118 out of 5893 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5891 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  3.023090s wall, 3.042019s user + 0.015600s system = 3.057620s CPU (101.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 35872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.063909s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (97.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 68312, over cnt = 12(0%), over = 13, worst = 2
PHY-1001 : End Routed; 0.427320s wall, 0.452403s user + 0.000000s system = 0.452403s CPU (105.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 68048, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.011038s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (141.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 75% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 686800, over cnt = 1966(1%), over = 2051, worst = 3
PHY-1001 : End Routed; 14.472064s wall, 19.671726s user + 0.280802s system = 19.952528s CPU (137.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 630880, over cnt = 1106(0%), over = 1114, worst = 2
PHY-1001 : End DR Iter 1; 8.025344s wall, 8.049652s user + 0.000000s system = 8.049652s CPU (100.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 616120, over cnt = 443(0%), over = 443, worst = 1
PHY-1001 : End DR Iter 2; 5.066879s wall, 5.148033s user + 0.015600s system = 5.163633s CPU (101.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 617136, over cnt = 159(0%), over = 159, worst = 1
PHY-1001 : End DR Iter 3; 2.447526s wall, 2.433616s user + 0.015600s system = 2.449216s CPU (100.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 620008, over cnt = 46(0%), over = 46, worst = 1
PHY-1001 : End DR Iter 4; 0.749775s wall, 0.717605s user + 0.031200s system = 0.748805s CPU (99.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 622240, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 5; 0.433661s wall, 0.436803s user + 0.000000s system = 0.436803s CPU (100.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 622728, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 6; 0.519194s wall, 0.530403s user + 0.015600s system = 0.546003s CPU (105.2%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 622984, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 7; 0.556768s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (100.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 622984, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 8; 0.552968s wall, 0.577204s user + 0.015600s system = 0.592804s CPU (107.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 622984, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 9; 0.596007s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (107.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 622984, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 9; 0.559599s wall, 0.608404s user + 0.000000s system = 0.608404s CPU (108.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 622984, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 10; 0.573226s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (98.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 622984, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 11; 0.549732s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (102.2%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 622984, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 12; 0.547605s wall, 0.546003s user + 0.015600s system = 0.561604s CPU (102.6%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 622984, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End LB Iter 13; 0.553290s wall, 0.546003s user + 0.000000s system = 0.546003s CPU (98.7%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 623064, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 2; 0.912785s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (97.4%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 623064, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DC Iter 3; 1.471853s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (99.6%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 623120, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 0.568333s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (98.8%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 623128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 0.681696s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (100.7%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 623016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 623016
PHY-1001 : End DC Iter 6; 0.384214s wall, 0.390002s user + 0.015600s system = 0.405603s CPU (105.6%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  45.606647s wall, 50.871926s user + 0.468003s system = 51.339929s CPU (112.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  50.852671s wall, 56.144760s user + 0.514803s system = 56.659563s CPU (111.4%)

RUN-1004 : used memory is 575 MB, reserved memory is 546 MB, peak memory is 625 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    70
  #input               34
  #output              36
  #inout                0

Utilization Statistics
#lut                 4082   out of   4480   91.12%
#reg                 2897   out of   4480   64.67%
#le                  4082
  #lut only          1185   out of   4082   29.03%
  #reg only             0   out of   4082    0.00%
  #lut&reg           2897   out of   4082   70.97%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   70   out of    109   64.22%
  #ireg                 0
  #oreg                 1
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  1.443875s wall, 1.372809s user + 0.062400s system = 1.435209s CPU (99.4%)

RUN-1004 : used memory is 575 MB, reserved memory is 546 MB, peak memory is 625 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 25307, tnet num: 5891, tinst num: 2130, tnode num: 31014, tedge num: 42493.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5891 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  1.959574s wall, 1.965613s user + 0.062400s system = 2.028013s CPU (103.5%)

RUN-1004 : used memory is 645 MB, reserved memory is 616 MB, peak memory is 645 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2132
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5893, pip num: 56556
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 159046 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK144_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  4.645344s wall, 16.083703s user + 0.000000s system = 16.083703s CPU (346.2%)

RUN-1004 : used memory is 672 MB, reserved memory is 644 MB, peak memory is 680 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  6.902576s wall, 0.764405s user + 0.046800s system = 0.811205s CPU (11.8%)

RUN-1004 : used memory is 776 MB, reserved memory is 747 MB, peak memory is 779 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.071605s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (2.3%)

RUN-1004 : used memory is 766 MB, reserved memory is 736 MB, peak memory is 779 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  10.263077s wall, 1.669211s user + 0.124801s system = 1.794012s CPU (17.5%)

RUN-1004 : used memory is 755 MB, reserved memory is 725 MB, peak memory is 779 MB
GUI-1001 : Download success!
