INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanha/Desktop/Vivado project/project_1_1_nogate/project_1_1_nogate.srcs/sources_1/new/nogate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanha/Desktop/Vivado project/project_1_1_nogate/project_1_1_nogate.srcs/sim_1/new/nogate_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_notgate
