<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030003666A1-20030102-D00000.TIF SYSTEM "US20030003666A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00001.TIF SYSTEM "US20030003666A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00002.TIF SYSTEM "US20030003666A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00003.TIF SYSTEM "US20030003666A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00004.TIF SYSTEM "US20030003666A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00005.TIF SYSTEM "US20030003666A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00006.TIF SYSTEM "US20030003666A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00007.TIF SYSTEM "US20030003666A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00008.TIF SYSTEM "US20030003666A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00009.TIF SYSTEM "US20030003666A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00010.TIF SYSTEM "US20030003666A1-20030102-D00010.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00011.TIF SYSTEM "US20030003666A1-20030102-D00011.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00012.TIF SYSTEM "US20030003666A1-20030102-D00012.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00013.TIF SYSTEM "US20030003666A1-20030102-D00013.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00014.TIF SYSTEM "US20030003666A1-20030102-D00014.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00015.TIF SYSTEM "US20030003666A1-20030102-D00015.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00016.TIF SYSTEM "US20030003666A1-20030102-D00016.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00017.TIF SYSTEM "US20030003666A1-20030102-D00017.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00018.TIF SYSTEM "US20030003666A1-20030102-D00018.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00019.TIF SYSTEM "US20030003666A1-20030102-D00019.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00020.TIF SYSTEM "US20030003666A1-20030102-D00020.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00021.TIF SYSTEM "US20030003666A1-20030102-D00021.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00022.TIF SYSTEM "US20030003666A1-20030102-D00022.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00023.TIF SYSTEM "US20030003666A1-20030102-D00023.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00024.TIF SYSTEM "US20030003666A1-20030102-D00024.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00025.TIF SYSTEM "US20030003666A1-20030102-D00025.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00026.TIF SYSTEM "US20030003666A1-20030102-D00026.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00027.TIF SYSTEM "US20030003666A1-20030102-D00027.TIF" NDATA TIF>
<!ENTITY US20030003666A1-20030102-D00028.TIF SYSTEM "US20030003666A1-20030102-D00028.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030003666</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10219281</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020816</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/8234</ipc>
</classification-ipc-primary>
<classification-ipc-secondary>
<ipc>H01L029/76</ipc>
</classification-ipc-secondary>
<classification-ipc-secondary>
<ipc>H01L029/94</ipc>
</classification-ipc-secondary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>438</class>
<subclass>275000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>365000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>438</class>
<subclass>926000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Semiconductor device and method for fabricating the same</title-of-invention>
</technical-information>
<continuity-data>
<continuations>
<continuation-of>
<parent-child>
<child>
<document-id>
<doc-number>10219281</doc-number>
<kind-code>A1</kind-code>
<document-date>20020816</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>PCT/JP00/01838</doc-number>
<document-date>20000324</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>UNKNOWN</parent-status>
</parent-child>
</continuation-of>
</continuations>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Yasunori</given-name>
<family-name>Iriyama</family-name>
</name>
<residence>
<residence-non-us>
<city>Kawasaki</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Tetsuo</given-name>
<family-name>Izawa</family-name>
</name>
<residence>
<residence-non-us>
<city>Kawasaki</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<assignee>
<organization-name>FUJITSU LIMITED</organization-name>
<address>
<city>Kawasaki</city>
<country>
<country-code>JP</country-code>
</country>
</address>
<assignee-type>03</assignee-type>
</assignee>
<correspondence-address>
<name-1>ARMSTRONG,WESTERMAN &amp; HATTORI, LLP</name-1>
<name-2></name-2>
<address>
<address-1>1725 K STREET, NW.</address-1>
<address-2>SUITE 1000</address-2>
<city>WASHINGTON</city>
<state>DC</state>
<postalcode>20006</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A semiconductor device comprises a first transistor <highlight><bold>38</bold></highlight><highlight><italic>a </italic></highlight>having a first gate electrode <highlight><bold>22; </bold></highlight>a second transistor <highlight><bold>38</bold></highlight><highlight><italic>b </italic></highlight>having a second gate electrode <highlight><bold>34 </bold></highlight>which is different from the first gate electrode; an insulation film <highlight><bold>28 </bold></highlight>formed between the first gate electrode and the second gate electrode; and an interconnection electrode <highlight><bold>44 </bold></highlight>buried in a concavity <highlight><bold>42 </bold></highlight>formed in the first gate electrode, the second gate electrode and the insulation film and electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the first gate electrode, the second gate electrode and the insulation film, and the interconnection electrodes electrically interconnects the first gate electrode and the second gate electrode, whereby the semiconductor device can have high integration and can be reliable. </paragraph>
</subdoc-abstract>
<subdoc-description>
<cross-reference-to-related-applications>
<heading lvl="1">CROSS REFERENCE TO RELATED APPLICATION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This application is a Continuation of PCT application No. PCT/JP00/01838, which was filed on Mar. 24, 2000, and which designated the United States.</paragraph>
</cross-reference-to-related-applications>
<summary-of-invention>
<section>
<heading lvl="1">TECHNICAL FIELD </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> The present invention relates to a semiconductor device and a method for fabricating the semiconductor device, more specifically a semiconductor device including the gate electrodes formed of a metal-based material and a method for fabricating the semiconductor device. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND ART </heading>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> Recently, information amounts for electronic equipments to process are on increase, and larger-scale, higher speed semiconductor integrated circuits are required. This is accompanied by micronization and speed-up of semiconductor devices. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Conventionally, polysilicon has been widely used in the gate electrodes of MIS (Metal Insulator Semiconductor) transistors, and due to the high resistance of polysilicon, the gate electrodes have large signal delays. As semiconductor devices are more micronized, the signal delay of the gate electrodes becomes more serious. It is necessary to make the gate electrodes less resistant. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> As techniques for making the gate electrodes less resistant, semiconductor devices of the polycide structure and the salicide (Self-Aligned Silicide) structure are proposed. Recently, as the semiconductor devices are further micronized, the gate electrodes are required to be less resistant. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> To make the gate electrodes less resistant it is proposed to use metals as materials of the gate electrodes. The conventionally used processes cannot be used in cases of using metals as materials of the gate electrodes. When the gate electrodes are formed of a metal, the heat processing for activating the sources/drains often damages the gate electrodes or increases leak current of the gate insulation film. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> A technique which can prohibit the gate electrode damage and the gate leak current increase even in a case the gate electrodes are formed of a metal is proposed in the specification of Japanese Patent Laid-Open Publication No. Hei 10-189966/1998 and International Electron Device Meeting, TECHNICAL DIGEST, 1998, p.777-780. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The proposed semiconductor device fabrication method will be explained with reference to <cross-reference target="DRAWINGS">FIGS. 24A</cross-reference> to <highlight><bold>25</bold></highlight>B. <cross-reference target="DRAWINGS">FIGS. 24A</cross-reference> to <highlight><bold>25</bold></highlight>B are sectional views of the semiconductor device in the steps of the fabrication method. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 24</cross-reference>A, first dummy gate electrodes <highlight><bold>148</bold></highlight> are formed of polysilicon on a semiconductor substrate <highlight><bold>110</bold></highlight> with a dummy gate insulation film <highlight><bold>146</bold></highlight> formed therebetween. Next, a dopant is implanted shallowly in the semiconductor substrate by self-alignment with the dummy gate electrodes to form a shallow doped-region <highlight><bold>136</bold></highlight><highlight><italic>a</italic></highlight>. A sidewall insulation film <highlight><bold>124</bold></highlight> is formed on the side walls of the dummy gate electrodes <highlight><bold>148</bold></highlight>. A dopant is implanted deeply in the semiconductor substrate by self-alignment with the dummy gate electrodes with the sidewall insulation film <highlight><bold>124</bold></highlight> formed on to form a deep doped-region <highlight><bold>136</bold></highlight><highlight><italic>b</italic></highlight>. Thus a source/drain diffused layer <highlight><bold>136</bold></highlight> is formed of the shallow doped-region <highlight><bold>136</bold></highlight><highlight><italic>a </italic></highlight>and the deep doped-region <highlight><bold>136</bold></highlight><highlight><italic>b</italic></highlight>. Next a high-temperature thermal processing is performed for activating the sources/drains. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Next, an inter-layer insulation film <highlight><bold>140</bold></highlight> is formed on the entire surface and planarized until the upper surfaces of the dummy gate electrodes <highlight><bold>148</bold></highlight> are exposed (see <cross-reference target="DRAWINGS">FIG. 24B</cross-reference>). </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> Next, the dummy gate electrodes <highlight><bold>148</bold></highlight> and the dummy gate insulation film <highlight><bold>146</bold></highlight> are etched to form openings <highlight><bold>156</bold></highlight> down to the semiconductor substrate <highlight><bold>110</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 24C</cross-reference>). </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> Then, an insulation film <highlight><bold>128</bold></highlight> is formed on the entire surface. Then, a TiN film <highlight><bold>130</bold></highlight> is formed on the entire surface (see <cross-reference target="DRAWINGS">FIG. 25A</cross-reference>). </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> Next, the TiN film <highlight><bold>130</bold></highlight> and the insulation film <highlight><bold>128</bold></highlight> are polished by CMP (Chemical Mechanical Polishing) until the surface of the inter-layer insulation film <highlight><bold>140</bold></highlight> is exposed. Thus, the gate insulation film <highlight><bold>128</bold></highlight>, and a gate electrode <highlight><bold>134</bold></highlight> of the TiN film are buried in the openings <highlight><bold>156</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 25B</cross-reference>). </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> In the semiconductor device fabricated by the proposed fabrication method, after the high-temperature thermal processing for activating the sources/drains, the dummy gate electrodes and the dummy gate insulation film are etched, and then the gate insulation film and the gate electrodes are formed, whereby even in a case that the gate electrodes are formed of a metal, the gate electrode damage and gate leak current increase can be precluded. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> On the other hand, recently semiconductor devices of the dual gate structure have been proposed as a technique which can realize low threshold voltages while depressing the short channel effect of the transistors. A semiconductor device of the dual gate structure is a semiconductor device having the gate electrodes of the p-channel MISFETs (Metal Insulator Semiconductor Field Effect Transistors) and the gate electrodes of the n-channel MISFETs formed of materials different from each other. Generally, the gate electrodes of the n-channel MISFETs are formed of n-type polysilicon, and the gate electrodes of the p-channel MISFETs are formed of p-type polysilicon. Semiconductor devices of such dual gate structure can realize low threshold volatges while depressing the short channel effect of the transistors, which is useful especially in semiconductor devices whose gate lengths are below 0.25 &mgr;m. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> Here, it is considered to fabricate a semiconductor device of the dual gate structure by using the method shown in <cross-reference target="DRAWINGS">FIGS. 24A</cross-reference> to <highlight><bold>25</bold></highlight>B. <cross-reference target="DRAWINGS">FIG. 26</cross-reference> is a sectional view of the semiconductor device of the dual gate structure fabricated by using the proposed method. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 26</cross-reference>, an element isolation region <highlight><bold>112</bold></highlight> for defining element regions is formed on a semiconductor substrate <highlight><bold>110</bold></highlight>. An inter-layer insulation film <highlight><bold>140</bold></highlight> is formed on the semiconductor substrate <highlight><bold>110</bold></highlight> with the element isolation region <highlight><bold>112</bold></highlight> formed on. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> A gate insulation film <highlight><bold>116</bold></highlight> and a gate electrode <highlight><bold>122</bold></highlight> of Pt are buried in the inter-layer insulation film <highlight><bold>140</bold></highlight> in a region <highlight><bold>114</bold></highlight><highlight><italic>a </italic></highlight>for a p-channel MISFET to be formed in. A gate insulation film <highlight><bold>128</bold></highlight> and a gate electrode <highlight><bold>134</bold></highlight> of TiN film are formed in the inter-layer insulation film <highlight><bold>140</bold></highlight> in a region <highlight><bold>114</bold></highlight><highlight><italic>b </italic></highlight>for an n-channel MISFET to be formed in. Thus, the gate electrode <highlight><bold>122</bold></highlight> of the p-channel MISFET <highlight><bold>138</bold></highlight><highlight><italic>a </italic></highlight>and the gate electrode <highlight><bold>134</bold></highlight> of the n-channel MISFET <highlight><bold>138</bold></highlight><highlight><italic>b </italic></highlight>form the semiconductor device using metal-based materials different from each other. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> However, in the semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 26</cross-reference>, because of the gate insulation film <highlight><bold>128</bold></highlight> formed on the side wall of the gate electrodes <highlight><bold>134</bold></highlight>, the gate electrode <highlight><bold>122</bold></highlight> and the gate electrode <highlight><bold>134</bold></highlight> are insulated from each other by the gate insulation film <highlight><bold>128</bold></highlight>. Accordingly, the semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 26</cross-reference> cannot normally operate. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Here, it is also considered to connect the gate electrode <highlight><bold>122</bold></highlight> and the gate electrode <highlight><bold>134</bold></highlight> by means of an interconnection electrode. <cross-reference target="DRAWINGS">FIG. 27</cross-reference> is a plan view of the semiconductor device having the gate electrodes interconnected with each other by means of the interconnection electrode. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 27, a</cross-reference> contact region <highlight><bold>122</bold></highlight><highlight><italic>a </italic></highlight>is formed in the gate electrode <highlight><bold>122</bold></highlight>, and a contact region <highlight><bold>134</bold></highlight><highlight><italic>a </italic></highlight>is formed in the gate electrode <highlight><bold>134</bold></highlight>. A source/drain diffused layer <highlight><bold>126</bold></highlight> is formed in the semiconductor substrate on both sides of the gate electrode <highlight><bold>122</bold></highlight>, and a source/drain diffused layer <highlight><bold>136</bold></highlight> is formed in the semiconductor substrate on both sides of the gate electrode <highlight><bold>134</bold></highlight>. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> An interconnection electrode <highlight><bold>135</bold></highlight> for interconnecting the contact region <highlight><bold>122</bold></highlight><highlight><italic>a </italic></highlight>and the contact region <highlight><bold>134</bold></highlight><highlight><italic>a </italic></highlight>is formed on the contact region <highlight><bold>122</bold></highlight><highlight><italic>a </italic></highlight>and the contact region <highlight><bold>134</bold></highlight><highlight><italic>a</italic></highlight>. The thus formed interconnection electrode <highlight><bold>135</bold></highlight> can electrically interconnect the gate electrode <highlight><bold>122</bold></highlight> and the gate electrode <highlight><bold>134</bold></highlight> with each other. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> However, in the semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference>, the contact regions <highlight><bold>122</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>134</bold></highlight><highlight><italic>a </italic></highlight>must be formed respectively in the gate electrode <highlight><bold>122</bold></highlight> and the gate electrode <highlight><bold>134</bold></highlight>, which restricts the freedom degree of the design and makes it difficult to integrate the semiconductor device vertically as viewed in the drawing. Thus, the semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference> ignores the original significance of providing a micronized semiconductor device. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Furthermore, the gate electrodes tend to be more micronized, which makes it very difficult to align the interconnection electrode with the gate electrodes. Specifically, the alignment precision is about 100 to 150 nm in the current fabrication process, and it is very difficult to securely interconnect the gate electrodes with each other by the interconnection electrode of, e.g., an about 150 nm-width. This makes the interconnection between the interconnection electrode and the gate electrode defective, which leads to lower fabrication yields of the semiconductor device. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> In a case that the gate electrodes are connected to each other by the interconnection electrode, as shown in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>, the interconnection electrodes <highlight><bold>135</bold></highlight> is projected beyond the surface of the inter-layer insulation film <highlight><bold>140</bold></highlight>. That is, cavities and concavities are generally formed. Accordingly, in fabricating a semiconductor device of a multi-layer structure, defective wiring, etc. tend to take place above the interconnection electrode <highlight><bold>135</bold></highlight>, which leads to a factor for lower fabrication yields of the semiconductor device. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> An object of the present invention is to provide a semiconductor device having the gate electrodes of transistors of different conduction types from each other formed of different metal-based materials from each other, which can be fabricated with improved integration and improved yields, and a method for fabricating the semiconductor device. </paragraph>
</section>
<section>
<heading lvl="1">DISCLOSURE OF THE INVENTION </heading>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The above-described object is achieved by a semiconductor device comprising: a first transistor having a first gate electrode; a second transistor having a second gate electrode which is different from the first gate electrodes; an insulation film formed between the first gate electrode and the second gate electrode; and an interconnection electrode buried in a concavity formed in the first gate electrode, the second gate electrode and the insulation film and electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the first gate electrode, the second gate electrode and the insulation film to electrically interconnect the first gate electrode and the second gate electrode, whereby the semiconductor device can have higher integration and can be highly reliable. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> The above-described object is achieved by a semiconductor device comprising: a first transistor having a first gate electrode; a second transistor having a second gate electrode which is different from the first gate electrodes; an insulation film formed between the first gate electrode and the second gate electrode; and an interconnection electrode buried in a concavity formed in the insulation film and electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the insulation film to electrically interconnect the first gate electrode and the second gate electrode, whereby the semiconductor device can have high integration and can be highly reliable. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The above-described object is achieved by a method for fabricating a semiconductor device comprising the steps of: forming a dummy gate electrode in a first region and a second region on a semiconductor substrate; forming a first insulation film for covering the side wall of the dummy gate electrode on the semiconductor substrate; etching the dummy gate electrode in the first region to form in the first region a first opening down to the semiconductor substrate; forming a second insulation film in the first opening; forming a first gate electrode in the first opening with the second insulation film formed on; etching the dummy gate electrode in the second region to form in the second region a second opening down to the semiconductor substrate; forming a third insulation film in the second opening: forming a second gate electrode which is different from the first gate electrode in the second opening with the third insulation film formed on; removing top parts of the first gate electrode, the third insulation film and the second gate electrodes to form a concavity; and burying in the concavity an interconnection electrode electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the first gate electrode, the second gate electrode and the insulation film to electrically interconnect the first gate electrode and the second gate electrode, whereby the semiconductor device can have higher integration and can be highly reliable. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The above-described object is achieved by a method for fabricating a semiconductor device comprising the steps of: forming a dummy gate electrode in a first region and a second region on a semiconductor substrate; forming a first insulation film for covering the side wall of the dummy gate electrode on the semiconductor substrate; etching the dummy gate electrode in the first region to form in the first region a first opening down to the semiconductor substrate; forming a second insulation film in the first opening; forming a first gate electrode in the first opening with the second insulation film formed on; etching the dummy gate electrode in the second region to form in the second region a second opening down to the semiconductor substrate; forming a third insulation film in the second opening: forming a second gate electrode which is different from the first gate electrode in the second opening with the third insulation film formed on; etching a top part of the third insulation film between the first gate electrode and the second gate electrode to form a concavity; and burying in the concavity an interconnection electrode for electrically interconnecting the first gate electrode and the second gate electrode. The interconnection electrode is buried in the concavity formed in the insulation film to electrically interconnect the first gate electrode and the second gate electrode, whereby the semiconductor device can have higher integration and can be highly reliable.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>C are sectional views of the semiconductor device according to a first embodiment of the present invention. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a plan view of the semiconductor device according to the first embodiment of the present invention. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 1). </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 4A</cross-reference> to <highlight><bold>4</bold></highlight>C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 2). </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 5A</cross-reference> to <highlight><bold>5</bold></highlight>C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 3). </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 6A</cross-reference> to <highlight><bold>6</bold></highlight>C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 4). </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 7A</cross-reference> to <highlight><bold>7</bold></highlight>C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 5). </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 8A</cross-reference> to <highlight><bold>8</bold></highlight>C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 6). </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 9A</cross-reference> to <highlight><bold>9</bold></highlight>C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 7). </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 10A</cross-reference> to <highlight><bold>10</bold></highlight>C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 8). </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 11A</cross-reference> to <highlight><bold>11</bold></highlight>C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 9). </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 12A</cross-reference> to <highlight><bold>12</bold></highlight>C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 10). </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 13A</cross-reference> to <highlight><bold>13</bold></highlight>C are sectional views of the semiconductor device according to a modification of the first embodiment of the present invention, which explain the semiconductor device. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 14A</cross-reference> to <highlight><bold>14</bold></highlight>C are sectional views of the semiconductor device according to the modification of the first embodiment of the present invention in the steps of the method for fabricating the same, which explain the method. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 15A</cross-reference> to <highlight><bold>15</bold></highlight>C are sectional views of the semiconductor device according to a second embodiment of the present invention. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 16A</cross-reference> to <highlight><bold>16</bold></highlight>C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 1). </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 17A</cross-reference> to <highlight><bold>17</bold></highlight>C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 2). </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 18A</cross-reference> to <highlight><bold>18</bold></highlight>C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 3). </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 19A</cross-reference> to <highlight><bold>19</bold></highlight>C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 4). </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 20A</cross-reference> to <highlight><bold>20</bold></highlight>C are sectional views of the semiconductor device according to the second embodiment of the present invention in the steps of the method for fabricating the same, which explain the method (Part 5). </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 21</cross-reference> is a sectional view of the semiconductor device according to the first embodiment, which includes the gate electrodes of a single-layer structure. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 22</cross-reference> is a sectional view of the semiconductor device according to a modification of the first embodiment, which includes the gate electrodes of the single-layer structure. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 23</cross-reference> is a sectional view of the semiconductor device according to the second embodiment, which includes the gate electrodes of the single-layer structure. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 24A</cross-reference> to <highlight><bold>24</bold></highlight>C are sectional views of the semiconductor device in the steps of the proposed method for fabricating the semiconductor device, which show the method (Part 1). </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 25A and 25B</cross-reference> are sectional views of the semiconductor device in the steps of the proposed method for fabricating the semiconductor device, which show the method (Part 2). </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 26</cross-reference> is a sectional view of a semiconductor device of the dual gate structure fabricated by the proposed method. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 27</cross-reference> is a plan view of the semiconductor device having the gate electrodes interconnected by an interconnection gate. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 28</cross-reference> is a sectional view of the semiconductor device having the gate electrodes interconnected by the interconnection electrode.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">BEST MODES FOR THE CARRYING OUT THE INVENTION </heading>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> (A First Embodiment) </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> The semiconductor device according to a first embodiment of the present invention will be explained with reference to <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>12</bold></highlight>C. <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>C are sectional views of the semiconductor device according to the present embodiment. <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a plan view of the semiconductor device according to the present embodiment. <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>12</bold></highlight>C are sectional views of the semiconductor device according to the present invention in the steps of the method for fabricating the same, which explain the method. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> (The Semiconductor Device) </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> The semiconductor device according to the present embodiment will be explained with reference to <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>2</bold></highlight>. <cross-reference target="DRAWINGS">FIG. 1A</cross-reference> is the sectional view along the line A-A&prime; in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> and shows a p-channel MISFET. <cross-reference target="DRAWINGS">FIG. 1B</cross-reference> is the sectional view along the line B-B&prime; in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> and shows an n-channel MISFET. <cross-reference target="DRAWINGS">FIG. 1C</cross-reference> is the sectional view along the line C-C&prime; in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> and shows the sectional view along the gate electrode. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>C, an element isolation region <highlight><bold>12</bold></highlight> for defining element regions is formed on a semiconductor substrate <highlight><bold>10</bold></highlight> of p-type silicon. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> The region <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>on the left side of the drawing of <cross-reference target="DRAWINGS">FIG. 1C</cross-reference> is a region for the p-channel MISFET to be formed in. The region <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>on the right side of the drawing of <cross-reference target="DRAWINGS">FIG. 1C</cross-reference> is a region for the n-channel MISFET to be formed in. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> In the region <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>for the p-channel MISFET to be formed in, as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>A, an insulation film <highlight><bold>16</bold></highlight> of a 1 nm-thickness SiO<highlight><subscript>2 </subscript></highlight>film and a 5 nm-thickness Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>film is formed. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> A 10 nm-thickness Pt film <highlight><bold>18</bold></highlight> is formed on the insulation film <highlight><bold>16</bold></highlight>. A 110 to 135 nm-thickness tungsten (W) film <highlight><bold>20</bold></highlight> is formed on the Pt film <highlight><bold>18</bold></highlight>. A film thickness of the tungsten film <highlight><bold>20</bold></highlight> is, e.g., 114 nm. The Pt film <highlight><bold>18</bold></highlight> and the tungsten film <highlight><bold>20</bold></highlight> form the gate electrode <highlight><bold>22</bold></highlight> of the p-channel MISFET. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> The insulation film <highlight><bold>16</bold></highlight> is formed also on the side wall of the gate electrode <highlight><bold>22</bold></highlight>. The insulation film <highlight><bold>16</bold></highlight> functions also as the gate insulation film of the p-channel MISFET. A sidewall insulation film <highlight><bold>24</bold></highlight> is formed on the side wall of the insulation film <highlight><bold>16</bold></highlight>. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> A shallow doped-region <highlight><bold>26</bold></highlight><highlight><italic>a </italic></highlight>doped shallow with a p-type dopant is formed in the semiconductor substrate <highlight><bold>10</bold></highlight> on both sides of the gate electrode <highlight><bold>22</bold></highlight>. A deep doped-region <highlight><bold>26</bold></highlight><highlight><italic>b </italic></highlight>doped deep with an p-type dopant is formed in the semiconductor substrate <highlight><bold>10</bold></highlight> on both sides of the gate electrode <highlight><bold>22</bold></highlight> with the sidewall insulation film <highlight><bold>24</bold></highlight> formed on. The shallow doped-region <highlight><bold>26</bold></highlight><highlight><italic>a </italic></highlight>and the deep doped-region <highlight><bold>26</bold></highlight><highlight><italic>b </italic></highlight>formed a source/drain diffused layer <highlight><bold>26</bold></highlight>. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> On the other hand, in the region <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>for the n-channel MISFET to be formed in, as shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>B, an insulation film <highlight><bold>28</bold></highlight> of a 1 nm-thickness SiO<highlight><subscript>2 </subscript></highlight>film and a 5 nm-thickness Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>film is formed. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> A 10 nm-thickness TiN film <highlight><bold>30</bold></highlight> is formed on the insulation film <highlight><bold>28</bold></highlight>. A 110 to 135 nm-thickness tungsten film <highlight><bold>32</bold></highlight> is formed on the TiN film <highlight><bold>30</bold></highlight>. A thickness of the tungsten film <highlight><bold>32</bold></highlight> is, e.g., 114 nm. The TiN film <highlight><bold>30</bold></highlight> and the tungsten film <highlight><bold>32</bold></highlight> form the gate electrode <highlight><bold>34</bold></highlight> of the n-channel MISFET. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> The insulation film <highlight><bold>28</bold></highlight> is formed also on the side wall of the gate electrode <highlight><bold>34</bold></highlight>. The insulation film <highlight><bold>34</bold></highlight> functions as the gate insulation film of the n-channel MISFET. A sidewall insulation film <highlight><bold>24</bold></highlight> is formed on both sides of the insulation film <highlight><bold>28</bold></highlight>. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> In the semiconductor substrate <highlight><bold>10</bold></highlight> on both sides of the gate electrode <highlight><bold>34</bold></highlight>, a shallow doped-region <highlight><bold>36</bold></highlight><highlight><italic>a </italic></highlight>doped shallow with an n-type dopant is formed. A deep doped-region <highlight><bold>36</bold></highlight><highlight><italic>b </italic></highlight>doped deep with an n-type dopant is formed in the semiconductor substrate <highlight><bold>10</bold></highlight> on both sides of the gate electrode <highlight><bold>34</bold></highlight> with the sidewall insulation film <highlight><bold>24</bold></highlight> formed on. The shallow doped-region <highlight><bold>36</bold></highlight><highlight><italic>a </italic></highlight>and the deep doped-region <highlight><bold>36</bold></highlight> form a source/drain diffused layer <highlight><bold>36</bold></highlight>. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> The p-channel MISFET <highlight><bold>38</bold></highlight><highlight><italic>a </italic></highlight>and the n-channel MISFET <highlight><bold>38</bold></highlight><highlight><italic>b </italic></highlight>having such structures are buried in an inter-layer insulation film <highlight><bold>40</bold></highlight> of a 150 nm-thickness SiO<highlight><subscript>2</subscript></highlight>. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>C, the gate insulation film <highlight><bold>28</bold></highlight> is formed between the gate electrode <highlight><bold>22</bold></highlight> and the gate electrode <highlight><bold>34</bold></highlight>. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> A concavity <highlight><bold>42</bold></highlight> is formed in the top parts of the gate electrodes <highlight><bold>22</bold></highlight>, <highlight><bold>34</bold></highlight> and the insulation film <highlight><bold>28</bold></highlight>. An interconnection electrode <highlight><bold>44</bold></highlight> of TiN film is buried in the concavity <highlight><bold>42</bold></highlight>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>C, the gate electrode <highlight><bold>22</bold></highlight> and the gate electrode <highlight><bold>34</bold></highlight> are electrically connected with each other by the interconnection electrode <highlight><bold>44</bold></highlight>. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> The semiconductor device according to the present embodiment has such structure. </paragraph>
<paragraph id="P-0078" lvl="0"><number>&lsqb;0078&rsqb;</number> (Method for Fabricating the Semiconductor Device) </paragraph>
<paragraph id="P-0079" lvl="0"><number>&lsqb;0079&rsqb;</number> Next, the method for fabricating the semiconductor device will be explained with reference to <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> to <cross-reference target="DRAWINGS">FIG. 12C</cross-reference>. </paragraph>
<paragraph id="P-0080" lvl="0"><number>&lsqb;0080&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>3</bold></highlight>C, first, the element isolation region <highlight><bold>12</bold></highlight> for defining element regions is formed on a semiconductor substrate <highlight><bold>10</bold></highlight> of p-type silicon by high density plasma CVD. </paragraph>
<paragraph id="P-0081" lvl="0"><number>&lsqb;0081&rsqb;</number> Next, a dummy gate insulation film <highlight><bold>46</bold></highlight> of a 5 nm -thickness SiO<highlight><subscript>2 </subscript></highlight>is formed by thermal oxidation. </paragraph>
<paragraph id="P-0082" lvl="0"><number>&lsqb;0082&rsqb;</number> Then, a 200 nm-thickness polysilicon film is formed by CVD. Then, the polysilicon film is etched by photolithography to form a dummy gate electrode <highlight><bold>48</bold></highlight> of the polysilicon. </paragraph>
<paragraph id="P-0083" lvl="0"><number>&lsqb;0083&rsqb;</number> Next, a photoresist mask (not shown) exposing the region <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>for the p-channel MISFET to be formed in is formed. Then, with the photoresist mask as a mask, a p-type dopant is implanted shallow into the semiconductor substrate <highlight><bold>10</bold></highlight> by self-alignment with the dummy gate electrode <highlight><bold>48</bold></highlight>. Thus, the shallow doped-region <highlight><bold>26</bold></highlight><highlight><italic>a </italic></highlight>is formed in the semiconductor substrate <highlight><bold>10</bold></highlight> on both sides of the dummy gate electrode <highlight><bold>48</bold></highlight>. The p-type dopant can be, e.g., B (boron), BF<highlight><subscript>2 </subscript></highlight>or others. </paragraph>
<paragraph id="P-0084" lvl="0"><number>&lsqb;0084&rsqb;</number> Next, a photoresist mask (not shown) exposing the region <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>for the n-channel MISFET to be formed in is formed. Then, with the photoresist mask as a mask, an n-type dopant is implanted shallow into the semiconductor substrate <highlight><bold>10</bold></highlight> by self-alignment with the dummy gate electrode <highlight><bold>48</bold></highlight>. Thus, the shallow doped-region <highlight><bold>36</bold></highlight><highlight><italic>a </italic></highlight>is formed in the semiconductor substrate <highlight><bold>10</bold></highlight> on both sides of the dummy gate electrode <highlight><bold>48</bold></highlight>. The n-type dopant can be, e.g., P (phosphorus), As (Arsenic) or others. </paragraph>
<paragraph id="P-0085" lvl="0"><number>&lsqb;0085&rsqb;</number> Then, a 60 nm-thickness Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4 </subscript></highlight>is formed on the entire surface. Then, the Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4 </subscript></highlight>film is anisotropically etched to form the sidewall insulation film <highlight><bold>24</bold></highlight> of the Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4 </subscript></highlight>on the side wall of the dummy gate electrode <highlight><bold>48</bold></highlight>. </paragraph>
<paragraph id="P-0086" lvl="0"><number>&lsqb;0086&rsqb;</number> Then, a photoresist mask (not shown) exposing the region <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>for the p-channel MISFET to be formed in is formed. Then, with the photoresist mask as a mask, a p-type dopant is implanted deep into the semiconductor substrate <highlight><bold>10</bold></highlight> by self-alignment with the dummy gate electrode <highlight><bold>48</bold></highlight> with the sidewall insulation film <highlight><bold>24</bold></highlight> formed on. Thus, the deep doped-region <highlight><bold>26</bold></highlight><highlight><italic>b </italic></highlight>is formed in the semiconductor substrate <highlight><bold>10</bold></highlight> on both sides of the gate electrode <highlight><bold>48</bold></highlight> with the sidewall insulation film <highlight><bold>24</bold></highlight> formed on. Thus, the shallow doped-region <highlight><bold>26</bold></highlight><highlight><italic>a </italic></highlight>and the deep doped-region <highlight><bold>26</bold></highlight><highlight><italic>b </italic></highlight>form the source/drain diffused layer <highlight><bold>26</bold></highlight>. </paragraph>
<paragraph id="P-0087" lvl="0"><number>&lsqb;0087&rsqb;</number> Next, a photoresist mask (not shown) exposing the region <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>for the n-channel MISFET to be formed in is formed. With the photoresist mask as a mask, an n-type dopant is implanted deep into the semiconductor substrate <highlight><bold>10</bold></highlight> by self-alignment with the dummy electrode <highlight><bold>48</bold></highlight> with the sidewall insulation film <highlight><bold>24</bold></highlight> formed on. Thus, the deep doped-region <highlight><bold>36</bold></highlight><highlight><italic>b </italic></highlight>is formed in the semiconductor substrate <highlight><bold>10</bold></highlight> on both sides of the dummy gate electrode <highlight><bold>48</bold></highlight> with the sidewall insulation film <highlight><bold>24</bold></highlight> formed on. Thus, the shallow doped-region <highlight><bold>36</bold></highlight><highlight><italic>a </italic></highlight>and the deep doped-region <highlight><bold>36</bold></highlight><highlight><italic>b </italic></highlight>form the source/drain diffused layer <highlight><bold>36</bold></highlight>. </paragraph>
<paragraph id="P-0088" lvl="0"><number>&lsqb;0088&rsqb;</number> Then, thermal processing for activating the source/drain diffused layers <highlight><bold>26</bold></highlight>, <highlight><bold>36</bold></highlight> is performed. </paragraph>
<paragraph id="P-0089" lvl="0"><number>&lsqb;0089&rsqb;</number> Then, the inter-layer insulation film <highlight><bold>40</bold></highlight> of an about 500 nm-thickness SiO<highlight><subscript>2 </subscript></highlight>is formed on the entire surface by high density plasma CVD. Then, the inter-layer insulation film <highlight><bold>40</bold></highlight> is polished by CMP until the surface of the dummy gate electrode <highlight><bold>48</bold></highlight> is exposed. </paragraph>
<paragraph id="P-0090" lvl="0"><number>&lsqb;0090&rsqb;</number> Next, a photoresist mask <highlight><bold>50</bold></highlight> for covering the region <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>for the n-channel MISFET to be formed in is formed. Then, with the photoresist mask <highlight><bold>50</bold></highlight> as a mask, the dummy gate electrode <highlight><bold>48</bold></highlight> and the dummy gate insulation film <highlight><bold>46</bold></highlight> are etched. Thus, an opening <highlight><bold>52</bold></highlight> is formed down to the semiconductor substrate <highlight><bold>10</bold></highlight> (see <cross-reference target="DRAWINGS">FIGS. 4A and 4C</cross-reference>). </paragraph>
<paragraph id="P-0091" lvl="0"><number>&lsqb;0091&rsqb;</number> Next, a 1 nm-thickness SiO<highlight><subscript>2 </subscript></highlight>film is formed on the entire surface by CVD. Next, a 5 nm-thickness Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>film is formed on the entire surface by CVD. Thus, the insulation film <highlight><bold>16</bold></highlight> is formed of the SiO<highlight><subscript>2 </subscript></highlight>film and the Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>film. </paragraph>
<paragraph id="P-0092" lvl="0"><number>&lsqb;0092&rsqb;</number> Next, a 10 nm-thickness Pt film <highlight><bold>18</bold></highlight> is formed on the entire surface by sputtering. </paragraph>
<paragraph id="P-0093" lvl="0"><number>&lsqb;0093&rsqb;</number> Then, a 300 nm-thickness tungsten film <highlight><bold>20</bold></highlight> is formed on the entire surface by CVD (see <cross-reference target="DRAWINGS">FIGS. 5A and 5C</cross-reference>). </paragraph>
<paragraph id="P-0094" lvl="0"><number>&lsqb;0094&rsqb;</number> Then, the tungsten film <highlight><bold>20</bold></highlight>, the Pt film <highlight><bold>18</bold></highlight> and the insulation film <highlight><bold>16</bold></highlight> are polished by CMP until the surface of the inter-layer insulation film <highlight><bold>40</bold></highlight> is exposed. Thus, the insulation film <highlight><bold>16</bold></highlight> of the SiO<highlight><subscript>2 </subscript></highlight>film and the Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>film, and the gate electrode <highlight><bold>22</bold></highlight> of the Pt film and the tungsten film are buried in the opening <highlight><bold>52</bold></highlight>. </paragraph>
<paragraph id="P-0095" lvl="0"><number>&lsqb;0095&rsqb;</number> Thus, the p-channel MISFET <highlight><bold>38</bold></highlight><highlight><italic>a </italic></highlight>having the gate electrode <highlight><bold>22</bold></highlight> of the Pt film <highlight><bold>18</bold></highlight> and the tungsten film <highlight><bold>20</bold></highlight> is formed (see <cross-reference target="DRAWINGS">FIGS. 6A and 6C</cross-reference>). </paragraph>
<paragraph id="P-0096" lvl="0"><number>&lsqb;0096&rsqb;</number> Next, a photoresist mask <highlight><bold>54</bold></highlight> for covering the region <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>for the p-channel MISFET to be formed in is formed. Then, with the photoresist mask <highlight><bold>54</bold></highlight> as a mask, the dummy gate electrode <highlight><bold>48</bold></highlight> and the dummy gate insulation film <highlight><bold>46</bold></highlight> are etched. Thus, an opening <highlight><bold>56</bold></highlight> is formed down to the semiconductor substrate <highlight><bold>10</bold></highlight> (see <cross-reference target="DRAWINGS">FIGS. 7A and 7C</cross-reference>). </paragraph>
<paragraph id="P-0097" lvl="0"><number>&lsqb;0097&rsqb;</number> Next, a 1 nm-thickness SiO<highlight><subscript>2 </subscript></highlight>film is formed on the entire surface by CVD. Then, a 5 nm-thickness Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>film is formed on the entire surface by CVD. Thus, the insulation film <highlight><bold>28</bold></highlight> of the SiO<highlight><subscript>2 </subscript></highlight>film and the Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>film is formed. </paragraph>
<paragraph id="P-0098" lvl="0"><number>&lsqb;0098&rsqb;</number> Next, the TiN film <highlight><bold>30</bold></highlight> of a 10 nm-thickness is formed on the entire surface by CVD. </paragraph>
<paragraph id="P-0099" lvl="0"><number>&lsqb;0099&rsqb;</number> Next, the tungsten film <highlight><bold>32</bold></highlight> of a 300 nm-thickness is formed on the entire surface by CVD (see <cross-reference target="DRAWINGS">FIGS. 8A and 8C</cross-reference>). </paragraph>
<paragraph id="P-0100" lvl="0"><number>&lsqb;0100&rsqb;</number> Then, the tungsten film <highlight><bold>32</bold></highlight>, the TiN film <highlight><bold>30</bold></highlight> and the insulation film <highlight><bold>28</bold></highlight> are polished by CMP until the surface of the inter-layer insulation film <highlight><bold>40</bold></highlight> is exposed. Thus, the insulation film <highlight><bold>28</bold></highlight> of the SiO<highlight><subscript>2 </subscript></highlight>film and the Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>film, the gate electrode <highlight><bold>34</bold></highlight> of the TiN film <highlight><bold>30</bold></highlight> and the tungsten film <highlight><bold>32</bold></highlight> are buried in the opening <highlight><bold>56</bold></highlight>. </paragraph>
<paragraph id="P-0101" lvl="0"><number>&lsqb;0101&rsqb;</number> Thus, the n-channel MISFET <highlight><bold>38</bold></highlight><highlight><italic>b </italic></highlight>having the gate electrode <highlight><bold>34</bold></highlight> of the TiN film <highlight><bold>30</bold></highlight> and the tungsten film <highlight><bold>32</bold></highlight> is formed (see <cross-reference target="DRAWINGS">FIGS. 9A and 9C</cross-reference>). </paragraph>
<paragraph id="P-0102" lvl="0"><number>&lsqb;0102&rsqb;</number> Next, the gate electrodes <highlight><bold>22</bold></highlight>, <highlight><bold>34</bold></highlight> and the insulation films <highlight><bold>16</bold></highlight>, <highlight><bold>28</bold></highlight> are polished by CMP to thereby form the concavity <highlight><bold>42</bold></highlight> of an about 20 nm-depth from the surface of the inter-layer insulation film <highlight><bold>40</bold></highlight>. A polishing agent is, e.g., silica as grains, and hydrogen peroxide as an oxidation agent. Such polishing agent can highly selectively polish the tungsten films <highlight><bold>20</bold></highlight>, <highlight><bold>32</bold></highlight> to thereby to form the concavity <highlight><bold>42</bold></highlight> (see <cross-reference target="DRAWINGS">FIGS. 10A and 10C</cross-reference>). </paragraph>
<paragraph id="P-0103" lvl="0"><number>&lsqb;0103&rsqb;</number> Then, the TiN film <highlight><bold>58</bold></highlight> of a 100 nm-thickness is formed on the entire surface by sputtering (see <cross-reference target="DRAWINGS">FIGS. 11A</cross-reference> to <highlight><bold>11</bold></highlight>C). </paragraph>
<paragraph id="P-0104" lvl="0"><number>&lsqb;0104&rsqb;</number> Next, the TiN film <highlight><bold>58</bold></highlight> is polished by CMP until the inter-layer insulation film <highlight><bold>40</bold></highlight> is exposed. A polishing agent is, e.g., one containing alumina as a main component. A rotation number of the platen is, e.g., 50 rpm, and a rotation number of the head is, e.g., 50 rpm. A pressing pressure to the side of the main is, e.g., 4.0 psi (pounds per square inch), and a pressing force to the side of the back is, e.g., 3.5 psi. </paragraph>
<paragraph id="P-0105" lvl="0"><number>&lsqb;0105&rsqb;</number> Thus, the interconnection electrode <highlight><bold>44</bold></highlight> of the TiN film <highlight><bold>58</bold></highlight> is buried in the concavity <highlight><bold>42</bold></highlight>. </paragraph>
<paragraph id="P-0106" lvl="0"><number>&lsqb;0106&rsqb;</number> The semiconductor device according to the present embodiment is thus fabricated. </paragraph>
<paragraph id="P-0107" lvl="0"><number>&lsqb;0107&rsqb;</number> The semiconductor device according to the present embodiment is characterized mainly in that the interconnection electrode <highlight><bold>44</bold></highlight> is buried in the concavity <highlight><bold>42</bold></highlight> formed in the gate electrodes <highlight><bold>22</bold></highlight>, <highlight><bold>34</bold></highlight> and the gate insulation film <highlight><bold>28</bold></highlight>. In the semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference>, in order to interconnect the gate electrode and the gate electrode with each other, the contact regions must be provided respectively in the gate electrodes, which is a factor for hindering the integration. In the semiconductor device according to the present embodiment, the interconnection electrode <highlight><bold>44</bold></highlight> is buried in the concavity <highlight><bold>42</bold></highlight> formed in the gate electrodes <highlight><bold>22</bold></highlight>, <highlight><bold>34</bold></highlight> and the insulation film <highlight><bold>28</bold></highlight>, electrically interconnecting the gate electrode <highlight><bold>22</bold></highlight> and the gate electrodes <highlight><bold>34</bold></highlight> with each other, which is beneficial to the integration of the semiconductor device. </paragraph>
<paragraph id="P-0108" lvl="0"><number>&lsqb;0108&rsqb;</number> In the semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 27</cross-reference>, the alignment error taking place in forming the interconnection electrode causes defective interconnection, which often lowers fabrication yields of the semiconductor device. In the present embodiment, however, the interconnection electrode <highlight><bold>44</bold></highlight> is may be buried in the concavity <highlight><bold>42</bold></highlight> formed in the gate electrodes <highlight><bold>22</bold></highlight>, <highlight><bold>34</bold></highlight> and the insulation film <highlight><bold>28</bold></highlight>, which makes the alignment for forming the interconnection electrode <highlight><bold>44</bold></highlight> unnecessary. Thus, according to the present embodiment, the semiconductor device can be micronized at high yields. </paragraph>
<paragraph id="P-0109" lvl="0"><number>&lsqb;0109&rsqb;</number> Furthermore, according to the present embodiment, the interconnection electrode <highlight><bold>44</bold></highlight> is buried in the concavity <highlight><bold>42</bold></highlight> formed in the gate electrodes <highlight><bold>22</bold></highlight>, <highlight><bold>34</bold></highlight> and the insulation film <highlight><bold>28</bold></highlight>, and accordingly, the interconnection electrode is never projected beyond the interconnection insulation film, as is in the semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 28</cross-reference>. Thus, according to the present embodiment, the formation of concavities and convexities with respect to the surface of the inter-layer insulation film can be precluded. This leads to the fabrication of the semiconductor device of the multi-layer structure having high reliability at high yields. </paragraph>
<paragraph id="P-0110" lvl="0"><number>&lsqb;0110&rsqb;</number> (Modification) </paragraph>
<paragraph id="P-0111" lvl="0"><number>&lsqb;0111&rsqb;</number> Next, a modification of the semiconductor device according to the present embodiment and the method for fabricating the semiconductor device will be explained with reference to <cross-reference target="DRAWINGS">FIGS. 13A</cross-reference> to <cross-reference target="DRAWINGS">FIG. 14C</cross-reference>. <cross-reference target="DRAWINGS">FIGS. 13A</cross-reference> to <cross-reference target="DRAWINGS">FIG. 13C</cross-reference> are sectional views of the semiconductor device according to the present embodiment. <cross-reference target="DRAWINGS">FIGS. 14A</cross-reference> to <highlight><bold>14</bold></highlight>C are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the same, which show the method. </paragraph>
<paragraph id="P-0112" lvl="0"><number>&lsqb;0112&rsqb;</number> First, the semiconductor device according to the present modification will be explained. </paragraph>
<paragraph id="P-0113" lvl="0"><number>&lsqb;0113&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 13A</cross-reference> to <highlight><bold>13</bold></highlight>C, the semiconductor device according to the present modification is characterized mainly in that a dummy gate electrode <highlight><bold>48</bold></highlight> is left between the gate electrode <highlight><bold>22</bold></highlight> and the gate electrode </paragraph>
<paragraph id="P-0114" lvl="0"><number>&lsqb;0114&rsqb;</number> Even in the case that the dummy gate electrode <highlight><bold>48</bold></highlight> is thus left between the gate electrodes <highlight><bold>22</bold></highlight> and the gate electrode <highlight><bold>34</bold></highlight>, a concavity <highlight><bold>42</bold></highlight> is formed on the top parts of the gate electrodes <highlight><bold>22</bold></highlight>, <highlight><bold>34</bold></highlight>, the insulation films <highlight><bold>16</bold></highlight>, <highlight><bold>28</bold></highlight> and the dummy gate electrode <highlight><bold>48</bold></highlight>, and the interconnection electrode <highlight><bold>44</bold></highlight> is buried in the concavity <highlight><bold>42</bold></highlight>. The same semiconductor device as the semiconductor device according to the first embodiment shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> can be provided. </paragraph>
<paragraph id="P-0115" lvl="0"><number>&lsqb;0115&rsqb;</number> Next, the method for fabricating the semiconductor device according to the present modification will be explained with reference to <cross-reference target="DRAWINGS">FIGS. 14A</cross-reference> to <highlight><bold>14</bold></highlight>C. <cross-reference target="DRAWINGS">FIGS. 14A</cross-reference> to <highlight><bold>14</bold></highlight>C are the sectional views along the line C-C&prime; in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. </paragraph>
<paragraph id="P-0116" lvl="0"><number>&lsqb;0116&rsqb;</number> The method for fabricating the semiconductor device according to the present modification is the same up to the step of forming the gate electrode <highlight><bold>22</bold></highlight> including the step as in the method for fabricating the semiconductor device according to the first embodiment shown in <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>6</bold></highlight>C, and the explanation of the method up to the step is not repeated. </paragraph>
<paragraph id="P-0117" lvl="0"><number>&lsqb;0117&rsqb;</number> Next, a photoresist mask <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>for covering a region <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>for a p-channel MISFET to be formed in is formed. With the photoresist mask <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>as a mask, the dummy gate electrode <highlight><bold>48</bold></highlight> and the dummy gate insulation film <highlight><bold>46</bold></highlight> are etched. As shown in <cross-reference target="DRAWINGS">FIG. 14</cross-reference>A, because of the photoresist mask <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>formed not only on the gate electrode <highlight><bold>22</bold></highlight> and but also on a part of the upper surfaces of the dummy gate electrode <highlight><bold>48</bold></highlight>, the part of the dummy gate electrode <highlight><bold>48</bold></highlight> is left when the dummy gate electrode <highlight><bold>58</bold></highlight> is etched. </paragraph>
<paragraph id="P-0118" lvl="0"><number>&lsqb;0118&rsqb;</number> The following steps up to the step of forming the gate electrode <highlight><bold>34</bold></highlight> including the step are the same as in the method for fabricating the semiconductor device according to the first embodiment shown in <cross-reference target="DRAWINGS">FIGS. 8A</cross-reference> to <highlight><bold>9</bold></highlight>C, and their explanation is not repeated. </paragraph>
<paragraph id="P-0119" lvl="0"><number>&lsqb;0119&rsqb;</number> Next, in the same was as in the method for fabricating the semiconductor device according to the first embodiment shown in <cross-reference target="DRAWINGS">FIGS. 10A</cross-reference> to <highlight><bold>10</bold></highlight>C, the top parts of the gate electrodes <highlight><bold>22</bold></highlight>, <highlight><bold>34</bold></highlight>, the insulation films <highlight><bold>16</bold></highlight>, <highlight><bold>28</bold></highlight> and the dummy gate electrode <highlight><bold>48</bold></highlight> are polished to form the concavity <highlight><bold>42</bold></highlight> (see <cross-reference target="DRAWINGS">FIG. 14B</cross-reference>). </paragraph>
<paragraph id="P-0120" lvl="0"><number>&lsqb;0120&rsqb;</number> The following step of forming a TiN film <highlight><bold>58</bold></highlight> is the same as in the method for fabricating the semiconductor device according to the first embodiment shown in <cross-reference target="DRAWINGS">FIGS. 11A</cross-reference> to <highlight><bold>11</bold></highlight>C, and its explanation is not repeated. </paragraph>
<paragraph id="P-0121" lvl="0"><number>&lsqb;0121&rsqb;</number> Next, in the same way as in the method for fabricating the semiconductor device according to the first embodiment shown in <cross-reference target="DRAWINGS">FIGS. 12A</cross-reference> to <highlight><bold>12</bold></highlight>C, the interconnection electrode <highlight><bold>44</bold></highlight> of the TiN film <highlight><bold>58</bold></highlight> is buried in the concavity <highlight><bold>42</bold></highlight>. Thus, the semiconductor device according to the present modification is fabricated (see <cross-reference target="DRAWINGS">FIG. 14C</cross-reference>). </paragraph>
<paragraph id="P-0122" lvl="0"><number>&lsqb;0122&rsqb;</number> As described above, according to the present modification, even in a case that the dummy gate electrode <highlight><bold>48</bold></highlight> is left between the gate electrode <highlight><bold>22</bold></highlight> and the gate electrode <highlight><bold>34</bold></highlight>, the same semiconductor device as that according to the first embodiment can be provided. </paragraph>
<paragraph id="P-0123" lvl="0"><number>&lsqb;0123&rsqb;</number> (A Second Embodiment) </paragraph>
<paragraph id="P-0124" lvl="0"><number>&lsqb;0124&rsqb;</number> The semiconductor device according to a second embodiment of the present invention and the method for fabricating the semiconductor device will be explained with reference to <cross-reference target="DRAWINGS">FIG. 15</cross-reference>. <cross-reference target="DRAWINGS">FIGS. 15A</cross-reference> to <highlight><bold>15</bold></highlight>C are sectional views of the semiconductor device according to the present embodiment, which explain the semiconductor device. <cross-reference target="DRAWINGS">FIGS. 16A</cross-reference> to <highlight><bold>20</bold></highlight>C are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the semiconductor device, which explain the method. The same members of the present embodiment as those of the semiconductor device according to the first embodiment and the method for fabricating the semiconductor device shown in <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>14</bold></highlight>C are represented by the same reference numbers not to repeat or to simplify their explanation. </paragraph>
<paragraph id="P-0125" lvl="0"><number>&lsqb;0125&rsqb;</number> (The Semiconductor Device) </paragraph>
<paragraph id="P-0126" lvl="0"><number>&lsqb;0126&rsqb;</number> The semiconductor device according to the present embodiment includes insulation films <highlight><bold>16</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>a </italic></highlight>formed of a material different from that of the insulation films <highlight><bold>16</bold></highlight>, <highlight><bold>28</bold></highlight> of the semiconductor device according to the first embodiment. Specifically, the insulation films <highlight><bold>16</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>a </italic></highlight>are formed of Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4</subscript></highlight>. </paragraph>
<paragraph id="P-0127" lvl="0"><number>&lsqb;0127&rsqb;</number> The top parts of the insulation films <highlight><bold>16</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>a </italic></highlight>are etched by an about 20 nm-depth with respect to the surface of the inter-layer insulation film <highlight><bold>40</bold></highlight>, forming a concavity <highlight><bold>42</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0128" lvl="0"><number>&lsqb;0128&rsqb;</number> An interconnection electrode <highlight><bold>44</bold></highlight><highlight><italic>a </italic></highlight>of TiN is buried in the concavity <highlight><bold>42</bold></highlight><highlight><italic>a. </italic></highlight></paragraph>
<paragraph id="P-0129" lvl="0"><number>&lsqb;0129&rsqb;</number> The semiconductor device according to the present embodiment has such structure. </paragraph>
<paragraph id="P-0130" lvl="0"><number>&lsqb;0130&rsqb;</number> (Method for Fabricating the Semiconductor Device) </paragraph>
<paragraph id="P-0131" lvl="0"><number>&lsqb;0131&rsqb;</number> Next, the method for fabricating the semiconductor device according to the present embodiment will be explained with reference to <cross-reference target="DRAWINGS">FIGS. 16A</cross-reference> to <highlight><bold>16</bold></highlight>C. </paragraph>
<paragraph id="P-0132" lvl="0"><number>&lsqb;0132&rsqb;</number> First, the steps up to the step of etching a dummy gate electrode <highlight><bold>48</bold></highlight> in a region <highlight><bold>14</bold></highlight><highlight><italic>a </italic></highlight>for a p-channel MISFET including the step are the same as those of the method for fabricating the semiconductor device according to the first embodiment shown in <cross-reference target="DRAWINGS">FIGS. 3A</cross-reference> to <highlight><bold>4</bold></highlight>C, and their explanation is not repeated. </paragraph>
<paragraph id="P-0133" lvl="0"><number>&lsqb;0133&rsqb;</number> Then, the insulation film <highlight><bold>16</bold></highlight><highlight><italic>a </italic></highlight>of a 5 nm-thickness Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4 </subscript></highlight>is formed on the entire surface by CVD (see <cross-reference target="DRAWINGS">FIGS. 16A</cross-reference> to <highlight><bold>16</bold></highlight>C). </paragraph>
<paragraph id="P-0134" lvl="0"><number>&lsqb;0134&rsqb;</number> The following steps up to the step of etching the dummy gate electrode <highlight><bold>48</bold></highlight> in a region <highlight><bold>14</bold></highlight><highlight><italic>b </italic></highlight>for an n-channel MISFET to be formed in are the same as those of the method for fabricating the semiconductor device according to the first embodiment shown in <cross-reference target="DRAWINGS">FIGS. 6A</cross-reference> to <highlight><bold>7</bold></highlight>C, and their explanation is not repeated. </paragraph>
<paragraph id="P-0135" lvl="0"><number>&lsqb;0135&rsqb;</number> Next, the insulation film <highlight><bold>28</bold></highlight><highlight><italic>a </italic></highlight>of a 5 nm-thickness Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4 </subscript></highlight>is formed on the entire surface by CVD (see <cross-reference target="DRAWINGS">FIGS. 17A</cross-reference> to <highlight><bold>17</bold></highlight>C). </paragraph>
<paragraph id="P-0136" lvl="0"><number>&lsqb;0136&rsqb;</number> The following steps of forming the gate electrode <highlight><bold>34</bold></highlight> are the same as those of the method for fabricating the semiconductor device according to the first embodiment shown in <cross-reference target="DRAWINGS">FIGS. 9A</cross-reference> to <highlight><bold>9</bold></highlight>C, and their explanation is not repeated. </paragraph>
<paragraph id="P-0137" lvl="0"><number>&lsqb;0137&rsqb;</number> Then, the insulation films <highlight><bold>16</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>a </italic></highlight>are etched by an about 20 nm-depth with respect to the surface of the inter-layer insulation film <highlight><bold>40</bold></highlight> by dry etching. Thus the concavity of an about 20 nm-depth is formed (see <cross-reference target="DRAWINGS">FIGS. 18A</cross-reference> to <highlight><bold>18</bold></highlight>C). </paragraph>
<paragraph id="P-0138" lvl="0"><number>&lsqb;0138&rsqb;</number> Then, a 100 nm-thickness TiN film <highlight><bold>58</bold></highlight> is formed on the entire surface by CVD (see <cross-reference target="DRAWINGS">FIGS. 19A</cross-reference> to <highlight><bold>19</bold></highlight>B). </paragraph>
<paragraph id="P-0139" lvl="0"><number>&lsqb;0139&rsqb;</number> Next, the TiN film <highlight><bold>58</bold></highlight> is polished by CMP until the surface of the inter-layer insulation film is exposed. Thus, the interconnection electrode <highlight><bold>44</bold></highlight><highlight><italic>a </italic></highlight>of the TiN film <highlight><bold>58</bold></highlight> is buried in the concavity <highlight><bold>42</bold></highlight> (see <cross-reference target="DRAWINGS">FIGS. 20A</cross-reference> to <highlight><bold>20</bold></highlight>C). </paragraph>
<paragraph id="P-0140" lvl="0"><number>&lsqb;0140&rsqb;</number> The semiconductor device according to the present embodiment is thus fabricated. </paragraph>
<paragraph id="P-0141" lvl="0"><number>&lsqb;0141&rsqb;</number> As described above, according to the present embodiment, the top parts of the insulation films <highlight><bold>16</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>28</bold></highlight><highlight><italic>a </italic></highlight>are etched to thereby form the concavity <highlight><bold>42</bold></highlight><highlight><italic>a</italic></highlight>, and the interconnection electrode <highlight><bold>44</bold></highlight><highlight><italic>a </italic></highlight>is buried in the concavity <highlight><bold>42</bold></highlight><highlight><italic>a</italic></highlight>. Even in such structure, the interconnection electrode <highlight><bold>44</bold></highlight><highlight><italic>a </italic></highlight>buried in the concavity <highlight><bold>42</bold></highlight><highlight><italic>a </italic></highlight>electrically interconnects the gate electrode <highlight><bold>22</bold></highlight> and the gate electrode <highlight><bold>34</bold></highlight> with each other, whereby the present embodiment can provide the same semiconductor device as the first embodiment. </paragraph>
<paragraph id="P-0142" lvl="0"><number>&lsqb;0142&rsqb;</number> (Modified Embodiments) </paragraph>
<paragraph id="P-0143" lvl="0"><number>&lsqb;0143&rsqb;</number> The present invention is not limited to the above-described embodiments and can cover other various modifications. </paragraph>
<paragraph id="P-0144" lvl="0"><number>&lsqb;0144&rsqb;</number> For example, in the above-described embodiments, the gate electrodes have the layer structure. However, the gate electrodes do not essentially have the layer structure and may have a single layer structure. <cross-reference target="DRAWINGS">FIG. 21</cross-reference> is a sectional view of the semiconductor device according to the first embodiment shown in <cross-reference target="DRAWINGS">FIGS. 1A</cross-reference> to <highlight><bold>1</bold></highlight>C, which includes the gate electrodes of the single layer structure. The gate electrode <highlight><bold>22</bold></highlight><highlight><italic>a </italic></highlight>of the p-channel MISFET <highlight><bold>38</bold></highlight><highlight><italic>a </italic></highlight>is formed of a Pt film <highlight><bold>18</bold></highlight> alone, and the gate electrode <highlight><bold>34</bold></highlight><highlight><italic>a </italic></highlight>of the n-channel MISFET <highlight><bold>38</bold></highlight><highlight><italic>b </italic></highlight>is formed of a TiN film <highlight><bold>30</bold></highlight> alone. <cross-reference target="DRAWINGS">FIG. 22</cross-reference> is a sectional view of the semiconductor device according to the modification of the first embodiment shown in <cross-reference target="DRAWINGS">FIGS. 13A</cross-reference> to <highlight><bold>13</bold></highlight>C, which includes the gate electrodes have the single layer structure. <cross-reference target="DRAWINGS">FIG. 23</cross-reference> is a sectional view of the semiconductor device according to the second embodiment shown in <cross-reference target="DRAWINGS">FIGS. 15A</cross-reference> to <highlight><bold>15</bold></highlight>C, which includes the gate electrodes of the single layer structure. </paragraph>
<paragraph id="P-0145" lvl="0"><number>&lsqb;0145&rsqb;</number> In the above-described embodiments, the insulation films <highlight><bold>16</bold></highlight>, <highlight><bold>28</bold></highlight> are formed of Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>film but may not be formed essentially of Ta<highlight><subscript>2</subscript></highlight>O<highlight><subscript>5 </subscript></highlight>film. The insulation films <highlight><bold>16</bold></highlight>, <highlight><bold>28</bold></highlight> may be formed of, e.g., Si<highlight><subscript>3</subscript></highlight>N<highlight><subscript>4 </subscript></highlight>film, Al<highlight><subscript>2</subscript></highlight>O<highlight><subscript>3 </subscript></highlight>film, ZrO<highlight><subscript>2 </subscript></highlight>film, ZrSiO<highlight><subscript>2 </subscript></highlight>film, HfO<highlight><subscript>2 </subscript></highlight>film, HfSiO<highlight><subscript>2 </subscript></highlight>film or others. </paragraph>
<paragraph id="P-0146" lvl="0"><number>&lsqb;0146&rsqb;</number> In the above-described embodiments, the gate electrodes <highlight><bold>22</bold></highlight>, <highlight><bold>34</bold></highlight> are formed of tungsten film <highlight><bold>20</bold></highlight>, <highlight><bold>32</bold></highlight> but are not formed essentially of tungsten film. The gate electrodes <highlight><bold>22</bold></highlight>, <highlight><bold>34</bold></highlight> may be formed of, e.g., Al film or others. </paragraph>
<paragraph id="P-0147" lvl="0"><number>&lsqb;0147&rsqb;</number> In the above-described embodiments, the gate electrode <highlight><bold>22</bold></highlight> of the p-channel MISFET <highlight><bold>38</bold></highlight><highlight><italic>a </italic></highlight>is formed of Pt of an about 5.3 eV work function but may not be essentially formed of Pt. The gate electrode <highlight><bold>22</bold></highlight> may be formed of any material as long as the material has a work function suitable for the material of the gate electrode of the p-channel MISFET <highlight><bold>38</bold></highlight><highlight><italic>a</italic></highlight>. For example, Re (Rhenium) of an about 5.0 eV work function, Ir (Iridium) of an about 4.8 eV work function, Pd (Palladium) of an about 4.8 eV work function, Rh (Rhodium) of an about 4.8 eV work function or others may be used. </paragraph>
<paragraph id="P-0148" lvl="0"><number>&lsqb;0148&rsqb;</number> In the above-described embodiments, the gate electrode <highlight><bold>34</bold></highlight> of the n-channel MISFET <highlight><bold>38</bold></highlight><highlight><italic>b </italic></highlight>is formed of TiN of an about 3.7 eV work function but is not formed essentially of TiN. The gate electrode <highlight><bold>34</bold></highlight> of the n-channel MISFET <highlight><bold>38</bold></highlight><highlight><italic>b </italic></highlight>can be formed of any material as long as the material has a work function suitable for the material of the gate electrode <highlight><bold>34</bold></highlight>. For example, Al of an about 4.2 eV work function, NbN (Nb: Niobium) of a 3.9 eV work function, In (Indium) of a 4.2 eV work function or others may be used. </paragraph>
<paragraph id="P-0149" lvl="0"><number>&lsqb;0149&rsqb;</number> In the above-described embodiments, the interconnection electrode is formed of TiN but is not formed essentially of TiN. The interconnection electrode may be formed suitably of a multi-layer film of, e.g., Ti and TiN. </paragraph>
<paragraph id="P-0150" lvl="0"><number>&lsqb;0150&rsqb;</number> In the above-described embodiments, silicon substrates are used, but silicon substrates are not essential. Any semiconductor substrate may be used. </paragraph>
<paragraph id="P-0151" lvl="0"><number>&lsqb;0151&rsqb;</number> In the above-described embodiments, the gate electrodes are formed of metal-based materials but may be formed of any material other than metal-based materials. </paragraph>
</section>
<section>
<heading lvl="1">INDUSTRIAL APPLICABILITY </heading>
<paragraph id="P-0152" lvl="0"><number>&lsqb;0152&rsqb;</number> The present invention is applicable to semiconductor devices and method for fabricating the semiconductor devices, and are useful specifically for semiconductor devices having the gate electrodes formed of a metal-based material and method for fabricating the semiconductor devices. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor device comprising: 
<claim-text>a first transistor having a first gate electrode; </claim-text>
<claim-text>a second transistor having a second gate electrode which is different from the first gate electrode; </claim-text>
<claim-text>an insulation film formed between the first gate electrode and the second gate electrode; and </claim-text>
<claim-text>an interconnection electrode buried in a concavity formed in the first gate electrode, the second gate electrode and the insulation film and electrically interconnecting the first gate electrode and the second gate electrode. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. A semiconductor device comprising: 
<claim-text>a first transistor having a first gate electrode; </claim-text>
<claim-text>a second transistor having a second gate electrode which is different from the first gate electrode; </claim-text>
<claim-text>an insulation film formed between the first gate electrode and the second gate electrode; and </claim-text>
<claim-text>an interconnection electrode buried in a concavity formed in the insulation film and electrically interconnecting the first gate electrode and the second gate electrode. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. A semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein 
<claim-text>the insulation film functions also as the gate insulation film of the first transistor or the second transistor. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. A semiconductor device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein 
<claim-text>the insulation film functions also as the gate insulation film of the first transistor or the second transistor. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. A semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein 
<claim-text>the first gate electrode and/or the second gate electrode includes a film of a metal or a compound of the metal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. A semiconductor device according to <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference>, wherein 
<claim-text>the first gate electrode and/or the second gate electrode includes a film of a metal or a compound of the metal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A semiconductor device according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein 
<claim-text>the first gate electrode and/or the second gate electrode includes a film of a metal or a compound of the metal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. A semiconductor device according to <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein 
<claim-text>the first gate electrode and/or the second gate electrode includes a film of a metal or a compound of the metal. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. A method for fabricating a semiconductor device comprising the steps of: 
<claim-text>forming a dummy gate electrode in a first region and a second region on a semiconductor substrate; </claim-text>
<claim-text>forming a first insulation film for covering the side wall of the dummy gate electrode on the semiconductor substrate; </claim-text>
<claim-text>etching the dummy gate electrode in the first region to form in the first region a first opening down to the semiconductor substrate; </claim-text>
<claim-text>forming a second insulation film in the first opening; </claim-text>
<claim-text>forming a first gate electrode in the first opening with the second insulation film formed on; </claim-text>
<claim-text>etching the dummy gate electrode in the second region to form in the second region a second opening down to the semiconductor substrate; </claim-text>
<claim-text>forming a third insulation film in the second opening: </claim-text>
<claim-text>forming a second gate electrode which is different from the first gate electrode in the second opening with the third insulation film formed on; </claim-text>
<claim-text>removing top parts of the first gate electrode, the third insulation film and the second gate electrodes to form a concavity; and </claim-text>
<claim-text>burying in the concavity an interconnection electrode electrically interconnecting the first gate electrode and the second gate electrode. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. A method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein 
<claim-text>in the step of forming the concavity, the top parts of the first gate electrode, the third insulation film and the second gate electrode are removed by polishing. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. A method for fabricating a semiconductor device comprising the steps of: 
<claim-text>forming a dummy gate electrode in a first region and a second region on a semiconductor substrate; </claim-text>
<claim-text>forming a first insulation film for covering the side wall of the dummy gate electrode on the semiconductor substrate; </claim-text>
<claim-text>etching the dummy gate electrode in the first region to form in the first region a first opening down to the semiconductor substrate; </claim-text>
<claim-text>forming a second insulation film in the first opening; </claim-text>
<claim-text>forming a first gate electrode in the first opening with the second insulation film formed on; </claim-text>
<claim-text>etching the dummy gate electrode in the second region to form in the second region a second opening down to the semiconductor substrate; </claim-text>
<claim-text>forming a third insulation film in the second opening: </claim-text>
<claim-text>forming a second gate electrode which is different from the first gate electrode in the second opening with the third insulation film formed on; </claim-text>
<claim-text>etching a top part of the third insulation film between the first gate electrode and the second gate electrode to form a concavity; and </claim-text>
<claim-text>burying in the concavity an interconnection electrode for electrically interconnecting the first gate electrode and the second gate electrode. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. A method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein 
<claim-text>in the step of forming the first gate electrode or forming the second gate electrode, the first gate electrode or the second gate electrode including a film of a metal or a compound of the metal is formed. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. A method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference>, wherein 
<claim-text>in the step of forming the first gate electrode or forming the second gate electrode, the first gate electrode or the second gate electrode including a film of a metal or a compound of the metal is formed. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. A method for fabricating a semiconductor device according to <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference>, wherein 
<claim-text>in the step of forming the first gate electrode or forming the second gate electrode, the first gate electrode or the second gate electrode including a film of a metal or a compound of the metal is formed.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>27</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030003666A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030003666A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030003666A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030003666A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030003666A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030003666A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030003666A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030003666A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030003666A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030003666A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030003666A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00011">
<image id="EMI-D00011" file="US20030003666A1-20030102-D00011.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00012">
<image id="EMI-D00012" file="US20030003666A1-20030102-D00012.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00013">
<image id="EMI-D00013" file="US20030003666A1-20030102-D00013.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00014">
<image id="EMI-D00014" file="US20030003666A1-20030102-D00014.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00015">
<image id="EMI-D00015" file="US20030003666A1-20030102-D00015.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00016">
<image id="EMI-D00016" file="US20030003666A1-20030102-D00016.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00017">
<image id="EMI-D00017" file="US20030003666A1-20030102-D00017.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00018">
<image id="EMI-D00018" file="US20030003666A1-20030102-D00018.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00019">
<image id="EMI-D00019" file="US20030003666A1-20030102-D00019.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00020">
<image id="EMI-D00020" file="US20030003666A1-20030102-D00020.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00021">
<image id="EMI-D00021" file="US20030003666A1-20030102-D00021.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00022">
<image id="EMI-D00022" file="US20030003666A1-20030102-D00022.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00023">
<image id="EMI-D00023" file="US20030003666A1-20030102-D00023.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00024">
<image id="EMI-D00024" file="US20030003666A1-20030102-D00024.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00025">
<image id="EMI-D00025" file="US20030003666A1-20030102-D00025.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00026">
<image id="EMI-D00026" file="US20030003666A1-20030102-D00026.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00027">
<image id="EMI-D00027" file="US20030003666A1-20030102-D00027.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00028">
<image id="EMI-D00028" file="US20030003666A1-20030102-D00028.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
