Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec 15 23:27:55 2025
| Host         : EMBKSM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.930        0.000                      0                10646        0.018        0.000                      0                10646        8.750        0.000                       0                  4281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.930        0.000                      0                10550        0.018        0.000                      0                10550        8.750        0.000                       0                  4281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.592        0.000                      0                   96        0.587        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.832ns  (logic 6.590ns (55.697%)  route 5.242ns (44.303%))
  Logic Levels:           16  (CARRY4=11 LUT1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.649     2.943    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/Q
                         net (fo=7, routed)           1.008     4.370    design_1_i/my_image_ip_0/inst/sobel_inst/p31[2]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     4.696 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1/O
                         net (fo=2, routed)           0.690     5.385    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.712    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.113 r  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.122    design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.456 f  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.543     7.000    design_1_i/my_image_ip_0/inst/sobel_inst/C[5]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.303     7.303 r  design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1/O[1]
                         net (fo=24, routed)          0.561     8.730    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1_n_6
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.434 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 f  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__2/O[1]
                         net (fo=3, routed)           0.968    10.736    design_1_i/my_image_ip_0/inst/sobel_inst/val[13]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.303    11.039 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.039    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.571 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.571    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_9_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.799    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_i_9_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.112 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5_i_9/O[3]
                         net (fo=2, routed)           0.834    12.946    design_1_i/my_image_ip_0/inst/sobel_inst/abs0[28]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.334    13.280 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__6_i_3/O
                         net (fo=1, routed)           0.629    13.909    design_1_i/my_image_ip_0/inst/sobel_inst/abs_return0_in[28]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.866    14.775 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__6/O[3]
                         net (fo=1, routed)           0.000    14.775    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__6_n_4
    SLICE_X32Y34         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.489    22.668    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X32Y34         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[31]/C
                         clock pessimism              0.230    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.109    22.705    design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[31]
  -------------------------------------------------------------------
                         required time                         22.705    
                         arrival time                         -14.775    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             7.993ns  (required time - arrival time)
  Source:                 design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.769ns  (logic 6.527ns (55.460%)  route 5.242ns (44.540%))
  Logic Levels:           16  (CARRY4=11 LUT1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.649     2.943    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/Q
                         net (fo=7, routed)           1.008     4.370    design_1_i/my_image_ip_0/inst/sobel_inst/p31[2]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     4.696 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1/O
                         net (fo=2, routed)           0.690     5.385    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.712    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.113 r  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.122    design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.456 f  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.543     7.000    design_1_i/my_image_ip_0/inst/sobel_inst/C[5]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.303     7.303 r  design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1/O[1]
                         net (fo=24, routed)          0.561     8.730    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1_n_6
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.434 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 f  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__2/O[1]
                         net (fo=3, routed)           0.968    10.736    design_1_i/my_image_ip_0/inst/sobel_inst/val[13]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.303    11.039 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.039    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.571 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.571    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.685    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_9_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.799    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_i_9_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.112 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5_i_9/O[3]
                         net (fo=2, routed)           0.834    12.946    design_1_i/my_image_ip_0/inst/sobel_inst/abs0[28]
    SLICE_X34Y32         LUT3 (Prop_lut3_I0_O)        0.334    13.280 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__6_i_3/O
                         net (fo=1, routed)           0.629    13.909    design_1_i/my_image_ip_0/inst/sobel_inst/abs_return0_in[28]
    SLICE_X32Y34         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.803    14.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__6/O[2]
                         net (fo=1, routed)           0.000    14.712    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__6_n_5
    SLICE_X32Y34         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.489    22.668    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X32Y34         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[30]/C
                         clock pessimism              0.230    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.109    22.705    design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[30]
  -------------------------------------------------------------------
                         required time                         22.705    
                         arrival time                         -14.712    
  -------------------------------------------------------------------
                         slack                                  7.993    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.711ns  (logic 6.336ns (54.103%)  route 5.375ns (45.897%))
  Logic Levels:           16  (CARRY4=11 LUT1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.649     2.943    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/Q
                         net (fo=7, routed)           1.008     4.370    design_1_i/my_image_ip_0/inst/sobel_inst/p31[2]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     4.696 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1/O
                         net (fo=2, routed)           0.690     5.385    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.712    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.113 r  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.122    design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.456 f  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.543     7.000    design_1_i/my_image_ip_0/inst/sobel_inst/C[5]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.303     7.303 r  design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1/O[1]
                         net (fo=24, routed)          0.561     8.730    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1_n_6
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.434 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 f  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__2/O[1]
                         net (fo=3, routed)           0.968    10.736    design_1_i/my_image_ip_0/inst/sobel_inst/val[13]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.303    11.039 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.039    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.645 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.977    12.622    design_1_i/my_image_ip_0/inst/sobel_inst/abs0[16]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.306    12.928 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_4/O
                         net (fo=1, routed)           0.619    13.547    design_1_i/my_image_ip_0/inst/sobel_inst/abs_return0_in[16]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.097 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.097    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.214 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.214    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.331 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.331    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.654 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__6/O[1]
                         net (fo=1, routed)           0.000    14.654    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__6_n_6
    SLICE_X32Y34         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.489    22.668    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X32Y34         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[29]/C
                         clock pessimism              0.230    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.109    22.705    design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[29]
  -------------------------------------------------------------------
                         required time                         22.705    
                         arrival time                         -14.654    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.155ns  (required time - arrival time)
  Source:                 design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.607ns  (logic 6.232ns (53.691%)  route 5.375ns (46.309%))
  Logic Levels:           16  (CARRY4=11 LUT1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 22.668 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.649     2.943    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/Q
                         net (fo=7, routed)           1.008     4.370    design_1_i/my_image_ip_0/inst/sobel_inst/p31[2]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     4.696 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1/O
                         net (fo=2, routed)           0.690     5.385    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.712    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.113 r  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.122    design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.456 f  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.543     7.000    design_1_i/my_image_ip_0/inst/sobel_inst/C[5]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.303     7.303 r  design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1/O[1]
                         net (fo=24, routed)          0.561     8.730    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1_n_6
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.434 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 f  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__2/O[1]
                         net (fo=3, routed)           0.968    10.736    design_1_i/my_image_ip_0/inst/sobel_inst/val[13]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.303    11.039 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.039    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.645 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.977    12.622    design_1_i/my_image_ip_0/inst/sobel_inst/abs0[16]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.306    12.928 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_4/O
                         net (fo=1, routed)           0.619    13.547    design_1_i/my_image_ip_0/inst/sobel_inst/abs_return0_in[16]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.097 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.097    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.214 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.214    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.331 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.331    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.550 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__6/O[0]
                         net (fo=1, routed)           0.000    14.550    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__6_n_7
    SLICE_X32Y34         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.489    22.668    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X32Y34         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[28]/C
                         clock pessimism              0.230    22.898    
                         clock uncertainty           -0.302    22.596    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.109    22.705    design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[28]
  -------------------------------------------------------------------
                         required time                         22.705    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  8.155    

Slack (MET) :             8.167ns  (required time - arrival time)
  Source:                 design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.594ns  (logic 6.219ns (53.640%)  route 5.375ns (46.360%))
  Logic Levels:           15  (CARRY4=10 LUT1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.649     2.943    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/Q
                         net (fo=7, routed)           1.008     4.370    design_1_i/my_image_ip_0/inst/sobel_inst/p31[2]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     4.696 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1/O
                         net (fo=2, routed)           0.690     5.385    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.712    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.113 r  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.122    design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.456 f  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.543     7.000    design_1_i/my_image_ip_0/inst/sobel_inst/C[5]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.303     7.303 r  design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1/O[1]
                         net (fo=24, routed)          0.561     8.730    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1_n_6
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.434 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 f  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__2/O[1]
                         net (fo=3, routed)           0.968    10.736    design_1_i/my_image_ip_0/inst/sobel_inst/val[13]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.303    11.039 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.039    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.645 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.977    12.622    design_1_i/my_image_ip_0/inst/sobel_inst/abs0[16]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.306    12.928 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_4/O
                         net (fo=1, routed)           0.619    13.547    design_1_i/my_image_ip_0/inst/sobel_inst/abs_return0_in[16]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.097 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.097    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.214 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.214    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.537 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5/O[1]
                         net (fo=1, routed)           0.000    14.537    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5_n_6
    SLICE_X32Y33         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.488    22.667    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X32Y33         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[25]/C
                         clock pessimism              0.230    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.109    22.704    design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[25]
  -------------------------------------------------------------------
                         required time                         22.704    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  8.167    

Slack (MET) :             8.175ns  (required time - arrival time)
  Source:                 design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.586ns  (logic 6.211ns (53.607%)  route 5.375ns (46.393%))
  Logic Levels:           15  (CARRY4=10 LUT1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.649     2.943    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/Q
                         net (fo=7, routed)           1.008     4.370    design_1_i/my_image_ip_0/inst/sobel_inst/p31[2]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     4.696 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1/O
                         net (fo=2, routed)           0.690     5.385    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.712    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.113 r  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.122    design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.456 f  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.543     7.000    design_1_i/my_image_ip_0/inst/sobel_inst/C[5]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.303     7.303 r  design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1/O[1]
                         net (fo=24, routed)          0.561     8.730    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1_n_6
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.434 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 f  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__2/O[1]
                         net (fo=3, routed)           0.968    10.736    design_1_i/my_image_ip_0/inst/sobel_inst/val[13]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.303    11.039 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.039    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.645 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.977    12.622    design_1_i/my_image_ip_0/inst/sobel_inst/abs0[16]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.306    12.928 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_4/O
                         net (fo=1, routed)           0.619    13.547    design_1_i/my_image_ip_0/inst/sobel_inst/abs_return0_in[16]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.097 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.097    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.214 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.214    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.529 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5/O[3]
                         net (fo=1, routed)           0.000    14.529    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5_n_4
    SLICE_X32Y33         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.488    22.667    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X32Y33         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[27]/C
                         clock pessimism              0.230    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.109    22.704    design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[27]
  -------------------------------------------------------------------
                         required time                         22.704    
                         arrival time                         -14.529    
  -------------------------------------------------------------------
                         slack                                  8.175    

Slack (MET) :             8.251ns  (required time - arrival time)
  Source:                 design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 6.135ns (53.301%)  route 5.375ns (46.699%))
  Logic Levels:           15  (CARRY4=10 LUT1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.649     2.943    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/Q
                         net (fo=7, routed)           1.008     4.370    design_1_i/my_image_ip_0/inst/sobel_inst/p31[2]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     4.696 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1/O
                         net (fo=2, routed)           0.690     5.385    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.712    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.113 r  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.122    design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.456 f  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.543     7.000    design_1_i/my_image_ip_0/inst/sobel_inst/C[5]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.303     7.303 r  design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1/O[1]
                         net (fo=24, routed)          0.561     8.730    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1_n_6
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.434 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 f  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__2/O[1]
                         net (fo=3, routed)           0.968    10.736    design_1_i/my_image_ip_0/inst/sobel_inst/val[13]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.303    11.039 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.039    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.645 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.977    12.622    design_1_i/my_image_ip_0/inst/sobel_inst/abs0[16]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.306    12.928 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_4/O
                         net (fo=1, routed)           0.619    13.547    design_1_i/my_image_ip_0/inst/sobel_inst/abs_return0_in[16]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.097 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.097    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.214 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.214    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.453 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5/O[2]
                         net (fo=1, routed)           0.000    14.453    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5_n_5
    SLICE_X32Y33         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.488    22.667    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X32Y33         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[26]/C
                         clock pessimism              0.230    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.109    22.704    design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[26]
  -------------------------------------------------------------------
                         required time                         22.704    
                         arrival time                         -14.453    
  -------------------------------------------------------------------
                         slack                                  8.251    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 6.115ns (53.220%)  route 5.375ns (46.780%))
  Logic Levels:           15  (CARRY4=10 LUT1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.649     2.943    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/Q
                         net (fo=7, routed)           1.008     4.370    design_1_i/my_image_ip_0/inst/sobel_inst/p31[2]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     4.696 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1/O
                         net (fo=2, routed)           0.690     5.385    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.712    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.113 r  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.122    design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.456 f  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.543     7.000    design_1_i/my_image_ip_0/inst/sobel_inst/C[5]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.303     7.303 r  design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1/O[1]
                         net (fo=24, routed)          0.561     8.730    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1_n_6
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.434 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 f  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__2/O[1]
                         net (fo=3, routed)           0.968    10.736    design_1_i/my_image_ip_0/inst/sobel_inst/val[13]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.303    11.039 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.039    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.645 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.977    12.622    design_1_i/my_image_ip_0/inst/sobel_inst/abs0[16]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.306    12.928 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_4/O
                         net (fo=1, routed)           0.619    13.547    design_1_i/my_image_ip_0/inst/sobel_inst/abs_return0_in[16]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.097 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.097    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.214 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.214    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.433 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5/O[0]
                         net (fo=1, routed)           0.000    14.433    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__5_n_7
    SLICE_X32Y33         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.488    22.667    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X32Y33         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[24]/C
                         clock pessimism              0.230    22.897    
                         clock uncertainty           -0.302    22.595    
    SLICE_X32Y33         FDRE (Setup_fdre_C_D)        0.109    22.704    design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[24]
  -------------------------------------------------------------------
                         required time                         22.704    
                         arrival time                         -14.433    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.283ns  (required time - arrival time)
  Source:                 design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 6.102ns (53.167%)  route 5.375ns (46.833%))
  Logic Levels:           14  (CARRY4=9 LUT1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.649     2.943    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/Q
                         net (fo=7, routed)           1.008     4.370    design_1_i/my_image_ip_0/inst/sobel_inst/p31[2]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     4.696 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1/O
                         net (fo=2, routed)           0.690     5.385    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.712    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.113 r  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.122    design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.456 f  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.543     7.000    design_1_i/my_image_ip_0/inst/sobel_inst/C[5]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.303     7.303 r  design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1/O[1]
                         net (fo=24, routed)          0.561     8.730    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1_n_6
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.434 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 f  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__2/O[1]
                         net (fo=3, routed)           0.968    10.736    design_1_i/my_image_ip_0/inst/sobel_inst/val[13]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.303    11.039 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.039    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.645 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.977    12.622    design_1_i/my_image_ip_0/inst/sobel_inst/abs0[16]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.306    12.928 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_4/O
                         net (fo=1, routed)           0.619    13.547    design_1_i/my_image_ip_0/inst/sobel_inst/abs_return0_in[16]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.097 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.097    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.420 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4/O[1]
                         net (fo=1, routed)           0.000    14.420    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_n_6
    SLICE_X32Y32         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.487    22.667    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[21]/C
                         clock pessimism              0.230    22.896    
                         clock uncertainty           -0.302    22.594    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.109    22.703    design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[21]
  -------------------------------------------------------------------
                         required time                         22.703    
                         arrival time                         -14.420    
  -------------------------------------------------------------------
                         slack                                  8.283    

Slack (MET) :             8.291ns  (required time - arrival time)
  Source:                 design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.469ns  (logic 6.094ns (53.134%)  route 5.375ns (46.866%))
  Logic Levels:           14  (CARRY4=9 LUT1=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 22.667 - 20.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.649     2.943    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X37Y25         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.419     3.362 r  design_1_i/my_image_ip_0/inst/sobel_inst/line_buff_2_reg[2][2]/Q
                         net (fo=7, routed)           1.008     4.370    design_1_i/my_image_ip_0/inst/sobel_inst/p31[2]
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     4.696 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1/O
                         net (fo=2, routed)           0.690     5.385    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_1_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I3_O)        0.327     5.712 r  design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.712    design_1_i/my_image_ip_0/inst/sobel_inst/i___1_carry_i_3_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.113 r  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.009     6.122    design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.456 f  design_1_i/my_image_ip_0/inst/sobel_inst/val0_inferred__0/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.543     7.000    design_1_i/my_image_ip_0/inst/sobel_inst/C[5]
    SLICE_X41Y28         LUT1 (Prop_lut1_I0_O)        0.303     7.303 r  design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.000     7.303    design_1_i/my_image_ip_0/inst/sobel_inst/i__carry__0_i_4__0_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.835 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.835    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1/O[1]
                         net (fo=24, routed)          0.561     8.730    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i__carry__1_n_6
    SLICE_X39Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     9.434 r  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.434    design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__1_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.768 f  design_1_i/my_image_ip_0/inst/sobel_inst/val_inferred__2/i___17_carry__2/O[1]
                         net (fo=3, routed)           0.968    10.736    design_1_i/my_image_ip_0/inst/sobel_inst/val[13]
    SLICE_X33Y30         LUT1 (Prop_lut1_I0_O)        0.303    11.039 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14/O
                         net (fo=1, routed)           0.000    11.039    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_14_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.645 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__2_i_9/O[3]
                         net (fo=2, routed)           0.977    12.622    design_1_i/my_image_ip_0/inst/sobel_inst/abs0[16]
    SLICE_X34Y31         LUT3 (Prop_lut3_I0_O)        0.306    12.928 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_i_4/O
                         net (fo=1, routed)           0.619    13.547    design_1_i/my_image_ip_0/inst/sobel_inst/abs_return0_in[16]
    SLICE_X32Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.097 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.097    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__3_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.412 r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4/O[3]
                         net (fo=1, routed)           0.000    14.412    design_1_i/my_image_ip_0/inst/sobel_inst/m_data0_carry__4_n_4
    SLICE_X32Y32         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.487    22.667    design_1_i/my_image_ip_0/inst/sobel_inst/s00_axis_aclk
    SLICE_X32Y32         FDRE                                         r  design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[23]/C
                         clock pessimism              0.230    22.896    
                         clock uncertainty           -0.302    22.594    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.109    22.703    design_1_i/my_image_ip_0/inst/sobel_inst/m_data_reg[23]
  -------------------------------------------------------------------
                         required time                         22.703    
                         arrival time                         -14.412    
  -------------------------------------------------------------------
                         slack                                  8.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.780%)  route 0.187ns (53.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.556     0.892    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X38Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]/Q
                         net (fo=1, routed)           0.187     1.242    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[26]
    SLICE_X36Y46         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.829     1.195    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X36Y46         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/C
                         clock pessimism             -0.030     1.165    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.059     1.224    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.500%)  route 0.174ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.555     0.891    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X46Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[13]/Q
                         net (fo=1, routed)           0.174     1.229    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[13]
    SLICE_X50Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.819     1.185    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y57         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y57         FDRE (Hold_fdre_C_D)         0.059     1.209    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.340%)  route 0.214ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.557     0.893    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X38Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[12]/Q
                         net (fo=1, routed)           0.214     1.271    design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[12]
    SLICE_X34Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X34Y49         FDRE                                         r  design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[12]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.075     1.242    design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.779%)  route 0.194ns (54.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.554     0.890    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X42Y61         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[24]/Q
                         net (fo=2, routed)           0.194     1.248    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[24]
    SLICE_X50Y60         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.818     1.184    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y60         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.063     1.212    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.802%)  route 0.222ns (61.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.556     0.892    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X47Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/Q
                         net (fo=1, routed)           0.222     1.255    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[28]
    SLICE_X47Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.830     1.196    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X47Y49         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X47Y49         FDRE (Hold_fdre_C_D)         0.046     1.212    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.558     0.894    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y44         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[20]/Q
                         net (fo=1, routed)           0.103     1.137    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/in[20]
    SLICE_X50Y44         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y44         SRL16E                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][10]_srl4/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X50Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.093    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/data_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.227%)  route 0.238ns (62.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.554     0.890    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X44Y61         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[20]/Q
                         net (fo=2, routed)           0.238     1.268    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[20]
    SLICE_X51Y60         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.818     1.184    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y60         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.792%)  route 0.232ns (62.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.556     0.892    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X44Y55         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[6]/Q
                         net (fo=2, routed)           0.232     1.265    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[6]
    SLICE_X50Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.820     1.186    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y54         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y54         FDRE (Hold_fdre_C_D)         0.063     1.214    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.071%)  route 0.217ns (56.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.556     0.892    design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X46Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[3]/Q
                         net (fo=1, routed)           0.217     1.272    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[3]
    SLICE_X51Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.820     1.186    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y53         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.732%)  route 0.254ns (64.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.553     0.889    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X53Y51         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[25]/Q
                         net (fo=2, routed)           0.254     1.283    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]
    SLICE_X51Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.825     1.191    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y45         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[25]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X51Y45         FDRE (Hold_fdre_C_D)         0.070     1.231    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6     design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y50    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.mm2s_stop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y47    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y47    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X39Y53    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y60    design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y35    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.592ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.580ns (21.994%)  route 2.057ns (78.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.746     3.040    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  <hidden>
                         net (fo=2, routed)           0.668     4.164    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.288 f  <hidden>
                         net (fo=32, routed)          1.389     5.677    <hidden>
    SLICE_X24Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.567    22.747    <hidden>
    SLICE_X24Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.976    
                         clock uncertainty           -0.302    22.674    
    SLICE_X24Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.269    <hidden>
  -------------------------------------------------------------------
                         required time                         22.269    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 16.592    

Slack (MET) :             16.592ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.580ns (21.994%)  route 2.057ns (78.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.746ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.746     3.040    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  <hidden>
                         net (fo=2, routed)           0.668     4.164    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.288 f  <hidden>
                         net (fo=32, routed)          1.389     5.677    <hidden>
    SLICE_X24Y35         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.567    22.747    <hidden>
    SLICE_X24Y35         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.976    
                         clock uncertainty           -0.302    22.674    
    SLICE_X24Y35         FDCE (Recov_fdce_C_CLR)     -0.405    22.269    <hidden>
  -------------------------------------------------------------------
                         required time                         22.269    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                 16.592    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.580ns (23.367%)  route 1.902ns (76.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.746     3.040    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  <hidden>
                         net (fo=2, routed)           0.668     4.164    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.288 f  <hidden>
                         net (fo=32, routed)          1.234     5.522    <hidden>
    SLICE_X21Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.573    22.753    <hidden>
    SLICE_X21Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.275    <hidden>
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.580ns (23.367%)  route 1.902ns (76.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.746     3.040    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  <hidden>
                         net (fo=2, routed)           0.668     4.164    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.288 f  <hidden>
                         net (fo=32, routed)          1.234     5.522    <hidden>
    SLICE_X21Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.573    22.753    <hidden>
    SLICE_X21Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.275    <hidden>
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.580ns (23.367%)  route 1.902ns (76.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.746     3.040    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  <hidden>
                         net (fo=2, routed)           0.668     4.164    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.288 f  <hidden>
                         net (fo=32, routed)          1.234     5.522    <hidden>
    SLICE_X21Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.573    22.753    <hidden>
    SLICE_X21Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.275    <hidden>
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.580ns (23.367%)  route 1.902ns (76.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.746     3.040    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  <hidden>
                         net (fo=2, routed)           0.668     4.164    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.288 f  <hidden>
                         net (fo=32, routed)          1.234     5.522    <hidden>
    SLICE_X21Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.573    22.753    <hidden>
    SLICE_X21Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.275    <hidden>
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.580ns (23.367%)  route 1.902ns (76.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.746     3.040    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  <hidden>
                         net (fo=2, routed)           0.668     4.164    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.288 f  <hidden>
                         net (fo=32, routed)          1.234     5.522    <hidden>
    SLICE_X21Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.573    22.753    <hidden>
    SLICE_X21Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.275    <hidden>
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.580ns (23.367%)  route 1.902ns (76.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.746     3.040    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  <hidden>
                         net (fo=2, routed)           0.668     4.164    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.288 f  <hidden>
                         net (fo=32, routed)          1.234     5.522    <hidden>
    SLICE_X21Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.573    22.753    <hidden>
    SLICE_X21Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.275    <hidden>
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.753ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.580ns (23.367%)  route 1.902ns (76.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.746     3.040    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  <hidden>
                         net (fo=2, routed)           0.668     4.164    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.288 f  <hidden>
                         net (fo=32, routed)          1.234     5.522    <hidden>
    SLICE_X21Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.573    22.753    <hidden>
    SLICE_X21Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X21Y34         FDCE (Recov_fdce_C_CLR)     -0.405    22.275    <hidden>
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 16.753    

Slack (MET) :             16.797ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.580ns (23.367%)  route 1.902ns (76.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.746     3.040    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  <hidden>
                         net (fo=2, routed)           0.668     4.164    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I0_O)        0.124     4.288 f  <hidden>
                         net (fo=32, routed)          1.234     5.522    <hidden>
    SLICE_X20Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.573    22.753    <hidden>
    SLICE_X20Y34         FDCE                                         r  <hidden>
                         clock pessimism              0.230    22.982    
                         clock uncertainty           -0.302    22.680    
    SLICE_X20Y34         FDCE (Recov_fdce_C_CLR)     -0.361    22.319    <hidden>
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                 16.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.735%)  route 0.320ns (63.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.588     0.924    <hidden>
    SLICE_X31Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  <hidden>
                         net (fo=3, routed)           0.170     1.235    <hidden>
    SLICE_X31Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.280 f  <hidden>
                         net (fo=32, routed)          0.150     1.430    <hidden>
    SLICE_X31Y37         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.854     1.220    <hidden>
    SLICE_X31Y37         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.938    
    SLICE_X31Y37         FDPE (Remov_fdpe_C_PRE)     -0.095     0.843    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.795%)  route 0.364ns (66.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.591     0.927    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 f  <hidden>
                         net (fo=3, routed)           0.181     1.248    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.293 f  <hidden>
                         net (fo=32, routed)          0.184     1.477    <hidden>
    SLICE_X22Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.857     1.223    <hidden>
    SLICE_X22Y34         FDCE                                         r  <hidden>
                         clock pessimism             -0.283     0.940    
    SLICE_X22Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.795%)  route 0.364ns (66.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.591     0.927    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 f  <hidden>
                         net (fo=3, routed)           0.181     1.248    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.293 f  <hidden>
                         net (fo=32, routed)          0.184     1.477    <hidden>
    SLICE_X22Y34         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.857     1.223    <hidden>
    SLICE_X22Y34         FDCE                                         r  <hidden>
                         clock pessimism             -0.283     0.940    
    SLICE_X22Y34         FDCE (Remov_fdce_C_CLR)     -0.067     0.873    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.795%)  route 0.364ns (66.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.591     0.927    <hidden>
    SLICE_X23Y34         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     1.068 f  <hidden>
                         net (fo=3, routed)           0.181     1.248    <hidden>
    SLICE_X23Y34         LUT3 (Prop_lut3_I1_O)        0.045     1.293 f  <hidden>
                         net (fo=32, routed)          0.184     1.477    <hidden>
    SLICE_X22Y34         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.857     1.223    <hidden>
    SLICE_X22Y34         FDPE                                         r  <hidden>
                         clock pessimism             -0.283     0.940    
    SLICE_X22Y34         FDPE (Remov_fdpe_C_PRE)     -0.071     0.869    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.768%)  route 0.382ns (67.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.588     0.924    <hidden>
    SLICE_X31Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  <hidden>
                         net (fo=3, routed)           0.170     1.235    <hidden>
    SLICE_X31Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.280 f  <hidden>
                         net (fo=32, routed)          0.211     1.491    <hidden>
    SLICE_X30Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.853     1.219    <hidden>
    SLICE_X30Y36         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.937    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.768%)  route 0.382ns (67.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.588     0.924    <hidden>
    SLICE_X31Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  <hidden>
                         net (fo=3, routed)           0.170     1.235    <hidden>
    SLICE_X31Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.280 f  <hidden>
                         net (fo=32, routed)          0.211     1.491    <hidden>
    SLICE_X30Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.853     1.219    <hidden>
    SLICE_X30Y36         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.937    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.768%)  route 0.382ns (67.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.588     0.924    <hidden>
    SLICE_X31Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  <hidden>
                         net (fo=3, routed)           0.170     1.235    <hidden>
    SLICE_X31Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.280 f  <hidden>
                         net (fo=32, routed)          0.211     1.491    <hidden>
    SLICE_X30Y36         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.853     1.219    <hidden>
    SLICE_X30Y36         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.937    
    SLICE_X30Y36         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.895%)  route 0.363ns (66.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.588     0.924    <hidden>
    SLICE_X31Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  <hidden>
                         net (fo=3, routed)           0.170     1.235    <hidden>
    SLICE_X31Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.280 f  <hidden>
                         net (fo=32, routed)          0.193     1.472    <hidden>
    SLICE_X29Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.854     1.220    <hidden>
    SLICE_X29Y37         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.938    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.895%)  route 0.363ns (66.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.588     0.924    <hidden>
    SLICE_X31Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  <hidden>
                         net (fo=3, routed)           0.170     1.235    <hidden>
    SLICE_X31Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.280 f  <hidden>
                         net (fo=32, routed)          0.193     1.472    <hidden>
    SLICE_X29Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.854     1.220    <hidden>
    SLICE_X29Y37         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.938    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.895%)  route 0.363ns (66.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.588     0.924    <hidden>
    SLICE_X31Y38         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  <hidden>
                         net (fo=3, routed)           0.170     1.235    <hidden>
    SLICE_X31Y38         LUT3 (Prop_lut3_I1_O)        0.045     1.280 f  <hidden>
                         net (fo=32, routed)          0.193     1.472    <hidden>
    SLICE_X29Y37         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.854     1.220    <hidden>
    SLICE_X29Y37         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.938    
    SLICE_X29Y37         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.627    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.483ns  (logic 0.124ns (8.361%)  route 1.359ns (91.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.359     1.359    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X26Y80         LUT1 (Prop_lut1_I0_O)        0.124     1.483 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.483    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X26Y80         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.510     2.689    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X26Y80         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.045ns (8.654%)  route 0.475ns (91.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.475     0.475    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ext_reset_in
    SLICE_X26Y80         LUT1 (Prop_lut1_I0_O)        0.045     0.520 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.520    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X26Y80         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.833     1.199    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X26Y80         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 0.580ns (10.321%)  route 5.040ns (89.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.675     2.969    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.500     7.925    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.049 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=44, routed)          0.540     8.589    <hidden>
    SLICE_X18Y33         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.573     2.752    <hidden>
    SLICE_X18Y33         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 0.580ns (10.321%)  route 5.040ns (89.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.675     2.969    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          4.500     7.925    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X22Y33         LUT1 (Prop_lut1_I0_O)        0.124     8.049 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_ASIZE_Q[2]_i_1/O
                         net (fo=44, routed)          0.540     8.589    <hidden>
    SLICE_X18Y33         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.573     2.752    <hidden>
    SLICE_X18Y33         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.528ns  (logic 0.580ns (10.493%)  route 4.948ns (89.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.675     2.969    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.560     5.985    design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.109 f  design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         2.387     8.497    <hidden>
    SLICE_X23Y37         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.574     2.753    <hidden>
    SLICE_X23Y37         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.528ns  (logic 0.580ns (10.493%)  route 4.948ns (89.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.675     2.969    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.560     5.985    design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.109 f  design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         2.387     8.497    <hidden>
    SLICE_X23Y37         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.574     2.753    <hidden>
    SLICE_X23Y37         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.581ns  (logic 0.580ns (12.661%)  route 4.001ns (87.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.675     2.969    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.560     5.985    design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.109 f  design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.441     7.550    <hidden>
    SLICE_X30Y38         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.568     2.747    <hidden>
    SLICE_X30Y38         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.581ns  (logic 0.580ns (12.661%)  route 4.001ns (87.339%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.675     2.969    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.456     3.425 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          2.560     5.985    design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.109 f  design_1_i/axi_mem_intercon/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=115, routed)         1.441     7.550    <hidden>
    SLICE_X30Y38         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.568     2.747    <hidden>
    SLICE_X30Y38         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 0.610ns (18.782%)  route 2.638ns (81.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.644     2.938    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.106     5.500    <hidden>
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.154     5.654 f  <hidden>
                         net (fo=3, routed)           0.532     6.186    <hidden>
    SLICE_X39Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.654     2.833    <hidden>
    SLICE_X39Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 0.610ns (18.782%)  route 2.638ns (81.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.644     2.938    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.106     5.500    <hidden>
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.154     5.654 f  <hidden>
                         net (fo=3, routed)           0.532     6.186    <hidden>
    SLICE_X39Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.654     2.833    <hidden>
    SLICE_X39Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.248ns  (logic 0.610ns (18.782%)  route 2.638ns (81.218%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.644     2.938    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.106     5.500    <hidden>
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.154     5.654 f  <hidden>
                         net (fo=3, routed)           0.532     6.186    <hidden>
    SLICE_X39Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.654     2.833    <hidden>
    SLICE_X39Y100        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.185ns  (logic 0.580ns (18.211%)  route 2.605ns (81.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.644     2.938    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.456     3.394 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.106     5.500    <hidden>
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124     5.624 f  <hidden>
                         net (fo=3, routed)           0.499     6.123    <hidden>
    SLICE_X37Y100        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        1.654     2.833    <hidden>
    SLICE_X37Y100        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.879%)  route 0.533ns (74.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.552     0.888    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.355     1.383    <hidden>
    SLICE_X43Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  <hidden>
                         net (fo=3, routed)           0.178     1.606    <hidden>
    SLICE_X44Y86         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.819     1.185    <hidden>
    SLICE_X44Y86         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.879%)  route 0.533ns (74.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.552     0.888    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.355     1.383    <hidden>
    SLICE_X43Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  <hidden>
                         net (fo=3, routed)           0.178     1.606    <hidden>
    SLICE_X44Y86         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.819     1.185    <hidden>
    SLICE_X44Y86         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.879%)  route 0.533ns (74.121%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.552     0.888    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.355     1.383    <hidden>
    SLICE_X43Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.428 f  <hidden>
                         net (fo=3, routed)           0.178     1.606    <hidden>
    SLICE_X44Y86         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.819     1.185    <hidden>
    SLICE_X44Y86         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.185ns (24.094%)  route 0.583ns (75.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.552     0.888    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.355     1.383    <hidden>
    SLICE_X43Y86         LUT1 (Prop_lut1_I0_O)        0.044     1.427 f  <hidden>
                         net (fo=3, routed)           0.228     1.655    <hidden>
    SLICE_X43Y86         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.819     1.185    <hidden>
    SLICE_X43Y86         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.185ns (24.094%)  route 0.583ns (75.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.552     0.888    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.355     1.383    <hidden>
    SLICE_X43Y86         LUT1 (Prop_lut1_I0_O)        0.044     1.427 f  <hidden>
                         net (fo=3, routed)           0.228     1.655    <hidden>
    SLICE_X43Y86         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.819     1.185    <hidden>
    SLICE_X43Y86         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.185ns (24.094%)  route 0.583ns (75.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.552     0.888    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.355     1.383    <hidden>
    SLICE_X43Y86         LUT1 (Prop_lut1_I0_O)        0.044     1.427 f  <hidden>
                         net (fo=3, routed)           0.228     1.655    <hidden>
    SLICE_X43Y86         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.819     1.185    <hidden>
    SLICE_X43Y86         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.185ns (23.023%)  route 0.619ns (76.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.552     0.888    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.436     1.465    <hidden>
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.044     1.509 f  <hidden>
                         net (fo=3, routed)           0.183     1.691    <hidden>
    SLICE_X43Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.820     1.186    <hidden>
    SLICE_X43Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.185ns (23.023%)  route 0.619ns (76.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.552     0.888    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.436     1.465    <hidden>
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.044     1.509 f  <hidden>
                         net (fo=3, routed)           0.183     1.691    <hidden>
    SLICE_X43Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.820     1.186    <hidden>
    SLICE_X43Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.185ns (23.023%)  route 0.619ns (76.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.552     0.888    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X47Y84         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.436     1.465    <hidden>
    SLICE_X43Y88         LUT1 (Prop_lut1_I0_O)        0.044     1.509 f  <hidden>
                         net (fo=3, routed)           0.183     1.691    <hidden>
    SLICE_X43Y87         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.820     1.186    <hidden>
    SLICE_X43Y87         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.472%)  route 0.666ns (82.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.560     0.896    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X27Y74         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y74         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=31, routed)          0.666     1.703    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/src_rst
    SLICE_X41Y84         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4282, routed)        0.818     1.184    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/dest_clk
    SLICE_X41Y84         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/syncstages_ff_reg[0]/C





