WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500063 heartbeat IPC: 3.9999 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 18 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 18 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500064 (Simulation time: 0 hr 0 min 18 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10086376 heartbeat IPC: 1.31817 cumulative IPC: 1.31817 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 17630956 heartbeat IPC: 1.32546 cumulative IPC: 1.3218 (Simulation time: 0 hr 1 min 22 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25187210 heartbeat IPC: 1.32341 cumulative IPC: 1.32234 (Simulation time: 0 hr 1 min 55 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 32731722 heartbeat IPC: 1.32547 cumulative IPC: 1.32312 (Simulation time: 0 hr 2 min 28 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40488308 heartbeat IPC: 1.28923 cumulative IPC: 1.3162 (Simulation time: 0 hr 3 min 1 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 37988245 cumulative IPC: 1.3162 (Simulation time: 0 hr 3 min 1 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 37988245 (Simulation time: 0 hr 3 min 1 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.3162 instructions: 50000003 cycles: 37988245
CPU 0 Branch Prediction Accuracy: 89.1569% MPKI: 16.1133 Average ROB Occupancy at Mispredict: 27.9395
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 15.5915
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:      37408  HIT:       9973  MISS:      27435
LLC LOAD         ACCESS:      15049  HIT:        821  MISS:      14228
LLC RFO          ACCESS:        772  HIT:        435  MISS:        337
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       8665  HIT:       8334  MISS:        331
LLC TRANSLATION  ACCESS:      12922  HIT:        383  MISS:      12539
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 120.396 cycles
cpu0_DTLB TOTAL       ACCESS:   13059824  HIT:   12995378  MISS:      64446
cpu0_DTLB LOAD         ACCESS:   13059824  HIT:   12995378  MISS:      64446
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 91.9374 cycles
cpu0_ITLB TOTAL       ACCESS:    3544597  HIT:    3544597  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3544597  HIT:    3544597  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15797871  HIT:   15658098  MISS:     139773
cpu0_L1D LOAD         ACCESS:    9769667  HIT:    9689888  MISS:      79779
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6009725  HIT:    5967230  MISS:      42495
cpu0_L1D TRANSLATION  ACCESS:      18479  HIT:        980  MISS:      17499
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 32.3644 cycles
cpu0_L1I TOTAL       ACCESS:    4203687  HIT:    4142194  MISS:      61493
cpu0_L1I LOAD         ACCESS:    4203687  HIT:    4142194  MISS:      61493
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.45991 cycles
cpu0_L2C TOTAL       ACCESS:     120232  HIT:      91478  MISS:      28754
cpu0_L2C LOAD         ACCESS:      73638  HIT:      58589  MISS:      15049
cpu0_L2C RFO          ACCESS:      13463  HIT:      12691  MISS:        772
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      15673  HIT:      15662  MISS:         11
cpu0_L2C TRANSLATION  ACCESS:      17458  HIT:       4536  MISS:      12922
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 135.808 cycles
cpu0_STLB TOTAL       ACCESS:      13728  HIT:       4588  MISS:       9140
cpu0_STLB LOAD         ACCESS:      13728  HIT:       4588  MISS:       9140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 635.229 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11724
  ROW_BUFFER_MISS:      15380
 AVG DBUS CONGESTED CYCLE:     3.9801
 WQ ROW_BUFFER_HIT:         20
  ROW_BUFFER_MISS:        745  FULL:          0
