PackerBasic1.txt

Printing Constraint Groups... 
	Group: LATE... 
	Group: BOARD... 
	Group: NORMAL... 
		set_property SRC_FILE_INFO {cfile:/home/bcheng/workspace/dev/place-and-route/hdl/verilog/fir_filter/constrs/constraints.xdc rfile:../../hdl/verilog/fir_filter/constrs/constraints.xdc id:1} [current_design]
		set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
		## This file is a general .xdc for the ARTY Z7-20 Rev.B
		set_property src_info {type:XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
		## To use it in a project:
		set_property src_info {type:XDC file:1 line:4 export:INPUT save:INPUT read:READ} [current_design]
		## - uncomment the lines corresponding to used pins
		set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
		## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
		set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:7 export:INPUT save:INPUT read:READ} [current_design]
		## Clock Signal
		set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
		set_property -dict {PACKAGE_PIN H16 IOSTANDARD LVCMOS33} [get_ports i_clk]
		set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
		create_clock -period 100.000 -name sys_clk_pin -waveform {0.000 50.000} -add [get_ports i_clk]
		set_property src_info {type:XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
		## Switches
		set_property src_info {type:XDC file:1 line:12 export:INPUT save:INPUT read:READ} [current_design]
		set_property -dict {PACKAGE_PIN M20 IOSTANDARD LVCMOS33} [get_ports i_rst]
		set_property src_info {type:XDC file:1 line:13 export:INPUT save:INPUT read:READ} [current_design]
		set_property -dict {PACKAGE_PIN M19 IOSTANDARD LVCMOS33} [get_ports i_en]
		set_property src_info {type:XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:15 export:INPUT save:INPUT read:READ} [current_design]
		## RGB LEDs
		set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN L15    IOSTANDARD LVCMOS33 } [get_ports { led4_b }]; #IO_L22N_T3_AD7P_35 Sch=LED4_B
		set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN G17    IOSTANDARD LVCMOS33 } [get_ports { led4_g }]; #IO_L16P_T2_35 Sch=LED4_G
		set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN N15    IOSTANDARD LVCMOS33 } [get_ports { led4_r }]; #IO_L21P_T3_DQS_AD14P_35 Sch=LED4_R
		set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN G14    IOSTANDARD LVCMOS33 } [get_ports { led5_b }]; #IO_0_35 Sch=LED5_B
		set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN L14    IOSTANDARD LVCMOS33 } [get_ports { led5_g }]; #IO_L22P_T3_AD7P_35 Sch=LED5_G
		set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN M15    IOSTANDARD LVCMOS33 } [get_ports { led5_r }]; #IO_L23N_T3_35 Sch=LED5_R
		set_property src_info {type:XDC file:1 line:22 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:23 export:INPUT save:INPUT read:READ} [current_design]
		## LEDs
		set_property src_info {type:XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
		set_property -dict {PACKAGE_PIN R14 IOSTANDARD LVCMOS33} [get_ports o_dout]
		set_property src_info {type:XDC file:1 line:25 export:INPUT save:INPUT read:READ} [current_design]
		set_property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS33} [get_ports o_dout_valid]
		set_property src_info {type:XDC file:1 line:26 export:INPUT save:INPUT read:READ} [current_design]
		set_property -dict {PACKAGE_PIN N16 IOSTANDARD LVCMOS33} [get_ports o_ready]
		set_property src_info {type:XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
		# set_property -dict { PACKAGE_PIN M14    IOSTANDARD LVCMOS33 } [get_ports { ov_led[3] }]; #IO_L23P_T3_35 Sch=LED3
		set_property src_info {type:XDC file:1 line:28 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
		## Manually Set Output Buffers
		set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
		set_property IO_BUFFER_TYPE OBUF [get_ports o_dout]
		set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
		set_property IO_BUFFER_TYPE OBUF [get_ports o_dout_valid]
		set_property src_info {type:XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
		set_property IO_BUFFER_TYPE OBUF [get_ports o_ready]
		set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
		set_property IO_BUFFER_TYPE IBUF [get_ports i_clk]
		set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
		set_property IO_BUFFER_TYPE IBUF [get_ports i_en]
		set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
		set_property IO_BUFFER_TYPE IBUF [get_ports i_rst]
		set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
		set_property IO_BUFFER_TYPE IBUF [get_ports i_din]
		set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
		set_property IO_BUFFER_TYPE IBUF [get_ports i_din_valid]
		set_property src_info {type:XDC file:1 line:31 export:INPUT save:INPUT read:READ} [current_design]
		set_property IO_BUFFER_TYPE IBUF [get_ports i_ready]
		set_property src_info {type:XDC file:1 line:32 export:INPUT save:INPUT read:READ} [current_design]
		# set_property CLOCK_BUFFER_TYPE BUFGCTRL [ get_nets { i_clk_IBUF } ]
		set_property src_info {type:XDC file:1 line:33 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:34 export:INPUT save:INPUT read:READ} [current_design]
		## Buttons
		set_property src_info {type:XDC file:1 line:35 export:INPUT save:INPUT read:READ} [current_design]
		set_property -dict {PACKAGE_PIN D19 IOSTANDARD LVCMOS33} [get_ports i_din]
		set_property src_info {type:XDC file:1 line:36 export:INPUT save:INPUT read:READ} [current_design]
		set_property -dict {PACKAGE_PIN D20 IOSTANDARD LVCMOS33} [get_ports i_din_valid]
		set_property src_info {type:XDC file:1 line:37 export:INPUT save:INPUT read:READ} [current_design]
		set_property -dict {PACKAGE_PIN L20 IOSTANDARD LVCMOS33} [get_ports i_ready]
		set_property src_info {type:XDC file:1 line:38 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN L19    IOSTANDARD LVCMOS33 } [get_ports { btn[3] }]; #IO_L9P_T1_DQS_AD3P_35 Sch=BTN3
		set_property src_info {type:XDC file:1 line:39 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:40 export:INPUT save:INPUT read:READ} [current_design]
		## Pmod Header JA
		set_property src_info {type:XDC file:1 line:41 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y18   IOSTANDARD LVCMOS33 } [get_ports { ja_p[1] }]; #IO_L17P_T2_34 Sch=JA1_P (Pin 1)
		set_property src_info {type:XDC file:1 line:42 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y19   IOSTANDARD LVCMOS33 } [get_ports { ja_n[1] }]; #IO_L17N_T2_34 Sch=JA1_N (Pin 2)
		set_property src_info {type:XDC file:1 line:43 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y16   IOSTANDARD LVCMOS33 } [get_ports { ja_p[2] }]; #IO_L7P_T1_34 Sch=JA2_P (Pin 3)
		set_property src_info {type:XDC file:1 line:44 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y17   IOSTANDARD LVCMOS33 } [get_ports { ja_n[2] }]; #IO_L7N_T1_34 Sch=JA2_N (Pin 4)
		set_property src_info {type:XDC file:1 line:45 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U18   IOSTANDARD LVCMOS33 } [get_ports { ja_p[3] }]; #IO_L12P_T1_MRCC_34 Sch=JA3_P (Pin 7)
		set_property src_info {type:XDC file:1 line:46 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U19   IOSTANDARD LVCMOS33 } [get_ports { ja_n[3] }]; #IO_L12N_T1_MRCC_34 Sch=JA3_N (Pin 8)
		set_property src_info {type:XDC file:1 line:47 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W18   IOSTANDARD LVCMOS33 } [get_ports { ja_p[4] }]; #IO_L22P_T3_34 Sch=JA4_P (Pin 9)
		set_property src_info {type:XDC file:1 line:48 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W19   IOSTANDARD LVCMOS33 } [get_ports { ja_n[4] }]; #IO_L22N_T3_34 Sch=JA4_N (Pin 10)
		set_property src_info {type:XDC file:1 line:49 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:50 export:INPUT save:INPUT read:READ} [current_design]
		## Pmod Header JB
		set_property src_info {type:XDC file:1 line:51 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W14   IOSTANDARD LVCMOS33 } [get_ports { jb_p[1] }]; #IO_L8P_T1_34 Sch=JB1_P (Pin 1)
		set_property src_info {type:XDC file:1 line:52 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y14   IOSTANDARD LVCMOS33 } [get_ports { jb_n[1] }]; #IO_L8N_T1_34 Sch=JB1_N (Pin 2)
		set_property src_info {type:XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN T11   IOSTANDARD LVCMOS33 } [get_ports { jb_p[2] }]; #IO_L1P_T0_34 Sch=JB2_P (Pin 3)
		set_property src_info {type:XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN T10   IOSTANDARD LVCMOS33 } [get_ports { jb_n[2] }]; #IO_L1N_T0_34 Sch=JB2_N (Pin 4)
		set_property src_info {type:XDC file:1 line:55 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V16   IOSTANDARD LVCMOS33 } [get_ports { jb_p[3] }]; #IO_L18P_T2_34 Sch=JB3_P (Pin 7)
		set_property src_info {type:XDC file:1 line:56 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W16   IOSTANDARD LVCMOS33 } [get_ports { jb_n[3] }]; #IO_L18N_T2_34 Sch=JB3_N (Pin 8)
		set_property src_info {type:XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V12   IOSTANDARD LVCMOS33 } [get_ports { jb_p[4] }]; #IO_L4P_T0_34 Sch=JB4_P (Pin 9)
		set_property src_info {type:XDC file:1 line:58 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W13   IOSTANDARD LVCMOS33 } [get_ports { jb_n[4] }]; #IO_L4N_T0_34 Sch=JB4_N (Pin 10)
		set_property src_info {type:XDC file:1 line:59 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:60 export:INPUT save:INPUT read:READ} [current_design]
		## Audio Out
		set_property src_info {type:XDC file:1 line:61 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN R18   IOSTANDARD LVCMOS33 } [get_ports { aud_pwm }]; #IO_L20N_T3_34 Sch=AUD_PWM
		set_property src_info {type:XDC file:1 line:62 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN T17   IOSTANDARD LVCMOS33 } [get_ports { aud_sd }]; #IO_L20P_T3_34 Sch=AUD_SD
		set_property src_info {type:XDC file:1 line:63 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:64 export:INPUT save:INPUT read:READ} [current_design]
		## Crypto SDA
		set_property src_info {type:XDC file:1 line:65 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN J15   IOSTANDARD LVCMOS33 } [get_ports { crypto_sda }]; #IO_25_35 Sch=CRYPTO_SDA
		set_property src_info {type:XDC file:1 line:66 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:67 export:INPUT save:INPUT read:READ} [current_design]
		## HDMI RX Signals
		set_property src_info {type:XDC file:1 line:68 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { hdmi_rx_cec }]; #IO_L13N_T2_MRCC_35 Sch=HDMI_RX_CEC
		set_property src_info {type:XDC file:1 line:69 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN P19   IOSTANDARD TMDS_33  } [get_ports { hdmi_rx_clk_n }]; #IO_L13N_T2_MRCC_34 Sch=HDMI_RX_CLK_N
		set_property src_info {type:XDC file:1 line:70 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN N18   IOSTANDARD TMDS_33  } [get_ports { hdmi_rx_clk_p }]; #IO_L13P_T2_MRCC_34 Sch=HDMI_RX_CLK_P
		set_property src_info {type:XDC file:1 line:71 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W20   IOSTANDARD TMDS_33  } [get_ports { hdmi_rx_d_n[0] }]; #IO_L16N_T2_34 Sch=HDMI_RX_D0_N
		set_property src_info {type:XDC file:1 line:72 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V20   IOSTANDARD TMDS_33  } [get_ports { hdmi_rx_d_p[0] }]; #IO_L16P_T2_34 Sch=HDMI_RX_D0_P
		set_property src_info {type:XDC file:1 line:73 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U20   IOSTANDARD TMDS_33  } [get_ports { hdmi_rx_d_n[1] }]; #IO_L15N_T2_DQS_34 Sch=HDMI_RX_D1_N
		set_property src_info {type:XDC file:1 line:74 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN T20   IOSTANDARD TMDS_33  } [get_ports { hdmi_rx_d_p[1] }]; #IO_L15P_T2_DQS_34 Sch=HDMI_RX_D1_P
		set_property src_info {type:XDC file:1 line:75 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN P20   IOSTANDARD TMDS_33  } [get_ports { hdmi_rx_d_n[2] }]; #IO_L14N_T2_SRCC_34 Sch=HDMI_RX_D2_N
		set_property src_info {type:XDC file:1 line:76 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN N20   IOSTANDARD TMDS_33  } [get_ports { hdmi_rx_d_p[2] }]; #IO_L14P_T2_SRCC_34 Sch=HDMI_RX_D2_P
		set_property src_info {type:XDC file:1 line:77 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN T19   IOSTANDARD LVCMOS33 } [get_ports { hdmi_rx_hpd }]; #IO_25_34 Sch=HDMI_RX_HPD
		set_property src_info {type:XDC file:1 line:78 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U14   IOSTANDARD LVCMOS33 } [get_ports { hdmi_rx_scl }]; #IO_L11P_T1_SRCC_34 Sch=HDMI_RX_SCL
		set_property src_info {type:XDC file:1 line:79 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U15   IOSTANDARD LVCMOS33 } [get_ports { hdmi_rx_sda }]; #IO_L11N_T1_SRCC_34 Sch=HDMI_RX_SDA
		set_property src_info {type:XDC file:1 line:80 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:81 export:INPUT save:INPUT read:READ} [current_design]
		## HDMI TX Signals
		set_property src_info {type:XDC file:1 line:82 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN G15   IOSTANDARD LVCMOS33 } [get_ports { hdmi_tx_cec }]; #IO_L19N_T3_VREF_35 Sch=HDMI_TX_CEC
		set_property src_info {type:XDC file:1 line:83 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN L17   IOSTANDARD TMDS_33  } [get_ports { hdmi_tx_clk_n }]; #IO_L11N_T1_SRCC_35 Sch=HDMI_TX_CLK_N
		set_property src_info {type:XDC file:1 line:84 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN L16   IOSTANDARD TMDS_33  } [get_ports { hdmi_tx_clk_p }]; #IO_L11P_T1_SRCC_35 Sch=HDMI_TX_CLK_P
		set_property src_info {type:XDC file:1 line:85 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN K18   IOSTANDARD TMDS_33  } [get_ports { hdmi_tx_d_n[0] }]; #IO_L12N_T1_MRCC_35 Sch=HDMI_TX_D0_N
		set_property src_info {type:XDC file:1 line:86 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN K17   IOSTANDARD TMDS_33  } [get_ports { hdmi_tx_d_p[0] }]; #IO_L12P_T1_MRCC_35 Sch=HDMI_TX_D0_P
		set_property src_info {type:XDC file:1 line:87 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN J19   IOSTANDARD TMDS_33  } [get_ports { hdmi_tx_d_n[1] }]; #IO_L10N_T1_AD11N_35 Sch=HDMI_TX_D1_N
		set_property src_info {type:XDC file:1 line:88 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN K19   IOSTANDARD TMDS_33  } [get_ports { hdmi_tx_d_p[1] }]; #IO_L10P_T1_AD11P_35 Sch=HDMI_TX_D1_P
		set_property src_info {type:XDC file:1 line:89 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN H18   IOSTANDARD TMDS_33  } [get_ports { hdmi_tx_d_n[2] }]; #IO_L14N_T2_AD4N_SRCC_35 Sch=HDMI_TX_D2_N
		set_property src_info {type:XDC file:1 line:90 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN J18   IOSTANDARD TMDS_33  } [get_ports { hdmi_tx_d_p[2] }]; #IO_L14P_T2_AD4P_SRCC_35 Sch=HDMI_TX_D2_P
		set_property src_info {type:XDC file:1 line:91 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN R19   IOSTANDARD LVCMOS33 } [get_ports { hdmi_tx_hpdn }]; #IO_0_34 Sch=HDMI_TX_HDPN
		set_property src_info {type:XDC file:1 line:92 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN M17   IOSTANDARD LVCMOS33 } [get_ports { hdmi_tx_scl }]; #IO_L8P_T1_AD10P_35 Sch=HDMI_TX_SCL
		set_property src_info {type:XDC file:1 line:93 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN M18   IOSTANDARD LVCMOS33 } [get_ports { hdmi_tx_sda }]; #IO_L8N_T1_AD10N_35 Sch=HDMI_TX_SDA
		set_property src_info {type:XDC file:1 line:94 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:95 export:INPUT save:INPUT read:READ} [current_design]
		## ChipKit Outer Digital Header
		set_property src_info {type:XDC file:1 line:96 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN T14   IOSTANDARD LVCMOS33 } [get_ports { ck_io0  }]; #IO_L5P_T0_34            Sch=CK_IO0
		set_property src_info {type:XDC file:1 line:97 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U12   IOSTANDARD LVCMOS33 } [get_ports { ck_io1  }]; #IO_L2N_T0_34            Sch=CK_IO1
		set_property src_info {type:XDC file:1 line:98 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U13   IOSTANDARD LVCMOS33 } [get_ports { ck_io2  }]; #IO_L3P_T0_DQS_PUDC_B_34 Sch=CK_IO2
		set_property src_info {type:XDC file:1 line:99 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V13   IOSTANDARD LVCMOS33 } [get_ports { ck_io3  }]; #IO_L3N_T0_DQS_34        Sch=CK_IO3
		set_property src_info {type:XDC file:1 line:100 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V15   IOSTANDARD LVCMOS33 } [get_ports { ck_io4  }]; #IO_L10P_T1_34           Sch=CK_IO4
		set_property src_info {type:XDC file:1 line:101 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN T15   IOSTANDARD LVCMOS33 } [get_ports { ck_io5  }]; #IO_L5N_T0_34            Sch=CK_IO5
		set_property src_info {type:XDC file:1 line:102 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN R16   IOSTANDARD LVCMOS33 } [get_ports { ck_io6  }]; #IO_L19P_T3_34           Sch=CK_IO6
		set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U17   IOSTANDARD LVCMOS33 } [get_ports { ck_io7  }]; #IO_L9N_T1_DQS_34        Sch=CK_IO7
		set_property src_info {type:XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V17   IOSTANDARD LVCMOS33 } [get_ports { ck_io8  }]; #IO_L21P_T3_DQS_34       Sch=CK_IO8
		set_property src_info {type:XDC file:1 line:105 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V18   IOSTANDARD LVCMOS33 } [get_ports { ck_io9  }]; #IO_L21N_T3_DQS_34       Sch=CK_IO9
		set_property src_info {type:XDC file:1 line:106 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports { ck_io10 }]; #IO_L9P_T1_DQS_34        Sch=CK_IO10
		set_property src_info {type:XDC file:1 line:107 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN R17   IOSTANDARD LVCMOS33 } [get_ports { ck_io11 }]; #IO_L19N_T3_VREF_34      Sch=CK_IO11
		set_property src_info {type:XDC file:1 line:108 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN P18   IOSTANDARD LVCMOS33 } [get_ports { ck_io12 }]; #IO_L23N_T3_34           Sch=CK_IO12
		set_property src_info {type:XDC file:1 line:109 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN N17   IOSTANDARD LVCMOS33 } [get_ports { ck_io13 }]; #IO_L23P_T3_34           Sch=CK_IO13
		set_property src_info {type:XDC file:1 line:110 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:111 export:INPUT save:INPUT read:READ} [current_design]
		## ChipKit Inner Digital Header
		set_property src_info {type:XDC file:1 line:112 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U5    IOSTANDARD LVCMOS33 } [get_ports { ck_io26 }]; #IO_L19N_T3_VREF_13  Sch=CK_IO26
		set_property src_info {type:XDC file:1 line:113 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V5    IOSTANDARD LVCMOS33 } [get_ports { ck_io27 }]; #IO_L6N_T0_VREF_13   Sch=CK_IO27
		set_property src_info {type:XDC file:1 line:114 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V6    IOSTANDARD LVCMOS33 } [get_ports { ck_io28 }]; #IO_L22P_T3_13       Sch=CK_IO28
		set_property src_info {type:XDC file:1 line:115 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U7    IOSTANDARD LVCMOS33 } [get_ports { ck_io29 }]; #IO_L11P_T1_SRCC_13  Sch=CK_IO29
		set_property src_info {type:XDC file:1 line:116 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V7    IOSTANDARD LVCMOS33 } [get_ports { ck_io30 }]; #IO_L11N_T1_SRCC_13  Sch=CK_IO30
		set_property src_info {type:XDC file:1 line:117 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U8    IOSTANDARD LVCMOS33 } [get_ports { ck_io31 }]; #IO_L17N_T2_13       Sch=CK_IO31
		set_property src_info {type:XDC file:1 line:118 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V8    IOSTANDARD LVCMOS33 } [get_ports { ck_io32 }]; #IO_L15P_T2_DQS_13   Sch=CK_IO32
		set_property src_info {type:XDC file:1 line:119 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V10   IOSTANDARD LVCMOS33 } [get_ports { ck_io33 }]; #IO_L21N_T3_DQS_13   Sch=CK_IO33
		set_property src_info {type:XDC file:1 line:120 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W10   IOSTANDARD LVCMOS33 } [get_ports { ck_io34 }]; #IO_L16P_T2_13       Sch=CK_IO34
		set_property src_info {type:XDC file:1 line:121 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W6    IOSTANDARD LVCMOS33 } [get_ports { ck_io35 }]; #IO_L22N_T3_13       Sch=CK_IO35
		set_property src_info {type:XDC file:1 line:122 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y6    IOSTANDARD LVCMOS33 } [get_ports { ck_io36 }]; #IO_L13N_T2_MRCC_13  Sch=CK_IO36
		set_property src_info {type:XDC file:1 line:123 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y7    IOSTANDARD LVCMOS33 } [get_ports { ck_io37 }]; #IO_L13P_T2_MRCC_13  Sch=cCK_IO37
		set_property src_info {type:XDC file:1 line:124 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W8    IOSTANDARD LVCMOS33 } [get_ports { ck_io38 }]; #IO_L15N_T2_DQS_13   Sch=CK_IO38
		set_property src_info {type:XDC file:1 line:125 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y8    IOSTANDARD LVCMOS33 } [get_ports { ck_io39 }]; #IO_L14N_T2_SRCC_13  Sch=CK_IO39
		set_property src_info {type:XDC file:1 line:126 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W9    IOSTANDARD LVCMOS33 } [get_ports { ck_io40 }]; #IO_L16N_T2_13       Sch=CK_IO40
		set_property src_info {type:XDC file:1 line:127 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y9    IOSTANDARD LVCMOS33 } [get_ports { ck_io41 }]; #IO_L14P_T2_SRCC_13  Sch=CK_IO41
		set_property src_info {type:XDC file:1 line:128 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:129 export:INPUT save:INPUT read:READ} [current_design]
		## ChipKit Outer Analog Header - as Single-Ended Analog Inputs
		set_property src_info {type:XDC file:1 line:130 export:INPUT save:INPUT read:READ} [current_design]
		## NOTE: These ports can be used as single-ended analog inputs with voltages from 0-3.3V (ChipKit analog pins A0-A5) or as digital I/O.
		set_property src_info {type:XDC file:1 line:131 export:INPUT save:INPUT read:READ} [current_design]
		## WARNING: Do not use both sets of constraints at the same time!
		set_property src_info {type:XDC file:1 line:132 export:INPUT save:INPUT read:READ} [current_design]
		## NOTE: The following constraints should be used with the XADC IP core when using these ports as analog inputs.
		set_property src_info {type:XDC file:1 line:133 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN D18   IOSTANDARD LVCMOS33 } [get_ports { vaux1_n  }]; #IO_L3N_T0_DQS_AD1N_35 Sch=CK_AN0_N   ChipKit pin=A0
		set_property src_info {type:XDC file:1 line:134 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN E17   IOSTANDARD LVCMOS33 } [get_ports { vaux1_p  }]; #IO_L3P_T0_DQS_AD1P_35 Sch=CK_AN0_P   ChipKit pin=A0
		set_property src_info {type:XDC file:1 line:135 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN E19   IOSTANDARD LVCMOS33 } [get_ports { vaux9_n  }]; #IO_L5N_T0_AD9N_35     Sch=CK_AN1_N   ChipKit pin=A1
		set_property src_info {type:XDC file:1 line:136 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN E18   IOSTANDARD LVCMOS33 } [get_ports { vaux9_p  }]; #IO_L5P_T0_AD9P_35     Sch=CK_AN1_P   ChipKit pin=A1
		set_property src_info {type:XDC file:1 line:137 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN J14   IOSTANDARD LVCMOS33 } [get_ports { vaux6_n  }]; #IO_L20N_T3_AD6N_35    Sch=CK_AN2_N   ChipKit pin=A2
		set_property src_info {type:XDC file:1 line:138 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN K14   IOSTANDARD LVCMOS33 } [get_ports { vaux6_p  }]; #IO_L20P_T3_AD6P_35    Sch=CK_AN2_P   ChipKit pin=A2
		set_property src_info {type:XDC file:1 line:139 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN J16   IOSTANDARD LVCMOS33 } [get_ports { vaux15_n }]; #IO_L24N_T3_AD15N_35   Sch=CK_AN3_N   ChipKit pin=A3
		set_property src_info {type:XDC file:1 line:140 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN K16   IOSTANDARD LVCMOS33 } [get_ports { vaux15_p }]; #IO_L24P_T3_AD15P_35   Sch=CK_AN3_P   ChipKit pin=A3
		set_property src_info {type:XDC file:1 line:141 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN H20   IOSTANDARD LVCMOS33 } [get_ports { vaux5_n  }]; #IO_L17N_T2_AD5N_35    Sch=CK_AN4_N   ChipKit pin=A4
		set_property src_info {type:XDC file:1 line:142 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN J20   IOSTANDARD LVCMOS33 } [get_ports { vaux5_p  }]; #IO_L17P_T2_AD5P_35    Sch=CK_AN4_P   ChipKit pin=A4
		set_property src_info {type:XDC file:1 line:143 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN G20   IOSTANDARD LVCMOS33 } [get_ports { vaux13_n }]; #IO_L18N_T2_AD13N_35   Sch=CK_AN5_N   ChipKit pin=A5
		set_property src_info {type:XDC file:1 line:144 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN G19   IOSTANDARD LVCMOS33 } [get_ports { vaux13_p }]; #IO_L18P_T2_AD13P_35   Sch=CK_AN5_P   ChipKit pin=A5
		set_property src_info {type:XDC file:1 line:145 export:INPUT save:INPUT read:READ} [current_design]
		## ChipKit Outer Analog Header - as Digital I/O
		set_property src_info {type:XDC file:1 line:146 export:INPUT save:INPUT read:READ} [current_design]
		## NOTE: The following constraints should be used when using these ports as digital I/O.
		set_property src_info {type:XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y11   IOSTANDARD LVCMOS33 } [get_ports { ck_a0 }]; #IO_L18N_T2_13      Sch=CK_A0
		set_property src_info {type:XDC file:1 line:148 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y12   IOSTANDARD LVCMOS33 } [get_ports { ck_a1 }]; #IO_L20P_T3_13      Sch=CK_A1
		set_property src_info {type:XDC file:1 line:149 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W11   IOSTANDARD LVCMOS33 } [get_ports { ck_a2 }]; #IO_L18P_T2_13      Sch=CK_A2
		set_property src_info {type:XDC file:1 line:150 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN V11   IOSTANDARD LVCMOS33 } [get_ports { ck_a3 }]; #IO_L21P_T3_DQS_13  Sch=CK_A3
		set_property src_info {type:XDC file:1 line:151 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN T5    IOSTANDARD LVCMOS33 } [get_ports { ck_a4 }]; #IO_L19P_T3_13      Sch=CK_A4
		set_property src_info {type:XDC file:1 line:152 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN U10   IOSTANDARD LVCMOS33 } [get_ports { ck_a5 }]; #IO_L12N_T1_MRCC_13 Sch=CK_A5
		set_property src_info {type:XDC file:1 line:153 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:154 export:INPUT save:INPUT read:READ} [current_design]
		## ChipKit Inner Analog Header - as Differential Analog Inputs
		set_property src_info {type:XDC file:1 line:155 export:INPUT save:INPUT read:READ} [current_design]
		## NOTE: These ports can be used as differential analog inputs with voltages from 0-1.0V (ChipKit analog pins A6-A11) or as digital I/O.
		set_property src_info {type:XDC file:1 line:156 export:INPUT save:INPUT read:READ} [current_design]
		## WARNING: Do not use both sets of constraints at the same time!
		set_property src_info {type:XDC file:1 line:157 export:INPUT save:INPUT read:READ} [current_design]
		## NOTE: The following constraints should be used with the XADC core when using these ports as analog inputs.
		set_property src_info {type:XDC file:1 line:158 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN F19   IOSTANDARD LVCMOS33 } [get_ports { vaux12_p }]; #IO_L15P_T2_DQS_AD12P_35 Sch=AD12_P   ChipKit pin=A6
		set_property src_info {type:XDC file:1 line:159 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN F20   IOSTANDARD LVCMOS33 } [get_ports { vaux12_n }]; #IO_L15N_T2_DQS_AD12N_35 Sch=AD12_N   ChipKit pin=A7
		set_property src_info {type:XDC file:1 line:160 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN C20   IOSTANDARD LVCMOS33 } [get_ports { vaux0_p  }]; #IO_L1P_T0_AD0P_35       Sch=AD0_P    ChipKit pin=A8
		set_property src_info {type:XDC file:1 line:161 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN B20   IOSTANDARD LVCMOS33 } [get_ports { vaux0_n  }]; #IO_L1N_T0_AD0N_35       Sch=AD0_N    ChipKit pin=A9
		set_property src_info {type:XDC file:1 line:162 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN B19   IOSTANDARD LVCMOS33 } [get_ports { vaux8_p  }]; #IO_L2P_T0_AD8P_35       Sch=AD8_P    ChipKit pin=A10
		set_property src_info {type:XDC file:1 line:163 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN A20   IOSTANDARD LVCMOS33 } [get_ports { vaux8_n  }]; #IO_L2N_T0_AD8N_35       Sch=AD8_N    ChipKit pin=A11
		set_property src_info {type:XDC file:1 line:164 export:INPUT save:INPUT read:READ} [current_design]
		## ChipKit Inner Analog Header - as Digital I/O
		set_property src_info {type:XDC file:1 line:165 export:INPUT save:INPUT read:READ} [current_design]
		## NOTE: The following constraints should be used when using the inner analog header ports as digital I/O.
		set_property src_info {type:XDC file:1 line:166 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN F19   IOSTANDARD LVCMOS33 } [get_ports { ck_a6  }]; #IO_L15P_T2_DQS_AD12P_35 Sch=AD12_P
		set_property src_info {type:XDC file:1 line:167 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN F20   IOSTANDARD LVCMOS33 } [get_ports { ck_a7  }]; #IO_L15N_T2_DQS_AD12N_35 Sch=AD12_N
		set_property src_info {type:XDC file:1 line:168 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN C20   IOSTANDARD LVCMOS33 } [get_ports { ck_a8  }]; #IO_L1P_T0_AD0P_35       Sch=AD0_P
		set_property src_info {type:XDC file:1 line:169 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN B20   IOSTANDARD LVCMOS33 } [get_ports { ck_a9  }]; #IO_L1N_T0_AD0N_35       Sch=AD0_N
		set_property src_info {type:XDC file:1 line:170 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN B19   IOSTANDARD LVCMOS33 } [get_ports { ck_a10 }]; #IO_L2P_T0_AD8P_35       Sch=AD8_P
		set_property src_info {type:XDC file:1 line:171 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN A20   IOSTANDARD LVCMOS33 } [get_ports { ck_a11 }]; #IO_L2N_T0_AD8N_35       Sch=AD8_N
		set_property src_info {type:XDC file:1 line:172 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:173 export:INPUT save:INPUT read:READ} [current_design]
		## ChipKit SPI
		set_property src_info {type:XDC file:1 line:174 export:INPUT save:INPUT read:READ} [current_design]
		## NOTE: The ChipKit SPI header ports can also be used as digital I/O
		set_property src_info {type:XDC file:1 line:175 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN W15   IOSTANDARD LVCMOS33 } [get_ports { ck_miso }]; #IO_L10N_T1_34 Sch=CK_MISO
		set_property src_info {type:XDC file:1 line:176 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN T12   IOSTANDARD LVCMOS33 } [get_ports { ck_mosi }]; #IO_L2P_T0_34 Sch=CK_MOSI
		set_property src_info {type:XDC file:1 line:177 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN H15   IOSTANDARD LVCMOS33 } [get_ports { ck_sck  }]; #IO_L19P_T3_35 Sch=CK_SCK
		set_property src_info {type:XDC file:1 line:178 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN F16   IOSTANDARD LVCMOS33 } [get_ports { ck_ss   }]; #IO_L6P_T0_35 Sch=CK_SS
		set_property src_info {type:XDC file:1 line:179 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:180 export:INPUT save:INPUT read:READ} [current_design]
		## ChipKit I2C
		set_property src_info {type:XDC file:1 line:181 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN P16   IOSTANDARD LVCMOS33 } [get_ports { ck_scl }]; #IO_L24N_T3_34 Sch=CK_SCL
		set_property src_info {type:XDC file:1 line:182 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN P15   IOSTANDARD LVCMOS33 } [get_ports { ck_sda }]; #IO_L24P_T3_34 Sch=CK_SDA
		set_property src_info {type:XDC file:1 line:183 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:184 export:INPUT save:INPUT read:READ} [current_design]
		## Misc. ChipKit Ports
		set_property src_info {type:XDC file:1 line:185 export:INPUT save:INPUT read:READ} [current_design]
		#set_property -dict { PACKAGE_PIN Y13   IOSTANDARD LVCMOS33 } [get_ports { ck_ioa }]; #IO_L20N_T3_13 Sch=CK_IOA
		set_property src_info {type:XDC file:1 line:186 export:INPUT save:INPUT read:READ} [current_design]
		
		set_property src_info {type:XDC file:1 line:187 export:INPUT save:INPUT read:READ} [current_design]
		## Not Connected Pins
		set_property src_info {type:XDC file:1 line:188 export:INPUT save:INPUT read:READ} [current_design]
		#set_property PACKAGE_PIN F17 [get_ports {netic20_f17}]; #IO_L6N_T0_VREF_35
		set_property src_info {type:XDC file:1 line:189 export:INPUT save:INPUT read:READ} [current_design]
		#set_property PACKAGE_PIN G18 [get_ports {netic20_g18}]; #IO_L16N_T2_35
		set_property src_info {type:XDC file:1 line:190 export:INPUT save:INPUT read:READ} [current_design]
		#set_property PACKAGE_PIN T9 [get_ports {netic20_t9}]; #IO_L12P_T1_MRCC_13
		set_property src_info {type:XDC file:1 line:191 export:INPUT save:INPUT read:READ} [current_design]
		#set_property PACKAGE_PIN U9 [get_ports {netic20_u9}]; #IO_L17P_T2_13
		set_property src_info {type:XDC file:1 line:192 export:INPUT save:INPUT read:READ} [current_design]
		
	Group: IN_CONTEXT... 
		create_clock -period 100.000 [get_ports {i_clk}]
		set_property -quiet IO_BUFFER_TYPE NONE [get_ports -quiet i_clk]
		set_property -quiet CLOCK_BUFFER_TYPE NONE [get_ports -quiet i_clk]
		set_property -quiet IO_BUFFER_TYPE NONE [get_ports -quiet i_din]
		set_property -quiet CLOCK_BUFFER_TYPE NONE [get_ports -quiet i_din]
		set_property -quiet IO_BUFFER_TYPE NONE [get_ports -quiet i_din_valid]
		set_property -quiet CLOCK_BUFFER_TYPE NONE [get_ports -quiet i_din_valid]
		set_property -quiet IO_BUFFER_TYPE NONE [get_ports -quiet i_en]
		set_property -quiet CLOCK_BUFFER_TYPE NONE [get_ports -quiet i_en]
		set_property -quiet IO_BUFFER_TYPE NONE [get_ports -quiet i_ready]
		set_property -quiet CLOCK_BUFFER_TYPE NONE [get_ports -quiet i_ready]
		set_property -quiet IO_BUFFER_TYPE NONE [get_ports -quiet i_rst]
		set_property -quiet CLOCK_BUFFER_TYPE NONE [get_ports -quiet i_rst]
		set_property -quiet IO_BUFFER_TYPE NONE [get_ports -quiet o_dout]
		set_property -quiet CLOCK_BUFFER_TYPE NONE [get_ports -quiet o_dout]
		set_property -quiet IO_BUFFER_TYPE NONE [get_ports -quiet o_dout_valid]
		set_property -quiet CLOCK_BUFFER_TYPE NONE [get_ports -quiet o_dout_valid]
		set_property -quiet IO_BUFFER_TYPE NONE [get_ports -quiet o_ready]
		set_property -quiet CLOCK_BUFFER_TYPE NONE [get_ports -quiet o_ready]
		set_property -quiet IS_IP_OOC_CELL TRUE [get_cells -of [get_ports -no_traverse -quiet i_clk]]
	Group: EARLY... 

Device Site Types: 
	SiteTypeEnum: SLICEL
	SiteTypeEnum: IOB33
	SiteTypeEnum: OLOGICE3
	SiteTypeEnum: FIFO18E1
	SiteTypeEnum: OUT_FIFO
	SiteTypeEnum: PHASER_REF
	SiteTypeEnum: BUFIO
	SiteTypeEnum: CAPTURE
	SiteTypeEnum: IDELAYE2
	SiteTypeEnum: DNA_PORT
	SiteTypeEnum: MMCME2_ADV
	SiteTypeEnum: FRAME_ECC
	SiteTypeEnum: CFG_IO_ACCESS
	SiteTypeEnum: PMV2_SVT
	SiteTypeEnum: MTBF2
	SiteTypeEnum: PMV2
	SiteTypeEnum: RAMBFIFO36E1
	SiteTypeEnum: BUFHCE
	SiteTypeEnum: BUFGCTRL
	SiteTypeEnum: PHY_CONTROL
	SiteTypeEnum: DCIRESET
	SiteTypeEnum: IOPAD
	SiteTypeEnum: PMVBRAM
	SiteTypeEnum: EFUSE_USR
	SiteTypeEnum: PLLE2_ADV
	SiteTypeEnum: GCLK_TEST_BUF
	SiteTypeEnum: PHASER_OUT_PHY
	SiteTypeEnum: IOB33M
	SiteTypeEnum: ICAP
	SiteTypeEnum: BSCAN
	SiteTypeEnum: PMVIOB
	SiteTypeEnum: TIEOFF
	SiteTypeEnum: PS7
	SiteTypeEnum: PMV
	SiteTypeEnum: RAMB18E1
	SiteTypeEnum: BUFR
	SiteTypeEnum: IDELAYCTRL
	SiteTypeEnum: SLICEM
	SiteTypeEnum: IPAD
	SiteTypeEnum: XADC
	SiteTypeEnum: STARTUP
	SiteTypeEnum: IOB33S
	SiteTypeEnum: IN_FIFO
	SiteTypeEnum: ILOGICE3
	SiteTypeEnum: DSP48E1
	SiteTypeEnum: USR_ACCESS
	SiteTypeEnum: PHASER_IN_PHY
	SiteTypeEnum: BUFMRCE

Packing BUFGCTRL Cells... (1

Packing carry chains... (47)
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[11]_i_50
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[3]_i_18
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[11]_i_52
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[11]_i_51
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[11]_i_54
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[11]_i_53
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[11]_i_56
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[11]_i_55
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[11]_i_58
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[11]_i_57
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[3]_i_1
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[3]_i_5
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[7]_i_15
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[7]_i_14
		Chain Size: (6), Chain Anchor: fir_filter_inst/ov_dout_reg[7]_i_13
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[0].tap_inst/ov_sum_reg[0]_i_1__29
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[11].tap_inst/ov_sum_reg[0]_i_1__8
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[20].tap_inst/ov_sum_reg[0]_i_1__17
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[4].tap_inst/ov_sum_reg[0]_i_1__1
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[18].tap_inst/ov_sum_reg[0]_i_1__15
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[14].tap_inst/ov_sum_reg[0]_i_1__11
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[27].tap_inst/ov_sum_reg[0]_i_1__24
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[28].tap_inst/ov_sum_reg[0]_i_1__25
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[15].tap_inst/ov_sum_reg[0]_i_1__12
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[1].tap_inst/ov_sum_reg[0]_i_2
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[3].tap_inst/ov_sum_reg[0]_i_1__0
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[19].tap_inst/ov_sum_reg[0]_i_1__16
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[26].tap_inst/ov_sum_reg[0]_i_1__23
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[7].tap_inst/ov_sum_reg[0]_i_1__4
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[8].tap_inst/ov_sum_reg[0]_i_1__5
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[23].tap_inst/ov_sum_reg[0]_i_1__20
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[5].tap_inst/ov_sum_reg[0]_i_1__2
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[24].tap_inst/ov_sum_reg[0]_i_1__21
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[21].tap_inst/ov_sum_reg[0]_i_1__18
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[22].tap_inst/ov_sum_reg[0]_i_1__19
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[6].tap_inst/ov_sum_reg[0]_i_1__3
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[29].tap_inst/ov_sum_reg[0]_i_1__26
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[2].tap_inst/ov_sum_reg[0]_i_1
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[13].tap_inst/ov_sum_reg[0]_i_1__10
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[25].tap_inst/ov_sum_reg[0]_i_1__22
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[9].tap_inst/ov_sum_reg[0]_i_1__6
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[31].tap_inst/ov_sum_reg[0]_i_1__28
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[16].tap_inst/ov_sum_reg[0]_i_1__13
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[17].tap_inst/ov_sum_reg[0]_i_1__14
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[30].tap_inst/ov_sum_reg[0]_i_1__27
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[10].tap_inst/ov_sum_reg[0]_i_1__7
		Chain Size: (6), Chain Anchor: fir_filter_inst/genblk1[12].tap_inst/ov_sum_reg[0]_i_1__9

Packing DSP Cascades... (32)
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[0].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[0].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[0].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[11].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[11].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[11].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[20].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[20].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[20].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[4].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[4].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[4].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[18].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[18].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[18].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[14].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[14].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[14].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[27].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[27].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[27].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[28].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[28].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[28].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[15].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[15].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[15].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[1].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[1].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[1].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[3].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[3].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[3].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[19].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[19].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[19].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[26].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[26].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[26].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[7].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[7].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[7].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[8].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[8].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[8].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[23].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[23].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[23].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[5].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[5].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[5].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[24].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[24].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[24].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[21].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[21].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[21].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[22].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[22].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[22].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[6].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[6].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[6].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[29].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[29].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[29].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[2].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[2].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[2].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[13].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[13].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[13].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[25].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[25].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[25].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[9].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[9].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[9].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[31].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[31].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[31].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[16].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[16].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[16].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[17].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[17].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[17].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[30].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[30].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[30].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[10].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[10].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[10].tap_inst/ov_sum1__0
	Cascade Size: (2), Cascade Anchor: fir_filter_inst/genblk1[12].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[12].tap_inst/ov_sum1
		Placing DSP: fir_filter_inst/genblk1[12].tap_inst/ov_sum1__0

Packing RAMBCells... (64)

Packing LUT-FF Pair Groups... (11)
	CENet: deserializer_inst/counter[4]_i_1_n_0               RNet: deserializer_inst/i_rst_IBUF                      
	CENet: serializer_inst/i_en_IBUF                          RNet: serializer_inst/i_rst_IBUF                        
	CENet: fir_filter_inst/weight_re_addr[6]_i_1_n_0          RNet: fir_filter_inst/i_rst_IBUF                        
	CENet: fir_filter_inst/sel                                RNet: fir_filter_inst/i_rst_IBUF                        
	CENet: fir_filter_inst/sample_addr[5]_i_1_n_0             RNet: fir_filter_inst/i_rst_IBUF                        
	CENet: fir_filter_inst/<const1>                           RNet: fir_filter_inst/i_rst_IBUF                        
	CENet: deserializer_inst/ov_dout[23]_i_1__0_n_0           RNet: deserializer_inst/<const0>                        
	CENet: fir_filter_inst/sample_re_addr[5]_i_1_n_0          RNet: fir_filter_inst/i_rst_IBUF                        
	CENet: deserializer_inst/i_en_IBUF                        RNet: deserializer_inst/i_rst_IBUF                      
	CENet: serializer_inst/shift_reg[23]_i_1_n_0              RNet: serializer_inst/i_rst_IBUF                        
	CENet: serializer_inst/counter[4]_i_1__0_n_0              RNet: serializer_inst/i_rst_IBUF                        

Packing LUT Groups...

ALL CELL PATTERNS HAVE BEEN ARBITRARILY PLACED...

Printing occupied SLICEL sites... (435)
	Site: SLICE_X27Y144, Tile: CLBLM_R_X19Y144
	Site: SLICE_X27Y145, Tile: CLBLM_R_X19Y145
	Site: SLICE_X27Y146, Tile: CLBLM_R_X19Y146
	Site: SLICE_X27Y147, Tile: CLBLM_R_X19Y147
	Site: SLICE_X27Y148, Tile: CLBLM_R_X19Y148
	Site: SLICE_X27Y149, Tile: CLBLM_R_X19Y149
	Site: SLICE_X29Y144, Tile: CLBLL_L_X20Y144
	Site: SLICE_X29Y145, Tile: CLBLL_L_X20Y145
	Site: SLICE_X29Y146, Tile: CLBLL_L_X20Y146
	Site: SLICE_X29Y147, Tile: CLBLL_L_X20Y147
	Site: SLICE_X29Y148, Tile: CLBLL_L_X20Y148
	Site: SLICE_X29Y149, Tile: CLBLL_L_X20Y149
	Site: SLICE_X28Y144, Tile: CLBLL_L_X20Y144
	Site: SLICE_X28Y145, Tile: CLBLL_L_X20Y145
	Site: SLICE_X28Y146, Tile: CLBLL_L_X20Y146
	Site: SLICE_X28Y147, Tile: CLBLL_L_X20Y147
	Site: SLICE_X28Y148, Tile: CLBLL_L_X20Y148
	Site: SLICE_X28Y149, Tile: CLBLL_L_X20Y149
	Site: SLICE_X31Y144, Tile: CLBLM_R_X21Y144
	Site: SLICE_X31Y145, Tile: CLBLM_R_X21Y145
	Site: SLICE_X31Y146, Tile: CLBLM_R_X21Y146
	Site: SLICE_X31Y147, Tile: CLBLM_R_X21Y147
	Site: SLICE_X31Y148, Tile: CLBLM_R_X21Y148
	Site: SLICE_X31Y149, Tile: CLBLM_R_X21Y149
	Site: SLICE_X33Y144, Tile: CLBLM_R_X23Y144
	Site: SLICE_X33Y145, Tile: CLBLM_R_X23Y145
	Site: SLICE_X33Y146, Tile: CLBLM_R_X23Y146
	Site: SLICE_X33Y147, Tile: CLBLM_R_X23Y147
	Site: SLICE_X33Y148, Tile: CLBLM_R_X23Y148
	Site: SLICE_X33Y149, Tile: CLBLM_R_X23Y149
	Site: SLICE_X35Y144, Tile: CLBLM_L_X24Y144
	Site: SLICE_X35Y145, Tile: CLBLM_L_X24Y145
	Site: SLICE_X35Y146, Tile: CLBLM_L_X24Y146
	Site: SLICE_X35Y147, Tile: CLBLM_L_X24Y147
	Site: SLICE_X35Y148, Tile: CLBLM_L_X24Y148
	Site: SLICE_X35Y149, Tile: CLBLM_L_X24Y149
	Site: SLICE_X37Y144, Tile: CLBLM_L_X26Y144
	Site: SLICE_X37Y145, Tile: CLBLM_L_X26Y145
	Site: SLICE_X37Y146, Tile: CLBLM_L_X26Y146
	Site: SLICE_X37Y147, Tile: CLBLM_L_X26Y147
	Site: SLICE_X37Y148, Tile: CLBLM_L_X26Y148
	Site: SLICE_X37Y149, Tile: CLBLM_L_X26Y149
	Site: SLICE_X39Y144, Tile: CLBLM_R_X27Y144
	Site: SLICE_X39Y145, Tile: CLBLM_R_X27Y145
	Site: SLICE_X39Y146, Tile: CLBLM_R_X27Y146
	Site: SLICE_X39Y147, Tile: CLBLM_R_X27Y147
	Site: SLICE_X39Y148, Tile: CLBLM_R_X27Y148
	Site: SLICE_X39Y149, Tile: CLBLM_R_X27Y149
	Site: SLICE_X41Y144, Tile: CLBLL_L_X28Y144
	Site: SLICE_X41Y145, Tile: CLBLL_L_X28Y145
	Site: SLICE_X41Y146, Tile: CLBLL_L_X28Y146
	Site: SLICE_X41Y147, Tile: CLBLL_L_X28Y147
	Site: SLICE_X41Y148, Tile: CLBLL_L_X28Y148
	Site: SLICE_X41Y149, Tile: CLBLL_L_X28Y149
	Site: SLICE_X40Y144, Tile: CLBLL_L_X28Y144
	Site: SLICE_X40Y145, Tile: CLBLL_L_X28Y145
	Site: SLICE_X40Y146, Tile: CLBLL_L_X28Y146
	Site: SLICE_X40Y147, Tile: CLBLL_L_X28Y147
	Site: SLICE_X40Y148, Tile: CLBLL_L_X28Y148
	Site: SLICE_X40Y149, Tile: CLBLL_L_X28Y149
	Site: SLICE_X43Y144, Tile: CLBLM_R_X29Y144
	Site: SLICE_X43Y145, Tile: CLBLM_R_X29Y145
	Site: SLICE_X43Y146, Tile: CLBLM_R_X29Y146
	Site: SLICE_X43Y147, Tile: CLBLM_R_X29Y147
	Site: SLICE_X43Y148, Tile: CLBLM_R_X29Y148
	Site: SLICE_X43Y149, Tile: CLBLM_R_X29Y149
	Site: SLICE_X45Y144, Tile: CLBLL_L_X30Y144
	Site: SLICE_X45Y145, Tile: CLBLL_L_X30Y145
	Site: SLICE_X45Y146, Tile: CLBLL_L_X30Y146
	Site: SLICE_X45Y147, Tile: CLBLL_L_X30Y147
	Site: SLICE_X45Y148, Tile: CLBLL_L_X30Y148
	Site: SLICE_X45Y149, Tile: CLBLL_L_X30Y149
	Site: SLICE_X44Y144, Tile: CLBLL_L_X30Y144
	Site: SLICE_X44Y145, Tile: CLBLL_L_X30Y145
	Site: SLICE_X44Y146, Tile: CLBLL_L_X30Y146
	Site: SLICE_X44Y147, Tile: CLBLL_L_X30Y147
	Site: SLICE_X44Y148, Tile: CLBLL_L_X30Y148
	Site: SLICE_X44Y149, Tile: CLBLL_L_X30Y149
	Site: SLICE_X47Y144, Tile: CLBLM_R_X31Y144
	Site: SLICE_X47Y145, Tile: CLBLM_R_X31Y145
	Site: SLICE_X47Y146, Tile: CLBLM_R_X31Y146
	Site: SLICE_X47Y147, Tile: CLBLM_R_X31Y147
	Site: SLICE_X47Y148, Tile: CLBLM_R_X31Y148
	Site: SLICE_X47Y149, Tile: CLBLM_R_X31Y149
	Site: SLICE_X49Y144, Tile: CLBLL_L_X32Y144
	Site: SLICE_X49Y145, Tile: CLBLL_L_X32Y145
	Site: SLICE_X49Y146, Tile: CLBLL_L_X32Y146
	Site: SLICE_X49Y147, Tile: CLBLL_L_X32Y147
	Site: SLICE_X49Y148, Tile: CLBLL_L_X32Y148
	Site: SLICE_X49Y149, Tile: CLBLL_L_X32Y149
	Site: SLICE_X48Y144, Tile: CLBLL_L_X32Y144
	Site: SLICE_X48Y145, Tile: CLBLL_L_X32Y145
	Site: SLICE_X48Y146, Tile: CLBLL_L_X32Y146
	Site: SLICE_X48Y147, Tile: CLBLL_L_X32Y147
	Site: SLICE_X48Y148, Tile: CLBLL_L_X32Y148
	Site: SLICE_X48Y149, Tile: CLBLL_L_X32Y149
	Site: SLICE_X51Y144, Tile: CLBLM_L_X34Y144
	Site: SLICE_X51Y145, Tile: CLBLM_L_X34Y145
	Site: SLICE_X51Y146, Tile: CLBLM_L_X34Y146
	Site: SLICE_X51Y147, Tile: CLBLM_L_X34Y147
	Site: SLICE_X51Y148, Tile: CLBLM_L_X34Y148
	Site: SLICE_X51Y149, Tile: CLBLM_L_X34Y149
	Site: SLICE_X52Y144, Tile: CLBLL_R_X35Y144
	Site: SLICE_X52Y145, Tile: CLBLL_R_X35Y145
	Site: SLICE_X52Y146, Tile: CLBLL_R_X35Y146
	Site: SLICE_X52Y147, Tile: CLBLL_R_X35Y147
	Site: SLICE_X52Y148, Tile: CLBLL_R_X35Y148
	Site: SLICE_X52Y149, Tile: CLBLL_R_X35Y149
	Site: SLICE_X53Y144, Tile: CLBLL_R_X35Y144
	Site: SLICE_X53Y145, Tile: CLBLL_R_X35Y145
	Site: SLICE_X53Y146, Tile: CLBLL_R_X35Y146
	Site: SLICE_X53Y147, Tile: CLBLL_R_X35Y147
	Site: SLICE_X53Y148, Tile: CLBLL_R_X35Y148
	Site: SLICE_X53Y149, Tile: CLBLL_R_X35Y149
	Site: SLICE_X55Y144, Tile: CLBLM_R_X37Y144
	Site: SLICE_X55Y145, Tile: CLBLM_R_X37Y145
	Site: SLICE_X55Y146, Tile: CLBLM_R_X37Y146
	Site: SLICE_X55Y147, Tile: CLBLM_R_X37Y147
	Site: SLICE_X55Y148, Tile: CLBLM_R_X37Y148
	Site: SLICE_X55Y149, Tile: CLBLM_R_X37Y149
	Site: SLICE_X57Y144, Tile: CLBLL_L_X38Y144
	Site: SLICE_X57Y145, Tile: CLBLL_L_X38Y145
	Site: SLICE_X57Y146, Tile: CLBLL_L_X38Y146
	Site: SLICE_X57Y147, Tile: CLBLL_L_X38Y147
	Site: SLICE_X57Y148, Tile: CLBLL_L_X38Y148
	Site: SLICE_X57Y149, Tile: CLBLL_L_X38Y149
	Site: SLICE_X56Y144, Tile: CLBLL_L_X38Y144
	Site: SLICE_X56Y145, Tile: CLBLL_L_X38Y145
	Site: SLICE_X56Y146, Tile: CLBLL_L_X38Y146
	Site: SLICE_X56Y147, Tile: CLBLL_L_X38Y147
	Site: SLICE_X56Y148, Tile: CLBLL_L_X38Y148
	Site: SLICE_X56Y149, Tile: CLBLL_L_X38Y149
	Site: SLICE_X59Y144, Tile: CLBLM_R_X39Y144
	Site: SLICE_X59Y145, Tile: CLBLM_R_X39Y145
	Site: SLICE_X59Y146, Tile: CLBLM_R_X39Y146
	Site: SLICE_X59Y147, Tile: CLBLM_R_X39Y147
	Site: SLICE_X59Y148, Tile: CLBLM_R_X39Y148
	Site: SLICE_X59Y149, Tile: CLBLM_R_X39Y149
	Site: SLICE_X61Y144, Tile: CLBLL_L_X40Y144
	Site: SLICE_X61Y145, Tile: CLBLL_L_X40Y145
	Site: SLICE_X61Y146, Tile: CLBLL_L_X40Y146
	Site: SLICE_X61Y147, Tile: CLBLL_L_X40Y147
	Site: SLICE_X61Y148, Tile: CLBLL_L_X40Y148
	Site: SLICE_X61Y149, Tile: CLBLL_L_X40Y149
	Site: SLICE_X60Y144, Tile: CLBLL_L_X40Y144
	Site: SLICE_X60Y145, Tile: CLBLL_L_X40Y145
	Site: SLICE_X60Y146, Tile: CLBLL_L_X40Y146
	Site: SLICE_X60Y147, Tile: CLBLL_L_X40Y147
	Site: SLICE_X60Y148, Tile: CLBLL_L_X40Y148
	Site: SLICE_X60Y149, Tile: CLBLL_L_X40Y149
	Site: SLICE_X63Y144, Tile: CLBLM_R_X41Y144
	Site: SLICE_X63Y145, Tile: CLBLM_R_X41Y145
	Site: SLICE_X63Y146, Tile: CLBLM_R_X41Y146
	Site: SLICE_X63Y147, Tile: CLBLM_R_X41Y147
	Site: SLICE_X63Y148, Tile: CLBLM_R_X41Y148
	Site: SLICE_X63Y149, Tile: CLBLM_R_X41Y149
	Site: SLICE_X65Y144, Tile: CLBLL_L_X42Y144
	Site: SLICE_X65Y145, Tile: CLBLL_L_X42Y145
	Site: SLICE_X65Y146, Tile: CLBLL_L_X42Y146
	Site: SLICE_X65Y147, Tile: CLBLL_L_X42Y147
	Site: SLICE_X65Y148, Tile: CLBLL_L_X42Y148
	Site: SLICE_X65Y149, Tile: CLBLL_L_X42Y149
	Site: SLICE_X64Y144, Tile: CLBLL_L_X42Y144
	Site: SLICE_X64Y145, Tile: CLBLL_L_X42Y145
	Site: SLICE_X64Y146, Tile: CLBLL_L_X42Y146
	Site: SLICE_X64Y147, Tile: CLBLL_L_X42Y147
	Site: SLICE_X64Y148, Tile: CLBLL_L_X42Y148
	Site: SLICE_X64Y149, Tile: CLBLL_L_X42Y149
	Site: SLICE_X67Y144, Tile: CLBLM_R_X43Y144
	Site: SLICE_X67Y145, Tile: CLBLM_R_X43Y145
	Site: SLICE_X67Y146, Tile: CLBLM_R_X43Y146
	Site: SLICE_X67Y147, Tile: CLBLM_R_X43Y147
	Site: SLICE_X67Y148, Tile: CLBLM_R_X43Y148
	Site: SLICE_X67Y149, Tile: CLBLM_R_X43Y149
	Site: SLICE_X80Y144, Tile: CLBLL_R_X51Y144
	Site: SLICE_X80Y145, Tile: CLBLL_R_X51Y145
	Site: SLICE_X80Y146, Tile: CLBLL_R_X51Y146
	Site: SLICE_X80Y147, Tile: CLBLL_R_X51Y147
	Site: SLICE_X80Y148, Tile: CLBLL_R_X51Y148
	Site: SLICE_X80Y149, Tile: CLBLL_R_X51Y149
	Site: SLICE_X81Y144, Tile: CLBLL_R_X51Y144
	Site: SLICE_X81Y145, Tile: CLBLL_R_X51Y145
	Site: SLICE_X81Y146, Tile: CLBLL_R_X51Y146
	Site: SLICE_X81Y147, Tile: CLBLL_R_X51Y147
	Site: SLICE_X81Y148, Tile: CLBLL_R_X51Y148
	Site: SLICE_X81Y149, Tile: CLBLL_R_X51Y149
	Site: SLICE_X83Y144, Tile: CLBLM_L_X52Y144
	Site: SLICE_X83Y145, Tile: CLBLM_L_X52Y145
	Site: SLICE_X83Y146, Tile: CLBLM_L_X52Y146
	Site: SLICE_X83Y147, Tile: CLBLM_L_X52Y147
	Site: SLICE_X83Y148, Tile: CLBLM_L_X52Y148
	Site: SLICE_X83Y149, Tile: CLBLM_L_X52Y149
	Site: SLICE_X84Y144, Tile: CLBLL_R_X53Y144
	Site: SLICE_X84Y145, Tile: CLBLL_R_X53Y145
	Site: SLICE_X84Y146, Tile: CLBLL_R_X53Y146
	Site: SLICE_X84Y147, Tile: CLBLL_R_X53Y147
	Site: SLICE_X84Y148, Tile: CLBLL_R_X53Y148
	Site: SLICE_X84Y149, Tile: CLBLL_R_X53Y149
	Site: SLICE_X85Y144, Tile: CLBLL_R_X53Y144
	Site: SLICE_X85Y145, Tile: CLBLL_R_X53Y145
	Site: SLICE_X85Y146, Tile: CLBLL_R_X53Y146
	Site: SLICE_X85Y147, Tile: CLBLL_R_X53Y147
	Site: SLICE_X85Y148, Tile: CLBLL_R_X53Y148
	Site: SLICE_X85Y149, Tile: CLBLL_R_X53Y149
	Site: SLICE_X87Y144, Tile: CLBLM_L_X54Y144
	Site: SLICE_X87Y145, Tile: CLBLM_L_X54Y145
	Site: SLICE_X87Y146, Tile: CLBLM_L_X54Y146
	Site: SLICE_X87Y147, Tile: CLBLM_L_X54Y147
	Site: SLICE_X87Y148, Tile: CLBLM_L_X54Y148
	Site: SLICE_X87Y149, Tile: CLBLM_L_X54Y149
	Site: SLICE_X88Y144, Tile: CLBLL_R_X55Y144
	Site: SLICE_X88Y145, Tile: CLBLL_R_X55Y145
	Site: SLICE_X88Y146, Tile: CLBLL_R_X55Y146
	Site: SLICE_X88Y147, Tile: CLBLL_R_X55Y147
	Site: SLICE_X88Y148, Tile: CLBLL_R_X55Y148
	Site: SLICE_X88Y149, Tile: CLBLL_R_X55Y149
	Site: SLICE_X89Y144, Tile: CLBLL_R_X55Y144
	Site: SLICE_X89Y145, Tile: CLBLL_R_X55Y145
	Site: SLICE_X89Y146, Tile: CLBLL_R_X55Y146
	Site: SLICE_X89Y147, Tile: CLBLL_R_X55Y147
	Site: SLICE_X89Y148, Tile: CLBLL_R_X55Y148
	Site: SLICE_X89Y149, Tile: CLBLL_R_X55Y149
	Site: SLICE_X91Y144, Tile: CLBLM_R_X57Y144
	Site: SLICE_X91Y145, Tile: CLBLM_R_X57Y145
	Site: SLICE_X91Y146, Tile: CLBLM_R_X57Y146
	Site: SLICE_X91Y147, Tile: CLBLM_R_X57Y147
	Site: SLICE_X91Y148, Tile: CLBLM_R_X57Y148
	Site: SLICE_X91Y149, Tile: CLBLM_R_X57Y149
	Site: SLICE_X93Y144, Tile: CLBLM_L_X58Y144
	Site: SLICE_X93Y145, Tile: CLBLM_L_X58Y145
	Site: SLICE_X93Y146, Tile: CLBLM_L_X58Y146
	Site: SLICE_X93Y147, Tile: CLBLM_L_X58Y147
	Site: SLICE_X93Y148, Tile: CLBLM_L_X58Y148
	Site: SLICE_X93Y149, Tile: CLBLM_L_X58Y149
	Site: SLICE_X95Y144, Tile: CLBLM_L_X60Y144
	Site: SLICE_X95Y145, Tile: CLBLM_L_X60Y145
	Site: SLICE_X95Y146, Tile: CLBLM_L_X60Y146
	Site: SLICE_X95Y147, Tile: CLBLM_L_X60Y147
	Site: SLICE_X95Y148, Tile: CLBLM_L_X60Y148
	Site: SLICE_X95Y149, Tile: CLBLM_L_X60Y149
	Site: SLICE_X97Y144, Tile: CLBLM_R_X61Y144
	Site: SLICE_X97Y145, Tile: CLBLM_R_X61Y145
	Site: SLICE_X97Y146, Tile: CLBLM_R_X61Y146
	Site: SLICE_X97Y147, Tile: CLBLM_R_X61Y147
	Site: SLICE_X97Y148, Tile: CLBLM_R_X61Y148
	Site: SLICE_X97Y149, Tile: CLBLM_R_X61Y149
	Site: SLICE_X99Y144, Tile: CLBLM_L_X62Y144
	Site: SLICE_X99Y145, Tile: CLBLM_L_X62Y145
	Site: SLICE_X99Y146, Tile: CLBLM_L_X62Y146
	Site: SLICE_X99Y147, Tile: CLBLM_L_X62Y147
	Site: SLICE_X99Y148, Tile: CLBLM_L_X62Y148
	Site: SLICE_X99Y149, Tile: CLBLM_L_X62Y149
	Site: SLICE_X101Y144, Tile: CLBLM_R_X63Y144
	Site: SLICE_X101Y145, Tile: CLBLM_R_X63Y145
	Site: SLICE_X101Y146, Tile: CLBLM_R_X63Y146
	Site: SLICE_X101Y147, Tile: CLBLM_R_X63Y147
	Site: SLICE_X101Y148, Tile: CLBLM_R_X63Y148
	Site: SLICE_X101Y149, Tile: CLBLM_R_X63Y149
	Site: SLICE_X103Y144, Tile: CLBLM_R_X65Y144
	Site: SLICE_X103Y145, Tile: CLBLM_R_X65Y145
	Site: SLICE_X103Y146, Tile: CLBLM_R_X65Y146
	Site: SLICE_X103Y147, Tile: CLBLM_R_X65Y147
	Site: SLICE_X103Y148, Tile: CLBLM_R_X65Y148
	Site: SLICE_X103Y149, Tile: CLBLM_R_X65Y149
	Site: SLICE_X105Y144, Tile: CLBLM_L_X66Y144
	Site: SLICE_X105Y145, Tile: CLBLM_L_X66Y145
	Site: SLICE_X105Y146, Tile: CLBLM_L_X66Y146
	Site: SLICE_X105Y147, Tile: CLBLM_L_X66Y147
	Site: SLICE_X105Y148, Tile: CLBLM_L_X66Y148
	Site: SLICE_X105Y149, Tile: CLBLM_L_X66Y149
	Site: SLICE_X107Y144, Tile: CLBLL_L_X68Y144
	Site: SLICE_X107Y145, Tile: CLBLL_L_X68Y145
	Site: SLICE_X107Y146, Tile: CLBLL_L_X68Y146
	Site: SLICE_X107Y147, Tile: CLBLL_L_X68Y147
	Site: SLICE_X107Y148, Tile: CLBLL_L_X68Y148
	Site: SLICE_X107Y149, Tile: CLBLL_L_X68Y149
	Site: SLICE_X106Y144, Tile: CLBLL_L_X68Y144
	Site: SLICE_X106Y145, Tile: CLBLL_L_X68Y145
	Site: SLICE_X106Y146, Tile: CLBLL_L_X68Y146
	Site: SLICE_X106Y147, Tile: CLBLL_L_X68Y147
	Site: SLICE_X106Y148, Tile: CLBLL_L_X68Y148
	Site: SLICE_X106Y149, Tile: CLBLL_L_X68Y149
	Site: SLICE_X109Y149, Tile: CLBLM_R_X69Y149
	Site: SLICE_X111Y149, Tile: CLBLL_L_X70Y149
	Site: SLICE_X110Y149, Tile: CLBLL_L_X70Y149
	Site: SLICE_X113Y149, Tile: CLBLM_R_X71Y149
	Site: SLICE_X109Y148, Tile: CLBLM_R_X69Y148
	Site: SLICE_X111Y148, Tile: CLBLL_L_X70Y148
	Site: SLICE_X110Y148, Tile: CLBLL_L_X70Y148
	Site: SLICE_X113Y148, Tile: CLBLM_R_X71Y148
	Site: SLICE_X109Y147, Tile: CLBLM_R_X69Y147
	Site: SLICE_X111Y147, Tile: CLBLL_L_X70Y147
	Site: SLICE_X110Y147, Tile: CLBLL_L_X70Y147
	Site: SLICE_X113Y147, Tile: CLBLM_R_X71Y147
	Site: SLICE_X109Y146, Tile: CLBLM_R_X69Y146
	Site: SLICE_X111Y146, Tile: CLBLL_L_X70Y146
	Site: SLICE_X110Y146, Tile: CLBLL_L_X70Y146
	Site: SLICE_X113Y146, Tile: CLBLM_R_X71Y146
	Site: SLICE_X109Y145, Tile: CLBLM_R_X69Y145
	Site: SLICE_X111Y145, Tile: CLBLL_L_X70Y145
	Site: SLICE_X110Y145, Tile: CLBLL_L_X70Y145
	Site: SLICE_X113Y145, Tile: CLBLM_R_X71Y145
	Site: SLICE_X109Y144, Tile: CLBLM_R_X69Y144
	Site: SLICE_X111Y144, Tile: CLBLL_L_X70Y144
	Site: SLICE_X110Y144, Tile: CLBLL_L_X70Y144
	Site: SLICE_X113Y144, Tile: CLBLM_R_X71Y144
	Site: SLICE_X27Y143, Tile: CLBLM_R_X19Y143
	Site: SLICE_X29Y143, Tile: CLBLL_L_X20Y143
	Site: SLICE_X28Y143, Tile: CLBLL_L_X20Y143
	Site: SLICE_X31Y143, Tile: CLBLM_R_X21Y143
	Site: SLICE_X33Y143, Tile: CLBLM_R_X23Y143
	Site: SLICE_X35Y143, Tile: CLBLM_L_X24Y143
	Site: SLICE_X37Y143, Tile: CLBLM_L_X26Y143
	Site: SLICE_X39Y143, Tile: CLBLM_R_X27Y143
	Site: SLICE_X41Y143, Tile: CLBLL_L_X28Y143
	Site: SLICE_X40Y143, Tile: CLBLL_L_X28Y143
	Site: SLICE_X43Y143, Tile: CLBLM_R_X29Y143
	Site: SLICE_X45Y143, Tile: CLBLL_L_X30Y143
	Site: SLICE_X44Y143, Tile: CLBLL_L_X30Y143
	Site: SLICE_X47Y143, Tile: CLBLM_R_X31Y143
	Site: SLICE_X49Y143, Tile: CLBLL_L_X32Y143
	Site: SLICE_X48Y143, Tile: CLBLL_L_X32Y143
	Site: SLICE_X51Y143, Tile: CLBLM_L_X34Y143
	Site: SLICE_X52Y143, Tile: CLBLL_R_X35Y143
	Site: SLICE_X53Y143, Tile: CLBLL_R_X35Y143
	Site: SLICE_X55Y143, Tile: CLBLM_R_X37Y143
	Site: SLICE_X57Y143, Tile: CLBLL_L_X38Y143
	Site: SLICE_X56Y143, Tile: CLBLL_L_X38Y143
	Site: SLICE_X59Y143, Tile: CLBLM_R_X39Y143
	Site: SLICE_X61Y143, Tile: CLBLL_L_X40Y143
	Site: SLICE_X60Y143, Tile: CLBLL_L_X40Y143
	Site: SLICE_X63Y143, Tile: CLBLM_R_X41Y143
	Site: SLICE_X65Y143, Tile: CLBLL_L_X42Y143
	Site: SLICE_X64Y143, Tile: CLBLL_L_X42Y143
	Site: SLICE_X67Y143, Tile: CLBLM_R_X43Y143
	Site: SLICE_X80Y143, Tile: CLBLL_R_X51Y143
	Site: SLICE_X81Y143, Tile: CLBLL_R_X51Y143
	Site: SLICE_X83Y143, Tile: CLBLM_L_X52Y143
	Site: SLICE_X84Y143, Tile: CLBLL_R_X53Y143
	Site: SLICE_X85Y143, Tile: CLBLL_R_X53Y143
	Site: SLICE_X87Y143, Tile: CLBLM_L_X54Y143
	Site: SLICE_X88Y143, Tile: CLBLL_R_X55Y143
	Site: SLICE_X89Y143, Tile: CLBLL_R_X55Y143
	Site: SLICE_X91Y143, Tile: CLBLM_R_X57Y143
	Site: SLICE_X93Y143, Tile: CLBLM_L_X58Y143
	Site: SLICE_X95Y143, Tile: CLBLM_L_X60Y143
	Site: SLICE_X97Y143, Tile: CLBLM_R_X61Y143
	Site: SLICE_X99Y143, Tile: CLBLM_L_X62Y143
	Site: SLICE_X101Y143, Tile: CLBLM_R_X63Y143
	Site: SLICE_X103Y143, Tile: CLBLM_R_X65Y143
	Site: SLICE_X105Y143, Tile: CLBLM_L_X66Y143
	Site: SLICE_X107Y143, Tile: CLBLL_L_X68Y143
	Site: SLICE_X106Y143, Tile: CLBLL_L_X68Y143
	Site: SLICE_X109Y143, Tile: CLBLM_R_X69Y143
	Site: SLICE_X111Y143, Tile: CLBLL_L_X70Y143
	Site: SLICE_X110Y143, Tile: CLBLL_L_X70Y143
	Site: SLICE_X113Y143, Tile: CLBLM_R_X71Y143
	Site: SLICE_X27Y142, Tile: CLBLM_R_X19Y142
	Site: SLICE_X29Y142, Tile: CLBLL_L_X20Y142
	Site: SLICE_X28Y142, Tile: CLBLL_L_X20Y142
	Site: SLICE_X31Y142, Tile: CLBLM_R_X21Y142
	Site: SLICE_X33Y142, Tile: CLBLM_R_X23Y142
	Site: SLICE_X35Y142, Tile: CLBLM_L_X24Y142
	Site: SLICE_X37Y142, Tile: CLBLM_L_X26Y142
	Site: SLICE_X39Y142, Tile: CLBLM_R_X27Y142
	Site: SLICE_X41Y142, Tile: CLBLL_L_X28Y142
	Site: SLICE_X40Y142, Tile: CLBLL_L_X28Y142
	Site: SLICE_X43Y142, Tile: CLBLM_R_X29Y142
	Site: SLICE_X45Y142, Tile: CLBLL_L_X30Y142
	Site: SLICE_X44Y142, Tile: CLBLL_L_X30Y142
	Site: SLICE_X47Y142, Tile: CLBLM_R_X31Y142
	Site: SLICE_X49Y142, Tile: CLBLL_L_X32Y142
	Site: SLICE_X48Y142, Tile: CLBLL_L_X32Y142
	Site: SLICE_X51Y142, Tile: CLBLM_L_X34Y142
	Site: SLICE_X52Y142, Tile: CLBLL_R_X35Y142
	Site: SLICE_X53Y142, Tile: CLBLL_R_X35Y142
	Site: SLICE_X55Y142, Tile: CLBLM_R_X37Y142
	Site: SLICE_X57Y142, Tile: CLBLL_L_X38Y142
	Site: SLICE_X56Y142, Tile: CLBLL_L_X38Y142
	Site: SLICE_X59Y142, Tile: CLBLM_R_X39Y142
	Site: SLICE_X61Y142, Tile: CLBLL_L_X40Y142
	Site: SLICE_X60Y142, Tile: CLBLL_L_X40Y142
	Site: SLICE_X63Y142, Tile: CLBLM_R_X41Y142
	Site: SLICE_X65Y142, Tile: CLBLL_L_X42Y142
	Site: SLICE_X64Y142, Tile: CLBLL_L_X42Y142
	Site: SLICE_X67Y142, Tile: CLBLM_R_X43Y142
	Site: SLICE_X80Y142, Tile: CLBLL_R_X51Y142
	Site: SLICE_X81Y142, Tile: CLBLL_R_X51Y142
	Site: SLICE_X83Y142, Tile: CLBLM_L_X52Y142
	Site: SLICE_X84Y142, Tile: CLBLL_R_X53Y142
	Site: SLICE_X85Y142, Tile: CLBLL_R_X53Y142
	Site: SLICE_X87Y142, Tile: CLBLM_L_X54Y142
	Site: SLICE_X88Y142, Tile: CLBLL_R_X55Y142
	Site: SLICE_X89Y142, Tile: CLBLL_R_X55Y142
	Site: SLICE_X91Y142, Tile: CLBLM_R_X57Y142
	Site: SLICE_X93Y142, Tile: CLBLM_L_X58Y142
	Site: SLICE_X95Y142, Tile: CLBLM_L_X60Y142
	Site: SLICE_X97Y142, Tile: CLBLM_R_X61Y142
	Site: SLICE_X99Y142, Tile: CLBLM_L_X62Y142
	Site: SLICE_X101Y142, Tile: CLBLM_R_X63Y142
	Site: SLICE_X103Y142, Tile: CLBLM_R_X65Y142
	Site: SLICE_X105Y142, Tile: CLBLM_L_X66Y142
	Site: SLICE_X107Y142, Tile: CLBLL_L_X68Y142
	Site: SLICE_X106Y142, Tile: CLBLL_L_X68Y142
	Site: SLICE_X109Y142, Tile: CLBLM_R_X69Y142
	Site: SLICE_X111Y142, Tile: CLBLL_L_X70Y142
	Site: SLICE_X110Y142, Tile: CLBLL_L_X70Y142
	Site: SLICE_X113Y142, Tile: CLBLM_R_X71Y142
	Site: SLICE_X27Y141, Tile: CLBLM_R_X19Y141
	Site: SLICE_X29Y141, Tile: CLBLL_L_X20Y141
	Site: SLICE_X28Y141, Tile: CLBLL_L_X20Y141
	Site: SLICE_X31Y141, Tile: CLBLM_R_X21Y141
	Site: SLICE_X33Y141, Tile: CLBLM_R_X23Y141
	Site: SLICE_X35Y141, Tile: CLBLM_L_X24Y141
	Site: SLICE_X37Y141, Tile: CLBLM_L_X26Y141
	Site: SLICE_X39Y141, Tile: CLBLM_R_X27Y141
	Site: SLICE_X41Y141, Tile: CLBLL_L_X28Y141
	Site: SLICE_X40Y141, Tile: CLBLL_L_X28Y141
	Site: SLICE_X43Y141, Tile: CLBLM_R_X29Y141
	Site: SLICE_X45Y141, Tile: CLBLL_L_X30Y141
	Site: SLICE_X44Y141, Tile: CLBLL_L_X30Y141
	Site: SLICE_X47Y141, Tile: CLBLM_R_X31Y141
	Site: SLICE_X49Y141, Tile: CLBLL_L_X32Y141
	Site: SLICE_X48Y141, Tile: CLBLL_L_X32Y141
	Site: SLICE_X51Y141, Tile: CLBLM_L_X34Y141
	Site: SLICE_X52Y141, Tile: CLBLL_R_X35Y141
	Site: SLICE_X53Y141, Tile: CLBLL_R_X35Y141
	Site: SLICE_X55Y141, Tile: CLBLM_R_X37Y141
	Site: SLICE_X57Y141, Tile: CLBLL_L_X38Y141
	Site: SLICE_X56Y141, Tile: CLBLL_L_X38Y141
	Site: SLICE_X59Y141, Tile: CLBLM_R_X39Y141
	Site: SLICE_X61Y141, Tile: CLBLL_L_X40Y141
	Site: SLICE_X60Y141, Tile: CLBLL_L_X40Y141
	Site: SLICE_X63Y141, Tile: CLBLM_R_X41Y141
	Site: SLICE_X65Y141, Tile: CLBLL_L_X42Y141

Printing occupied IOB33 sites... (0)

Printing occupied OLOGICE3 sites... (0)

Printing occupied FIFO18E1 sites... (32)
	Site: RAMB18_X5Y58, Tile: BRAM_R_X67Y145
	Site: RAMB18_X4Y58, Tile: BRAM_L_X56Y145
	Site: RAMB18_X3Y58, Tile: BRAM_L_X36Y145
	Site: RAMB18_X2Y58, Tile: BRAM_L_X22Y145
	Site: RAMB18_X5Y56, Tile: BRAM_R_X67Y140
	Site: RAMB18_X4Y56, Tile: BRAM_L_X56Y140
	Site: RAMB18_X3Y56, Tile: BRAM_L_X36Y140
	Site: RAMB18_X2Y56, Tile: BRAM_L_X22Y140
	Site: RAMB18_X5Y54, Tile: BRAM_R_X67Y135
	Site: RAMB18_X4Y54, Tile: BRAM_L_X56Y135
	Site: RAMB18_X3Y54, Tile: BRAM_L_X36Y135
	Site: RAMB18_X2Y54, Tile: BRAM_L_X22Y135
	Site: RAMB18_X5Y52, Tile: BRAM_R_X67Y130
	Site: RAMB18_X4Y52, Tile: BRAM_L_X56Y130
	Site: RAMB18_X3Y52, Tile: BRAM_L_X36Y130
	Site: RAMB18_X2Y52, Tile: BRAM_L_X22Y130
	Site: RAMB18_X5Y50, Tile: BRAM_R_X67Y125
	Site: RAMB18_X4Y50, Tile: BRAM_L_X56Y125
	Site: RAMB18_X3Y50, Tile: BRAM_L_X36Y125
	Site: RAMB18_X2Y50, Tile: BRAM_L_X22Y125
	Site: RAMB18_X5Y48, Tile: BRAM_R_X67Y120
	Site: RAMB18_X4Y48, Tile: BRAM_L_X56Y120
	Site: RAMB18_X3Y48, Tile: BRAM_L_X36Y120
	Site: RAMB18_X2Y48, Tile: BRAM_L_X22Y120
	Site: RAMB18_X5Y46, Tile: BRAM_R_X67Y115
	Site: RAMB18_X4Y46, Tile: BRAM_L_X56Y115
	Site: RAMB18_X3Y46, Tile: BRAM_L_X36Y115
	Site: RAMB18_X2Y46, Tile: BRAM_L_X22Y115
	Site: RAMB18_X5Y44, Tile: BRAM_R_X67Y110
	Site: RAMB18_X4Y44, Tile: BRAM_L_X56Y110
	Site: RAMB18_X3Y44, Tile: BRAM_L_X36Y110
	Site: RAMB18_X2Y44, Tile: BRAM_L_X22Y110

Printing occupied OUT_FIFO sites... (0)

Printing occupied PHASER_REF sites... (0)

Printing occupied BUFIO sites... (0)

Printing occupied CAPTURE sites... (0)

Printing occupied IDELAYE2 sites... (0)

Printing occupied DNA_PORT sites... (0)

Printing occupied MMCME2_ADV sites... (0)

Printing occupied FRAME_ECC sites... (0)

Printing occupied CFG_IO_ACCESS sites... (0)

Printing occupied PMV2_SVT sites... (0)

Printing occupied MTBF2 sites... (0)

Printing occupied PMV2 sites... (0)

Printing occupied RAMBFIFO36E1 sites... (0)

Printing occupied BUFHCE sites... (0)

Printing occupied BUFGCTRL sites... (1)
	Site: BUFGCTRL_X0Y16, Tile: CLK_BUFG_TOP_R_X87Y53

Printing occupied PHY_CONTROL sites... (0)

Printing occupied DCIRESET sites... (0)

Printing occupied IOPAD sites... (0)

Printing occupied PMVBRAM sites... (0)

Printing occupied EFUSE_USR sites... (0)

Printing occupied PLLE2_ADV sites... (0)

Printing occupied GCLK_TEST_BUF sites... (0)

Printing occupied PHASER_OUT_PHY sites... (0)

Printing occupied IOB33M sites... (0)

Printing occupied ICAP sites... (0)

Printing occupied BSCAN sites... (0)

Printing occupied PMVIOB sites... (0)

Printing occupied TIEOFF sites... (0)

Printing occupied PS7 sites... (0)

Printing occupied PMV sites... (0)

Printing occupied RAMB18E1 sites... (32)
	Site: RAMB18_X5Y59, Tile: BRAM_R_X67Y145
	Site: RAMB18_X4Y59, Tile: BRAM_L_X56Y145
	Site: RAMB18_X3Y59, Tile: BRAM_L_X36Y145
	Site: RAMB18_X2Y59, Tile: BRAM_L_X22Y145
	Site: RAMB18_X5Y57, Tile: BRAM_R_X67Y140
	Site: RAMB18_X4Y57, Tile: BRAM_L_X56Y140
	Site: RAMB18_X3Y57, Tile: BRAM_L_X36Y140
	Site: RAMB18_X2Y57, Tile: BRAM_L_X22Y140
	Site: RAMB18_X5Y55, Tile: BRAM_R_X67Y135
	Site: RAMB18_X4Y55, Tile: BRAM_L_X56Y135
	Site: RAMB18_X3Y55, Tile: BRAM_L_X36Y135
	Site: RAMB18_X2Y55, Tile: BRAM_L_X22Y135
	Site: RAMB18_X5Y53, Tile: BRAM_R_X67Y130
	Site: RAMB18_X4Y53, Tile: BRAM_L_X56Y130
	Site: RAMB18_X3Y53, Tile: BRAM_L_X36Y130
	Site: RAMB18_X2Y53, Tile: BRAM_L_X22Y130
	Site: RAMB18_X5Y51, Tile: BRAM_R_X67Y125
	Site: RAMB18_X4Y51, Tile: BRAM_L_X56Y125
	Site: RAMB18_X3Y51, Tile: BRAM_L_X36Y125
	Site: RAMB18_X2Y51, Tile: BRAM_L_X22Y125
	Site: RAMB18_X5Y49, Tile: BRAM_R_X67Y120
	Site: RAMB18_X4Y49, Tile: BRAM_L_X56Y120
	Site: RAMB18_X3Y49, Tile: BRAM_L_X36Y120
	Site: RAMB18_X2Y49, Tile: BRAM_L_X22Y120
	Site: RAMB18_X5Y47, Tile: BRAM_R_X67Y115
	Site: RAMB18_X4Y47, Tile: BRAM_L_X56Y115
	Site: RAMB18_X3Y47, Tile: BRAM_L_X36Y115
	Site: RAMB18_X2Y47, Tile: BRAM_L_X22Y115
	Site: RAMB18_X5Y45, Tile: BRAM_R_X67Y110
	Site: RAMB18_X4Y45, Tile: BRAM_L_X56Y110
	Site: RAMB18_X3Y45, Tile: BRAM_L_X36Y110
	Site: RAMB18_X2Y45, Tile: BRAM_L_X22Y110

Printing occupied BUFR sites... (0)

Printing occupied IDELAYCTRL sites... (0)

Printing occupied SLICEM sites... (0)

Printing occupied IPAD sites... (0)

Printing occupied XADC sites... (0)

Printing occupied STARTUP sites... (0)

Printing occupied IOB33S sites... (0)

Printing occupied IN_FIFO sites... (0)

Printing occupied ILOGICE3 sites... (0)

Printing occupied DSP48E1 sites... (64)
	Site: DSP48_X2Y58, Tile: DSP_R_X25Y145
	Site: DSP48_X2Y59, Tile: DSP_R_X25Y145
	Site: DSP48_X3Y58, Tile: DSP_R_X59Y145
	Site: DSP48_X3Y59, Tile: DSP_R_X59Y145
	Site: DSP48_X4Y58, Tile: DSP_L_X64Y145
	Site: DSP48_X4Y59, Tile: DSP_L_X64Y145
	Site: DSP48_X2Y56, Tile: DSP_R_X25Y140
	Site: DSP48_X2Y57, Tile: DSP_R_X25Y140
	Site: DSP48_X3Y56, Tile: DSP_R_X59Y140
	Site: DSP48_X3Y57, Tile: DSP_R_X59Y140
	Site: DSP48_X4Y56, Tile: DSP_L_X64Y140
	Site: DSP48_X4Y57, Tile: DSP_L_X64Y140
	Site: DSP48_X2Y54, Tile: DSP_R_X25Y135
	Site: DSP48_X2Y55, Tile: DSP_R_X25Y135
	Site: DSP48_X3Y54, Tile: DSP_R_X59Y135
	Site: DSP48_X3Y55, Tile: DSP_R_X59Y135
	Site: DSP48_X4Y54, Tile: DSP_L_X64Y135
	Site: DSP48_X4Y55, Tile: DSP_L_X64Y135
	Site: DSP48_X2Y52, Tile: DSP_R_X25Y130
	Site: DSP48_X2Y53, Tile: DSP_R_X25Y130
	Site: DSP48_X3Y52, Tile: DSP_R_X59Y130
	Site: DSP48_X3Y53, Tile: DSP_R_X59Y130
	Site: DSP48_X4Y52, Tile: DSP_L_X64Y130
	Site: DSP48_X4Y53, Tile: DSP_L_X64Y130
	Site: DSP48_X2Y50, Tile: DSP_R_X25Y125
	Site: DSP48_X2Y51, Tile: DSP_R_X25Y125
	Site: DSP48_X3Y50, Tile: DSP_R_X59Y125
	Site: DSP48_X3Y51, Tile: DSP_R_X59Y125
	Site: DSP48_X4Y50, Tile: DSP_L_X64Y125
	Site: DSP48_X4Y51, Tile: DSP_L_X64Y125
	Site: DSP48_X2Y48, Tile: DSP_R_X25Y120
	Site: DSP48_X2Y49, Tile: DSP_R_X25Y120
	Site: DSP48_X3Y48, Tile: DSP_R_X59Y120
	Site: DSP48_X3Y49, Tile: DSP_R_X59Y120
	Site: DSP48_X4Y48, Tile: DSP_L_X64Y120
	Site: DSP48_X4Y49, Tile: DSP_L_X64Y120
	Site: DSP48_X2Y46, Tile: DSP_R_X25Y115
	Site: DSP48_X2Y47, Tile: DSP_R_X25Y115
	Site: DSP48_X3Y46, Tile: DSP_R_X59Y115
	Site: DSP48_X3Y47, Tile: DSP_R_X59Y115
	Site: DSP48_X4Y46, Tile: DSP_L_X64Y115
	Site: DSP48_X4Y47, Tile: DSP_L_X64Y115
	Site: DSP48_X2Y44, Tile: DSP_R_X25Y110
	Site: DSP48_X2Y45, Tile: DSP_R_X25Y110
	Site: DSP48_X3Y44, Tile: DSP_R_X59Y110
	Site: DSP48_X3Y45, Tile: DSP_R_X59Y110
	Site: DSP48_X4Y44, Tile: DSP_L_X64Y110
	Site: DSP48_X4Y45, Tile: DSP_L_X64Y110
	Site: DSP48_X2Y42, Tile: DSP_R_X25Y105
	Site: DSP48_X2Y43, Tile: DSP_R_X25Y105
	Site: DSP48_X3Y42, Tile: DSP_R_X59Y105
	Site: DSP48_X3Y43, Tile: DSP_R_X59Y105
	Site: DSP48_X4Y42, Tile: DSP_L_X64Y105
	Site: DSP48_X4Y43, Tile: DSP_L_X64Y105
	Site: DSP48_X2Y40, Tile: DSP_R_X25Y100
	Site: DSP48_X2Y41, Tile: DSP_R_X25Y100
	Site: DSP48_X3Y40, Tile: DSP_R_X59Y100
	Site: DSP48_X3Y41, Tile: DSP_R_X59Y100
	Site: DSP48_X4Y40, Tile: DSP_L_X64Y100
	Site: DSP48_X4Y41, Tile: DSP_L_X64Y100
	Site: DSP48_X2Y38, Tile: DSP_R_X25Y95
	Site: DSP48_X2Y39, Tile: DSP_R_X25Y95
	Site: DSP48_X3Y38, Tile: DSP_R_X59Y95
	Site: DSP48_X3Y39, Tile: DSP_R_X59Y95

Printing occupied USR_ACCESS sites... (0)

Printing occupied PHASER_IN_PHY sites... (0)

Printing occupied BUFMRCE sites... (0)

Initial HPWL cost: 303208.0