 Begin reading netlist ( ./mylib.v )...
 End parsing Verilog file ./mylib.v with 0 errors.
 End reading netlist: #modules=46, top=udp_rslat, #lines=1689, CPU_time=0.00 sec, Memory=0MB
 Begin reading netlist ( ./circuit_ran30sff.v )...
 Error: Line of length 63856 exceeds current limit of 50000. (M18)
 End parsing Verilog file ./circuit_ran30sff.v with 0 errors.
 End reading netlist: #modules=1, top=CUT, #lines=0, CPU_time=0.01 sec, Memory=4MB
 ------------------------------------------------------------------------------
 Begin build model for topcut = CUT ...
 ------------------------------------------------------------------------------
 There were 4684 primitives and 628 faultable pins removed during model optimizations
 Warning: Rule B8 (unconnected module input pin) was violated 2 times.
 Warning: Rule B9 (undriven module internal net) was violated 2 times.
 Warning: Rule N23 (inconsistent UDP) was violated 1 times.
 End build model: #primitives=11102, CPU_time=0.01 sec, Memory=5MB
 ------------------------------------------------------------------------------
 Begin learning analyses...
 End learning analyses, total learning CPU time=0.03 sec.
 ------------------------------------------------------------------------------
 ------------------------------------------------------------------------------
 Begin scan design rules checking...
 ------------------------------------------------------------------------------
 Begin simulating test protocol procedures...
 Test protocol simulation completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin scan chain operation checking...
 Chain chain1 successfully traced with 161 scan_cells.
 Scan chain operation checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin clock rules checking...
 Clock rules checking completed, CPU time=0.00 sec.
 Performing clock grouping analysis for 1 clock.
 Clock grouping results: #pairs=0, #groups=0, #serial_pairs=0, #disturbed_pairs=0, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin nonscan rules checking...
 Nonscan cell summary: #DFF=369  #DLAT=0  #RAM_outs=0  tla_usage_type=none
 Nonscan behavior:  #LE=369
 Nonscan rules checking completed, CPU time=0.00 sec.
 ------------------------------------------------------------------------------
 Begin DRC dependent learning...
 Fast-sequential depth results: control=13(10865), observe=3(10151), detect=14(9471), CPU time=0.00 sec
 DRC dependent learning completed, CPU time=0.01 sec.
 ------------------------------------------------------------------------------
 DRC Summary Report
 ------------------------------------------------------------------------------
 No violations occurred during DRC process.
 Design rules checking was successful, total CPU time=0.01 sec.
 ------------------------------------------------------------------------------
 0 faults were removed from the fault list.
 52680 faults were added to fault list.
 ***********************************************************
 *  NOTICE:  The following DRC violations were previously  *
 *  encountered. The presence of these violations is an    *
 *  indicator that it is possible that the ATPG patterns   *
 *  created during this process may fail in simulation.    *
 *                                                         *
 *  Rules:  N23                                            *
 ***********************************************************
 ATPG performed for stuck fault model using internal pattern source.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=50896, abort_limit=10...
 27          12197   4306        1/11/0    26.03%      0.01
 54            777   3351        8/46/0    27.52%      0.01
 78            304   2479      24/184/3    28.12%      0.02
 105           222   1711      52/261/3    28.61%      0.03
 128            81    374     93/450/11    28.85%      0.05
 144            16     15    129/614/15    28.92%      0.07
 
 ------------------------------------------------------------
 Begin Full-Sequential ATPG for 36875 uncollapsed faults ...
  --- abort limit : 10 seconds, NO BACKTRACK LIMIT
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 145            4727  32148         0/0/0     38.75%         0.15
 146             793  31355         0/0/0     40.30%         0.18
 147            9308  22047         0/0/0     58.17%         0.47
 148             577  21470         0/0/0     59.29%         0.51
 149            3092  18378         0/0/0     65.30%        11.71
 150              23  18354         0/1/1     65.35%        31.88
 151             269  18082         0/2/1     65.87%        32.01
 152             203  17879         0/2/1     66.28%        32.04
 153              53  17826         0/2/2     66.38%        52.25
 154             494  17331         0/3/2     67.34%        52.37
 155            1730  15601         0/3/2     70.72%        59.53
 156              66  15533         0/5/3     70.85%        79.74  ( 1:19.74 )
 157             364  15168         0/6/3     71.56%        80.08  ( 1:20.08 )
 158             143  15019         0/7/3     71.84%        80.19  ( 1:20.19 )
 159             129  14887         0/9/4     72.09%       101.01  ( 1:41.01 )
 160             947  13940         0/9/4     73.91%       101.88  ( 1:41.88 )
 161             545  13391        0/10/4     74.99%       102.06  ( 1:42.06 )
 162             310  13073        0/13/4     75.62%       103.04  ( 1:43.04 )
 163               1  13068        0/15/5     75.62%       125.01  ( 2:05.01 )
 164             359  12706        0/18/7     76.32%       178.40  ( 2:58.40 )
 165              31  12675        0/18/7     76.38%       178.48  ( 2:58.48 )
 166              10  12663       0/20/10     76.39%       240.04  ( 4:00.04 )
 167              80  12583       0/20/13     76.55%       300.31  ( 5:00.31 )
 168             130  12431       0/25/19     76.80%       421.40  ( 7:01.40 )
 169               6  12417       0/28/23     76.81%       501.76  ( 8:21.76 )
 170              39  12377       0/29/24     76.89%       522.12  ( 8:42.12 )
 171             176  12198       0/30/25     77.23%       543.13  ( 9:03.13 )
 172              83  12111       0/34/26     77.39%       565.42  ( 9:25.42 )
 173             119  11992       0/34/27     77.62%       585.76  ( 9:45.76 )
 174             197  11794       0/35/29     78.02%       628.20  ( 10:28.20 )
 175              78  11710       0/38/30     78.17%       665.31  ( 11:05.31 )
 176              36  11666       0/46/36     78.24%       786.43  ( 13:06.43 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 177              14  11647       0/48/46     78.26%       987.64  ( 16:27.64 )
 178              56  11591       0/48/46     78.37%       988.49  ( 16:28.49 )
 179               1  11590       0/48/46     78.37%       988.57  ( 16:28.57 )
 180               1  11588       0/49/46     78.37%       998.70  ( 16:38.70 )
 181               2  11586       0/49/46     78.37%       998.80  ( 16:38.80 )
 182               5  11581       0/49/46     78.38%       998.86  ( 16:38.86 )
 183               3  11553       0/55/52     78.39%      1126.59  ( 18:46.59 )
 184               9  11544       0/55/52     78.41%      1126.75  ( 18:46.75 )
 185             651  10888       0/61/68     79.72%      1457.14  ( 24:17.14 )
 186               6  10882       0/61/68     79.73%      1457.62  ( 24:17.62 )
 187               9  10867       0/64/72     79.74%      1540.07  ( 25:40.07 )
 188              56  10811       0/64/72     79.85%      1540.10  ( 25:40.10 )
 189              71  10740       0/64/83     79.98%      1775.47  ( 29:35.47 )
 190              43  10671       0/71/83     80.07%      1776.00  ( 29:36.00 )
 191             106  10565       0/71/83     80.29%      1786.51  ( 29:46.51 )
 192               6  10559       0/71/83     80.30%      1787.03  ( 29:47.03 )
 193               5  10554       0/71/86     80.31%      1847.70  ( 30:47.70 )
 194               2  10552       0/71/91     80.31%      1948.06  ( 32:28.06 )
 195              18  10534       0/71/91     80.35%      1948.40  ( 32:28.40 )
 196             135  10399       0/71/91     80.61%      1949.38  ( 32:29.38 )
 197               7  10392       0/71/91     80.62%      1950.16  ( 32:30.16 )
 198              19  10373       0/71/91     80.66%      1951.06  ( 32:31.06 )
 199              69  10304       0/71/91     80.79%      1951.92  ( 32:31.92 )
 200               1  10303       0/71/91     80.79%      1952.86  ( 32:32.86 )
 201              15  10288       0/71/91     80.82%      1953.82  ( 32:33.82 )
 202              41  10247       0/71/91     80.89%      1954.29  ( 32:34.29 )
 203               1  10246       0/71/91     80.89%      1955.26  ( 32:35.26 )
 204             152  10094       0/71/91     81.18%      1956.02  ( 32:36.02 )
 205             185   9909       0/71/91     81.52%      1957.03  ( 32:37.03 )
 206              83   9826       0/71/91     81.68%      1958.00  ( 32:38.00 )
 207               1   9825       0/71/91     81.68%      1958.98  ( 32:38.98 )
 208              13   9812       0/71/91     81.71%      1959.97  ( 32:39.97 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 209              23   9789       0/71/91     81.75%      1960.43  ( 32:40.43 )
 210               8   9781       0/71/91     81.77%      1960.88  ( 32:40.88 )
 211               1   9780       0/71/99     81.77%      2121.96  ( 35:21.96 )
 212               3   9772       0/73/99     81.77%      2122.25  ( 35:22.25 )
 213              11   9761      0/73/102     81.80%      2182.72  ( 36:22.72 )
 214              28   9733      0/73/102     81.85%      2183.33  ( 36:23.33 )
 215             116   9597      0/74/102     82.08%      2191.24  ( 36:31.24 )
 216              21   9576      0/74/102     82.12%      2191.92  ( 36:31.92 )
 217              73   9503      0/74/102     82.27%      2192.71  ( 36:32.71 )
 218               9   9494      0/74/102     82.28%      2193.45  ( 36:33.45 )
 219              12   9482      0/74/102     82.31%      2194.10  ( 36:34.10 )
 220              13   9402      0/86/120     82.33%      2574.09  ( 42:54.09 )
 221              35   9367      0/86/120     82.40%      2574.80  ( 42:54.80 )
 222             208   9155      0/91/122     82.78%      2619.19  ( 43:39.19 )
 223              10   9145      0/91/122     82.80%      2621.85  ( 43:41.85 )
 224              26   9119      0/91/123     82.85%      2645.46  ( 44:05.46 )
 225               6   9113      0/91/123     82.86%      2655.92  ( 44:15.92 )
 226              43   9070      0/91/123     82.94%      2658.74  ( 44:18.74 )
 227              12   9058      0/91/123     82.96%      2661.64  ( 44:21.64 )
 228              30   9028      0/91/123     83.02%      2664.44  ( 44:24.44 )
 229              18   9011      0/91/123     83.06%      2667.32  ( 44:27.32 )
 230              82   8929      0/91/123     83.22%      2670.19  ( 44:30.19 )
 231               1   8928      0/91/123     83.22%      2670.38  ( 44:30.38 )
 232              56   8872      0/91/125     83.33%      2713.98  ( 45:13.98 )
 233              78   8794      0/91/125     83.48%      2716.78  ( 45:16.78 )
 234              13   8777      0/95/125     83.51%      2719.16  ( 45:19.16 )
 235              62   8696     0/105/138     83.63%      3036.26  ( 50:36.26 )
 236               8   8688     0/105/138     83.65%      3039.86  ( 50:39.86 )
 237              11   8677     0/105/140     83.67%      3090.57  ( 51:30.57 )
 238              14   8675     0/105/143     83.70%      3157.42  ( 52:37.42 )
 239              18   8650     1/108/144     83.74%      3179.18  ( 52:59.18 )
 240               5   8608     1/124/154     83.75%      3386.63  ( 56:26.63 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 240               0   8608     1/124/184     83.75%      3989.20  ( 1:06:29.20 )
 241              30   8577     1/125/185     83.81%      4009.47  ( 1:06:49.47 )
 242              43   8525     1/129/186     83.90%      4050.44  ( 1:07:30.44 )
 243               4   8515     1/135/191     83.90%      4185.18  ( 1:09:45.18 )
 244             191   8324     1/135/192     84.27%      4221.21  ( 1:10:21.21 )
 245               7   8317     1/135/193     84.29%      4256.33  ( 1:10:56.33 )
 246              11   8306     1/135/193     84.31%      4258.96  ( 1:10:58.96 )
 247               3   8303     1/135/193     84.31%      4261.58  ( 1:11:01.58 )
 248               1   8302     1/135/193     84.32%      4264.20  ( 1:11:04.20 )
 249               7   8295     1/135/194     84.33%      4300.22  ( 1:11:40.22 )
 250              19   8276     1/135/194     84.37%      4302.81  ( 1:11:42.81 )
 251               1   8275     1/135/194     84.37%      4305.37  ( 1:11:45.37 )
 252              67   8208     1/135/194     84.50%      4308.92  ( 1:11:48.92 )
 253              85   8123     1/135/195     84.66%      4349.68  ( 1:12:29.68 )
 254               7   8116     1/135/195     84.68%      4352.31  ( 1:12:32.31 )
 255               6   8110     1/135/195     84.69%      4354.96  ( 1:12:34.96 )
 256              11   8099     1/135/195     84.71%      4357.59  ( 1:12:37.59 )
 257               1   8098     1/135/195     84.71%      4360.16  ( 1:12:40.16 )
 258              47   8051     1/135/195     84.80%      4362.75  ( 1:12:42.75 )
 259              44   8007     1/135/195     84.89%      4365.31  ( 1:12:45.31 )
 260              19   7983     1/140/195     84.92%      4365.37  ( 1:12:45.37 )
 261              25   7958     1/140/195     84.97%      4365.80  ( 1:12:45.80 )
 262               5   7953     1/140/197     84.98%      4406.44  ( 1:13:26.44 )
 263               1   7815     1/195/214     84.98%      4809.26  ( 1:20:09.26 )
 264             311   7427     1/227/223     85.58%      5058.02  ( 1:24:18.02 )
 265               1   7383     1/247/224     85.59%      5115.36  ( 1:25:15.36 )
 266              29   7329     2/256/235     85.65%      5337.41  ( 1:28:57.41 )
 267              25   7304     2/256/235     85.69%      5337.49  ( 1:28:57.49 )
 268              26   7278     2/256/235     85.74%      5337.56  ( 1:28:57.56 )
 269              29   7249     2/256/235     85.80%      5338.08  ( 1:28:58.08 )
 270               1   7248     2/256/235     85.80%      5338.27  ( 1:28:58.27 )
 270               0   7115     5/299/265     85.81%      5946.89  ( 1:39:06.89 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 270               0   6880     5/331/295     85.81%      6547.93  ( 1:49:07.93 )
 271               3   6858     5/343/314     85.82%      6929.09  ( 1:55:29.09 )
 272               1   6856     5/344/315     85.82%      6949.40  ( 1:55:49.40 )
 273               1   6847     5/345/315     85.82%      6949.52  ( 1:55:49.52 )
 274               1   6845     5/346/317     85.82%      6989.76  ( 1:56:29.76 )
 275              37   6803     5/347/319     85.89%      7041.16  ( 1:57:21.16 )
 276               2   6765     5/353/323     85.90%      7121.89  ( 1:58:41.89 )
 277              19   6746     5/353/324     85.93%      7142.45  ( 1:59:02.45 )
 278               1   6745     5/353/324     85.94%      7143.02  ( 1:59:03.02 )
 279               8   6729     5/354/344     85.95%      7544.99  ( 2:05:44.99 )
 280               6   6723     5/354/344     85.96%      7547.71  ( 2:05:47.71 )
 281               1   6721     5/355/346     85.96%      7588.19  ( 2:06:28.19 )
 282             127   6594     5/355/361     86.22%      7892.41  ( 2:11:32.41 )
 283               2   6592     5/355/367     86.22%      8015.21  ( 2:13:35.21 )
 284              45   6552     5/355/384     86.31%      8357.49  ( 2:19:17.49 )
 285              14   6538     5/355/384     86.34%      8358.25  ( 2:19:18.25 )
 286               8   6530     5/355/384     86.35%      8358.71  ( 2:19:18.71 )
 287             115   6415     5/355/394     86.57%      8561.06  ( 2:22:41.06 )
 288               5   6410     5/355/395     86.58%      8581.75  ( 2:23:01.75 )
 289               5   6405     5/355/395     86.59%      8582.28  ( 2:23:02.28 )
 290               5   6400     5/355/395     86.60%      8582.81  ( 2:23:02.81 )
 291              13   6387     5/355/396     86.63%      8603.52  ( 2:23:23.52 )
 292               5   6382     5/355/396     86.64%      8604.03  ( 2:23:24.03 )
 293              10   6372     5/355/397     86.66%      8624.76  ( 2:23:44.76 )
 294               8   6364     5/355/398     86.67%      8645.49  ( 2:24:05.49 )
 295               5   6359     5/355/398     86.68%      8646.02  ( 2:24:06.02 )
 296               5   6354     5/355/398     86.69%      8646.55  ( 2:24:06.55 )
 297               5   6349     5/355/398     86.70%      8647.06  ( 2:24:07.06 )
 298               5   6344     5/355/399     86.71%      8667.84  ( 2:24:27.84 )
 299               8   6336     5/355/399     86.73%      8668.38  ( 2:24:28.38 )
 300               8   6328     5/355/399     86.74%      8668.91  ( 2:24:28.91 )
 301               5   6323     5/355/400     86.75%      8689.64  ( 2:24:49.64 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 302               8   6315     5/355/400     86.77%      8690.17  ( 2:24:50.17 )
 303               5   6310     5/355/402     86.78%      8731.02  ( 2:25:31.02 )
 304               5   6305     5/355/402     86.79%      8731.57  ( 2:25:31.57 )
 304               0   6305     5/355/432     86.79%      9331.83  ( 2:35:31.83 )
 304               0   6305     5/355/462     86.79%      9932.03  ( 2:45:32.03 )
 304               0   6305     5/355/492     86.79%     10533.55  ( 2:55:33.55 )
 305               1   6302     5/357/512     86.79%     10947.14  ( 3:02:27.14 )
 306              15   6287     5/357/512     86.82%     10948.61  ( 3:02:28.61 )
 307               1   6284     5/358/516     86.82%     11029.03  ( 3:03:49.03 )
 308              12   6250     6/371/539     86.84%     11624.29  ( 3:13:44.29 )
 309               5   6245     6/371/539     86.85%     11625.50  ( 3:13:45.50 )
 310               2   6231     6/376/543     86.86%     11648.77  ( 3:14:08.77 )
 311               9   6226     6/376/543     86.87%     11651.75  ( 3:14:11.75 )
 312               3   6223     6/376/543     86.88%     11654.66  ( 3:14:14.66 )
 313              17   6206     6/376/543     86.91%     11657.63  ( 3:14:17.63 )
 314              52   6154     6/376/543     87.01%     11660.85  ( 3:14:20.85 )
 315              12   6145     6/376/543     87.03%     11664.04  ( 3:14:24.04 )
 316               3   6142     6/376/543     87.04%     11667.01  ( 3:14:27.01 )
 317               2   6140     6/376/543     87.04%     11667.16  ( 3:14:27.16 )
 318              12   5982     6/438/560     87.06%     12005.69  ( 3:20:05.69 )
 319               1   5981     6/438/560     87.07%     12007.34  ( 3:20:07.34 )
 320              13   5966     6/440/560     87.09%     12007.38  ( 3:20:07.38 )
 321              30   5936     6/440/560     87.15%     12008.58  ( 3:20:08.58 )
 322              13   5924     6/440/560     87.18%     12009.66  ( 3:20:09.66 )
 323               3   5921     6/440/560     87.18%     12009.70  ( 3:20:09.70 )
 324               3   5915     6/441/560     87.19%     12019.85  ( 3:20:19.85 )
 325               2   5913     6/441/560     87.19%     12022.28  ( 3:20:22.28 )
 326               2   5911     6/441/560     87.19%     12023.41  ( 3:20:23.41 )
 327               2   5909     6/441/560     87.20%     12024.64  ( 3:20:24.64 )
 328               9   5900     6/441/560     87.22%     12025.01  ( 3:20:25.01 )
 329             131   5751     6/451/567     87.47%     12190.54  ( 3:23:10.54 )
 329               0   5483     9/535/593     87.50%     12796.43  ( 3:33:16.43 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 330              11   5472     9/535/597     87.52%     12880.38  ( 3:34:40.38 )
 331              11   5461     9/535/597     87.54%     12883.32  ( 3:34:43.32 )
 332              18   5443     9/535/597     87.57%     12886.25  ( 3:34:46.25 )
 333               9   5434     9/535/597     87.59%     12889.20  ( 3:34:49.20 )
 334               3   5431     9/535/597     87.60%     12892.21  ( 3:34:52.21 )
 335               5   5426     9/535/597     87.61%     12895.15  ( 3:34:55.15 )
 336               3   5423     9/535/597     87.61%     12898.04  ( 3:34:58.04 )
 337               3   5420     9/535/597     87.62%     12901.02  ( 3:35:01.02 )
 338               6   5389     9/547/599     87.63%     12941.66  ( 3:35:41.66 )
 339              20   5307     9/571/603     87.67%     13050.68  ( 3:37:30.68 )
 340               1   5306     9/571/603     87.67%     13051.38  ( 3:37:31.38 )
 341               2   5299     9/577/603     87.67%     13053.33  ( 3:37:33.33 )
 342               5   5127     9/629/625     87.68%     13497.95  ( 3:44:57.95 )
 343              11   5101     9/639/625     87.70%     13498.14  ( 3:44:58.14 )
 344              21   5028     9/657/633     87.75%     13659.84  ( 3:47:39.84 )
 345               1   4977     9/669/633     87.75%     13660.30  ( 3:47:40.30 )
 346               1   4976     9/669/633     87.75%     13660.75  ( 3:47:40.75 )
 347               2   4954     9/681/643     87.75%     13867.30  ( 3:51:07.30 )
 348              27   4871     9/699/644     87.81%     13986.77  ( 3:53:06.77 )
 349               6   4771    10/747/651     87.82%     14135.74  ( 3:55:35.74 )
 350               1   4577    12/833/666     87.83%     14480.70  ( 4:01:20.70 )
 351               6   4561    12/843/666     87.84%     14482.26  ( 4:01:22.26 )
 352               3   4488    12/866/668     87.84%     14620.97  ( 4:03:40.97 )
 353               7   4481    12/866/668     87.86%     14623.80  ( 4:03:43.80 )
 354               3   4478    12/866/668     87.86%     14626.60  ( 4:03:46.60 )
 355               3   4475    12/866/668     87.87%     14629.39  ( 4:03:49.39 )
 356              11   4464    12/866/668     87.89%     14633.80  ( 4:03:53.80 )
 357               3   4461    12/866/668     87.89%     14638.12  ( 4:03:58.12 )
 358               1   4460    12/866/668     87.90%     14640.82  ( 4:04:00.82 )
 359               3   4457    12/866/668     87.90%     14643.54  ( 4:04:03.54 )
 360              18   4158    14/956/694     87.94%     15211.54  ( 4:13:31.54 )
 361               1   3913   16/1038/715     87.95%     15675.00  ( 4:21:15.00 )
 ------------------------------------------------------------
 #patterns  #faults        #ATPG faults  test       process  
 stored     detect/active  red/au/abort  coverage   CPU time 
 ---------  -------------  ------------  --------  ----------
 362               4   3688   18/1127/733     87.96%     16041.89  ( 4:27:21.89 )
 363               8   3636   18/1141/742     87.97%     16223.69  ( 4:30:23.69 )
 364               1   3631   18/1145/742     87.97%     16224.97  ( 4:30:24.97 )
 365               1   3515   20/1184/742     87.98%     16233.42  ( 4:30:33.42 )
 366              14   3336   25/1238/746     88.02%     16328.66  ( 4:32:08.66 )
 367               6   3175   26/1310/762     88.03%     16687.92  ( 4:38:07.92 )
 368              18   3151   26/1313/763     88.07%     16727.05  ( 4:38:47.05 )
 369               1   3083   26/1338/766     88.07%     16800.40  ( 4:40:00.40 )
 370               8   3031   26/1352/766     88.08%     16835.53  ( 4:40:35.53 )
 371               7   3024   26/1352/766     88.10%     16835.71  ( 4:40:35.71 )
 372               5   3019   26/1352/767     88.11%     16856.02  ( 4:40:56.02 )
 373              13   3006   26/1352/767     88.13%     16856.12  ( 4:40:56.12 )
 374               5   3001   26/1352/767     88.14%     16857.05  ( 4:40:57.05 )
 375               5   2996   26/1352/767     88.15%     16858.01  ( 4:40:58.01 )
 376               5   2991   26/1352/769     88.16%     16898.48  ( 4:41:38.48 )
 377               5   2986   26/1352/769     88.17%     16898.60  ( 4:41:38.60 )
 378               5   2981   26/1352/769     88.18%     16898.75  ( 4:41:38.75 )
 379               5   2976   26/1352/769     88.19%     16900.05  ( 4:41:40.05 )
 380               6   2971   26/1352/769     88.20%     16900.25  ( 4:41:40.25 )
 381               5   2966   26/1352/769     88.21%     16900.49  ( 4:41:40.49 )
 381               0   2875   32/1388/798     88.26%     17516.57  ( 4:51:56.57 )
 382              24   2868   32/1389/801     88.30%     17580.33  ( 4:53:00.33 )
 383               1   2867   32/1389/801     88.30%     17581.15  ( 4:53:01.15 )
 383               0   2825   37/1411/830     88.32%     18198.59  ( 5:03:18.59 )
 384               5   2809   37/1418/835     88.33%     18323.90  ( 5:05:23.90 )
 385              56   2710   45/1435/849     88.46%     18630.94  ( 5:10:30.94 )
 385               0   2635   58/1465/876     88.50%     19238.41  ( 5:20:38.41 )
 386               1   2482   64/1527/903     88.52%     19781.86  ( 5:29:41.86 )
 386               0   2460   64/1534/904     88.52%     19801.89  ( 5:30:01.89 )
 608 faults were identified as detected by implication, test coverage is now 89.12%.
 
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      45660
 Possibly detected                PT        440
 Undetectable                     UD       1196
 ATPG untestable                  AU       3056
 Not detected                     ND       2328
 -----------------------------------------------
 total faults                             52680
 test coverage                            89.12%
 -----------------------------------------------
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                         386
     #basic_scan patterns                   144
     #full_sequential patterns              242
 -----------------------------------------------
     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      45660
 Possibly detected                PT        440
 Undetectable                     UD       1196
 ATPG untestable                  AU       3056
 Not detected                     ND       2328
 -----------------------------------------------
 total faults                             52680
 test coverage                            89.12%
 -----------------------------------------------
 Patterns written reference 23734 V statements, generating 932054 test cycles
 End writing file 'ATPG_pattern_4b.pattern' with 386 patterns, File_size = 4038049, CPU_time = 0.1 sec.
 Write faults completed: 52680 faults were written into file "faults_list_4b".
 Write faults completed: 2328 faults were written into file "faults_4b_left".
