<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M471M/R1/S BSP: StdDriver/src/clk.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M471M/R1/S BSP
   &#160;<span id="projectnumber">V3.00.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M471M/R1/S</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_3abedc03644d33bc69016fb8a5546004.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">clk.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="clk_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_nu_micro_8h.html">NuMicro.h</a>&quot;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">   29</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;{</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    <span class="comment">/* Disable CKO clock source */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>);</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;}</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">   52</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="comment">/* CKO = clock source / 2^(u32ClkDiv + 1) */</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKOCTL = <a class="code" href="_m471_m___r1___s_8h.html#a50d9b75a61acfaeca4eb6c772ecb8af6">CLK_CLKOCTL_CLKOEN_Msk</a> | u32ClkDiv | (u32ClkDivBy1En &lt;&lt; <a class="code" href="_m471_m___r1___s_8h.html#acea4ecb7326cb1f435835685d0b32829">CLK_CLKOCTL_DIV1EN_Pos</a>);</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="comment">/* Enable CKO clock source */</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="comment">/* Select CKO clock source */</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a>, u32ClkSrc, 0);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">   71</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">/* Set the processor uses deep sleep as its low power mode */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    SCB-&gt;SCR |= SCB_SCR_SLEEPDEEP_Msk;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="comment">/* Set system Power-down enabled and Power-down entry condition */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= (<a class="code" href="_m471_m___r1___s_8h.html#a492606bbf960885ea9f1532c365b803e">CLK_PWRCTL_PDEN_Msk</a> | <a class="code" href="_m471_m___r1___s_8h.html#af267b5c44adffcb50424756a4689be5d">CLK_PWRCTL_PDWTCPU_Msk</a>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">/* Chip enter Power-down mode after CPU run WFI instruction */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    __WFI();</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">   90</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;{</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">/* Set the processor uses sleep as its low power mode */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    SCB-&gt;SCR &amp;= ~SCB_SCR_SLEEPDEEP_Msk;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">/* Set chip in idle mode because of WFI command */</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a492606bbf960885ea9f1532c365b803e">CLK_PWRCTL_PDEN_Msk</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment">/* Chip enter idle mode after CPU run WFI instruction */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    __WFI();</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;}</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">  108</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="_m471_m___r1___s_8h.html#a997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a>)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___m471_m___r1___s_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;}</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">  123</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;{</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp; <a class="code" href="_m471_m___r1___s_8h.html#a1e2de91cb63a55c02cec8f32b933d683">CLK_PWRCTL_LXTEN_Msk</a>)</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___m471_m___r1___s_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;}</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">  137</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="system___m471_m___r1___s_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a73d3be732895fcc5b5c60cf4379ce272">CLK_CLKSEL0_PCLK0SEL_Msk</a>)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___m471_m___r1___s_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 2;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___m471_m___r1___s_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66">  153</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66">CLK_GetPCLK1Freq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;{</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    <a class="code" href="system___m471_m___r1___s_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a5e45ee6231f366fb579eec3c761d1283">CLK_CLKSEL0_PCLK1SEL_Msk</a>)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___m471_m___r1___s_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> / 2;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="system___m471_m___r1___s_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;}</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">  169</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;{</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="system___m471_m___r1___s_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="system___m471_m___r1___s_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;}</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">  182</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="system___m471_m___r1___s_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="system___m471_m___r1___s_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;}</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">  198</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a>(uint32_t u32Hclk)</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;{</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    uint32_t u32HIRCSTB;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <span class="comment">/* Read HIRC clock source stable flag */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    u32HIRCSTB = <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;STATUS &amp; <a class="code" href="_m471_m___r1___s_8h.html#ac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    <span class="comment">/* The range of u32Hclk is 25 MHz ~ 72 MHz */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">if</span>(u32Hclk &gt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6127f54c1577c4fc670f7c944004d47d">FREQ_72MHZ</a>)</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        u32Hclk = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6127f54c1577c4fc670f7c944004d47d">FREQ_72MHZ</a>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">if</span>(u32Hclk &lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5a3a931e0bc25d79e7b07b6601ffbeec">FREQ_25MHZ</a>)</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        u32Hclk = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5a3a931e0bc25d79e7b07b6601ffbeec">FREQ_25MHZ</a>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">/* Switch HCLK clock source to HIRC clock for safe */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="_m471_m___r1___s_8h.html#a695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_m471_m___r1___s_8h.html#ac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 |= <a class="code" href="_m471_m___r1___s_8h.html#a5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 &amp;= (~<a class="code" href="_m471_m___r1___s_8h.html#a1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a>);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">/* Configure PLL setting if HXT clock is stable */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;STATUS &amp; <a class="code" href="_m471_m___r1___s_8h.html#aaa8ed8c3025ada1ae7c6cfb9fb5dac3f">CLK_STATUS_HXTSTB_Msk</a>)</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        u32Hclk = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>, (u32Hclk &lt;&lt; 1));</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">/* Configure PLL setting if HXT clock is not stable */</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        u32Hclk = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a>, (u32Hclk &lt;&lt; 1));</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="comment">/* Read HIRC clock source stable flag */</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        u32HIRCSTB = <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;STATUS &amp; <a class="code" href="_m471_m___r1___s_8h.html#ac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">/* Select HCLK clock source to PLL,</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">       Select HCLK clock source divider as 2</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">       and update system core clock</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a>, <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34235aeb4ed746b74b8c10d074f82e41">CLK_CLKDIV0_HCLK</a>(2));</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">/* Disable HIRC if HIRC is disabled before setting core clock */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">if</span>(u32HIRCSTB == 0)</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">/* Return actually HCLK frequency is PLL frequency divide 2 */</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">return</span> u32Hclk &gt;&gt; 1;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">  258</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a>(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;{</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    uint32_t u32HIRCSTB;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">/* Read HIRC clock source stable flag */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    u32HIRCSTB = <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;STATUS &amp; <a class="code" href="_m471_m___r1___s_8h.html#ac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="comment">/* Switch to HIRC for Safe. Avoid HCLK too high when applying new divider. */</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="_m471_m___r1___s_8h.html#a695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_m471_m___r1___s_8h.html#ac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">CLK_CLKSEL0_HCLKSEL_HIRC</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="comment">/* Apply new Divider */</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a>)) | u32ClkDiv;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="comment">/* Switch HCLK to new HCLK source */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a>)) | u32ClkSrc;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">/* Update System Core Clock */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <a class="code" href="system___m471_m___r1___s_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a>();</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">/* Disable HIRC if HIRC is disabled before switching HCLK source */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordflow">if</span>(u32HIRCSTB == 0)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">  364</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a>(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    uint32_t u32sel = 0, u32div = 0;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(u32ModuleIdx) != <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>)</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        <span class="comment">/* Get clock divider control register address */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        u32div = (uint32_t)&amp;<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKDIV0 + ((<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a>(u32ModuleIdx)) * 4);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <span class="comment">/* Apply new divider */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        <a class="code" href="group___peripheral_decl.html#gabb76a8ae52f520eac9df5c8704851445">M32</a>(u32div) = (<a class="code" href="group___peripheral_decl.html#gabb76a8ae52f520eac9df5c8704851445">M32</a>(u32div) &amp; (~(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a>(u32ModuleIdx) &lt;&lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a>(u32ModuleIdx)))) | u32ClkDiv;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    }</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">if</span>(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(u32ModuleIdx) != <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a>)</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    {</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <span class="comment">/* Get clock select control register address */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;        u32sel = (uint32_t)&amp;<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 + ((<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a>(u32ModuleIdx)) * 4);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;        <span class="comment">/* Set new clock selection setting */</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;        <a class="code" href="group___peripheral_decl.html#gabb76a8ae52f520eac9df5c8704851445">M32</a>(u32sel) = (<a class="code" href="group___peripheral_decl.html#gabb76a8ae52f520eac9df5c8704851445">M32</a>(u32sel) &amp; (~(<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a>(u32ModuleIdx) &lt;&lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a>(u32ModuleIdx)))) | u32ClkSrc;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    }</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;}</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">  398</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a>(uint32_t u32ClkSrc)</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;{</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; ~<a class="code" href="_m471_m___r1___s_8h.html#a1c727c6906b63601ca1a8a1fe7688eea">CLK_CLKSEL0_STCLKSEL_Msk</a>) | u32ClkSrc;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;}</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">  415</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;{</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= u32ClkMask;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;}</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">  431</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;{</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL &amp;= ~u32ClkMask;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;}</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">  467</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a>(uint32_t u32ModuleIdx)</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;{</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    *(<span class="keyword">volatile</span> uint32_t *)((uint32_t)&amp;<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK + (<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(u32ModuleIdx) * 4))  |= 1 &lt;&lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(u32ModuleIdx);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;}</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">  503</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a>(uint32_t u32ModuleIdx)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    *(<span class="keyword">volatile</span> uint32_t *)((uint32_t)&amp;<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;AHBCLK + (<a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a>(u32ModuleIdx) * 4))  &amp;= ~(1 &lt;&lt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a>(u32ModuleIdx));</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;}</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">  519</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a>(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;{</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    uint32_t u32PllSrcClk, u32NR, u32NF, u32NO, u32CLK_SRC;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    uint32_t u32Tmp, u32Tmp2, u32Tmp3, u32Min, u32MinNF, u32MinNR;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="comment">/* Disable PLL first to avoid unstable when setting PLL */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>();</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="comment">/* PLL source clock is from HXT */</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">if</span>(u32PllClkSrc == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>)</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <span class="comment">/* Enable HXT clock */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;        <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="_m471_m___r1___s_8h.html#a997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;        <span class="comment">/* Wait for HXT clock ready */</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_m471_m___r1___s_8h.html#aaa8ed8c3025ada1ae7c6cfb9fb5dac3f">CLK_STATUS_HXTSTB_Msk</a>);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        <span class="comment">/* Select PLL source clock from HXT */</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        u32CLK_SRC = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        u32PllSrcClk = <a class="code" href="system___m471_m___r1___s_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        <span class="comment">/* u32NR start from 2 */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;        u32NR = 2;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="comment">/* PLL source clock is from HIRC */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    {</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        <span class="comment">/* Enable HIRC clock */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PWRCTL |= <a class="code" href="_m471_m___r1___s_8h.html#a695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        <span class="comment">/* Wait for HIRC clock ready */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_m471_m___r1___s_8h.html#ac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a>);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <span class="comment">/* Select PLL source clock from HIRC */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        u32CLK_SRC = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        u32PllSrcClk = <a class="code" href="system___m471_m___r1___s_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        <span class="comment">/* u32NR start from 4 when FIN = 22.1184MHz to avoid calculation overflow */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        u32NR = 4;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="comment">/* Select &quot;NO&quot; according to request frequency */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordflow">if</span>((u32PllFreq &lt;= <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf78f0bf221a8dfbf0dc61fec9d688316">FREQ_500MHZ</a>) &amp;&amp; (u32PllFreq &gt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1e7ee846c8f005543d4585329d6ddf4e">FREQ_250MHZ</a>))</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        u32NO = 0;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((u32PllFreq &lt;= <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1e7ee846c8f005543d4585329d6ddf4e">FREQ_250MHZ</a>) &amp;&amp; (u32PllFreq &gt; <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8136bf46bff4db26fe2fa5b18db4af0c">FREQ_125MHZ</a>))</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    {</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        u32NO = 1;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        u32PllFreq = u32PllFreq &lt;&lt; 1;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    }</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>((u32PllFreq &lt;= <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8136bf46bff4db26fe2fa5b18db4af0c">FREQ_125MHZ</a>) &amp;&amp; (u32PllFreq &gt;= <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeb1b69e33cdba81a982a58e826dadc">FREQ_50MHZ</a>))</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;        u32NO = 3;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        u32PllFreq = u32PllFreq &lt;&lt; 2;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <span class="comment">/* Wrong frequency request. Just return default setting. */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        <span class="keywordflow">goto</span> lexit;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="comment">/* Find best solution */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    u32Min = (uint32_t) - 1;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    u32MinNR = 0;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    u32MinNF = 0;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">for</span>(; u32NR &lt;= 33; u32NR++)</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        u32Tmp = u32PllSrcClk / u32NR;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;        <span class="keywordflow">if</span>((u32Tmp &gt; 1600000) &amp;&amp; (u32Tmp &lt; 16000000))</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        {</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;            <span class="keywordflow">for</span>(u32NF = 2; u32NF &lt;= 513; u32NF++)</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;            {</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                u32Tmp2 = u32Tmp * u32NF;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                <span class="keywordflow">if</span>((u32Tmp2 &gt;= 200000000) &amp;&amp; (u32Tmp2 &lt;= 500000000))</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                    u32Tmp3 = (u32Tmp2 &gt; u32PllFreq) ? u32Tmp2 - u32PllFreq : u32PllFreq - u32Tmp2;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                    <span class="keywordflow">if</span>(u32Tmp3 &lt; u32Min)</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                    {</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                        u32Min = u32Tmp3;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                        u32MinNR = u32NR;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                        u32MinNF = u32NF;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                        <span class="comment">/* Break when get good results */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                        <span class="keywordflow">if</span>(u32Min == 0)</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                    }</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                }</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;            }</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        }</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    }</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="comment">/* Enable and apply new PLL setting. */</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = u32CLK_SRC | (u32NO &lt;&lt; 14) | ((u32MinNR - 2) &lt;&lt; 9) | (u32MinNF - 2);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    <span class="comment">/* Wait for PLL clock stable */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_m471_m___r1___s_8h.html#a3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a>);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="comment">/* Return actual PLL output clock frequency */</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    <span class="keywordflow">return</span> u32PllSrcClk / ((u32NO + 1) * u32MinNR) * u32MinNF;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;lexit:</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="comment">/* Apply default PLL setting and return */</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">if</span>(u32PllClkSrc == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a>)</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;        <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1604682f99b3d64f1834bf5a9bc2339e">CLK_PLLCTL_72MHz_HXT</a>; <span class="comment">/* 72MHz */</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd91779bce11e38597ec1b3b71da04eb">CLK_PLLCTL_72MHz_HIRC</a>; <span class="comment">/* 71.8848MHz */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="comment">/* Wait for PLL clock stable */</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(<a class="code" href="_m471_m___r1___s_8h.html#a3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a>);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a>();</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;}</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">  643</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;{</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;PLLCTL |= <a class="code" href="_m471_m___r1___s_8h.html#a68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a>;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;}</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">  661</a></span>&#160;uint32_t <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a>(uint32_t u32ClkMask)</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;{</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    int32_t i32TimeOutCnt = 2160000;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keywordflow">while</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;STATUS &amp; u32ClkMask) != u32ClkMask)</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    {</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        <span class="keywordflow">if</span>(i32TimeOutCnt-- &lt;= 0)</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;            <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    }</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;}</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">  688</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a>(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;{</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="comment">/* Set System Tick counter disabled */</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    SysTick-&gt;CTRL = 0;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="comment">/* Set System Tick clock source */</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <span class="keywordflow">if</span>( u32ClkSrc == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a> )</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        SysTick-&gt;CTRL |= SysTick_CTRL_CLKSOURCE_Msk;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; ~<a class="code" href="_m471_m___r1___s_8h.html#a1c727c6906b63601ca1a8a1fe7688eea">CLK_CLKSEL0_STCLKSEL_Msk</a>) | u32ClkSrc;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="comment">/* Set System Tick reload value */</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    SysTick-&gt;LOAD = u32Count;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="comment">/* Clear System Tick current value and counter flag */</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    SysTick-&gt;VAL = 0;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="comment">/* Set System Tick interrupt enabled and counter enabled */</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    SysTick-&gt;CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;}</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">  715</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;{</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    <span class="comment">/* Set System Tick counter disabled */</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    SysTick-&gt;CTRL = 0;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;}</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; <span class="comment">/* end of group CLK_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160; <span class="comment">/* end of group CLK_Driver */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; <span class="comment">/* end of group Standard_Driver */</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gabfada619ed5deb7ea03f1cdd04159ba4"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a></div><div class="ttdeci">__STATIC_INLINE uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">Get PLL clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00326">clk.h:326</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga5c6a5be1eaec8564bade0b245da8abd4"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5c6a5be1eaec8564bade0b245da8abd4">CLK_CLKSEL0_HCLKSEL_PLL</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_PLL</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00043">clk.h:43</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga5241b9593cac6dd5412d350c0e571e51"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga5241b9593cac6dd5412d350c0e571e51">CLK_EnableCKO</a></div><div class="ttdeci">void CLK_EnableCKO(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)</div><div class="ttdoc">This function enable clock divider output module clock, enable clock divider output function and set ...</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00052">clk.c:52</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a1e2de91cb63a55c02cec8f32b933d683"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a1e2de91cb63a55c02cec8f32b933d683">CLK_PWRCTL_LXTEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_LXTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01448">M471M_R1_S.h:1448</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a50d9b75a61acfaeca4eb6c772ecb8af6"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a50d9b75a61acfaeca4eb6c772ecb8af6">CLK_CLKOCTL_CLKOEN_Msk</a></div><div class="ttdeci">#define CLK_CLKOCTL_CLKOEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01679">M471M_R1_S.h:1679</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a5e45ee6231f366fb579eec3c761d1283"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a5e45ee6231f366fb579eec3c761d1283">CLK_CLKSEL0_PCLK1SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_PCLK1SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01571">M471M_R1_S.h:1571</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a68463e4ea5c62de742b13a1c018577af"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a68463e4ea5c62de742b13a1c018577af">CLK_PLLCTL_PD_Msk</a></div><div class="ttdeci">#define CLK_PLLCTL_PD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01643">M471M_R1_S.h:1643</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga3f6f2a7682c3b1378e24c1a6502df356"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3f6f2a7682c3b1378e24c1a6502df356">CLK_CLKSEL0_HCLKSEL_HIRC</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_HIRC</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00045">clk.h:45</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga2dc9f42c7ab6aeb4ba024b8fdb16f930"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2dc9f42c7ab6aeb4ba024b8fdb16f930">MODULE_CLKSEL_Msk</a></div><div class="ttdeci">#define MODULE_CLKSEL_Msk(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00183">clk.h:183</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_aaa8ed8c3025ada1ae7c6cfb9fb5dac3f"><div class="ttname"><a href="_m471_m___r1___s_8h.html#aaa8ed8c3025ada1ae7c6cfb9fb5dac3f">CLK_STATUS_HXTSTB_Msk</a></div><div class="ttdeci">#define CLK_STATUS_HXTSTB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01658">M471M_R1_S.h:1658</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a73d3be732895fcc5b5c60cf4379ce272"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a73d3be732895fcc5b5c60cf4379ce272">CLK_CLKSEL0_PCLK0SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_PCLK0SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01568">M471M_R1_S.h:1568</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a3ef71a44503651f682161d4213032875"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a3ef71a44503651f682161d4213032875">CLK_STATUS_PLLSTB_Msk</a></div><div class="ttdeci">#define CLK_STATUS_PLLSTB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01664">M471M_R1_S.h:1664</a></div></div>
<div class="ttc" id="_nu_micro_8h_html"><div class="ttname"><a href="_nu_micro_8h.html">NuMicro.h</a></div><div class="ttdoc">NuMicro peripheral access layer header file.</div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga31f678693e1aadf43a190c1e40f3cbc9"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga31f678693e1aadf43a190c1e40f3cbc9">CLK_DisableCKO</a></div><div class="ttdeci">void CLK_DisableCKO(void)</div><div class="ttdoc">Disable clock divider output function.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00029">clk.c:29</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga8136bf46bff4db26fe2fa5b18db4af0c"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8136bf46bff4db26fe2fa5b18db4af0c">FREQ_125MHZ</a></div><div class="ttdeci">#define FREQ_125MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00032">clk.h:32</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0920dc6df8ce954838d45072f075b347"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0920dc6df8ce954838d45072f075b347">CLK_Idle</a></div><div class="ttdeci">void CLK_Idle(void)</div><div class="ttdoc">Enter to Idle mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00090">clk.c:90</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga1604682f99b3d64f1834bf5a9bc2339e"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1604682f99b3d64f1834bf5a9bc2339e">CLK_PLLCTL_72MHz_HXT</a></div><div class="ttdeci">#define CLK_PLLCTL_72MHz_HXT</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00170">clk.h:170</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a5eba281e3ae6d2e07714df01dbf35a0e"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a5eba281e3ae6d2e07714df01dbf35a0e">CLK_CLKSEL0_HCLKSEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_HCLKSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01562">M471M_R1_S.h:1562</a></div></div>
<div class="ttc" id="system___m471_m___r1___s_8h_html_a059398441439432f24955fd7f66240dd"><div class="ttname"><a href="system___m471_m___r1___s_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a></div><div class="ttdeci">#define __HIRC</div><div class="ttdef"><b>Definition:</b> <a href="system___m471_m___r1___s_8h_source.html#l00033">system_M471M_R1_S.h:33</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga04c349396e3a4d47b0eab52a9514ee83"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga04c349396e3a4d47b0eab52a9514ee83">CLKO_MODULE</a></div><div class="ttdeci">#define CLKO_MODULE</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00253">clk.h:253</a></div></div>
<div class="ttc" id="system___m471_m___r1___s_8h_html_ab781074cbf310ee17748083dbe36ae98"><div class="ttname"><a href="system___m471_m___r1___s_8h.html#ab781074cbf310ee17748083dbe36ae98">__LXT</a></div><div class="ttdeci">#define __LXT</div><div class="ttdef"><b>Definition:</b> <a href="system___m471_m___r1___s_8h_source.html#l00032">system_M471M_R1_S.h:32</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaeb2dbdffa8c62523cffa7116afbc3297"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaeb2dbdffa8c62523cffa7116afbc3297">CLK_SetCoreClock</a></div><div class="ttdeci">uint32_t CLK_SetCoreClock(uint32_t u32Hclk)</div><div class="ttdoc">Set HCLK frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00198">clk.c:198</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga764d2bd8e5cc6f81ed3896438221cb66"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga764d2bd8e5cc6f81ed3896438221cb66">CLK_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t CLK_GetPCLK1Freq(void)</div><div class="ttdoc">Get PCLK1 frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00153">clk.c:153</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga0bf065dee5f4f3ebefa851bedd5baa4e"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0bf065dee5f4f3ebefa851bedd5baa4e">CLK_PLLCTL_PLLSRC_HXT</a></div><div class="ttdeci">#define CLK_PLLCTL_PLLSRC_HXT</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00160">clk.h:160</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad7fcb315221079b3c5ebf800253ffee8"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad7fcb315221079b3c5ebf800253ffee8">CLK_DisableXtalRC</a></div><div class="ttdeci">void CLK_DisableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">Disable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00431">clk.c:431</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga05b43f9775b946d78d652472a03f0d50"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga05b43f9775b946d78d652472a03f0d50">CLK_CLKSEL0_STCLKSEL_HCLK</a></div><div class="ttdeci">#define CLK_CLKSEL0_STCLKSEL_HCLK</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00052">clk.h:52</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8e549d4e546643b1b3cf250e2e90647a"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8e549d4e546643b1b3cf250e2e90647a">CLK_GetPCLK0Freq</a></div><div class="ttdeci">uint32_t CLK_GetPCLK0Freq(void)</div><div class="ttdoc">Get PCLK0 frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00137">clk.c:137</a></div></div>
<div class="ttc" id="group___peripheral_decl_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l13818">M471M_R1_S.h:13818</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a492606bbf960885ea9f1532c365b803e"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a492606bbf960885ea9f1532c365b803e">CLK_PWRCTL_PDEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_PDEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01466">M471M_R1_S.h:1466</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a1c44e7f834fd3951e095785b4b9b90b3"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a1c44e7f834fd3951e095785b4b9b90b3">CLK_CLKDIV0_HCLKDIV_Msk</a></div><div class="ttdeci">#define CLK_CLKDIV0_HCLKDIV_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01619">M471M_R1_S.h:1619</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gada76aad06147856dad5f349704112611"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gada76aad06147856dad5f349704112611">CLK_SetModuleClock</a></div><div class="ttdeci">void CLK_SetModuleClock(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set selected module clock source and module clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00364">clk.c:364</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_ac94aaf459ce0d30103a58e7995c5f49e"><div class="ttname"><a href="_m471_m___r1___s_8h.html#ac94aaf459ce0d30103a58e7995c5f49e">CLK_STATUS_HIRCSTB_Msk</a></div><div class="ttdeci">#define CLK_STATUS_HIRCSTB_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01670">M471M_R1_S.h:1670</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8a4f26f4731fdca63af252773ee72088"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8a4f26f4731fdca63af252773ee72088">CLK_PowerDown</a></div><div class="ttdeci">void CLK_PowerDown(void)</div><div class="ttdoc">Enter to Power-down mode.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00071">clk.c:71</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga870e2e8afdbc1c3627c9e7332b9e2c3f"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga870e2e8afdbc1c3627c9e7332b9e2c3f">CLK_PLLCTL_PLLSRC_HIRC</a></div><div class="ttdeci">#define CLK_PLLCTL_PLLSRC_HIRC</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00161">clk.h:161</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabd91779bce11e38597ec1b3b71da04eb"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd91779bce11e38597ec1b3b71da04eb">CLK_PLLCTL_72MHz_HIRC</a></div><div class="ttdeci">#define CLK_PLLCTL_72MHz_HIRC</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00172">clk.h:172</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa95d8368f13a4b774dffbf895c750e64"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa95d8368f13a4b774dffbf895c750e64">CLK_GetCPUFreq</a></div><div class="ttdeci">uint32_t CLK_GetCPUFreq(void)</div><div class="ttdoc">Get CPU frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00182">clk.c:182</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a695f114b0eb66174c9c72ae567085364"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a695f114b0eb66174c9c72ae567085364">CLK_PWRCTL_HIRCEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_HIRCEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01451">M471M_R1_S.h:1451</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabd693274238f70a5351e2f9e9af43caf"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd693274238f70a5351e2f9e9af43caf">MODULE_IP_EN_Pos</a></div><div class="ttdeci">#define MODULE_IP_EN_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00188">clk.h:188</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58ebca80b6dad0a35cbabc28cf910506"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58ebca80b6dad0a35cbabc28cf910506">CLK_DisableModuleClock</a></div><div class="ttdeci">void CLK_DisableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">Disable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00503">clk.c:503</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gab1a48f2301aa652d88d9235674183a24"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gab1a48f2301aa652d88d9235674183a24">CLK_SetHCLK</a></div><div class="ttdeci">void CLK_SetHCLK(uint32_t u32ClkSrc, uint32_t u32ClkDiv)</div><div class="ttdoc">This function set HCLK clock source and HCLK clock divider.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00258">clk.c:258</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae4dc253bdbb63c0044d71cb37256cf3d"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae4dc253bdbb63c0044d71cb37256cf3d">CLK_EnableSysTick</a></div><div class="ttdeci">void CLK_EnableSysTick(uint32_t u32ClkSrc, uint32_t u32Count)</div><div class="ttdoc">Enable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00688">clk.c:688</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a1c727c6906b63601ca1a8a1fe7688eea"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a1c727c6906b63601ca1a8a1fe7688eea">CLK_CLKSEL0_STCLKSEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_STCLKSEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01565">M471M_R1_S.h:1565</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaeaea38131f5a6d44c686cc6d5e634493"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaeaea38131f5a6d44c686cc6d5e634493">MODULE_CLKDIV</a></div><div class="ttdeci">#define MODULE_CLKDIV(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00185">clk.h:185</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gab72016bfc37d178f20aeb164b213eaf5"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab72016bfc37d178f20aeb164b213eaf5">MODULE_CLKDIV_Pos</a></div><div class="ttdeci">#define MODULE_CLKDIV_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00187">clk.h:187</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaf78f0bf221a8dfbf0dc61fec9d688316"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf78f0bf221a8dfbf0dc61fec9d688316">FREQ_500MHZ</a></div><div class="ttdeci">#define FREQ_500MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00035">clk.h:35</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga34235aeb4ed746b74b8c10d074f82e41"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34235aeb4ed746b74b8c10d074f82e41">CLK_CLKDIV0_HCLK</a></div><div class="ttdeci">#define CLK_CLKDIV0_HCLK(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00145">clk.h:145</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga517b9f3157919153e56c85ffb9ccd0ab"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga517b9f3157919153e56c85ffb9ccd0ab">CLK_EnableModuleClock</a></div><div class="ttdeci">void CLK_EnableModuleClock(uint32_t u32ModuleIdx)</div><div class="ttdoc">Enable module clock.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00467">clk.c:467</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_af267b5c44adffcb50424756a4689be5d"><div class="ttname"><a href="_m471_m___r1___s_8h.html#af267b5c44adffcb50424756a4689be5d">CLK_PWRCTL_PDWTCPU_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_PDWTCPU_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01469">M471M_R1_S.h:1469</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaece48376de6a6e9090b8c394344e8636"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaece48376de6a6e9090b8c394344e8636">MODULE_APBCLK</a></div><div class="ttdeci">#define MODULE_APBCLK(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00181">clk.h:181</a></div></div>
<div class="ttc" id="system___m471_m___r1___s_8h_html_aa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="system___m471_m___r1___s_8h.html#aa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system___m471_m___r1___s_8c_source.html#l00020">system_M471M_R1_S.c:20</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaaaeb1b69e33cdba81a982a58e826dadc"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaaeb1b69e33cdba81a982a58e826dadc">FREQ_50MHZ</a></div><div class="ttdeci">#define FREQ_50MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00030">clk.h:30</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabd85866b3fa7a302a80aa94c2b394bb0"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabd85866b3fa7a302a80aa94c2b394bb0">MODULE_CLKDIV_Msk</a></div><div class="ttdeci">#define MODULE_CLKDIV_Msk(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00186">clk.h:186</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga1e7ee846c8f005543d4585329d6ddf4e"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1e7ee846c8f005543d4585329d6ddf4e">FREQ_250MHZ</a></div><div class="ttdeci">#define FREQ_250MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00034">clk.h:34</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa8a05b75aaf31c9e66d353902271a751"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa8a05b75aaf31c9e66d353902271a751">CLK_DisablePLL</a></div><div class="ttdeci">void CLK_DisablePLL(void)</div><div class="ttdoc">Disable PLL.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00643">clk.c:643</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">Get HCLK frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00169">clk.c:169</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a997b6b0ce40b6d6486e56fb47e7de82d"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a997b6b0ce40b6d6486e56fb47e7de82d">CLK_PWRCTL_HXTEN_Msk</a></div><div class="ttdeci">#define CLK_PWRCTL_HXTEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01445">M471M_R1_S.h:1445</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad9d846aeb8260e9b9ea4063647244252"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad9d846aeb8260e9b9ea4063647244252">CLK_DisableSysTick</a></div><div class="ttdeci">void CLK_DisableSysTick(void)</div><div class="ttdoc">Disable System Tick counter.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00715">clk.c:715</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_acea4ecb7326cb1f435835685d0b32829"><div class="ttname"><a href="_m471_m___r1___s_8h.html#acea4ecb7326cb1f435835685d0b32829">CLK_CLKOCTL_DIV1EN_Pos</a></div><div class="ttdeci">#define CLK_CLKOCTL_DIV1EN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01681">M471M_R1_S.h:1681</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga5a3a931e0bc25d79e7b07b6601ffbeec"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5a3a931e0bc25d79e7b07b6601ffbeec">FREQ_25MHZ</a></div><div class="ttdeci">#define FREQ_25MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00029">clk.h:29</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9b25b61e468527aaaa7f38f09e48121e"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9b25b61e468527aaaa7f38f09e48121e">MODULE_CLKSEL_Pos</a></div><div class="ttdeci">#define MODULE_CLKSEL_Pos(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00184">clk.h:184</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga2ba0e54c58638770ff47160b4092ab7d"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ba0e54c58638770ff47160b4092ab7d">MODULE_NoMsk</a></div><div class="ttdeci">#define MODULE_NoMsk</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00189">clk.h:189</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga70068a9cb9cc8099f56423a99a0dafcc"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga70068a9cb9cc8099f56423a99a0dafcc">CLK_GetLXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetLXTFreq(void)</div><div class="ttdoc">Get external low speed crystal clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00123">clk.c:123</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gadfcb464858fe9270881d9edf102b9ed1"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gadfcb464858fe9270881d9edf102b9ed1">CLK_EnableXtalRC</a></div><div class="ttdeci">void CLK_EnableXtalRC(uint32_t u32ClkMask)</div><div class="ttdoc">Enable clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00415">clk.c:415</a></div></div>
<div class="ttc" id="system___m471_m___r1___s_8h_html_a37c1644396b5996e92902bbf2dfc3ec5"><div class="ttname"><a href="system___m471_m___r1___s_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a></div><div class="ttdeci">#define __HXT</div><div class="ttdef"><b>Definition:</b> <a href="system___m471_m___r1___s_8h_source.html#l00031">system_M471M_R1_S.h:31</a></div></div>
<div class="ttc" id="system___m471_m___r1___s_8h_html_ae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="system___m471_m___r1___s_8h.html#ae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Updates the SystemCoreClock with current core Clock retrieved from cpu registers.</div><div class="ttdef"><b>Definition:</b> <a href="system___m471_m___r1___s_8c_source.html#l00028">system_M471M_R1_S.c:28</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gafbcd006f65cef4b22d0d1bca3b1afef3"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gafbcd006f65cef4b22d0d1bca3b1afef3">MODULE_CLKSEL</a></div><div class="ttdeci">#define MODULE_CLKSEL(x)</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00182">clk.h:182</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1ce2943c698a17c51766cf77e1353bf8"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1ce2943c698a17c51766cf77e1353bf8">CLK_SetSysTickClockSrc</a></div><div class="ttdeci">void CLK_SetSysTickClockSrc(uint32_t u32ClkSrc)</div><div class="ttdoc">Set SysTick clock source.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00398">clk.c:398</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga620c121e9147b128081654d9552efe15"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga620c121e9147b128081654d9552efe15">CLK_WaitClockReady</a></div><div class="ttdeci">uint32_t CLK_WaitClockReady(uint32_t u32ClkMask)</div><div class="ttdoc">This function check selected clock source status.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00661">clk.c:661</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga2c1d77ec5103fe51b332f3398d434d7f"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga2c1d77ec5103fe51b332f3398d434d7f">CLK_EnablePLL</a></div><div class="ttdeci">uint32_t CLK_EnablePLL(uint32_t u32PllClkSrc, uint32_t u32PllFreq)</div><div class="ttdoc">Set PLL frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00519">clk.c:519</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga6127f54c1577c4fc670f7c944004d47d"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga6127f54c1577c4fc670f7c944004d47d">FREQ_72MHZ</a></div><div class="ttdeci">#define FREQ_72MHZ</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00031">clk.h:31</a></div></div>
<div class="ttc" id="group___peripheral_decl_html_gabb76a8ae52f520eac9df5c8704851445"><div class="ttname"><a href="group___peripheral_decl.html#gabb76a8ae52f520eac9df5c8704851445">M32</a></div><div class="ttdeci">#define M32(adr)</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l13937">M471M_R1_S.h:13937</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gafa5076ef7010baaa621da89225c14e57"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gafa5076ef7010baaa621da89225c14e57">CLK_GetHXTFreq</a></div><div class="ttdeci">uint32_t CLK_GetHXTFreq(void)</div><div class="ttdoc">Get external high speed crystal clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00108">clk.c:108</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 27 2020 16:45:32 for M471M/R1/S BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
