initSidebarItems({"mod":[["ccr1","DMA channel configuration register (DMA_CCR)"],["ccr2","DMA channel configuration register (DMA_CCR)"],["ccr3","DMA channel configuration register (DMA_CCR)"],["ccr4","DMA channel configuration register (DMA_CCR)"],["ccr5","DMA channel configuration register (DMA_CCR)"],["ccr6","DMA channel configuration register (DMA_CCR)"],["ccr7","DMA channel configuration register (DMA_CCR)"],["cmar1","DMA channel 1 memory address register"],["cmar2","DMA channel 2 memory address register"],["cmar3","DMA channel 3 memory address register"],["cmar4","DMA channel 4 memory address register"],["cmar5","DMA channel 5 memory address register"],["cmar6","DMA channel 6 memory address register"],["cmar7","DMA channel 7 memory address register"],["cndtr1","DMA channel 1 number of data register"],["cndtr2","DMA channel 2 number of data register"],["cndtr3","DMA channel 3 number of data register"],["cndtr4","DMA channel 4 number of data register"],["cndtr5","DMA channel 5 number of data register"],["cndtr6","DMA channel 6 number of data register"],["cndtr7","DMA channel 7 number of data register"],["cpar1","DMA channel 1 peripheral address register"],["cpar2","DMA channel 2 peripheral address register"],["cpar3","DMA channel 3 peripheral address register"],["cpar4","DMA channel 4 peripheral address register"],["cpar5","DMA channel 5 peripheral address register"],["cpar6","DMA channel 6 peripheral address register"],["cpar7","DMA channel 7 peripheral address register"],["ifcr","DMA interrupt flag clear register (DMA_IFCR)"],["isr","DMA interrupt status register (DMA_ISR)"]],"struct":[["Ccr1","DMA channel configuration register (DMA_CCR)"],["Ccr2","DMA channel configuration register (DMA_CCR)"],["Ccr3","DMA channel configuration register (DMA_CCR)"],["Ccr4","DMA channel configuration register (DMA_CCR)"],["Ccr5","DMA channel configuration register (DMA_CCR)"],["Ccr6","DMA channel configuration register (DMA_CCR)"],["Ccr7","DMA channel configuration register (DMA_CCR)"],["Cmar1","DMA channel 1 memory address register"],["Cmar2","DMA channel 2 memory address register"],["Cmar3","DMA channel 3 memory address register"],["Cmar4","DMA channel 4 memory address register"],["Cmar5","DMA channel 5 memory address register"],["Cmar6","DMA channel 6 memory address register"],["Cmar7","DMA channel 7 memory address register"],["Cndtr1","DMA channel 1 number of data register"],["Cndtr2","DMA channel 2 number of data register"],["Cndtr3","DMA channel 3 number of data register"],["Cndtr4","DMA channel 4 number of data register"],["Cndtr5","DMA channel 5 number of data register"],["Cndtr6","DMA channel 6 number of data register"],["Cndtr7","DMA channel 7 number of data register"],["Cpar1","DMA channel 1 peripheral address register"],["Cpar2","DMA channel 2 peripheral address register"],["Cpar3","DMA channel 3 peripheral address register"],["Cpar4","DMA channel 4 peripheral address register"],["Cpar5","DMA channel 5 peripheral address register"],["Cpar6","DMA channel 6 peripheral address register"],["Cpar7","DMA channel 7 peripheral address register"],["Ifcr","DMA interrupt flag clear register (DMA_IFCR)"],["Isr","DMA interrupt status register (DMA_ISR)"],["RegisterBlock","Register block"]]});