{
  "name": "ostd::task::scheduler::info::AtomicCpuId::set_anyway",
  "span": "ostd/src/task/scheduler/info.rs:52:5: 52:44",
  "mir": "fn ostd::task::scheduler::info::AtomicCpuId::set_anyway(_1: &task::scheduler::info::AtomicCpuId, _2: cpu::id::CpuId) -> () {\n    let mut _0: ();\n    let  _3: ();\n    let mut _4: &core::sync::atomic::AtomicU32;\n    let mut _5: u32;\n    let mut _6: core::sync::atomic::Ordering;\n    debug self => _1;\n    debug cpu_id => _2;\n    bb0: {\n        StorageLive(_4);\n        _4 = &((*_1).0: core::sync::atomic::AtomicU32);\n        StorageLive(_5);\n        _5 = <cpu::id::CpuId as core::convert::Into<u32>>::into(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        _6 = core::sync::atomic::Ordering::Relaxed;\n        _3 = core::sync::atomic::AtomicU32::store(move _4, move _5, move _6) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageDead(_4);\n        return;\n    }\n}\n"
}