<profile>

<section name = "Vivado HLS Report for 'Conv1DMac_new403'" level="0">
<item name = "Date">Wed Apr 26 22:20:42 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">S2</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.551, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">524293, 524293, 524293, 524293, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_ofmChannels_loop_neuronFold_loop_synapseFold">524291, 524291, 5, 1, 1, 524288, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 642</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 580</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 147</column>
<column name="Register">0, -, 349, 96</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="computeS2_mux_325yd2_x_x_x_U92">computeS2_mux_325yd2_x_x_x, 0, 0, 0, 145</column>
<column name="computeS2_mux_325yd2_x_x_x_U93">computeS2_mux_325yd2_x_x_x, 0, 0, 0, 145</column>
<column name="computeS2_mux_325yd2_x_x_x_U94">computeS2_mux_325yd2_x_x_x, 0, 0, 0, 145</column>
<column name="computeS2_mux_325yd2_x_x_x_U95">computeS2_mux_325yd2_x_x_x, 0, 0, 0, 145</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weights9_m_weights_V_U">Conv1DMac_new403_Lf8, 1, 0, 0, 4096, 4, 1, 16384</column>
<column name="weights9_m_weights_V_1_U">Conv1DMac_new403_Mgi, 1, 0, 0, 4096, 4, 1, 16384</column>
<column name="weights9_m_weights_V_2_U">Conv1DMac_new403_Ngs, 1, 0, 0, 4096, 4, 1, 16384</column>
<column name="weights9_m_weights_V_3_U">Conv1DMac_new403_OgC, 1, 0, 0, 4096, 4, 1, 16384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_1_fu_551_p2">*, 0, 0, 41, 8, 4</column>
<column name="p_Val2_2_fu_640_p2">*, 0, 0, 41, 8, 4</column>
<column name="p_Val2_3_fu_729_p2">*, 0, 0, 41, 8, 4</column>
<column name="p_Val2_s_132_fu_462_p2">*, 0, 0, 41, 8, 4</column>
<column name="indvar_flatten_next3_fu_303_p2">+, 0, 0, 27, 1, 20</column>
<column name="indvar_flatten_op_fu_435_p2">+, 0, 0, 21, 14, 1</column>
<column name="macRegisters_0_V_fu_830_p2">+, 0, 0, 15, 8, 8</column>
<column name="macRegisters_1_V_fu_839_p2">+, 0, 0, 15, 8, 8</column>
<column name="macRegisters_2_V_fu_848_p2">+, 0, 0, 15, 8, 8</column>
<column name="macRegisters_3_V_fu_857_p2">+, 0, 0, 15, 8, 8</column>
<column name="nm_1_fu_357_p2">+, 0, 0, 15, 1, 6</column>
<column name="p_Val2_22_1_fu_1027_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_22_2_fu_1102_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_22_3_fu_1177_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_s_fu_952_p2">+, 0, 0, 15, 8, 8</column>
<column name="sf_1_fu_429_p2">+, 0, 0, 15, 8, 1</column>
<column name="tmp1_fu_542_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp2_fu_631_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp3_fu_720_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp4_fu_809_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp_37_fu_417_p2">+, 0, 0, 19, 12, 12</column>
<column name="ap_block_state4_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_1_fu_621_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_2_fu_710_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_3_fu_799_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_fu_532_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_91_mid_fu_351_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten3_fu_297_p2">icmp, 0, 0, 18, 20, 21</column>
<column name="exitcond_flatten_fu_309_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="tmp_227_1_fu_615_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_227_2_fu_704_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_227_3_fu_793_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_289_fu_345_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="tmp_44_fu_526_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_60_fu_423_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_270_fu_363_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_41_fu_502_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_47_fu_591_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_52_fu_680_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_57_fu_769_p2">or, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next_fu_441_p3">select, 0, 0, 14, 1, 1</column>
<column name="nm_mid2_fu_405_p3">select, 0, 0, 6, 1, 6</column>
<column name="nm_mid_fu_315_p3">select, 0, 0, 6, 1, 1</column>
<column name="nm_t_mid2_fu_397_p3">select, 0, 0, 5, 1, 5</column>
<column name="nm_t_mid_fu_331_p3">select, 0, 0, 5, 1, 1</column>
<column name="sf_mid2_fu_369_p3">select, 0, 0, 8, 1, 1</column>
<column name="tmp_90_mid2_fu_389_p3">select, 0, 0, 12, 1, 12</column>
<column name="tmp_90_mid_fu_323_p3">select, 0, 0, 12, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="not_exitcond_flatten_fu_339_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten3_reg_221">9, 2, 20, 40</column>
<column name="indvar_flatten_reg_232">9, 2, 14, 28</column>
<column name="macRegisters_0_V_1_fu_140">9, 2, 8, 16</column>
<column name="macRegisters_1_V_1_fu_144">9, 2, 8, 16</column>
<column name="macRegisters_2_V_1_fu_148">9, 2, 8, 16</column>
<column name="macRegisters_3_V_1_fu_152">9, 2, 8, 16</column>
<column name="nm_reg_243">9, 2, 6, 12</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sf_reg_254">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="exitcond_flatten3_reg_1224">1, 0, 1, 0</column>
<column name="indvar_flatten3_reg_221">20, 0, 20, 0</column>
<column name="indvar_flatten_reg_232">14, 0, 14, 0</column>
<column name="macRegisters_0_V_1_fu_140">8, 0, 8, 0</column>
<column name="macRegisters_1_V_1_fu_144">8, 0, 8, 0</column>
<column name="macRegisters_2_V_1_fu_148">8, 0, 8, 0</column>
<column name="macRegisters_3_V_1_fu_152">8, 0, 8, 0</column>
<column name="nm_reg_243">6, 0, 6, 0</column>
<column name="nm_t_mid2_reg_1233">5, 0, 5, 0</column>
<column name="sf_reg_254">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp1_reg_1310">6, 0, 6, 0</column>
<column name="tmp2_reg_1315">6, 0, 6, 0</column>
<column name="tmp3_reg_1320">6, 0, 6, 0</column>
<column name="tmp4_reg_1325">6, 0, 6, 0</column>
<column name="tmp_37_reg_1246">12, 0, 12, 0</column>
<column name="tmp_60_reg_1251">1, 0, 1, 0</column>
<column name="tmp_V_reg_1285">8, 0, 8, 0</column>
<column name="weights9_m_weights_V_11_reg_1305">4, 0, 4, 0</column>
<column name="weights9_m_weights_V_5_reg_1290">4, 0, 4, 0</column>
<column name="weights9_m_weights_V_7_reg_1295">4, 0, 4, 0</column>
<column name="weights9_m_weights_V_9_reg_1300">4, 0, 4, 0</column>
<column name="exitcond_flatten3_reg_1224">64, 32, 1, 0</column>
<column name="nm_t_mid2_reg_1233">64, 32, 5, 0</column>
<column name="tmp_60_reg_1251">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv1DMac_new403, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv1DMac_new403, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv1DMac_new403, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Conv1DMac_new403, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv1DMac_new403, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Conv1DMac_new403, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv1DMac_new403, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv1DMac_new403, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Conv1DMac_new403, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Conv1DMac_new403, return value</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
