#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563c3364d380 .scope module, "main" "main" 2 9;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clk"
v0x563c33673c30_0 .var "clk", 0 0;
S_0x563c3364c380 .scope module, "uut" "Mips" 2 11, 3 12 0, S_0x563c3364d380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
L_0x563c33684830 .functor AND 1, v0x563c3366c7a0_0, v0x563c3366c180_0, C4<1>, C4<1>;
v0x563c33671c50_0 .net "ALU_Op", 1 0, v0x563c3366c620_0;  1 drivers
v0x563c33671d80_0 .net "ALU_control_wire", 2 0, v0x563c3366b9b0_0;  1 drivers
v0x563c33671e90_0 .net "ALU_result", 31 0, v0x563c3366bf20_0;  1 drivers
v0x563c33671f30_0 .net "ALU_src", 0 0, v0x563c3366c700_0;  1 drivers
v0x563c33672020_0 .net "Branch", 0 0, v0x563c3366c7a0_0;  1 drivers
v0x563c33672110_0 .net "Instr", 31 0, v0x563c3366dac0_0;  1 drivers
v0x563c336721b0_0 .net "Jump", 0 0, v0x563c3366c930_0;  1 drivers
v0x563c336722a0_0 .net "Mem_reg", 0 0, v0x563c3366ca40_0;  1 drivers
v0x563c33672390_0 .net "Mem_write", 0 0, v0x563c3366cb00_0;  1 drivers
v0x563c33672430_0 .net "PC_1", 31 0, v0x563c33670ac0_0;  1 drivers
v0x563c33672520_0 .net "PC_2", 31 0, v0x563c3366e000_0;  1 drivers
v0x563c33672630_0 .net "PC_Src", 0 0, L_0x563c33684830;  1 drivers
v0x563c336726d0_0 .net "PC_branch", 31 0, L_0x563c336846a0;  1 drivers
v0x563c33672770_0 .net "PC_jump", 31 0, L_0x563c33684c80;  1 drivers
v0x563c33672810_0 .net "PC_mux_1_2", 31 0, v0x563c33670300_0;  1 drivers
v0x563c33672900_0 .net "PC_plus_4", 31 0, L_0x563c336842b0;  1 drivers
v0x563c336729c0_0 .net "PC_slt", 27 0, L_0x563c336849e0;  1 drivers
v0x563c33672a80_0 .net "Read_data", 31 0, v0x563c3366d330_0;  1 drivers
v0x563c33672b90_0 .net "Reg_dst", 0 0, v0x563c3366cca0_0;  1 drivers
v0x563c33672c80_0 .net "Reg_write", 0 0, v0x563c3366cd60_0;  1 drivers
v0x563c33672d70_0 .net "Result", 31 0, v0x563c3366f5e0_0;  1 drivers
v0x563c33672e80_0 .net "Sign_imm", 31 0, L_0x563c33673fe0;  1 drivers
v0x563c33672f90_0 .net "Src_A", 31 0, v0x563c3366e920_0;  1 drivers
v0x563c336730a0_0 .net "Src_B", 31 0, v0x563c33671280_0;  1 drivers
v0x563c336731b0_0 .net "Write_data", 31 0, v0x563c3366ea10_0;  1 drivers
v0x563c33673270_0 .net "Write_reg", 4 0, v0x563c33671a10_0;  1 drivers
v0x563c33673380_0 .net "Zero", 0 0, v0x563c3366c180_0;  1 drivers
L_0x7f5a5f928018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563c33673420_0 .net/2u *"_s14", 31 0, L_0x7f5a5f928018;  1 drivers
v0x563c336734e0_0 .net *"_s18", 31 0, L_0x563c33684550;  1 drivers
v0x563c336735c0_0 .net *"_s20", 29 0, L_0x563c336844b0;  1 drivers
L_0x7f5a5f928060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563c336736a0_0 .net *"_s22", 1 0, L_0x7f5a5f928060;  1 drivers
v0x563c33673780_0 .net *"_s26", 31 0, L_0x563c336848a0;  1 drivers
v0x563c33673860_0 .net *"_s28", 29 0, L_0x563c33684790;  1 drivers
L_0x7f5a5f9280a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563c33673940_0 .net *"_s30", 1 0, L_0x7f5a5f9280a8;  1 drivers
v0x563c33673a20_0 .net *"_s35", 3 0, L_0x563c33684b50;  1 drivers
v0x563c33673b00_0 .net "clk", 0 0, v0x563c33673c30_0;  1 drivers
L_0x563c33673d10 .part v0x563c3366dac0_0, 21, 5;
L_0x563c33673e00 .part v0x563c3366dac0_0, 16, 5;
L_0x563c33673ea0 .part v0x563c3366dac0_0, 26, 6;
L_0x563c33673f40 .part v0x563c3366dac0_0, 0, 6;
L_0x563c33674080 .part v0x563c3366dac0_0, 0, 16;
L_0x563c33674120 .part v0x563c3366dac0_0, 16, 5;
L_0x563c33674200 .part v0x563c3366dac0_0, 11, 5;
L_0x563c336842b0 .arith/sum 32, v0x563c3366e000_0, L_0x7f5a5f928018;
L_0x563c336844b0 .part L_0x563c33673fe0, 0, 30;
L_0x563c33684550 .concat [ 2 30 0 0], L_0x7f5a5f928060, L_0x563c336844b0;
L_0x563c336846a0 .arith/sum 32, L_0x563c336842b0, L_0x563c33684550;
L_0x563c33684790 .part v0x563c3366dac0_0, 0, 30;
L_0x563c336848a0 .concat [ 2 30 0 0], L_0x7f5a5f9280a8, L_0x563c33684790;
L_0x563c336849e0 .part L_0x563c336848a0, 0, 28;
L_0x563c33684b50 .part L_0x563c336842b0, 28, 4;
L_0x563c33684c80 .concat [ 28 4 0 0], L_0x563c336849e0, L_0x563c33684b50;
S_0x563c3361d0c0 .scope module, "alu_control_unit" "ALU_control_unit" 3 62, 4 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALU_Op"
    .port_info 1 /INPUT 6 "Function"
    .port_info 2 /OUTPUT 3 "ALU_control"
v0x563c3361d290_0 .net "ALU_Op", 1 0, v0x563c3366c620_0;  alias, 1 drivers
v0x563c3366b9b0_0 .var "ALU_control", 2 0;
v0x563c3366ba90_0 .net "Function", 5 0, L_0x563c33673f40;  1 drivers
E_0x563c335fdbe0 .event edge, v0x563c3366ba90_0, v0x563c3361d290_0;
S_0x563c3366bbd0 .scope module, "alu_unit" "ALU" 3 67, 5 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "SrcA"
    .port_info 1 /INPUT 32 "SrcB"
    .port_info 2 /INPUT 3 "ALUSec"
    .port_info 3 /OUTPUT 32 "ALU_result"
    .port_info 4 /OUTPUT 1 "Zero"
v0x563c3366be40_0 .net "ALUSec", 2 0, v0x563c3366b9b0_0;  alias, 1 drivers
v0x563c3366bf20_0 .var "ALU_result", 31 0;
v0x563c3366bfe0_0 .net "SrcA", 31 0, v0x563c3366e920_0;  alias, 1 drivers
v0x563c3366c0a0_0 .net "SrcB", 31 0, v0x563c33671280_0;  alias, 1 drivers
v0x563c3366c180_0 .var "Zero", 0 0;
E_0x563c335fde50 .event edge, v0x563c3366b9b0_0, v0x563c3366c0a0_0, v0x563c3366bfe0_0;
S_0x563c3366c330 .scope module, "control_unit" "Control_unit" 3 50, 6 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "Op"
    .port_info 1 /OUTPUT 1 "Mem_reg"
    .port_info 2 /OUTPUT 1 "Mem_write"
    .port_info 3 /OUTPUT 1 "Branch"
    .port_info 4 /OUTPUT 2 "ALU_Op"
    .port_info 5 /OUTPUT 1 "ALU_src"
    .port_info 6 /OUTPUT 1 "Reg_dst"
    .port_info 7 /OUTPUT 1 "Reg_write"
    .port_info 8 /OUTPUT 1 "Jump"
    .port_info 9 /INPUT 1 "Clk"
v0x563c3366c620_0 .var "ALU_Op", 1 0;
v0x563c3366c700_0 .var "ALU_src", 0 0;
v0x563c3366c7a0_0 .var "Branch", 0 0;
v0x563c3366c870_0 .net "Clk", 0 0, v0x563c33673c30_0;  alias, 1 drivers
v0x563c3366c930_0 .var "Jump", 0 0;
v0x563c3366ca40_0 .var "Mem_reg", 0 0;
v0x563c3366cb00_0 .var "Mem_write", 0 0;
v0x563c3366cbc0_0 .net "Op", 5 0, L_0x563c33673ea0;  1 drivers
v0x563c3366cca0_0 .var "Reg_dst", 0 0;
v0x563c3366cd60_0 .var "Reg_write", 0 0;
E_0x563c335fd770/0 .event edge, v0x563c3366cbc0_0;
E_0x563c335fd770/1 .event posedge, v0x563c3366c870_0;
E_0x563c335fd770 .event/or E_0x563c335fd770/0, E_0x563c335fd770/1;
S_0x563c3366cfc0 .scope module, "data_mem_unit" "Data_memory" 3 74, 7 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "WD"
    .port_info 2 /INPUT 1 "WE"
    .port_info 3 /OUTPUT 32 "RD"
v0x563c3366d180_0 .net "A", 31 0, v0x563c3366bf20_0;  alias, 1 drivers
v0x563c3366d290 .array "Memory", 1 0, 7 0;
v0x563c3366d330_0 .var "RD", 31 0;
v0x563c3366d420_0 .net "WD", 31 0, v0x563c3366ea10_0;  alias, 1 drivers
v0x563c3366d500_0 .net "WE", 0 0, v0x563c3366cb00_0;  alias, 1 drivers
E_0x563c335fd9a0 .event edge, v0x563c3366cb00_0, v0x563c3366d420_0, v0x563c3366bf20_0;
S_0x563c3366d680 .scope module, "instr_mem_unit" "Instruction_Memory" 3 37, 8 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /OUTPUT 32 "RD"
v0x563c3366d900_0 .net "A", 31 0, v0x563c3366e000_0;  alias, 1 drivers
v0x563c3366da00 .array "Memory", 59 0, 7 0;
v0x563c3366dac0_0 .var "RD", 31 0;
E_0x563c3364e7c0 .event edge, v0x563c3366d900_0;
S_0x563c3366dbe0 .scope module, "pc_unit" "PC" 3 119, 9 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In"
    .port_info 1 /OUTPUT 32 "Out"
    .port_info 2 /INPUT 1 "Clk"
v0x563c3366de80_0 .net "Clk", 0 0, v0x563c33673c30_0;  alias, 1 drivers
v0x563c3366df40_0 .net "In", 31 0, v0x563c33670ac0_0;  alias, 1 drivers
v0x563c3366e000_0 .var "Out", 31 0;
v0x563c3366e100_0 .var "PC", 31 0;
v0x563c3366e1c0_0 .var "count", 0 0;
E_0x563c3366de00 .event posedge, v0x563c3366c870_0;
S_0x563c3366e350 .scope module, "register_file_unit" "Registers" 3 41, 10 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A1"
    .port_info 1 /INPUT 5 "A2"
    .port_info 2 /INPUT 5 "A3"
    .port_info 3 /INPUT 32 "WD3"
    .port_info 4 /OUTPUT 32 "RD1"
    .port_info 5 /OUTPUT 32 "RD2"
    .port_info 6 /INPUT 1 "WE3"
v0x563c3366e680_0 .net "A1", 4 0, L_0x563c33673d10;  1 drivers
v0x563c3366e780_0 .net "A2", 4 0, L_0x563c33673e00;  1 drivers
v0x563c3366e860_0 .net "A3", 4 0, v0x563c33671a10_0;  alias, 1 drivers
v0x563c3366e920_0 .var "RD1", 31 0;
v0x563c3366ea10_0 .var "RD2", 31 0;
v0x563c3366eb00 .array "Reg", 31 0, 31 0;
v0x563c3366eba0_0 .net "WD3", 31 0, v0x563c3366f5e0_0;  alias, 1 drivers
v0x563c3366ec80_0 .net "WE3", 0 0, v0x563c3366cd60_0;  alias, 1 drivers
v0x563c3366ed50_0 .var "count", 4 0;
v0x563c3366eea0_0 .var/i "i", 31 0;
E_0x563c3366e610/0 .event edge, v0x563c3366cd60_0, v0x563c3366eba0_0, v0x563c3366e860_0, v0x563c3366e780_0;
E_0x563c3366e610/1 .event edge, v0x563c3366e680_0;
E_0x563c3366e610 .event/or E_0x563c3366e610/0, E_0x563c3366e610/1;
S_0x563c3366f0a0 .scope module, "uut10" "Mux" 3 113, 11 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1"
    .port_info 1 /INPUT 32 "In2"
    .port_info 2 /OUTPUT 32 "Out"
    .port_info 3 /INPUT 1 "Sel"
P_0x563c3366f220 .param/l "S" 0 11 2, +C4<00000000000000000000000000011111>;
v0x563c3366f3f0_0 .net "In1", 31 0, v0x563c3366bf20_0;  alias, 1 drivers
v0x563c3366f520_0 .net "In2", 31 0, v0x563c3366d330_0;  alias, 1 drivers
v0x563c3366f5e0_0 .var "Out", 31 0;
v0x563c3366f6e0_0 .net "Sel", 0 0, v0x563c3366ca40_0;  alias, 1 drivers
E_0x563c3366e520 .event edge, v0x563c3366d330_0, v0x563c3366bf20_0, v0x563c3366ca40_0;
S_0x563c3366f800 .scope module, "uut5" "Sign_extender" 3 80, 12 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "In"
    .port_info 1 /OUTPUT 32 "Out"
    .port_info 2 /INPUT 1 "Clk"
o0x7f5a5f986ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563c3366f9f0_0 .net "Clk", 0 0, o0x7f5a5f986ca8;  0 drivers
v0x563c3366fad0_0 .net "In", 15 0, L_0x563c33674080;  1 drivers
v0x563c3366fbb0_0 .net "Out", 31 0, L_0x563c33673fe0;  alias, 1 drivers
L_0x563c33673fe0 .extend/s 32, L_0x563c33674080;
S_0x563c3366fcf0 .scope module, "uut6" "Mux" 3 85, 11 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1"
    .port_info 1 /INPUT 32 "In2"
    .port_info 2 /OUTPUT 32 "Out"
    .port_info 3 /INPUT 1 "Sel"
P_0x563c3366fec0 .param/l "S" 0 11 2, +C4<00000000000000000000000000011111>;
v0x563c33670120_0 .net "In1", 31 0, L_0x563c336842b0;  alias, 1 drivers
v0x563c33670220_0 .net "In2", 31 0, L_0x563c336846a0;  alias, 1 drivers
v0x563c33670300_0 .var "Out", 31 0;
v0x563c336703f0_0 .net "Sel", 0 0, L_0x563c33684830;  alias, 1 drivers
E_0x563c336700c0 .event edge, v0x563c33670220_0, v0x563c33670120_0, v0x563c336703f0_0;
S_0x563c33670560 .scope module, "uut7" "Mux" 3 92, 11 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1"
    .port_info 1 /INPUT 32 "In2"
    .port_info 2 /OUTPUT 32 "Out"
    .port_info 3 /INPUT 1 "Sel"
P_0x563c33670730 .param/l "S" 0 11 2, +C4<00000000000000000000000000011111>;
v0x563c336708f0_0 .net "In1", 31 0, v0x563c33670300_0;  alias, 1 drivers
v0x563c33670a00_0 .net "In2", 31 0, L_0x563c33684c80;  alias, 1 drivers
v0x563c33670ac0_0 .var "Out", 31 0;
v0x563c33670bc0_0 .net "Sel", 0 0, v0x563c3366c930_0;  alias, 1 drivers
E_0x563c33670870 .event edge, v0x563c33670a00_0, v0x563c33670300_0, v0x563c3366c930_0;
S_0x563c33670d00 .scope module, "uut8" "Mux" 3 99, 11 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In1"
    .port_info 1 /INPUT 32 "In2"
    .port_info 2 /OUTPUT 32 "Out"
    .port_info 3 /INPUT 1 "Sel"
P_0x563c33670ed0 .param/l "S" 0 11 2, +C4<00000000000000000000000000011111>;
v0x563c33671090_0 .net "In1", 31 0, v0x563c3366ea10_0;  alias, 1 drivers
v0x563c336711c0_0 .net "In2", 31 0, L_0x563c33673fe0;  alias, 1 drivers
v0x563c33671280_0 .var "Out", 31 0;
v0x563c33671380_0 .net "Sel", 0 0, v0x563c3366c700_0;  alias, 1 drivers
E_0x563c33671010 .event edge, v0x563c3366fbb0_0, v0x563c3366d420_0, v0x563c3366c700_0;
S_0x563c336714a0 .scope module, "uut9" "Mux_5_bit" 3 106, 13 1 0, S_0x563c3364c380;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "In1"
    .port_info 1 /INPUT 5 "In2"
    .port_info 2 /OUTPUT 5 "Out"
    .port_info 3 /INPUT 1 "Sel"
P_0x563c33671670 .param/l "S" 0 13 2, +C4<00000000000000000000000000000100>;
v0x563c33671830_0 .net "In1", 4 0, L_0x563c33674120;  1 drivers
v0x563c33671930_0 .net "In2", 4 0, L_0x563c33674200;  1 drivers
v0x563c33671a10_0 .var "Out", 4 0;
v0x563c33671b10_0 .net "Sel", 0 0, v0x563c3366cca0_0;  alias, 1 drivers
E_0x563c336717b0 .event edge, v0x563c33671930_0, v0x563c33671830_0, v0x563c3366cca0_0;
    .scope S_0x563c3366d680;
T_0 ;
    %vpi_call 8 6 "$readmemb", "init.dat", v0x563c3366da00 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x563c3366d680;
T_1 ;
    %wait E_0x563c3364e7c0;
    %ix/getv 4, v0x563c3366d900_0;
    %load/vec4a v0x563c3366da00, 4;
    %load/vec4 v0x563c3366d900_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x563c3366da00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563c3366d900_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x563c3366da00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563c3366d900_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x563c3366da00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563c3366dac0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x563c3366e350;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x563c3366ed50_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563c3366eea0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x563c3366eea0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x563c3366eea0_0;
    %store/vec4a v0x563c3366eb00, 4, 0;
    %load/vec4 v0x563c3366eea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563c3366eea0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x563c3366e350;
T_3 ;
    %wait E_0x563c3366e610;
    %load/vec4 v0x563c3366e680_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x563c3366eb00, 4;
    %store/vec4 v0x563c3366e920_0, 0, 32;
    %load/vec4 v0x563c3366e780_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x563c3366eb00, 4;
    %store/vec4 v0x563c3366ea10_0, 0, 32;
    %load/vec4 v0x563c3366ec80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x563c3366eba0_0;
    %load/vec4 v0x563c3366e860_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563c3366eb00, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x563c3366c330;
T_4 ;
    %wait E_0x563c335fd770;
    %load/vec4 v0x563c3366cbc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366cca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c7a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563c3366c620_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c930_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563c3366c620_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c930_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366c700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563c3366c620_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c930_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366ca40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366cd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563c3366c620_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c930_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366ca40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366cd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366cb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366c7a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563c3366c620_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c930_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366ca40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366cd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563c3366c620_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366c930_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563c3361d0c0;
T_5 ;
    %wait E_0x563c335fdbe0;
    %load/vec4 v0x563c3361d290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563c3366b9b0_0, 0, 3;
T_5.0 ;
    %load/vec4 v0x563c3361d290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563c3366b9b0_0, 0, 3;
T_5.2 ;
    %load/vec4 v0x563c3361d290_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x563c3366ba90_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x563c3366b9b0_0, 0, 3;
T_5.6 ;
    %load/vec4 v0x563c3366ba90_0;
    %pad/u 32;
    %cmpi/e 34, 0, 32;
    %jmp/0xz  T_5.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x563c3366b9b0_0, 0, 3;
T_5.8 ;
    %load/vec4 v0x563c3366ba90_0;
    %pad/u 32;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563c3366b9b0_0, 0, 3;
T_5.10 ;
    %load/vec4 v0x563c3366ba90_0;
    %pad/u 32;
    %cmpi/e 37, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x563c3366b9b0_0, 0, 3;
T_5.12 ;
    %load/vec4 v0x563c3366ba90_0;
    %pad/u 32;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x563c3366b9b0_0, 0, 3;
T_5.14 ;
T_5.4 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x563c3366bbd0;
T_6 ;
    %wait E_0x563c335fde50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366c180_0, 0, 1;
    %load/vec4 v0x563c3366be40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x563c3366bfe0_0;
    %load/vec4 v0x563c3366c0a0_0;
    %and;
    %store/vec4 v0x563c3366bf20_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x563c3366be40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x563c3366bfe0_0;
    %load/vec4 v0x563c3366c0a0_0;
    %or;
    %store/vec4 v0x563c3366bf20_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x563c3366be40_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x563c3366bfe0_0;
    %load/vec4 v0x563c3366c0a0_0;
    %add;
    %store/vec4 v0x563c3366bf20_0, 0, 32;
T_6.4 ;
    %load/vec4 v0x563c3366be40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x563c3366bfe0_0;
    %load/vec4 v0x563c3366c0a0_0;
    %sub;
    %store/vec4 v0x563c3366bf20_0, 0, 32;
    %load/vec4 v0x563c3366bf20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563c3366c180_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563c3366c180_0, 0;
T_6.9 ;
T_6.6 ;
    %load/vec4 v0x563c3366be40_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x563c3366bfe0_0;
    %load/vec4 v0x563c3366c0a0_0;
    %cmp/u;
    %jmp/0xz  T_6.12, 5;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x563c3366bf20_0, 0;
T_6.12 ;
    %load/vec4 v0x563c3366c0a0_0;
    %load/vec4 v0x563c3366bfe0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_6.14, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563c3366bf20_0, 0;
T_6.14 ;
T_6.10 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x563c3366cfc0;
T_7 ;
    %vpi_call 7 7 "$readmemb", "init_data_mem.dat", v0x563c3366d290 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x563c3366cfc0;
T_8 ;
    %wait E_0x563c335fd9a0;
    %load/vec4 v0x563c3366d500_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x563c3366d420_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x563c3366d180_0;
    %store/vec4a v0x563c3366d290, 4, 0;
    %load/vec4 v0x563c3366d420_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x563c3366d180_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x563c3366d290, 4, 0;
    %load/vec4 v0x563c3366d420_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x563c3366d180_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x563c3366d290, 4, 0;
    %load/vec4 v0x563c3366d420_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x563c3366d180_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x563c3366d290, 4, 0;
T_8.0 ;
    %load/vec4 v0x563c3366d500_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %ix/getv 4, v0x563c3366d180_0;
    %load/vec4a v0x563c3366d290, 4;
    %load/vec4 v0x563c3366d180_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x563c3366d290, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563c3366d180_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x563c3366d290, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563c3366d180_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x563c3366d290, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563c3366d330_0, 0, 32;
T_8.2 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x563c3366fcf0;
T_9 ;
    %wait E_0x563c336700c0;
    %load/vec4 v0x563c336703f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x563c33670120_0;
    %store/vec4 v0x563c33670300_0, 0, 32;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x563c33670220_0;
    %store/vec4 v0x563c33670300_0, 0, 32;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x563c33670560;
T_10 ;
    %wait E_0x563c33670870;
    %load/vec4 v0x563c33670bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x563c336708f0_0;
    %store/vec4 v0x563c33670ac0_0, 0, 32;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x563c33670a00_0;
    %store/vec4 v0x563c33670ac0_0, 0, 32;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x563c33670d00;
T_11 ;
    %wait E_0x563c33671010;
    %load/vec4 v0x563c33671380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x563c33671090_0;
    %store/vec4 v0x563c33671280_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x563c336711c0_0;
    %store/vec4 v0x563c33671280_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x563c336714a0;
T_12 ;
    %wait E_0x563c336717b0;
    %load/vec4 v0x563c33671b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x563c33671830_0;
    %store/vec4 v0x563c33671a10_0, 0, 5;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x563c33671930_0;
    %store/vec4 v0x563c33671a10_0, 0, 5;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x563c3366f0a0;
T_13 ;
    %wait E_0x563c3366e520;
    %load/vec4 v0x563c3366f6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x563c3366f3f0_0;
    %store/vec4 v0x563c3366f5e0_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x563c3366f520_0;
    %store/vec4 v0x563c3366f5e0_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x563c3366dbe0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563c3366e100_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x563c3366dbe0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c3366e1c0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x563c3366dbe0;
T_16 ;
    %wait E_0x563c3366de00;
    %load/vec4 v0x563c3366df40_0;
    %store/vec4 v0x563c3366e100_0, 0, 32;
    %load/vec4 v0x563c3366e1c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563c3366e000_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563c3366e1c0_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x563c3366e100_0;
    %store/vec4 v0x563c3366e000_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x563c3364d380;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563c33673c30_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x563c3364d380;
T_18 ;
    %delay 5000, 0;
    %load/vec4 v0x563c33673c30_0;
    %inv;
    %store/vec4 v0x563c33673c30_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x563c3364d380;
T_19 ;
    %vpi_call 2 17 "$dumpfile", "Mips.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563c3364d380 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "main.v";
    "./Mips.v";
    "./ALU_control_unit.v";
    "./ALU.v";
    "./Control_unit.v";
    "./Data_Memory.v";
    "./Instruction_Memory.v";
    "./PC.v";
    "./Registers.v";
    "./Mux.v";
    "./Sign_extender.v";
    "./Mux_5_bit.v";
