{:input (genetic.crossover/dumb-crossover 2101807293 (genetic.representation/genetic-representation "examples/59373.E6C57999.blif") (genetic.representation/genetic-representation "examples/58115.31D8DA15.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire1_:missing , wire3_15);\n  wire \\:missing_edge ;\n  wire wire17;\n  wire \\wire18_:missing ;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  output wire3_15;\n  wire wire3_15;\n  wire wire4;\n  wire \\wire7_:missing ;\n  wire \\wire8_:missing ;\n  wire wire9_10;\n  wire wire9_13;\n  wire wire9_14;\n  wire wire9_15;\n  wire wire9_8;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_5 ;\n  wire \\wire:missing_6_13 ;\n  wire \\wire:missing_6_5 ;\n  wire \\wire:missing_7_5 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_6_13 , \\wire:missing_6_5  };\n  assign \\wire18_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire7_:missing  = 4'h6 >> { \\wire:missing_7_5 , \\wire:missing_7_5  };\n  assign wire4 = 1'h1;\n  assign \\wire:missing_5  = 1'h0;\n  assign wire17 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_15 = wire9_15;\n  assign \\wire:missing_edge  = wire9_14;\n  assign \\wire:missing_6_13  = wire9_13;\n  assign \\wire:missing_12  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire9_10;\n  assign wire9_13 = \\wire:missing_edge ;\n  assign \\wire8_:missing  = wire9_8;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:3.1-41.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire1_:missing , wire3_15);\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:5.8-5.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:7.9-7.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:9.10-9.18\" *)\n  output wire3_15;\n  wire wire3_15;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:11.8-11.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:14.8-14.16\" *)\n  wire wire9_10;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:15.8-15.16\" *)\n  wire wire9_13;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:16.8-16.16\" *)\n  wire wire9_14;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:17.8-17.16\" *)\n  wire wire9_15;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:19.8-19.24\" *)\n  wire \\wire:missing_12 ;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:20.8-20.23\" *)\n  wire \\wire:missing_5 ;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:21.8-21.26\" *)\n  wire \\wire:missing_6_13 ;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:22.8-22.25\" *)\n  wire \\wire:missing_6_5 ;\n  (* src = \"/tmp/fuzzmount731121EF/2EF88FC.v:24.9-24.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17 = 1'h1;\n  assign wire3_15 = 1'hx;\n  assign wire4 = 1'h1;\n  assign wire9_10 = 1'hx;\n  assign wire9_13 = 1'hx;\n  assign wire9_14 = 1'hx;\n  assign wire9_15 = 1'hx;\n  assign \\wire:missing_12  = 1'hx;\n  assign \\wire:missing_5  = 1'h0;\n  assign \\wire:missing_6_13  = 1'hx;\n  assign \\wire:missing_6_5  = 1'hx;\n  assign \\wire:missing_edge  = 1'hx;\nendmodule\n", :proof {:exit 16, :out "SBY 14:41:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg/src/top.v'.\nSBY 14:41:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] Copy '/tmp/fuzzmount731121EF/2EF88FC.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg/src/2EF88FC.v'.\nSBY 14:41:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] Copy '/tmp/fuzzmount731121EF/2EF88FC.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg/src/2EF88FC.post.v'.\nSBY 14:41:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] engine_0: abc pdr\nSBY 14:41:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 14:41:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] base: Warning: Wire presynth.\\wire3_15 is used but has no driver.\nSBY 14:41:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] base: Warning: Wire presynth.\\wire:missing_6_5 is used but has no driver.\nSBY 14:41:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] base: Warning: found logic loop in module presynth:\nSBY 14:41:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] base: cell $shr$/tmp/fuzzmount731121EF/2EF88FC.v:26$16 ($shr)\nSBY 14:41:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] base: wire \\wire:missing_edge\nSBY 14:41:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] base: finished (returncode=0)\nSBY 14:41:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] aig: Warning: Wire presynth.\\wire3_15 is used but has no driver.\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] aig: Warning: Wire presynth.\\wire:missing_6_5 is used but has no driver.\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] aig: Warning: found logic loop in module presynth:\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] aig: cell $shr$/tmp/fuzzmount731121EF/2EF88FC.v:26$16 ($shr)\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] aig: wire \\wire:missing_edge\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] aig: bash: line 1: 17168 Segmentation fault: 11  /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] aig: finished (returncode=139)\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] aig: task failed. ERROR.\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg'.\nSBY 14:41:07 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp85k9fplg] DONE (ERROR, rc=16)\n", :err ""}}}