#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Sep 27 19:45:14 2019
# Process ID: 5640
# Log file: C:/Digital Lab/Lab_05A/planAhead_run_1/planAhead.log
# Journal file: C:/Digital Lab/Lab_05A/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Digital Lab/Lab_05A/pa.fromHdl.tcl}
# create_project -name Lab_05A -dir "C:/Digital Lab/Lab_05A/planAhead_run_1" -part xc6slx9tqg144-3
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 451.652 ; gain = 67.055
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Lab_05A_1.ucf" [current_fileset -constrset]
Adding file 'C:/Digital Lab/Lab_05A/Lab_05A_1.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Lab_05A_2.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Lab_05A_2 $srcset
# add_files [list {Lab_05A_1.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Digital Lab/Lab_05A/Lab_05A_2.vhf" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'bcd_7seg' instantiated as 'XLXI_1' [C:/Digital Lab/Lab_05A/Lab_05A_2.vhf:140]
Resolution: File names need to match cell names: an EDIF definition will be found in bcd_7seg.edf; an HDL definition may be placed in any Verilog/VHDL file.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Digital Lab/Lab_05A/Lab_05A_1.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'L0_P82' [C:/Digital Lab/Lab_05A/Lab_05A_1.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'L1_P81' [C:/Digital Lab/Lab_05A/Lab_05A_1.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'PB1_P45' [C:/Digital Lab/Lab_05A/Lab_05A_1.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'SW3_P59' [C:/Digital Lab/Lab_05A/Lab_05A_1.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'PB1_P45' [C:/Digital Lab/Lab_05A/Lab_05A_1.ucf:11]
CRITICAL WARNING: [Constraints 18-10] Could not create constraint 'CLOCK_DEDICATED_ROUTE' [C:/Digital Lab/Lab_05A/Lab_05A_1.ucf:11]
Finished Parsing UCF File [C:/Digital Lab/Lab_05A/Lab_05A_1.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 5739bf94
open_rtl_design: Time (s): elapsed = 00:00:26 . Memory (MB): peak = 605.633 ; gain = 152.863
update_compile_order -fileset sim_1
startgroup
set_property package_pin P41 [get_ports SEGa_P41]
endgroup
startgroup
set_property package_pin P40 [get_ports SEGb_P40]
endgroup
startgroup
set_property package_pin P35 [get_ports SEGc_P35]
endgroup
startgroup
set_property package_pin P34 [get_ports SEGd_P34]
endgroup
set_property package_pin "" [get_ports [list  SEGf_P29]]
startgroup
set_property package_pin P32 [get_ports SEGe_P32]
endgroup
startgroup
set_property package_pin P29 [get_ports SEGf_P29]
endgroup
startgroup
set_property package_pin P27 [get_ports SEGg_P27]
endgroup
save_constraints
startgroup
set_property package_pin P32 [get_ports SEGe_P32]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Digital Lab/Lab_05A\planAhead_pid5640.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Sep 27 19:46:58 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
