{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572071876483 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pluto_spi_stepper 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"pluto_spi_stepper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572071876495 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572071876537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572071876537 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll1.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/db/pll_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572071876601 ""}  } { { "db/pll_altpll1.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/db/pll_altpll1.v" 43 -1 0 } } { "" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1572071876601 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1572071876663 ""}
{ "Warning" "WFITCC_FITCC_WARNING_DANGEROUS_HOLD_TIMING_SCENARIO" "" "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" {  } {  } 0 171002 "Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals" 0 0 "Fitter" 0 -1 1572071876664 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572071876674 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572071876978 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572071876978 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1572071876982 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1572071876982 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572071876982 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572071876983 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572071876983 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572071876983 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572071876984 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572071877170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572071877183 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572071877183 ""}  } { { "db/pll_altpll1.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/db/pll_altpll1.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572071877183 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pluto_spi_stepper.sdc " "Synopsys Design Constraints File file not found: 'pluto_spi_stepper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572071877444 ""}
{ "Info" "ITDC_TIMEQUEST_USING_TAN_FMAX_REQ" "" "The Timing Analyzer will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." {  } {  } 0 336004 "The Timing Analyzer will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." 0 0 "Fitter" 0 -1 1572071877444 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572071877444 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572071877446 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1572071877447 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572071877451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572071877451 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1572071877452 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572071877452 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572071877452 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk_i " "  20.000        clk_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572071877452 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572071877452 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1572071877452 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572071877461 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572071877462 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572071877463 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572071877464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572071877467 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572071877468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572071877468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572071877469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572071877810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 I/O Output Buffer " "Packed 14 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1572071877811 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572071877811 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3.3V 20 26 0 " "Number of I/O pins in group: 46 (unused VREF, 3.3V VCCIO, 20 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1572071877814 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1572071877814 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1572071877814 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 22 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1572071877815 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1572071877815 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1572071877815 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572071877878 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572071877884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572071878484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572071878574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572071878587 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572071882410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572071882410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572071882992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572071883469 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572071883469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572071883819 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572071884029 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572071884043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572071884426 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572071884427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572071885065 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572071885882 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "44 MAX 10 " "44 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LED 3.3-V LVTTL W7 " "Pin LED uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { LED } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[0\] 3.3-V LVTTL AA5 " "Pin dout\[0\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[0] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[1\] 3.3-V LVTTL AB8 " "Pin dout\[1\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[1] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[2\] 3.3-V LVTTL AA7 " "Pin dout\[2\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[2] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[3\] 3.3-V LVTTL AA6 " "Pin dout\[3\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[3] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[4\] 3.3-V LVTTL V10 " "Pin dout\[4\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[4] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[5\] 3.3-V LVTTL AB6 " "Pin dout\[5\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[5] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[6\] 3.3-V LVTTL AA8 " "Pin dout\[6\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[6] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[7\] 3.3-V LVTTL AB5 " "Pin dout\[7\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[7] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[8\] 3.3-V LVTTL V9 " "Pin dout\[8\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[8] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[9\] 3.3-V LVTTL P11 " "Pin dout\[9\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[9] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[10\] 3.3-V LVTTL AB9 " "Pin dout\[10\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[10] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[11\] 3.3-V LVTTL AB7 " "Pin dout\[11\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[11] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[12\] 3.3-V LVTTL R11 " "Pin dout\[12\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[12] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dout\[13\] 3.3-V LVTTL Y10 " "Pin dout\[13\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dout[13] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[0\] 3.3-V LVTTL AB4 " "Pin step\[0\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[0] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[1\] 3.3-V LVTTL P10 " "Pin step\[1\] uses I/O standard 3.3-V LVTTL at P10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[1] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[2\] 3.3-V LVTTL U6 " "Pin step\[2\] uses I/O standard 3.3-V LVTTL at U6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[2] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "step\[3\] 3.3-V LVTTL R10 " "Pin step\[3\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { step[3] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[0\] 3.3-V LVTTL W8 " "Pin dir\[0\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[0] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[1\] 3.3-V LVTTL Y4 " "Pin dir\[1\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[1] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[2\] 3.3-V LVTTL AA1 " "Pin dir\[2\] uses I/O standard 3.3-V LVTTL at AA1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[2] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dir\[3\] 3.3-V LVTTL U7 " "Pin dir\[3\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dir[3] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRESET 3.3-V LVTTL D8 " "Pin nRESET uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { nRESET } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_i 3.3-V LVTTL M8 " "Pin clk_i uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_i } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[7\] 3.3-V LVTTL AB14 " "Pin din\[7\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[7] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[15\] 3.3-V LVTTL AA13 " "Pin din\[15\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[15] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[6\] 3.3-V LVTTL V13 " "Pin din\[6\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[6] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[14\] 3.3-V LVTTL W12 " "Pin din\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[14] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCK 3.3-V LVTTL R13 " "Pin SCK uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SCK } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SSEL 3.3-V LVTTL AA14 " "Pin SSEL uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SSEL } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MOSI 3.3-V LVTTL W14 " "Pin MOSI uses I/O standard 3.3-V LVTTL at W14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MOSI } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[5\] 3.3-V LVTTL Y14 " "Pin din\[5\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[5] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[13\] 3.3-V LVTTL Y13 " "Pin din\[13\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[13] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[4\] 3.3-V LVTTL W3 " "Pin din\[4\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[4] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[12\] 3.3-V LVTTL AA3 " "Pin din\[12\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[12] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[11\] 3.3-V LVTTL W4 " "Pin din\[11\] uses I/O standard 3.3-V LVTTL at W4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[11] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[3\] 3.3-V LVTTL Y3 " "Pin din\[3\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[3] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[2\] 3.3-V LVTTL Y16 " "Pin din\[2\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[2] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[10\] 3.3-V LVTTL AB15 " "Pin din\[10\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[10] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[1\] 3.3-V LVTTL R20 " "Pin din\[1\] uses I/O standard 3.3-V LVTTL at R20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[1] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[9\] 3.3-V LVTTL AA9 " "Pin din\[9\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[9] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[0\] 3.3-V LVTTL P13 " "Pin din\[0\] uses I/O standard 3.3-V LVTTL at P13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[0] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "din\[8\] 3.3-V LVTTL W13 " "Pin din\[8\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { din[8] } } } { "spi_main.v" "" { Text "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/spi_main.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572071886057 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1572071886057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/pluto_spi_stepper.fit.smsg " "Generated suppressed messages file C:/Users/15489/Documents/linuxcnc/4-spi-fpga-driver/pluto_spi_stepper_firmware/pluto_spi_stepper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572071886124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5574 " "Peak virtual memory: 5574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572071886610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 14:38:06 2019 " "Processing ended: Sat Oct 26 14:38:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572071886610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572071886610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572071886610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572071886610 ""}
