$comment
	File created using the following command:
		vcd file Kasra_2022510011_Group31_BUS.msim.vcd -direction
$end
$date
	Wed May 15 19:29:24 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Kasra_2022510011_Group31_BUS_vlg_vec_tst $end
$var reg 4 ! AR [3:0] $end
$var reg 2 " AR_PC_SP_IR_EN [1:0] $end
$var reg 3 # BUS_Selection [2:0] $end
$var reg 4 $ Input [3:0] $end
$var reg 1 % Memory_CLK $end
$var reg 3 & Memory_EN [2:0] $end
$var reg 5 ' PC [4:0] $end
$var reg 1 ( Register_CLK $end
$var reg 2 ) Register_EN [1:0] $end
$var wire 1 * ALU [3] $end
$var wire 1 + ALU [2] $end
$var wire 1 , ALU [1] $end
$var wire 1 - ALU [0] $end
$var wire 1 . ALU_Overflow $end
$var wire 1 / AR_Q [3] $end
$var wire 1 0 AR_Q [2] $end
$var wire 1 1 AR_Q [1] $end
$var wire 1 2 AR_Q [0] $end
$var wire 1 3 BUS [3] $end
$var wire 1 4 BUS [2] $end
$var wire 1 5 BUS [1] $end
$var wire 1 6 BUS [0] $end
$var wire 1 7 DataMemory [3] $end
$var wire 1 8 DataMemory [2] $end
$var wire 1 9 DataMemory [1] $end
$var wire 1 : DataMemory [0] $end
$var wire 1 ; Input_Q [3] $end
$var wire 1 < Input_Q [2] $end
$var wire 1 = Input_Q [1] $end
$var wire 1 > Input_Q [0] $end
$var wire 1 ? InstructionMemory [10] $end
$var wire 1 @ InstructionMemory [9] $end
$var wire 1 A InstructionMemory [8] $end
$var wire 1 B InstructionMemory [7] $end
$var wire 1 C InstructionMemory [6] $end
$var wire 1 D InstructionMemory [5] $end
$var wire 1 E InstructionMemory [4] $end
$var wire 1 F InstructionMemory [3] $end
$var wire 1 G InstructionMemory [2] $end
$var wire 1 H InstructionMemory [1] $end
$var wire 1 I InstructionMemory [0] $end
$var wire 1 J IR_Q [10] $end
$var wire 1 K IR_Q [9] $end
$var wire 1 L IR_Q [8] $end
$var wire 1 M IR_Q [7] $end
$var wire 1 N IR_Q [6] $end
$var wire 1 O IR_Q [5] $end
$var wire 1 P IR_Q [4] $end
$var wire 1 Q IR_Q [3] $end
$var wire 1 R IR_Q [2] $end
$var wire 1 S IR_Q [1] $end
$var wire 1 T IR_Q [0] $end
$var wire 1 U Output_Q [3] $end
$var wire 1 V Output_Q [2] $end
$var wire 1 W Output_Q [1] $end
$var wire 1 X Output_Q [0] $end
$var wire 1 Y PC_Q [4] $end
$var wire 1 Z PC_Q [3] $end
$var wire 1 [ PC_Q [2] $end
$var wire 1 \ PC_Q [1] $end
$var wire 1 ] PC_Q [0] $end
$var wire 1 ^ R0_Q [3] $end
$var wire 1 _ R0_Q [2] $end
$var wire 1 ` R0_Q [1] $end
$var wire 1 a R0_Q [0] $end
$var wire 1 b R1_Q [3] $end
$var wire 1 c R1_Q [2] $end
$var wire 1 d R1_Q [1] $end
$var wire 1 e R1_Q [0] $end
$var wire 1 f R2_Q [3] $end
$var wire 1 g R2_Q [2] $end
$var wire 1 h R2_Q [1] $end
$var wire 1 i R2_Q [0] $end
$var wire 1 j SP_Q [3] $end
$var wire 1 k SP_Q [2] $end
$var wire 1 l SP_Q [1] $end
$var wire 1 m SP_Q [0] $end
$var wire 1 n StackMemory [4] $end
$var wire 1 o StackMemory [3] $end
$var wire 1 p StackMemory [2] $end
$var wire 1 q StackMemory [1] $end
$var wire 1 r StackMemory [0] $end
$var wire 1 s sampler $end
$scope module i1 $end
$var wire 1 t gnd $end
$var wire 1 u vcc $end
$var wire 1 v unknown $end
$var tri1 1 w devclrn $end
$var tri1 1 x devpor $end
$var tri1 1 y devoe $end
$var wire 1 z inst2|LPM_MUX_component|auto_generated|result_node[3]~4_combout $end
$var wire 1 { inst18|LPM_MUX_component|auto_generated|result_node[3]~1_combout $end
$var wire 1 | inst18|LPM_MUX_component|auto_generated|result_node[3]~2_combout $end
$var wire 1 } inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~7_combout $end
$var wire 1 ~ inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~2_combout $end
$var wire 1 !! inst18|LPM_MUX_component|auto_generated|result_node[1]~7_combout $end
$var wire 1 "! inst18|LPM_MUX_component|auto_generated|result_node[1]~8_combout $end
$var wire 1 #! inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~0_combout $end
$var wire 1 $! Memory_EN[2]~input_o $end
$var wire 1 %! ALU_Overflow~output_o $end
$var wire 1 &! IR_Q[10]~output_o $end
$var wire 1 '! IR_Q[9]~output_o $end
$var wire 1 (! IR_Q[8]~output_o $end
$var wire 1 )! IR_Q[7]~output_o $end
$var wire 1 *! IR_Q[6]~output_o $end
$var wire 1 +! IR_Q[5]~output_o $end
$var wire 1 ,! IR_Q[4]~output_o $end
$var wire 1 -! IR_Q[3]~output_o $end
$var wire 1 .! IR_Q[2]~output_o $end
$var wire 1 /! IR_Q[1]~output_o $end
$var wire 1 0! IR_Q[0]~output_o $end
$var wire 1 1! InstructionMemory[10]~output_o $end
$var wire 1 2! InstructionMemory[9]~output_o $end
$var wire 1 3! InstructionMemory[8]~output_o $end
$var wire 1 4! InstructionMemory[7]~output_o $end
$var wire 1 5! InstructionMemory[6]~output_o $end
$var wire 1 6! InstructionMemory[5]~output_o $end
$var wire 1 7! InstructionMemory[4]~output_o $end
$var wire 1 8! InstructionMemory[3]~output_o $end
$var wire 1 9! InstructionMemory[2]~output_o $end
$var wire 1 :! InstructionMemory[1]~output_o $end
$var wire 1 ;! InstructionMemory[0]~output_o $end
$var wire 1 <! PC_Q[4]~output_o $end
$var wire 1 =! PC_Q[3]~output_o $end
$var wire 1 >! PC_Q[2]~output_o $end
$var wire 1 ?! PC_Q[1]~output_o $end
$var wire 1 @! PC_Q[0]~output_o $end
$var wire 1 A! R0_Q[3]~output_o $end
$var wire 1 B! R0_Q[2]~output_o $end
$var wire 1 C! R0_Q[1]~output_o $end
$var wire 1 D! R0_Q[0]~output_o $end
$var wire 1 E! BUS[3]~output_o $end
$var wire 1 F! BUS[2]~output_o $end
$var wire 1 G! BUS[1]~output_o $end
$var wire 1 H! BUS[0]~output_o $end
$var wire 1 I! R1_Q[3]~output_o $end
$var wire 1 J! R1_Q[2]~output_o $end
$var wire 1 K! R1_Q[1]~output_o $end
$var wire 1 L! R1_Q[0]~output_o $end
$var wire 1 M! R2_Q[3]~output_o $end
$var wire 1 N! R2_Q[2]~output_o $end
$var wire 1 O! R2_Q[1]~output_o $end
$var wire 1 P! R2_Q[0]~output_o $end
$var wire 1 Q! SP_Q[3]~output_o $end
$var wire 1 R! SP_Q[2]~output_o $end
$var wire 1 S! SP_Q[1]~output_o $end
$var wire 1 T! SP_Q[0]~output_o $end
$var wire 1 U! AR_Q[3]~output_o $end
$var wire 1 V! AR_Q[2]~output_o $end
$var wire 1 W! AR_Q[1]~output_o $end
$var wire 1 X! AR_Q[0]~output_o $end
$var wire 1 Y! DataMemory[3]~output_o $end
$var wire 1 Z! DataMemory[2]~output_o $end
$var wire 1 [! DataMemory[1]~output_o $end
$var wire 1 \! DataMemory[0]~output_o $end
$var wire 1 ]! ALU[3]~output_o $end
$var wire 1 ^! ALU[2]~output_o $end
$var wire 1 _! ALU[1]~output_o $end
$var wire 1 `! ALU[0]~output_o $end
$var wire 1 a! Input_Q[3]~output_o $end
$var wire 1 b! Input_Q[2]~output_o $end
$var wire 1 c! Input_Q[1]~output_o $end
$var wire 1 d! Input_Q[0]~output_o $end
$var wire 1 e! Output_Q[3]~output_o $end
$var wire 1 f! Output_Q[2]~output_o $end
$var wire 1 g! Output_Q[1]~output_o $end
$var wire 1 h! Output_Q[0]~output_o $end
$var wire 1 i! StackMemory[4]~output_o $end
$var wire 1 j! StackMemory[3]~output_o $end
$var wire 1 k! StackMemory[2]~output_o $end
$var wire 1 l! StackMemory[1]~output_o $end
$var wire 1 m! StackMemory[0]~output_o $end
$var wire 1 n! Memory_EN[1]~input_o $end
$var wire 1 o! Memory_EN[0]~input_o $end
$var wire 1 p! Memory_CLK~input_o $end
$var wire 1 q! Memory_CLK~inputclkctrl_outclk $end
$var wire 1 r! PC[0]~input_o $end
$var wire 1 s! AR_PC_SP_IR_EN[1]~input_o $end
$var wire 1 t! AR_PC_SP_IR_EN[0]~input_o $end
$var wire 1 u! PC[1]~input_o $end
$var wire 1 v! PC[2]~input_o $end
$var wire 1 w! PC[3]~input_o $end
$var wire 1 x! PC[4]~input_o $end
$var wire 1 y! Input[3]~input_o $end
$var wire 1 z! AR[3]~input_o $end
$var wire 1 {! inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout $end
$var wire 1 |! BUS_Selection[1]~input_o $end
$var wire 1 }! inst18|LPM_MUX_component|auto_generated|result_node[3]~0_combout $end
$var wire 1 ~! BUS_Selection[2]~input_o $end
$var wire 1 !" inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~1_combout $end
$var wire 1 "" Register_EN[0]~input_o $end
$var wire 1 #" Register_EN[1]~input_o $end
$var wire 1 $" inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~1_combout $end
$var wire 1 %" inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout $end
$var wire 1 &" BUS_Selection[0]~input_o $end
$var wire 1 '" inst18|LPM_MUX_component|auto_generated|result_node[0]~10_combout $end
$var wire 1 (" inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout $end
$var wire 1 )" inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~0_combout $end
$var wire 1 *" inst18|LPM_MUX_component|auto_generated|result_node[0]~9_combout $end
$var wire 1 +" Input[0]~input_o $end
$var wire 1 ," AR[0]~input_o $end
$var wire 1 -" AR[1]~input_o $end
$var wire 1 ." AR[2]~input_o $end
$var wire 1 /" inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout $end
$var wire 1 0" Input[1]~input_o $end
$var wire 1 1" inst18|LPM_MUX_component|auto_generated|result_node[1]~6_combout $end
$var wire 1 2" inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout $end
$var wire 1 3" inst18|LPM_MUX_component|auto_generated|result_node[2]~3_combout $end
$var wire 1 4" inst18|LPM_MUX_component|auto_generated|result_node[2]~4_combout $end
$var wire 1 5" Input[2]~input_o $end
$var wire 1 6" inst2|LPM_MUX_component|auto_generated|result_node[2]~6_combout $end
$var wire 1 7" inst2|LPM_MUX_component|auto_generated|result_node[2]~7_combout $end
$var wire 1 8" inst2|LPM_MUX_component|auto_generated|result_node[1]~0_combout $end
$var wire 1 9" inst2|LPM_MUX_component|auto_generated|result_node[1]~1_combout $end
$var wire 1 :" inst2|LPM_MUX_component|auto_generated|result_node[0]~2_combout $end
$var wire 1 ;" inst2|LPM_MUX_component|auto_generated|result_node[0]~3_combout $end
$var wire 1 <" inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~0_combout $end
$var wire 1 =" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~4_combout $end
$var wire 1 >" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~9_combout $end
$var wire 1 ?" inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout $end
$var wire 1 @" inst3|LPM_MUX_component|auto_generated|result_node[2]~2_combout $end
$var wire 1 A" inst3|LPM_MUX_component|auto_generated|result_node[2]~3_combout $end
$var wire 1 B" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~6_combout $end
$var wire 1 C" inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs201w[0]~0_combout $end
$var wire 1 D" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~10_combout $end
$var wire 1 E" inst3|LPM_MUX_component|auto_generated|result_node[0]~6_combout $end
$var wire 1 F" inst3|LPM_MUX_component|auto_generated|result_node[0]~7_combout $end
$var wire 1 G" inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 $end
$var wire 1 H" inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~3 $end
$var wire 1 I" inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~4_combout $end
$var wire 1 J" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~8_combout $end
$var wire 1 K" inst18|LPM_MUX_component|auto_generated|_~0_combout $end
$var wire 1 L" inst18|LPM_MUX_component|auto_generated|_~1_combout $end
$var wire 1 M" inst18|LPM_MUX_component|auto_generated|result_node[2]~5_combout $end
$var wire 1 N" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~6_combout $end
$var wire 1 O" inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs116w[0]~0_combout $end
$var wire 1 P" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result2w~5_combout $end
$var wire 1 Q" inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout $end
$var wire 1 R" inst3|LPM_MUX_component|auto_generated|result_node[1]~4_combout $end
$var wire 1 S" inst3|LPM_MUX_component|auto_generated|result_node[1]~5_combout $end
$var wire 1 T" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~0_combout $end
$var wire 1 U" inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[1]~2_combout $end
$var wire 1 V" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~1_combout $end
$var wire 1 W" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result1w~3_combout $end
$var wire 1 X" inst18|LPM_MUX_component|auto_generated|result_node[1]~12_combout $end
$var wire 1 Y" inst18|LPM_MUX_component|auto_generated|result_node[1]~13_combout $end
$var wire 1 Z" inst18|LPM_MUX_component|auto_generated|_~2_combout $end
$var wire 1 [" inst18|LPM_MUX_component|auto_generated|_~3_combout $end
$var wire 1 \" inst18|LPM_MUX_component|auto_generated|result_node[0]~11_combout $end
$var wire 1 ]" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~3_combout $end
$var wire 1 ^" inst24|inst4|LPM_ADD_SUB_component|auto_generated|op_1~1_combout $end
$var wire 1 _" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~4_combout $end
$var wire 1 `" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~1_combout $end
$var wire 1 a" inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout $end
$var wire 1 b" inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout $end
$var wire 1 c" inst3|LPM_MUX_component|auto_generated|result_node[3]~0_combout $end
$var wire 1 d" inst3|LPM_MUX_component|auto_generated|result_node[3]~1_combout $end
$var wire 1 e" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~0_combout $end
$var wire 1 f" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~2_combout $end
$var wire 1 g" inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[2]~5 $end
$var wire 1 h" inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~6_combout $end
$var wire 1 i" inst24|inst6|LPM_MUX_component|auto_generated|w_mux_outputs286w[1]~0_combout $end
$var wire 1 j" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result3w~5_combout $end
$var wire 1 k" inst18|LPM_MUX_component|auto_generated|result_node[3]~14_combout $end
$var wire 1 l" inst18|LPM_MUX_component|auto_generated|result_node[3]~15_combout $end
$var wire 1 m" inst2|LPM_MUX_component|auto_generated|result_node[3]~5_combout $end
$var wire 1 n" inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[3]~7 $end
$var wire 1 o" inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[4]~8_combout $end
$var wire 1 p" inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout $end
$var wire 1 q" inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout $end
$var wire 1 r" inst24|inst3|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout $end
$var wire 1 s" Register_CLK~input_o $end
$var wire 1 t" Register_CLK~inputclkctrl_outclk $end
$var wire 1 u" inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]~feeder_combout $end
$var wire 1 v" inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~feeder_combout $end
$var wire 1 w" inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~feeder_combout $end
$var wire 1 x" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~2_combout $end
$var wire 1 y" inst24|inst5|LPM_ADD_SUB_component|auto_generated|result_int[0]~0_combout $end
$var wire 1 z" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~3_combout $end
$var wire 1 {" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~0_combout $end
$var wire 1 |" inst24|inst6|LPM_MUX_component|auto_generated|muxlut_result0w~1_combout $end
$var wire 1 }" inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~feeder_combout $end
$var wire 1 ~" inst19|LPM_DECODE_component|auto_generated|w_anode15w[2]~2_combout $end
$var wire 1 !# inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~feeder_combout $end
$var wire 1 "# inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~feeder_combout $end
$var wire 1 ## inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~feeder_combout $end
$var wire 1 $# inst17|LPM_DECODE_component|auto_generated|w_anode19w[2]~2_combout $end
$var wire 1 %# inst17|LPM_DECODE_component|auto_generated|w_anode52w[3]~0_combout $end
$var wire 1 &# inst5546|LPM_MUX_component|auto_generated|result_node[0]~0_combout $end
$var wire 1 '# ~GND~combout $end
$var wire 1 (# inst83|LPM_ADD_SUB_component|auto_generated|op_1~1_cout $end
$var wire 1 )# inst83|LPM_ADD_SUB_component|auto_generated|op_1~2_combout $end
$var wire 1 *# inst83|LPM_ADD_SUB_component|auto_generated|op_1~3 $end
$var wire 1 +# inst83|LPM_ADD_SUB_component|auto_generated|op_1~4_combout $end
$var wire 1 ,# inst83|LPM_ADD_SUB_component|auto_generated|op_1~5 $end
$var wire 1 -# inst83|LPM_ADD_SUB_component|auto_generated|op_1~6_combout $end
$var wire 1 .# inst83|LPM_ADD_SUB_component|auto_generated|op_1~7 $end
$var wire 1 /# inst83|LPM_ADD_SUB_component|auto_generated|op_1~8_combout $end
$var wire 1 0# inst19|LPM_DECODE_component|auto_generated|w_anode1w [2] $end
$var wire 1 1# inst19|LPM_DECODE_component|auto_generated|w_anode1w [1] $end
$var wire 1 2# inst19|LPM_DECODE_component|auto_generated|w_anode1w [0] $end
$var wire 1 3# inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 4# inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 5# inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 6# inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 7# inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 8# inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 9# inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 :# inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 ;# inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 <# inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 =# inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 ># inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 ?# inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 @# inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 A# inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 B# inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 C# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [10] $end
$var wire 1 D# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [9] $end
$var wire 1 E# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [8] $end
$var wire 1 F# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [7] $end
$var wire 1 G# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [6] $end
$var wire 1 H# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [5] $end
$var wire 1 I# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 J# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 K# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 L# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 M# inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 N# inst22|LPM_DECODE_component|auto_generated|w_anode24w [2] $end
$var wire 1 O# inst22|LPM_DECODE_component|auto_generated|w_anode24w [1] $end
$var wire 1 P# inst22|LPM_DECODE_component|auto_generated|w_anode24w [0] $end
$var wire 1 Q# inst22|LPM_DECODE_component|auto_generated|w_anode1w [2] $end
$var wire 1 R# inst22|LPM_DECODE_component|auto_generated|w_anode1w [1] $end
$var wire 1 S# inst22|LPM_DECODE_component|auto_generated|w_anode1w [0] $end
$var wire 1 T# inst22|LPM_DECODE_component|auto_generated|w_anode15w [2] $end
$var wire 1 U# inst22|LPM_DECODE_component|auto_generated|w_anode15w [1] $end
$var wire 1 V# inst22|LPM_DECODE_component|auto_generated|w_anode15w [0] $end
$var wire 1 W# inst4|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 X# inst4|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 Y# inst4|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 Z# inst4|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 [# inst4|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 \# inst4|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 ]# inst4|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 ^# inst4|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 _# inst4|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 `# inst4|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 a# inst4|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 b# inst17|LPM_DECODE_component|auto_generated|w_anode1w [3] $end
$var wire 1 c# inst17|LPM_DECODE_component|auto_generated|w_anode1w [2] $end
$var wire 1 d# inst17|LPM_DECODE_component|auto_generated|w_anode1w [1] $end
$var wire 1 e# inst17|LPM_DECODE_component|auto_generated|w_anode1w [0] $end
$var wire 1 f# inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [4] $end
$var wire 1 g# inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 h# inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 i# inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 j# inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 k# inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 l# inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 m# inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 n# inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 o# inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 p# inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 q# inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 r# inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 s# inst23|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 t# inst23|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 u# inst23|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 v# inst23|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 w# inst11|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 x# inst11|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 y# inst11|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 z# inst11|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 {# inst11|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 |# inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 }# inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 ~# inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 !$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 "$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 #$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 $$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 %$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 &$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 '$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 ($ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 )$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 *$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 +$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 ,$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 -$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 .$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 /$ inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 0$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 1$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 2$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 3$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 4$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 5$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 6$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 7$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 8$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 9$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 :$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 ;$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 <$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 =$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 >$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 ?$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 @$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 A$ inst23|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 B$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 C$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 D$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 E$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 F$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 G$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 H$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 I$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 J$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 K$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 L$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 M$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 N$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 O$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 P$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 Q$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 R$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 S$ inst11|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx !
bx "
bx #
b10 $
0%
bx &
bx '
0(
bx )
0-
0,
0+
0*
0.
02
01
00
0/
x6
x5
x4
x3
0:
09
08
07
0>
0=
0<
0;
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0X
0W
0V
0U
0]
0\
0[
0Z
0Y
0a
0`
0_
0^
0e
0d
0c
0b
0i
0h
0g
0f
0m
0l
0k
0j
0r
0q
0p
0o
0n
xs
0t
1u
xv
1w
1x
1y
0z
x{
x|
0}
1~
x!!
x"!
x#!
x$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
xE!
xF!
xG!
xH!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
xn!
xo!
0p!
0q!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
0y!
xz!
x{!
x|!
x}!
x~!
x!"
x""
x#"
x$"
x%"
x&"
0'"
x("
x)"
0*"
0+"
x,"
x-"
x."
x/"
10"
x1"
x2"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
1B"
0C"
0D"
0E"
0F"
0G"
1H"
0I"
0J"
xK"
xL"
xM"
1N"
0O"
0P"
xQ"
0R"
0S"
0T"
0U"
0V"
0W"
xX"
xY"
xZ"
x["
x\"
0]"
0^"
0_"
0`"
xa"
xb"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
xk"
xl"
0m"
1n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
x}"
x~"
x!#
x"#
x##
x$#
x%#
x&#
0'#
0(#
x)#
1*#
x+#
0,#
x-#
1.#
x/#
z2#
z1#
x0#
06#
05#
04#
03#
0:#
09#
08#
07#
0>#
0=#
0<#
0;#
0B#
0A#
0@#
0?#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
zP#
zO#
xN#
zS#
zR#
xQ#
zV#
zU#
xT#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
ze#
zd#
zc#
xb#
0j#
0i#
0h#
0g#
0f#
0n#
0m#
0l#
0k#
0r#
0q#
0p#
0o#
0v#
0u#
0t#
0s#
0{#
0z#
0y#
0x#
0w#
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
$end
#5000
1%
1p!
1q!
0s
#10000
0%
0p!
0q!
1s
#15000
1%
1p!
1q!
0s
#20000
1(
0%
1s"
0p!
1t"
0q!
1s
1=#
1c!
1=
#25000
1%
1p!
1q!
0s
#30000
0%
0p!
0q!
1s
#35000
1%
1p!
1q!
0s
#40000
bx010 $
bx10 $
bx0 $
bx $
b1xx #
b11x #
b111 #
b0x )
b0 )
0(
0%
0""
0#"
1&"
1|!
1~!
x+"
x0"
x5"
xy!
0s"
0p!
0t"
0q!
1s
0~"
0)"
10#
0$"
1k"
1Z"
1X"
1K"
11"
0}!
0"!
0!!
0|
0{
0["
0L"
0l"
1Y"
0\"
0M"
0}"
0b"
0a"
1"#
1Q"
0##
0("
0%"
0!#
02"
0E!
1G!
0H!
0F!
03
15
06
04
#45000
1%
1p!
1q!
0s
#50000
0%
0p!
0q!
1s
#55000
1%
1p!
1q!
0s
#60000
1(
0%
1s"
0p!
1t"
0q!
1s
1m#
x<#
x=#
x>#
x;#
1R"
18"
xL"
x1"
x["
x}!
1C!
xb!
xc!
xd!
xa!
1`
x<
x=
x>
x;
1S"
19"
xM"
xY"
x\"
xl"
0H"
1{"
1C"
x!#
x2"
x"#
xQ"
x##
x("
x%"
x}"
xb"
xa"
xF!
xG!
xH!
xE!
x4
x5
x6
x3
1I"
1D"
1J"
1^!
1+
#65000
1%
1p!
1q!
0s
#70000
0%
0p!
0q!
1s
#75000
1%
1p!
1q!
0s
#80000
b0xxx !
b0xx !
b0x !
b1 !
b0x "
b0 "
bx11 #
bx1 #
bx #
bx0 )
bx )
0(
0%
x""
x#"
x&"
x|!
x~!
0t!
0s!
1,"
0-"
0."
0z!
0s"
0p!
0t"
0q!
1s
x~"
x)"
x0#
x$"
xk"
xZ"
xX"
xK"
x!!
x{
1Q#
0N#
0T#
0/"
0{!
x"!
x|
#85000
1%
1p!
1q!
0s
#90000
0%
0p!
0q!
1s
#95000
1%
1p!
1q!
0s
#100000
1(
0%
1s"
0p!
1t"
0q!
1s
1r#
1X!
12
#105000
1%
1p!
1q!
0s
#110000
0%
0p!
0q!
1s
#115000
1%
1p!
1q!
0s
#120000
b0xx &
b1x &
b10 &
bx001 !
bx01 !
bx1 !
bx !
bx0 "
bx "
0(
0%
xt!
xs!
x,"
x-"
x."
xz!
0o!
1n!
0$!
0s"
0p!
0t"
0q!
1s
xQ#
xN#
xT#
x/"
x{!
0&#
0%#
0$#
1!"
0b#
0#!
0/#
0-#
0+#
0)#
#125000
1%
1p!
1q!
0s
#130000
0%
0p!
0q!
1s
#135000
1%
1p!
1q!
0s
1A$
1?$
1>$
1v#
1t#
1s#
1\!
1Z!
1Y!
1:
18
17
#140000
1(
0%
1s"
0p!
1t"
0q!
1s
#145000
1%
1p!
1q!
0s
#150000
0%
0p!
0q!
1s
#155000
1%
1p!
1q!
0s
#160000
0(
0%
0s"
0p!
0t"
0q!
1s
#165000
1%
1p!
1q!
0s
#170000
0%
0p!
0q!
1s
#175000
1%
1p!
1q!
0s
#180000
b1xx #
b10x #
b101 #
1(
0%
1&"
0|!
1~!
1s"
0p!
1t"
0q!
1s
1k"
1Z"
0X"
1K"
11"
1}!
0"!
1!!
0|
1{
1["
1L"
1l"
0Y"
1}"
1b"
1a"
0"#
0Q"
1E!
0G!
13
05
1\"
1M"
1##
1("
1%"
1!#
12"
1H!
1F!
16
14
#185000
1%
1p!
1q!
0s
#190000
0%
0p!
0q!
1s
#195000
1%
1p!
1q!
0s
#200000
b1x )
b10 )
bx10 &
bx0 &
bx &
0(
0%
xo!
xn!
x$!
0""
1#"
0s"
0p!
0t"
0q!
1s
x&#
x%#
x$#
x!"
xb#
x#!
0~"
0)"
00#
1$"
x/#
x-#
x+#
x)#
#205000
1%
1p!
1q!
0s
#210000
0%
0p!
0q!
1s
#215000
1%
1p!
1q!
0s
#220000
1(
0%
1s"
0p!
1t"
0q!
1s
17#
18#
1:#
1M!
1N!
1P!
1f
1g
1i
#225000
1%
1p!
1q!
0s
#230000
0%
0p!
0q!
1s
#235000
1%
1p!
1q!
0s
#240000
b0xxxx '
b0xxx '
b0xx '
b1x '
b11 '
b0x "
b1 "
bx01 #
bx1 #
bx #
bx0 )
bx )
0(
0%
x""
x#"
x&"
x|!
x~!
1t!
0s!
1r!
1u!
0v!
0w!
0x!
0s"
0p!
0t"
0q!
1s
x~"
x)"
x0#
x$"
xk"
xZ"
xX"
xK"
x4"
x1"
x'"
x}!
x"!
x!!
x|
x{
x["
xL"
0Q#
0N#
1T#
xl"
x\"
xM"
x}"
xb"
xa"
x##
x("
x%"
x!#
x2"
xE!
xH!
xF!
x3
x6
x4
xY"
x"#
xQ"
xG!
x5
#245000
1%
1p!
1q!
0s
#250000
0%
0p!
0q!
1s
#255000
1%
1p!
1q!
0s
#260000
1(
0%
1s"
0p!
1t"
0q!
1s
1i#
1j#
x*#
x(#
1?!
1@!
1\
1]
x,#
x.#
#265000
1%
1p!
1q!
0s
#270000
0%
0p!
0q!
1s
#275000
1%
1p!
1q!
0s
#280000
b0xx &
b0x &
b0 &
bx0011 '
bx011 '
bx11 '
bx1 '
bx '
bx1 "
bx "
0(
0%
xt!
xs!
xr!
xu!
xv!
xw!
xx!
0o!
0n!
0$!
0s"
0p!
0t"
0q!
1s
xQ#
xN#
xT#
1&#
0%#
0$#
0!"
1b#
0#!
1.#
0,#
0(#
0/#
0-#
1*#
1)#
0+#
#285000
1%
1p!
1q!
0s
#290000
0%
0p!
0q!
1s
#295000
1%
1p!
1q!
0s
1,$
1+$
1)$
1'$
1^#
1]#
1[#
1Y#
1w"
18!
17!
15!
13!
1F
1E
1C
1A
#300000
1(
0%
1s"
0p!
1t"
0q!
1s
#305000
1%
1p!
1q!
0s
#310000
0%
0p!
0q!
1s
#315000
1%
1p!
1q!
0s
#320000
0(
0%
0s"
0p!
0t"
0q!
1s
#325000
1%
1p!
1q!
0s
#330000
0%
0p!
0q!
1s
#335000
1%
1p!
1q!
0s
#340000
1(
0%
1s"
0p!
1t"
0q!
1s
#345000
1%
1p!
1q!
0s
#350000
0%
0p!
0q!
1s
#355000
1%
1p!
1q!
0s
#360000
bx00 &
bx0 &
bx &
b1x "
b10 "
0(
0%
0t!
1s!
xo!
xn!
x$!
0s"
0p!
0t"
0q!
1s
0Q#
1N#
0T#
x&#
x%#
x$#
x!"
xb#
x#!
x/#
x-#
x+#
x*#
x)#
x(#
x,#
x.#
#365000
1%
1p!
1q!
0s
#370000
0%
0p!
0q!
1s
#375000
1%
1p!
1q!
0s
#380000
1(
0%
1s"
0p!
1t"
0q!
1s
1I#
1E#
1J#
1G#
0{"
1]"
0N"
0D"
1}
1;"
08"
17"
1z
0C"
1,!
1(!
1-!
1*!
1P
1L
1Q
1N
1|"
1_"
1^"
1O"
1y"
1<"
09"
1g"
0I"
1="
1m"
1`!
1-
0|"
1z"
1T"
1H"
1U"
1C"
0<"
0n"
0`!
0-
0J"
1V"
0g"
1I"
1o"
0^!
0+
1|"
1n"
1h"
1p"
1`!
1-
1W"
1J"
0o"
1i"
1_!
1^!
1,
1+
1r"
0p"
1%!
1.
1j"
1k"
1]!
1*
0r"
0%!
0.
#385000
1%
1p!
1q!
0s
#390000
0%
0p!
0q!
1s
#395000
1%
1p!
1q!
0s
#400000
b1xx #
b11x #
b110 #
b0x )
b1 )
bx0 "
bx "
0(
0%
xt!
xs!
1""
0#"
0&"
1|!
1~!
0s"
0p!
0t"
0q!
1s
xQ#
xN#
xT#
0~"
1)"
00#
0$"
0Z"
1X"
0K"
14"
11"
1'"
1}!
0!!
1{
1["
1L"
0"!
1|
1Y"
1l"
1"#
1Q"
1}"
1b"
1a"
1G!
1E!
15
13
1\"
1M"
1##
1("
1%"
1!#
12"
1H!
1F!
16
14
#405000
1%
1p!
1q!
0s
#410000
0%
0p!
0q!
1s
#415000
1%
1p!
1q!
0s
#420000
1(
0%
1s"
0p!
1t"
0q!
1s
13#
15#
14#
16#
1I!
1K!
1J!
1L!
1b
1d
1c
1e
#425000
1%
1p!
1q!
0s
#430000
0%
0p!
0q!
1s
#435000
1%
1p!
1q!
0s
#440000
b10 #
b0 #
b1 #
b11 )
0(
0%
1#"
1&"
0|!
0~!
0s"
0p!
0t"
0q!
1s
1~"
0)"
1Z"
0X"
1K"
04"
13"
1*"
0'"
1!!
0["
0L"
0Y"
1["
1L"
1"!
0"#
0Q"
0G!
05
1Y"
1"#
1Q"
1G!
15
#445000
1%
1p!
1q!
0s
#450000
0%
0p!
0q!
1s
#455000
1%
1p!
1q!
0s
#460000
1(
0%
1s"
0p!
1t"
0q!
1s
1B#
1A#
1@#
1?#
1h!
1g!
1f!
1e!
1X
1W
1V
1U
#465000
1%
1p!
1q!
0s
#470000
0%
0p!
0q!
1s
#475000
1%
1p!
1q!
0s
#480000
b10 )
0(
0%
0""
0s"
0p!
0t"
0q!
1s
0~"
1$"
#485000
1%
1p!
1q!
0s
#490000
0%
0p!
0q!
1s
#495000
1%
1p!
1q!
0s
#500000
1(
0%
1s"
0p!
1t"
0q!
1s
19#
18"
1O!
1h
19"
0^"
0T"
0H"
0U"
1<"
0V"
1g"
0I"
0n"
0h"
0W"
0J"
1o"
0i"
0_!
0^!
0,
0+
1p"
0j"
0]!
0*
1r"
1%!
1.
#505000
1%
1p!
1q!
0s
#510000
0%
0p!
0q!
1s
#515000
1%
1p!
1q!
0s
#520000
b1xxx !
b10xx !
b100x !
b1000 !
b0x "
b0 "
bx01 #
bx1 #
bx #
bx0 )
bx )
0(
0%
x""
x#"
x&"
x|!
x~!
0t!
0s!
0,"
0-"
0."
1z!
0s"
0p!
0t"
0q!
1s
x~"
x)"
x0#
x$"
xk"
xZ"
xX"
xK"
x4"
x3"
x1"
x*"
x'"
x}!
x!!
x{
x["
xL"
1Q#
0N#
0T#
0/"
1{!
xY"
x"!
x|
x"#
xQ"
xG!
x5
xl"
xM"
x\"
x}"
xb"
xa"
x!#
x2"
x##
x("
x%"
xE!
xF!
xH!
x3
x4
x6
#525000
1%
1p!
1q!
0s
#530000
0%
0p!
0q!
1s
#535000
1%
1p!
1q!
0s
#540000
1(
0%
1s"
0p!
1t"
0q!
1s
0r#
1o#
0X!
1U!
02
1/
#545000
1%
1p!
1q!
0s
#550000
0%
0p!
0q!
1s
#555000
1%
1p!
1q!
0s
#560000
b0xx &
b0x &
b1 &
bx000 !
bx00 !
bx0 !
bx !
bx0 "
bx "
b0xx #
b1x #
b10 #
0(
0%
0&"
1|!
0~!
xt!
xs!
x,"
x-"
x."
xz!
1o!
0n!
0$!
0s"
0p!
0t"
0q!
1s
0k"
0Z"
0X"
0K"
14"
03"
11"
0*"
1'"
1}!
1!!
1{
xQ#
xN#
xT#
x/"
x{!
1&#
0%#
0$#
0!"
0b#
1#!
1["
0L"
1"!
1|
1.#
0,#
0(#
1M"
1\"
0/#
0-#
1*#
1)#
1!#
12"
1##
1("
1%"
1F!
1H!
14
16
1Y"
1l"
0+#
1"#
1Q"
1}"
1b"
1a"
1G!
1E!
15
13
#565000
1%
1p!
1q!
0s
#570000
0%
0p!
0q!
1s
#575000
1%
1p!
1q!
0s
#580000
1(
0%
1s"
0p!
1t"
0q!
1s
#585000
1%
1p!
1q!
0s
#590000
0%
0p!
0q!
1s
#595000
1%
1p!
1q!
0s
#600000
0(
0%
0s"
0p!
0t"
0q!
1s
#605000
1%
1p!
1q!
0s
#610000
0%
0p!
0q!
1s
#615000
1%
1p!
1q!
0s
#620000
1(
0%
1s"
0p!
1t"
0q!
1s
#625000
1%
1p!
1q!
0s
#630000
0%
0p!
0q!
1s
#635000
1%
1p!
1q!
0s
#640000
b11 &
b10 &
bx10 #
bx0 #
bx #
0(
0%
x&"
x|!
x~!
0o!
1n!
0s"
0p!
0t"
0q!
1s
xk"
xZ"
xX"
xK"
x4"
x3"
x1"
x*"
x'"
x}!
x!!
x{
x["
1!"
0#!
xl"
xY"
xM"
xL"
x"!
x|
x}"
xb"
xa"
x"#
xQ"
x!#
x2"
xE!
xG!
xF!
x3
x5
x4
x\"
x##
x("
x%"
xH!
x6
#645000
1%
1p!
1q!
0s
#650000
0%
0p!
0q!
1s
#655000
1%
1p!
1q!
0s
1@$
1u#
1[!
19
#660000
1(
0%
1s"
0p!
1t"
0q!
1s
#665000
1%
1p!
1q!
0s
#670000
0%
0p!
0q!
1s
#675000
1%
1p!
1q!
0s
#680000
0(
0%
0s"
0p!
0t"
0q!
1s
#685000
1%
1p!
1q!
0s
#690000
0%
0p!
0q!
1s
#695000
1%
1p!
1q!
0s
#700000
b1xx #
b10x #
b101 #
1(
0%
1&"
0|!
1~!
1s"
0p!
1t"
0q!
1s
1k"
1Z"
1X"
1K"
04"
13"
11"
1*"
0'"
1}!
1!!
1{
1["
1L"
1"!
1|
1l"
1Y"
1}"
1b"
1a"
1"#
1Q"
1E!
1G!
13
15
1\"
1M"
1##
1("
1%"
1!#
12"
1H!
1F!
16
14
#705000
1%
1p!
1q!
0s
#710000
0%
0p!
0q!
1s
#715000
1%
1p!
1q!
0s
#720000
bx10 &
bx0 &
bx &
0(
0%
xo!
xn!
x$!
0s"
0p!
0t"
0q!
1s
x&#
x%#
x$#
x!"
xb#
x#!
x/#
x-#
x+#
x*#
x)#
x(#
x,#
x.#
#725000
1%
1p!
1q!
0s
#730000
0%
0p!
0q!
1s
#735000
1%
1p!
1q!
0s
#740000
1(
0%
1s"
0p!
1t"
0q!
1s
#745000
1%
1p!
1q!
0s
#750000
0%
0p!
0q!
1s
#755000
1%
1p!
1q!
0s
#760000
bx01 #
bx1 #
bx #
0(
0%
x&"
x|!
x~!
0s"
0p!
0t"
0q!
1s
xk"
xZ"
xX"
xK"
x4"
x3"
x1"
x*"
x'"
x}!
x!!
x{
x["
xL"
x"!
x|
xl"
xY"
xM"
x\"
x}"
xb"
xa"
x"#
xQ"
x!#
x2"
x##
x("
x%"
xE!
xG!
xF!
xH!
x3
x5
x4
x6
#765000
1%
1p!
1q!
0s
#770000
0%
0p!
0q!
1s
#775000
1%
1p!
1q!
0s
#780000
1(
0%
1s"
0p!
1t"
0q!
1s
#785000
1%
1p!
1q!
0s
#790000
0%
0p!
0q!
1s
#795000
1%
1p!
1q!
0s
#800000
0(
0%
0s"
0p!
0t"
0q!
1s
#805000
1%
1p!
1q!
0s
#810000
0%
0p!
0q!
1s
#815000
1%
1p!
1q!
0s
#820000
1(
0%
1s"
0p!
1t"
0q!
1s
#825000
1%
1p!
1q!
0s
#830000
0%
0p!
0q!
1s
#835000
1%
1p!
1q!
0s
#840000
0(
0%
0s"
0p!
0t"
0q!
1s
#845000
1%
1p!
1q!
0s
#850000
0%
0p!
0q!
1s
#855000
1%
1p!
1q!
0s
#860000
1(
0%
1s"
0p!
1t"
0q!
1s
#865000
1%
1p!
1q!
0s
#870000
0%
0p!
0q!
1s
#875000
1%
1p!
1q!
0s
#880000
0(
0%
0s"
0p!
0t"
0q!
1s
#885000
1%
1p!
1q!
0s
#890000
0%
0p!
0q!
1s
#895000
1%
1p!
1q!
0s
#900000
1(
0%
1s"
0p!
1t"
0q!
1s
#905000
1%
1p!
1q!
0s
#910000
0%
0p!
0q!
1s
#915000
1%
1p!
1q!
0s
#920000
0(
0%
0s"
0p!
0t"
0q!
1s
#925000
1%
1p!
1q!
0s
#930000
0%
0p!
0q!
1s
#935000
1%
1p!
1q!
0s
#940000
1(
0%
1s"
0p!
1t"
0q!
1s
#945000
1%
1p!
1q!
0s
#950000
0%
0p!
0q!
1s
#955000
1%
1p!
1q!
0s
#960000
0(
0%
0s"
0p!
0t"
0q!
1s
#965000
1%
1p!
1q!
0s
#970000
0%
0p!
0q!
1s
#975000
1%
1p!
1q!
0s
#980000
1(
0%
1s"
0p!
1t"
0q!
1s
#985000
1%
1p!
1q!
0s
#990000
0%
0p!
0q!
1s
#995000
1%
1p!
1q!
0s
#1000000
