source abc.rc
read_truth -x 11011001100110100100110001001111     
read_library mcnc.genlib
if -K 2
if -K 2
if -K 2
if -K 2
if -K 2
if -K 2
if -K 2
show
write_verilog test8_result.v
write_bench test8_result.bench
