// Seed: 3744649213
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0();
  assign id_6 = 1'b0;
  xnor (id_3, id_4, id_5, id_6, id_7);
  if (1)
    always #1 begin
      id_6 <= id_2;
    end
  wire id_9;
  wire id_10, id_11 = 1;
  wire id_12;
endmodule
