/* (c) 2000-2008 HighTec EDV-Systeme GmbH */

/* block "LTCA2" of TriCore TC1797 (78 SFRs) */

#ifndef _HAVE_TRICORE_LTCA2_ADDRESSES_H_
#define _HAVE_TRICORE_LTCA2_ADDRESSES_H_

#define LTCA2_ID_ADDR         0xF0002808     /* "LTCA2 Identification Register" */
#define LTCA2_SRSC2_ADDR      0xF0002820     /* "LTCA2 Service Request State Clear Register 2" */
#define LTCA2_SRSS2_ADDR      0xF0002824     /* "LTCA2 Service Request State Set Register 2" */
#define LTCA2_MRACTL_ADDR     0xF0002838     /* "Multiplexer Register Array Control Register" */
#define LTCA2_MRADIN_ADDR     0xF000283C     /* "Multiplexer Register Array Data In Register" */
#define LTCA2_MRADOUT_ADDR    0xF0002840     /* "Multiplexer Register Array Data Out Register" */
#define LTCA2_LTCCTR00_ADDR   0xF0002A00     /* "Local Timer Cell Control Register 00" */
#define LTCA2_LTCXR00_ADDR    0xF0002A04     /* "Local Timer Cell X Register 00" */
#define LTCA2_LTCCTR01_ADDR   0xF0002A08     /* "Local Timer Cell Control Register 01" */
#define LTCA2_LTCXR01_ADDR    0xF0002A0C     /* "Local Timer Cell X Register 01" */
#define LTCA2_LTCCTR02_ADDR   0xF0002A10     /* "Local Timer Cell Control Register 02" */
#define LTCA2_LTCXR02_ADDR    0xF0002A14     /* "Local Timer Cell X Register 02" */
#define LTCA2_LTCCTR03_ADDR   0xF0002A18     /* "Local Timer Cell Control Register 03" */
#define LTCA2_LTCXR03_ADDR    0xF0002A1C     /* "Local Timer Cell X Register 03" */
#define LTCA2_LTCCTR04_ADDR   0xF0002A20     /* "Local Timer Cell Control Register 04" */
#define LTCA2_LTCXR04_ADDR    0xF0002A24     /* "Local Timer Cell X Register 04" */
#define LTCA2_LTCCTR05_ADDR   0xF0002A28     /* "Local Timer Cell Control Register 05" */
#define LTCA2_LTCXR05_ADDR    0xF0002A2C     /* "Local Timer Cell X Register 05" */
#define LTCA2_LTCCTR06_ADDR   0xF0002A30     /* "Local Timer Cell Control Register 06" */
#define LTCA2_LTCXR06_ADDR    0xF0002A34     /* "Local Timer Cell X Register 06" */
#define LTCA2_LTCCTR07_ADDR   0xF0002A38     /* "Local Timer Cell Control Register 07" */
#define LTCA2_LTCXR07_ADDR    0xF0002A3C     /* "Local Timer Cell X Register 07" */
#define LTCA2_LTCCTR08_ADDR   0xF0002A40     /* "Local Timer Cell Control Register 08" */
#define LTCA2_LTCXR08_ADDR    0xF0002A44     /* "Local Timer Cell X Register 08" */
#define LTCA2_LTCCTR09_ADDR   0xF0002A48     /* "Local Timer Cell Control Register 09" */
#define LTCA2_LTCXR09_ADDR    0xF0002A4C     /* "Local Timer Cell X Register 09" */
#define LTCA2_LTCCTR10_ADDR   0xF0002A50     /* "Local Timer Cell Control Register 10" */
#define LTCA2_LTCXR10_ADDR    0xF0002A54     /* "Local Timer Cell X Register 10" */
#define LTCA2_LTCCTR11_ADDR   0xF0002A58     /* "Local Timer Cell Control Register 11" */
#define LTCA2_LTCXR11_ADDR    0xF0002A5C     /* "Local Timer Cell X Register 11" */
#define LTCA2_LTCCTR12_ADDR   0xF0002A60     /* "Local Timer Cell Control Register 12" */
#define LTCA2_LTCXR12_ADDR    0xF0002A64     /* "Local Timer Cell X Register 12" */
#define LTCA2_LTCCTR13_ADDR   0xF0002A68     /* "Local Timer Cell Control Register 13" */
#define LTCA2_LTCXR13_ADDR    0xF0002A6C     /* "Local Timer Cell X Register 13" */
#define LTCA2_LTCCTR14_ADDR   0xF0002A70     /* "Local Timer Cell Control Register 14" */
#define LTCA2_LTCXR14_ADDR    0xF0002A74     /* "Local Timer Cell X Register 14" */
#define LTCA2_LTCCTR15_ADDR   0xF0002A78     /* "Local Timer Cell Control Register 15" */
#define LTCA2_LTCXR15_ADDR    0xF0002A7C     /* "Local Timer Cell X Register 15" */
#define LTCA2_LTCCTR16_ADDR   0xF0002A80     /* "Local Timer Cell Control Register 16" */
#define LTCA2_LTCXR16_ADDR    0xF0002A84     /* "Local Timer Cell X Register 16" */
#define LTCA2_LTCCTR17_ADDR   0xF0002A88     /* "Local Timer Cell Control Register 17" */
#define LTCA2_LTCXR17_ADDR    0xF0002A8C     /* "Local Timer Cell X Register 17" */
#define LTCA2_LTCCTR18_ADDR   0xF0002A90     /* "Local Timer Cell Control Register 18" */
#define LTCA2_LTCXR18_ADDR    0xF0002A94     /* "Local Timer Cell X Register 18" */
#define LTCA2_LTCCTR19_ADDR   0xF0002A98     /* "Local Timer Cell Control Register 19" */
#define LTCA2_LTCXR19_ADDR    0xF0002A9C     /* "Local Timer Cell X Register 19" */
#define LTCA2_LTCCTR20_ADDR   0xF0002AA0     /* "Local Timer Cell Control Register 20" */
#define LTCA2_LTCXR20_ADDR    0xF0002AA4     /* "Local Timer Cell X Register 20" */
#define LTCA2_LTCCTR21_ADDR   0xF0002AA8     /* "Local Timer Cell Control Register 21" */
#define LTCA2_LTCXR21_ADDR    0xF0002AAC     /* "Local Timer Cell X Register 21" */
#define LTCA2_LTCCTR22_ADDR   0xF0002AB0     /* "Local Timer Cell Control Register 22" */
#define LTCA2_LTCXR22_ADDR    0xF0002AB4     /* "Local Timer Cell X Register 22" */
#define LTCA2_LTCCTR23_ADDR   0xF0002AB8     /* "Local Timer Cell Control Register 23" */
#define LTCA2_LTCXR23_ADDR    0xF0002ABC     /* "Local Timer Cell X Register 23" */
#define LTCA2_LTCCTR24_ADDR   0xF0002AC0     /* "Local Timer Cell Control Register 24" */
#define LTCA2_LTCXR24_ADDR    0xF0002AC4     /* "Local Timer Cell X Register 24" */
#define LTCA2_LTCCTR25_ADDR   0xF0002AC8     /* "Local Timer Cell Control Register 25" */
#define LTCA2_LTCXR25_ADDR    0xF0002ACC     /* "Local Timer Cell X Register 25" */
#define LTCA2_LTCCTR26_ADDR   0xF0002AD0     /* "Local Timer Cell Control Register 26" */
#define LTCA2_LTCXR26_ADDR    0xF0002AD4     /* "Local Timer Cell X Register 26" */
#define LTCA2_LTCCTR27_ADDR   0xF0002AD8     /* "Local Timer Cell Control Register 27" */
#define LTCA2_LTCXR27_ADDR    0xF0002ADC     /* "Local Timer Cell X Register 27" */
#define LTCA2_LTCCTR28_ADDR   0xF0002AE0     /* "Local Timer Cell Control Register 28" */
#define LTCA2_LTCXR28_ADDR    0xF0002AE4     /* "Local Timer Cell X Register 28" */
#define LTCA2_LTCCTR29_ADDR   0xF0002AE8     /* "Local Timer Cell Control Register 29" */
#define LTCA2_LTCXR29_ADDR    0xF0002AEC     /* "Local Timer Cell X Register 29" */
#define LTCA2_LTCCTR30_ADDR   0xF0002AF0     /* "Local Timer Cell Control Register 30" */
#define LTCA2_LTCXR30_ADDR    0xF0002AF4     /* "Local Timer Cell X Register 30" */
#define LTCA2_LTCCTR31_ADDR   0xF0002AF8     /* "Local Timer Cell Control Register 31" */
#define LTCA2_LTCXR31_ADDR    0xF0002AFC     /* "Local Timer Cell X Register 31" */
#define LTCA2_SRC07_ADDR      0xF0002FE0     /* "LTCA2 Interrupt Service Request Control Register 07" */
#define LTCA2_SRC06_ADDR      0xF0002FE4     /* "LTCA2 Interrupt Service Request Control Register 06" */
#define LTCA2_SRC05_ADDR      0xF0002FE8     /* "LTCA2 Interrupt Service Request Control Register 05" */
#define LTCA2_SRC04_ADDR      0xF0002FEC     /* "LTCA2 Interrupt Service Request Control Register 04" */
#define LTCA2_SRC03_ADDR      0xF0002FF0     /* "LTCA2 Interrupt Service Request Control Register 03" */
#define LTCA2_SRC02_ADDR      0xF0002FF4     /* "LTCA2 Interrupt Service Request Control Register 02" */
#define LTCA2_SRC01_ADDR      0xF0002FF8     /* "LTCA2 Interrupt Service Request Control Register 01" */
#define LTCA2_SRC00_ADDR      0xF0002FFC     /* "LTCA2 Interrupt Service Request Control Register 00" */


#endif /* _HAVE_TRICORE_LTCA2_ADDRESSES_H_ (block "LTCA2") */


