Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  maxii
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  uart_1.vho
Sim SDF file          :  uart_1__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File uart_1_run_msim_gate_vhdl.do already exists - backing up current file as uart_1_run_msim_gate_vhdl.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do uart_1_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {uart_1.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 15:46:35 on Sep 29,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work uart_1.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package maxii_atom_pack
ModelSim-Altera Info: # -- Loading package maxii_components
ModelSim-Altera Info: # -- Compiling entity uart_1
ModelSim-Altera Info: # -- Compiling architecture structure of uart_1
ModelSim-Altera Info: # End time: 15:46:35 on Sep 29,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart1_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 15:46:35 on Sep 29,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work C:/Users/OLAOLUWA/Desktop/VHDL/Intel_FPGA_Projects/UART/uart1_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity uart_1_tb
ModelSim-Altera Info: # -- Compiling architecture tb of uart_1_tb
ModelSim-Altera Info: # End time: 15:46:35 on Sep 29,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps -L maxii -L gate_work -L work -voptargs="+acc"  uart_1_tb
ModelSim-Altera Info: # vsim -t 1ps -L maxii -L gate_work -L work -voptargs=""+acc"" uart_1_tb 
ModelSim-Altera Info: # Start time: 15:46:36 on Sep 29,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading work.uart_1_tb(tb)
ModelSim-Altera Info: # Loading ieee.vital_timing(body)
ModelSim-Altera Info: # Loading ieee.vital_primitives(body)
ModelSim-Altera Info: # Loading maxii.maxii_atom_pack(body)
ModelSim-Altera Info: # Loading maxii.maxii_components
ModelSim-Altera Info: # Loading work.uart_1(structure)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading maxii.maxii_io(behave)
ModelSim-Altera Info: # Loading maxii.maxii_lcell(vital_le_atom)
ModelSim-Altera Info: # Loading maxii.maxii_asynch_lcell(vital_le)
ModelSim-Altera Info: # Loading maxii.maxii_lcell_register(vital_le_reg)
ModelSim-Altera Warning: # ** Warning: Design size of 11653 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
ModelSim-Altera Info: # Expect performance to be adversely affected.
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: OLAOLUWA  Hostname: LAPTOP-OS6SPMFM  ProcessID: 11448
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlft17c1a2".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlft17c1a2
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # End time: 15:46:45 on Sep 29,2022, Elapsed time: 0:00:09
ModelSim-Altera Info: # Errors: 0, Warnings: 3
Info: NativeLink simulation flow was successful
