{
  "Top": "top",
  "RtlTop": "top",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-i"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top",
    "Version": "1.12",
    "DisplayName": "Top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/TEST_REF.cpp"],
    "Vhdl": [
      "impl\/vhdl\/FIRE3.vhd",
      "impl\/vhdl\/Load_Fire.vhd",
      "impl\/vhdl\/Load_Fire_IFM_0.vhd",
      "impl\/vhdl\/Load_Fire_WEIGHT1fYi.vhd",
      "impl\/vhdl\/LOAD_IFM.vhd",
      "impl\/vhdl\/LOAD_WEIGHT_DMA.vhd",
      "impl\/vhdl\/OFM_STORE.vhd",
      "impl\/vhdl\/top_BIAS_DB.vhd",
      "impl\/vhdl\/top_CRTL_BUS_s_axi.vhd",
      "impl\/vhdl\/top_fadd_32ns_32ndEe.vhd",
      "impl\/vhdl\/top_fmul_32ns_32neOg.vhd",
      "impl\/vhdl\/top_mac_muladd_5nbkb.vhd",
      "impl\/vhdl\/top_mac_muladd_5ncud.vhd",
      "impl\/vhdl\/top_OFM_0.vhd",
      "impl\/vhdl\/top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FIRE3.v",
      "impl\/verilog\/Load_Fire.v",
      "impl\/verilog\/Load_Fire_IFM_0.v",
      "impl\/verilog\/Load_Fire_IFM_0_ram.dat",
      "impl\/verilog\/Load_Fire_WEIGHT1fYi.v",
      "impl\/verilog\/Load_Fire_WEIGHT1fYi_ram.dat",
      "impl\/verilog\/LOAD_IFM.v",
      "impl\/verilog\/LOAD_WEIGHT_DMA.v",
      "impl\/verilog\/OFM_STORE.v",
      "impl\/verilog\/top_BIAS_DB.v",
      "impl\/verilog\/top_BIAS_DB_ram.dat",
      "impl\/verilog\/top_CRTL_BUS_s_axi.v",
      "impl\/verilog\/top_fadd_32ns_32ndEe.v",
      "impl\/verilog\/top_fmul_32ns_32neOg.v",
      "impl\/verilog\/top_mac_muladd_5nbkb.v",
      "impl\/verilog\/top_mac_muladd_5ncud.v",
      "impl\/verilog\/top_OFM_0.v",
      "impl\/verilog\/top_OFM_0_ram.dat",
      "impl\/verilog\/top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_v1_12\/data\/top.mdd",
      "impl\/misc\/drivers\/top_v1_12\/data\/top.tcl",
      "impl\/misc\/drivers\/top_v1_12\/src\/Makefile",
      "impl\/misc\/drivers\/top_v1_12\/src\/xtop.c",
      "impl\/misc\/drivers\/top_v1_12\/src\/xtop.h",
      "impl\/misc\/drivers\/top_v1_12\/src\/xtop_hw.h",
      "impl\/misc\/drivers\/top_v1_12\/src\/xtop_linux.c",
      "impl\/misc\/drivers\/top_v1_12\/src\/xtop_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/top_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/top_ap_fmul_0_max_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "top_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "top_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name top_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CRTL_BUS input_dma_W input_dma_I input_dma_B output_dma_O",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "input_dma_B": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input_dma_B",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "input_dma_I": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input_dma_I",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "64",
          "Fields": {
            "data1": {
              "Type": "real float",
              "Width": "32"
            },
            "data2": {
              "Type": "real float",
              "Width": "32"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    },
    "input_dma_W": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "input_dma_W",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "64",
          "Fields": {
            "data1": {
              "Type": "real float",
              "Width": "32"
            },
            "data2": {
              "Type": "real float",
              "Width": "32"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "output_dma_O": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "output_dma_O",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "64",
          "Fields": {
            "data1": {
              "Type": "real float",
              "Width": "32"
            },
            "data2": {
              "Type": "real float",
              "Width": "32"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "64",
        "TLAST": "1"
      }
    },
    "s_axi_CRTL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTL_BUS",
      "param_prefix": "C_S_AXI_CRTL_BUS",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "row",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of row",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "row",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of row"
            }]
        },
        {
          "offset": "0x18",
          "name": "col",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of col",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "col",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of col"
            }]
        },
        {
          "offset": "0x20",
          "name": "flag",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of flag",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "flag",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of flag"
            }]
        },
        {
          "offset": "0x28",
          "name": "num",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of num",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "num",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of num"
            }]
        },
        {
          "offset": "0x30",
          "name": "N",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of N",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "N",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of N"
            }]
        },
        {
          "offset": "0x38",
          "name": "custom_k",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of custom_k",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "custom_k",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of custom_k"
            }]
        },
        {
          "offset": "0x40",
          "name": "custom_Tr",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of custom_Tr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "custom_Tr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of custom_Tr"
            }]
        },
        {
          "offset": "0x48",
          "name": "custom_Tc",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of custom_Tc",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "custom_Tc",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of custom_Tc"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CRTL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_CRTL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_CRTL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "input_dma_W_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "input_dma_W_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_dma_W_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_dma_W_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "input_dma_I_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "input_dma_I_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_dma_I_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_dma_I_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "input_dma_B_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "input_dma_B_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_dma_B_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "input_dma_B_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "output_dma_O_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "output_dma_O_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_dma_O_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "output_dma_O_TLAST": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "row": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "col": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "flag": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "num": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "N": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "custom_k": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "custom_Tr": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "custom_Tc": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CRTL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "input_dma_W_V_data": {
      "interfaceRef": "input_dma_W",
      "dir": "in"
    },
    "input_dma_W_V_last": {
      "interfaceRef": "input_dma_W",
      "dir": "in"
    },
    "input_dma_I_V_data": {
      "interfaceRef": "input_dma_I",
      "dir": "in"
    },
    "input_dma_I_V_last": {
      "interfaceRef": "input_dma_I",
      "dir": "in"
    },
    "input_dma_B_V_data": {
      "interfaceRef": "input_dma_B",
      "dir": "in"
    },
    "input_dma_B_V_last": {
      "interfaceRef": "input_dma_B",
      "dir": "in"
    },
    "output_dma_O_V_data": {
      "interfaceRef": "output_dma_O",
      "dir": "out",
      "firstOutLatency": "8"
    },
    "output_dma_O_V_last": {
      "interfaceRef": "output_dma_O",
      "dir": "out",
      "firstOutLatency": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top",
      "Instances": [
        {
          "ModuleName": "Load_Fire",
          "InstanceName": "grp_Load_Fire_fu_2190",
          "Instances": [
            {
              "ModuleName": "FIRE3",
              "InstanceName": "grp_FIRE3_fu_2067"
            },
            {
              "ModuleName": "LOAD_WEIGHT_DMA",
              "InstanceName": "grp_LOAD_WEIGHT_DMA_fu_3569"
            },
            {
              "ModuleName": "LOAD_IFM",
              "InstanceName": "grp_LOAD_IFM_fu_4922"
            }
          ]
        },
        {
          "ModuleName": "OFM_STORE",
          "InstanceName": "grp_OFM_STORE_fu_4226"
        }
      ]
    },
    "Metrics": {
      "LOAD_WEIGHT_DMA": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.950"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP48E": "14",
          "FF": "478",
          "LUT": "991",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "LOAD_IFM": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.722"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP48E": "4",
          "FF": "327",
          "LUT": "696",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "FIRE3": {
        "Latency": {
          "LatencyBest": "1555",
          "LatencyAvg": "1555",
          "LatencyWorst": "1555",
          "PipelineII": "1555",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.419"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "1521",
            "Latency": "1551",
            "PipelineII": "1",
            "PipelineDepth": "32"
          }],
        "Area": {
          "BRAM_18K": "4",
          "DSP48E": "2276",
          "FF": "206492",
          "LUT": "160468",
          "URAM": "0"
        }
      },
      "Load_Fire": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.606"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "6",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1557"
          }],
        "Area": {
          "BRAM_18K": "928",
          "DSP48E": "2294",
          "FF": "207400",
          "LUT": "206586",
          "URAM": "0"
        }
      },
      "OFM_STORE": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.674"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "6"
          },
          {
            "Name": "Loop 3",
            "TripCount": "169",
            "Latency": "169",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "9",
          "FF": "1266",
          "LUT": "2090",
          "URAM": "0"
        }
      },
      "top": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.606"
        },
        "Area": {
          "BRAM_18K": "1058",
          "DSP48E": "2303",
          "FF": "209692",
          "LUT": "223110",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-08-02 16:04:02 -0400",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
