Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan 30 13:22:10 2024
| Host         : LAPTOP-N0URHOHC running 64-bit major release  (build 9200)
| Command      : report_methodology -file simple_dual_one_clock_methodology_drc_routed.rpt -pb simple_dual_one_clock_methodology_drc_routed.pb -rpx simple_dual_one_clock_methodology_drc_routed.rpx
| Design       : simple_dual_one_clock
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 99
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 99         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on addra[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on addra[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on addra[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on addra[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on addra[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on addra[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on addra[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on addra[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on addra[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on addra[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on addra[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on addra[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on addra[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on addra[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on addra[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on addra[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on addrb[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on addrb[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on addrb[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on addrb[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on addrb[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on addrb[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on addrb[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on addrb[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on addrb[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on addrb[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on addrb[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on addrb[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on addrb[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on addrb[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on addrb[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on addrb[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on dia[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on dia[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on dia[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on dia[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on dia[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on dia[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on dia[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on dia[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on dia[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on dia[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on dia[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on dia[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on dia[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on dia[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on dia[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on dia[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on dia[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on dia[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on dia[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on dia[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on dia[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on dia[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on dia[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on dia[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on dia[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on dia[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on dia[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on dia[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on dia[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on dia[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on dia[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on dia[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on ena relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on enb relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on wea relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on dob[0] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on dob[10] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on dob[11] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on dob[12] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on dob[13] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on dob[14] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on dob[15] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on dob[16] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on dob[17] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on dob[18] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on dob[19] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on dob[1] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on dob[20] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on dob[21] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on dob[22] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on dob[23] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on dob[24] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on dob[25] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on dob[26] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on dob[27] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on dob[28] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on dob[29] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on dob[2] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on dob[30] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on dob[31] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on dob[3] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on dob[4] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on dob[5] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on dob[6] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on dob[7] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on dob[8] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on dob[9] relative to the rising and/or falling clock edge(s) of clk.
Related violations: <none>


