
MCU1_Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000880  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000a18  08000a18  00001a18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000a24  08000a24  00001a34  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000a24  08000a24  00001a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000a2c  08000a34  00001a34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a2c  08000a2c  00001a2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a30  08000a30  00001a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001a34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000a34  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000a34  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00001a34  2**0
                  CONTENTS, READONLY
 12 .debug_info   000012d2  00000000  00000000  00001a5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000044d  00000000  00000000  00002d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000140  00000000  00000000  00003180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000e2  00000000  00000000  000032c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002280  00000000  00000000  000033a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000170e  00000000  00000000  00005622  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00008feb  00000000  00000000  00006d30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0000fd1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000450  00000000  00000000  0000fd60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000101b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000a00 	.word	0x08000a00

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000a00 	.word	0x08000a00

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <GPIO_PCLKCtrl>:
 *
 * @Note              -  none

 */
void GPIO_PCLKCtrl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80001e8:	b480      	push	{r7}
 80001ea:	b083      	sub	sp, #12
 80001ec:	af00      	add	r7, sp, #0
 80001ee:	6078      	str	r0, [r7, #4]
 80001f0:	460b      	mov	r3, r1
 80001f2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80001f4:	78fb      	ldrb	r3, [r7, #3]
 80001f6:	2b01      	cmp	r3, #1
 80001f8:	d140      	bne.n	800027c <GPIO_PCLKCtrl+0x94>
	{
		if(pGPIOx == GPIOA)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	4a22      	ldr	r2, [pc, #136]	@ (8000288 <GPIO_PCLKCtrl+0xa0>)
 80001fe:	4293      	cmp	r3, r2
 8000200:	d106      	bne.n	8000210 <GPIO_PCLKCtrl+0x28>
		{
			GPIOA_PCLK_EN();
 8000202:	4b22      	ldr	r3, [pc, #136]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 8000204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000206:	4a21      	ldr	r2, [pc, #132]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 8000208:	f043 0301 	orr.w	r3, r3, #1
 800020c:	6313      	str	r3, [r2, #48]	@ 0x30
	else
	{
		//TODO
	}

}
 800020e:	e035      	b.n	800027c <GPIO_PCLKCtrl+0x94>
		}else if (pGPIOx == GPIOB)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	4a1f      	ldr	r2, [pc, #124]	@ (8000290 <GPIO_PCLKCtrl+0xa8>)
 8000214:	4293      	cmp	r3, r2
 8000216:	d106      	bne.n	8000226 <GPIO_PCLKCtrl+0x3e>
			GPIOB_PCLK_EN();
 8000218:	4b1c      	ldr	r3, [pc, #112]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 800021a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800021c:	4a1b      	ldr	r2, [pc, #108]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 800021e:	f043 0302 	orr.w	r3, r3, #2
 8000222:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000224:	e02a      	b.n	800027c <GPIO_PCLKCtrl+0x94>
		}else if (pGPIOx == GPIOC)
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	4a1a      	ldr	r2, [pc, #104]	@ (8000294 <GPIO_PCLKCtrl+0xac>)
 800022a:	4293      	cmp	r3, r2
 800022c:	d106      	bne.n	800023c <GPIO_PCLKCtrl+0x54>
			GPIOC_PCLK_EN();
 800022e:	4b17      	ldr	r3, [pc, #92]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 8000230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000232:	4a16      	ldr	r2, [pc, #88]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 8000234:	f043 0304 	orr.w	r3, r3, #4
 8000238:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800023a:	e01f      	b.n	800027c <GPIO_PCLKCtrl+0x94>
		}else if (pGPIOx == GPIOD)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	4a16      	ldr	r2, [pc, #88]	@ (8000298 <GPIO_PCLKCtrl+0xb0>)
 8000240:	4293      	cmp	r3, r2
 8000242:	d106      	bne.n	8000252 <GPIO_PCLKCtrl+0x6a>
			GPIOD_PCLK_EN();
 8000244:	4b11      	ldr	r3, [pc, #68]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 8000246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000248:	4a10      	ldr	r2, [pc, #64]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 800024a:	f043 0308 	orr.w	r3, r3, #8
 800024e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000250:	e014      	b.n	800027c <GPIO_PCLKCtrl+0x94>
		}else if (pGPIOx == GPIOE)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	4a11      	ldr	r2, [pc, #68]	@ (800029c <GPIO_PCLKCtrl+0xb4>)
 8000256:	4293      	cmp	r3, r2
 8000258:	d106      	bne.n	8000268 <GPIO_PCLKCtrl+0x80>
			GPIOE_PCLK_EN();
 800025a:	4b0c      	ldr	r3, [pc, #48]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 800025c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800025e:	4a0b      	ldr	r2, [pc, #44]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 8000260:	f043 0310 	orr.w	r3, r3, #16
 8000264:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000266:	e009      	b.n	800027c <GPIO_PCLKCtrl+0x94>
		}else if (pGPIOx == GPIOH)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	4a0d      	ldr	r2, [pc, #52]	@ (80002a0 <GPIO_PCLKCtrl+0xb8>)
 800026c:	4293      	cmp	r3, r2
 800026e:	d105      	bne.n	800027c <GPIO_PCLKCtrl+0x94>
			GPIOH_PCLK_EN();
 8000270:	4b06      	ldr	r3, [pc, #24]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 8000272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000274:	4a05      	ldr	r2, [pc, #20]	@ (800028c <GPIO_PCLKCtrl+0xa4>)
 8000276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800027a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800027c:	bf00      	nop
 800027e:	370c      	adds	r7, #12
 8000280:	46bd      	mov	sp, r7
 8000282:	bc80      	pop	{r7}
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	40020000 	.word	0x40020000
 800028c:	40023800 	.word	0x40023800
 8000290:	40020400 	.word	0x40020400
 8000294:	40020800 	.word	0x40020800
 8000298:	40020c00 	.word	0x40020c00
 800029c:	40021000 	.word	0x40021000
 80002a0:	40021c00 	.word	0x40021c00

080002a4 <GPIO_Init>:
 *
 * @Note              -

 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b086      	sub	sp, #24
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0; //temp. register
 80002ac:	2300      	movs	r3, #0
 80002ae:	617b      	str	r3, [r7, #20]

	 //enable the peripheral clock

	 GPIO_PCLKCtrl(pGPIOHandle->pGPIOx, ENABLE);
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	2101      	movs	r1, #1
 80002b6:	4618      	mov	r0, r3
 80002b8:	f7ff ff96 	bl	80001e8 <GPIO_PCLKCtrl>

	//1 . configure the mode of gpio pin

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	795b      	ldrb	r3, [r3, #5]
 80002c0:	2b03      	cmp	r3, #3
 80002c2:	d820      	bhi.n	8000306 <GPIO_Init+0x62>
	{
		//the non interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ) );
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	795b      	ldrb	r3, [r3, #5]
 80002c8:	461a      	mov	r2, r3
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	791b      	ldrb	r3, [r3, #4]
 80002ce:	005b      	lsls	r3, r3, #1
 80002d0:	fa02 f303 	lsl.w	r3, r2, r3
 80002d4:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	681b      	ldr	r3, [r3, #0]
 80002da:	681a      	ldr	r2, [r3, #0]
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	791b      	ldrb	r3, [r3, #4]
 80002e0:	005b      	lsls	r3, r3, #1
 80002e2:	2103      	movs	r1, #3
 80002e4:	fa01 f303 	lsl.w	r3, r1, r3
 80002e8:	43db      	mvns	r3, r3
 80002ea:	4619      	mov	r1, r3
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	400a      	ands	r2, r1
 80002f2:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; //setting
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	6819      	ldr	r1, [r3, #0]
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	681b      	ldr	r3, [r3, #0]
 80002fe:	697a      	ldr	r2, [r7, #20]
 8000300:	430a      	orrs	r2, r1
 8000302:	601a      	str	r2, [r3, #0]
 8000304:	e0a1      	b.n	800044a <GPIO_Init+0x1a6>

	}else
	{
		//this part will code later . ( interrupt mode)
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_FT )
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	795b      	ldrb	r3, [r3, #5]
 800030a:	2b04      	cmp	r3, #4
 800030c:	d117      	bne.n	800033e <GPIO_Init+0x9a>
		{
			//1. configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800030e:	4b9b      	ldr	r3, [pc, #620]	@ (800057c <GPIO_Init+0x2d8>)
 8000310:	68db      	ldr	r3, [r3, #12]
 8000312:	687a      	ldr	r2, [r7, #4]
 8000314:	7912      	ldrb	r2, [r2, #4]
 8000316:	4611      	mov	r1, r2
 8000318:	2201      	movs	r2, #1
 800031a:	408a      	lsls	r2, r1
 800031c:	4611      	mov	r1, r2
 800031e:	4a97      	ldr	r2, [pc, #604]	@ (800057c <GPIO_Init+0x2d8>)
 8000320:	430b      	orrs	r3, r1
 8000322:	60d3      	str	r3, [r2, #12]
			//Clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000324:	4b95      	ldr	r3, [pc, #596]	@ (800057c <GPIO_Init+0x2d8>)
 8000326:	689b      	ldr	r3, [r3, #8]
 8000328:	687a      	ldr	r2, [r7, #4]
 800032a:	7912      	ldrb	r2, [r2, #4]
 800032c:	4611      	mov	r1, r2
 800032e:	2201      	movs	r2, #1
 8000330:	408a      	lsls	r2, r1
 8000332:	43d2      	mvns	r2, r2
 8000334:	4611      	mov	r1, r2
 8000336:	4a91      	ldr	r2, [pc, #580]	@ (800057c <GPIO_Init+0x2d8>)
 8000338:	400b      	ands	r3, r1
 800033a:	6093      	str	r3, [r2, #8]
 800033c:	e035      	b.n	80003aa <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode ==GPIO_MODE_IT_RT )
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	795b      	ldrb	r3, [r3, #5]
 8000342:	2b05      	cmp	r3, #5
 8000344:	d117      	bne.n	8000376 <GPIO_Init+0xd2>
		{
			//1 . configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000346:	4b8d      	ldr	r3, [pc, #564]	@ (800057c <GPIO_Init+0x2d8>)
 8000348:	689b      	ldr	r3, [r3, #8]
 800034a:	687a      	ldr	r2, [r7, #4]
 800034c:	7912      	ldrb	r2, [r2, #4]
 800034e:	4611      	mov	r1, r2
 8000350:	2201      	movs	r2, #1
 8000352:	408a      	lsls	r2, r1
 8000354:	4611      	mov	r1, r2
 8000356:	4a89      	ldr	r2, [pc, #548]	@ (800057c <GPIO_Init+0x2d8>)
 8000358:	430b      	orrs	r3, r1
 800035a:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800035c:	4b87      	ldr	r3, [pc, #540]	@ (800057c <GPIO_Init+0x2d8>)
 800035e:	68db      	ldr	r3, [r3, #12]
 8000360:	687a      	ldr	r2, [r7, #4]
 8000362:	7912      	ldrb	r2, [r2, #4]
 8000364:	4611      	mov	r1, r2
 8000366:	2201      	movs	r2, #1
 8000368:	408a      	lsls	r2, r1
 800036a:	43d2      	mvns	r2, r2
 800036c:	4611      	mov	r1, r2
 800036e:	4a83      	ldr	r2, [pc, #524]	@ (800057c <GPIO_Init+0x2d8>)
 8000370:	400b      	ands	r3, r1
 8000372:	60d3      	str	r3, [r2, #12]
 8000374:	e019      	b.n	80003aa <GPIO_Init+0x106>

		}else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT )
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	795b      	ldrb	r3, [r3, #5]
 800037a:	2b06      	cmp	r3, #6
 800037c:	d115      	bne.n	80003aa <GPIO_Init+0x106>
		{
			//1. configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800037e:	4b7f      	ldr	r3, [pc, #508]	@ (800057c <GPIO_Init+0x2d8>)
 8000380:	689b      	ldr	r3, [r3, #8]
 8000382:	687a      	ldr	r2, [r7, #4]
 8000384:	7912      	ldrb	r2, [r2, #4]
 8000386:	4611      	mov	r1, r2
 8000388:	2201      	movs	r2, #1
 800038a:	408a      	lsls	r2, r1
 800038c:	4611      	mov	r1, r2
 800038e:	4a7b      	ldr	r2, [pc, #492]	@ (800057c <GPIO_Init+0x2d8>)
 8000390:	430b      	orrs	r3, r1
 8000392:	6093      	str	r3, [r2, #8]
			//Clear the corresponding RTSR bit
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000394:	4b79      	ldr	r3, [pc, #484]	@ (800057c <GPIO_Init+0x2d8>)
 8000396:	68db      	ldr	r3, [r3, #12]
 8000398:	687a      	ldr	r2, [r7, #4]
 800039a:	7912      	ldrb	r2, [r2, #4]
 800039c:	4611      	mov	r1, r2
 800039e:	2201      	movs	r2, #1
 80003a0:	408a      	lsls	r2, r1
 80003a2:	4611      	mov	r1, r2
 80003a4:	4a75      	ldr	r2, [pc, #468]	@ (800057c <GPIO_Init+0x2d8>)
 80003a6:	430b      	orrs	r3, r1
 80003a8:	60d3      	str	r3, [r2, #12]
		}

		//2. configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	791b      	ldrb	r3, [r3, #4]
 80003ae:	089b      	lsrs	r3, r3, #2
 80003b0:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	791b      	ldrb	r3, [r3, #4]
 80003b6:	f003 0303 	and.w	r3, r3, #3
 80003ba:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a6f      	ldr	r2, [pc, #444]	@ (8000580 <GPIO_Init+0x2dc>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d024      	beq.n	8000410 <GPIO_Init+0x16c>
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	681b      	ldr	r3, [r3, #0]
 80003ca:	4a6e      	ldr	r2, [pc, #440]	@ (8000584 <GPIO_Init+0x2e0>)
 80003cc:	4293      	cmp	r3, r2
 80003ce:	d01d      	beq.n	800040c <GPIO_Init+0x168>
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a6c      	ldr	r2, [pc, #432]	@ (8000588 <GPIO_Init+0x2e4>)
 80003d6:	4293      	cmp	r3, r2
 80003d8:	d016      	beq.n	8000408 <GPIO_Init+0x164>
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	4a6b      	ldr	r2, [pc, #428]	@ (800058c <GPIO_Init+0x2e8>)
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d00f      	beq.n	8000404 <GPIO_Init+0x160>
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4a69      	ldr	r2, [pc, #420]	@ (8000590 <GPIO_Init+0x2ec>)
 80003ea:	4293      	cmp	r3, r2
 80003ec:	d008      	beq.n	8000400 <GPIO_Init+0x15c>
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4a68      	ldr	r2, [pc, #416]	@ (8000594 <GPIO_Init+0x2f0>)
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d101      	bne.n	80003fc <GPIO_Init+0x158>
 80003f8:	2307      	movs	r3, #7
 80003fa:	e00a      	b.n	8000412 <GPIO_Init+0x16e>
 80003fc:	2300      	movs	r3, #0
 80003fe:	e008      	b.n	8000412 <GPIO_Init+0x16e>
 8000400:	2304      	movs	r3, #4
 8000402:	e006      	b.n	8000412 <GPIO_Init+0x16e>
 8000404:	2303      	movs	r3, #3
 8000406:	e004      	b.n	8000412 <GPIO_Init+0x16e>
 8000408:	2302      	movs	r3, #2
 800040a:	e002      	b.n	8000412 <GPIO_Init+0x16e>
 800040c:	2301      	movs	r3, #1
 800040e:	e000      	b.n	8000412 <GPIO_Init+0x16e>
 8000410:	2300      	movs	r3, #0
 8000412:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000414:	4b60      	ldr	r3, [pc, #384]	@ (8000598 <GPIO_Init+0x2f4>)
 8000416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000418:	4a5f      	ldr	r2, [pc, #380]	@ (8000598 <GPIO_Init+0x2f4>)
 800041a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800041e:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 8000420:	7c7a      	ldrb	r2, [r7, #17]
 8000422:	7cbb      	ldrb	r3, [r7, #18]
 8000424:	009b      	lsls	r3, r3, #2
 8000426:	fa02 f103 	lsl.w	r1, r2, r3
 800042a:	4a5c      	ldr	r2, [pc, #368]	@ (800059c <GPIO_Init+0x2f8>)
 800042c:	7cfb      	ldrb	r3, [r7, #19]
 800042e:	3302      	adds	r3, #2
 8000430:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3 . enable the exti interrupt delivery using IMR
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000434:	4b51      	ldr	r3, [pc, #324]	@ (800057c <GPIO_Init+0x2d8>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	687a      	ldr	r2, [r7, #4]
 800043a:	7912      	ldrb	r2, [r2, #4]
 800043c:	4611      	mov	r1, r2
 800043e:	2201      	movs	r2, #1
 8000440:	408a      	lsls	r2, r1
 8000442:	4611      	mov	r1, r2
 8000444:	4a4d      	ldr	r2, [pc, #308]	@ (800057c <GPIO_Init+0x2d8>)
 8000446:	430b      	orrs	r3, r1
 8000448:	6013      	str	r3, [r2, #0]
	}

	//2. configure the speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	799b      	ldrb	r3, [r3, #6]
 800044e:	461a      	mov	r2, r3
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	791b      	ldrb	r3, [r3, #4]
 8000454:	005b      	lsls	r3, r3, #1
 8000456:	fa02 f303 	lsl.w	r3, r2, r3
 800045a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	689a      	ldr	r2, [r3, #8]
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	791b      	ldrb	r3, [r3, #4]
 8000466:	005b      	lsls	r3, r3, #1
 8000468:	2103      	movs	r1, #3
 800046a:	fa01 f303 	lsl.w	r3, r1, r3
 800046e:	43db      	mvns	r3, r3
 8000470:	4619      	mov	r1, r3
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	400a      	ands	r2, r1
 8000478:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	6899      	ldr	r1, [r3, #8]
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	697a      	ldr	r2, [r7, #20]
 8000486:	430a      	orrs	r2, r1
 8000488:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	79db      	ldrb	r3, [r3, #7]
 800048e:	461a      	mov	r2, r3
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	791b      	ldrb	r3, [r3, #4]
 8000494:	005b      	lsls	r3, r3, #1
 8000496:	fa02 f303 	lsl.w	r3, r2, r3
 800049a:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	68da      	ldr	r2, [r3, #12]
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	791b      	ldrb	r3, [r3, #4]
 80004a6:	005b      	lsls	r3, r3, #1
 80004a8:	2103      	movs	r1, #3
 80004aa:	fa01 f303 	lsl.w	r3, r1, r3
 80004ae:	43db      	mvns	r3, r3
 80004b0:	4619      	mov	r1, r3
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	400a      	ands	r2, r1
 80004b8:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	68d9      	ldr	r1, [r3, #12]
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	697a      	ldr	r2, [r7, #20]
 80004c6:	430a      	orrs	r2, r1
 80004c8:	60da      	str	r2, [r3, #12]


	//4. configure the optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	7a1b      	ldrb	r3, [r3, #8]
 80004ce:	461a      	mov	r2, r3
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	791b      	ldrb	r3, [r3, #4]
 80004d4:	fa02 f303 	lsl.w	r3, r2, r3
 80004d8:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //clearing
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	685a      	ldr	r2, [r3, #4]
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	791b      	ldrb	r3, [r3, #4]
 80004e4:	4619      	mov	r1, r3
 80004e6:	2301      	movs	r3, #1
 80004e8:	408b      	lsls	r3, r1
 80004ea:	43db      	mvns	r3, r3
 80004ec:	4619      	mov	r1, r3
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	400a      	ands	r2, r1
 80004f4:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	6859      	ldr	r1, [r3, #4]
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	697a      	ldr	r2, [r7, #20]
 8000502:	430a      	orrs	r2, r1
 8000504:	605a      	str	r2, [r3, #4]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	795b      	ldrb	r3, [r3, #5]
 800050a:	2b02      	cmp	r3, #2
 800050c:	d131      	bne.n	8000572 <GPIO_Init+0x2ce>
	{
		//configure the alt function registers.
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	791b      	ldrb	r3, [r3, #4]
 8000512:	08db      	lsrs	r3, r3, #3
 8000514:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber  % 8;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	791b      	ldrb	r3, [r3, #4]
 800051a:	f003 0307 	and.w	r3, r3, #7
 800051e:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 * temp2 ) ); //clearing
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	7c3a      	ldrb	r2, [r7, #16]
 8000526:	3208      	adds	r2, #8
 8000528:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800052c:	7bfb      	ldrb	r3, [r7, #15]
 800052e:	009b      	lsls	r3, r3, #2
 8000530:	220f      	movs	r2, #15
 8000532:	fa02 f303 	lsl.w	r3, r2, r3
 8000536:	43db      	mvns	r3, r3
 8000538:	4618      	mov	r0, r3
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	7c3a      	ldrb	r2, [r7, #16]
 8000540:	4001      	ands	r1, r0
 8000542:	3208      	adds	r2, #8
 8000544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	7c3a      	ldrb	r2, [r7, #16]
 800054e:	3208      	adds	r2, #8
 8000550:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	7a5b      	ldrb	r3, [r3, #9]
 8000558:	461a      	mov	r2, r3
 800055a:	7bfb      	ldrb	r3, [r7, #15]
 800055c:	009b      	lsls	r3, r3, #2
 800055e:	fa02 f303 	lsl.w	r3, r2, r3
 8000562:	4618      	mov	r0, r3
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	7c3a      	ldrb	r2, [r7, #16]
 800056a:	4301      	orrs	r1, r0
 800056c:	3208      	adds	r2, #8
 800056e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

}
 8000572:	bf00      	nop
 8000574:	3718      	adds	r7, #24
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	40013c00 	.word	0x40013c00
 8000580:	40020000 	.word	0x40020000
 8000584:	40020400 	.word	0x40020400
 8000588:	40020800 	.word	0x40020800
 800058c:	40020c00 	.word	0x40020c00
 8000590:	40021000 	.word	0x40021000
 8000594:	40021c00 	.word	0x40021c00
 8000598:	40023800 	.word	0x40023800
 800059c:	40013800 	.word	0x40013800

080005a0 <GPIO_ReadFromInputPin>:
 *
 * @Note              -

 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b085      	sub	sp, #20
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
 80005a8:	460b      	mov	r3, r1
 80005aa:	70fb      	strb	r3, [r7, #3]
   uint8_t value;

   value = (uint8_t )((pGPIOx->IDR  >> PinNumber) & 0x00000001 ) ;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	691a      	ldr	r2, [r3, #16]
 80005b0:	78fb      	ldrb	r3, [r7, #3]
 80005b2:	fa22 f303 	lsr.w	r3, r2, r3
 80005b6:	b2db      	uxtb	r3, r3
 80005b8:	f003 0301 	and.w	r3, r3, #1
 80005bc:	73fb      	strb	r3, [r7, #15]

   return value;
 80005be:	7bfb      	ldrb	r3, [r7, #15]
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	3714      	adds	r7, #20
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bc80      	pop	{r7}
 80005c8:	4770      	bx	lr
	...

080005cc <SPI_PeriClockControl>:
 *
 * @Note              -

 */
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b083      	sub	sp, #12
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
 80005d4:	460b      	mov	r3, r1
 80005d6:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80005d8:	78fb      	ldrb	r3, [r7, #3]
 80005da:	2b01      	cmp	r3, #1
 80005dc:	d11f      	bne.n	800061e <SPI_PeriClockControl+0x52>
	{
		if(pSPIx == SPI1)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	4a11      	ldr	r2, [pc, #68]	@ (8000628 <SPI_PeriClockControl+0x5c>)
 80005e2:	4293      	cmp	r3, r2
 80005e4:	d106      	bne.n	80005f4 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 80005e6:	4b11      	ldr	r3, [pc, #68]	@ (800062c <SPI_PeriClockControl+0x60>)
 80005e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80005ea:	4a10      	ldr	r2, [pc, #64]	@ (800062c <SPI_PeriClockControl+0x60>)
 80005ec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80005f0:	6453      	str	r3, [r2, #68]	@ 0x44
	}
	else
	{
		//TODO
	}
}
 80005f2:	e014      	b.n	800061e <SPI_PeriClockControl+0x52>
		}else if (pSPIx == SPI2)
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000630 <SPI_PeriClockControl+0x64>)
 80005f8:	4293      	cmp	r3, r2
 80005fa:	d106      	bne.n	800060a <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 80005fc:	4b0b      	ldr	r3, [pc, #44]	@ (800062c <SPI_PeriClockControl+0x60>)
 80005fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000600:	4a0a      	ldr	r2, [pc, #40]	@ (800062c <SPI_PeriClockControl+0x60>)
 8000602:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000606:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000608:	e009      	b.n	800061e <SPI_PeriClockControl+0x52>
		}else if (pSPIx == SPI3)
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	4a09      	ldr	r2, [pc, #36]	@ (8000634 <SPI_PeriClockControl+0x68>)
 800060e:	4293      	cmp	r3, r2
 8000610:	d105      	bne.n	800061e <SPI_PeriClockControl+0x52>
			SPI3_PCLK_EN();
 8000612:	4b06      	ldr	r3, [pc, #24]	@ (800062c <SPI_PeriClockControl+0x60>)
 8000614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000616:	4a05      	ldr	r2, [pc, #20]	@ (800062c <SPI_PeriClockControl+0x60>)
 8000618:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800061c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800061e:	bf00      	nop
 8000620:	370c      	adds	r7, #12
 8000622:	46bd      	mov	sp, r7
 8000624:	bc80      	pop	{r7}
 8000626:	4770      	bx	lr
 8000628:	40013000 	.word	0x40013000
 800062c:	40023800 	.word	0x40023800
 8000630:	40003800 	.word	0x40003800
 8000634:	40003c00 	.word	0x40003c00

08000638 <SPI_Init>:
 *
 * @Note              -

 */
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]

	//peripheral clock enable

	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2101      	movs	r1, #1
 8000646:	4618      	mov	r0, r3
 8000648:	f7ff ffc0 	bl	80005cc <SPI_PeriClockControl>

	//first lets configure the SPI_CR1 register

	uint32_t tempreg = 0;
 800064c:	2300      	movs	r3, #0
 800064e:	60fb      	str	r3, [r7, #12]

	//1. configure the device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR ;
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	791b      	ldrb	r3, [r3, #4]
 8000654:	009b      	lsls	r3, r3, #2
 8000656:	68fa      	ldr	r2, [r7, #12]
 8000658:	4313      	orrs	r3, r2
 800065a:	60fb      	str	r3, [r7, #12]

	//2. Configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	795b      	ldrb	r3, [r3, #5]
 8000660:	2b01      	cmp	r3, #1
 8000662:	d104      	bne.n	800066e <SPI_Init+0x36>
	{
		//bidi mode should be cleared
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE);
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	e014      	b.n	8000698 <SPI_Init+0x60>

	}else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	795b      	ldrb	r3, [r3, #5]
 8000672:	2b02      	cmp	r3, #2
 8000674:	d104      	bne.n	8000680 <SPI_Init+0x48>
	{
		//bidi mode should be set
		tempreg |= ( 1 << SPI_CR1_BIDIMODE);
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800067c:	60fb      	str	r3, [r7, #12]
 800067e:	e00b      	b.n	8000698 <SPI_Init+0x60>
	}else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	795b      	ldrb	r3, [r3, #5]
 8000684:	2b03      	cmp	r3, #3
 8000686:	d107      	bne.n	8000698 <SPI_Init+0x60>
	{
		//BIDI mode should be cleared
		tempreg &= ~( 1 << SPI_CR1_BIDIMODE);
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800068e:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= ( 1 << SPI_CR1_RXONLY);
 8000690:	68fb      	ldr	r3, [r7, #12]
 8000692:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000696:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure the spi serial clock speed (baud rate)
	tempreg |= pSPIHandle->SPIConfig.SPI_SclkSpeed << SPI_CR1_BR;
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	799b      	ldrb	r3, [r3, #6]
 800069c:	00db      	lsls	r3, r3, #3
 800069e:	68fa      	ldr	r2, [r7, #12]
 80006a0:	4313      	orrs	r3, r2
 80006a2:	60fb      	str	r3, [r7, #12]

	//4.  Configure the DFF
	tempreg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	79db      	ldrb	r3, [r3, #7]
 80006a8:	02db      	lsls	r3, r3, #11
 80006aa:	68fa      	ldr	r2, [r7, #12]
 80006ac:	4313      	orrs	r3, r2
 80006ae:	60fb      	str	r3, [r7, #12]

	//5. configure the CPOL
	tempreg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	7a1b      	ldrb	r3, [r3, #8]
 80006b4:	005b      	lsls	r3, r3, #1
 80006b6:	68fa      	ldr	r2, [r7, #12]
 80006b8:	4313      	orrs	r3, r2
 80006ba:	60fb      	str	r3, [r7, #12]

	//6 . configure the CPHA
	tempreg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	7a5b      	ldrb	r3, [r3, #9]
 80006c0:	461a      	mov	r2, r3
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	4313      	orrs	r3, r2
 80006c6:	60fb      	str	r3, [r7, #12]

	tempreg |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	7a9b      	ldrb	r3, [r3, #10]
 80006cc:	025b      	lsls	r3, r3, #9
 80006ce:	68fa      	ldr	r2, [r7, #12]
 80006d0:	4313      	orrs	r3, r2
 80006d2:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	68fa      	ldr	r2, [r7, #12]
 80006da:	601a      	str	r2, [r3, #0]

}
 80006dc:	bf00      	nop
 80006de:	3710      	adds	r7, #16
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <SPI_GetFlagStatus>:
{
 //todo
}

uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx , uint32_t FlagName)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b083      	sub	sp, #12
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	689a      	ldr	r2, [r3, #8]
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	4013      	ands	r3, r2
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 80006fa:	2301      	movs	r3, #1
 80006fc:	e000      	b.n	8000700 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 80006fe:	2300      	movs	r3, #0
}
 8000700:	4618      	mov	r0, r3
 8000702:	370c      	adds	r7, #12
 8000704:	46bd      	mov	sp, r7
 8000706:	bc80      	pop	{r7}
 8000708:	4770      	bx	lr

0800070a <SPI_SendData>:
 *
 * @Note              - This is blocking call

 */
void SPI_SendData(SPI_RegDef_t *pSPIx,uint8_t *pTxBuffer, uint32_t Len)
{
 800070a:	b580      	push	{r7, lr}
 800070c:	b084      	sub	sp, #16
 800070e:	af00      	add	r7, sp, #0
 8000710:	60f8      	str	r0, [r7, #12]
 8000712:	60b9      	str	r1, [r7, #8]
 8000714:	607a      	str	r2, [r7, #4]
	while(Len > 0){
 8000716:	e024      	b.n	8000762 <SPI_SendData+0x58>
		//1. Wait utill TXE (TX Empty) is set
		while( SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 8000718:	bf00      	nop
 800071a:	2102      	movs	r1, #2
 800071c:	68f8      	ldr	r0, [r7, #12]
 800071e:	f7ff ffe1 	bl	80006e4 <SPI_GetFlagStatus>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d0f8      	beq.n	800071a <SPI_SendData+0x10>

		//2. Check the DFF bit in CR1
		if( (pSPIx->CR1 & (1 << SPI_CR1_DFF) ) ){
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000730:	2b00      	cmp	r3, #0
 8000732:	d00b      	beq.n	800074c <SPI_SendData+0x42>
			//16 bits DFF
			// 1.load the data into the DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000734:	68bb      	ldr	r3, [r7, #8]
 8000736:	881b      	ldrh	r3, [r3, #0]
 8000738:	461a      	mov	r2, r3
 800073a:	68fb      	ldr	r3, [r7, #12]
 800073c:	60da      	str	r2, [r3, #12]
			Len-=2;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	3b02      	subs	r3, #2
 8000742:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	3301      	adds	r3, #1
 8000748:	60bb      	str	r3, [r7, #8]
 800074a:	e00a      	b.n	8000762 <SPI_SendData+0x58>
		} else {
			//8bits DFF
			pSPIx->DR = *pTxBuffer;
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	461a      	mov	r2, r3
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	60da      	str	r2, [r3, #12]
			Len--;
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	3b01      	subs	r3, #1
 800075a:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	3301      	adds	r3, #1
 8000760:	60bb      	str	r3, [r7, #8]
	while(Len > 0){
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d1d7      	bne.n	8000718 <SPI_SendData+0xe>
		}
	}
}
 8000768:	bf00      	nop
 800076a:	bf00      	nop
 800076c:	3710      	adds	r7, #16
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}

08000772 <SPI_PeripheralControl>:
 *
 * @Note              -

 */
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000772:	b480      	push	{r7}
 8000774:	b083      	sub	sp, #12
 8000776:	af00      	add	r7, sp, #0
 8000778:	6078      	str	r0, [r7, #4]
 800077a:	460b      	mov	r3, r1
 800077c:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE){
 800077e:	78fb      	ldrb	r3, [r7, #3]
 8000780:	2b01      	cmp	r3, #1
 8000782:	d106      	bne.n	8000792 <SPI_PeripheralControl+0x20>
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	601a      	str	r2, [r3, #0]
	} else {
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000790:	e005      	b.n	800079e <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	601a      	str	r2, [r3, #0]
}
 800079e:	bf00      	nop
 80007a0:	370c      	adds	r7, #12
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bc80      	pop	{r7}
 80007a6:	4770      	bx	lr

080007a8 <SPI_SSOEConfig>:
 *
 * @Note              -

 */
void  SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
 80007b0:	460b      	mov	r3, r1
 80007b2:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE){
 80007b4:	78fb      	ldrb	r3, [r7, #3]
 80007b6:	2b01      	cmp	r3, #1
 80007b8:	d106      	bne.n	80007c8 <SPI_SSOEConfig+0x20>
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	685b      	ldr	r3, [r3, #4]
 80007be:	f043 0204 	orr.w	r2, r3, #4
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	605a      	str	r2, [r3, #4]
	} else {
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 80007c6:	e005      	b.n	80007d4 <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	f023 0204 	bic.w	r2, r3, #4
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	605a      	str	r2, [r3, #4]
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	bc80      	pop	{r7}
 80007dc:	4770      	bx	lr
	...

080007e0 <delay>:
 * */
#include <string.h>
#include "stm32f411xx.h"

void delay(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 80007e6:	2300      	movs	r3, #0
 80007e8:	607b      	str	r3, [r7, #4]
 80007ea:	e002      	b.n	80007f2 <delay+0x12>
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	3301      	adds	r3, #1
 80007f0:	607b      	str	r3, [r7, #4]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	4a04      	ldr	r2, [pc, #16]	@ (8000808 <delay+0x28>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d9f8      	bls.n	80007ec <delay+0xc>
}
 80007fa:	bf00      	nop
 80007fc:	bf00      	nop
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	0003d08f 	.word	0x0003d08f

0800080c <SPI3_GPIOInits>:

void SPI3_GPIOInits(void){
 800080c:	b580      	push	{r7, lr}
 800080e:	b084      	sub	sp, #16
 8000810:	af00      	add	r7, sp, #0

	GPIO_Handle_t SPIPins;
	SPIPins.pGPIOx = GPIOB;
 8000812:	4b12      	ldr	r3, [pc, #72]	@ (800085c <SPI3_GPIOInits+0x50>)
 8000814:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000816:	2302      	movs	r3, #2
 8000818:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 6;
 800081a:	2306      	movs	r3, #6
 800081c:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800081e:	2300      	movs	r3, #0
 8000820:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000822:	2300      	movs	r3, #0
 8000824:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000826:	2302      	movs	r3, #2
 8000828:	72bb      	strb	r3, [r7, #10]

	//SCKL
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 800082a:	2303      	movs	r3, #3
 800082c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	4618      	mov	r0, r3
 8000832:	f7ff fd37 	bl	80002a4 <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000836:	2305      	movs	r3, #5
 8000838:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800083a:	1d3b      	adds	r3, r7, #4
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff fd31 	bl	80002a4 <GPIO_Init>
	//MISO
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_4;
	//GPIO_Init(&SPIPins);

	//NSS
	SPIPins.pGPIOx = GPIOA;
 8000842:	4b07      	ldr	r3, [pc, #28]	@ (8000860 <SPI3_GPIOInits+0x54>)
 8000844:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_4;
 8000846:	2304      	movs	r3, #4
 8000848:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800084a:	1d3b      	adds	r3, r7, #4
 800084c:	4618      	mov	r0, r3
 800084e:	f7ff fd29 	bl	80002a4 <GPIO_Init>

}
 8000852:	bf00      	nop
 8000854:	3710      	adds	r7, #16
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40020400 	.word	0x40020400
 8000860:	40020000 	.word	0x40020000

08000864 <SPI3_Inits>:

void SPI3_Inits(void){
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af00      	add	r7, sp, #0

	SPI_Handle_t SPI3Handler;

	SPI3Handler.pSPIx = SPI3;
 800086a:	4b0c      	ldr	r3, [pc, #48]	@ (800089c <SPI3_Inits+0x38>)
 800086c:	603b      	str	r3, [r7, #0]
	SPI3Handler.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800086e:	2301      	movs	r3, #1
 8000870:	713b      	strb	r3, [r7, #4]
	SPI3Handler.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 8000872:	2301      	movs	r3, #1
 8000874:	717b      	strb	r3, [r7, #5]
	SPI3Handler.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8; // Generates SCLK of 2MHz
 8000876:	2302      	movs	r3, #2
 8000878:	71bb      	strb	r3, [r7, #6]
	SPI3Handler.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 800087a:	2300      	movs	r3, #0
 800087c:	71fb      	strb	r3, [r7, #7]
	SPI3Handler.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800087e:	2300      	movs	r3, #0
 8000880:	723b      	strb	r3, [r7, #8]
	SPI3Handler.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	727b      	strb	r3, [r7, #9]
	SPI3Handler.SPIConfig.SPI_SSM = SPI_SSM_DI; //Hardware Slave Management Enabled for NSS Pin
 8000886:	2300      	movs	r3, #0
 8000888:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI3Handler);
 800088a:	463b      	mov	r3, r7
 800088c:	4618      	mov	r0, r3
 800088e:	f7ff fed3 	bl	8000638 <SPI_Init>
}
 8000892:	bf00      	nop
 8000894:	3720      	adds	r7, #32
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40003c00 	.word	0x40003c00

080008a0 <GPIOBtn_Init>:

void GPIOBtn_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
	GPIO_Handle_t GPIOBtn;
	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOA;
 80008a6:	4b09      	ldr	r3, [pc, #36]	@ (80008cc <GPIOBtn_Init+0x2c>)
 80008a8:	607b      	str	r3, [r7, #4]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	723b      	strb	r3, [r7, #8]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 80008ae:	2300      	movs	r3, #0
 80008b0:	727b      	strb	r3, [r7, #9]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80008b2:	2302      	movs	r3, #2
 80008b4:	72bb      	strb	r3, [r7, #10]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80008b6:	2300      	movs	r3, #0
 80008b8:	72fb      	strb	r3, [r7, #11]

	GPIO_Init(&GPIOBtn);
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	4618      	mov	r0, r3
 80008be:	f7ff fcf1 	bl	80002a4 <GPIO_Init>
}
 80008c2:	bf00      	nop
 80008c4:	3710      	adds	r7, #16
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40020000 	.word	0x40020000

080008d0 <main>:

int main(void){
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0

	char user_data[] = "Hello World";
 80008d6:	4a20      	ldr	r2, [pc, #128]	@ (8000958 <main+0x88>)
 80008d8:	1d3b      	adds	r3, r7, #4
 80008da:	ca07      	ldmia	r2, {r0, r1, r2}
 80008dc:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	GPIOBtn_Init();
 80008e0:	f7ff ffde 	bl	80008a0 <GPIOBtn_Init>

	SPI3_GPIOInits();
 80008e4:	f7ff ff92 	bl	800080c <SPI3_GPIOInits>

	//This function is used to initialize the SPI3 peripheral parameters
	SPI3_Inits();
 80008e8:	f7ff ffbc 	bl	8000864 <SPI3_Inits>
	/* Making SSOE = 1 (NSS Output Enable)
	 * Pin Managed by the Hardware
	 * i.e SPE = 1, NSS is pulled to low
	 *  & NSS will be HIGH when SPE = 0
	 * */
	SPI_SSOEConfig(SPI3, ENABLE);
 80008ec:	2101      	movs	r1, #1
 80008ee:	481b      	ldr	r0, [pc, #108]	@ (800095c <main+0x8c>)
 80008f0:	f7ff ff5a 	bl	80007a8 <SPI_SSOEConfig>

	while(1){
		//Wait till the button is pressed
		while(! GPIO_ReadFromInputPin(GPIOA, GPIO_PIN_NO_0));
 80008f4:	bf00      	nop
 80008f6:	2100      	movs	r1, #0
 80008f8:	4819      	ldr	r0, [pc, #100]	@ (8000960 <main+0x90>)
 80008fa:	f7ff fe51 	bl	80005a0 <GPIO_ReadFromInputPin>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d0f8      	beq.n	80008f6 <main+0x26>

		delay();
 8000904:	f7ff ff6c 	bl	80007e0 <delay>

		//Enable the SPI3 Peripheral
		SPI_PeripheralControl(SPI3, ENABLE);
 8000908:	2101      	movs	r1, #1
 800090a:	4814      	ldr	r0, [pc, #80]	@ (800095c <main+0x8c>)
 800090c:	f7ff ff31 	bl	8000772 <SPI_PeripheralControl>

		//First send data length
		uint8_t datalen =  strlen(user_data);
 8000910:	1d3b      	adds	r3, r7, #4
 8000912:	4618      	mov	r0, r3
 8000914:	f7ff fc60 	bl	80001d8 <strlen>
 8000918:	4603      	mov	r3, r0
 800091a:	b2db      	uxtb	r3, r3
 800091c:	70fb      	strb	r3, [r7, #3]
		SPI_SendData(SPI3, &datalen, 1);
 800091e:	1cfb      	adds	r3, r7, #3
 8000920:	2201      	movs	r2, #1
 8000922:	4619      	mov	r1, r3
 8000924:	480d      	ldr	r0, [pc, #52]	@ (800095c <main+0x8c>)
 8000926:	f7ff fef0 	bl	800070a <SPI_SendData>

		//SendData
		SPI_SendData(SPI3, (uint8_t*)user_data, strlen(user_data));
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	4618      	mov	r0, r3
 800092e:	f7ff fc53 	bl	80001d8 <strlen>
 8000932:	4602      	mov	r2, r0
 8000934:	1d3b      	adds	r3, r7, #4
 8000936:	4619      	mov	r1, r3
 8000938:	4808      	ldr	r0, [pc, #32]	@ (800095c <main+0x8c>)
 800093a:	f7ff fee6 	bl	800070a <SPI_SendData>

		//SPI its not BSY
		while( SPI_GetFlagStatus(SPI3, SPI_BUSY_FLAG));
 800093e:	bf00      	nop
 8000940:	2180      	movs	r1, #128	@ 0x80
 8000942:	4806      	ldr	r0, [pc, #24]	@ (800095c <main+0x8c>)
 8000944:	f7ff fece 	bl	80006e4 <SPI_GetFlagStatus>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d1f8      	bne.n	8000940 <main+0x70>

		//Disable the SPI3 Peripheral
		SPI_PeripheralControl(SPI3, DISABLE);
 800094e:	2100      	movs	r1, #0
 8000950:	4802      	ldr	r0, [pc, #8]	@ (800095c <main+0x8c>)
 8000952:	f7ff ff0e 	bl	8000772 <SPI_PeripheralControl>
	while(1){
 8000956:	e7cd      	b.n	80008f4 <main+0x24>
 8000958:	08000a18 	.word	0x08000a18
 800095c:	40003c00 	.word	0x40003c00
 8000960:	40020000 	.word	0x40020000

08000964 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000964:	480d      	ldr	r0, [pc, #52]	@ (800099c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000966:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000968:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800096c:	480c      	ldr	r0, [pc, #48]	@ (80009a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800096e:	490d      	ldr	r1, [pc, #52]	@ (80009a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000970:	4a0d      	ldr	r2, [pc, #52]	@ (80009a8 <LoopForever+0xe>)
  movs r3, #0
 8000972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000974:	e002      	b.n	800097c <LoopCopyDataInit>

08000976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800097a:	3304      	adds	r3, #4

0800097c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800097c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800097e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000980:	d3f9      	bcc.n	8000976 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000982:	4a0a      	ldr	r2, [pc, #40]	@ (80009ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000984:	4c0a      	ldr	r4, [pc, #40]	@ (80009b0 <LoopForever+0x16>)
  movs r3, #0
 8000986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000988:	e001      	b.n	800098e <LoopFillZerobss>

0800098a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800098a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800098c:	3204      	adds	r2, #4

0800098e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800098e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000990:	d3fb      	bcc.n	800098a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000992:	f000 f811 	bl	80009b8 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000996:	f7ff ff9b 	bl	80008d0 <main>

0800099a <LoopForever>:

LoopForever:
  b LoopForever
 800099a:	e7fe      	b.n	800099a <LoopForever>
  ldr   r0, =_estack
 800099c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009a4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80009a8:	08000a34 	.word	0x08000a34
  ldr r2, =_sbss
 80009ac:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80009b0:	2000001c 	.word	0x2000001c

080009b4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009b4:	e7fe      	b.n	80009b4 <ADC_IRQHandler>
	...

080009b8 <__libc_init_array>:
 80009b8:	b570      	push	{r4, r5, r6, lr}
 80009ba:	4d0d      	ldr	r5, [pc, #52]	@ (80009f0 <__libc_init_array+0x38>)
 80009bc:	4c0d      	ldr	r4, [pc, #52]	@ (80009f4 <__libc_init_array+0x3c>)
 80009be:	1b64      	subs	r4, r4, r5
 80009c0:	10a4      	asrs	r4, r4, #2
 80009c2:	2600      	movs	r6, #0
 80009c4:	42a6      	cmp	r6, r4
 80009c6:	d109      	bne.n	80009dc <__libc_init_array+0x24>
 80009c8:	4d0b      	ldr	r5, [pc, #44]	@ (80009f8 <__libc_init_array+0x40>)
 80009ca:	4c0c      	ldr	r4, [pc, #48]	@ (80009fc <__libc_init_array+0x44>)
 80009cc:	f000 f818 	bl	8000a00 <_init>
 80009d0:	1b64      	subs	r4, r4, r5
 80009d2:	10a4      	asrs	r4, r4, #2
 80009d4:	2600      	movs	r6, #0
 80009d6:	42a6      	cmp	r6, r4
 80009d8:	d105      	bne.n	80009e6 <__libc_init_array+0x2e>
 80009da:	bd70      	pop	{r4, r5, r6, pc}
 80009dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80009e0:	4798      	blx	r3
 80009e2:	3601      	adds	r6, #1
 80009e4:	e7ee      	b.n	80009c4 <__libc_init_array+0xc>
 80009e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80009ea:	4798      	blx	r3
 80009ec:	3601      	adds	r6, #1
 80009ee:	e7f2      	b.n	80009d6 <__libc_init_array+0x1e>
 80009f0:	08000a2c 	.word	0x08000a2c
 80009f4:	08000a2c 	.word	0x08000a2c
 80009f8:	08000a2c 	.word	0x08000a2c
 80009fc:	08000a30 	.word	0x08000a30

08000a00 <_init>:
 8000a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a02:	bf00      	nop
 8000a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a06:	bc08      	pop	{r3}
 8000a08:	469e      	mov	lr, r3
 8000a0a:	4770      	bx	lr

08000a0c <_fini>:
 8000a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a0e:	bf00      	nop
 8000a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a12:	bc08      	pop	{r3}
 8000a14:	469e      	mov	lr, r3
 8000a16:	4770      	bx	lr
