// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "11/24/2024 00:06:08"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FINAL_PROJECT (
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	KEY,
	LEDR,
	SW,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
input 	[3:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;
output 	VGA_BLANK_N;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[7]~input_o ;
wire \SW[0]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \g1|Mux0~0_combout ;
wire \g1|Mux1~0_combout ;
wire \g1|Mux2~0_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[0]~input_o ;
wire \my_frame_driver|the_vga|Add0~21_sumout ;
wire \my_frame_driver|the_vga|Add1~29_sumout ;
wire \my_frame_driver|the_vga|Add1~14 ;
wire \my_frame_driver|the_vga|Add1~17_sumout ;
wire \my_frame_driver|the_vga|xPixel[6]~feeder_combout ;
wire \my_frame_driver|the_vga|vga_clk~0_combout ;
wire \my_frame_driver|the_vga|vga_clk~q ;
wire \my_frame_driver|the_vga|Add1~18 ;
wire \my_frame_driver|the_vga|Add1~9_sumout ;
wire \my_frame_driver|the_vga|xPixel[7]~feeder_combout ;
wire \my_frame_driver|the_vga|Add1~10 ;
wire \my_frame_driver|the_vga|Add1~5_sumout ;
wire \my_frame_driver|the_vga|Add1~6 ;
wire \my_frame_driver|the_vga|Add1~1_sumout ;
wire \my_frame_driver|the_vga|Equal0~1_combout ;
wire \my_frame_driver|the_vga|Equal0~0_combout ;
wire \my_frame_driver|the_vga|Equal0~2_combout ;
wire \my_frame_driver|the_vga|Add1~30 ;
wire \my_frame_driver|the_vga|Add1~37_sumout ;
wire \my_frame_driver|the_vga|Add1~38 ;
wire \my_frame_driver|the_vga|Add1~33_sumout ;
wire \my_frame_driver|the_vga|Add1~34 ;
wire \my_frame_driver|the_vga|Add1~25_sumout ;
wire \my_frame_driver|the_vga|Add1~26 ;
wire \my_frame_driver|the_vga|Add1~21_sumout ;
wire \my_frame_driver|the_vga|Add1~22 ;
wire \my_frame_driver|the_vga|Add1~13_sumout ;
wire \my_frame_driver|the_vga|yPixel[0]~0_combout ;
wire \my_frame_driver|the_vga|Add0~22 ;
wire \my_frame_driver|the_vga|Add0~25_sumout ;
wire \my_frame_driver|the_vga|Add0~26 ;
wire \my_frame_driver|the_vga|Add0~29_sumout ;
wire \my_frame_driver|the_vga|Add0~30 ;
wire \my_frame_driver|the_vga|Add0~37_sumout ;
wire \my_frame_driver|the_vga|Add0~38 ;
wire \my_frame_driver|the_vga|Add0~33_sumout ;
wire \my_frame_driver|the_vga|Equal1~1_combout ;
wire \my_frame_driver|the_vga|Add0~34 ;
wire \my_frame_driver|the_vga|Add0~17_sumout ;
wire \my_frame_driver|the_vga|Add0~18 ;
wire \my_frame_driver|the_vga|Add0~13_sumout ;
wire \my_frame_driver|the_vga|Add0~14 ;
wire \my_frame_driver|the_vga|Add0~10 ;
wire \my_frame_driver|the_vga|Add0~5_sumout ;
wire \my_frame_driver|the_vga|Add0~6 ;
wire \my_frame_driver|the_vga|Add0~1_sumout ;
wire \my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ;
wire \my_frame_driver|the_vga|Equal1~0_combout ;
wire \my_frame_driver|the_vga|Equal1~2_combout ;
wire \my_frame_driver|the_vga|Add0~9_sumout ;
wire \my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ;
wire \my_frame_driver|the_vga|LessThan5~0_combout ;
wire \my_frame_driver|the_vga|VGA_BLANK_N~0_combout ;
wire \my_frame_driver|the_vga|yPixel[6]~DUPLICATE_q ;
wire \my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q ;
wire \my_frame_driver|Add3~1_combout ;
wire \my_frame_driver|Add3~0_combout ;
wire \my_frame_driver|the_vga|LessThan5~1_combout ;
wire \my_frame_driver|Add4~10 ;
wire \my_frame_driver|Add4~11 ;
wire \my_frame_driver|Add4~14 ;
wire \my_frame_driver|Add4~15 ;
wire \my_frame_driver|Add4~18 ;
wire \my_frame_driver|Add4~19 ;
wire \my_frame_driver|Add4~22 ;
wire \my_frame_driver|Add4~23 ;
wire \my_frame_driver|Add4~26 ;
wire \my_frame_driver|Add4~27 ;
wire \my_frame_driver|Add4~30 ;
wire \my_frame_driver|Add4~31 ;
wire \my_frame_driver|Add4~34 ;
wire \my_frame_driver|Add4~35 ;
wire \my_frame_driver|Add4~38 ;
wire \my_frame_driver|Add4~39 ;
wire \my_frame_driver|Add4~42 ;
wire \my_frame_driver|Add4~43 ;
wire \my_frame_driver|Add4~46 ;
wire \my_frame_driver|Add4~47 ;
wire \my_frame_driver|Add4~5_sumout ;
wire \my_frame_driver|write_buf_mem_address[13]~feeder_combout ;
wire \~GND~combout ;
wire \my_frame_driver|the_vga|LessThan6~0_combout ;
wire \my_frame_driver|the_vga|LessThan6~1_combout ;
wire \my_frame_driver|S.W2M_DONE~q ;
wire \b1|S.START~feeder_combout ;
wire \b1|S.START~DUPLICATE_q ;
wire \my_frame_driver|Selector0~0_combout ;
wire \my_frame_driver|S.W2M_DONE~DUPLICATE_q ;
wire \my_frame_driver|Selector1~0_combout ;
wire \my_frame_driver|S.RFM_INIT_START~q ;
wire \my_frame_driver|Selector2~0_combout ;
wire \my_frame_driver|S.RFM_INIT_WAIT~q ;
wire \my_frame_driver|Selector3~0_combout ;
wire \my_frame_driver|S.RFM_DRAWING~q ;
wire \b1|S.START~q ;
wire \my_frame_driver|Selector5~0_combout ;
wire \my_frame_driver|Selector46~0_combout ;
wire \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ;
wire \my_frame_driver|the_vga|LessThan6~2_combout ;
wire \my_frame_driver|LessThan1~0_combout ;
wire \my_frame_driver|read_buf_mem_address[14]~0_combout ;
wire \my_frame_driver|frame_buf_mem_address0[13]~1_combout ;
wire \my_frame_driver|Add4~6 ;
wire \my_frame_driver|Add4~7 ;
wire \my_frame_driver|Add4~1_sumout ;
wire \my_frame_driver|write_buf_mem_address[14]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[14]~0_combout ;
wire \my_frame_driver|VGA_G[3]~0_combout ;
wire \my_frame_driver|always1~3_combout ;
wire \my_frame_driver|write_buf_mem_wren~feeder_combout ;
wire \my_frame_driver|Selector44~0_combout ;
wire \my_frame_driver|write_buf_mem_wren~q ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ;
wire \my_frame_driver|the_vga|xPixel[9]~DUPLICATE_q ;
wire \my_frame_driver|the_vga|yPixel[5]~DUPLICATE_q ;
wire \my_frame_driver|Add1~10 ;
wire \my_frame_driver|Add1~11 ;
wire \my_frame_driver|Add1~14 ;
wire \my_frame_driver|Add1~15 ;
wire \my_frame_driver|Add1~18 ;
wire \my_frame_driver|Add1~19 ;
wire \my_frame_driver|Add1~22 ;
wire \my_frame_driver|Add1~23 ;
wire \my_frame_driver|Add1~26 ;
wire \my_frame_driver|Add1~27 ;
wire \my_frame_driver|Add1~30 ;
wire \my_frame_driver|Add1~31 ;
wire \my_frame_driver|Add1~34 ;
wire \my_frame_driver|Add1~35 ;
wire \my_frame_driver|Add1~38 ;
wire \my_frame_driver|Add1~39 ;
wire \my_frame_driver|Add1~42 ;
wire \my_frame_driver|Add1~43 ;
wire \my_frame_driver|Add1~46 ;
wire \my_frame_driver|Add1~47 ;
wire \my_frame_driver|Add1~1_sumout ;
wire \my_frame_driver|Add1~2 ;
wire \my_frame_driver|Add1~3 ;
wire \my_frame_driver|Add1~5_sumout ;
wire \my_frame_driver|Add1~9_sumout ;
wire \my_frame_driver|Add1~13_sumout ;
wire \my_frame_driver|Add1~17_sumout ;
wire \my_frame_driver|Add1~21_sumout ;
wire \my_frame_driver|Add1~25_sumout ;
wire \my_frame_driver|Add1~29_sumout ;
wire \my_frame_driver|Add1~33_sumout ;
wire \my_frame_driver|Add1~37_sumout ;
wire \my_frame_driver|Add1~41_sumout ;
wire \my_frame_driver|Add1~45_sumout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[0]~0_combout ;
wire \my_frame_driver|write_buf_mem_address[0]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[0]~2_combout ;
wire \my_frame_driver|write_buf_mem_address[1]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[1]~3_combout ;
wire \my_frame_driver|write_buf_mem_address[2]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[2]~4_combout ;
wire \my_frame_driver|Add4~9_sumout ;
wire \my_frame_driver|write_buf_mem_address[3]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[3]~5_combout ;
wire \my_frame_driver|Add4~13_sumout ;
wire \my_frame_driver|write_buf_mem_address[4]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[4]~6_combout ;
wire \my_frame_driver|Add4~17_sumout ;
wire \my_frame_driver|write_buf_mem_address[5]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[5]~7_combout ;
wire \my_frame_driver|Add4~21_sumout ;
wire \my_frame_driver|write_buf_mem_address[6]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[6]~8_combout ;
wire \my_frame_driver|Add4~25_sumout ;
wire \my_frame_driver|write_buf_mem_address[7]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[7]~9_combout ;
wire \my_frame_driver|Add4~29_sumout ;
wire \my_frame_driver|write_buf_mem_address[8]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[8]~10_combout ;
wire \my_frame_driver|Add4~33_sumout ;
wire \my_frame_driver|write_buf_mem_address[9]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[9]~11_combout ;
wire \my_frame_driver|Add4~37_sumout ;
wire \my_frame_driver|write_buf_mem_address[10]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[10]~12_combout ;
wire \my_frame_driver|Add4~41_sumout ;
wire \my_frame_driver|write_buf_mem_address[11]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[11]~13_combout ;
wire \my_frame_driver|Add4~45_sumout ;
wire \my_frame_driver|write_buf_mem_address[12]~feeder_combout ;
wire \my_frame_driver|frame_buf_mem_address0[12]~14_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \my_frame_driver|VGA_B[0]~1_combout ;
wire \my_frame_driver|write_buf_mem_wren~DUPLICATE_q ;
wire \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~q ;
wire \my_frame_driver|Selector47~0_combout ;
wire \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ;
wire \my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ;
wire \my_frame_driver|frame_buf_mem_data1[0]~0_combout ;
wire \my_frame_driver|frame_buf_mem_address1[0]~0_combout ;
wire \my_frame_driver|write_buf_mem_address[1]~DUPLICATE_q ;
wire \my_frame_driver|frame_buf_mem_address1[1]~1_combout ;
wire \my_frame_driver|write_buf_mem_address[2]~DUPLICATE_q ;
wire \my_frame_driver|frame_buf_mem_address1[2]~2_combout ;
wire \my_frame_driver|frame_buf_mem_address1[3]~3_combout ;
wire \my_frame_driver|frame_buf_mem_address1[4]~4_combout ;
wire \my_frame_driver|frame_buf_mem_address1[5]~5_combout ;
wire \my_frame_driver|frame_buf_mem_address1[6]~6_combout ;
wire \my_frame_driver|frame_buf_mem_address1[7]~7_combout ;
wire \my_frame_driver|frame_buf_mem_address1[8]~8_combout ;
wire \my_frame_driver|frame_buf_mem_address1[9]~9_combout ;
wire \my_frame_driver|frame_buf_mem_address1[10]~10_combout ;
wire \my_frame_driver|frame_buf_mem_address1[11]~11_combout ;
wire \my_frame_driver|frame_buf_mem_address1[12]~12_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \my_frame_driver|frame_buf_mem_address1[14]~14_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \my_frame_driver|frame_buf_mem_address1[13]~13_combout ;
wire \my_frame_driver|VGA_B[0]~0_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \my_frame_driver|VGA_B[0]~2_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data1[1]~1_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \my_frame_driver|VGA_B[1]~3_combout ;
wire \my_frame_driver|frame_buf_mem_data0[1]~1_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \my_frame_driver|VGA_B[1]~4_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \my_frame_driver|VGA_B[1]~5_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data1[2]~2_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \my_frame_driver|VGA_B[2]~6_combout ;
wire \my_frame_driver|frame_buf_mem_data0[2]~2_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \my_frame_driver|VGA_B[2]~7_combout ;
wire \my_frame_driver|VGA_B[2]~8_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data1[3]~3_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \my_frame_driver|VGA_B[3]~9_combout ;
wire \my_frame_driver|frame_buf_mem_data0[3]~3_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \my_frame_driver|VGA_B[3]~10_combout ;
wire \my_frame_driver|VGA_B[3]~11_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data1[4]~4_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \my_frame_driver|VGA_B[4]~12_combout ;
wire \my_frame_driver|frame_buf_mem_data0[4]~4_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \my_frame_driver|VGA_B[4]~13_combout ;
wire \my_frame_driver|VGA_B[4]~14_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[5]~5_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \my_frame_driver|VGA_B[5]~16_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \my_frame_driver|frame_buf_mem_data1[5]~5_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \my_frame_driver|VGA_B[5]~15_combout ;
wire \my_frame_driver|VGA_B[5]~17_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[6]~6_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \my_frame_driver|VGA_B[6]~19_combout ;
wire \my_frame_driver|frame_buf_mem_data1[6]~6_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \my_frame_driver|VGA_B[6]~18_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \my_frame_driver|VGA_B[6]~20_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data1[7]~7_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \my_frame_driver|VGA_B[7]~21_combout ;
wire \my_frame_driver|frame_buf_mem_data0[7]~7_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \my_frame_driver|VGA_B[7]~22_combout ;
wire \my_frame_driver|VGA_B[7]~23_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[8]~8_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \my_frame_driver|VGA_G[0]~2_combout ;
wire \my_frame_driver|frame_buf_mem_data1[8]~8_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \my_frame_driver|VGA_G[0]~1_combout ;
wire \my_frame_driver|VGA_G[0]~3_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[9]~9_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \my_frame_driver|VGA_G[1]~5_combout ;
wire \my_frame_driver|frame_buf_mem_data1[9]~9_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \my_frame_driver|VGA_G[1]~4_combout ;
wire \my_frame_driver|VGA_G[1]~6_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[10]~10_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \my_frame_driver|VGA_G[2]~8_combout ;
wire \my_frame_driver|frame_buf_mem_data1[10]~10_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \my_frame_driver|VGA_G[2]~7_combout ;
wire \my_frame_driver|VGA_G[2]~9_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[11]~11_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \my_frame_driver|VGA_G[3]~11_combout ;
wire \my_frame_driver|frame_buf_mem_data1[11]~11_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \my_frame_driver|VGA_G[3]~10_combout ;
wire \my_frame_driver|VGA_G[3]~12_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[12]~12_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \my_frame_driver|VGA_G[4]~14_combout ;
wire \my_frame_driver|frame_buf_mem_data1[12]~12_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \my_frame_driver|VGA_G[4]~13_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \my_frame_driver|VGA_G[4]~15_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data1[13]~13_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \my_frame_driver|VGA_G[5]~16_combout ;
wire \my_frame_driver|frame_buf_mem_data0[13]~13_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \my_frame_driver|VGA_G[5]~17_combout ;
wire \my_frame_driver|VGA_G[5]~18_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[14]~14_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \my_frame_driver|VGA_G[6]~20_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \my_frame_driver|frame_buf_mem_data1[14]~14_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \my_frame_driver|VGA_G[6]~19_combout ;
wire \my_frame_driver|VGA_G[6]~21_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[15]~15_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \my_frame_driver|frame_buf_mem_data1[15]~15_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \my_frame_driver|VGA_G[7]~22_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \my_frame_driver|VGA_G[7]~23_combout ;
wire \my_frame_driver|VGA_G[7]~24_combout ;
wire \my_frame_driver|the_vga|hsync~0_combout ;
wire \my_frame_driver|the_vga|hsync~1_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[16]~16_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \my_frame_driver|VGA_R[0]~1_combout ;
wire \my_frame_driver|frame_buf_mem_data1[16]~16_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \my_frame_driver|VGA_R[0]~0_combout ;
wire \my_frame_driver|VGA_R[0]~2_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[17]~17_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \my_frame_driver|VGA_R[1]~4_combout ;
wire \my_frame_driver|frame_buf_mem_data1[17]~17_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \my_frame_driver|VGA_R[1]~3_combout ;
wire \my_frame_driver|VGA_R[1]~5_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[18]~18_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \my_frame_driver|VGA_R[2]~7_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \my_frame_driver|frame_buf_mem_data1[18]~18_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \my_frame_driver|VGA_R[2]~6_combout ;
wire \my_frame_driver|VGA_R[2]~8_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[19]~19_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \my_frame_driver|VGA_R[3]~10_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \my_frame_driver|frame_buf_mem_data1[19]~19_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \my_frame_driver|VGA_R[3]~9_combout ;
wire \my_frame_driver|VGA_R[3]~11_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[20]~20_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \my_frame_driver|frame_buf_mem_data1[20]~20_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \my_frame_driver|VGA_R[4]~12_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \my_frame_driver|VGA_R[4]~13_combout ;
wire \my_frame_driver|VGA_R[4]~14_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data0[21]~21_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \my_frame_driver|VGA_R[5]~16_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \my_frame_driver|frame_buf_mem_data1[21]~21_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \my_frame_driver|VGA_R[5]~15_combout ;
wire \my_frame_driver|VGA_R[5]~17_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data1[22]~22_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \my_frame_driver|VGA_R[6]~18_combout ;
wire \my_frame_driver|frame_buf_mem_data0[22]~22_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \my_frame_driver|VGA_R[6]~19_combout ;
wire \my_frame_driver|VGA_R[6]~20_combout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout ;
wire \my_frame_driver|frame_buf_mem_data1[23]~23_combout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \my_frame_driver|VGA_R[7]~21_combout ;
wire \my_frame_driver|frame_buf_mem_data0[23]~23_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \my_frame_driver|VGA_R[7]~22_combout ;
wire \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \my_frame_driver|VGA_R[7]~23_combout ;
wire \my_frame_driver|the_vga|vsync~0_combout ;
wire \my_frame_driver|the_vga|vsync~1_combout ;
wire [23:0] \my_frame_driver|write_buf_mem_data ;
wire [9:0] \my_frame_driver|the_vga|yPixel ;
wire [15:0] \my_frame_driver|write_buf_mem_address ;
wire [9:0] \my_frame_driver|the_vga|xPixel ;
wire [1:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a ;
wire [1:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w ;
wire [15:0] \my_frame_driver|read_buf_mem_address ;
wire [2:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w ;
wire [1:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a ;
wire [2:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w ;

wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\g1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\g1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\g1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\g1|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\g1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\g1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\g1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\g1|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\g1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\g1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\g1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\g1|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(!\my_frame_driver|the_vga|VGA_BLANK_N~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\my_frame_driver|VGA_B[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\my_frame_driver|VGA_B[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\my_frame_driver|VGA_B[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\my_frame_driver|VGA_B[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\my_frame_driver|VGA_B[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\my_frame_driver|VGA_B[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\my_frame_driver|VGA_B[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\my_frame_driver|VGA_B[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\my_frame_driver|the_vga|vga_clk~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\my_frame_driver|VGA_G[0]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\my_frame_driver|VGA_G[1]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\my_frame_driver|VGA_G[2]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\my_frame_driver|VGA_G[3]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\my_frame_driver|VGA_G[4]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\my_frame_driver|VGA_G[5]~18_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\my_frame_driver|VGA_G[6]~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\my_frame_driver|VGA_G[7]~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\my_frame_driver|the_vga|hsync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\my_frame_driver|VGA_R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\my_frame_driver|VGA_R[1]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\my_frame_driver|VGA_R[2]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\my_frame_driver|VGA_R[3]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\my_frame_driver|VGA_R[4]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\my_frame_driver|VGA_R[5]~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\my_frame_driver|VGA_R[6]~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\my_frame_driver|VGA_R[7]~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\my_frame_driver|the_vga|vsync~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \g1|Mux0~0 (
// Equation(s):
// \g1|Mux0~0_combout  = ( !\SW[2]~input_o  & ( \SW[1]~input_o  & ( !\SW[7]~input_o  $ (!\SW[0]~input_o ) ) ) ) # ( \SW[2]~input_o  & ( !\SW[1]~input_o  & ( (\SW[7]~input_o  & !\SW[0]~input_o ) ) ) ) # ( !\SW[2]~input_o  & ( !\SW[1]~input_o  & ( 
// !\SW[7]~input_o  $ (!\SW[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g1|Mux0~0 .extended_lut = "off";
defparam \g1|Mux0~0 .lut_mask = 64'h3C3C30303C3C0000;
defparam \g1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N9
cyclonev_lcell_comb \g1|Mux1~0 (
// Equation(s):
// \g1|Mux1~0_combout  = ( \SW[2]~input_o  & ( \SW[1]~input_o  & ( !\SW[0]~input_o  $ (!\SW[7]~input_o ) ) ) ) # ( !\SW[2]~input_o  & ( \SW[1]~input_o  & ( (\SW[0]~input_o  & !\SW[7]~input_o ) ) ) ) # ( \SW[2]~input_o  & ( !\SW[1]~input_o  & ( 
// !\SW[0]~input_o  $ (!\SW[7]~input_o ) ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[7]~input_o ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g1|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g1|Mux1~0 .extended_lut = "off";
defparam \g1|Mux1~0 .lut_mask = 64'h00005A5A50505A5A;
defparam \g1|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \g1|Mux2~0 (
// Equation(s):
// \g1|Mux2~0_combout  = ( !\SW[2]~input_o  & ( \SW[1]~input_o  & ( (!\SW[7]~input_o  & \SW[0]~input_o ) ) ) ) # ( \SW[2]~input_o  & ( !\SW[1]~input_o  & ( (\SW[7]~input_o  & !\SW[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[0]~input_o ),
	.datad(gnd),
	.datae(!\SW[2]~input_o ),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\g1|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \g1|Mux2~0 .extended_lut = "off";
defparam \g1|Mux2~0 .lut_mask = 64'h000030300C0C0000;
defparam \g1|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N0
cyclonev_lcell_comb \my_frame_driver|the_vga|Add0~21 (
// Equation(s):
// \my_frame_driver|the_vga|Add0~21_sumout  = SUM(( \my_frame_driver|the_vga|yPixel [0] ) + ( VCC ) + ( !VCC ))
// \my_frame_driver|the_vga|Add0~22  = CARRY(( \my_frame_driver|the_vga|yPixel [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add0~21_sumout ),
	.cout(\my_frame_driver|the_vga|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add0~21 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \my_frame_driver|the_vga|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N0
cyclonev_lcell_comb \my_frame_driver|the_vga|Add1~29 (
// Equation(s):
// \my_frame_driver|the_vga|Add1~29_sumout  = SUM(( \my_frame_driver|the_vga|xPixel [0] ) + ( VCC ) + ( !VCC ))
// \my_frame_driver|the_vga|Add1~30  = CARRY(( \my_frame_driver|the_vga|xPixel [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|xPixel [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add1~29_sumout ),
	.cout(\my_frame_driver|the_vga|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add1~29 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add1~29 .lut_mask = 64'h00000000000000FF;
defparam \my_frame_driver|the_vga|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N15
cyclonev_lcell_comb \my_frame_driver|the_vga|Add1~13 (
// Equation(s):
// \my_frame_driver|the_vga|Add1~13_sumout  = SUM(( \my_frame_driver|the_vga|xPixel [5] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~22  ))
// \my_frame_driver|the_vga|Add1~14  = CARRY(( \my_frame_driver|the_vga|xPixel [5] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add1~13_sumout ),
	.cout(\my_frame_driver|the_vga|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add1~13 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_frame_driver|the_vga|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N18
cyclonev_lcell_comb \my_frame_driver|the_vga|Add1~17 (
// Equation(s):
// \my_frame_driver|the_vga|Add1~17_sumout  = SUM(( \my_frame_driver|the_vga|xPixel [6] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~14  ))
// \my_frame_driver|the_vga|Add1~18  = CARRY(( \my_frame_driver|the_vga|xPixel [6] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|xPixel [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add1~17_sumout ),
	.cout(\my_frame_driver|the_vga|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add1~17 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N36
cyclonev_lcell_comb \my_frame_driver|the_vga|xPixel[6]~feeder (
// Equation(s):
// \my_frame_driver|the_vga|xPixel[6]~feeder_combout  = ( \my_frame_driver|the_vga|Add1~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|xPixel[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[6]~feeder .extended_lut = "off";
defparam \my_frame_driver|the_vga|xPixel[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|the_vga|xPixel[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N15
cyclonev_lcell_comb \my_frame_driver|the_vga|vga_clk~0 (
// Equation(s):
// \my_frame_driver|the_vga|vga_clk~0_combout  = ( !\my_frame_driver|the_vga|vga_clk~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|the_vga|vga_clk~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|vga_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|vga_clk~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga|vga_clk~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \my_frame_driver|the_vga|vga_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N17
dffeas \my_frame_driver|the_vga|vga_clk (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|vga_clk~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|vga_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|vga_clk .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|vga_clk .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N38
dffeas \my_frame_driver|the_vga|xPixel[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|xPixel[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(gnd),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[6] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N21
cyclonev_lcell_comb \my_frame_driver|the_vga|Add1~9 (
// Equation(s):
// \my_frame_driver|the_vga|Add1~9_sumout  = SUM(( \my_frame_driver|the_vga|xPixel [7] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~18  ))
// \my_frame_driver|the_vga|Add1~10  = CARRY(( \my_frame_driver|the_vga|xPixel [7] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add1~9_sumout ),
	.cout(\my_frame_driver|the_vga|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add1~9 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_frame_driver|the_vga|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N39
cyclonev_lcell_comb \my_frame_driver|the_vga|xPixel[7]~feeder (
// Equation(s):
// \my_frame_driver|the_vga|xPixel[7]~feeder_combout  = ( \my_frame_driver|the_vga|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|xPixel[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[7]~feeder .extended_lut = "off";
defparam \my_frame_driver|the_vga|xPixel[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|the_vga|xPixel[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N40
dffeas \my_frame_driver|the_vga|xPixel[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|xPixel[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(gnd),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[7] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N24
cyclonev_lcell_comb \my_frame_driver|the_vga|Add1~5 (
// Equation(s):
// \my_frame_driver|the_vga|Add1~5_sumout  = SUM(( \my_frame_driver|the_vga|xPixel [8] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~10  ))
// \my_frame_driver|the_vga|Add1~6  = CARRY(( \my_frame_driver|the_vga|xPixel [8] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|xPixel [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add1~5_sumout ),
	.cout(\my_frame_driver|the_vga|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add1~5 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N59
dffeas \my_frame_driver|the_vga|xPixel[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|the_vga|Add1~5_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(vcc),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[8] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N27
cyclonev_lcell_comb \my_frame_driver|the_vga|Add1~1 (
// Equation(s):
// \my_frame_driver|the_vga|Add1~1_sumout  = SUM(( \my_frame_driver|the_vga|xPixel [9] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add1~1 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_frame_driver|the_vga|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N52
dffeas \my_frame_driver|the_vga|xPixel[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|the_vga|Add1~1_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(vcc),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[9] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N39
cyclonev_lcell_comb \my_frame_driver|the_vga|Equal0~1 (
// Equation(s):
// \my_frame_driver|the_vga|Equal0~1_combout  = ( \my_frame_driver|the_vga|xPixel [9] & ( (\my_frame_driver|the_vga|xPixel [8] & !\my_frame_driver|the_vga|xPixel [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [8]),
	.datad(!\my_frame_driver|the_vga|xPixel [7]),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|xPixel [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Equal0~1 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Equal0~1 .lut_mask = 64'h000000000F000F00;
defparam \my_frame_driver|the_vga|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N42
cyclonev_lcell_comb \my_frame_driver|the_vga|Equal0~0 (
// Equation(s):
// \my_frame_driver|the_vga|Equal0~0_combout  = ( \my_frame_driver|the_vga|xPixel [0] & ( \my_frame_driver|the_vga|xPixel [2] & ( (\my_frame_driver|the_vga|xPixel [1] & (\my_frame_driver|the_vga|xPixel [4] & \my_frame_driver|the_vga|xPixel [3])) ) ) )

	.dataa(!\my_frame_driver|the_vga|xPixel [1]),
	.datab(!\my_frame_driver|the_vga|xPixel [4]),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|xPixel [3]),
	.datae(!\my_frame_driver|the_vga|xPixel [0]),
	.dataf(!\my_frame_driver|the_vga|xPixel [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Equal0~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Equal0~0 .lut_mask = 64'h0000000000000011;
defparam \my_frame_driver|the_vga|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N57
cyclonev_lcell_comb \my_frame_driver|the_vga|Equal0~2 (
// Equation(s):
// \my_frame_driver|the_vga|Equal0~2_combout  = ( !\my_frame_driver|the_vga|xPixel [5] & ( \my_frame_driver|the_vga|Equal0~0_combout  & ( (\my_frame_driver|the_vga|Equal0~1_combout  & !\my_frame_driver|the_vga|xPixel [6]) ) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|the_vga|Equal0~1_combout ),
	.datac(!\my_frame_driver|the_vga|xPixel [6]),
	.datad(gnd),
	.datae(!\my_frame_driver|the_vga|xPixel [5]),
	.dataf(!\my_frame_driver|the_vga|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Equal0~2 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Equal0~2 .lut_mask = 64'h0000000030300000;
defparam \my_frame_driver|the_vga|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y22_N2
dffeas \my_frame_driver|the_vga|xPixel[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(gnd),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[0] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N3
cyclonev_lcell_comb \my_frame_driver|the_vga|Add1~37 (
// Equation(s):
// \my_frame_driver|the_vga|Add1~37_sumout  = SUM(( \my_frame_driver|the_vga|xPixel [1] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~30  ))
// \my_frame_driver|the_vga|Add1~38  = CARRY(( \my_frame_driver|the_vga|xPixel [1] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|xPixel [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add1~37_sumout ),
	.cout(\my_frame_driver|the_vga|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add1~37 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y22_N5
dffeas \my_frame_driver|the_vga|xPixel[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(gnd),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[1] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N6
cyclonev_lcell_comb \my_frame_driver|the_vga|Add1~33 (
// Equation(s):
// \my_frame_driver|the_vga|Add1~33_sumout  = SUM(( \my_frame_driver|the_vga|xPixel [2] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~38  ))
// \my_frame_driver|the_vga|Add1~34  = CARRY(( \my_frame_driver|the_vga|xPixel [2] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add1~33_sumout ),
	.cout(\my_frame_driver|the_vga|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add1~33 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_frame_driver|the_vga|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N47
dffeas \my_frame_driver|the_vga|xPixel[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|the_vga|Add1~33_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(vcc),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[2] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N9
cyclonev_lcell_comb \my_frame_driver|the_vga|Add1~25 (
// Equation(s):
// \my_frame_driver|the_vga|Add1~25_sumout  = SUM(( \my_frame_driver|the_vga|xPixel [3] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~34  ))
// \my_frame_driver|the_vga|Add1~26  = CARRY(( \my_frame_driver|the_vga|xPixel [3] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add1~25_sumout ),
	.cout(\my_frame_driver|the_vga|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add1~25 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \my_frame_driver|the_vga|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N56
dffeas \my_frame_driver|the_vga|xPixel[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|the_vga|Add1~25_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(vcc),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[3] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N12
cyclonev_lcell_comb \my_frame_driver|the_vga|Add1~21 (
// Equation(s):
// \my_frame_driver|the_vga|Add1~21_sumout  = SUM(( \my_frame_driver|the_vga|xPixel [4] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~26  ))
// \my_frame_driver|the_vga|Add1~22  = CARRY(( \my_frame_driver|the_vga|xPixel [4] ) + ( GND ) + ( \my_frame_driver|the_vga|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|xPixel [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add1~21_sumout ),
	.cout(\my_frame_driver|the_vga|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add1~21 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N50
dffeas \my_frame_driver|the_vga|xPixel[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|the_vga|Add1~21_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(vcc),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[4] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y22_N44
dffeas \my_frame_driver|the_vga|xPixel[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|the_vga|Add1~13_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(vcc),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[5] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N36
cyclonev_lcell_comb \my_frame_driver|the_vga|yPixel[0]~0 (
// Equation(s):
// \my_frame_driver|the_vga|yPixel[0]~0_combout  = ( \my_frame_driver|the_vga|Equal0~0_combout  & ( (!\my_frame_driver|the_vga|xPixel [5] & (\my_frame_driver|the_vga|Equal0~1_combout  & (!\my_frame_driver|the_vga|vga_clk~q  & !\my_frame_driver|the_vga|xPixel 
// [6]))) ) )

	.dataa(!\my_frame_driver|the_vga|xPixel [5]),
	.datab(!\my_frame_driver|the_vga|Equal0~1_combout ),
	.datac(!\my_frame_driver|the_vga|vga_clk~q ),
	.datad(!\my_frame_driver|the_vga|xPixel [6]),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[0]~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga|yPixel[0]~0 .lut_mask = 64'h0000000020002000;
defparam \my_frame_driver|the_vga|yPixel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N2
dffeas \my_frame_driver|the_vga|yPixel[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[0] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N3
cyclonev_lcell_comb \my_frame_driver|the_vga|Add0~25 (
// Equation(s):
// \my_frame_driver|the_vga|Add0~25_sumout  = SUM(( \my_frame_driver|the_vga|yPixel [1] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~22  ))
// \my_frame_driver|the_vga|Add0~26  = CARRY(( \my_frame_driver|the_vga|yPixel [1] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add0~25_sumout ),
	.cout(\my_frame_driver|the_vga|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add0~25 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N5
dffeas \my_frame_driver|the_vga|yPixel[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[1] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N6
cyclonev_lcell_comb \my_frame_driver|the_vga|Add0~29 (
// Equation(s):
// \my_frame_driver|the_vga|Add0~29_sumout  = SUM(( \my_frame_driver|the_vga|yPixel [2] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~26  ))
// \my_frame_driver|the_vga|Add0~30  = CARRY(( \my_frame_driver|the_vga|yPixel [2] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add0~29_sumout ),
	.cout(\my_frame_driver|the_vga|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add0~29 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N8
dffeas \my_frame_driver|the_vga|yPixel[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[2] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N9
cyclonev_lcell_comb \my_frame_driver|the_vga|Add0~37 (
// Equation(s):
// \my_frame_driver|the_vga|Add0~37_sumout  = SUM(( \my_frame_driver|the_vga|yPixel [3] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~30  ))
// \my_frame_driver|the_vga|Add0~38  = CARRY(( \my_frame_driver|the_vga|yPixel [3] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add0~37_sumout ),
	.cout(\my_frame_driver|the_vga|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add0~37 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N11
dffeas \my_frame_driver|the_vga|yPixel[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[3] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N12
cyclonev_lcell_comb \my_frame_driver|the_vga|Add0~33 (
// Equation(s):
// \my_frame_driver|the_vga|Add0~33_sumout  = SUM(( \my_frame_driver|the_vga|yPixel [4] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~38  ))
// \my_frame_driver|the_vga|Add0~34  = CARRY(( \my_frame_driver|the_vga|yPixel [4] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add0~33_sumout ),
	.cout(\my_frame_driver|the_vga|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add0~33 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N14
dffeas \my_frame_driver|the_vga|yPixel[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[4] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N36
cyclonev_lcell_comb \my_frame_driver|the_vga|Equal1~1 (
// Equation(s):
// \my_frame_driver|the_vga|Equal1~1_combout  = ( \my_frame_driver|the_vga|yPixel [3] & ( (!\my_frame_driver|the_vga|yPixel [1] & (!\my_frame_driver|the_vga|yPixel [4] & !\my_frame_driver|the_vga|yPixel [0])) ) )

	.dataa(!\my_frame_driver|the_vga|yPixel [1]),
	.datab(!\my_frame_driver|the_vga|yPixel [4]),
	.datac(!\my_frame_driver|the_vga|yPixel [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Equal1~1 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Equal1~1 .lut_mask = 64'h0000000080808080;
defparam \my_frame_driver|the_vga|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N15
cyclonev_lcell_comb \my_frame_driver|the_vga|Add0~17 (
// Equation(s):
// \my_frame_driver|the_vga|Add0~17_sumout  = SUM(( \my_frame_driver|the_vga|yPixel [5] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~34  ))
// \my_frame_driver|the_vga|Add0~18  = CARRY(( \my_frame_driver|the_vga|yPixel [5] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add0~17_sumout ),
	.cout(\my_frame_driver|the_vga|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add0~17 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N17
dffeas \my_frame_driver|the_vga|yPixel[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[5] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N18
cyclonev_lcell_comb \my_frame_driver|the_vga|Add0~13 (
// Equation(s):
// \my_frame_driver|the_vga|Add0~13_sumout  = SUM(( \my_frame_driver|the_vga|yPixel [6] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~18  ))
// \my_frame_driver|the_vga|Add0~14  = CARRY(( \my_frame_driver|the_vga|yPixel [6] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add0~13_sumout ),
	.cout(\my_frame_driver|the_vga|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add0~13 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N19
dffeas \my_frame_driver|the_vga|yPixel[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[6] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N21
cyclonev_lcell_comb \my_frame_driver|the_vga|Add0~9 (
// Equation(s):
// \my_frame_driver|the_vga|Add0~9_sumout  = SUM(( \my_frame_driver|the_vga|yPixel [7] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~14  ))
// \my_frame_driver|the_vga|Add0~10  = CARRY(( \my_frame_driver|the_vga|yPixel [7] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add0~9_sumout ),
	.cout(\my_frame_driver|the_vga|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add0~9 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N24
cyclonev_lcell_comb \my_frame_driver|the_vga|Add0~5 (
// Equation(s):
// \my_frame_driver|the_vga|Add0~5_sumout  = SUM(( \my_frame_driver|the_vga|yPixel [8] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~10  ))
// \my_frame_driver|the_vga|Add0~6  = CARRY(( \my_frame_driver|the_vga|yPixel [8] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add0~5_sumout ),
	.cout(\my_frame_driver|the_vga|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add0~5 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N25
dffeas \my_frame_driver|the_vga|yPixel[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[8] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N28
dffeas \my_frame_driver|the_vga|yPixel[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[9] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N27
cyclonev_lcell_comb \my_frame_driver|the_vga|Add0~1 (
// Equation(s):
// \my_frame_driver|the_vga|Add0~1_sumout  = SUM(( \my_frame_driver|the_vga|yPixel [9] ) + ( GND ) + ( \my_frame_driver|the_vga|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|the_vga|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|the_vga|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Add0~1 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \my_frame_driver|the_vga|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N29
dffeas \my_frame_driver|the_vga|yPixel[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[9]~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N30
cyclonev_lcell_comb \my_frame_driver|the_vga|Equal1~0 (
// Equation(s):
// \my_frame_driver|the_vga|Equal1~0_combout  = ( \my_frame_driver|the_vga|yPixel [2] & ( (!\my_frame_driver|the_vga|yPixel [8] & (!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q  & \my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|the_vga|yPixel [8]),
	.datac(!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ),
	.datad(!\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Equal1~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Equal1~0 .lut_mask = 64'h0000000000C000C0;
defparam \my_frame_driver|the_vga|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N33
cyclonev_lcell_comb \my_frame_driver|the_vga|Equal1~2 (
// Equation(s):
// \my_frame_driver|the_vga|Equal1~2_combout  = ( \my_frame_driver|the_vga|Equal1~0_combout  & ( (\my_frame_driver|the_vga|Equal1~1_combout  & (!\my_frame_driver|the_vga|yPixel [6] & !\my_frame_driver|the_vga|yPixel [5])) ) )

	.dataa(!\my_frame_driver|the_vga|Equal1~1_combout ),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|yPixel [6]),
	.datad(!\my_frame_driver|the_vga|yPixel [5]),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|Equal1~2 .extended_lut = "off";
defparam \my_frame_driver|the_vga|Equal1~2 .lut_mask = 64'h0000000050005000;
defparam \my_frame_driver|the_vga|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N22
dffeas \my_frame_driver|the_vga|yPixel[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[7] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N23
dffeas \my_frame_driver|the_vga|yPixel[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[7]~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N57
cyclonev_lcell_comb \my_frame_driver|the_vga|LessThan5~0 (
// Equation(s):
// \my_frame_driver|the_vga|LessThan5~0_combout  = ( \my_frame_driver|the_vga|yPixel [8] & ( (\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q  & (\my_frame_driver|the_vga|yPixel [6] & \my_frame_driver|the_vga|yPixel [5])) ) )

	.dataa(!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ),
	.datab(!\my_frame_driver|the_vga|yPixel [6]),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|yPixel [5]),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|LessThan5~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga|LessThan5~0 .lut_mask = 64'h0000000000110011;
defparam \my_frame_driver|the_vga|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N3
cyclonev_lcell_comb \my_frame_driver|the_vga|VGA_BLANK_N~0 (
// Equation(s):
// \my_frame_driver|the_vga|VGA_BLANK_N~0_combout  = ( \my_frame_driver|the_vga|xPixel [8] & ( \my_frame_driver|the_vga|xPixel [9] ) ) # ( !\my_frame_driver|the_vga|xPixel [8] & ( \my_frame_driver|the_vga|xPixel [9] & ( 
// ((\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ) # (\my_frame_driver|the_vga|xPixel [7])) # (\my_frame_driver|the_vga|LessThan5~0_combout ) ) ) ) # ( \my_frame_driver|the_vga|xPixel [8] & ( !\my_frame_driver|the_vga|xPixel [9] & ( 
// (\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ) # (\my_frame_driver|the_vga|LessThan5~0_combout ) ) ) ) # ( !\my_frame_driver|the_vga|xPixel [8] & ( !\my_frame_driver|the_vga|xPixel [9] & ( (\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ) # 
// (\my_frame_driver|the_vga|LessThan5~0_combout ) ) ) )

	.dataa(!\my_frame_driver|the_vga|LessThan5~0_combout ),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [7]),
	.datad(!\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ),
	.datae(!\my_frame_driver|the_vga|xPixel [8]),
	.dataf(!\my_frame_driver|the_vga|xPixel [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|VGA_BLANK_N~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|VGA_BLANK_N~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga|VGA_BLANK_N~0 .lut_mask = 64'h55FF55FF5FFFFFFF;
defparam \my_frame_driver|the_vga|VGA_BLANK_N~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y23_N20
dffeas \my_frame_driver|the_vga|yPixel[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[6]~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N26
dffeas \my_frame_driver|the_vga|yPixel[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[8]~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N51
cyclonev_lcell_comb \my_frame_driver|Add3~1 (
// Equation(s):
// \my_frame_driver|Add3~1_combout  = ( \my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q  & ( (\my_frame_driver|the_vga|yPixel[6]~DUPLICATE_q  & (\my_frame_driver|the_vga|yPixel [5] & (\my_frame_driver|the_vga|yPixel [9] & 
// \my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ))) ) )

	.dataa(!\my_frame_driver|the_vga|yPixel[6]~DUPLICATE_q ),
	.datab(!\my_frame_driver|the_vga|yPixel [5]),
	.datac(!\my_frame_driver|the_vga|yPixel [9]),
	.datad(!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Add3~1 .extended_lut = "off";
defparam \my_frame_driver|Add3~1 .lut_mask = 64'h0000000000010001;
defparam \my_frame_driver|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N42
cyclonev_lcell_comb \my_frame_driver|Add3~0 (
// Equation(s):
// \my_frame_driver|Add3~0_combout  = ( \my_frame_driver|the_vga|yPixel [5] & ( !\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q  $ (((!\my_frame_driver|the_vga|yPixel [6]) # ((!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q ) # 
// (!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q )))) ) ) # ( !\my_frame_driver|the_vga|yPixel [5] & ( \my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q  ) )

	.dataa(!\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ),
	.datab(!\my_frame_driver|the_vga|yPixel [6]),
	.datac(!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q ),
	.datad(!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Add3~0 .extended_lut = "off";
defparam \my_frame_driver|Add3~0 .lut_mask = 64'h5555555555565556;
defparam \my_frame_driver|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N48
cyclonev_lcell_comb \my_frame_driver|the_vga|LessThan5~1 (
// Equation(s):
// \my_frame_driver|the_vga|LessThan5~1_combout  = ( \my_frame_driver|the_vga|yPixel [5] & ( \my_frame_driver|the_vga|yPixel[6]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|yPixel[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|LessThan5~1 .extended_lut = "off";
defparam \my_frame_driver|the_vga|LessThan5~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \my_frame_driver|the_vga|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N0
cyclonev_lcell_comb \my_frame_driver|Add4~9 (
// Equation(s):
// \my_frame_driver|Add4~9_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [2] $ (!\my_frame_driver|the_vga|yPixel [5]) ) + ( !VCC ) + ( !VCC ))
// \my_frame_driver|Add4~10  = CARRY(( !\my_frame_driver|the_vga|xPixel [2] $ (!\my_frame_driver|the_vga|yPixel [5]) ) + ( !VCC ) + ( !VCC ))
// \my_frame_driver|Add4~11  = SHARE((!\my_frame_driver|the_vga|xPixel [2] & !\my_frame_driver|the_vga|yPixel [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [2]),
	.datad(!\my_frame_driver|the_vga|yPixel [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|Add4~9_sumout ),
	.cout(\my_frame_driver|Add4~10 ),
	.shareout(\my_frame_driver|Add4~11 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~9 .extended_lut = "off";
defparam \my_frame_driver|Add4~9 .lut_mask = 64'h0000F00000000FF0;
defparam \my_frame_driver|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N3
cyclonev_lcell_comb \my_frame_driver|Add4~13 (
// Equation(s):
// \my_frame_driver|Add4~13_sumout  = SUM(( !\my_frame_driver|the_vga|yPixel [6] $ (!\my_frame_driver|the_vga|xPixel [3] $ (!\my_frame_driver|the_vga|yPixel [5])) ) + ( \my_frame_driver|Add4~11  ) + ( \my_frame_driver|Add4~10  ))
// \my_frame_driver|Add4~14  = CARRY(( !\my_frame_driver|the_vga|yPixel [6] $ (!\my_frame_driver|the_vga|xPixel [3] $ (!\my_frame_driver|the_vga|yPixel [5])) ) + ( \my_frame_driver|Add4~11  ) + ( \my_frame_driver|Add4~10  ))
// \my_frame_driver|Add4~15  = SHARE((!\my_frame_driver|the_vga|xPixel [3] & (!\my_frame_driver|the_vga|yPixel [6] $ (!\my_frame_driver|the_vga|yPixel [5]))))

	.dataa(gnd),
	.datab(!\my_frame_driver|the_vga|yPixel [6]),
	.datac(!\my_frame_driver|the_vga|xPixel [3]),
	.datad(!\my_frame_driver|the_vga|yPixel [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~10 ),
	.sharein(\my_frame_driver|Add4~11 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~13_sumout ),
	.cout(\my_frame_driver|Add4~14 ),
	.shareout(\my_frame_driver|Add4~15 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~13 .extended_lut = "off";
defparam \my_frame_driver|Add4~13 .lut_mask = 64'h000030C00000C33C;
defparam \my_frame_driver|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N6
cyclonev_lcell_comb \my_frame_driver|Add4~17 (
// Equation(s):
// \my_frame_driver|Add4~17_sumout  = SUM(( !\my_frame_driver|the_vga|LessThan5~1_combout  $ (!\my_frame_driver|the_vga|xPixel [4] $ (!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q )) ) + ( \my_frame_driver|Add4~15  ) + ( \my_frame_driver|Add4~14  ))
// \my_frame_driver|Add4~18  = CARRY(( !\my_frame_driver|the_vga|LessThan5~1_combout  $ (!\my_frame_driver|the_vga|xPixel [4] $ (!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q )) ) + ( \my_frame_driver|Add4~15  ) + ( \my_frame_driver|Add4~14  ))
// \my_frame_driver|Add4~19  = SHARE((!\my_frame_driver|the_vga|xPixel [4] & (!\my_frame_driver|the_vga|LessThan5~1_combout  $ (!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\my_frame_driver|the_vga|LessThan5~1_combout ),
	.datac(!\my_frame_driver|the_vga|xPixel [4]),
	.datad(!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~14 ),
	.sharein(\my_frame_driver|Add4~15 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~17_sumout ),
	.cout(\my_frame_driver|Add4~18 ),
	.shareout(\my_frame_driver|Add4~19 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~17 .extended_lut = "off";
defparam \my_frame_driver|Add4~17 .lut_mask = 64'h000030C00000C33C;
defparam \my_frame_driver|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N9
cyclonev_lcell_comb \my_frame_driver|Add4~21 (
// Equation(s):
// \my_frame_driver|Add4~21_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [5] $ (!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q  $ (((!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ) # (!\my_frame_driver|the_vga|LessThan5~1_combout )))) ) + ( 
// \my_frame_driver|Add4~19  ) + ( \my_frame_driver|Add4~18  ))
// \my_frame_driver|Add4~22  = CARRY(( !\my_frame_driver|the_vga|xPixel [5] $ (!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q  $ (((!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ) # (!\my_frame_driver|the_vga|LessThan5~1_combout )))) ) + ( 
// \my_frame_driver|Add4~19  ) + ( \my_frame_driver|Add4~18  ))
// \my_frame_driver|Add4~23  = SHARE((!\my_frame_driver|the_vga|xPixel [5] & (!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q  $ (((!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ) # (!\my_frame_driver|the_vga|LessThan5~1_combout ))))))

	.dataa(!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ),
	.datab(!\my_frame_driver|the_vga|LessThan5~1_combout ),
	.datac(!\my_frame_driver|the_vga|xPixel [5]),
	.datad(!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~18 ),
	.sharein(\my_frame_driver|Add4~19 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~21_sumout ),
	.cout(\my_frame_driver|Add4~22 ),
	.shareout(\my_frame_driver|Add4~23 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~21 .extended_lut = "off";
defparam \my_frame_driver|Add4~21 .lut_mask = 64'h000010E00000E11E;
defparam \my_frame_driver|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N12
cyclonev_lcell_comb \my_frame_driver|Add4~25 (
// Equation(s):
// \my_frame_driver|Add4~25_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [6] $ (!\my_frame_driver|the_vga|xPixel [2] $ (!\my_frame_driver|Add3~0_combout )) ) + ( \my_frame_driver|Add4~23  ) + ( \my_frame_driver|Add4~22  ))
// \my_frame_driver|Add4~26  = CARRY(( !\my_frame_driver|the_vga|xPixel [6] $ (!\my_frame_driver|the_vga|xPixel [2] $ (!\my_frame_driver|Add3~0_combout )) ) + ( \my_frame_driver|Add4~23  ) + ( \my_frame_driver|Add4~22  ))
// \my_frame_driver|Add4~27  = SHARE((!\my_frame_driver|the_vga|xPixel [6] & ((\my_frame_driver|Add3~0_combout ) # (\my_frame_driver|the_vga|xPixel [2]))) # (\my_frame_driver|the_vga|xPixel [6] & (\my_frame_driver|the_vga|xPixel [2] & 
// \my_frame_driver|Add3~0_combout )))

	.dataa(!\my_frame_driver|the_vga|xPixel [6]),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [2]),
	.datad(!\my_frame_driver|Add3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~22 ),
	.sharein(\my_frame_driver|Add4~23 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~25_sumout ),
	.cout(\my_frame_driver|Add4~26 ),
	.shareout(\my_frame_driver|Add4~27 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~25 .extended_lut = "off";
defparam \my_frame_driver|Add4~25 .lut_mask = 64'h00000AAF0000A55A;
defparam \my_frame_driver|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N15
cyclonev_lcell_comb \my_frame_driver|Add4~29 (
// Equation(s):
// \my_frame_driver|Add4~29_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [7] $ (!\my_frame_driver|Add3~1_combout  $ (!\my_frame_driver|the_vga|xPixel [3])) ) + ( \my_frame_driver|Add4~27  ) + ( \my_frame_driver|Add4~26  ))
// \my_frame_driver|Add4~30  = CARRY(( !\my_frame_driver|the_vga|xPixel [7] $ (!\my_frame_driver|Add3~1_combout  $ (!\my_frame_driver|the_vga|xPixel [3])) ) + ( \my_frame_driver|Add4~27  ) + ( \my_frame_driver|Add4~26  ))
// \my_frame_driver|Add4~31  = SHARE((!\my_frame_driver|the_vga|xPixel [7] & ((\my_frame_driver|the_vga|xPixel [3]) # (\my_frame_driver|Add3~1_combout ))) # (\my_frame_driver|the_vga|xPixel [7] & (\my_frame_driver|Add3~1_combout  & 
// \my_frame_driver|the_vga|xPixel [3])))

	.dataa(gnd),
	.datab(!\my_frame_driver|the_vga|xPixel [7]),
	.datac(!\my_frame_driver|Add3~1_combout ),
	.datad(!\my_frame_driver|the_vga|xPixel [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~26 ),
	.sharein(\my_frame_driver|Add4~27 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~29_sumout ),
	.cout(\my_frame_driver|Add4~30 ),
	.shareout(\my_frame_driver|Add4~31 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~29 .extended_lut = "off";
defparam \my_frame_driver|Add4~29 .lut_mask = 64'h00000CCF0000C33C;
defparam \my_frame_driver|Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N18
cyclonev_lcell_comb \my_frame_driver|Add4~33 (
// Equation(s):
// \my_frame_driver|Add4~33_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [8] $ (\my_frame_driver|the_vga|xPixel [4]) ) + ( \my_frame_driver|Add4~31  ) + ( \my_frame_driver|Add4~30  ))
// \my_frame_driver|Add4~34  = CARRY(( !\my_frame_driver|the_vga|xPixel [8] $ (\my_frame_driver|the_vga|xPixel [4]) ) + ( \my_frame_driver|Add4~31  ) + ( \my_frame_driver|Add4~30  ))
// \my_frame_driver|Add4~35  = SHARE((!\my_frame_driver|the_vga|xPixel [8] & \my_frame_driver|the_vga|xPixel [4]))

	.dataa(!\my_frame_driver|the_vga|xPixel [8]),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~30 ),
	.sharein(\my_frame_driver|Add4~31 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~33_sumout ),
	.cout(\my_frame_driver|Add4~34 ),
	.shareout(\my_frame_driver|Add4~35 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~33 .extended_lut = "off";
defparam \my_frame_driver|Add4~33 .lut_mask = 64'h00000A0A0000A5A5;
defparam \my_frame_driver|Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N21
cyclonev_lcell_comb \my_frame_driver|Add4~37 (
// Equation(s):
// \my_frame_driver|Add4~37_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [5] $ (\my_frame_driver|the_vga|xPixel [9]) ) + ( \my_frame_driver|Add4~35  ) + ( \my_frame_driver|Add4~34  ))
// \my_frame_driver|Add4~38  = CARRY(( !\my_frame_driver|the_vga|xPixel [5] $ (\my_frame_driver|the_vga|xPixel [9]) ) + ( \my_frame_driver|Add4~35  ) + ( \my_frame_driver|Add4~34  ))
// \my_frame_driver|Add4~39  = SHARE((\my_frame_driver|the_vga|xPixel [5] & !\my_frame_driver|the_vga|xPixel [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [5]),
	.datad(!\my_frame_driver|the_vga|xPixel [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~34 ),
	.sharein(\my_frame_driver|Add4~35 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~37_sumout ),
	.cout(\my_frame_driver|Add4~38 ),
	.shareout(\my_frame_driver|Add4~39 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~37 .extended_lut = "off";
defparam \my_frame_driver|Add4~37 .lut_mask = 64'h00000F000000F00F;
defparam \my_frame_driver|Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N24
cyclonev_lcell_comb \my_frame_driver|Add4~41 (
// Equation(s):
// \my_frame_driver|Add4~41_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [6] ) + ( \my_frame_driver|Add4~39  ) + ( \my_frame_driver|Add4~38  ))
// \my_frame_driver|Add4~42  = CARRY(( !\my_frame_driver|the_vga|xPixel [6] ) + ( \my_frame_driver|Add4~39  ) + ( \my_frame_driver|Add4~38  ))
// \my_frame_driver|Add4~43  = SHARE(\my_frame_driver|the_vga|xPixel [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~38 ),
	.sharein(\my_frame_driver|Add4~39 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~41_sumout ),
	.cout(\my_frame_driver|Add4~42 ),
	.shareout(\my_frame_driver|Add4~43 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~41 .extended_lut = "off";
defparam \my_frame_driver|Add4~41 .lut_mask = 64'h00000F0F0000F0F0;
defparam \my_frame_driver|Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N27
cyclonev_lcell_comb \my_frame_driver|Add4~45 (
// Equation(s):
// \my_frame_driver|Add4~45_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [7] ) + ( \my_frame_driver|Add4~43  ) + ( \my_frame_driver|Add4~42  ))
// \my_frame_driver|Add4~46  = CARRY(( !\my_frame_driver|the_vga|xPixel [7] ) + ( \my_frame_driver|Add4~43  ) + ( \my_frame_driver|Add4~42  ))
// \my_frame_driver|Add4~47  = SHARE(\my_frame_driver|the_vga|xPixel [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~42 ),
	.sharein(\my_frame_driver|Add4~43 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~45_sumout ),
	.cout(\my_frame_driver|Add4~46 ),
	.shareout(\my_frame_driver|Add4~47 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~45 .extended_lut = "off";
defparam \my_frame_driver|Add4~45 .lut_mask = 64'h00000F0F0000F0F0;
defparam \my_frame_driver|Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N30
cyclonev_lcell_comb \my_frame_driver|Add4~5 (
// Equation(s):
// \my_frame_driver|Add4~5_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [8] ) + ( \my_frame_driver|Add4~47  ) + ( \my_frame_driver|Add4~46  ))
// \my_frame_driver|Add4~6  = CARRY(( !\my_frame_driver|the_vga|xPixel [8] ) + ( \my_frame_driver|Add4~47  ) + ( \my_frame_driver|Add4~46  ))
// \my_frame_driver|Add4~7  = SHARE(\my_frame_driver|the_vga|xPixel [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~46 ),
	.sharein(\my_frame_driver|Add4~47 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~5_sumout ),
	.cout(\my_frame_driver|Add4~6 ),
	.shareout(\my_frame_driver|Add4~7 ));
// synopsys translate_off
defparam \my_frame_driver|Add4~5 .extended_lut = "off";
defparam \my_frame_driver|Add4~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \my_frame_driver|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N15
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[13]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[13]~feeder_combout  = ( \my_frame_driver|Add4~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[13]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y20_N39
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N39
cyclonev_lcell_comb \my_frame_driver|the_vga|LessThan6~0 (
// Equation(s):
// \my_frame_driver|the_vga|LessThan6~0_combout  = ( \my_frame_driver|the_vga|yPixel [2] & ( (\my_frame_driver|the_vga|yPixel [1] & (\my_frame_driver|the_vga|yPixel [4] & (\my_frame_driver|the_vga|yPixel [3] & \my_frame_driver|the_vga|yPixel [0]))) ) )

	.dataa(!\my_frame_driver|the_vga|yPixel [1]),
	.datab(!\my_frame_driver|the_vga|yPixel [4]),
	.datac(!\my_frame_driver|the_vga|yPixel [3]),
	.datad(!\my_frame_driver|the_vga|yPixel [0]),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|LessThan6~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga|LessThan6~0 .lut_mask = 64'h0000000000010001;
defparam \my_frame_driver|the_vga|LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N54
cyclonev_lcell_comb \my_frame_driver|the_vga|LessThan6~1 (
// Equation(s):
// \my_frame_driver|the_vga|LessThan6~1_combout  = ( !\my_frame_driver|the_vga|yPixel [9] & ( (!\my_frame_driver|the_vga|yPixel [6]) # ((!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q ) # (!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|the_vga|yPixel [6]),
	.datac(!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q ),
	.datad(!\my_frame_driver|the_vga|yPixel[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|LessThan6~1 .extended_lut = "off";
defparam \my_frame_driver|the_vga|LessThan6~1 .lut_mask = 64'hFFFCFFFC00000000;
defparam \my_frame_driver|the_vga|LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N50
dffeas \my_frame_driver|S.W2M_DONE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|S.W2M_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|S.W2M_DONE .is_wysiwyg = "true";
defparam \my_frame_driver|S.W2M_DONE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N33
cyclonev_lcell_comb \b1|S.START~feeder (
// Equation(s):
// \b1|S.START~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\b1|S.START~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \b1|S.START~feeder .extended_lut = "off";
defparam \b1|S.START~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \b1|S.START~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N34
dffeas \b1|S.START~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|S.START~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|S.START~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \b1|S.START~DUPLICATE .is_wysiwyg = "true";
defparam \b1|S.START~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N48
cyclonev_lcell_comb \my_frame_driver|Selector0~0 (
// Equation(s):
// \my_frame_driver|Selector0~0_combout  = ( \my_frame_driver|S.W2M_DONE~q  & ( \b1|S.START~DUPLICATE_q  & ( ((!\my_frame_driver|the_vga|yPixel [5] & (!\my_frame_driver|the_vga|yPixel [9] & !\my_frame_driver|the_vga|LessThan6~0_combout ))) # 
// (\my_frame_driver|the_vga|LessThan6~1_combout ) ) ) ) # ( \my_frame_driver|S.W2M_DONE~q  & ( !\b1|S.START~DUPLICATE_q  ) ) # ( !\my_frame_driver|S.W2M_DONE~q  & ( !\b1|S.START~DUPLICATE_q  ) )

	.dataa(!\my_frame_driver|the_vga|LessThan6~1_combout ),
	.datab(!\my_frame_driver|the_vga|yPixel [5]),
	.datac(!\my_frame_driver|the_vga|yPixel [9]),
	.datad(!\my_frame_driver|the_vga|LessThan6~0_combout ),
	.datae(!\my_frame_driver|S.W2M_DONE~q ),
	.dataf(!\b1|S.START~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Selector0~0 .extended_lut = "off";
defparam \my_frame_driver|Selector0~0 .lut_mask = 64'hFFFFFFFF0000D555;
defparam \my_frame_driver|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N49
dffeas \my_frame_driver|S.W2M_DONE~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|S.W2M_DONE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|S.W2M_DONE~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|S.W2M_DONE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N18
cyclonev_lcell_comb \my_frame_driver|Selector1~0 (
// Equation(s):
// \my_frame_driver|Selector1~0_combout  = ( !\my_frame_driver|the_vga|LessThan6~1_combout  & ( \my_frame_driver|S.W2M_DONE~DUPLICATE_q  & ( ((\my_frame_driver|the_vga|LessThan6~0_combout ) # (\my_frame_driver|the_vga|yPixel [5])) # 
// (\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ) ) ) ) # ( !\my_frame_driver|the_vga|LessThan6~1_combout  & ( !\my_frame_driver|S.W2M_DONE~DUPLICATE_q  & ( (\my_frame_driver|S.RFM_DRAWING~q  & (((\my_frame_driver|the_vga|LessThan6~0_combout ) # 
// (\my_frame_driver|the_vga|yPixel [5])) # (\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ),
	.datab(!\my_frame_driver|the_vga|yPixel [5]),
	.datac(!\my_frame_driver|the_vga|LessThan6~0_combout ),
	.datad(!\my_frame_driver|S.RFM_DRAWING~q ),
	.datae(!\my_frame_driver|the_vga|LessThan6~1_combout ),
	.dataf(!\my_frame_driver|S.W2M_DONE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Selector1~0 .extended_lut = "off";
defparam \my_frame_driver|Selector1~0 .lut_mask = 64'h007F00007F7F0000;
defparam \my_frame_driver|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N19
dffeas \my_frame_driver|S.RFM_INIT_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|S.RFM_INIT_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|S.RFM_INIT_START .is_wysiwyg = "true";
defparam \my_frame_driver|S.RFM_INIT_START .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N24
cyclonev_lcell_comb \my_frame_driver|Selector2~0 (
// Equation(s):
// \my_frame_driver|Selector2~0_combout  = ( \my_frame_driver|S.RFM_INIT_WAIT~q  & ( \my_frame_driver|S.RFM_INIT_START~q  ) ) # ( !\my_frame_driver|S.RFM_INIT_WAIT~q  & ( \my_frame_driver|S.RFM_INIT_START~q  ) ) # ( \my_frame_driver|S.RFM_INIT_WAIT~q  & ( 
// !\my_frame_driver|S.RFM_INIT_START~q  & ( (!\my_frame_driver|the_vga|LessThan6~1_combout  & (((\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ) # (\my_frame_driver|the_vga|yPixel [5])) # (\my_frame_driver|the_vga|LessThan6~0_combout ))) ) ) )

	.dataa(!\my_frame_driver|the_vga|LessThan6~0_combout ),
	.datab(!\my_frame_driver|the_vga|yPixel [5]),
	.datac(!\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ),
	.datad(!\my_frame_driver|the_vga|LessThan6~1_combout ),
	.datae(!\my_frame_driver|S.RFM_INIT_WAIT~q ),
	.dataf(!\my_frame_driver|S.RFM_INIT_START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Selector2~0 .extended_lut = "off";
defparam \my_frame_driver|Selector2~0 .lut_mask = 64'h00007F00FFFFFFFF;
defparam \my_frame_driver|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N25
dffeas \my_frame_driver|S.RFM_INIT_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|S.RFM_INIT_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|S.RFM_INIT_WAIT .is_wysiwyg = "true";
defparam \my_frame_driver|S.RFM_INIT_WAIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N30
cyclonev_lcell_comb \my_frame_driver|Selector3~0 (
// Equation(s):
// \my_frame_driver|Selector3~0_combout  = ( \my_frame_driver|S.RFM_DRAWING~q  & ( \my_frame_driver|S.RFM_INIT_WAIT~q  & ( ((!\my_frame_driver|the_vga|LessThan6~0_combout  & (!\my_frame_driver|the_vga|yPixel [5] & 
// !\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ))) # (\my_frame_driver|the_vga|LessThan6~1_combout ) ) ) ) # ( !\my_frame_driver|S.RFM_DRAWING~q  & ( \my_frame_driver|S.RFM_INIT_WAIT~q  & ( ((!\my_frame_driver|the_vga|LessThan6~0_combout  & 
// (!\my_frame_driver|the_vga|yPixel [5] & !\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ))) # (\my_frame_driver|the_vga|LessThan6~1_combout ) ) ) ) # ( \my_frame_driver|S.RFM_DRAWING~q  & ( !\my_frame_driver|S.RFM_INIT_WAIT~q  & ( 
// ((!\my_frame_driver|the_vga|LessThan6~0_combout  & (!\my_frame_driver|the_vga|yPixel [5] & !\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ))) # (\my_frame_driver|the_vga|LessThan6~1_combout ) ) ) )

	.dataa(!\my_frame_driver|the_vga|LessThan6~0_combout ),
	.datab(!\my_frame_driver|the_vga|yPixel [5]),
	.datac(!\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ),
	.datad(!\my_frame_driver|the_vga|LessThan6~1_combout ),
	.datae(!\my_frame_driver|S.RFM_DRAWING~q ),
	.dataf(!\my_frame_driver|S.RFM_INIT_WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Selector3~0 .extended_lut = "off";
defparam \my_frame_driver|Selector3~0 .lut_mask = 64'h000080FF80FF80FF;
defparam \my_frame_driver|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N32
dffeas \my_frame_driver|S.RFM_DRAWING (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|S.RFM_DRAWING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|S.RFM_DRAWING .is_wysiwyg = "true";
defparam \my_frame_driver|S.RFM_DRAWING .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N35
dffeas \b1|S.START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\b1|S.START~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b1|S.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \b1|S.START .is_wysiwyg = "true";
defparam \b1|S.START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N30
cyclonev_lcell_comb \my_frame_driver|Selector5~0 (
// Equation(s):
// \my_frame_driver|Selector5~0_combout  = ( \my_frame_driver|S.RFM_DRAWING~q  ) # ( !\my_frame_driver|S.RFM_DRAWING~q  & ( !\b1|S.START~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\b1|S.START~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|S.RFM_DRAWING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Selector5~0 .extended_lut = "off";
defparam \my_frame_driver|Selector5~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \my_frame_driver|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N17
dffeas \my_frame_driver|write_buf_mem_address[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[13]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[13] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N15
cyclonev_lcell_comb \my_frame_driver|Selector46~0 (
// Equation(s):
// \my_frame_driver|Selector46~0_combout  = ( \b1|S.START~DUPLICATE_q  & ( !\my_frame_driver|S.RFM_INIT_START~q  ) ) # ( !\b1|S.START~DUPLICATE_q  & ( \my_frame_driver|S.RFM_INIT_START~q  ) )

	.dataa(!\my_frame_driver|S.RFM_INIT_START~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\b1|S.START~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Selector46~0 .extended_lut = "off";
defparam \my_frame_driver|Selector46~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \my_frame_driver|Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N17
dffeas \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Selector46~0_combout ),
	.asdata(\my_frame_driver|S.RFM_INIT_START~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE .is_wysiwyg = "true";
defparam \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N36
cyclonev_lcell_comb \my_frame_driver|the_vga|LessThan6~2 (
// Equation(s):
// \my_frame_driver|the_vga|LessThan6~2_combout  = ( !\my_frame_driver|the_vga|LessThan6~1_combout  & ( ((\my_frame_driver|the_vga|LessThan6~0_combout ) # (\my_frame_driver|the_vga|yPixel [9])) # (\my_frame_driver|the_vga|yPixel [5]) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|the_vga|yPixel [5]),
	.datac(!\my_frame_driver|the_vga|yPixel [9]),
	.datad(!\my_frame_driver|the_vga|LessThan6~0_combout ),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|LessThan6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|LessThan6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|LessThan6~2 .extended_lut = "off";
defparam \my_frame_driver|the_vga|LessThan6~2 .lut_mask = 64'h3FFF3FFF00000000;
defparam \my_frame_driver|the_vga|LessThan6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N42
cyclonev_lcell_comb \my_frame_driver|LessThan1~0 (
// Equation(s):
// \my_frame_driver|LessThan1~0_combout  = ( \my_frame_driver|the_vga|Equal0~0_combout  & ( (!\my_frame_driver|the_vga|xPixel [8] & (!\my_frame_driver|the_vga|xPixel [7] & ((!\my_frame_driver|the_vga|xPixel [6]) # (!\my_frame_driver|the_vga|xPixel [5])))) ) 
// ) # ( !\my_frame_driver|the_vga|Equal0~0_combout  & ( (!\my_frame_driver|the_vga|xPixel [8] & !\my_frame_driver|the_vga|xPixel [7]) ) )

	.dataa(!\my_frame_driver|the_vga|xPixel [8]),
	.datab(!\my_frame_driver|the_vga|xPixel [7]),
	.datac(!\my_frame_driver|the_vga|xPixel [6]),
	.datad(!\my_frame_driver|the_vga|xPixel [5]),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|LessThan1~0 .extended_lut = "off";
defparam \my_frame_driver|LessThan1~0 .lut_mask = 64'h8888888888808880;
defparam \my_frame_driver|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N54
cyclonev_lcell_comb \my_frame_driver|read_buf_mem_address[14]~0 (
// Equation(s):
// \my_frame_driver|read_buf_mem_address[14]~0_combout  = ( !\my_frame_driver|the_vga|LessThan6~2_combout  & ( \my_frame_driver|LessThan1~0_combout  & ( (!\my_frame_driver|S.W2M_DONE~q  & (\b1|S.START~DUPLICATE_q  & \KEY[0]~input_o )) ) ) ) # ( 
// !\my_frame_driver|the_vga|LessThan6~2_combout  & ( !\my_frame_driver|LessThan1~0_combout  & ( (!\my_frame_driver|S.W2M_DONE~q  & (\b1|S.START~DUPLICATE_q  & (!\my_frame_driver|the_vga|xPixel [9] & \KEY[0]~input_o ))) ) ) )

	.dataa(!\my_frame_driver|S.W2M_DONE~q ),
	.datab(!\b1|S.START~DUPLICATE_q ),
	.datac(!\my_frame_driver|the_vga|xPixel [9]),
	.datad(!\KEY[0]~input_o ),
	.datae(!\my_frame_driver|the_vga|LessThan6~2_combout ),
	.dataf(!\my_frame_driver|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[14]~0 .extended_lut = "off";
defparam \my_frame_driver|read_buf_mem_address[14]~0 .lut_mask = 64'h0020000000220000;
defparam \my_frame_driver|read_buf_mem_address[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N56
dffeas \my_frame_driver|read_buf_mem_address[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|Add4~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[13] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N51
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[13]~1 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[13]~1_combout  = ( \my_frame_driver|read_buf_mem_address [13] & ( (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # (\my_frame_driver|write_buf_mem_address [13]) ) ) # ( !\my_frame_driver|read_buf_mem_address [13] 
// & ( (\my_frame_driver|write_buf_mem_address [13] & !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) ) )

	.dataa(!\my_frame_driver|write_buf_mem_address [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|read_buf_mem_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[13]~1 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[13]~1 .lut_mask = 64'h5500550055FF55FF;
defparam \my_frame_driver|frame_buf_mem_address0[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y36_N52
dffeas \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|frame_buf_mem_address0[13]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N33
cyclonev_lcell_comb \my_frame_driver|Add4~1 (
// Equation(s):
// \my_frame_driver|Add4~1_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [9] ) + ( \my_frame_driver|Add4~7  ) + ( \my_frame_driver|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|xPixel [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add4~6 ),
	.sharein(\my_frame_driver|Add4~7 ),
	.combout(),
	.sumout(\my_frame_driver|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Add4~1 .extended_lut = "off";
defparam \my_frame_driver|Add4~1 .lut_mask = 64'h000000000000FF00;
defparam \my_frame_driver|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X34_Y34_N59
dffeas \my_frame_driver|read_buf_mem_address[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|Add4~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[14] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N33
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[14]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[14]~feeder_combout  = \my_frame_driver|Add4~1_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|Add4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[14]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \my_frame_driver|write_buf_mem_address[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N34
dffeas \my_frame_driver|write_buf_mem_address[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[14]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[14] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N54
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[14]~0 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[14]~0_combout  = ( \my_frame_driver|write_buf_mem_address [14] & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # (\my_frame_driver|read_buf_mem_address [14]) ) ) # ( !\my_frame_driver|write_buf_mem_address 
// [14] & ( (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & \my_frame_driver|read_buf_mem_address [14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datad(!\my_frame_driver|read_buf_mem_address [14]),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[14]~0 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[14]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \my_frame_driver|frame_buf_mem_address0[14]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N56
dffeas \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|frame_buf_mem_address0[14]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N30
cyclonev_lcell_comb \my_frame_driver|VGA_G[3]~0 (
// Equation(s):
// \my_frame_driver|VGA_G[3]~0_combout  = ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[3]~0 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[3]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|VGA_G[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N12
cyclonev_lcell_comb \my_frame_driver|always1~3 (
// Equation(s):
// \my_frame_driver|always1~3_combout  = ( !\my_frame_driver|S.RFM_INIT_START~q  & ( (!\my_frame_driver|S.RFM_DRAWING~q  & !\my_frame_driver|S.RFM_INIT_WAIT~q ) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|S.RFM_DRAWING~q ),
	.datac(gnd),
	.datad(!\my_frame_driver|S.RFM_INIT_WAIT~q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|S.RFM_INIT_START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|always1~3 .extended_lut = "off";
defparam \my_frame_driver|always1~3 .lut_mask = 64'hCC00CC0000000000;
defparam \my_frame_driver|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N0
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_wren~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_wren~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_wren~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_wren~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_wren~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \my_frame_driver|write_buf_mem_wren~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N57
cyclonev_lcell_comb \my_frame_driver|Selector44~0 (
// Equation(s):
// \my_frame_driver|Selector44~0_combout  = ( \my_frame_driver|S.RFM_INIT_WAIT~q  & ( \my_frame_driver|write_buf_mem_wren~q  ) )

	.dataa(!\my_frame_driver|write_buf_mem_wren~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|S.RFM_INIT_WAIT~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Selector44~0 .extended_lut = "off";
defparam \my_frame_driver|Selector44~0 .lut_mask = 64'h0000555500005555;
defparam \my_frame_driver|Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N2
dffeas \my_frame_driver|write_buf_mem_wren (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_wren~feeder_combout ),
	.asdata(\my_frame_driver|Selector44~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_wren .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_wren .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N9
cyclonev_lcell_comb \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0 (
// Equation(s):
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout  = ( !\my_frame_driver|write_buf_mem_address [14] & ( (\my_frame_driver|write_buf_mem_wren~q  & (\my_frame_driver|write_buf_mem_address [13] & 
// !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|write_buf_mem_wren~q ),
	.datac(!\my_frame_driver|write_buf_mem_address [13]),
	.datad(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0 .lut_mask = 64'h0300030000000000;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N48
cyclonev_lcell_comb \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 (
// Equation(s):
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout  = ( \my_frame_driver|write_buf_mem_address [13] & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (((!\my_frame_driver|write_buf_mem_address 
// [14])))) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (\my_frame_driver|read_buf_mem_address [13] & ((!\my_frame_driver|read_buf_mem_address [14])))) ) ) # ( !\my_frame_driver|write_buf_mem_address [13] & ( 
// (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (\my_frame_driver|read_buf_mem_address [13] & !\my_frame_driver|read_buf_mem_address [14])) ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datab(!\my_frame_driver|read_buf_mem_address [13]),
	.datac(!\my_frame_driver|write_buf_mem_address [14]),
	.datad(!\my_frame_driver|read_buf_mem_address [14]),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 .extended_lut = "off";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 .lut_mask = 64'h11001100B1A0B1A0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y22_N53
dffeas \my_frame_driver|the_vga|xPixel[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|the_vga|Add1~1_sumout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal0~2_combout ),
	.sload(vcc),
	.ena(!\my_frame_driver|the_vga|vga_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|xPixel[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|xPixel[9]~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|xPixel[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y23_N16
dffeas \my_frame_driver|the_vga|yPixel[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\my_frame_driver|the_vga|Equal1~2_combout ),
	.sload(gnd),
	.ena(\my_frame_driver|the_vga|yPixel[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga|yPixel[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga|yPixel[5]~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga|yPixel[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N0
cyclonev_lcell_comb \my_frame_driver|Add1~9 (
// Equation(s):
// \my_frame_driver|Add1~9_sumout  = SUM(( !\my_frame_driver|the_vga|yPixel[5]~DUPLICATE_q  $ (!\my_frame_driver|the_vga|xPixel [2]) ) + ( !VCC ) + ( !VCC ))
// \my_frame_driver|Add1~10  = CARRY(( !\my_frame_driver|the_vga|yPixel[5]~DUPLICATE_q  $ (!\my_frame_driver|the_vga|xPixel [2]) ) + ( !VCC ) + ( !VCC ))
// \my_frame_driver|Add1~11  = SHARE((!\my_frame_driver|the_vga|yPixel[5]~DUPLICATE_q  & !\my_frame_driver|the_vga|xPixel [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|yPixel[5]~DUPLICATE_q ),
	.datad(!\my_frame_driver|the_vga|xPixel [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\my_frame_driver|Add1~9_sumout ),
	.cout(\my_frame_driver|Add1~10 ),
	.shareout(\my_frame_driver|Add1~11 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~9 .extended_lut = "off";
defparam \my_frame_driver|Add1~9 .lut_mask = 64'h0000F00000000FF0;
defparam \my_frame_driver|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N3
cyclonev_lcell_comb \my_frame_driver|Add1~13 (
// Equation(s):
// \my_frame_driver|Add1~13_sumout  = SUM(( !\my_frame_driver|the_vga|yPixel[5]~DUPLICATE_q  $ (!\my_frame_driver|the_vga|yPixel[6]~DUPLICATE_q  $ (!\my_frame_driver|the_vga|xPixel [3])) ) + ( \my_frame_driver|Add1~11  ) + ( \my_frame_driver|Add1~10  ))
// \my_frame_driver|Add1~14  = CARRY(( !\my_frame_driver|the_vga|yPixel[5]~DUPLICATE_q  $ (!\my_frame_driver|the_vga|yPixel[6]~DUPLICATE_q  $ (!\my_frame_driver|the_vga|xPixel [3])) ) + ( \my_frame_driver|Add1~11  ) + ( \my_frame_driver|Add1~10  ))
// \my_frame_driver|Add1~15  = SHARE((!\my_frame_driver|the_vga|xPixel [3] & (!\my_frame_driver|the_vga|yPixel[5]~DUPLICATE_q  $ (!\my_frame_driver|the_vga|yPixel[6]~DUPLICATE_q ))))

	.dataa(!\my_frame_driver|the_vga|yPixel[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|yPixel[6]~DUPLICATE_q ),
	.datad(!\my_frame_driver|the_vga|xPixel [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~10 ),
	.sharein(\my_frame_driver|Add1~11 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~13_sumout ),
	.cout(\my_frame_driver|Add1~14 ),
	.shareout(\my_frame_driver|Add1~15 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~13 .extended_lut = "off";
defparam \my_frame_driver|Add1~13 .lut_mask = 64'h00005A000000A55A;
defparam \my_frame_driver|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N6
cyclonev_lcell_comb \my_frame_driver|Add1~17 (
// Equation(s):
// \my_frame_driver|Add1~17_sumout  = SUM(( !\my_frame_driver|the_vga|yPixel [7] $ (!\my_frame_driver|the_vga|xPixel [4] $ (!\my_frame_driver|the_vga|LessThan5~1_combout )) ) + ( \my_frame_driver|Add1~15  ) + ( \my_frame_driver|Add1~14  ))
// \my_frame_driver|Add1~18  = CARRY(( !\my_frame_driver|the_vga|yPixel [7] $ (!\my_frame_driver|the_vga|xPixel [4] $ (!\my_frame_driver|the_vga|LessThan5~1_combout )) ) + ( \my_frame_driver|Add1~15  ) + ( \my_frame_driver|Add1~14  ))
// \my_frame_driver|Add1~19  = SHARE((!\my_frame_driver|the_vga|xPixel [4] & (!\my_frame_driver|the_vga|yPixel [7] $ (!\my_frame_driver|the_vga|LessThan5~1_combout ))))

	.dataa(!\my_frame_driver|the_vga|yPixel [7]),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [4]),
	.datad(!\my_frame_driver|the_vga|LessThan5~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~14 ),
	.sharein(\my_frame_driver|Add1~15 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~17_sumout ),
	.cout(\my_frame_driver|Add1~18 ),
	.shareout(\my_frame_driver|Add1~19 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~17 .extended_lut = "off";
defparam \my_frame_driver|Add1~17 .lut_mask = 64'h000050A00000A55A;
defparam \my_frame_driver|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N9
cyclonev_lcell_comb \my_frame_driver|Add1~21 (
// Equation(s):
// \my_frame_driver|Add1~21_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [5] $ (!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q  $ (((!\my_frame_driver|the_vga|yPixel [7]) # (!\my_frame_driver|the_vga|LessThan5~1_combout )))) ) + ( 
// \my_frame_driver|Add1~19  ) + ( \my_frame_driver|Add1~18  ))
// \my_frame_driver|Add1~22  = CARRY(( !\my_frame_driver|the_vga|xPixel [5] $ (!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q  $ (((!\my_frame_driver|the_vga|yPixel [7]) # (!\my_frame_driver|the_vga|LessThan5~1_combout )))) ) + ( \my_frame_driver|Add1~19  ) 
// + ( \my_frame_driver|Add1~18  ))
// \my_frame_driver|Add1~23  = SHARE((!\my_frame_driver|the_vga|xPixel [5] & (!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q  $ (((!\my_frame_driver|the_vga|yPixel [7]) # (!\my_frame_driver|the_vga|LessThan5~1_combout ))))))

	.dataa(!\my_frame_driver|the_vga|yPixel [7]),
	.datab(!\my_frame_driver|the_vga|xPixel [5]),
	.datac(!\my_frame_driver|the_vga|LessThan5~1_combout ),
	.datad(!\my_frame_driver|the_vga|yPixel[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~18 ),
	.sharein(\my_frame_driver|Add1~19 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~21_sumout ),
	.cout(\my_frame_driver|Add1~22 ),
	.shareout(\my_frame_driver|Add1~23 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~21 .extended_lut = "off";
defparam \my_frame_driver|Add1~21 .lut_mask = 64'h000004C80000C936;
defparam \my_frame_driver|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N12
cyclonev_lcell_comb \my_frame_driver|Add1~25 (
// Equation(s):
// \my_frame_driver|Add1~25_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [2] $ (!\my_frame_driver|the_vga|xPixel [6] $ (!\my_frame_driver|Add3~0_combout )) ) + ( \my_frame_driver|Add1~23  ) + ( \my_frame_driver|Add1~22  ))
// \my_frame_driver|Add1~26  = CARRY(( !\my_frame_driver|the_vga|xPixel [2] $ (!\my_frame_driver|the_vga|xPixel [6] $ (!\my_frame_driver|Add3~0_combout )) ) + ( \my_frame_driver|Add1~23  ) + ( \my_frame_driver|Add1~22  ))
// \my_frame_driver|Add1~27  = SHARE((!\my_frame_driver|the_vga|xPixel [2] & (!\my_frame_driver|the_vga|xPixel [6] & \my_frame_driver|Add3~0_combout )) # (\my_frame_driver|the_vga|xPixel [2] & ((!\my_frame_driver|the_vga|xPixel [6]) # 
// (\my_frame_driver|Add3~0_combout ))))

	.dataa(gnd),
	.datab(!\my_frame_driver|the_vga|xPixel [2]),
	.datac(!\my_frame_driver|the_vga|xPixel [6]),
	.datad(!\my_frame_driver|Add3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~22 ),
	.sharein(\my_frame_driver|Add1~23 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~25_sumout ),
	.cout(\my_frame_driver|Add1~26 ),
	.shareout(\my_frame_driver|Add1~27 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~25 .extended_lut = "off";
defparam \my_frame_driver|Add1~25 .lut_mask = 64'h000030F30000C33C;
defparam \my_frame_driver|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N15
cyclonev_lcell_comb \my_frame_driver|Add1~29 (
// Equation(s):
// \my_frame_driver|Add1~29_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [3] $ (!\my_frame_driver|the_vga|xPixel [7] $ (!\my_frame_driver|Add3~1_combout )) ) + ( \my_frame_driver|Add1~27  ) + ( \my_frame_driver|Add1~26  ))
// \my_frame_driver|Add1~30  = CARRY(( !\my_frame_driver|the_vga|xPixel [3] $ (!\my_frame_driver|the_vga|xPixel [7] $ (!\my_frame_driver|Add3~1_combout )) ) + ( \my_frame_driver|Add1~27  ) + ( \my_frame_driver|Add1~26  ))
// \my_frame_driver|Add1~31  = SHARE((!\my_frame_driver|the_vga|xPixel [3] & (!\my_frame_driver|the_vga|xPixel [7] & \my_frame_driver|Add3~1_combout )) # (\my_frame_driver|the_vga|xPixel [3] & ((!\my_frame_driver|the_vga|xPixel [7]) # 
// (\my_frame_driver|Add3~1_combout ))))

	.dataa(!\my_frame_driver|the_vga|xPixel [3]),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [7]),
	.datad(!\my_frame_driver|Add3~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~26 ),
	.sharein(\my_frame_driver|Add1~27 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~29_sumout ),
	.cout(\my_frame_driver|Add1~30 ),
	.shareout(\my_frame_driver|Add1~31 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~29 .extended_lut = "off";
defparam \my_frame_driver|Add1~29 .lut_mask = 64'h000050F50000A55A;
defparam \my_frame_driver|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N18
cyclonev_lcell_comb \my_frame_driver|Add1~33 (
// Equation(s):
// \my_frame_driver|Add1~33_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [4] $ (\my_frame_driver|the_vga|xPixel [8]) ) + ( \my_frame_driver|Add1~31  ) + ( \my_frame_driver|Add1~30  ))
// \my_frame_driver|Add1~34  = CARRY(( !\my_frame_driver|the_vga|xPixel [4] $ (\my_frame_driver|the_vga|xPixel [8]) ) + ( \my_frame_driver|Add1~31  ) + ( \my_frame_driver|Add1~30  ))
// \my_frame_driver|Add1~35  = SHARE((\my_frame_driver|the_vga|xPixel [4] & !\my_frame_driver|the_vga|xPixel [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [4]),
	.datad(!\my_frame_driver|the_vga|xPixel [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~30 ),
	.sharein(\my_frame_driver|Add1~31 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~33_sumout ),
	.cout(\my_frame_driver|Add1~34 ),
	.shareout(\my_frame_driver|Add1~35 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~33 .extended_lut = "off";
defparam \my_frame_driver|Add1~33 .lut_mask = 64'h00000F000000F00F;
defparam \my_frame_driver|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N21
cyclonev_lcell_comb \my_frame_driver|Add1~37 (
// Equation(s):
// \my_frame_driver|Add1~37_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel[9]~DUPLICATE_q  $ (\my_frame_driver|the_vga|xPixel [5]) ) + ( \my_frame_driver|Add1~35  ) + ( \my_frame_driver|Add1~34  ))
// \my_frame_driver|Add1~38  = CARRY(( !\my_frame_driver|the_vga|xPixel[9]~DUPLICATE_q  $ (\my_frame_driver|the_vga|xPixel [5]) ) + ( \my_frame_driver|Add1~35  ) + ( \my_frame_driver|Add1~34  ))
// \my_frame_driver|Add1~39  = SHARE((!\my_frame_driver|the_vga|xPixel[9]~DUPLICATE_q  & \my_frame_driver|the_vga|xPixel [5]))

	.dataa(!\my_frame_driver|the_vga|xPixel[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|xPixel [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~34 ),
	.sharein(\my_frame_driver|Add1~35 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~37_sumout ),
	.cout(\my_frame_driver|Add1~38 ),
	.shareout(\my_frame_driver|Add1~39 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~37 .extended_lut = "off";
defparam \my_frame_driver|Add1~37 .lut_mask = 64'h00000A0A0000A5A5;
defparam \my_frame_driver|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N24
cyclonev_lcell_comb \my_frame_driver|Add1~41 (
// Equation(s):
// \my_frame_driver|Add1~41_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [6] ) + ( \my_frame_driver|Add1~39  ) + ( \my_frame_driver|Add1~38  ))
// \my_frame_driver|Add1~42  = CARRY(( !\my_frame_driver|the_vga|xPixel [6] ) + ( \my_frame_driver|Add1~39  ) + ( \my_frame_driver|Add1~38  ))
// \my_frame_driver|Add1~43  = SHARE(\my_frame_driver|the_vga|xPixel [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|xPixel [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~38 ),
	.sharein(\my_frame_driver|Add1~39 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~41_sumout ),
	.cout(\my_frame_driver|Add1~42 ),
	.shareout(\my_frame_driver|Add1~43 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~41 .extended_lut = "off";
defparam \my_frame_driver|Add1~41 .lut_mask = 64'h000000FF0000FF00;
defparam \my_frame_driver|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N27
cyclonev_lcell_comb \my_frame_driver|Add1~45 (
// Equation(s):
// \my_frame_driver|Add1~45_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [7] ) + ( \my_frame_driver|Add1~43  ) + ( \my_frame_driver|Add1~42  ))
// \my_frame_driver|Add1~46  = CARRY(( !\my_frame_driver|the_vga|xPixel [7] ) + ( \my_frame_driver|Add1~43  ) + ( \my_frame_driver|Add1~42  ))
// \my_frame_driver|Add1~47  = SHARE(\my_frame_driver|the_vga|xPixel [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|xPixel [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~42 ),
	.sharein(\my_frame_driver|Add1~43 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~45_sumout ),
	.cout(\my_frame_driver|Add1~46 ),
	.shareout(\my_frame_driver|Add1~47 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~45 .extended_lut = "off";
defparam \my_frame_driver|Add1~45 .lut_mask = 64'h000000FF0000FF00;
defparam \my_frame_driver|Add1~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N30
cyclonev_lcell_comb \my_frame_driver|Add1~1 (
// Equation(s):
// \my_frame_driver|Add1~1_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel [8] ) + ( \my_frame_driver|Add1~47  ) + ( \my_frame_driver|Add1~46  ))
// \my_frame_driver|Add1~2  = CARRY(( !\my_frame_driver|the_vga|xPixel [8] ) + ( \my_frame_driver|Add1~47  ) + ( \my_frame_driver|Add1~46  ))
// \my_frame_driver|Add1~3  = SHARE(\my_frame_driver|the_vga|xPixel [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|the_vga|xPixel [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~46 ),
	.sharein(\my_frame_driver|Add1~47 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~1_sumout ),
	.cout(\my_frame_driver|Add1~2 ),
	.shareout(\my_frame_driver|Add1~3 ));
// synopsys translate_off
defparam \my_frame_driver|Add1~1 .extended_lut = "off";
defparam \my_frame_driver|Add1~1 .lut_mask = 64'h000000FF0000FF00;
defparam \my_frame_driver|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X56_Y22_N11
dffeas \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N33
cyclonev_lcell_comb \my_frame_driver|Add1~5 (
// Equation(s):
// \my_frame_driver|Add1~5_sumout  = SUM(( !\my_frame_driver|the_vga|xPixel[9]~DUPLICATE_q  ) + ( \my_frame_driver|Add1~3  ) + ( \my_frame_driver|Add1~2  ))

	.dataa(!\my_frame_driver|the_vga|xPixel[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\my_frame_driver|Add1~2 ),
	.sharein(\my_frame_driver|Add1~3 ),
	.combout(),
	.sumout(\my_frame_driver|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Add1~5 .extended_lut = "off";
defparam \my_frame_driver|Add1~5 .lut_mask = 64'h000000000000AAAA;
defparam \my_frame_driver|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N45
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2] = ( !\my_frame_driver|Add1~5_sumout  & ( !\my_frame_driver|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] .lut_mask = 64'hF0F0F0F000000000;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X55_Y22_N46
dffeas \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N57
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout  = ( \my_frame_driver|Add1~5_sumout  & ( !\my_frame_driver|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N48
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout  = ( !\my_frame_driver|Add1~5_sumout  & ( \my_frame_driver|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y22_N54
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout  = ( \my_frame_driver|Add1~5_sumout  & ( \my_frame_driver|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|Add1~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 .lut_mask = 64'h0000000033333333;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N51
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N52
dffeas \my_frame_driver|write_buf_mem_data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[0] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y37_N51
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[0]~0 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[0]~0_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[0]~0 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[0]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N30
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[0]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[0]~feeder_combout  = ( \my_frame_driver|the_vga|yPixel [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[0]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N32
dffeas \my_frame_driver|write_buf_mem_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[0]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[0] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N44
dffeas \my_frame_driver|read_buf_mem_address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|the_vga|yPixel [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[0] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N42
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[0]~2 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[0]~2_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [0] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address [0] ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address [0]),
	.datad(!\my_frame_driver|read_buf_mem_address [0]),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[0]~2 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[0]~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \my_frame_driver|frame_buf_mem_address0[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N28
dffeas \my_frame_driver|read_buf_mem_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|the_vga|yPixel [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[1] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N51
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[1]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[1]~feeder_combout  = ( \my_frame_driver|the_vga|yPixel [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[1]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N52
dffeas \my_frame_driver|write_buf_mem_address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[1] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N27
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[1]~3 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[1]~3_combout  = ( \my_frame_driver|write_buf_mem_address [1] & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # (\my_frame_driver|read_buf_mem_address [1]) ) ) # ( !\my_frame_driver|write_buf_mem_address [1] & 
// ( (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & \my_frame_driver|read_buf_mem_address [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datad(!\my_frame_driver|read_buf_mem_address [1]),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_address [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[1]~3 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[1]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \my_frame_driver|frame_buf_mem_address0[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N42
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[2]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[2]~feeder_combout  = \my_frame_driver|the_vga|yPixel [4]

	.dataa(gnd),
	.datab(!\my_frame_driver|the_vga|yPixel [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[2]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \my_frame_driver|write_buf_mem_address[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N43
dffeas \my_frame_driver|write_buf_mem_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[2]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[2] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N7
dffeas \my_frame_driver|read_buf_mem_address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|the_vga|yPixel [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[2] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N6
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[2]~4 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[2]~4_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [2] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address [2] ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address [2]),
	.datad(!\my_frame_driver|read_buf_mem_address [2]),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[2]~4 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[2]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \my_frame_driver|frame_buf_mem_address0[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N2
dffeas \my_frame_driver|read_buf_mem_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[3] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N45
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[3]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[3]~feeder_combout  = ( \my_frame_driver|Add4~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[3]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N46
dffeas \my_frame_driver|write_buf_mem_address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[3]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[3] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N24
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[3]~5 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[3]~5_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [3] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address [3] ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|read_buf_mem_address [3]),
	.datad(!\my_frame_driver|write_buf_mem_address [3]),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[3]~5 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[3]~5 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \my_frame_driver|frame_buf_mem_address0[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N5
dffeas \my_frame_driver|read_buf_mem_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[4] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N24
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[4]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[4]~feeder_combout  = ( \my_frame_driver|Add4~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[4]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N26
dffeas \my_frame_driver|write_buf_mem_address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[4]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[4] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N51
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[4]~6 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[4]~6_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [4] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address [4] ) 
// )

	.dataa(!\my_frame_driver|read_buf_mem_address [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|write_buf_mem_address [4]),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[4]~6 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[4]~6 .lut_mask = 64'h00FF00FF55555555;
defparam \my_frame_driver|frame_buf_mem_address0[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y34_N36
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[5]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[5]~feeder_combout  = ( \my_frame_driver|Add4~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[5]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N37
dffeas \my_frame_driver|write_buf_mem_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[5]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[5] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N35
dffeas \my_frame_driver|read_buf_mem_address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\my_frame_driver|Add4~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[5] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N9
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[5]~7 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[5]~7_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [5] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address [5] ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address [5]),
	.datad(!\my_frame_driver|read_buf_mem_address [5]),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[5]~7 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[5]~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \my_frame_driver|frame_buf_mem_address0[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N6
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[6]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[6]~feeder_combout  = ( \my_frame_driver|Add4~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[6]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N8
dffeas \my_frame_driver|write_buf_mem_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[6]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[6] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N11
dffeas \my_frame_driver|read_buf_mem_address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[6] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N54
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[6]~8 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[6]~8_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [6] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address [6] ) 
// )

	.dataa(!\my_frame_driver|write_buf_mem_address [6]),
	.datab(gnd),
	.datac(!\my_frame_driver|read_buf_mem_address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[6]~8 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[6]~8 .lut_mask = 64'h555555550F0F0F0F;
defparam \my_frame_driver|frame_buf_mem_address0[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N0
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[7]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[7]~feeder_combout  = \my_frame_driver|Add4~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|Add4~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[7]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \my_frame_driver|write_buf_mem_address[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N2
dffeas \my_frame_driver|write_buf_mem_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[7]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[7] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N14
dffeas \my_frame_driver|read_buf_mem_address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[7] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N45
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[7]~9 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[7]~9_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [7] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address [7] ) 
// )

	.dataa(!\my_frame_driver|write_buf_mem_address [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|read_buf_mem_address [7]),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[7]~9 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[7]~9 .lut_mask = 64'h5555555500FF00FF;
defparam \my_frame_driver|frame_buf_mem_address0[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N39
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[8]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[8]~feeder_combout  = ( \my_frame_driver|Add4~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add4~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[8]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N40
dffeas \my_frame_driver|write_buf_mem_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[8]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[8] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N17
dffeas \my_frame_driver|read_buf_mem_address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[8] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N36
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[8]~10 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[8]~10_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [8] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address [8] 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address [8]),
	.datad(!\my_frame_driver|read_buf_mem_address [8]),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[8]~10 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[8]~10 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \my_frame_driver|frame_buf_mem_address0[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y34_N45
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[9]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[9]~feeder_combout  = ( \my_frame_driver|Add4~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add4~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[9]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y34_N46
dffeas \my_frame_driver|write_buf_mem_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[9]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[9] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N20
dffeas \my_frame_driver|read_buf_mem_address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[9] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N24
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[9]~11 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[9]~11_combout  = ( \my_frame_driver|read_buf_mem_address [9] & ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  ) ) # ( \my_frame_driver|read_buf_mem_address [9] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// ( \my_frame_driver|write_buf_mem_address [9] ) ) ) # ( !\my_frame_driver|read_buf_mem_address [9] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address [9]),
	.datad(gnd),
	.datae(!\my_frame_driver|read_buf_mem_address [9]),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[9]~11 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[9]~11 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \my_frame_driver|frame_buf_mem_address0[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N21
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[10]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[10]~feeder_combout  = ( \my_frame_driver|Add4~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add4~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[10]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N23
dffeas \my_frame_driver|write_buf_mem_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[10]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[10] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N23
dffeas \my_frame_driver|read_buf_mem_address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[10] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N39
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[10]~12 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[10]~12_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [10] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address 
// [10] ) )

	.dataa(!\my_frame_driver|write_buf_mem_address [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|read_buf_mem_address [10]),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[10]~12 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[10]~12 .lut_mask = 64'h5555555500FF00FF;
defparam \my_frame_driver|frame_buf_mem_address0[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N12
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[11]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[11]~feeder_combout  = ( \my_frame_driver|Add4~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add4~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[11]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N14
dffeas \my_frame_driver|write_buf_mem_address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[11]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[11] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N26
dffeas \my_frame_driver|read_buf_mem_address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[11] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N48
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[11]~13 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[11]~13_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [11] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address 
// [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address [11]),
	.datad(!\my_frame_driver|read_buf_mem_address [11]),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[11]~13 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[11]~13 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \my_frame_driver|frame_buf_mem_address0[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N36
cyclonev_lcell_comb \my_frame_driver|write_buf_mem_address[12]~feeder (
// Equation(s):
// \my_frame_driver|write_buf_mem_address[12]~feeder_combout  = ( \my_frame_driver|Add4~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|Add4~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|write_buf_mem_address[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[12]~feeder .extended_lut = "off";
defparam \my_frame_driver|write_buf_mem_address[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \my_frame_driver|write_buf_mem_address[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N37
dffeas \my_frame_driver|write_buf_mem_address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[12]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[12] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N29
dffeas \my_frame_driver|read_buf_mem_address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_frame_driver|read_buf_mem_address[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|read_buf_mem_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|read_buf_mem_address[12] .is_wysiwyg = "true";
defparam \my_frame_driver|read_buf_mem_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N57
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address0[12]~14 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address0[12]~14_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|read_buf_mem_address [12] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_address 
// [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address [12]),
	.datad(!\my_frame_driver|read_buf_mem_address [12]),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address0[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address0[12]~14 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address0[12]~14 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \my_frame_driver|frame_buf_mem_address0[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[0]~0_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N24
cyclonev_lcell_comb \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0 (
// Equation(s):
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout  = ( !\my_frame_driver|write_buf_mem_address [13] & ( \my_frame_driver|write_buf_mem_wren~q  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// !\my_frame_driver|write_buf_mem_address [14]) ) ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address [14]),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_address [13]),
	.dataf(!\my_frame_driver|write_buf_mem_wren~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0 .lut_mask = 64'h00000000A0A00000;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N57
cyclonev_lcell_comb \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] (
// Equation(s):
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2] = ( \my_frame_driver|write_buf_mem_address [13] & ( (!\my_frame_driver|read_buf_mem_address [14] & (!\my_frame_driver|read_buf_mem_address [13] & 
// \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) ) ) # ( !\my_frame_driver|write_buf_mem_address [13] & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (!\my_frame_driver|write_buf_mem_address [14])) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  
// & (((!\my_frame_driver|read_buf_mem_address [14] & !\my_frame_driver|read_buf_mem_address [13])))) ) )

	.dataa(!\my_frame_driver|write_buf_mem_address [14]),
	.datab(!\my_frame_driver|read_buf_mem_address [14]),
	.datac(!\my_frame_driver|read_buf_mem_address [13]),
	.datad(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] .extended_lut = "off";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] .lut_mask = 64'hAAC0AAC000C000C0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[0]~0_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N54
cyclonev_lcell_comb \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0 (
// Equation(s):
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout  = ( \my_frame_driver|write_buf_mem_address [13] & ( \my_frame_driver|write_buf_mem_address [14] & ( (\my_frame_driver|write_buf_mem_wren~q  & 
// !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) ) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|write_buf_mem_wren~q ),
	.datac(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_address [13]),
	.dataf(!\my_frame_driver|write_buf_mem_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0 .lut_mask = 64'h0000000000003030;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N27
cyclonev_lcell_comb \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 (
// Equation(s):
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout  = ( \my_frame_driver|write_buf_mem_address [14] & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (\my_frame_driver|write_buf_mem_address [13])) # 
// (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (((\my_frame_driver|read_buf_mem_address [14] & \my_frame_driver|read_buf_mem_address [13])))) ) ) # ( !\my_frame_driver|write_buf_mem_address [14] & ( (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// (\my_frame_driver|read_buf_mem_address [14] & \my_frame_driver|read_buf_mem_address [13])) ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datab(!\my_frame_driver|write_buf_mem_address [13]),
	.datac(!\my_frame_driver|read_buf_mem_address [14]),
	.datad(!\my_frame_driver|read_buf_mem_address [13]),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 .extended_lut = "off";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 .lut_mask = 64'h0005000522272227;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[0]~0_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N36
cyclonev_lcell_comb \my_frame_driver|VGA_B[0]~1 (
// Equation(s):
// \my_frame_driver|VGA_B[0]~1_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24~portadataout  & !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0~portadataout ) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[0]~1 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[0]~1 .lut_mask = 64'h0C0C44443F3F7777;
defparam \my_frame_driver|VGA_B[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y34_N1
dffeas \my_frame_driver|write_buf_mem_wren~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_wren~feeder_combout ),
	.asdata(\my_frame_driver|Selector44~0_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_wren~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_wren~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_wren~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y36_N53
dffeas \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ .is_wysiwyg = "true";
defparam \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N51
cyclonev_lcell_comb \my_frame_driver|Selector47~0 (
// Equation(s):
// \my_frame_driver|Selector47~0_combout  = ( \b1|S.START~DUPLICATE_q  & ( (!\my_frame_driver|S.RFM_INIT_START~q  & ((\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~q ))) # (\my_frame_driver|S.RFM_INIT_START~q  & (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q 
// )) ) ) # ( !\b1|S.START~DUPLICATE_q  & ( (\my_frame_driver|S.RFM_INIT_START~q  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) ) )

	.dataa(!\my_frame_driver|S.RFM_INIT_START~q ),
	.datab(gnd),
	.datac(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datad(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~q ),
	.datae(gnd),
	.dataf(!\b1|S.START~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|Selector47~0 .extended_lut = "off";
defparam \my_frame_driver|Selector47~0 .lut_mask = 64'h0505050505AF05AF;
defparam \my_frame_driver|Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y36_N52
dffeas \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N16
dffeas \my_frame_driver|write_buf_mem_address[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[13]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[13]~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N27
cyclonev_lcell_comb \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0 (
// Equation(s):
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout  = ( \my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q  & ( (\my_frame_driver|write_buf_mem_wren~DUPLICATE_q  & 
// (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & \my_frame_driver|write_buf_mem_address [14])) ) )

	.dataa(!\my_frame_driver|write_buf_mem_wren~DUPLICATE_q ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\my_frame_driver|write_buf_mem_address [14]),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0 .lut_mask = 64'h0000000000440044;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N39
cyclonev_lcell_comb \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 (
// Equation(s):
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout  = ( \my_frame_driver|read_buf_mem_address [14] & ( \my_frame_driver|read_buf_mem_address [13] & ( 
// ((\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q  & \my_frame_driver|write_buf_mem_address [14])) # (\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ) ) ) ) # ( !\my_frame_driver|read_buf_mem_address [14] & ( 
// \my_frame_driver|read_buf_mem_address [13] & ( (\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q  & (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & \my_frame_driver|write_buf_mem_address [14])) ) ) ) # ( 
// \my_frame_driver|read_buf_mem_address [14] & ( !\my_frame_driver|read_buf_mem_address [13] & ( (\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q  & (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & \my_frame_driver|write_buf_mem_address 
// [14])) ) ) ) # ( !\my_frame_driver|read_buf_mem_address [14] & ( !\my_frame_driver|read_buf_mem_address [13] & ( (\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q  & (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & 
// \my_frame_driver|write_buf_mem_address [14])) ) ) )

	.dataa(!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datad(!\my_frame_driver|write_buf_mem_address [14]),
	.datae(!\my_frame_driver|read_buf_mem_address [14]),
	.dataf(!\my_frame_driver|read_buf_mem_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 .extended_lut = "off";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 .lut_mask = 64'h0050005000500F5F;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N51
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[0]~0 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[0]~0_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[0]~0 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[0]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N51
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[0]~0 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[0]~0_combout  = ( \my_frame_driver|write_buf_mem_address [0] & ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|read_buf_mem_address [0] ) ) ) # ( 
// !\my_frame_driver|write_buf_mem_address [0] & ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|read_buf_mem_address [0] ) ) ) # ( \my_frame_driver|write_buf_mem_address [0] & ( 
// !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  ) )

	.dataa(!\my_frame_driver|read_buf_mem_address [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_address [0]),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[0]~0 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[0]~0 .lut_mask = 64'h0000FFFF55555555;
defparam \my_frame_driver|frame_buf_mem_address1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N53
dffeas \my_frame_driver|write_buf_mem_address[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[1]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[1]~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N9
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[1]~1 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[1]~1_combout  = ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|read_buf_mem_address [1] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( 
// \my_frame_driver|write_buf_mem_address[1]~DUPLICATE_q  ) )

	.dataa(!\my_frame_driver|write_buf_mem_address[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_frame_driver|read_buf_mem_address [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[1]~1 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[1]~1 .lut_mask = 64'h555555550F0F0F0F;
defparam \my_frame_driver|frame_buf_mem_address1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N44
dffeas \my_frame_driver|write_buf_mem_address[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|write_buf_mem_address[2]~feeder_combout ),
	.asdata(\~GND~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\my_frame_driver|S.RFM_DRAWING~q ),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_address[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_address[2]~DUPLICATE .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_address[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N12
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[2]~2 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[2]~2_combout  = ( \my_frame_driver|write_buf_mem_address[2]~DUPLICATE_q  & ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|read_buf_mem_address [2] ) ) ) # ( 
// !\my_frame_driver|write_buf_mem_address[2]~DUPLICATE_q  & ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|read_buf_mem_address [2] ) ) ) # ( \my_frame_driver|write_buf_mem_address[2]~DUPLICATE_q  & ( 
// !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|read_buf_mem_address [2]),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_address[2]~DUPLICATE_q ),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[2]~2 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[2]~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \my_frame_driver|frame_buf_mem_address1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N48
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[3]~3 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[3]~3_combout  = ( \my_frame_driver|read_buf_mem_address [3] & ( (\my_frame_driver|write_buf_mem_address [3]) # (\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~q ) ) ) # ( !\my_frame_driver|read_buf_mem_address [3] & ( 
// (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~q  & \my_frame_driver|write_buf_mem_address [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~q ),
	.datad(!\my_frame_driver|write_buf_mem_address [3]),
	.datae(gnd),
	.dataf(!\my_frame_driver|read_buf_mem_address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[3]~3 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[3]~3 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \my_frame_driver|frame_buf_mem_address1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N57
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[4]~4 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[4]~4_combout  = ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|read_buf_mem_address [4] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( 
// \my_frame_driver|write_buf_mem_address [4] ) )

	.dataa(!\my_frame_driver|write_buf_mem_address [4]),
	.datab(gnd),
	.datac(!\my_frame_driver|read_buf_mem_address [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[4]~4 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[4]~4 .lut_mask = 64'h555555550F0F0F0F;
defparam \my_frame_driver|frame_buf_mem_address1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N36
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[5]~5 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[5]~5_combout  = ( \my_frame_driver|read_buf_mem_address [5] & ( (\my_frame_driver|write_buf_mem_address [5]) # (\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ) ) ) # ( 
// !\my_frame_driver|read_buf_mem_address [5] & ( (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & \my_frame_driver|write_buf_mem_address [5]) ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|write_buf_mem_address [5]),
	.datae(gnd),
	.dataf(!\my_frame_driver|read_buf_mem_address [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[5]~5 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[5]~5 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \my_frame_driver|frame_buf_mem_address1[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N39
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[6]~6 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[6]~6_combout  = ( \my_frame_driver|read_buf_mem_address [6] & ( (\my_frame_driver|write_buf_mem_address [6]) # (\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ) ) ) # ( 
// !\my_frame_driver|read_buf_mem_address [6] & ( (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & \my_frame_driver|write_buf_mem_address [6]) ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|read_buf_mem_address [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[6]~6 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[6]~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \my_frame_driver|frame_buf_mem_address1[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N36
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[7]~7 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[7]~7_combout  = ( \my_frame_driver|read_buf_mem_address [7] & ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  ) ) # ( \my_frame_driver|read_buf_mem_address [7] & ( 
// !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_address [7] ) ) ) # ( !\my_frame_driver|read_buf_mem_address [7] & ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( 
// \my_frame_driver|write_buf_mem_address [7] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address [7]),
	.datad(gnd),
	.datae(!\my_frame_driver|read_buf_mem_address [7]),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[7]~7 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[7]~7 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \my_frame_driver|frame_buf_mem_address1[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y37_N54
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[8]~8 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[8]~8_combout  = ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|read_buf_mem_address [8] ) ) # ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( 
// \my_frame_driver|read_buf_mem_address [8] & ( \my_frame_driver|write_buf_mem_address [8] ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( !\my_frame_driver|read_buf_mem_address [8] & ( \my_frame_driver|write_buf_mem_address [8] ) ) 
// )

	.dataa(gnd),
	.datab(!\my_frame_driver|write_buf_mem_address [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|read_buf_mem_address [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[8]~8 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[8]~8 .lut_mask = 64'h333300003333FFFF;
defparam \my_frame_driver|frame_buf_mem_address1[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y36_N6
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[9]~9 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[9]~9_combout  = ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_address [9] & ( \my_frame_driver|read_buf_mem_address [9] ) ) ) # ( 
// !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_address [9] ) ) # ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( !\my_frame_driver|write_buf_mem_address [9] & ( 
// \my_frame_driver|read_buf_mem_address [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|read_buf_mem_address [9]),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_address [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[9]~9 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[9]~9 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \my_frame_driver|frame_buf_mem_address1[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y37_N12
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[10]~10 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[10]~10_combout  = ( \my_frame_driver|write_buf_mem_address [10] & ( \my_frame_driver|read_buf_mem_address [10] ) ) # ( !\my_frame_driver|write_buf_mem_address [10] & ( \my_frame_driver|read_buf_mem_address [10] & ( 
// \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  ) ) ) # ( \my_frame_driver|write_buf_mem_address [10] & ( !\my_frame_driver|read_buf_mem_address [10] & ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_address [10]),
	.dataf(!\my_frame_driver|read_buf_mem_address [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[10]~10 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[10]~10 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \my_frame_driver|frame_buf_mem_address1[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N21
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[11]~11 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[11]~11_combout  = ( \my_frame_driver|read_buf_mem_address [11] & ( (\my_frame_driver|write_buf_mem_address [11]) # (\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ) ) ) # ( 
// !\my_frame_driver|read_buf_mem_address [11] & ( (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & \my_frame_driver|write_buf_mem_address [11]) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datac(!\my_frame_driver|write_buf_mem_address [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|read_buf_mem_address [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[11]~11 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[11]~11 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \my_frame_driver|frame_buf_mem_address1[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N27
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[12]~12 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[12]~12_combout  = ( \my_frame_driver|read_buf_mem_address [12] & ( (\my_frame_driver|write_buf_mem_address [12]) # (\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ) ) ) # ( 
// !\my_frame_driver|read_buf_mem_address [12] & ( (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & \my_frame_driver|write_buf_mem_address [12]) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datac(!\my_frame_driver|write_buf_mem_address [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|read_buf_mem_address [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[12]~12 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[12]~12 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \my_frame_driver|frame_buf_mem_address1[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[0]~0_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N57
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[14]~14 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[14]~14_combout  = (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & (\my_frame_driver|write_buf_mem_address [14])) # (\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & 
// ((\my_frame_driver|read_buf_mem_address [14])))

	.dataa(!\my_frame_driver|write_buf_mem_address [14]),
	.datab(!\my_frame_driver|read_buf_mem_address [14]),
	.datac(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[14]~14 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[14]~14 .lut_mask = 64'h5353535353535353;
defparam \my_frame_driver|frame_buf_mem_address1[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y48_N59
dffeas \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|frame_buf_mem_address1[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N0
cyclonev_lcell_comb \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0 (
// Equation(s):
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( !\my_frame_driver|write_buf_mem_address [14] & ( 
// (!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q  & \my_frame_driver|write_buf_mem_wren~DUPLICATE_q ) ) ) )

	.dataa(!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_wren~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0 .lut_mask = 64'h0A0A000000000000;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N9
cyclonev_lcell_comb \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] (
// Equation(s):
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2] = ( !\my_frame_driver|read_buf_mem_address [14] & ( \my_frame_driver|write_buf_mem_address [14] & ( (!\my_frame_driver|read_buf_mem_address [13] & 
// \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ) ) ) ) # ( \my_frame_driver|read_buf_mem_address [14] & ( !\my_frame_driver|write_buf_mem_address [14] & ( (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & 
// !\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ) ) ) ) # ( !\my_frame_driver|read_buf_mem_address [14] & ( !\my_frame_driver|write_buf_mem_address [14] & ( (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & 
// ((!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ))) # (\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & (!\my_frame_driver|read_buf_mem_address [13])) ) ) )

	.dataa(!\my_frame_driver|read_buf_mem_address [13]),
	.datab(gnd),
	.datac(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datad(!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ),
	.datae(!\my_frame_driver|read_buf_mem_address [14]),
	.dataf(!\my_frame_driver|write_buf_mem_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] .extended_lut = "off";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] .lut_mask = 64'hFA0AF0000A0A0000;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[0]~0_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N51
cyclonev_lcell_comb \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0 (
// Equation(s):
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout  = ( \my_frame_driver|write_buf_mem_wren~DUPLICATE_q  & ( (\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q  & 
// (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & !\my_frame_driver|write_buf_mem_address [14])) ) )

	.dataa(!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\my_frame_driver|write_buf_mem_address [14]),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_wren~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0 .lut_mask = 64'h0000000044004400;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N54
cyclonev_lcell_comb \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 (
// Equation(s):
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout  = ( \my_frame_driver|read_buf_mem_address [13] & ( (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & (!\my_frame_driver|write_buf_mem_address 
// [14] & ((\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q )))) # (\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & (((!\my_frame_driver|read_buf_mem_address [14])))) ) ) # ( !\my_frame_driver|read_buf_mem_address [13] & ( 
// (!\my_frame_driver|write_buf_mem_address [14] & (\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q  & !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q )) ) )

	.dataa(!\my_frame_driver|write_buf_mem_address [14]),
	.datab(!\my_frame_driver|read_buf_mem_address [14]),
	.datac(!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ),
	.datad(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|read_buf_mem_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 .lut_mask = 64'h0A000A000ACC0ACC;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[0]~0_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N24
cyclonev_lcell_comb \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0 (
// Equation(s):
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout  = ( \my_frame_driver|write_buf_mem_address [14] & ( (\my_frame_driver|write_buf_mem_wren~DUPLICATE_q  & 
// (!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & !\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q )) ) )

	.dataa(!\my_frame_driver|write_buf_mem_wren~DUPLICATE_q ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datac(!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0 .lut_mask = 64'h0000000040404040;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N18
cyclonev_lcell_comb \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 (
// Equation(s):
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout  = ( \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_address [14] & ( (!\my_frame_driver|read_buf_mem_address 
// [13] & \my_frame_driver|read_buf_mem_address [14]) ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_address [14] & ( !\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q  ) ) ) # ( 
// \my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( !\my_frame_driver|write_buf_mem_address [14] & ( (!\my_frame_driver|read_buf_mem_address [13] & \my_frame_driver|read_buf_mem_address [14]) ) ) )

	.dataa(!\my_frame_driver|read_buf_mem_address [13]),
	.datab(gnd),
	.datac(!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ),
	.datad(!\my_frame_driver|read_buf_mem_address [14]),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 .extended_lut = "off";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 .lut_mask = 64'h000000AAF0F000AA;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[0]~0_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N48
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_address1[13]~13 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_address1[13]~13_combout  = ( \my_frame_driver|read_buf_mem_address [13] & ( (\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ) # (\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ) ) ) # ( 
// !\my_frame_driver|read_buf_mem_address [13] & ( (\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q  & !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ) ) )

	.dataa(!\my_frame_driver|write_buf_mem_address[13]~DUPLICATE_q ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|read_buf_mem_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_address1[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_address1[13]~13 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_address1[13]~13 .lut_mask = 64'h4444444477777777;
defparam \my_frame_driver|frame_buf_mem_address1[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y48_N49
dffeas \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|frame_buf_mem_address1[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y43_N3
cyclonev_lcell_comb \my_frame_driver|VGA_B[0]~0 (
// Equation(s):
// \my_frame_driver|VGA_B[0]~0_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72~portadataout )) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72~portadataout )) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0~portadataout ) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0~portadataout ) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[0]~0 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[0]~0 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \my_frame_driver|VGA_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N39
cyclonev_lcell_comb \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0 (
// Equation(s):
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout  = ( \my_frame_driver|write_buf_mem_address [14] & ( (\my_frame_driver|write_buf_mem_wren~q  & (!\my_frame_driver|write_buf_mem_address [13] & 
// !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|write_buf_mem_wren~q ),
	.datac(!\my_frame_driver|write_buf_mem_address [13]),
	.datad(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0 .lut_mask = 64'h0000000030003000;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N18
cyclonev_lcell_comb \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 (
// Equation(s):
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout  = ( \my_frame_driver|write_buf_mem_address [13] & ( (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (!\my_frame_driver|read_buf_mem_address [13] & 
// \my_frame_driver|read_buf_mem_address [14])) ) ) # ( !\my_frame_driver|write_buf_mem_address [13] & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (((\my_frame_driver|write_buf_mem_address [14])))) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// (!\my_frame_driver|read_buf_mem_address [13] & ((\my_frame_driver|read_buf_mem_address [14])))) ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datab(!\my_frame_driver|read_buf_mem_address [13]),
	.datac(!\my_frame_driver|write_buf_mem_address [14]),
	.datad(!\my_frame_driver|read_buf_mem_address [14]),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 .extended_lut = "off";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 .lut_mask = 64'h0A4E0A4E00440044;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[0]~0_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N12
cyclonev_lcell_comb \my_frame_driver|VGA_B[0]~2 (
// Equation(s):
// \my_frame_driver|VGA_B[0]~2_combout  = ( \my_frame_driver|VGA_B[0]~0_combout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// ((\my_frame_driver|VGA_B[0]~1_combout ) # (\my_frame_driver|always1~3_combout ))) # (\my_frame_driver|VGA_G[3]~0_combout ) ) ) ) # ( !\my_frame_driver|VGA_B[0]~0_combout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( ((\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((\my_frame_driver|VGA_B[0]~1_combout ) # (\my_frame_driver|VGA_G[3]~0_combout )))) # 
// (\my_frame_driver|always1~3_combout ) ) ) ) # ( \my_frame_driver|VGA_B[0]~0_combout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// (((!\my_frame_driver|VGA_G[3]~0_combout  & \my_frame_driver|VGA_B[0]~1_combout )) # (\my_frame_driver|always1~3_combout )) ) ) ) # ( !\my_frame_driver|VGA_B[0]~0_combout  & ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( ((!\my_frame_driver|VGA_G[3]~0_combout  & (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & \my_frame_driver|VGA_B[0]~1_combout ))) # 
// (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datac(!\my_frame_driver|always1~3_combout ),
	.datad(!\my_frame_driver|VGA_B[0]~1_combout ),
	.datae(!\my_frame_driver|VGA_B[0]~0_combout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[0]~2 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[0]~2 .lut_mask = 64'h0F2FCFEF1F3FDFFF;
defparam \my_frame_driver|VGA_B[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N6
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h110511AFBB05BBAF;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N7
dffeas \my_frame_driver|write_buf_mem_data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[1] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N39
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[1]~1 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[1]~1_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[1]~1 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[1]~1 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[1]~1_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[1]~1_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[1]~1_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[1]~1_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y39_N12
cyclonev_lcell_comb \my_frame_driver|VGA_B[1]~3 (
// Equation(s):
// \my_frame_driver|VGA_B[1]~3_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[1]~3 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[1]~3 .lut_mask = 64'h474700334747CCFF;
defparam \my_frame_driver|VGA_B[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y36_N54
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[1]~1 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[1]~1_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[1]~1 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[1]~1 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[1]~1_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[1]~1_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[1]~1_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y30_N12
cyclonev_lcell_comb \my_frame_driver|VGA_B[1]~4 (
// Equation(s):
// \my_frame_driver|VGA_B[1]~4_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73~portadataout )) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73~portadataout )) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73~portadataout  & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[1]~4 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[1]~4 .lut_mask = 64'h1111D1D11D1DDDDD;
defparam \my_frame_driver|VGA_B[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[1]~1_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N24
cyclonev_lcell_comb \my_frame_driver|VGA_B[1]~5 (
// Equation(s):
// \my_frame_driver|VGA_B[1]~5_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \my_frame_driver|always1~3_combout  ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \my_frame_driver|always1~3_combout  ) ) # ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\my_frame_driver|always1~3_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (\my_frame_driver|VGA_B[1]~3_combout )) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (((\my_frame_driver|VGA_B[1]~4_combout ) # 
// (\my_frame_driver|VGA_G[3]~0_combout )))) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( !\my_frame_driver|always1~3_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// (\my_frame_driver|VGA_B[1]~3_combout )) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (((!\my_frame_driver|VGA_G[3]~0_combout  & \my_frame_driver|VGA_B[1]~4_combout )))) ) ) )

	.dataa(!\my_frame_driver|VGA_B[1]~3_combout ),
	.datab(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datac(!\my_frame_driver|VGA_B[1]~4_combout ),
	.datad(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\my_frame_driver|always1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[1]~5 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[1]~5 .lut_mask = 64'h550C553FFFFFFFFF;
defparam \my_frame_driver|VGA_B[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N24
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h404C434F707C737F;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N25
dffeas \my_frame_driver|write_buf_mem_data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[2] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y44_N12
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[2]~2 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[2]~2_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[2]~2 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[2]~2 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[2]~2_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[2]~2_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[2]~2_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[2]~2_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N0
cyclonev_lcell_comb \my_frame_driver|VGA_B[2]~6 (
// Equation(s):
// \my_frame_driver|VGA_B[2]~6_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[2]~6 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[2]~6 .lut_mask = 64'h0C440C773F443F77;
defparam \my_frame_driver|VGA_B[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N21
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[2]~2 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[2]~2_combout  = ( \my_frame_driver|write_buf_mem_data [2] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[2]~2 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[2]~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \my_frame_driver|frame_buf_mem_data0[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[2]~2_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[2]~2_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[2]~2_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[2]~2_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y29_N0
cyclonev_lcell_comb \my_frame_driver|VGA_B[2]~7 (
// Equation(s):
// \my_frame_driver|VGA_B[2]~7_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2~portadataout ) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0])) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2~portadataout  & 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0])) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[2]~7 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[2]~7 .lut_mask = 64'h40404C4C73737F7F;
defparam \my_frame_driver|VGA_B[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N39
cyclonev_lcell_comb \my_frame_driver|VGA_B[2]~8 (
// Equation(s):
// \my_frame_driver|VGA_B[2]~8_combout  = ( \my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_G[3]~0_combout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_G[3]~0_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q 
//  & (\my_frame_driver|VGA_B[2]~6_combout )) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) ) ) ) # ( \my_frame_driver|always1~3_combout  & ( 
// !\my_frame_driver|VGA_G[3]~0_combout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( !\my_frame_driver|VGA_G[3]~0_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (\my_frame_driver|VGA_B[2]~6_combout )) # 
// (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((\my_frame_driver|VGA_B[2]~7_combout ))) ) ) )

	.dataa(!\my_frame_driver|VGA_B[2]~6_combout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datac(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datad(!\my_frame_driver|VGA_B[2]~7_combout ),
	.datae(!\my_frame_driver|always1~3_combout ),
	.dataf(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[2]~8 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[2]~8 .lut_mask = 64'h505FFFFF5353FFFF;
defparam \my_frame_driver|VGA_B[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N48
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h110511AFBB05BBAF;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N49
dffeas \my_frame_driver|write_buf_mem_data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[3] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y41_N36
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[3]~3 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[3]~3_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[3]~3 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[3]~3 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[3]~3_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[3]~3_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[3]~3_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[3]~3_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y45_N0
cyclonev_lcell_comb \my_frame_driver|VGA_B[3]~9 (
// Equation(s):
// \my_frame_driver|VGA_B[3]~9_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51~portadataout  & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3~portadataout  & !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51~portadataout ))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[3]~9 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[3]~9 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \my_frame_driver|VGA_B[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N39
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[3]~3 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[3]~3_combout  = ( \my_frame_driver|write_buf_mem_data [3] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_data [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[3]~3 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[3]~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \my_frame_driver|frame_buf_mem_data0[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[3]~3_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[3]~3_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[3]~3_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[3]~3_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N36
cyclonev_lcell_comb \my_frame_driver|VGA_B[3]~10 (
// Equation(s):
// \my_frame_driver|VGA_B[3]~10_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75~portadataout  ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75~portadataout  ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3~portadataout ) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3~portadataout ) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[3]~10 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[3]~10 .lut_mask = 64'h0A0A5F5F33333333;
defparam \my_frame_driver|VGA_B[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N12
cyclonev_lcell_comb \my_frame_driver|VGA_B[3]~11 (
// Equation(s):
// \my_frame_driver|VGA_B[3]~11_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \my_frame_driver|VGA_B[3]~10_combout  & ( ((\my_frame_driver|VGA_B[3]~9_combout ) # 
// (\my_frame_driver|always1~3_combout )) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( \my_frame_driver|VGA_B[3]~10_combout  & ( 
// ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (\my_frame_driver|VGA_B[3]~9_combout )) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((!\my_frame_driver|VGA_G[3]~0_combout )))) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( !\my_frame_driver|VGA_B[3]~10_combout  & ( ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (\my_frame_driver|VGA_B[3]~9_combout )) # 
// (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((\my_frame_driver|VGA_G[3]~0_combout )))) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// !\my_frame_driver|VGA_B[3]~10_combout  & ( ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & \my_frame_driver|VGA_B[3]~9_combout )) # (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datab(!\my_frame_driver|always1~3_combout ),
	.datac(!\my_frame_driver|VGA_B[3]~9_combout ),
	.datad(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\my_frame_driver|VGA_B[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[3]~11 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[3]~11 .lut_mask = 64'h3B3B3B7F7F3B7F7F;
defparam \my_frame_driver|VGA_B[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N30
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52~portadataout  & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52~portadataout  & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h0252A2F20757A7F7;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N32
dffeas \my_frame_driver|write_buf_mem_data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[4] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N51
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[4]~4 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[4]~4_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[4]~4 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[4]~4 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[4]~4_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[4]~4_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[4]~4_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[4]~4_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y50_N48
cyclonev_lcell_comb \my_frame_driver|VGA_B[4]~12 (
// Equation(s):
// \my_frame_driver|VGA_B[4]~12_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76~portadataout  & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28~portadataout )) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28~portadataout )) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[4]~12 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[4]~12 .lut_mask = 64'h05F505F50303F3F3;
defparam \my_frame_driver|VGA_B[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N3
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[4]~4 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[4]~4_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[4]~4 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[4]~4 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[4]~4_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[4]~4_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[4]~4_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[4]~4_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N15
cyclonev_lcell_comb \my_frame_driver|VGA_B[4]~13 (
// Equation(s):
// \my_frame_driver|VGA_B[4]~13_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76~portadataout  ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4~portadataout ))) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28~portadataout )) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[4]~13 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[4]~13 .lut_mask = 64'h0F550F5533333333;
defparam \my_frame_driver|VGA_B[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N24
cyclonev_lcell_comb \my_frame_driver|VGA_B[4]~14 (
// Equation(s):
// \my_frame_driver|VGA_B[4]~14_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|VGA_B[4]~13_combout  & ( ((!\my_frame_driver|VGA_G[3]~0_combout ) # (\my_frame_driver|always1~3_combout )) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52~portadataout ) ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|VGA_B[4]~13_combout  & ( (\my_frame_driver|always1~3_combout ) # 
// (\my_frame_driver|VGA_B[4]~12_combout ) ) ) ) # ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( !\my_frame_driver|VGA_B[4]~13_combout  & ( ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52~portadataout  & 
// \my_frame_driver|VGA_G[3]~0_combout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( !\my_frame_driver|VGA_B[4]~13_combout  & ( (\my_frame_driver|always1~3_combout ) # 
// (\my_frame_driver|VGA_B[4]~12_combout ) ) ) )

	.dataa(!\my_frame_driver|VGA_B[4]~12_combout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datad(!\my_frame_driver|always1~3_combout ),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|VGA_B[4]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[4]~14 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[4]~14 .lut_mask = 64'h55FF03FF55FFF3FF;
defparam \my_frame_driver|VGA_B[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N0
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53~portadataout  & 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) ) ) ) # ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N1
dffeas \my_frame_driver|write_buf_mem_data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[5] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N57
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[5]~5 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[5]~5_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[5]~5 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[5]~5 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[5]~5_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[5]~5_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[5]~5_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N36
cyclonev_lcell_comb \my_frame_driver|VGA_B[5]~16 (
// Equation(s):
// \my_frame_driver|VGA_B[5]~16_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29~portadataout ))) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29~portadataout )) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[5]~16 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[5]~16 .lut_mask = 64'h040437378C8CBFBF;
defparam \my_frame_driver|VGA_B[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[5]~5_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N33
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[5]~5 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[5]~5_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[5]~5 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[5]~5 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[5]~5_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[5]~5_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[5]~5_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[5]~5_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y41_N3
cyclonev_lcell_comb \my_frame_driver|VGA_B[5]~15 (
// Equation(s):
// \my_frame_driver|VGA_B[5]~15_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53~portadataout  & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[5]~15 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[5]~15 .lut_mask = 64'h000FFF0F55335533;
defparam \my_frame_driver|VGA_B[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y40_N12
cyclonev_lcell_comb \my_frame_driver|VGA_B[5]~17 (
// Equation(s):
// \my_frame_driver|VGA_B[5]~17_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \my_frame_driver|VGA_B[5]~15_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// (((\my_frame_driver|VGA_B[5]~16_combout ) # (\my_frame_driver|always1~3_combout )) # (\my_frame_driver|VGA_G[3]~0_combout )) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// \my_frame_driver|VGA_B[5]~15_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # (((!\my_frame_driver|VGA_G[3]~0_combout  & \my_frame_driver|VGA_B[5]~16_combout )) # (\my_frame_driver|always1~3_combout )) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\my_frame_driver|VGA_B[5]~15_combout  & ( ((\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((\my_frame_driver|VGA_B[5]~16_combout ) # 
// (\my_frame_driver|VGA_G[3]~0_combout )))) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( !\my_frame_driver|VGA_B[5]~15_combout  & ( 
// ((\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (!\my_frame_driver|VGA_G[3]~0_combout  & \my_frame_driver|VGA_B[5]~16_combout ))) # (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datab(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datac(!\my_frame_driver|always1~3_combout ),
	.datad(!\my_frame_driver|VGA_B[5]~16_combout ),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\my_frame_driver|VGA_B[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[5]~17 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[5]~17 .lut_mask = 64'h0F4F1F5FAFEFBFFF;
defparam \my_frame_driver|VGA_B[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N39
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h202A707A252F757F;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N40
dffeas \my_frame_driver|write_buf_mem_data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[6] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y38_N0
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[6]~6 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[6]~6_combout  = ( \my_frame_driver|write_buf_mem_data [6] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_data [6]),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[6]~6 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[6]~6 .lut_mask = 64'h0000FFFF00000000;
defparam \my_frame_driver|frame_buf_mem_data0[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[6]~6_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[6]~6_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[6]~6_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N45
cyclonev_lcell_comb \my_frame_driver|VGA_B[6]~19 (
// Equation(s):
// \my_frame_driver|VGA_B[6]~19_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6~portadataout ) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// ((!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6~portadataout  & !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1])) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[6]~19 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[6]~19 .lut_mask = 64'h20202F2F70707F7F;
defparam \my_frame_driver|VGA_B[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N42
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[6]~6 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[6]~6_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[6]~6 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[6]~6 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[6]~6_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[6]~6_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[6]~6_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[6]~6_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N27
cyclonev_lcell_comb \my_frame_driver|VGA_B[6]~18 (
// Equation(s):
// \my_frame_driver|VGA_B[6]~18_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[6]~18 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[6]~18 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \my_frame_driver|VGA_B[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[6]~6_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N42
cyclonev_lcell_comb \my_frame_driver|VGA_B[6]~20 (
// Equation(s):
// \my_frame_driver|VGA_B[6]~20_combout  = ( \my_frame_driver|VGA_B[6]~18_combout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// (((\my_frame_driver|VGA_B[6]~19_combout ) # (\my_frame_driver|VGA_G[3]~0_combout )) # (\my_frame_driver|always1~3_combout )) ) ) ) # ( !\my_frame_driver|VGA_B[6]~18_combout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( ((\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((\my_frame_driver|VGA_B[6]~19_combout ) # (\my_frame_driver|VGA_G[3]~0_combout )))) # 
// (\my_frame_driver|always1~3_combout ) ) ) ) # ( \my_frame_driver|VGA_B[6]~18_combout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// (((!\my_frame_driver|VGA_G[3]~0_combout  & \my_frame_driver|VGA_B[6]~19_combout )) # (\my_frame_driver|always1~3_combout )) ) ) ) # ( !\my_frame_driver|VGA_B[6]~18_combout  & ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & ( ((\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (!\my_frame_driver|VGA_G[3]~0_combout  & \my_frame_driver|VGA_B[6]~19_combout ))) # 
// (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datab(!\my_frame_driver|always1~3_combout ),
	.datac(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datad(!\my_frame_driver|VGA_B[6]~19_combout ),
	.datae(!\my_frame_driver|VGA_B[6]~18_combout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[6]~20 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[6]~20 .lut_mask = 64'h3373BBFB3777BFFF;
defparam \my_frame_driver|VGA_B[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N18
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7~portadataout  & !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7~portadataout )))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79~portadataout  & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7~portadataout  & !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79~portadataout  & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N19
dffeas \my_frame_driver|write_buf_mem_data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[7] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N12
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[7]~7 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[7]~7_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[7]~7 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[7]~7 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[7]~7_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[7]~7_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[7]~7_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[7]~7_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y49_N15
cyclonev_lcell_comb \my_frame_driver|VGA_B[7]~21 (
// Equation(s):
// \my_frame_driver|VGA_B[7]~21_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[7]~21 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[7]~21 .lut_mask = 64'h02A252F207A757F7;
defparam \my_frame_driver|VGA_B[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N33
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[7]~7 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[7]~7_combout  = ( \my_frame_driver|write_buf_mem_data [7] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[7]~7 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[7]~7 .lut_mask = 64'h00000000FF00FF00;
defparam \my_frame_driver|frame_buf_mem_data0[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[7]~7_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[7]~7_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[7]~7_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[7]~7_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N15
cyclonev_lcell_comb \my_frame_driver|VGA_B[7]~22 (
// Equation(s):
// \my_frame_driver|VGA_B[7]~22_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79~portadataout ) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7~portadataout )) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(gnd),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[7]~22 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[7]~22 .lut_mask = 64'h505F505F000FF0FF;
defparam \my_frame_driver|VGA_B[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y39_N12
cyclonev_lcell_comb \my_frame_driver|VGA_B[7]~23 (
// Equation(s):
// \my_frame_driver|VGA_B[7]~23_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|always1~3_combout  ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|always1~3_combout  ) ) # ( 
// \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( !\my_frame_driver|always1~3_combout  & ( (!\my_frame_driver|VGA_G[3]~0_combout  & ((\my_frame_driver|VGA_B[7]~22_combout ))) # (\my_frame_driver|VGA_G[3]~0_combout  & 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55~portadataout )) ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( !\my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_B[7]~21_combout  ) ) )

	.dataa(!\my_frame_driver|VGA_B[7]~21_combout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datac(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datad(!\my_frame_driver|VGA_B[7]~22_combout ),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|always1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_B[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_B[7]~23 .extended_lut = "off";
defparam \my_frame_driver|VGA_B[7]~23 .lut_mask = 64'h555503F3FFFFFFFF;
defparam \my_frame_driver|VGA_B[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N24
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h02A252F207A757F7;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N25
dffeas \my_frame_driver|write_buf_mem_data[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[8] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N0
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[8]~8 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[8]~8_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[8]~8 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[8]~8 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[8]~8_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[8]~8_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[8]~8_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[8]~8_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N30
cyclonev_lcell_comb \my_frame_driver|VGA_G[0]~2 (
// Equation(s):
// \my_frame_driver|VGA_G[0]~2_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( ((!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[0]~2 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[0]~2 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \my_frame_driver|VGA_G[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y45_N30
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[8]~8 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[8]~8_combout  = ( \my_frame_driver|write_buf_mem_data [8] & ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_data [8]),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[8]~8 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[8]~8 .lut_mask = 64'h0000FFFF00000000;
defparam \my_frame_driver|frame_buf_mem_data1[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[8]~8_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y45_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[8]~8_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[8]~8_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[8]~8_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y45_N48
cyclonev_lcell_comb \my_frame_driver|VGA_G[0]~1 (
// Equation(s):
// \my_frame_driver|VGA_G[0]~1_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80~portadataout )) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80~portadataout )) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32~portadataout  & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[0]~1 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[0]~1 .lut_mask = 64'h0505F5F503F303F3;
defparam \my_frame_driver|VGA_G[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y38_N12
cyclonev_lcell_comb \my_frame_driver|VGA_G[0]~3 (
// Equation(s):
// \my_frame_driver|VGA_G[0]~3_combout  = ( \my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|VGA_G[0]~1_combout  & ( ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|VGA_G[0]~1_combout  & ( 
// ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # (\my_frame_driver|VGA_G[0]~2_combout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( \my_frame_driver|VGA_G[3]~0_combout  & ( !\my_frame_driver|VGA_G[0]~1_combout  & ( 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56~portadataout  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( 
// !\my_frame_driver|VGA_G[0]~1_combout  & ( ((\my_frame_driver|VGA_G[0]~2_combout  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) # (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|always1~3_combout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datac(!\my_frame_driver|VGA_G[0]~2_combout ),
	.datad(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datae(!\my_frame_driver|VGA_G[3]~0_combout ),
	.dataf(!\my_frame_driver|VGA_G[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[0]~3 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[0]~3 .lut_mask = 64'h555F5577FF5FFF77;
defparam \my_frame_driver|VGA_G[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N36
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9~portadataout ) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33~portadataout  & (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N37
dffeas \my_frame_driver|write_buf_mem_data[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[9] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N48
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[9]~9 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[9]~9_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[9]~9 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[9]~9 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[9]~9_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[9]~9_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[9]~9_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[9]~9_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N12
cyclonev_lcell_comb \my_frame_driver|VGA_G[1]~5 (
// Equation(s):
// \my_frame_driver|VGA_G[1]~5_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33~portadataout ) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33~portadataout ) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9~portadataout  & !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[1]~5 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[1]~5 .lut_mask = 64'h444477770C0C3F3F;
defparam \my_frame_driver|VGA_G[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N33
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[9]~9 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[9]~9_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[9]~9 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[9]~9 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[9]~9_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[9]~9_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[9]~9_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[9]~9_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y55_N24
cyclonev_lcell_comb \my_frame_driver|VGA_G[1]~4 (
// Equation(s):
// \my_frame_driver|VGA_G[1]~4_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57~portadataout  & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9~portadataout  & !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[1]~4 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[1]~4 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \my_frame_driver|VGA_G[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N6
cyclonev_lcell_comb \my_frame_driver|VGA_G[1]~6 (
// Equation(s):
// \my_frame_driver|VGA_G[1]~6_combout  = ( \my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_G[1]~4_combout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_G[1]~4_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q 
// ) # ((!\my_frame_driver|VGA_G[3]~0_combout  & ((\my_frame_driver|VGA_G[1]~5_combout ))) # (\my_frame_driver|VGA_G[3]~0_combout  & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) ) ) ) # ( 
// \my_frame_driver|always1~3_combout  & ( !\my_frame_driver|VGA_G[1]~4_combout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( !\my_frame_driver|VGA_G[1]~4_combout  & ( (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// ((!\my_frame_driver|VGA_G[3]~0_combout  & ((\my_frame_driver|VGA_G[1]~5_combout ))) # (\my_frame_driver|VGA_G[3]~0_combout  & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(!\my_frame_driver|VGA_G[1]~5_combout ),
	.datae(!\my_frame_driver|always1~3_combout ),
	.dataf(!\my_frame_driver|VGA_G[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[1]~6 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[1]~6 .lut_mask = 64'h0123FFFFCDEFFFFF;
defparam \my_frame_driver|VGA_G[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N9
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N11
dffeas \my_frame_driver|write_buf_mem_data[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[10] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N30
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[10]~10 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[10]~10_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[10]~10 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[10]~10 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[10]~10_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[10]~10_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[10]~10_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[10]~10_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y23_N39
cyclonev_lcell_comb \my_frame_driver|VGA_G[2]~8 (
// Equation(s):
// \my_frame_driver|VGA_G[2]~8_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0])) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ((!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[2]~8 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[2]~8 .lut_mask = 64'h5303530353F353F3;
defparam \my_frame_driver|VGA_G[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y56_N48
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[10]~10 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[10]~10_combout  = ( \my_frame_driver|write_buf_mem_data [10] & ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[10]~10 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[10]~10 .lut_mask = 64'h00000000F0F0F0F0;
defparam \my_frame_driver|frame_buf_mem_data1[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[10]~10_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[10]~10_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[10]~10_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[10]~10_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N54
cyclonev_lcell_comb \my_frame_driver|VGA_G[2]~7 (
// Equation(s):
// \my_frame_driver|VGA_G[2]~7_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[2]~7 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[2]~7 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \my_frame_driver|VGA_G[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N30
cyclonev_lcell_comb \my_frame_driver|VGA_G[2]~9 (
// Equation(s):
// \my_frame_driver|VGA_G[2]~9_combout  = ( \my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_G[2]~7_combout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_G[2]~7_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q 
// ) # ((!\my_frame_driver|VGA_G[3]~0_combout  & ((\my_frame_driver|VGA_G[2]~8_combout ))) # (\my_frame_driver|VGA_G[3]~0_combout  & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( 
// \my_frame_driver|always1~3_combout  & ( !\my_frame_driver|VGA_G[2]~7_combout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( !\my_frame_driver|VGA_G[2]~7_combout  & ( (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// ((!\my_frame_driver|VGA_G[3]~0_combout  & ((\my_frame_driver|VGA_G[2]~8_combout ))) # (\my_frame_driver|VGA_G[3]~0_combout  & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datac(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datad(!\my_frame_driver|VGA_G[2]~8_combout ),
	.datae(!\my_frame_driver|always1~3_combout ),
	.dataf(!\my_frame_driver|VGA_G[2]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[2]~9 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[2]~9 .lut_mask = 64'h0131FFFFCDFDFFFF;
defparam \my_frame_driver|VGA_G[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N54
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59~portadataout  & 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N56
dffeas \my_frame_driver|write_buf_mem_data[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[11] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y34_N48
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[11]~11 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[11]~11_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[11]~11 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[11]~11 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[11]~11_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[11]~11_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[11]~11_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[11]~11_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y31_N12
cyclonev_lcell_comb \my_frame_driver|VGA_G[3]~11 (
// Equation(s):
// \my_frame_driver|VGA_G[3]~11_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83~portadataout  ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35~portadataout ) ) ) ) # ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83~portadataout  ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11~portadataout  & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35~portadataout  & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[3]~11 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[3]~11 .lut_mask = 64'h03035555F3F35555;
defparam \my_frame_driver|VGA_G[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y40_N15
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[11]~11 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[11]~11_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[11]~11 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[11]~11 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[11]~11_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[11]~11_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[11]~11_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[11]~11_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y41_N0
cyclonev_lcell_comb \my_frame_driver|VGA_G[3]~10 (
// Equation(s):
// \my_frame_driver|VGA_G[3]~10_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83~portadataout  & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[3]~10 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[3]~10 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \my_frame_driver|VGA_G[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N36
cyclonev_lcell_comb \my_frame_driver|VGA_G[3]~12 (
// Equation(s):
// \my_frame_driver|VGA_G[3]~12_combout  = ( \my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_G[3]~10_combout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_G[3]~10_combout  & ( 
// (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # ((!\my_frame_driver|VGA_G[3]~0_combout  & ((\my_frame_driver|VGA_G[3]~11_combout ))) # (\my_frame_driver|VGA_G[3]~0_combout  & 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) ) ) ) # ( \my_frame_driver|always1~3_combout  & ( !\my_frame_driver|VGA_G[3]~10_combout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( 
// !\my_frame_driver|VGA_G[3]~10_combout  & ( (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((!\my_frame_driver|VGA_G[3]~0_combout  & ((\my_frame_driver|VGA_G[3]~11_combout ))) # (\my_frame_driver|VGA_G[3]~0_combout  & 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datac(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datad(!\my_frame_driver|VGA_G[3]~11_combout ),
	.datae(!\my_frame_driver|always1~3_combout ),
	.dataf(!\my_frame_driver|VGA_G[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[3]~12 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[3]~12 .lut_mask = 64'h0131FFFFCDFDFFFF;
defparam \my_frame_driver|VGA_G[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N12
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h220A770A225F775F;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N13
dffeas \my_frame_driver|write_buf_mem_data[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[12] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y35_N45
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[12]~12 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[12]~12_combout  = ( \my_frame_driver|write_buf_mem_data [12] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_data [12]),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[12]~12 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[12]~12 .lut_mask = 64'h0000FFFF00000000;
defparam \my_frame_driver|frame_buf_mem_data0[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[12]~12_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[12]~12_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[12]~12_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N33
cyclonev_lcell_comb \my_frame_driver|VGA_G[4]~14 (
// Equation(s):
// \my_frame_driver|VGA_G[4]~14_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84~portadataout )) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84~portadataout )) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84~portadataout ) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datac(gnd),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[4]~14 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[4]~14 .lut_mask = 64'h111111BBBB11BBBB;
defparam \my_frame_driver|VGA_G[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N36
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[12]~12 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[12]~12_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[12]~12 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[12]~12 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[12]~12_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 12;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[12]~12_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 12;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[12]~12_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[12]~12_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y44_N24
cyclonev_lcell_comb \my_frame_driver|VGA_G[4]~13 (
// Equation(s):
// \my_frame_driver|VGA_G[4]~13_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84~portadataout )) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84~portadataout )) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12~portadataout ) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[4]~13 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[4]~13 .lut_mask = 64'h00F00FFF35353535;
defparam \my_frame_driver|VGA_G[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[12]~12_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N24
cyclonev_lcell_comb \my_frame_driver|VGA_G[4]~15 (
// Equation(s):
// \my_frame_driver|VGA_G[4]~15_combout  = ( \my_frame_driver|VGA_G[4]~13_combout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( (((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// (\my_frame_driver|VGA_G[3]~0_combout )) # (\my_frame_driver|always1~3_combout )) # (\my_frame_driver|VGA_G[4]~14_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[4]~13_combout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( ((\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((\my_frame_driver|VGA_G[3]~0_combout ) # (\my_frame_driver|VGA_G[4]~14_combout )))) # 
// (\my_frame_driver|always1~3_combout ) ) ) ) # ( \my_frame_driver|VGA_G[4]~13_combout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// ((\my_frame_driver|VGA_G[4]~14_combout  & !\my_frame_driver|VGA_G[3]~0_combout ))) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[4]~13_combout  & ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( ((\my_frame_driver|VGA_G[4]~14_combout  & (!\my_frame_driver|VGA_G[3]~0_combout  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ))) # 
// (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|VGA_G[4]~14_combout ),
	.datab(!\my_frame_driver|always1~3_combout ),
	.datac(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datad(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datae(!\my_frame_driver|VGA_G[4]~13_combout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[4]~15 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[4]~15 .lut_mask = 64'h3373FF73337FFF7F;
defparam \my_frame_driver|VGA_G[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N42
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85~portadataout  & 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85~portadataout )))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85~portadataout  & 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h2205770522AF77AF;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N44
dffeas \my_frame_driver|write_buf_mem_data[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[13] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N12
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[13]~13 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[13]~13_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[13]~13 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[13]~13 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[13]~13_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[13]~13_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[13]~13_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[13]~13_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y57_N0
cyclonev_lcell_comb \my_frame_driver|VGA_G[5]~16 (
// Equation(s):
// \my_frame_driver|VGA_G[5]~16_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[5]~16 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[5]~16 .lut_mask = 64'h440C770C443F773F;
defparam \my_frame_driver|VGA_G[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N3
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[13]~13 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[13]~13_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[13]~13 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[13]~13 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[13]~13_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[13]~13_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[13]~13_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[13]~13_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N36
cyclonev_lcell_comb \my_frame_driver|VGA_G[5]~17 (
// Equation(s):
// \my_frame_driver|VGA_G[5]~17_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13~portadataout ) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0])) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37~portadataout  & ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1])) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[5]~17 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[5]~17 .lut_mask = 64'h404070704F4F7F7F;
defparam \my_frame_driver|VGA_G[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N6
cyclonev_lcell_comb \my_frame_driver|VGA_G[5]~18 (
// Equation(s):
// \my_frame_driver|VGA_G[5]~18_combout  = ( \my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_G[5]~17_combout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( \my_frame_driver|VGA_G[5]~17_combout  & ( 
// (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (\my_frame_driver|VGA_G[5]~16_combout )) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (((!\my_frame_driver|VGA_G[3]~0_combout ) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( \my_frame_driver|always1~3_combout  & ( !\my_frame_driver|VGA_G[5]~17_combout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( 
// !\my_frame_driver|VGA_G[5]~17_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (\my_frame_driver|VGA_G[5]~16_combout )) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (((\my_frame_driver|VGA_G[3]~0_combout  & 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|VGA_G[5]~16_combout ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datac(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datae(!\my_frame_driver|always1~3_combout ),
	.dataf(!\my_frame_driver|VGA_G[5]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[5]~18 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[5]~18 .lut_mask = 64'h4447FFFF7477FFFF;
defparam \my_frame_driver|VGA_G[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N39
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62~portadataout  & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) ) ) ) # ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86~portadataout  & \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ( 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h0027AA275527FF27;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N40
dffeas \my_frame_driver|write_buf_mem_data[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[14] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y28_N48
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[14]~14 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[14]~14_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[14]~14 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[14]~14 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[14]~14_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[14]~14_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[14]~14_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y29_N42
cyclonev_lcell_comb \my_frame_driver|VGA_G[6]~20 (
// Equation(s):
// \my_frame_driver|VGA_G[6]~20_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86~portadataout ) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86~portadataout  & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[6]~20 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[6]~20 .lut_mask = 64'h03035353F3F35353;
defparam \my_frame_driver|VGA_G[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[14]~14_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N6
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[14]~14 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[14]~14_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[14]~14 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[14]~14 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[14]~14_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 14;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[14]~14_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[14]~14_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[14]~14_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 14;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y46_N24
cyclonev_lcell_comb \my_frame_driver|VGA_G[6]~19 (
// Equation(s):
// \my_frame_driver|VGA_G[6]~19_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38~portadataout  & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38~portadataout  & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62~portadataout  & !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[6]~19 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[6]~19 .lut_mask = 64'h0344CF440377CF77;
defparam \my_frame_driver|VGA_G[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N30
cyclonev_lcell_comb \my_frame_driver|VGA_G[6]~21 (
// Equation(s):
// \my_frame_driver|VGA_G[6]~21_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|VGA_G[6]~19_combout  & ( ((!\my_frame_driver|VGA_G[3]~0_combout  & (\my_frame_driver|VGA_G[6]~20_combout )) # 
// (\my_frame_driver|VGA_G[3]~0_combout  & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( 
// \my_frame_driver|VGA_G[6]~19_combout  ) ) # ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( !\my_frame_driver|VGA_G[6]~19_combout  & ( ((!\my_frame_driver|VGA_G[3]~0_combout  & (\my_frame_driver|VGA_G[6]~20_combout )) # 
// (\my_frame_driver|VGA_G[3]~0_combout  & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62~portadataout )))) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( 
// !\my_frame_driver|VGA_G[6]~19_combout  & ( \my_frame_driver|always1~3_combout  ) ) )

	.dataa(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datab(!\my_frame_driver|VGA_G[6]~20_combout ),
	.datac(!\my_frame_driver|always1~3_combout ),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|VGA_G[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[6]~21 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[6]~21 .lut_mask = 64'h0F0F2F7FFFFF2F7F;
defparam \my_frame_driver|VGA_G[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N30
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0])))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h031103DDCF11CFDD;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N32
dffeas \my_frame_driver|write_buf_mem_data[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[15] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y20_N27
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[15]~15 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[15]~15_combout  = ( \my_frame_driver|write_buf_mem_data [15] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_data [15]),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[15]~15 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[15]~15 .lut_mask = 64'h0000FFFF00000000;
defparam \my_frame_driver|frame_buf_mem_data0[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[15]~15_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N12
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[15]~15 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[15]~15_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[15]~15 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[15]~15 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[15]~15_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[15]~15_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[15]~15_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[15]~15_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N24
cyclonev_lcell_comb \my_frame_driver|VGA_G[7]~22 (
// Equation(s):
// \my_frame_driver|VGA_G[7]~22_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87~portadataout  ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39~portadataout  ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63~portadataout  ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15~portadataout  ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[7]~22 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[7]~22 .lut_mask = 64'h00FF333355550F0F;
defparam \my_frame_driver|VGA_G[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[15]~15_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 15;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[15]~15_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 15;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[15]~15_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N12
cyclonev_lcell_comb \my_frame_driver|VGA_G[7]~23 (
// Equation(s):
// \my_frame_driver|VGA_G[7]~23_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87~portadataout )) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87~portadataout )) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87~portadataout  & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[7]~23 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[7]~23 .lut_mask = 64'h030303F3F303F3F3;
defparam \my_frame_driver|VGA_G[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N48
cyclonev_lcell_comb \my_frame_driver|VGA_G[7]~24 (
// Equation(s):
// \my_frame_driver|VGA_G[7]~24_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|VGA_G[7]~23_combout  & ( (!\my_frame_driver|VGA_G[3]~0_combout ) # 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63~portadataout ) # (\my_frame_driver|always1~3_combout )) ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|VGA_G[7]~23_combout  & ( 
// (\my_frame_driver|VGA_G[7]~22_combout ) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( !\my_frame_driver|VGA_G[7]~23_combout  & ( ((\my_frame_driver|VGA_G[3]~0_combout  & 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( !\my_frame_driver|VGA_G[7]~23_combout  & ( 
// (\my_frame_driver|VGA_G[7]~22_combout ) # (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datab(!\my_frame_driver|always1~3_combout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(!\my_frame_driver|VGA_G[7]~22_combout ),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|VGA_G[7]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_G[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_G[7]~24 .extended_lut = "off";
defparam \my_frame_driver|VGA_G[7]~24 .lut_mask = 64'h33FF373733FFBFBF;
defparam \my_frame_driver|VGA_G[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N33
cyclonev_lcell_comb \my_frame_driver|the_vga|hsync~0 (
// Equation(s):
// \my_frame_driver|the_vga|hsync~0_combout  = ( \my_frame_driver|the_vga|xPixel [0] & ( \my_frame_driver|the_vga|xPixel [2] & ( (!\my_frame_driver|the_vga|xPixel [4] & ((!\my_frame_driver|the_vga|xPixel [1]) # (!\my_frame_driver|the_vga|xPixel [3]))) ) ) ) 
// # ( !\my_frame_driver|the_vga|xPixel [0] & ( \my_frame_driver|the_vga|xPixel [2] & ( !\my_frame_driver|the_vga|xPixel [4] ) ) ) # ( \my_frame_driver|the_vga|xPixel [0] & ( !\my_frame_driver|the_vga|xPixel [2] & ( !\my_frame_driver|the_vga|xPixel [4] ) ) ) 
// # ( !\my_frame_driver|the_vga|xPixel [0] & ( !\my_frame_driver|the_vga|xPixel [2] & ( !\my_frame_driver|the_vga|xPixel [4] ) ) )

	.dataa(!\my_frame_driver|the_vga|xPixel [1]),
	.datab(!\my_frame_driver|the_vga|xPixel [3]),
	.datac(!\my_frame_driver|the_vga|xPixel [4]),
	.datad(gnd),
	.datae(!\my_frame_driver|the_vga|xPixel [0]),
	.dataf(!\my_frame_driver|the_vga|xPixel [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|hsync~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga|hsync~0 .lut_mask = 64'hF0F0F0F0F0F0E0E0;
defparam \my_frame_driver|the_vga|hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y22_N48
cyclonev_lcell_comb \my_frame_driver|the_vga|hsync~1 (
// Equation(s):
// \my_frame_driver|the_vga|hsync~1_combout  = ( \my_frame_driver|the_vga|xPixel [6] & ( \my_frame_driver|the_vga|xPixel [5] & ( (!\my_frame_driver|the_vga|hsync~0_combout ) # (((!\my_frame_driver|the_vga|xPixel [7]) # (!\my_frame_driver|the_vga|xPixel [9])) 
// # (\my_frame_driver|the_vga|xPixel [8])) ) ) ) # ( !\my_frame_driver|the_vga|xPixel [6] & ( \my_frame_driver|the_vga|xPixel [5] & ( ((!\my_frame_driver|the_vga|xPixel [7]) # (!\my_frame_driver|the_vga|xPixel [9])) # (\my_frame_driver|the_vga|xPixel [8]) ) 
// ) ) # ( \my_frame_driver|the_vga|xPixel [6] & ( !\my_frame_driver|the_vga|xPixel [5] & ( ((!\my_frame_driver|the_vga|xPixel [7]) # (!\my_frame_driver|the_vga|xPixel [9])) # (\my_frame_driver|the_vga|xPixel [8]) ) ) ) # ( !\my_frame_driver|the_vga|xPixel 
// [6] & ( !\my_frame_driver|the_vga|xPixel [5] & ( (((!\my_frame_driver|the_vga|xPixel [7]) # (!\my_frame_driver|the_vga|xPixel [9])) # (\my_frame_driver|the_vga|xPixel [8])) # (\my_frame_driver|the_vga|hsync~0_combout ) ) ) )

	.dataa(!\my_frame_driver|the_vga|hsync~0_combout ),
	.datab(!\my_frame_driver|the_vga|xPixel [8]),
	.datac(!\my_frame_driver|the_vga|xPixel [7]),
	.datad(!\my_frame_driver|the_vga|xPixel [9]),
	.datae(!\my_frame_driver|the_vga|xPixel [6]),
	.dataf(!\my_frame_driver|the_vga|xPixel [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|hsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|hsync~1 .extended_lut = "off";
defparam \my_frame_driver|the_vga|hsync~1 .lut_mask = 64'hFFF7FFF3FFF3FFFB;
defparam \my_frame_driver|the_vga|hsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N27
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88~portadataout  & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88~portadataout  & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N29
dffeas \my_frame_driver|write_buf_mem_data[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w16_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[16] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y17_N57
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[16]~16 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[16]~16_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[16]~16 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[16]~16 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[16]~16_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[16]~16_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[16]~16_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[16]~16_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y17_N12
cyclonev_lcell_comb \my_frame_driver|VGA_R[0]~1 (
// Equation(s):
// \my_frame_driver|VGA_R[0]~1_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88~portadataout  ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88~portadataout  ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40~portadataout  & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[0]~1 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[0]~1 .lut_mask = 64'h0505F5F533333333;
defparam \my_frame_driver|VGA_R[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N36
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[16]~16 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[16]~16_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[16]~16 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[16]~16 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[16]~16_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 16;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[16]~16_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[16]~16_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 16;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[16]~16_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 16;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N15
cyclonev_lcell_comb \my_frame_driver|VGA_R[0]~0 (
// Equation(s):
// \my_frame_driver|VGA_R[0]~0_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88~portadataout )))) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a 
// [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[0]~0 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[0]~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \my_frame_driver|VGA_R[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N39
cyclonev_lcell_comb \my_frame_driver|VGA_R[0]~2 (
// Equation(s):
// \my_frame_driver|VGA_R[0]~2_combout  = ( \my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|VGA_R[0]~0_combout  & ( ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64~portadataout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|VGA_R[0]~0_combout  & ( 
// ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # (\my_frame_driver|VGA_R[0]~1_combout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( \my_frame_driver|VGA_G[3]~0_combout  & ( !\my_frame_driver|VGA_R[0]~0_combout  & ( 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64~portadataout  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( 
// !\my_frame_driver|VGA_R[0]~0_combout  & ( ((\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & \my_frame_driver|VGA_R[0]~1_combout )) # (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|always1~3_combout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datac(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datad(!\my_frame_driver|VGA_R[0]~1_combout ),
	.datae(!\my_frame_driver|VGA_G[3]~0_combout ),
	.dataf(!\my_frame_driver|VGA_R[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[0]~2 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[0]~2 .lut_mask = 64'h555F5757F5FFF7F7;
defparam \my_frame_driver|VGA_R[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X55_Y26_N48
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89~portadataout  & 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89~portadataout  & 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .lut_mask = 64'h2205770522AF77AF;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y26_N49
dffeas \my_frame_driver|write_buf_mem_data[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w17_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[17] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y34_N54
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[17]~17 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[17]~17_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[17]~17 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[17]~17 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[17]~17_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[17]~17_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[17]~17_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[17]~17_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N15
cyclonev_lcell_comb \my_frame_driver|VGA_R[1]~4 (
// Equation(s):
// \my_frame_driver|VGA_R[1]~4_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89~portadataout  ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89~portadataout  ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[1]~4 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[1]~4 .lut_mask = 64'h50505F5F33333333;
defparam \my_frame_driver|VGA_R[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N39
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[17]~17 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[17]~17_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[17]~17 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[17]~17 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[17]~17_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 17;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[17]~17_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 17;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[17]~17_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 17;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[17]~17_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y49_N15
cyclonev_lcell_comb \my_frame_driver|VGA_R[1]~3 (
// Equation(s):
// \my_frame_driver|VGA_R[1]~3_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89~portadataout  & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41~portadataout  & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89~portadataout ))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[1]~3 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[1]~3 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \my_frame_driver|VGA_R[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N9
cyclonev_lcell_comb \my_frame_driver|VGA_R[1]~5 (
// Equation(s):
// \my_frame_driver|VGA_R[1]~5_combout  = ( \my_frame_driver|VGA_R[1]~3_combout  & ( \my_frame_driver|VGA_G[3]~0_combout  & ( ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # (\my_frame_driver|always1~3_combout )) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65~portadataout ) ) ) ) # ( !\my_frame_driver|VGA_R[1]~3_combout  & ( \my_frame_driver|VGA_G[3]~0_combout  & ( 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65~portadataout  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( \my_frame_driver|VGA_R[1]~3_combout  & ( 
// !\my_frame_driver|VGA_G[3]~0_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # ((\my_frame_driver|VGA_R[1]~4_combout ) # (\my_frame_driver|always1~3_combout )) ) ) ) # ( !\my_frame_driver|VGA_R[1]~3_combout  & ( 
// !\my_frame_driver|VGA_G[3]~0_combout  & ( ((\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & \my_frame_driver|VGA_R[1]~4_combout )) # (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datac(!\my_frame_driver|always1~3_combout ),
	.datad(!\my_frame_driver|VGA_R[1]~4_combout ),
	.datae(!\my_frame_driver|VGA_R[1]~3_combout ),
	.dataf(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[1]~5 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[1]~5 .lut_mask = 64'h0F3FCFFF1F1FDFDF;
defparam \my_frame_driver|VGA_R[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N51
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) ) ) ) # ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y20_N53
dffeas \my_frame_driver|write_buf_mem_data[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w18_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[18] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N3
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[18]~18 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[18]~18_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[18]~18 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[18]~18 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[18]~18_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[18]~18_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[18]~18_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N12
cyclonev_lcell_comb \my_frame_driver|VGA_R[2]~7 (
// Equation(s):
// \my_frame_driver|VGA_R[2]~7_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90~portadataout  ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90~portadataout  ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42~portadataout  & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[2]~7 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[2]~7 .lut_mask = 64'h0303F3F355555555;
defparam \my_frame_driver|VGA_R[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[18]~18_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N42
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[18]~18 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[18]~18_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[18]~18 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[18]~18 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[18]~18_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 18;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[18]~18_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 18;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[18]~18_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[18]~18_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 18;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y39_N27
cyclonev_lcell_comb \my_frame_driver|VGA_R[2]~6 (
// Equation(s):
// \my_frame_driver|VGA_R[2]~6_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66~portadataout ) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42~portadataout  & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66~portadataout ) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42~portadataout  & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[2]~6 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[2]~6 .lut_mask = 64'h0434C4F40737C7F7;
defparam \my_frame_driver|VGA_R[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N42
cyclonev_lcell_comb \my_frame_driver|VGA_R[2]~8 (
// Equation(s):
// \my_frame_driver|VGA_R[2]~8_combout  = ( \my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|VGA_R[2]~6_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # ((\my_frame_driver|always1~3_combout ) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66~portadataout )) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|VGA_R[2]~6_combout  & ( ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// (\my_frame_driver|always1~3_combout )) # (\my_frame_driver|VGA_R[2]~7_combout ) ) ) ) # ( \my_frame_driver|VGA_G[3]~0_combout  & ( !\my_frame_driver|VGA_R[2]~6_combout  & ( ((\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66~portadataout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( !\my_frame_driver|VGA_R[2]~6_combout  & ( 
// ((\my_frame_driver|VGA_R[2]~7_combout  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) # (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|VGA_R[2]~7_combout ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datad(!\my_frame_driver|always1~3_combout ),
	.datae(!\my_frame_driver|VGA_G[3]~0_combout ),
	.dataf(!\my_frame_driver|VGA_R[2]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[2]~8 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[2]~8 .lut_mask = 64'h11FF03FFDDFFCFFF;
defparam \my_frame_driver|VGA_R[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y22_N57
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .lut_mask = 64'h404C707C434F737F;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y22_N58
dffeas \my_frame_driver|write_buf_mem_data[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w19_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[19] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y20_N54
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[19]~19 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[19]~19_combout  = ( \my_frame_driver|write_buf_mem_data [19] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_data [19]),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[19]~19 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[19]~19 .lut_mask = 64'h0000FFFF00000000;
defparam \my_frame_driver|frame_buf_mem_data0[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[19]~19_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[19]~19_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[19]~19_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N42
cyclonev_lcell_comb \my_frame_driver|VGA_R[3]~10 (
// Equation(s):
// \my_frame_driver|VGA_R[3]~10_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91~portadataout )) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91~portadataout )) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(gnd),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[3]~10 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[3]~10 .lut_mask = 64'h03550355CF55CF55;
defparam \my_frame_driver|VGA_R[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[19]~19_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y48_N33
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[19]~19 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[19]~19_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[19]~19 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[19]~19 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[19]~19_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 19;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[19]~19_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 19;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[19]~19_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[19]~19_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 19;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N24
cyclonev_lcell_comb \my_frame_driver|VGA_R[3]~9 (
// Equation(s):
// \my_frame_driver|VGA_R[3]~9_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67~portadataout  & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67~portadataout ))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67~portadataout  & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43~portadataout  & !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[3]~9 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[3]~9 .lut_mask = 64'h0344CF440377CF77;
defparam \my_frame_driver|VGA_R[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y39_N0
cyclonev_lcell_comb \my_frame_driver|VGA_R[3]~11 (
// Equation(s):
// \my_frame_driver|VGA_R[3]~11_combout  = ( \my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|VGA_R[3]~9_combout  & ( ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67~portadataout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|VGA_R[3]~9_combout  & ( 
// ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # (\my_frame_driver|always1~3_combout )) # (\my_frame_driver|VGA_R[3]~10_combout ) ) ) ) # ( \my_frame_driver|VGA_G[3]~0_combout  & ( !\my_frame_driver|VGA_R[3]~9_combout  & ( 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67~portadataout  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( 
// !\my_frame_driver|VGA_R[3]~9_combout  & ( ((\my_frame_driver|VGA_R[3]~10_combout  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) # (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|VGA_R[3]~10_combout ),
	.datab(!\my_frame_driver|always1~3_combout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datad(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datae(!\my_frame_driver|VGA_G[3]~0_combout ),
	.dataf(!\my_frame_driver|VGA_R[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[3]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[3]~11 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[3]~11 .lut_mask = 64'h3377333FFF77FF3F;
defparam \my_frame_driver|VGA_R[3]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X56_Y20_N30
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0])) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) ) ) ) # ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92~portadataout  & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y20_N32
dffeas \my_frame_driver|write_buf_mem_data[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w20_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[20] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N0
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[20]~20 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[20]~20_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [20] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[20]~20 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[20]~20 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[20]~20_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y36_N9
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[20]~20 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[20]~20_combout  = ( \my_frame_driver|write_buf_mem_data [20] & ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[20]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[20]~20 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[20]~20 .lut_mask = 64'h00000000F0F0F0F0;
defparam \my_frame_driver|frame_buf_mem_data1[20]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[20]~20_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[20]~20_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[20]~20_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 20;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[20]~20_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X21_Y40_N12
cyclonev_lcell_comb \my_frame_driver|VGA_R[4]~12 (
// Equation(s):
// \my_frame_driver|VGA_R[4]~12_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92~portadataout )) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92~portadataout )) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20~portadataout  & !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[4]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[4]~12 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[4]~12 .lut_mask = 64'h50505F5F03F303F3;
defparam \my_frame_driver|VGA_R[4]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[20]~20_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[20]~20_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 20;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[20]~20_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 20;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y38_N48
cyclonev_lcell_comb \my_frame_driver|VGA_R[4]~13 (
// Equation(s):
// \my_frame_driver|VGA_R[4]~13_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( ((!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20~portadataout )) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92~portadataout  & ( (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20~portadataout )) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[4]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[4]~13 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[4]~13 .lut_mask = 64'h08084C4C3B3B7F7F;
defparam \my_frame_driver|VGA_R[4]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y39_N30
cyclonev_lcell_comb \my_frame_driver|VGA_R[4]~14 (
// Equation(s):
// \my_frame_driver|VGA_R[4]~14_combout  = ( \my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|always1~3_combout  ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|always1~3_combout  ) ) # ( \my_frame_driver|VGA_G[3]~0_combout  & ( 
// !\my_frame_driver|always1~3_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((\my_frame_driver|VGA_R[4]~12_combout ))) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68~portadataout )) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( !\my_frame_driver|always1~3_combout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// (\my_frame_driver|VGA_R[4]~12_combout )) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ((\my_frame_driver|VGA_R[4]~13_combout ))) ) ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datac(!\my_frame_driver|VGA_R[4]~12_combout ),
	.datad(!\my_frame_driver|VGA_R[4]~13_combout ),
	.datae(!\my_frame_driver|VGA_G[3]~0_combout ),
	.dataf(!\my_frame_driver|always1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[4]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[4]~14 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[4]~14 .lut_mask = 64'h0A5F1B1BFFFFFFFF;
defparam \my_frame_driver|VGA_R[4]~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X52_Y23_N54
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y23_N55
dffeas \my_frame_driver|write_buf_mem_data[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w21_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[21] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N0
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[21]~21 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[21]~21_combout  = ( \my_frame_driver|write_buf_mem_data [21] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_data [21]),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[21]~21 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[21]~21 .lut_mask = 64'h0000FFFF00000000;
defparam \my_frame_driver|frame_buf_mem_data0[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[21]~21_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[21]~21_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[21]~21_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y32_N36
cyclonev_lcell_comb \my_frame_driver|VGA_R[5]~16 (
// Equation(s):
// \my_frame_driver|VGA_R[5]~16_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93~portadataout  ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93~portadataout  ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(gnd),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[5]~16 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[5]~16 .lut_mask = 64'h50505F5F00FF00FF;
defparam \my_frame_driver|VGA_R[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[21]~21_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y37_N36
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[21]~21 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[21]~21_combout  = ( \my_frame_driver|write_buf_mem_data [21] & ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|write_buf_mem_data [21]),
	.dataf(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[21]~21 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[21]~21 .lut_mask = 64'h0000FFFF00000000;
defparam \my_frame_driver|frame_buf_mem_data1[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[21]~21_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 21;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[21]~21_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 21;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[21]~21_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 21;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[21]~21_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y41_N27
cyclonev_lcell_comb \my_frame_driver|VGA_R[5]~15 (
// Equation(s):
// \my_frame_driver|VGA_R[5]~15_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93~portadataout  & 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93~portadataout )))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[5]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[5]~15 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[5]~15 .lut_mask = 64'h00530F53F053FF53;
defparam \my_frame_driver|VGA_R[5]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N54
cyclonev_lcell_comb \my_frame_driver|VGA_R[5]~17 (
// Equation(s):
// \my_frame_driver|VGA_R[5]~17_combout  = ( \my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|VGA_R[5]~15_combout  & ( ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69~portadataout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( \my_frame_driver|VGA_R[5]~15_combout  & ( 
// ((!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ) # (\my_frame_driver|always1~3_combout )) # (\my_frame_driver|VGA_R[5]~16_combout ) ) ) ) # ( \my_frame_driver|VGA_G[3]~0_combout  & ( !\my_frame_driver|VGA_R[5]~15_combout  & ( 
// ((\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69~portadataout  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|VGA_G[3]~0_combout  & ( 
// !\my_frame_driver|VGA_R[5]~15_combout  & ( ((\my_frame_driver|VGA_R[5]~16_combout  & \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q )) # (\my_frame_driver|always1~3_combout ) ) ) )

	.dataa(!\my_frame_driver|VGA_R[5]~16_combout ),
	.datab(!\my_frame_driver|always1~3_combout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datae(!\my_frame_driver|VGA_G[3]~0_combout ),
	.dataf(!\my_frame_driver|VGA_R[5]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[5]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[5]~17 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[5]~17 .lut_mask = 64'h3377333FFF77FF3F;
defparam \my_frame_driver|VGA_R[5]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y25_N42
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22~portadataout ))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46~portadataout  & !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22~portadataout  & 
// ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46~portadataout )))) ) ) ) # ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1] & ((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22~portadataout )) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0 .lut_mask = 64'h2700275527AA27FF;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y25_N44
dffeas \my_frame_driver|write_buf_mem_data[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w22_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[22] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y46_N3
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[22]~22 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[22]~22_combout  = ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  & ( \my_frame_driver|write_buf_mem_data [22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[22]~22 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[22]~22 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data1[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[22]~22_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[22]~22_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[22]~22_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[22]~22_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y47_N54
cyclonev_lcell_comb \my_frame_driver|VGA_R[6]~18 (
// Equation(s):
// \my_frame_driver|VGA_R[6]~18_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94~portadataout )) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70~portadataout ) ) ) ) # ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94~portadataout )) ) ) ) # ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70~portadataout  & \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[6]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[6]~18 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[6]~18 .lut_mask = 64'h030305F5F3F305F5;
defparam \my_frame_driver|VGA_R[6]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y25_N12
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[22]~22 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[22]~22_combout  = ( \my_frame_driver|write_buf_mem_data [22] & ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[22]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[22]~22 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[22]~22 .lut_mask = 64'h00000000F0F0F0F0;
defparam \my_frame_driver|frame_buf_mem_data0[22]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[22]~22_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 22;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[22]~22_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 22;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[22]~22_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[22]~22_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 22;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N15
cyclonev_lcell_comb \my_frame_driver|VGA_R[6]~19 (
// Equation(s):
// \my_frame_driver|VGA_R[6]~19_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94~portadataout  ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46~portadataout  ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94~portadataout  ) ) ) # ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22~portadataout  ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[6]~19 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[6]~19 .lut_mask = 64'h33330F0F55550F0F;
defparam \my_frame_driver|VGA_R[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N12
cyclonev_lcell_comb \my_frame_driver|VGA_R[6]~20 (
// Equation(s):
// \my_frame_driver|VGA_R[6]~20_combout  = ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|VGA_R[6]~19_combout  & ( ((!\my_frame_driver|VGA_G[3]~0_combout ) # 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|VGA_R[6]~19_combout  & ( 
// (\my_frame_driver|always1~3_combout ) # (\my_frame_driver|VGA_R[6]~18_combout ) ) ) ) # ( \my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( !\my_frame_driver|VGA_R[6]~19_combout  & ( ((\my_frame_driver|VGA_G[3]~0_combout  & 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70~portadataout )) # (\my_frame_driver|always1~3_combout ) ) ) ) # ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( !\my_frame_driver|VGA_R[6]~19_combout  & ( 
// (\my_frame_driver|always1~3_combout ) # (\my_frame_driver|VGA_R[6]~18_combout ) ) ) )

	.dataa(!\my_frame_driver|VGA_R[6]~18_combout ),
	.datab(!\my_frame_driver|always1~3_combout ),
	.datac(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datad(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|VGA_R[6]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[6]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[6]~20 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[6]~20 .lut_mask = 64'h7777333F7777F3FF;
defparam \my_frame_driver|VGA_R[6]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_frame_driver|Add1~45_sumout ,\my_frame_driver|Add1~41_sumout ,\my_frame_driver|Add1~37_sumout ,\my_frame_driver|Add1~33_sumout ,\my_frame_driver|Add1~29_sumout ,\my_frame_driver|Add1~25_sumout ,\my_frame_driver|Add1~21_sumout ,\my_frame_driver|Add1~17_sumout ,
\my_frame_driver|Add1~13_sumout ,\my_frame_driver|Add1~9_sumout ,\my_frame_driver|the_vga|yPixel [4],\my_frame_driver|the_vga|yPixel [3],\my_frame_driver|the_vga|yPixel [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:the_vga_draw_frame|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y20_N36
cyclonev_lcell_comb \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0 (
// Equation(s):
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout  = ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23~portadataout  & !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (((!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) ) ) ) # ( \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]) # (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95~portadataout  & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23~portadataout  & !\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0] & (\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95~portadataout  & 
// ((\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datab(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.dataf(!\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0 .lut_mask = 64'h300530F53F053FF5;
defparam \my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y20_N37
dffeas \my_frame_driver|write_buf_mem_data[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\my_frame_driver|the_vga_draw_frame|altsyncram_component|auto_generated|mux2|l2_w23_n0_mux_dataout~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\my_frame_driver|S.RFM_DRAWING~q ),
	.sload(gnd),
	.ena(\my_frame_driver|Selector5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_frame_driver|write_buf_mem_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \my_frame_driver|write_buf_mem_data[23] .is_wysiwyg = "true";
defparam \my_frame_driver|write_buf_mem_data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N51
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data1[23]~23 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data1[23]~23_combout  = ( \my_frame_driver|write_buf_mem_data [23] & ( !\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q  ) )

	.dataa(!\my_frame_driver|wr_id.MEM_M0_WRITE_M1_READ~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\my_frame_driver|write_buf_mem_data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data1[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data1[23]~23 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data1[23]~23 .lut_mask = 64'h00000000AAAAAAAA;
defparam \my_frame_driver|frame_buf_mem_data1[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[23]~23_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[23]~23_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[23]~23_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data1[23]~23_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address1[12]~12_combout ,\my_frame_driver|frame_buf_mem_address1[11]~11_combout ,\my_frame_driver|frame_buf_mem_address1[10]~10_combout ,\my_frame_driver|frame_buf_mem_address1[9]~9_combout ,
\my_frame_driver|frame_buf_mem_address1[8]~8_combout ,\my_frame_driver|frame_buf_mem_address1[7]~7_combout ,\my_frame_driver|frame_buf_mem_address1[6]~6_combout ,\my_frame_driver|frame_buf_mem_address1[5]~5_combout ,
\my_frame_driver|frame_buf_mem_address1[4]~4_combout ,\my_frame_driver|frame_buf_mem_address1[3]~3_combout ,\my_frame_driver|frame_buf_mem_address1[2]~2_combout ,\my_frame_driver|frame_buf_mem_address1[1]~1_combout ,
\my_frame_driver|frame_buf_mem_address1[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory1|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y49_N54
cyclonev_lcell_comb \my_frame_driver|VGA_R[7]~21 (
// Equation(s):
// \my_frame_driver|VGA_R[7]~21_combout  = ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23~portadataout  & (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71~portadataout ) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0])) # (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// \my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) ) ) ) # ( !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// !\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( (!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1] & ((\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))) ) ) )

	.dataa(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datae(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.dataf(!\my_frame_driver|vga_memory1|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[7]~21 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[7]~21 .lut_mask = 64'h20702A7A25752F7F;
defparam \my_frame_driver|VGA_R[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y27_N15
cyclonev_lcell_comb \my_frame_driver|frame_buf_mem_data0[23]~23 (
// Equation(s):
// \my_frame_driver|frame_buf_mem_data0[23]~23_combout  = ( !\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & ( \my_frame_driver|write_buf_mem_data [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.dataf(!\my_frame_driver|write_buf_mem_data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|frame_buf_mem_data0[23]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|frame_buf_mem_data0[23]~23 .extended_lut = "off";
defparam \my_frame_driver|frame_buf_mem_data0[23]~23 .lut_mask = 64'h00000000FFFF0000;
defparam \my_frame_driver|frame_buf_mem_data0[23]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode623w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode661w [2]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[23]~23_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode636w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[23]~23_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 23;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode652w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[23]~23_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 23;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N15
cyclonev_lcell_comb \my_frame_driver|VGA_R[7]~22 (
// Equation(s):
// \my_frame_driver|VGA_R[7]~22_combout  = ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47~portadataout ) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23~portadataout ) # (\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47~portadataout ) ) ) ) # ( 
// !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0] & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95~portadataout  & ( 
// (!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1] & \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23~portadataout ) ) ) )

	.dataa(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(gnd),
	.datae(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[7]~22 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[7]~22 .lut_mask = 64'h22220A0A77775F5F;
defparam \my_frame_driver|VGA_R[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|decode3|w_anode644w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|rden_decode|w_anode675w[2]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\my_frame_driver|frame_buf_mem_data0[23]~23_combout }),
	.portaaddr({\my_frame_driver|frame_buf_mem_address0[12]~14_combout ,\my_frame_driver|frame_buf_mem_address0[11]~13_combout ,\my_frame_driver|frame_buf_mem_address0[10]~12_combout ,\my_frame_driver|frame_buf_mem_address0[9]~11_combout ,
\my_frame_driver|frame_buf_mem_address0[8]~10_combout ,\my_frame_driver|frame_buf_mem_address0[7]~9_combout ,\my_frame_driver|frame_buf_mem_address0[6]~8_combout ,\my_frame_driver|frame_buf_mem_address0[5]~7_combout ,
\my_frame_driver|frame_buf_mem_address0[4]~6_combout ,\my_frame_driver|frame_buf_mem_address0[3]~5_combout ,\my_frame_driver|frame_buf_mem_address0[2]~4_combout ,\my_frame_driver|frame_buf_mem_address0[1]~3_combout ,
\my_frame_driver|frame_buf_mem_address0[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_frame_driver:my_frame_driver|vga_frame:vga_memory0|altsyncram:altsyncram_component|altsyncram_1go1:auto_generated|ALTSYNCRAM";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "single_port";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 23;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 32768;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 24;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y37_N42
cyclonev_lcell_comb \my_frame_driver|VGA_R[7]~23 (
// Equation(s):
// \my_frame_driver|VGA_R[7]~23_combout  = ( \my_frame_driver|always1~3_combout  & ( \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71~portadataout  ) ) # ( !\my_frame_driver|always1~3_combout  & ( 
// \my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (((\my_frame_driver|VGA_R[7]~21_combout )))) # (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & 
// (((\my_frame_driver|VGA_R[7]~22_combout )) # (\my_frame_driver|VGA_G[3]~0_combout ))) ) ) ) # ( \my_frame_driver|always1~3_combout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71~portadataout  ) ) # ( 
// !\my_frame_driver|always1~3_combout  & ( !\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (((\my_frame_driver|VGA_R[7]~21_combout )))) # 
// (\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q  & (!\my_frame_driver|VGA_G[3]~0_combout  & ((\my_frame_driver|VGA_R[7]~22_combout )))) ) ) )

	.dataa(!\my_frame_driver|VGA_G[3]~0_combout ),
	.datab(!\my_frame_driver|wr_id.MEM_M0_READ_M1_WRITE~q ),
	.datac(!\my_frame_driver|VGA_R[7]~21_combout ),
	.datad(!\my_frame_driver|VGA_R[7]~22_combout ),
	.datae(!\my_frame_driver|always1~3_combout ),
	.dataf(!\my_frame_driver|vga_memory0|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|VGA_R[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|VGA_R[7]~23 .extended_lut = "off";
defparam \my_frame_driver|VGA_R[7]~23 .lut_mask = 64'h0C2EFFFF1D3FFFFF;
defparam \my_frame_driver|VGA_R[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y23_N45
cyclonev_lcell_comb \my_frame_driver|the_vga|vsync~0 (
// Equation(s):
// \my_frame_driver|the_vga|vsync~0_combout  = ( \my_frame_driver|the_vga|yPixel [3] & ( (!\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q  & (!\my_frame_driver|the_vga|yPixel [4] & !\my_frame_driver|the_vga|yPixel [2])) ) )

	.dataa(!\my_frame_driver|the_vga|yPixel[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\my_frame_driver|the_vga|yPixel [4]),
	.datad(!\my_frame_driver|the_vga|yPixel [2]),
	.datae(gnd),
	.dataf(!\my_frame_driver|the_vga|yPixel [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|vsync~0 .extended_lut = "off";
defparam \my_frame_driver|the_vga|vsync~0 .lut_mask = 64'h00000000A000A000;
defparam \my_frame_driver|the_vga|vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y23_N48
cyclonev_lcell_comb \my_frame_driver|the_vga|vsync~1 (
// Equation(s):
// \my_frame_driver|the_vga|vsync~1_combout  = ( \my_frame_driver|the_vga|vsync~0_combout  & ( \my_frame_driver|the_vga|yPixel [1] & ( (!\my_frame_driver|the_vga|LessThan5~0_combout ) # (\my_frame_driver|the_vga|yPixel [0]) ) ) ) # ( 
// !\my_frame_driver|the_vga|vsync~0_combout  & ( \my_frame_driver|the_vga|yPixel [1] ) ) # ( \my_frame_driver|the_vga|vsync~0_combout  & ( !\my_frame_driver|the_vga|yPixel [1] & ( (!\my_frame_driver|the_vga|yPixel [0]) # 
// (!\my_frame_driver|the_vga|LessThan5~0_combout ) ) ) ) # ( !\my_frame_driver|the_vga|vsync~0_combout  & ( !\my_frame_driver|the_vga|yPixel [1] ) )

	.dataa(gnd),
	.datab(!\my_frame_driver|the_vga|yPixel [0]),
	.datac(!\my_frame_driver|the_vga|LessThan5~0_combout ),
	.datad(gnd),
	.datae(!\my_frame_driver|the_vga|vsync~0_combout ),
	.dataf(!\my_frame_driver|the_vga|yPixel [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\my_frame_driver|the_vga|vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \my_frame_driver|the_vga|vsync~1 .extended_lut = "off";
defparam \my_frame_driver|the_vga|vsync~1 .lut_mask = 64'hFFFFFCFCFFFFF3F3;
defparam \my_frame_driver|the_vga|vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
