
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version R-2020.09 for linux64 - Aug 26, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#  Set Libraries
#======================================================
set search_path {./../01_RTL                    ./../04_MEM                    ~iclabta01/umc018/Synthesis/                    /usr/synthesis/libraries/syn/                    /usr/synthesis/dw/ }
./../01_RTL                    ./../04_MEM                    ~iclabta01/umc018/Synthesis/                    /usr/synthesis/libraries/syn/                    /usr/synthesis/dw/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
set link_library {* dw_foundation.sldb standard.sldb slow.db RA1SH_128_256.db}
* dw_foundation.sldb standard.sldb slow.db RA1SH_128_256.db
set target_library {slow.db}
slow.db
#report_lib slow
#======================================================
#  Global Parameters
#======================================================
set DESIGN "EDH"
EDH
set CYCLE 13.3
13.3
#======================================================
#  Read RTL Code
#======================================================
#
read_sverilog {$DESIGN\.v}
Loading db file '/usr/synthesis/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/synthesis/libraries/syn/standard.sldb'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/RAID2/COURSE/iclab/iclab002/Midterm_project/04_MEM/RA1SH_128_256.db'
Loading db file '/RAID2/EDA/synopsys/synthesis/2020.09/libraries/syn/gtech.db'
Loading db file '/RAID2/EDA/synopsys/synthesis/2020.09/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'USERLIB'
  Loading link library 'gtech'
Loading sverilog file '/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v
Warning:  /RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v:629: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 174 in file
	'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           175            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine EDH line 166 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 210 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| handshake_count_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 244 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| addr_pic_count_reg  | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 274 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| start_op_count_reg  | Flip-flop |   9   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 303 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pad_count_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 323 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     op_reg_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 338 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   pic_no_reg_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 353 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    se_no_reg_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 368 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     se_reg_reg      | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 396 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     pic_reg_reg     | Flip-flop | 2048  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 440 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 535 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| wvalid_m_inf_reg_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine EDH line 652 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cdf_min_index_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 1260 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      h_acc_reg      | Flip-flop | 3328  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 1375 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     cdf_min_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 1390 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     h_mult_reg      | Flip-flop |  336  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 1428 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      h_div_reg      | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 1449 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    h_result1_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine EDH line 1466 in file
		'/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    h_result2_reg    | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     EDH/1381     |  256   |   13    |      8       |
|     EDH/1404     |  256   |   13    |      8       |
|     EDH/1405     |  256   |   13    |      8       |
|     EDH/1406     |  256   |   13    |      8       |
|     EDH/1407     |  256   |   13    |      8       |
|     EDH/1408     |  256   |   13    |      8       |
|     EDH/1409     |  256   |   13    |      8       |
|     EDH/1410     |  256   |   13    |      8       |
|     EDH/1411     |  256   |   13    |      8       |
|     EDH/1412     |  256   |   13    |      8       |
|     EDH/1413     |  256   |   13    |      8       |
|     EDH/1414     |  256   |   13    |      8       |
|     EDH/1415     |  256   |   13    |      8       |
|     EDH/1416     |  256   |   13    |      8       |
|     EDH/1417     |  256   |   13    |      8       |
|     EDH/1418     |  256   |   13    |      8       |
|     EDH/1419     |  256   |   13    |      8       |
======================================================
Presto compilation completed successfully.
Current design is now '/RAID2/COURSE/iclab/iclab002/Midterm_project/01_RTL/EDH.db:EDH'
Loaded 1 design.
Current design is 'EDH'.
EDH
current_design $DESIGN
Current design is 'EDH'.
{EDH}
#======================================================
#  Global Setting
#======================================================
#======================================================
#  Set Design Constraints
#======================================================
create_clock -name "clk" -period $CYCLE clk
1
set_input_delay  [ expr $CYCLE*0.5 ] -clock clk [all_inputs]
1
set_output_delay [ expr $CYCLE*0.5 ] -clock clk [all_outputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
set_load 0.05 [all_outputs]
1
set_dont_use slow/JKFF*
1
#======================================================
#  Optimization
#======================================================
#
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
#set_fix_hold [all_clocks]
compile_ultra
Information: Performing power optimization. (PWR-850)
Analyzing: "/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 4485 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'EDH'

Loaded alib file './alib-52/slow.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'EDH'
Information: Added key list 'DesignWare' to design 'EDH'. (DDB-72)
 Implement Synthetic for 'EDH'.
  Processing 'EDH_DW_minmax_J1_0'
  Processing 'EDH_DW_minmax_J1_1'
  Processing 'EDH_DW_minmax_J1_2'
  Processing 'EDH_DW_minmax_J1_3'
  Processing 'EDH_DW_minmax_J1_4'
  Processing 'EDH_DW_minmax_J1_5'
  Processing 'EDH_DW_minmax_J1_6'
  Processing 'EDH_DW_minmax_J1_7'
  Processing 'EDH_DW_minmax_J1_8'
  Processing 'EDH_DW_minmax_J1_9'
  Processing 'EDH_DW_minmax_J1_10'
  Processing 'EDH_DW_minmax_J1_11'
  Processing 'EDH_DW_minmax_J1_12'
  Processing 'EDH_DW_minmax_J1_13'
  Processing 'EDH_DW_minmax_J1_14'
  Processing 'EDH_DW_minmax_J1_15'
  Processing 'EDH_DW_div_uns_J1_0'
  Processing 'EDH_DW_div_uns_J1_1'
  Processing 'EDH_DW_div_uns_J1_2'
  Processing 'EDH_DW_div_uns_J1_3'
  Processing 'EDH_DW_div_uns_J1_4'
  Processing 'EDH_DW_div_uns_J1_5'
  Processing 'EDH_DW_div_uns_J1_6'
  Processing 'EDH_DW_div_uns_J1_7'
  Processing 'EDH_DW_div_uns_J1_8'
  Processing 'EDH_DW_div_uns_J1_9'
  Processing 'EDH_DW_div_uns_J1_10'
  Processing 'EDH_DW_div_uns_J1_11'
  Processing 'EDH_DW_div_uns_J1_12'
  Processing 'EDH_DW_div_uns_J1_13'
  Processing 'EDH_DW_div_uns_J1_14'
  Processing 'EDH_DW_div_uns_J1_15'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'HOLDX1' in the library 'slow' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: The register 'h_acc_reg[255][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'h_acc_reg[255][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'h_acc_reg[255][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'h_acc_reg[255][0]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Structuring 'EDH_DW_div_uns_0'
  Mapping 'EDH_DW_div_uns_0'
  Structuring 'EDH_DW_div_uns_1'
  Mapping 'EDH_DW_div_uns_1'
  Structuring 'EDH_DW_div_uns_2'
  Mapping 'EDH_DW_div_uns_2'
  Structuring 'EDH_DW_div_uns_3'
  Mapping 'EDH_DW_div_uns_3'
  Mapping 'EDH_DW01_add_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_1'
  Mapping 'EDH_DW01_add_2'
  Mapping 'EDH_DW01_add_3'
  Mapping 'EDH_DW01_add_4'
  Mapping 'EDH_DW01_add_5'
  Mapping 'EDH_DW01_add_6'
  Mapping 'EDH_DW01_add_7'
  Mapping 'EDH_DW01_add_8'
  Mapping 'EDH_DW01_add_9'
  Mapping 'EDH_DW01_add_10'
  Mapping 'EDH_DW01_add_11'
  Mapping 'EDH_DW01_add_12'
  Mapping 'EDH_DW01_add_13'
  Mapping 'EDH_DW01_add_14'
  Mapping 'EDH_DW01_add_15'
  Mapping 'EDH_DW01_add_16'
  Mapping 'EDH_DW01_add_17'
  Mapping 'EDH_DW01_add_18'
  Mapping 'EDH_DW01_add_19'
  Mapping 'EDH_DW01_add_20'
  Mapping 'EDH_DW01_add_21'
  Mapping 'EDH_DW01_add_22'
  Mapping 'EDH_DW01_add_23'
  Mapping 'EDH_DW01_add_24'
  Mapping 'EDH_DW_div_uns_3'
  Structuring 'EDH_DW_div_uns_4'
  Mapping 'EDH_DW_div_uns_4'
  Structuring 'EDH_DW_div_uns_5'
  Mapping 'EDH_DW_div_uns_5'
  Structuring 'EDH_DW_div_uns_6'
  Mapping 'EDH_DW_div_uns_6'
  Structuring 'EDH_DW_div_uns_7'
  Mapping 'EDH_DW_div_uns_7'
  Mapping 'EDH_DW01_add_25'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_26'
  Mapping 'EDH_DW01_add_27'
  Mapping 'EDH_DW01_add_28'
  Mapping 'EDH_DW01_add_29'
  Mapping 'EDH_DW01_add_30'
  Mapping 'EDH_DW01_add_31'
  Mapping 'EDH_DW01_add_32'
  Mapping 'EDH_DW01_add_33'
  Mapping 'EDH_DW01_add_34'
  Mapping 'EDH_DW01_add_35'
  Mapping 'EDH_DW01_add_36'
  Mapping 'EDH_DW01_add_37'
  Mapping 'EDH_DW01_add_38'
  Mapping 'EDH_DW01_add_39'
  Mapping 'EDH_DW01_add_40'
  Mapping 'EDH_DW01_add_41'
  Mapping 'EDH_DW01_add_42'
  Mapping 'EDH_DW01_add_43'
  Mapping 'EDH_DW01_add_44'
  Mapping 'EDH_DW01_add_45'
  Mapping 'EDH_DW01_add_46'
  Mapping 'EDH_DW01_add_47'
  Mapping 'EDH_DW01_add_48'
  Mapping 'EDH_DW01_add_49'
  Mapping 'EDH_DW_div_uns_7'
  Structuring 'EDH_DW_div_uns_8'
  Mapping 'EDH_DW_div_uns_8'
  Structuring 'EDH_DW_div_uns_9'
  Mapping 'EDH_DW_div_uns_9'
  Structuring 'EDH_DW_div_uns_10'
  Mapping 'EDH_DW_div_uns_10'
  Structuring 'EDH_DW_div_uns_11'
  Mapping 'EDH_DW_div_uns_11'
  Mapping 'EDH_DW01_add_50'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_51'
  Mapping 'EDH_DW01_add_52'
  Mapping 'EDH_DW01_add_53'
  Mapping 'EDH_DW01_add_54'
  Mapping 'EDH_DW01_add_55'
  Mapping 'EDH_DW01_add_56'
  Mapping 'EDH_DW01_add_57'
  Mapping 'EDH_DW01_add_58'
  Mapping 'EDH_DW01_add_59'
  Mapping 'EDH_DW01_add_60'
  Mapping 'EDH_DW01_add_61'
  Mapping 'EDH_DW01_add_62'
  Mapping 'EDH_DW01_add_63'
  Mapping 'EDH_DW01_add_64'
  Mapping 'EDH_DW01_add_65'
  Mapping 'EDH_DW01_add_66'
  Mapping 'EDH_DW01_add_67'
  Mapping 'EDH_DW01_add_68'
  Mapping 'EDH_DW01_add_69'
  Mapping 'EDH_DW01_add_70'
  Mapping 'EDH_DW01_add_71'
  Mapping 'EDH_DW01_add_72'
  Mapping 'EDH_DW01_add_73'
  Mapping 'EDH_DW01_add_74'
  Mapping 'EDH_DW_div_uns_11'
  Structuring 'EDH_DW_div_uns_12'
  Mapping 'EDH_DW_div_uns_12'
  Structuring 'EDH_DW_div_uns_13'
  Mapping 'EDH_DW_div_uns_13'
  Structuring 'EDH_DW_div_uns_14'
  Mapping 'EDH_DW_div_uns_14'
  Structuring 'EDH_DW_div_uns_15'
  Mapping 'EDH_DW_div_uns_15'
  Mapping 'EDH_DW01_add_75'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_76'
  Mapping 'EDH_DW01_add_77'
  Mapping 'EDH_DW01_add_78'
  Mapping 'EDH_DW01_add_79'
  Mapping 'EDH_DW01_add_80'
  Mapping 'EDH_DW01_add_81'
  Mapping 'EDH_DW01_add_82'
  Mapping 'EDH_DW01_add_83'
  Mapping 'EDH_DW01_add_84'
  Mapping 'EDH_DW01_add_85'
  Mapping 'EDH_DW01_add_86'
  Mapping 'EDH_DW01_add_87'
  Mapping 'EDH_DW01_add_88'
  Mapping 'EDH_DW01_add_89'
  Mapping 'EDH_DW01_add_90'
  Mapping 'EDH_DW01_add_91'
  Mapping 'EDH_DW01_add_92'
  Mapping 'EDH_DW01_add_93'
  Mapping 'EDH_DW01_add_94'
  Mapping 'EDH_DW01_add_95'
  Mapping 'EDH_DW01_add_96'
  Mapping 'EDH_DW01_add_97'
  Mapping 'EDH_DW01_add_98'
  Mapping 'EDH_DW01_add_99'
  Mapping 'EDH_DW_div_uns_15'
  Structuring 'EDH_DW_div_uns_16'
  Mapping 'EDH_DW_div_uns_16'
  Structuring 'EDH_DW_div_uns_17'
  Mapping 'EDH_DW_div_uns_17'
  Structuring 'EDH_DW_div_uns_18'
  Mapping 'EDH_DW_div_uns_18'
  Structuring 'EDH_DW_div_uns_19'
  Mapping 'EDH_DW_div_uns_19'
  Mapping 'EDH_DW01_add_100'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_101'
  Mapping 'EDH_DW01_add_102'
  Mapping 'EDH_DW01_add_103'
  Mapping 'EDH_DW01_add_104'
  Mapping 'EDH_DW01_add_105'
  Mapping 'EDH_DW01_add_106'
  Mapping 'EDH_DW01_add_107'
  Mapping 'EDH_DW01_add_108'
  Mapping 'EDH_DW01_add_109'
  Mapping 'EDH_DW01_add_110'
  Mapping 'EDH_DW01_add_111'
  Mapping 'EDH_DW01_add_112'
  Mapping 'EDH_DW01_add_113'
  Mapping 'EDH_DW01_add_114'
  Mapping 'EDH_DW01_add_115'
  Mapping 'EDH_DW01_add_116'
  Mapping 'EDH_DW01_add_117'
  Mapping 'EDH_DW01_add_118'
  Mapping 'EDH_DW01_add_119'
  Mapping 'EDH_DW01_add_120'
  Mapping 'EDH_DW01_add_121'
  Mapping 'EDH_DW01_add_122'
  Mapping 'EDH_DW01_add_123'
  Mapping 'EDH_DW01_add_124'
  Mapping 'EDH_DW_div_uns_19'
  Structuring 'EDH_DW_div_uns_20'
  Mapping 'EDH_DW_div_uns_20'
  Structuring 'EDH_DW_div_uns_21'
  Mapping 'EDH_DW_div_uns_21'
  Structuring 'EDH_DW_div_uns_22'
  Mapping 'EDH_DW_div_uns_22'
  Structuring 'EDH_DW_div_uns_23'
  Mapping 'EDH_DW_div_uns_23'
  Mapping 'EDH_DW01_add_125'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_126'
  Mapping 'EDH_DW01_add_127'
  Mapping 'EDH_DW01_add_128'
  Mapping 'EDH_DW01_add_129'
  Mapping 'EDH_DW01_add_130'
  Mapping 'EDH_DW01_add_131'
  Mapping 'EDH_DW01_add_132'
  Mapping 'EDH_DW01_add_133'
  Mapping 'EDH_DW01_add_134'
  Mapping 'EDH_DW01_add_135'
  Mapping 'EDH_DW01_add_136'
  Mapping 'EDH_DW01_add_137'
  Mapping 'EDH_DW01_add_138'
  Mapping 'EDH_DW01_add_139'
  Mapping 'EDH_DW01_add_140'
  Mapping 'EDH_DW01_add_141'
  Mapping 'EDH_DW01_add_142'
  Mapping 'EDH_DW01_add_143'
  Mapping 'EDH_DW01_add_144'
  Mapping 'EDH_DW01_add_145'
  Mapping 'EDH_DW01_add_146'
  Mapping 'EDH_DW01_add_147'
  Mapping 'EDH_DW01_add_148'
  Mapping 'EDH_DW01_add_149'
  Mapping 'EDH_DW_div_uns_23'
  Structuring 'EDH_DW_div_uns_24'
  Mapping 'EDH_DW_div_uns_24'
  Structuring 'EDH_DW_div_uns_25'
  Mapping 'EDH_DW_div_uns_25'
  Structuring 'EDH_DW_div_uns_26'
  Mapping 'EDH_DW_div_uns_26'
  Structuring 'EDH_DW_div_uns_27'
  Mapping 'EDH_DW_div_uns_27'
  Mapping 'EDH_DW01_add_150'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_151'
  Mapping 'EDH_DW01_add_152'
  Mapping 'EDH_DW01_add_153'
  Mapping 'EDH_DW01_add_154'
  Mapping 'EDH_DW01_add_155'
  Mapping 'EDH_DW01_add_156'
  Mapping 'EDH_DW01_add_157'
  Mapping 'EDH_DW01_add_158'
  Mapping 'EDH_DW01_add_159'
  Mapping 'EDH_DW01_add_160'
  Mapping 'EDH_DW01_add_161'
  Mapping 'EDH_DW01_add_162'
  Mapping 'EDH_DW01_add_163'
  Mapping 'EDH_DW01_add_164'
  Mapping 'EDH_DW01_add_165'
  Mapping 'EDH_DW01_add_166'
  Mapping 'EDH_DW01_add_167'
  Mapping 'EDH_DW01_add_168'
  Mapping 'EDH_DW01_add_169'
  Mapping 'EDH_DW01_add_170'
  Mapping 'EDH_DW01_add_171'
  Mapping 'EDH_DW01_add_172'
  Mapping 'EDH_DW01_add_173'
  Mapping 'EDH_DW01_add_174'
  Mapping 'EDH_DW_div_uns_27'
  Structuring 'EDH_DW_div_uns_28'
  Mapping 'EDH_DW_div_uns_28'
  Structuring 'EDH_DW_div_uns_29'
  Mapping 'EDH_DW_div_uns_29'
  Structuring 'EDH_DW_div_uns_30'
  Mapping 'EDH_DW_div_uns_30'
  Structuring 'EDH_DW_div_uns_31'
  Mapping 'EDH_DW_div_uns_31'
  Mapping 'EDH_DW01_add_175'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_176'
  Mapping 'EDH_DW01_add_177'
  Mapping 'EDH_DW01_add_178'
  Mapping 'EDH_DW01_add_179'
  Mapping 'EDH_DW01_add_180'
  Mapping 'EDH_DW01_add_181'
  Mapping 'EDH_DW01_add_182'
  Mapping 'EDH_DW01_add_183'
  Mapping 'EDH_DW01_add_184'
  Mapping 'EDH_DW01_add_185'
  Mapping 'EDH_DW01_add_186'
  Mapping 'EDH_DW01_add_187'
  Mapping 'EDH_DW01_add_188'
  Mapping 'EDH_DW01_add_189'
  Mapping 'EDH_DW01_add_190'
  Mapping 'EDH_DW01_add_191'
  Mapping 'EDH_DW01_add_192'
  Mapping 'EDH_DW01_add_193'
  Mapping 'EDH_DW01_add_194'
  Mapping 'EDH_DW01_add_195'
  Mapping 'EDH_DW01_add_196'
  Mapping 'EDH_DW01_add_197'
  Mapping 'EDH_DW01_add_198'
  Mapping 'EDH_DW01_add_199'
  Mapping 'EDH_DW_div_uns_31'
  Structuring 'EDH_DW_div_uns_32'
  Mapping 'EDH_DW_div_uns_32'
  Structuring 'EDH_DW_div_uns_33'
  Mapping 'EDH_DW_div_uns_33'
  Structuring 'EDH_DW_div_uns_34'
  Mapping 'EDH_DW_div_uns_34'
  Structuring 'EDH_DW_div_uns_35'
  Mapping 'EDH_DW_div_uns_35'
  Mapping 'EDH_DW01_add_200'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_201'
  Mapping 'EDH_DW01_add_202'
  Mapping 'EDH_DW01_add_203'
  Mapping 'EDH_DW01_add_204'
  Mapping 'EDH_DW01_add_205'
  Mapping 'EDH_DW01_add_206'
  Mapping 'EDH_DW01_add_207'
  Mapping 'EDH_DW01_add_208'
  Mapping 'EDH_DW01_add_209'
  Mapping 'EDH_DW01_add_210'
  Mapping 'EDH_DW01_add_211'
  Mapping 'EDH_DW01_add_212'
  Mapping 'EDH_DW01_add_213'
  Mapping 'EDH_DW01_add_214'
  Mapping 'EDH_DW01_add_215'
  Mapping 'EDH_DW01_add_216'
  Mapping 'EDH_DW01_add_217'
  Mapping 'EDH_DW01_add_218'
  Mapping 'EDH_DW01_add_219'
  Mapping 'EDH_DW01_add_220'
  Mapping 'EDH_DW01_add_221'
  Mapping 'EDH_DW01_add_222'
  Mapping 'EDH_DW01_add_223'
  Mapping 'EDH_DW01_add_224'
  Mapping 'EDH_DW_div_uns_35'
  Structuring 'EDH_DW_div_uns_36'
  Mapping 'EDH_DW_div_uns_36'
  Structuring 'EDH_DW_div_uns_37'
  Mapping 'EDH_DW_div_uns_37'
  Structuring 'EDH_DW_div_uns_38'
  Mapping 'EDH_DW_div_uns_38'
  Structuring 'EDH_DW_div_uns_39'
  Mapping 'EDH_DW_div_uns_39'
  Mapping 'EDH_DW01_add_225'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_226'
  Mapping 'EDH_DW01_add_227'
  Mapping 'EDH_DW01_add_228'
  Mapping 'EDH_DW01_add_229'
  Mapping 'EDH_DW01_add_230'
  Mapping 'EDH_DW01_add_231'
  Mapping 'EDH_DW01_add_232'
  Mapping 'EDH_DW01_add_233'
  Mapping 'EDH_DW01_add_234'
  Mapping 'EDH_DW01_add_235'
  Mapping 'EDH_DW01_add_236'
  Mapping 'EDH_DW01_add_237'
  Mapping 'EDH_DW01_add_238'
  Mapping 'EDH_DW01_add_239'
  Mapping 'EDH_DW01_add_240'
  Mapping 'EDH_DW01_add_241'
  Mapping 'EDH_DW01_add_242'
  Mapping 'EDH_DW01_add_243'
  Mapping 'EDH_DW01_add_244'
  Mapping 'EDH_DW01_add_245'
  Mapping 'EDH_DW01_add_246'
  Mapping 'EDH_DW01_add_247'
  Mapping 'EDH_DW01_add_248'
  Mapping 'EDH_DW01_add_249'
  Mapping 'EDH_DW_div_uns_39'
  Structuring 'EDH_DW_div_uns_40'
  Mapping 'EDH_DW_div_uns_40'
  Structuring 'EDH_DW_div_uns_41'
  Mapping 'EDH_DW_div_uns_41'
  Structuring 'EDH_DW_div_uns_42'
  Mapping 'EDH_DW_div_uns_42'
  Structuring 'EDH_DW_div_uns_43'
  Mapping 'EDH_DW_div_uns_43'
  Mapping 'EDH_DW01_add_250'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_251'
  Mapping 'EDH_DW01_add_252'
  Mapping 'EDH_DW01_add_253'
  Mapping 'EDH_DW01_add_254'
  Mapping 'EDH_DW01_add_255'
  Mapping 'EDH_DW01_add_256'
  Mapping 'EDH_DW01_add_257'
  Mapping 'EDH_DW01_add_258'
  Mapping 'EDH_DW01_add_259'
  Mapping 'EDH_DW01_add_260'
  Mapping 'EDH_DW01_add_261'
  Mapping 'EDH_DW01_add_262'
  Mapping 'EDH_DW01_add_263'
  Mapping 'EDH_DW01_add_264'
  Mapping 'EDH_DW01_add_265'
  Mapping 'EDH_DW01_add_266'
  Mapping 'EDH_DW01_add_267'
  Mapping 'EDH_DW01_add_268'
  Mapping 'EDH_DW01_add_269'
  Mapping 'EDH_DW01_add_270'
  Mapping 'EDH_DW01_add_271'
  Mapping 'EDH_DW01_add_272'
  Mapping 'EDH_DW01_add_273'
  Mapping 'EDH_DW01_add_274'
  Mapping 'EDH_DW_div_uns_43'
  Structuring 'EDH_DW_div_uns_44'
  Mapping 'EDH_DW_div_uns_44'
  Structuring 'EDH_DW_div_uns_45'
  Mapping 'EDH_DW_div_uns_45'
  Structuring 'EDH_DW_div_uns_46'
  Mapping 'EDH_DW_div_uns_46'
  Structuring 'EDH_DW_div_uns_47'
  Mapping 'EDH_DW_div_uns_47'
  Mapping 'EDH_DW01_add_275'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_276'
  Mapping 'EDH_DW01_add_277'
  Mapping 'EDH_DW01_add_278'
  Mapping 'EDH_DW01_add_279'
  Mapping 'EDH_DW01_add_280'
  Mapping 'EDH_DW01_add_281'
  Mapping 'EDH_DW01_add_282'
  Mapping 'EDH_DW01_add_283'
  Mapping 'EDH_DW01_add_284'
  Mapping 'EDH_DW01_add_285'
  Mapping 'EDH_DW01_add_286'
  Mapping 'EDH_DW01_add_287'
  Mapping 'EDH_DW01_add_288'
  Mapping 'EDH_DW01_add_289'
  Mapping 'EDH_DW01_add_290'
  Mapping 'EDH_DW01_add_291'
  Mapping 'EDH_DW01_add_292'
  Mapping 'EDH_DW01_add_293'
  Mapping 'EDH_DW01_add_294'
  Mapping 'EDH_DW01_add_295'
  Mapping 'EDH_DW01_add_296'
  Mapping 'EDH_DW01_add_297'
  Mapping 'EDH_DW01_add_298'
  Mapping 'EDH_DW01_add_299'
  Mapping 'EDH_DW_div_uns_47'
  Structuring 'EDH_DW_div_uns_48'
  Mapping 'EDH_DW_div_uns_48'
  Structuring 'EDH_DW_div_uns_49'
  Mapping 'EDH_DW_div_uns_49'
  Structuring 'EDH_DW_div_uns_50'
  Mapping 'EDH_DW_div_uns_50'
  Structuring 'EDH_DW_div_uns_51'
  Mapping 'EDH_DW_div_uns_51'
  Mapping 'EDH_DW01_add_300'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_301'
  Mapping 'EDH_DW01_add_302'
  Mapping 'EDH_DW01_add_303'
  Mapping 'EDH_DW01_add_304'
  Mapping 'EDH_DW01_add_305'
  Mapping 'EDH_DW01_add_306'
  Mapping 'EDH_DW01_add_307'
  Mapping 'EDH_DW01_add_308'
  Mapping 'EDH_DW01_add_309'
  Mapping 'EDH_DW01_add_310'
  Mapping 'EDH_DW01_add_311'
  Mapping 'EDH_DW01_add_312'
  Mapping 'EDH_DW01_add_313'
  Mapping 'EDH_DW01_add_314'
  Mapping 'EDH_DW01_add_315'
  Mapping 'EDH_DW01_add_316'
  Mapping 'EDH_DW01_add_317'
  Mapping 'EDH_DW01_add_318'
  Mapping 'EDH_DW01_add_319'
  Mapping 'EDH_DW01_add_320'
  Mapping 'EDH_DW01_add_321'
  Mapping 'EDH_DW01_add_322'
  Mapping 'EDH_DW01_add_323'
  Mapping 'EDH_DW01_add_324'
  Mapping 'EDH_DW_div_uns_51'
  Structuring 'EDH_DW_div_uns_52'
  Mapping 'EDH_DW_div_uns_52'
  Structuring 'EDH_DW_div_uns_53'
  Mapping 'EDH_DW_div_uns_53'
  Structuring 'EDH_DW_div_uns_54'
  Mapping 'EDH_DW_div_uns_54'
  Structuring 'EDH_DW_div_uns_55'
  Mapping 'EDH_DW_div_uns_55'
  Mapping 'EDH_DW01_add_325'
  Mapping 'EDH_DW01_add_326'
  Mapping 'EDH_DW01_add_327'
  Mapping 'EDH_DW01_sub_0'
  Mapping 'EDH_DW01_add_328'
  Mapping 'EDH_DW01_add_329'
  Mapping 'EDH_DW01_add_330'
  Mapping 'EDH_DW01_add_331'
  Mapping 'EDH_DW01_add_332'
  Mapping 'EDH_DW01_add_333'
  Mapping 'EDH_DW01_add_334'
  Mapping 'EDH_DW01_add_335'
  Mapping 'EDH_DW01_add_336'
  Mapping 'EDH_DW01_add_337'
  Mapping 'EDH_DW01_add_338'
  Mapping 'EDH_DW01_add_339'
  Mapping 'EDH_DW01_add_340'
  Mapping 'EDH_DW01_add_341'
  Mapping 'EDH_DW01_add_342'
  Mapping 'EDH_DW01_add_343'
  Mapping 'EDH_DW01_add_344'
  Mapping 'EDH_DW01_add_345'
  Mapping 'EDH_DW01_add_346'
  Mapping 'EDH_DW01_add_347'
  Mapping 'EDH_DW01_add_348'
  Mapping 'EDH_DW01_add_349'
  Mapping 'EDH_DW01_add_350'
  Mapping 'EDH_DW01_add_351'
  Mapping 'EDH_DW01_add_352'
  Mapping 'EDH_DW01_add_353'
  Mapping 'EDH_DW01_add_354'
  Mapping 'EDH_DW01_add_355'
  Mapping 'EDH_DW01_add_356'
  Mapping 'EDH_DW01_add_357'
  Mapping 'EDH_DW01_add_358'
  Mapping 'EDH_DW01_add_359'
  Mapping 'EDH_DW01_add_360'
  Mapping 'EDH_DW01_add_361'
  Mapping 'EDH_DW01_add_362'
  Mapping 'EDH_DW01_add_363'
  Mapping 'EDH_DW01_add_364'
  Mapping 'EDH_DW01_add_365'
  Mapping 'EDH_DW01_add_366'
  Mapping 'EDH_DW01_add_367'
  Mapping 'EDH_DW01_add_368'
  Mapping 'EDH_DW01_add_369'
  Mapping 'EDH_DW01_add_370'
  Mapping 'EDH_DW01_add_371'
  Mapping 'EDH_DW01_add_372'
  Mapping 'EDH_DW01_add_373'
  Mapping 'EDH_DW01_add_374'
  Mapping 'EDH_DW01_add_375'
  Mapping 'EDH_DW01_add_376'
  Mapping 'EDH_DW_div_uns_55'
  Structuring 'EDH_DW_div_uns_56'
  Mapping 'EDH_DW_div_uns_56'
  Structuring 'EDH_DW_div_uns_57'
  Mapping 'EDH_DW_div_uns_57'
  Structuring 'EDH_DW_div_uns_58'
  Mapping 'EDH_DW_div_uns_58'
  Structuring 'EDH_DW_div_uns_59'
  Mapping 'EDH_DW_div_uns_59'
  Mapping 'EDH_DW01_add_377'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_378'
  Mapping 'EDH_DW01_add_379'
  Mapping 'EDH_DW01_add_380'
  Mapping 'EDH_DW01_add_381'
  Mapping 'EDH_DW01_add_382'
  Mapping 'EDH_DW01_add_383'
  Mapping 'EDH_DW01_add_384'
  Mapping 'EDH_DW01_add_385'
  Mapping 'EDH_DW01_add_386'
  Mapping 'EDH_DW01_add_387'
  Mapping 'EDH_DW01_add_388'
  Mapping 'EDH_DW01_add_389'
  Mapping 'EDH_DW01_add_390'
  Mapping 'EDH_DW01_add_391'
  Mapping 'EDH_DW01_add_392'
  Mapping 'EDH_DW01_add_393'
  Mapping 'EDH_DW01_add_394'
  Mapping 'EDH_DW01_add_395'
  Mapping 'EDH_DW01_add_396'
  Mapping 'EDH_DW01_add_397'
  Mapping 'EDH_DW01_add_398'
  Mapping 'EDH_DW01_add_399'
  Mapping 'EDH_DW01_add_400'
  Mapping 'EDH_DW01_add_401'
  Mapping 'EDH_DW_div_uns_59'
  Structuring 'EDH_DW_div_uns_60'
  Mapping 'EDH_DW_div_uns_60'
  Structuring 'EDH_DW_div_uns_61'
  Mapping 'EDH_DW_div_uns_61'
  Structuring 'EDH_DW_div_uns_62'
  Mapping 'EDH_DW_div_uns_62'
  Structuring 'EDH_DW_div_uns_63'
  Mapping 'EDH_DW_div_uns_63'
  Mapping 'EDH_DW01_add_402'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'EDH_DW01_add_403'
  Mapping 'EDH_DW01_add_404'
  Mapping 'EDH_DW01_add_405'
  Mapping 'EDH_DW01_add_406'
  Mapping 'EDH_DW01_add_407'
  Mapping 'EDH_DW01_add_408'
  Mapping 'EDH_DW01_add_409'
  Mapping 'EDH_DW01_add_410'
  Mapping 'EDH_DW01_add_411'
  Mapping 'EDH_DW01_add_412'
  Mapping 'EDH_DW01_add_413'
  Mapping 'EDH_DW01_add_414'
  Mapping 'EDH_DW01_add_415'
  Mapping 'EDH_DW01_add_416'
  Mapping 'EDH_DW01_add_417'
  Mapping 'EDH_DW01_add_418'
  Mapping 'EDH_DW01_add_419'
  Mapping 'EDH_DW01_add_420'
  Mapping 'EDH_DW01_add_421'
  Mapping 'EDH_DW01_add_422'
  Mapping 'EDH_DW01_add_423'
  Mapping 'EDH_DW01_add_424'
  Mapping 'EDH_DW01_add_425'
  Mapping 'EDH_DW01_add_426'
  Mapping 'EDH_DW_div_uns_63'
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)
  Mapping Optimization (Phase 58)
  Mapping Optimization (Phase 59)
  Mapping Optimization (Phase 60)
  Mapping Optimization (Phase 61)
  Mapping Optimization (Phase 62)
  Mapping Optimization (Phase 63)
  Mapping Optimization (Phase 64)
  Mapping Optimization (Phase 65)
  Mapping Optimization (Phase 66)
  Mapping Optimization (Phase 67)
  Mapping Optimization (Phase 68)
  Mapping Optimization (Phase 69)
  Mapping Optimization (Phase 70)
  Mapping Optimization (Phase 71)
  Mapping Optimization (Phase 72)
  Mapping Optimization (Phase 73)
  Mapping Optimization (Phase 74)
  Mapping Optimization (Phase 75)
  Mapping Optimization (Phase 76)
  Mapping Optimization (Phase 77)
  Mapping Optimization (Phase 78)
  Mapping Optimization (Phase 79)
  Mapping Optimization (Phase 80)
  Mapping Optimization (Phase 81)
  Mapping Optimization (Phase 82)
  Mapping Optimization (Phase 83)
  Mapping Optimization (Phase 84)
  Mapping Optimization (Phase 85)
  Mapping Optimization (Phase 86)
  Mapping Optimization (Phase 87)
  Mapping Optimization (Phase 88)
  Mapping Optimization (Phase 89)
  Mapping Optimization (Phase 90)
  Mapping Optimization (Phase 91)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:25:02 5289216.9      5.00     479.1       0.0                           680948480.0000
    1:25:09 5281702.5      6.10     535.3       0.0                           679890560.0000

  Beginning Constant Register Removal
  -----------------------------------
    1:25:16 5283119.6      6.11     536.2       0.0                           680362176.0000
    1:25:22 5282238.1      6.11     540.9       0.0                           680245824.0000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Mapping 'EDH_DW01_add_2056'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    1:26:42 3497940.5      5.71     387.1       6.5                           270970560.0000
    1:27:18 3519469.0      2.98     153.4       6.5                           275724992.0000
    1:27:18 3519469.0      2.98     153.4       6.5                           275724992.0000
    1:27:19 3518943.4      2.98     153.4       6.5                           275619040.0000
    1:28:33 3511548.8      3.49     166.9       6.5                           274895328.0000
    1:28:42 3509975.4      3.53     170.8       6.5                           274751328.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    1:29:59 3503016.6      3.53     171.4       6.5                           272444928.0000
    1:30:00 3502447.8      3.53     172.1       6.3                           272246368.0000
    1:30:03 3501137.2      3.52     171.8       6.3                           271793248.0000
    1:30:05 3500581.7      3.51     171.4       6.3                           271436288.0000
    1:30:06 3497182.1      3.41     169.0       6.3                           271105216.0000
    1:30:09 3481385.0      3.41     167.3       6.3                           267608896.0000
    1:30:21 3445167.2      3.40     174.7       6.3                           259831568.0000
    1:30:27 3431632.0      3.39     177.6       6.3                           257166592.0000
    1:30:32 3428109.4      3.39     178.0       6.3                           256717984.0000
    1:30:35 3425408.3      3.39     178.5       6.3                           256253344.0000
    1:30:43 3426220.0      2.81     148.2       6.4                           256437200.0000
    1:30:48 3426582.6      2.80     141.1       6.4                           256544640.0000
    1:30:54 3426928.5      2.80     137.1       6.4                           256621888.0000
    1:30:59 3427390.9      2.78     133.3       6.4                           256731968.0000
    1:30:59 3427380.9      2.78     133.3       6.4                           256729056.0000
    1:30:59 3427380.9      2.78     133.3       6.4                           256729056.0000
    1:31:29 3422800.4      2.71     121.0       0.0                           228832576.0000
    1:31:29 3422800.4      2.71     121.0       0.0                           228832576.0000
    1:32:47 3481205.4      2.77     130.6       0.0                           239048864.0000
    1:32:47 3481205.4      2.77     130.6       0.0                           239048864.0000
    1:33:06 3497717.6      2.22     102.4       1.0                           242069616.0000
    1:33:06 3497717.6      2.22     102.4       1.0                           242069616.0000
    1:34:47 3552254.0      2.33     107.6       1.6                           251423408.0000
    1:34:47 3552254.0      2.33     107.6       1.6                           251423408.0000
    1:40:02 3654637.2      0.85      26.1       0.0                           269349472.0000
    1:40:02 3654637.2      0.85      26.1       0.0                           269349472.0000
    1:42:29 3675896.2      0.94      29.2       0.0                           272911392.0000
    1:42:29 3675896.2      0.94      29.2       0.0                           272911392.0000
    1:43:27 3688579.8      0.75      23.2       0.1                           275188928.0000
    1:43:27 3688579.8      0.75      23.2       0.1                           275188928.0000
    1:45:27 3706472.5      0.85      23.9       0.2                           278204096.0000
    1:45:27 3706472.5      0.85      23.9       0.2                           278204096.0000
    1:46:31 3720170.6      0.62      19.6       0.6                           280592896.0000
    1:46:31 3720170.6      0.62      19.6       0.6                           280592896.0000
    1:49:27 3740721.1      0.63      20.3       0.5                           283851168.0000


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:49:27 3740721.1      0.63      20.3       0.5                           283851168.0000
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
    1:49:32 3739653.3      0.58      19.4       0.0 h_div_reg[10][0]/D        283658144.0000
    1:49:33 3739407.2      0.57      19.4       0.0                           283615296.0000
    1:52:10 3756857.5      0.81      21.0       0.0                           286525408.0000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:52:10 3756857.5      0.81      21.0       0.0                           286525408.0000
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
    1:53:19 3640712.9      1.77     722.6       0.0                           263871648.0000
    1:55:35 3686570.7      1.74     685.0       0.7                           271873344.0000
    1:55:35 3686570.7      1.74     685.0       0.7                           271873344.0000
    1:55:53 3666589.0      1.68     613.8       0.3                           267572928.0000
    1:55:53 3666589.0      1.68     613.8       0.3                           267572928.0000
    1:57:48 3695991.0      1.58     612.9       0.4                           272608384.0000
    1:57:48 3695991.0      1.58     612.9       0.4                           272608384.0000
    1:57:52 3696486.7      1.48     597.4       0.3                           272715552.0000
    1:57:52 3696486.7      1.48     597.4       0.3                           272715552.0000
    2:01:49 3743458.7      1.50     498.3       1.9                           280761120.0000
    2:01:49 3743458.7      1.50     498.3       1.9                           280761120.0000
    2:05:36 3784706.1      0.51      37.8       1.0                           288739040.0000
    2:05:36 3784706.1      0.51      37.8       1.0                           288739040.0000
    2:09:03 3794376.0      0.62      39.1       2.1                           290214368.0000
    2:09:03 3794376.0      0.62      39.1       2.1                           290214368.0000
    2:10:16 3803450.4      0.38      31.6       2.3                           291846592.0000
    2:10:16 3803450.4      0.38      31.6       2.3                           291846592.0000
    2:13:26 3811669.9      0.43      32.5       2.6                           293246816.0000
    2:13:26 3811669.9      0.43      32.5       2.6                           293246816.0000
    2:14:24 3817328.1      0.30      24.0       2.1                           294327648.0000
    2:14:24 3817328.1      0.30      24.0       2.1                           294327648.0000
    2:15:15 3819254.1      0.30      24.1       2.2                           294577440.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    2:15:18 3819982.6      0.30      24.1       2.2                           294595520.0000
    2:15:49 3658622.2      0.35      12.1       0.8                           265385344.0000
    2:15:57 3655605.2      0.26       9.8       0.9 h_div_reg[11][0]/D        264890608.0000
    2:16:03 3655422.2      0.22       8.5       0.8 h_div_reg[12][1]/D        264875328.0000
    2:16:09 3654537.4      0.19       7.6       0.8 h_div_reg[15][0]/D        264737616.0000
    2:16:15 3654224.7      0.17       6.6       0.8 h_div_reg[7][0]/D         264698560.0000
    2:16:20 3654274.6      0.15       6.0       0.8 h_div_reg[12][0]/D        264732976.0000
    2:16:24 3654194.8      0.14       5.4       0.8                           264721808.0000
    2:16:25 3653918.7      0.14       5.4       0.8                           264704944.0000
    2:16:27 3653389.8      0.14       5.4       0.8                           264657840.0000
    2:16:28 3652860.9      0.14       5.4       0.8                           264618048.0000
    2:16:29 3652601.5      0.14       5.4       0.8                           264591600.0000
    2:16:30 3652099.2      0.14       5.4       0.8                           264537920.0000
    2:16:31 3651909.6      0.14       5.4       0.8                           264532432.0000
    2:16:32 3651650.1      0.14       5.4       0.8                           264512064.0000
    2:16:33 3651137.8      0.14       5.4       0.8                           264462208.0000
    2:16:41 3650502.5      0.14       5.4       0.8                           264399888.0000
    2:16:47 3650452.6      0.14       5.4       0.8                           264399552.0000
    2:16:47 3650452.6      0.14       5.4       0.8                           264399552.0000
    2:17:07 3636954.1      0.14       4.6       0.0                           262118624.0000
    2:17:08 3635191.1      0.14       4.7       0.0                           261790432.0000
    2:17:14 3633614.4      0.14       5.4       0.0                           261499600.0000
    2:17:25 3630890.0      0.14       5.8       0.0                           261195152.0000
    2:17:31 3630584.0      0.14       5.8       0.0                           261141440.0000
    2:17:39 3630181.5      0.14       5.7       0.0                           260915744.0000
    2:17:50 3629685.9      0.14       5.8       0.0                           260776384.0000
    2:17:52 3629093.8      0.14       5.7       0.0                           260584704.0000
    2:17:53 3629027.3      0.14       5.7       0.0                           260575728.0000
    2:19:10 3650372.8      0.09       1.0       0.0                           264997152.0000
    2:19:10 3650372.8      0.09       1.0       0.0                           264997152.0000
    2:19:16 3648470.1      0.00       0.0       0.0                           264668608.0000
    2:19:16 3648403.5      0.00       0.0       0.0                           264657136.0000
    2:19:16 3648403.5      0.00       0.0       0.0                           264657136.0000
    2:19:16 3648403.5      0.00       0.0       0.0                           264657136.0000
    2:20:18 3611284.2      0.00       0.0       0.0                           258391408.0000
    2:20:33 3601787.4      0.00       0.0       0.0                           256774144.0000
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Loading db file '/RAID2/COURSE/iclab/iclab002/Midterm_project/04_MEM/RA1SH_128_256.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'EDH' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 6280 load(s), 1 driver(s)
     Net 'rst_n': 6279 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
#======================================================
#  Output Reports
#======================================================
report_timing >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_resource >  Report/$DESIGN\.resource
#======================================================
#  Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
%s[%d]
set bus_naming_style "%s\[%d\]"
%s[%d]
set hdlout_internal_busses true
true
change_names -hierarchy -rule verilog
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
1
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
change_names -hierarchy -rules name_rule
1
#======================================================
#  Output Results
#======================================================
set verilogout_higher_designs_first true
true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
Writing verilog file '/RAID2/COURSE/iclab/iclab002/Midterm_project/02_SYN/Netlist/EDH_SYN.v'.
1
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
Information: Writing timing information to file '/RAID2/COURSE/iclab/iclab002/Midterm_project/02_SYN/Netlist/EDH_SYN.sdf'. (WT-3)
1
#======================================================
#  Finish and Quit
#======================================================
report_area
 
****************************************
Report : area
Design : EDH
Version: R-2020.09
Date   : Thu Nov 17 08:04:18 2022
****************************************

Library(s) Used:

    slow (File: /RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db)
    USERLIB (File: /RAID2/COURSE/iclab/iclab002/Midterm_project/04_MEM/RA1SH_128_256.db)

Number of ports:                          394
Number of nets:                        150558
Number of cells:                       139969
Number of combinational cells:         133614
Number of sequential cells:              6279
Number of macros/black boxes:               1
Number of buf/inv:                      19224
Number of references:                     158

Combinational area:            2794731.576932
Buf/Inv area:                   212440.542130
Noncombinational area:          439643.639244
Macro/Black Box area:           367412.156250
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:               3601787.372426
Total area:                 undefined
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : EDH
Version: R-2020.09
Date   : Thu Nov 17 08:04:18 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cdf_min_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: h_div_reg_13__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cdf_min_reg_1_/CK (DFFRHQX4)             0.00 #     0.00 r
  cdf_min_reg_1_/Q (DFFRHQX4)              0.35       0.35 r
  U30990/Y (BUFX12)                        0.21       0.56 r
  U60591/Y (INVX4)                         0.08       0.64 f
  U40527/Y (INVX4)                         0.13       0.76 r
  U47999/Y (AND2X2)                        0.17       0.94 r
  U40441/Y (NAND2X1)                       0.08       1.02 f
  U61861/Y (NOR2BX4)                       0.19       1.21 f
  U62845/Y (OAI21X4)                       0.17       1.38 r
  U31537/Y (INVX2)                         0.05       1.43 f
  U42395/Y (NOR2X1)                        0.10       1.53 r
  U40232/Y (AND2X2)                        0.21       1.74 r
  U31531/Y (NAND2X4)                       0.09       1.83 f
  U50918/Y (NAND2X1)                       0.09       1.92 r
  U30451/Y (NOR2X1)                        0.07       1.98 f
  U30435/Y (AND2X2)                        0.18       2.16 f
  U30405/Y (NOR2X2)                        0.14       2.30 r
  U33147/Y (NAND2X4)                       0.12       2.42 f
  U50709/Y (NAND3X2)                       0.13       2.55 r
  U55749/Y (NAND2X4)                       0.10       2.65 f
  U33803/Y (NAND2X4)                       0.10       2.75 r
  U55748/Y (CLKINVX8)                      0.09       2.84 f
  U57263/Y (NAND2X4)                       0.08       2.92 r
  U35924/Y (NOR2X2)                        0.09       3.01 f
  U73300/Y (AOI2BB2X4)                     0.15       3.16 r
  U57129/Y (OAI21X4)                       0.10       3.27 f
  U34186/Y (INVX4)                         0.07       3.34 r
  U60997/Y (NAND2X4)                       0.12       3.46 f
  U29904/Y (NAND2X1)                       0.14       3.59 r
  U44607/Y (NAND4X2)                       0.15       3.75 f
  U31701/Y (NAND2X4)                       0.12       3.87 r
  U34036/Y (NAND2X4)                       0.11       3.98 f
  U29672/Y (NAND2X1)                       0.15       4.14 r
  U62281/Y (OAI211X2)                      0.14       4.28 f
  U34850/Y (OAI2BB1X4)                     0.20       4.48 f
  U56183/Y (NAND2X4)                       0.12       4.60 r
  U54295/Y (NAND3X4)                       0.13       4.73 f
  U59007/Y (OAI2BB1X4)                     0.20       4.93 r
  U58909/Y (INVX8)                         0.10       5.03 f
  U58908/Y (MXI2X4)                        0.16       5.19 f
  U55760/Y (NAND2X4)                       0.14       5.33 r
  U55758/Y (NOR2X2)                        0.10       5.43 f
  U56207/Y (OAI21X4)                       0.21       5.64 r
  U56206/Y (AOI21X4)                       0.13       5.77 f
  U56200/Y (OAI21X4)                       0.17       5.93 r
  U56199/Y (NAND2X4)                       0.08       6.01 f
  U57418/Y (NAND2X4)                       0.12       6.13 r
  U33421/Y (NAND3X4)                       0.16       6.29 f
  U33799/Y (NAND2X4)                       0.15       6.44 r
  U34927/Y (INVX4)                         0.06       6.50 f
  U58414/Y (NAND2X4)                       0.08       6.57 r
  U53724/Y (NAND3X4)                       0.14       6.71 f
  U37340/Y (NOR2X2)                        0.20       6.90 r
  U54175/Y (OAI21X4)                       0.11       7.02 f
  U54174/Y (AOI21X4)                       0.18       7.20 r
  U60025/Y (OAI21X4)                       0.11       7.31 f
  U61831/Y (NAND2X4)                       0.09       7.40 r
  U53703/Y (NAND2X4)                       0.15       7.55 f
  U61830/Y (NOR2X4)                        0.32       7.86 r
  U62295/Y (AOI2BB2X4)                     0.14       8.00 f
  U44039/Y (NAND3X2)                       0.13       8.13 r
  U44031/Y (INVX2)                         0.06       8.19 f
  U28053/Y (NOR2X1)                        0.15       8.34 r
  U27934/Y (INVX2)                         0.07       8.41 f
  U27845/Y (OAI21X2)                       0.10       8.52 r
  U27768/Y (NAND2X1)                       0.09       8.60 f
  U27717/Y (NAND2BX1)                      0.18       8.78 r
  U61041/Y (INVX2)                         0.07       8.84 f
  U27637/Y (NAND2X2)                       0.10       8.94 r
  U61036/Y (XOR2X1)                        0.26       9.20 f
  U58991/Y (NAND2X2)                       0.20       9.41 r
  U32946/Y (NAND4X4)                       0.16       9.57 f
  U26851/Y (INVX2)                         0.15       9.72 r
  U71783/Y (NAND2X2)                       0.08       9.80 f
  U26790/Y (NAND2XL)                       0.17       9.97 r
  U61469/Y (NOR2X2)                        0.12      10.09 f
  U61468/Y (AOI21X4)                       0.30      10.38 r
  U59186/Y (NOR2X4)                        0.15      10.53 f
  U72152/Y (NAND2X1)                       0.15      10.68 r
  U43297/Y (NAND2X1)                       0.09      10.77 f
  U26324/Y (CLKINVX2)                      0.11      10.88 r
  U33763/Y (INVX3)                         0.06      10.94 f
  U58954/Y (NOR2X4)                        0.10      11.04 r
  U58953/Y (AOI2BB1X4)                     0.17      11.20 r
  U25641/Y (OAI21X2)                       0.11      11.31 f
  U73867/Y (AOI21X4)                       0.15      11.46 r
  U58590/Y (NAND4X4)                       0.18      11.64 f
  U57064/Y (NAND2X4)                       0.19      11.84 r
  U57063/Y (INVX8)                         0.09      11.92 f
  U25364/Y (OAI2BB1X2)                     0.20      12.13 f
  U61798/Y (INVX3)                         0.08      12.21 r
  U34193/Y (NAND2X2)                       0.09      12.31 f
  U59165/Y (AOI22X1)                       0.21      12.52 r
  U72848/Y (OAI21X1)                       0.10      12.62 f
  U73674/Y (NAND2X1)                       0.13      12.75 r
  U56514/Y (NAND3X2)                       0.10      12.85 f
  U72655/Y (NAND2X1)                       0.09      12.94 r
  U34848/Y (OAI2BB1X1)                     0.08      13.02 f
  h_div_reg_13__1_/D (DFFRHQXL)            0.00      13.02 f
  data arrival time                                  13.02

  clock clk (rise edge)                   13.30      13.30
  clock network delay (ideal)              0.00      13.30
  h_div_reg_13__1_/CK (DFFRHQXL)           0.00      13.30 r
  library setup time                      -0.28      13.02
  data required time                                 13.02
  -----------------------------------------------------------
  data required time                                 13.02
  data arrival time                                 -13.02
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
exit

Memory usage for this session 1645 Mbytes.
Memory usage for this session including child processes 1645 Mbytes.
CPU usage for this session 8487 seconds ( 2.36 hours ).
Elapsed time for this session 8544 seconds ( 2.37 hours ).

Thank you...
