

================================================================
== Vivado HLS Report for 'fc_FC2'
================================================================
* Date:           Thu Mar 19 22:10:18 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution_FINAL
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12874|  12874|  12874|  12874|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- OUT     |  12873|  12873|       613|          -|          -|    21|    no    |
        | + IN     |    609|    609|        15|          5|          1|   120|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     90|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |       32|      -|     128|     44|    -|
|Multiplexer      |        -|      -|       -|    305|    -|
|Register         |        0|      -|     678|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|      5|    1154|   1182|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      2|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fadd_32ns_3vdy_U228  |lenet_fadd_32ns_3vdy  |        0|      2|  205|  390|    0|
    |lenet_fmul_32ns_3wdI_U229  |lenet_fmul_32ns_3wdI  |        0|      3|  143|  321|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                      |                      |        0|      5|  348|  711|    0|
    +---------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |FC2_bias_0_U     |fc_FC2_FC2_bias_0     |        0|  32|  11|    0|    21|   32|     1|          672|
    |FC2_bias_1_U     |fc_FC2_FC2_bias_1     |        0|  32|  11|    0|    21|   32|     1|          672|
    |FC2_bias_2_U     |fc_FC2_FC2_bias_2     |        0|  32|  11|    0|    21|   32|     1|          672|
    |FC2_bias_3_U     |fc_FC2_FC2_bias_3     |        0|  32|  11|    0|    21|   32|     1|          672|
    |FC2_weights_0_U  |fc_FC2_FC2_weightcow  |        8|   0|   0|    0|  2520|   32|     1|        80640|
    |FC2_weights_1_U  |fc_FC2_FC2_weightcpw  |        8|   0|   0|    0|  2520|   32|     1|        80640|
    |FC2_weights_2_U  |fc_FC2_FC2_weightcqw  |        8|   0|   0|    0|  2520|   32|     1|        80640|
    |FC2_weights_3_U  |fc_FC2_FC2_weightcrw  |        8|   0|   0|    0|  2520|   32|     1|        80640|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                      |       32| 128|  44|    0| 10164|  256|     8|       325248|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln80_fu_397_p2   |     +    |      0|  0|  17|          13|          13|
    |i_fu_382_p2          |     +    |      0|  0|  15|           7|           1|
    |o_fu_410_p2          |     +    |      0|  0|  15|           7|           3|
    |sub_ln80_fu_370_p2   |     -    |      0|  0|  17|          13|          13|
    |icmp_ln73_fu_320_p2  |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln78_fu_376_p2  |   icmp   |      0|  0|  11|           7|           5|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  90|          56|          45|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  47|         10|    1|         10|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_empty_30_phi_fu_260_p4  |   9|          2|   32|         64|
    |ap_phi_mux_empty_31_phi_fu_270_p4  |   9|          2|   32|         64|
    |ap_phi_mux_empty_32_phi_fu_280_p4  |   9|          2|   32|         64|
    |ap_phi_mux_empty_33_phi_fu_290_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_301_p4       |   9|          2|    7|         14|
    |empty_30_reg_257                   |   9|          2|   32|         64|
    |empty_31_reg_267                   |   9|          2|   32|         64|
    |empty_32_reg_277                   |   9|          2|   32|         64|
    |empty_33_reg_287                   |   9|          2|   32|         64|
    |grp_fu_308_p0                      |  27|          5|   32|        160|
    |grp_fu_308_p1                      |  27|          5|   32|        160|
    |grp_fu_316_p0                      |  27|          5|   32|        160|
    |i_0_reg_297                        |   9|          2|    7|         14|
    |o_0_reg_245                        |   9|          2|    7|         14|
    |out_fc2_0_d0                       |  15|          3|   32|         96|
    |out_fc2_1_d0                       |  15|          3|   32|         96|
    |out_fc2_2_d0                       |  15|          3|   32|         96|
    |out_fc2_3_d0                       |  15|          3|   32|         96|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 305|         63|  504|       1432|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |FC2_weights_0_load_reg_524  |  32|   0|   32|          0|
    |FC2_weights_1_load_reg_534  |  32|   0|   32|          0|
    |FC2_weights_2_load_reg_539  |  32|   0|   32|          0|
    |FC2_weights_3_load_reg_544  |  32|   0|   32|          0|
    |ap_CS_fsm                   |   9|   0|    9|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |empty_30_reg_257            |  32|   0|   32|          0|
    |empty_31_reg_267            |  32|   0|   32|          0|
    |empty_32_reg_277            |  32|   0|   32|          0|
    |empty_33_reg_287            |  32|   0|   32|          0|
    |i_0_reg_297                 |   7|   0|    7|          0|
    |i_reg_494                   |   7|   0|    7|          0|
    |icmp_ln78_reg_490           |   1|   0|    1|          0|
    |in_load_reg_529             |  32|   0|   32|          0|
    |lshr_ln_reg_419             |   5|   0|    5|          0|
    |o_0_reg_245                 |   7|   0|    7|          0|
    |out_fc2_0_addr_reg_430      |   5|   0|    5|          0|
    |out_fc2_1_addr_reg_440      |   5|   0|    5|          0|
    |out_fc2_2_addr_reg_450      |   5|   0|    5|          0|
    |out_fc2_3_addr_reg_460      |   5|   0|    5|          0|
    |sub_ln80_reg_465            |  10|   0|   13|          3|
    |tmp_1_reg_575               |  32|   0|   32|          0|
    |tmp_2_reg_559               |  32|   0|   32|          0|
    |tmp_3_reg_581               |  32|   0|   32|          0|
    |tmp_4_reg_564               |  32|   0|   32|          0|
    |tmp_5_reg_587               |  32|   0|   32|          0|
    |tmp_9_reg_569               |  32|   0|   32|          0|
    |tmp_reg_549                 |  32|   0|   32|          0|
    |tmp_s_reg_554               |  32|   0|   32|          0|
    |icmp_ln78_reg_490           |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 678|  32|  618|          3|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    fc_FC2    | return value |
|in_r_address0       | out |    7|  ap_memory |     in_r     |     array    |
|in_r_ce0            | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0             |  in |   32|  ap_memory |     in_r     |     array    |
|out_fc2_0_address0  | out |    5|  ap_memory |   out_fc2_0  |     array    |
|out_fc2_0_ce0       | out |    1|  ap_memory |   out_fc2_0  |     array    |
|out_fc2_0_we0       | out |    1|  ap_memory |   out_fc2_0  |     array    |
|out_fc2_0_d0        | out |   32|  ap_memory |   out_fc2_0  |     array    |
|out_fc2_1_address0  | out |    5|  ap_memory |   out_fc2_1  |     array    |
|out_fc2_1_ce0       | out |    1|  ap_memory |   out_fc2_1  |     array    |
|out_fc2_1_we0       | out |    1|  ap_memory |   out_fc2_1  |     array    |
|out_fc2_1_d0        | out |   32|  ap_memory |   out_fc2_1  |     array    |
|out_fc2_2_address0  | out |    5|  ap_memory |   out_fc2_2  |     array    |
|out_fc2_2_ce0       | out |    1|  ap_memory |   out_fc2_2  |     array    |
|out_fc2_2_we0       | out |    1|  ap_memory |   out_fc2_2  |     array    |
|out_fc2_2_d0        | out |   32|  ap_memory |   out_fc2_2  |     array    |
|out_fc2_3_address0  | out |    5|  ap_memory |   out_fc2_3  |     array    |
|out_fc2_3_ce0       | out |    1|  ap_memory |   out_fc2_3  |     array    |
|out_fc2_3_we0       | out |    1|  ap_memory |   out_fc2_3  |     array    |
|out_fc2_3_d0        | out |   32|  ap_memory |   out_fc2_3  |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

