# Auto_Verilog
AutoVerilog automates Verilog design using GPT and Verilator. It generates HDL from specs, simulates, verifies outputs, and self-corrects errors in a closed loop â€” creating an autonomous, AI-driven hardware design and verification pipeline.

