#ifndef USART_REGISTERS_H
#define USART_REGISTERS_H

/* USART I/O Data Register â€“UDR */
#define	UDR 		*((volatile u8*)0x2C)

/*USART Control and Status Register A*/ 
#define UCSRA		*((volatile u8*)0x2B)
#define	UCSRA_RXC		7					//USART Receive Complete
#define	UCSRA_TXC		6					//USART Transmit Complete					
#define	UCSRA_UDRE		5					//USART Transmit Data Register Empty
#define	UCSRA_FE		4					//Frame Error
#define	UCSRA_DOR		3					//Data OverRun
#define	UCSRA_PE		2					//Parity Error
#define	UCSRA_U2X		1					//Double the USART Transmission Speed
#define	UCSRA_MPCM		0					//Multi-processor Communication Mode

/*USART Control and Status Register B*/
#define UCSRB		*((volatile u8*)0x2A)
#define UCSRB_RXCIE		7					//RX Complete Interrupt Enable
#define UCSRB_TXCIE		6					//TX Complete Interrupt Enable
#define UCSRB_UDRIE		5					//USART Data Register Empty Interrupt Enable
#define UCSRB_RXEN		4					//Receiver Enable
#define UCSRB_TXEN		3					//Transmitter Enable
#define UCSRB_UCSZ2		2					//Character Size 2
#define UCSRB_RXB8		1					//Receive Data Bit 8
#define UCSRB_TXB8		0					//Transmit Data Bit 8


/*USART Control and Status Register C*/
#define UCSRC		*((volatile u8*)0x40)
#define UCSRC_URSEL		7					//Register Select
#define UCSRC_UMSEL		6					//USART Mode Select
#define UCSRC_UPM1		5					//Parity Mode 1
#define UCSRC_UPM0		4					//Parity Mode 0
#define UCSRC_USBS		3					//Stop Bit Select
#define UCSRC_UCSZ1		2					//Character Size 1
#define UCSRC_UCSZ0		1					//Character Size 0
#define UCSRC_UCPOL		0					// Clock Polarity


/*USART Baud Rate Registers*/
#define UBRRL		*((volatile u8*)0x29)

#define UBRRH		*((volatile u8*)0x40)
#define UBRRH_URSEL		15
#define UBRRH_RES1		14
#define UBRRH_RES2		13
#define UBRRH_RES3		12

#endif