#$ TOOL ispLEVER Classic 2.0.00.17.20.15
#$ DATE Wed May 18 22:06:24 2016
#$ PROPERTY LATTICE OSCTIMER K00_inst11= oscdis0_c, tmrrst0_c, oscout0_c, tmrout, 1024; 
#$ MODULE lcdram
#$ PINS 48 cdiv00_3_:100'ke'  inkey0_3_:53'ke'  outr0_3_:43'ke'  outContWrite0_3_:28'ke'  \
#  outContRead0_3_:4'ke'  outcc0_5_:122'ke'  outword0_7_:142'ke'  clk0:98'ke'  reset0:81'ke'  \
#  wr0:87'ke'  inFlagk0:59'ke'  outFlagk0:60'ke'  oscdis0:38'ke'  oscout0:104'ke'  tmrrst0:45'ke'  \
#  inFlagcc0:58'ke'  cdiv00_2_:76'ke'  outFlagcc0:61'ke'  cdiv00_1_:101'ke'  outFlagw0:13'ke'  \
#  cdiv00_0_:77'ke'  RW0:32'ke'  inkey0_2_:52'ke'  RS0:134'ke'  inkey0_1_:51'ke'  EN0:135'ke'  \
#  inkey0_0_:50'ke'  outr0_2_:44'ke'  outr0_1_:48'ke'  outr0_0_:49'ke'  outContWrite0_2_:130'ke'  \
#  outContWrite0_1_:29'ke'  outContWrite0_0_:131'ke'  outContRead0_2_:5'ke'  \
#  outContRead0_1_:6'ke'  outContRead0_0_:7'ke'  outcc0_4_:95'ke'  outcc0_3_:123'ke'  \
#  outcc0_2_:96'ke'  outcc0_1_:124'ke'  outcc0_0_:97'ke'  outword0_6_:141'ke'  outword0_5_:140'ke'  \
#  outword0_4_:42'ke'  outword0_3_:139'ke'  outword0_2_:138'ke'  outword0_1_:39'ke'  \
#  outword0_0_:33'ke' 
#$ NODES 242 RA03_sram_sram_ram14__7_ RA03_sram_sram_ram15__0_ \
#  RA03_sram_sram_ram15__1_ RA03_sram_sram_ram15__2_ RA03_sram_sram_ram15__3_ \
#  RA03_sram_sram_ram15__4_ tmrout RA03_sram_sram_ram15__5_ RA02_K02_out7segc_1_0_ \
#  RA03_sram_sram_ram15__6_ RA02_K02_out7segc_1_1_ RA02_K02_out7segc_1_2_ \
#  RA03_sram_sram_ram15__7_ RA02_K02_out7segc_1_3_ RA02_K02_aux01 \
#  RA02_K02_out7segc_1_4_ RA02_K02_aux02 RA02_K02_out7segc_1_5_ RA02_K02_aux03 \
#  RA02_K02_out7segc_1_7_ RA02_K02_aux04 RA05_outFlagcw N_293_0_6 RA03_outWordm_0_ \
#  RA03_outWordm_1_ ra03_outflagm_0_sqmuxa_n RA03_outWordm_2_ ra02_k02_outcontce_n \
#  RA03_outWordm_3_ RA03_outWordm_4_ RA03_outWordm_5_ RA03_outWordm_6_ \
#  RA03_outWordm_7_ RA05_ENcw LCD03_outWordc_1_0_ lcd03_n_30_i_2_n \
#  LCD03_outWordc_1_1_ LCD03_outWordc_1_2_ LCD03_outWordc_1_3_ LCD03_outWordc_1_4_ \
#  k01_n_325_i_4_n LCD03_outWordc_1_5_ k01_n_325_i_5_n LCD03_outWordc_1_7_ \
#  lcd03_n_63_n LCD03_ENc lcd06_pbuff_un2_inflagbuffwrite_n K01_sdiv_0_ K01_sdiv_1_ \
#  K01_sdiv_2_ K01_sdiv_3_ K01_sdiv_4_ RA03_aux K01_sdiv_5_ ra03_outwordm_0_sqmuxa_n \
#  K01_sdiv_6_ K01_sdiv_7_ K01_sdiv_8_ K01_sdiv_9_ K01_sdiv_10_ K01_sdiv_11_ \
#  RA02_K01_sring_3_ k01_n_16_2_n k01_n_17_1_n k01_n_17_2_n k01_n_18_1_n \
#  ra05_outcontreade_0_n lcd03_un1_inflagc_9_0_n lcd03_un1_inflagc_8_0_n k01_n_15_n \
#  k01_n_8_n lcd03_n_28_i_1_n lcd03_n_26_i_1_n lcd03_n_42_i_n lcd03_n_71_i_n \
#  lcd03_n_46_i_n lcd03_un1_inflagc_6_n lcd03_un1_inflagc_10_0_n \
#  RA03_sram_sram_ram0__0_ RA03_sram_sram_ram0__1_ RA03_sram_sram_ram0__2_ \
#  RA03_sram_sram_ram0__3_ RA03_sram_sram_ram0__4_ RA03_sram_sram_ram0__5_ \
#  RA03_sram_sram_ram0__6_ RA03_sram_sram_ram0__7_ RA03_sram_sram_ram1__0_ \
#  RA03_sram_sram_ram1__1_ RA03_sram_sram_ram1__2_ RA03_sram_sram_ram1__3_ \
#  RA03_sram_sram_ram1__4_ RA03_sram_sram_ram1__5_ RA03_sram_sram_ram1__6_ \
#  RA03_sram_sram_ram1__7_ RA03_sram_sram_ram2__0_ RA03_sram_sram_ram2__1_ \
#  ra03_n_34_0_n RA03_sram_sram_ram2__2_ RA03_sram_sram_ram2__3_ \
#  RA03_sram_sram_ram2__4_ RA03_sram_sram_ram2__5_ RA03_sram_sram_ram2__6_ \
#  RA03_sram_sram_ram2__7_ RA03_sram_sram_ram3__0_ K01_outdivreg \
#  RA03_sram_sram_ram3__1_ RA03_sram_sram_ram3__2_ RA03_sram_sram_ram3__3_ \
#  RA03_sram_sram_ram3__4_ RA03_sram_sram_ram3__5_ RA03_sram_sram_ram3__6_ \
#  RA03_sram_sram_ram3__7_ RA03_sram_sram_ram4__0_ RA03_sram_sram_ram4__1_ \
#  RA03_sram_sram_ram4__2_ RA03_sram_sram_ram4__3_ RA03_sram_sram_ram4__4_ \
#  RA03_outFlagmreg ra02_k02_n_118_i_n RA03_sram_sram_ram4__5_ \
#  RA03_sram_sram_ram4__6_ RA02_K02_outFlagoreg RA03_sram_sram_ram4__7_ \
#  RA03_sram_sram_ram5__0_ RA03_sram_sram_ram5__1_ RA03_sram_sram_ram5__2_ \
#  RA03_sram_sram_ram5__3_ RA03_sram_sram_ram5__4_ RA03_sram_sram_ram5__5_ \
#  RA03_sram_sram_ram5__6_ RA02_K01_outr_0_reg RA03_sram_sram_ram5__7_ \
#  RA02_K01_outr_1_reg RA03_sram_sram_ram6__0_ RA02_K01_outr_2_reg \
#  RA03_sram_sram_ram6__1_ RA03_sram_sram_ram6__2_ RA02_K01_outr_3_reg \
#  RA03_sram_sram_ram6__3_ RA03_sram_sram_ram6__4_ RA02_K02_outcontc_0_reg \
#  RA03_sram_sram_ram6__5_ RA03_sram_sram_ram6__6_ RA02_K02_outcontc_1_reg \
#  RA03_sram_sram_ram6__7_ RA02_K02_outcontc_2_reg RA03_sram_sram_ram7__0_ \
#  RA02_K02_outcontc_3_reg RA03_sram_sram_ram7__1_ RA03_sram_sram_ram7__2_ \
#  RA05_outContRead_0_reg RA03_sram_sram_ram7__3_ RA03_sram_sram_ram7__4_ \
#  RA05_outContRead_1_reg RA03_sram_sram_ram7__5_ RA03_sram_sram_ram7__6_ \
#  RA05_outContRead_2_reg RA03_sram_sram_ram7__7_ RA05_outContRead_3_reg \
#  RA03_sram_sram_ram8__0_ oscdis0_c RA03_sram_sram_ram8__1_ RA03_sram_sram_ram8__2_ \
#  oscout0_c ra02_k02_n_117_i_n RA03_sram_sram_ram8__3_ RA03_sram_sram_ram8__4_ \
#  tmrrst0_c RA03_sram_sram_ram8__5_ RA03_sram_sram_ram8__6_ LCD03_outFlagcreg \
#  RA03_sram_sram_ram8__7_ LCD02_outcc_0_reg RA03_sram_sram_ram9__0_ \
#  LCD02_outcc_1_reg RA03_sram_sram_ram9__1_ ra02_k02_n_122_i_n \
#  RA03_sram_sram_ram9__2_ LCD02_outcc_2_reg RA03_sram_sram_ram9__3_ \
#  RA03_sram_sram_ram9__4_ LCD02_outcc_3_reg RA03_sram_sram_ram9__5_ \
#  RA03_sram_sram_ram9__6_ LCD02_outcc_4_reg RA03_sram_sram_ram9__7_ \
#  LCD02_outcc_5_reg RA03_sram_sram_ram10__0_ LCD02_outFlagccreg \
#  RA03_sram_sram_ram10__1_ RA03_sram_sram_ram10__2_ RA03_outFlagwreg \
#  RA03_sram_sram_ram10__3_ RA03_sram_sram_ram10__4_ LCD06_outwordbuff_0_reg \
#  RA03_sram_sram_ram10__5_ RA03_sram_sram_ram10__6_ LCD06_outwordbuff_1_reg \
#  RA03_sram_sram_ram10__7_ LCD06_outwordbuff_2_reg RA03_sram_sram_ram11__0_ \
#  LCD06_outwordbuff_3_reg RA03_sram_sram_ram11__1_ RA03_sram_sram_ram11__2_ \
#  LCD06_outwordbuff_4_reg RA03_sram_sram_ram11__3_ RA03_sram_sram_ram11__4_ \
#  LCD06_outwordbuff_5_reg RA03_sram_sram_ram11__5_ RA03_sram_sram_ram11__6_ \
#  LCD06_outwordbuff_6_reg RA03_sram_sram_ram11__7_ LCD06_outwordbuff_7_reg \
#  RA03_sram_sram_ram12__0_ RA03_sram_sram_ram12__1_ LCD06_RSbbreg \
#  RA03_sram_sram_ram12__2_ RA03_sram_sram_ram12__3_ LCD06_ENbbreg \
#  RA03_sram_sram_ram12__4_ RA03_sram_sram_ram12__5_ RA03_sram_sram_ram12__6_ \
#  RA03_sram_sram_ram12__7_ RA03_sram_sram_ram13__0_ RA03_sram_sram_ram13__1_ \
#  RA03_sram_sram_ram13__2_ RA03_sram_sram_ram13__3_ RA03_sram_sram_ram13__4_ \
#  RA03_sram_sram_ram13__5_ RA03_sram_sram_ram13__6_ k01_n_4_i_n \
#  RA03_sram_sram_ram13__7_ RA03_sram_sram_ram14__0_ k01_n_59_i_n \
#  RA03_sram_sram_ram14__1_ RA03_sram_sram_ram14__2_ RA03_sram_sram_ram14__3_ \
#  ra05_rscw_0_sqmuxa_n k01_n_63_i_n RA03_sram_sram_ram14__4_ \
#  RA03_sram_sram_ram14__5_ RA03_sram_sram_ram14__6_
#$ EXTERNAL osctimer  4 DYNOSCDIS'i'  TIMERRES'i'  OSCOUT'o'  TIMEROUT'o' 
#$ INSTANCE K00_inst11 OSCTIMER 4 oscdis0_c tmrrst0_c oscout0_c tmrout
.model toplcdram00
.inputs cdiv00_3_.BLIF inkey0_3_.BLIF reset0.BLIF wr0.BLIF oscdis0.BLIF \
tmrrst0.BLIF cdiv00_2_.BLIF cdiv00_1_.BLIF cdiv00_0_.BLIF inkey0_2_.BLIF \
inkey0_1_.BLIF inkey0_0_.BLIF RA03_sram_sram_ram14__7_.BLIF \
RA03_sram_sram_ram15__0_.BLIF RA03_sram_sram_ram15__1_.BLIF \
RA03_sram_sram_ram15__2_.BLIF RA03_sram_sram_ram15__3_.BLIF \
RA03_sram_sram_ram15__4_.BLIF tmrout.BLIF RA03_sram_sram_ram15__5_.BLIF \
RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram15__6_.BLIF \
RA02_K02_out7segc_1_1_.BLIF RA02_K02_out7segc_1_2_.BLIF \
RA03_sram_sram_ram15__7_.BLIF RA02_K02_out7segc_1_3_.BLIF RA02_K02_aux01.BLIF \
RA02_K02_out7segc_1_4_.BLIF RA02_K02_aux02.BLIF RA02_K02_out7segc_1_5_.BLIF \
RA02_K02_aux03.BLIF RA02_K02_out7segc_1_7_.BLIF RA02_K02_aux04.BLIF \
RA05_outFlagcw.BLIF N_293_0_6.BLIF RA03_outWordm_0_.BLIF RA03_outWordm_1_.BLIF \
ra03_outflagm_0_sqmuxa_n.BLIF RA03_outWordm_2_.BLIF ra02_k02_outcontce_n.BLIF \
RA03_outWordm_3_.BLIF RA03_outWordm_4_.BLIF RA03_outWordm_5_.BLIF \
RA03_outWordm_6_.BLIF RA03_outWordm_7_.BLIF RA05_ENcw.BLIF \
LCD03_outWordc_1_0_.BLIF lcd03_n_30_i_2_n.BLIF LCD03_outWordc_1_1_.BLIF \
LCD03_outWordc_1_2_.BLIF LCD03_outWordc_1_3_.BLIF LCD03_outWordc_1_4_.BLIF \
k01_n_325_i_4_n.BLIF LCD03_outWordc_1_5_.BLIF k01_n_325_i_5_n.BLIF \
LCD03_outWordc_1_7_.BLIF lcd03_n_63_n.BLIF LCD03_ENc.BLIF \
lcd06_pbuff_un2_inflagbuffwrite_n.BLIF K01_sdiv_0_.BLIF K01_sdiv_1_.BLIF \
K01_sdiv_2_.BLIF K01_sdiv_3_.BLIF K01_sdiv_4_.BLIF RA03_aux.BLIF \
K01_sdiv_5_.BLIF ra03_outwordm_0_sqmuxa_n.BLIF K01_sdiv_6_.BLIF \
K01_sdiv_7_.BLIF K01_sdiv_8_.BLIF K01_sdiv_9_.BLIF K01_sdiv_10_.BLIF \
K01_sdiv_11_.BLIF RA02_K01_sring_3_.BLIF k01_n_16_2_n.BLIF k01_n_17_1_n.BLIF \
k01_n_17_2_n.BLIF k01_n_18_1_n.BLIF ra05_outcontreade_0_n.BLIF \
lcd03_un1_inflagc_9_0_n.BLIF lcd03_un1_inflagc_8_0_n.BLIF k01_n_15_n.BLIF \
k01_n_8_n.BLIF lcd03_n_28_i_1_n.BLIF lcd03_n_26_i_1_n.BLIF lcd03_n_42_i_n.BLIF \
lcd03_n_71_i_n.BLIF lcd03_n_46_i_n.BLIF lcd03_un1_inflagc_6_n.BLIF \
lcd03_un1_inflagc_10_0_n.BLIF RA03_sram_sram_ram0__0_.BLIF \
RA03_sram_sram_ram0__1_.BLIF RA03_sram_sram_ram0__2_.BLIF \
RA03_sram_sram_ram0__3_.BLIF RA03_sram_sram_ram0__4_.BLIF \
RA03_sram_sram_ram0__5_.BLIF RA03_sram_sram_ram0__6_.BLIF \
RA03_sram_sram_ram0__7_.BLIF RA03_sram_sram_ram1__0_.BLIF \
RA03_sram_sram_ram1__1_.BLIF RA03_sram_sram_ram1__2_.BLIF \
RA03_sram_sram_ram1__3_.BLIF RA03_sram_sram_ram1__4_.BLIF \
RA03_sram_sram_ram1__5_.BLIF RA03_sram_sram_ram1__6_.BLIF \
RA03_sram_sram_ram1__7_.BLIF RA03_sram_sram_ram2__0_.BLIF \
RA03_sram_sram_ram2__1_.BLIF ra03_n_34_0_n.BLIF RA03_sram_sram_ram2__2_.BLIF \
RA03_sram_sram_ram2__3_.BLIF RA03_sram_sram_ram2__4_.BLIF \
RA03_sram_sram_ram2__5_.BLIF RA03_sram_sram_ram2__6_.BLIF \
RA03_sram_sram_ram2__7_.BLIF RA03_sram_sram_ram3__0_.BLIF K01_outdivreg.BLIF \
RA03_sram_sram_ram3__1_.BLIF RA03_sram_sram_ram3__2_.BLIF \
RA03_sram_sram_ram3__3_.BLIF RA03_sram_sram_ram3__4_.BLIF \
RA03_sram_sram_ram3__5_.BLIF RA03_sram_sram_ram3__6_.BLIF \
RA03_sram_sram_ram3__7_.BLIF RA03_sram_sram_ram4__0_.BLIF \
RA03_sram_sram_ram4__1_.BLIF RA03_sram_sram_ram4__2_.BLIF \
RA03_sram_sram_ram4__3_.BLIF RA03_sram_sram_ram4__4_.BLIF \
RA03_outFlagmreg.BLIF ra02_k02_n_118_i_n.BLIF RA03_sram_sram_ram4__5_.BLIF \
RA03_sram_sram_ram4__6_.BLIF RA02_K02_outFlagoreg.BLIF \
RA03_sram_sram_ram4__7_.BLIF RA03_sram_sram_ram5__0_.BLIF \
RA03_sram_sram_ram5__1_.BLIF RA03_sram_sram_ram5__2_.BLIF \
RA03_sram_sram_ram5__3_.BLIF RA03_sram_sram_ram5__4_.BLIF \
RA03_sram_sram_ram5__5_.BLIF RA03_sram_sram_ram5__6_.BLIF \
RA02_K01_outr_0_reg.BLIF RA03_sram_sram_ram5__7_.BLIF RA02_K01_outr_1_reg.BLIF \
RA03_sram_sram_ram6__0_.BLIF RA02_K01_outr_2_reg.BLIF \
RA03_sram_sram_ram6__1_.BLIF RA03_sram_sram_ram6__2_.BLIF \
RA02_K01_outr_3_reg.BLIF RA03_sram_sram_ram6__3_.BLIF \
RA03_sram_sram_ram6__4_.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA03_sram_sram_ram6__5_.BLIF RA03_sram_sram_ram6__6_.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA03_sram_sram_ram6__7_.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA03_sram_sram_ram7__0_.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram7__1_.BLIF \
RA03_sram_sram_ram7__2_.BLIF RA05_outContRead_0_reg.BLIF \
RA03_sram_sram_ram7__3_.BLIF RA03_sram_sram_ram7__4_.BLIF \
RA05_outContRead_1_reg.BLIF RA03_sram_sram_ram7__5_.BLIF \
RA03_sram_sram_ram7__6_.BLIF RA05_outContRead_2_reg.BLIF \
RA03_sram_sram_ram7__7_.BLIF RA05_outContRead_3_reg.BLIF \
RA03_sram_sram_ram8__0_.BLIF RA03_sram_sram_ram8__1_.BLIF \
RA03_sram_sram_ram8__2_.BLIF oscout0_c.BLIF ra02_k02_n_117_i_n.BLIF \
RA03_sram_sram_ram8__3_.BLIF RA03_sram_sram_ram8__4_.BLIF \
RA03_sram_sram_ram8__5_.BLIF RA03_sram_sram_ram8__6_.BLIF \
LCD03_outFlagcreg.BLIF RA03_sram_sram_ram8__7_.BLIF LCD02_outcc_0_reg.BLIF \
RA03_sram_sram_ram9__0_.BLIF LCD02_outcc_1_reg.BLIF \
RA03_sram_sram_ram9__1_.BLIF ra02_k02_n_122_i_n.BLIF \
RA03_sram_sram_ram9__2_.BLIF LCD02_outcc_2_reg.BLIF \
RA03_sram_sram_ram9__3_.BLIF RA03_sram_sram_ram9__4_.BLIF \
LCD02_outcc_3_reg.BLIF RA03_sram_sram_ram9__5_.BLIF \
RA03_sram_sram_ram9__6_.BLIF LCD02_outcc_4_reg.BLIF \
RA03_sram_sram_ram9__7_.BLIF LCD02_outcc_5_reg.BLIF \
RA03_sram_sram_ram10__0_.BLIF LCD02_outFlagccreg.BLIF \
RA03_sram_sram_ram10__1_.BLIF RA03_sram_sram_ram10__2_.BLIF \
RA03_outFlagwreg.BLIF RA03_sram_sram_ram10__3_.BLIF \
RA03_sram_sram_ram10__4_.BLIF LCD06_outwordbuff_0_reg.BLIF \
RA03_sram_sram_ram10__5_.BLIF RA03_sram_sram_ram10__6_.BLIF \
LCD06_outwordbuff_1_reg.BLIF RA03_sram_sram_ram10__7_.BLIF \
LCD06_outwordbuff_2_reg.BLIF RA03_sram_sram_ram11__0_.BLIF \
LCD06_outwordbuff_3_reg.BLIF RA03_sram_sram_ram11__1_.BLIF \
RA03_sram_sram_ram11__2_.BLIF LCD06_outwordbuff_4_reg.BLIF \
RA03_sram_sram_ram11__3_.BLIF RA03_sram_sram_ram11__4_.BLIF \
LCD06_outwordbuff_5_reg.BLIF RA03_sram_sram_ram11__5_.BLIF \
RA03_sram_sram_ram11__6_.BLIF LCD06_outwordbuff_6_reg.BLIF \
RA03_sram_sram_ram11__7_.BLIF LCD06_outwordbuff_7_reg.BLIF \
RA03_sram_sram_ram12__0_.BLIF RA03_sram_sram_ram12__1_.BLIF LCD06_RSbbreg.BLIF \
RA03_sram_sram_ram12__2_.BLIF RA03_sram_sram_ram12__3_.BLIF LCD06_ENbbreg.BLIF \
RA03_sram_sram_ram12__4_.BLIF RA03_sram_sram_ram12__5_.BLIF \
RA03_sram_sram_ram12__6_.BLIF RA03_sram_sram_ram12__7_.BLIF \
RA03_sram_sram_ram13__0_.BLIF RA03_sram_sram_ram13__1_.BLIF \
RA03_sram_sram_ram13__2_.BLIF RA03_sram_sram_ram13__3_.BLIF \
RA03_sram_sram_ram13__4_.BLIF RA03_sram_sram_ram13__5_.BLIF \
RA03_sram_sram_ram13__6_.BLIF k01_n_4_i_n.BLIF RA03_sram_sram_ram13__7_.BLIF \
RA03_sram_sram_ram14__0_.BLIF k01_n_59_i_n.BLIF RA03_sram_sram_ram14__1_.BLIF \
RA03_sram_sram_ram14__2_.BLIF RA03_sram_sram_ram14__3_.BLIF \
ra05_rscw_0_sqmuxa_n.BLIF k01_n_63_i_n.BLIF RA03_sram_sram_ram14__4_.BLIF \
RA03_sram_sram_ram14__5_.BLIF RA03_sram_sram_ram14__6_.BLIF
.outputs outr0_3_ outContWrite0_3_ outContRead0_3_ outcc0_5_ outword0_7_ clk0 \
inFlagk0 outFlagk0 oscout0 inFlagcc0 outFlagcc0 outFlagw0 RW0 RS0 EN0 outr0_2_ \
outr0_1_ outr0_0_ outContWrite0_2_ outContWrite0_1_ outContWrite0_0_ \
outContRead0_2_ outContRead0_1_ outContRead0_0_ outcc0_4_ outcc0_3_ outcc0_2_ \
outcc0_1_ outcc0_0_ outword0_6_ outword0_5_ outword0_4_ outword0_3_ \
outword0_2_ outword0_1_ outword0_0_ LCD06_outwordbuff_0_reg.D \
LCD06_outwordbuff_0_reg.LH LCD06_outwordbuff_1_reg.D \
LCD06_outwordbuff_1_reg.LH LCD06_outwordbuff_2_reg.D \
LCD06_outwordbuff_2_reg.LH LCD06_outwordbuff_3_reg.D \
LCD06_outwordbuff_3_reg.LH LCD06_outwordbuff_4_reg.D \
LCD06_outwordbuff_4_reg.LH LCD06_outwordbuff_5_reg.D \
LCD06_outwordbuff_5_reg.LH LCD06_outwordbuff_6_reg.D \
LCD06_outwordbuff_6_reg.LH LCD06_outwordbuff_7_reg.D \
LCD06_outwordbuff_7_reg.LH LCD06_ENbbreg.D LCD06_ENbbreg.LH LCD06_RSbbreg.D \
LCD06_RSbbreg.LH K01_sdiv_9_.D K01_sdiv_9_.CE K01_sdiv_9_.C K01_sdiv_10_.D \
K01_sdiv_10_.CE K01_sdiv_10_.C K01_sdiv_11_.D K01_sdiv_11_.CE K01_sdiv_11_.C \
K01_sdiv_7_.D K01_sdiv_7_.CE K01_sdiv_7_.C K01_sdiv_8_.D K01_sdiv_8_.CE \
K01_sdiv_8_.C K01_sdiv_4_.D K01_sdiv_4_.CE K01_sdiv_4_.C K01_sdiv_5_.D \
K01_sdiv_5_.CE K01_sdiv_5_.C K01_sdiv_6_.D K01_sdiv_6_.CE K01_sdiv_6_.C \
K01_sdiv_2_.D K01_sdiv_2_.CE K01_sdiv_2_.C K01_sdiv_3_.D K01_sdiv_3_.CE \
K01_sdiv_3_.C K01_sdiv_0_.D K01_sdiv_0_.CE K01_sdiv_0_.C K01_sdiv_1_.D \
K01_sdiv_1_.CE K01_sdiv_1_.C K01_outdivreg.C RA02_K02_outcontc_2_reg.D \
RA02_K02_outcontc_2_reg.CE RA02_K02_outcontc_2_reg.C RA02_K02_outcontc_3_reg.D \
RA02_K02_outcontc_3_reg.CE RA02_K02_outcontc_3_reg.C RA02_K02_out7segc_1_0_.D \
RA02_K02_out7segc_1_0_.CE RA02_K02_out7segc_1_0_.C RA02_K02_out7segc_1_1_.D \
RA02_K02_out7segc_1_1_.CE RA02_K02_out7segc_1_1_.C RA02_K02_out7segc_1_2_.D \
RA02_K02_out7segc_1_2_.CE RA02_K02_out7segc_1_2_.C RA02_K02_out7segc_1_3_.D \
RA02_K02_out7segc_1_3_.CE RA02_K02_out7segc_1_3_.C RA02_K02_out7segc_1_4_.D \
RA02_K02_out7segc_1_4_.CE RA02_K02_out7segc_1_4_.C RA02_K02_out7segc_1_5_.D \
RA02_K02_out7segc_1_5_.CE RA02_K02_out7segc_1_5_.C RA02_K02_outcontc_0_reg.D \
RA02_K02_outcontc_0_reg.CE RA02_K02_outcontc_0_reg.C RA02_K02_outcontc_1_reg.D \
RA02_K02_outcontc_1_reg.CE RA02_K02_outcontc_1_reg.C RA02_K02_out7segc_1_7_.D \
RA02_K02_out7segc_1_7_.C RA02_K02_outFlagoreg.D RA02_K02_outFlagoreg.C \
RA02_K02_aux04.D RA02_K02_aux04.CE RA02_K02_aux04.C RA02_K02_aux03.D \
RA02_K02_aux03.CE RA02_K02_aux03.C RA02_K02_aux02.D RA02_K02_aux02.CE \
RA02_K02_aux02.C RA02_K02_aux01.D RA02_K02_aux01.CE RA02_K02_aux01.C \
RA02_K01_sring_3_.D RA02_K01_sring_3_.C RA02_K01_outr_0_reg.D \
RA02_K01_outr_0_reg.C RA02_K01_outr_1_reg.D RA02_K01_outr_1_reg.C \
RA02_K01_outr_2_reg.D RA02_K01_outr_2_reg.C RA02_K01_outr_3_reg.D \
RA02_K01_outr_3_reg.C RA03_sram_sram_ram15__2_.D RA03_sram_sram_ram15__2_.CE \
RA03_sram_sram_ram15__2_.C RA03_sram_sram_ram15__3_.D \
RA03_sram_sram_ram15__3_.CE RA03_sram_sram_ram15__3_.C \
RA03_sram_sram_ram15__4_.D RA03_sram_sram_ram15__4_.CE \
RA03_sram_sram_ram15__4_.C RA03_sram_sram_ram15__5_.D \
RA03_sram_sram_ram15__5_.CE RA03_sram_sram_ram15__5_.C \
RA03_sram_sram_ram15__6_.D RA03_sram_sram_ram15__6_.C \
RA03_sram_sram_ram15__7_.D RA03_sram_sram_ram15__7_.CE \
RA03_sram_sram_ram15__7_.C RA03_sram_sram_ram13__5_.D \
RA03_sram_sram_ram13__5_.CE RA03_sram_sram_ram13__5_.C \
RA03_sram_sram_ram13__6_.D RA03_sram_sram_ram13__6_.C \
RA03_sram_sram_ram13__7_.D RA03_sram_sram_ram13__7_.CE \
RA03_sram_sram_ram13__7_.C RA03_sram_sram_ram14__0_.D \
RA03_sram_sram_ram14__0_.CE RA03_sram_sram_ram14__0_.C \
RA03_sram_sram_ram14__1_.D RA03_sram_sram_ram14__1_.CE \
RA03_sram_sram_ram14__1_.C RA03_sram_sram_ram14__2_.D \
RA03_sram_sram_ram14__2_.CE RA03_sram_sram_ram14__2_.C \
RA03_sram_sram_ram14__3_.D RA03_sram_sram_ram14__3_.CE \
RA03_sram_sram_ram14__3_.C RA03_sram_sram_ram14__4_.D \
RA03_sram_sram_ram14__4_.CE RA03_sram_sram_ram14__4_.C \
RA03_sram_sram_ram14__5_.D RA03_sram_sram_ram14__5_.CE \
RA03_sram_sram_ram14__5_.C RA03_sram_sram_ram14__6_.D \
RA03_sram_sram_ram14__6_.C RA03_sram_sram_ram14__7_.D \
RA03_sram_sram_ram14__7_.CE RA03_sram_sram_ram14__7_.C \
RA03_sram_sram_ram15__0_.D RA03_sram_sram_ram15__0_.CE \
RA03_sram_sram_ram15__0_.C RA03_sram_sram_ram15__1_.D \
RA03_sram_sram_ram15__1_.CE RA03_sram_sram_ram15__1_.C \
RA03_sram_sram_ram12__0_.D RA03_sram_sram_ram12__0_.CE \
RA03_sram_sram_ram12__0_.C RA03_sram_sram_ram12__1_.D \
RA03_sram_sram_ram12__1_.CE RA03_sram_sram_ram12__1_.C \
RA03_sram_sram_ram12__2_.D RA03_sram_sram_ram12__2_.CE \
RA03_sram_sram_ram12__2_.C RA03_sram_sram_ram12__3_.D \
RA03_sram_sram_ram12__3_.CE RA03_sram_sram_ram12__3_.C \
RA03_sram_sram_ram12__4_.D RA03_sram_sram_ram12__4_.CE \
RA03_sram_sram_ram12__4_.C RA03_sram_sram_ram12__5_.D \
RA03_sram_sram_ram12__5_.CE RA03_sram_sram_ram12__5_.C \
RA03_sram_sram_ram12__6_.D RA03_sram_sram_ram12__6_.C \
RA03_sram_sram_ram12__7_.D RA03_sram_sram_ram12__7_.CE \
RA03_sram_sram_ram12__7_.C RA03_sram_sram_ram13__0_.D \
RA03_sram_sram_ram13__0_.CE RA03_sram_sram_ram13__0_.C \
RA03_sram_sram_ram13__1_.D RA03_sram_sram_ram13__1_.CE \
RA03_sram_sram_ram13__1_.C RA03_sram_sram_ram13__2_.D \
RA03_sram_sram_ram13__2_.CE RA03_sram_sram_ram13__2_.C \
RA03_sram_sram_ram13__3_.D RA03_sram_sram_ram13__3_.CE \
RA03_sram_sram_ram13__3_.C RA03_sram_sram_ram13__4_.D \
RA03_sram_sram_ram13__4_.CE RA03_sram_sram_ram13__4_.C \
RA03_sram_sram_ram10__2_.D RA03_sram_sram_ram10__2_.CE \
RA03_sram_sram_ram10__2_.C RA03_sram_sram_ram10__3_.D \
RA03_sram_sram_ram10__3_.CE RA03_sram_sram_ram10__3_.C \
RA03_sram_sram_ram10__4_.D RA03_sram_sram_ram10__4_.CE \
RA03_sram_sram_ram10__4_.C RA03_sram_sram_ram10__5_.D \
RA03_sram_sram_ram10__5_.CE RA03_sram_sram_ram10__5_.C \
RA03_sram_sram_ram10__6_.D RA03_sram_sram_ram10__6_.C \
RA03_sram_sram_ram10__7_.D RA03_sram_sram_ram10__7_.CE \
RA03_sram_sram_ram10__7_.C RA03_sram_sram_ram11__0_.D \
RA03_sram_sram_ram11__0_.CE RA03_sram_sram_ram11__0_.C \
RA03_sram_sram_ram11__1_.D RA03_sram_sram_ram11__1_.CE \
RA03_sram_sram_ram11__1_.C RA03_sram_sram_ram11__2_.D \
RA03_sram_sram_ram11__2_.CE RA03_sram_sram_ram11__2_.C \
RA03_sram_sram_ram11__3_.D RA03_sram_sram_ram11__3_.CE \
RA03_sram_sram_ram11__3_.C RA03_sram_sram_ram11__4_.D \
RA03_sram_sram_ram11__4_.CE RA03_sram_sram_ram11__4_.C \
RA03_sram_sram_ram11__5_.D RA03_sram_sram_ram11__5_.CE \
RA03_sram_sram_ram11__5_.C RA03_sram_sram_ram11__6_.D \
RA03_sram_sram_ram11__6_.C RA03_sram_sram_ram11__7_.D \
RA03_sram_sram_ram11__7_.CE RA03_sram_sram_ram11__7_.C \
RA03_sram_sram_ram8__5_.D RA03_sram_sram_ram8__5_.CE RA03_sram_sram_ram8__5_.C \
RA03_sram_sram_ram8__6_.D RA03_sram_sram_ram8__6_.C RA03_sram_sram_ram8__7_.D \
RA03_sram_sram_ram8__7_.CE RA03_sram_sram_ram8__7_.C RA03_sram_sram_ram9__0_.D \
RA03_sram_sram_ram9__0_.CE RA03_sram_sram_ram9__0_.C RA03_sram_sram_ram9__1_.D \
RA03_sram_sram_ram9__1_.CE RA03_sram_sram_ram9__1_.C RA03_sram_sram_ram9__2_.D \
RA03_sram_sram_ram9__2_.CE RA03_sram_sram_ram9__2_.C RA03_sram_sram_ram9__3_.D \
RA03_sram_sram_ram9__3_.CE RA03_sram_sram_ram9__3_.C RA03_sram_sram_ram9__4_.D \
RA03_sram_sram_ram9__4_.CE RA03_sram_sram_ram9__4_.C RA03_sram_sram_ram9__5_.D \
RA03_sram_sram_ram9__5_.CE RA03_sram_sram_ram9__5_.C RA03_sram_sram_ram9__6_.D \
RA03_sram_sram_ram9__6_.C RA03_sram_sram_ram9__7_.D RA03_sram_sram_ram9__7_.CE \
RA03_sram_sram_ram9__7_.C RA03_sram_sram_ram10__0_.D \
RA03_sram_sram_ram10__0_.CE RA03_sram_sram_ram10__0_.C \
RA03_sram_sram_ram10__1_.D RA03_sram_sram_ram10__1_.CE \
RA03_sram_sram_ram10__1_.C RA03_sram_sram_ram7__0_.D \
RA03_sram_sram_ram7__0_.CE RA03_sram_sram_ram7__0_.C RA03_sram_sram_ram7__1_.D \
RA03_sram_sram_ram7__1_.CE RA03_sram_sram_ram7__1_.C RA03_sram_sram_ram7__2_.D \
RA03_sram_sram_ram7__2_.CE RA03_sram_sram_ram7__2_.C RA03_sram_sram_ram7__3_.D \
RA03_sram_sram_ram7__3_.CE RA03_sram_sram_ram7__3_.C RA03_sram_sram_ram7__4_.D \
RA03_sram_sram_ram7__4_.CE RA03_sram_sram_ram7__4_.C RA03_sram_sram_ram7__5_.D \
RA03_sram_sram_ram7__5_.CE RA03_sram_sram_ram7__5_.C RA03_sram_sram_ram7__6_.D \
RA03_sram_sram_ram7__6_.C RA03_sram_sram_ram7__7_.D RA03_sram_sram_ram7__7_.CE \
RA03_sram_sram_ram7__7_.C RA03_sram_sram_ram8__0_.D RA03_sram_sram_ram8__0_.CE \
RA03_sram_sram_ram8__0_.C RA03_sram_sram_ram8__1_.D RA03_sram_sram_ram8__1_.CE \
RA03_sram_sram_ram8__1_.C RA03_sram_sram_ram8__2_.D RA03_sram_sram_ram8__2_.CE \
RA03_sram_sram_ram8__2_.C RA03_sram_sram_ram8__3_.D RA03_sram_sram_ram8__3_.CE \
RA03_sram_sram_ram8__3_.C RA03_sram_sram_ram8__4_.D RA03_sram_sram_ram8__4_.CE \
RA03_sram_sram_ram8__4_.C RA03_sram_sram_ram5__2_.D RA03_sram_sram_ram5__2_.CE \
RA03_sram_sram_ram5__2_.C RA03_sram_sram_ram5__3_.D RA03_sram_sram_ram5__3_.CE \
RA03_sram_sram_ram5__3_.C RA03_sram_sram_ram5__4_.D RA03_sram_sram_ram5__4_.CE \
RA03_sram_sram_ram5__4_.C RA03_sram_sram_ram5__5_.D RA03_sram_sram_ram5__5_.CE \
RA03_sram_sram_ram5__5_.C RA03_sram_sram_ram5__6_.D RA03_sram_sram_ram5__6_.C \
RA03_sram_sram_ram5__7_.D RA03_sram_sram_ram5__7_.CE RA03_sram_sram_ram5__7_.C \
RA03_sram_sram_ram6__0_.D RA03_sram_sram_ram6__0_.CE RA03_sram_sram_ram6__0_.C \
RA03_sram_sram_ram6__1_.D RA03_sram_sram_ram6__1_.CE RA03_sram_sram_ram6__1_.C \
RA03_sram_sram_ram6__2_.D RA03_sram_sram_ram6__2_.CE RA03_sram_sram_ram6__2_.C \
RA03_sram_sram_ram6__3_.D RA03_sram_sram_ram6__3_.CE RA03_sram_sram_ram6__3_.C \
RA03_sram_sram_ram6__4_.D RA03_sram_sram_ram6__4_.CE RA03_sram_sram_ram6__4_.C \
RA03_sram_sram_ram6__5_.D RA03_sram_sram_ram6__5_.CE RA03_sram_sram_ram6__5_.C \
RA03_sram_sram_ram6__6_.D RA03_sram_sram_ram6__6_.C RA03_sram_sram_ram6__7_.D \
RA03_sram_sram_ram6__7_.CE RA03_sram_sram_ram6__7_.C RA03_sram_sram_ram3__5_.D \
RA03_sram_sram_ram3__5_.CE RA03_sram_sram_ram3__5_.C RA03_sram_sram_ram3__6_.D \
RA03_sram_sram_ram3__6_.C RA03_sram_sram_ram3__7_.D RA03_sram_sram_ram3__7_.CE \
RA03_sram_sram_ram3__7_.C RA03_sram_sram_ram4__0_.D RA03_sram_sram_ram4__0_.CE \
RA03_sram_sram_ram4__0_.C RA03_sram_sram_ram4__1_.D RA03_sram_sram_ram4__1_.CE \
RA03_sram_sram_ram4__1_.C RA03_sram_sram_ram4__2_.D RA03_sram_sram_ram4__2_.CE \
RA03_sram_sram_ram4__2_.C RA03_sram_sram_ram4__3_.D RA03_sram_sram_ram4__3_.CE \
RA03_sram_sram_ram4__3_.C RA03_sram_sram_ram4__4_.D RA03_sram_sram_ram4__4_.CE \
RA03_sram_sram_ram4__4_.C RA03_sram_sram_ram4__5_.D RA03_sram_sram_ram4__5_.CE \
RA03_sram_sram_ram4__5_.C RA03_sram_sram_ram4__6_.D RA03_sram_sram_ram4__6_.C \
RA03_sram_sram_ram4__7_.D RA03_sram_sram_ram4__7_.CE RA03_sram_sram_ram4__7_.C \
RA03_sram_sram_ram5__0_.D RA03_sram_sram_ram5__0_.CE RA03_sram_sram_ram5__0_.C \
RA03_sram_sram_ram5__1_.D RA03_sram_sram_ram5__1_.CE RA03_sram_sram_ram5__1_.C \
RA03_sram_sram_ram2__0_.D RA03_sram_sram_ram2__0_.CE RA03_sram_sram_ram2__0_.C \
RA03_sram_sram_ram2__1_.D RA03_sram_sram_ram2__1_.CE RA03_sram_sram_ram2__1_.C \
RA03_sram_sram_ram2__2_.D RA03_sram_sram_ram2__2_.CE RA03_sram_sram_ram2__2_.C \
RA03_sram_sram_ram2__3_.D RA03_sram_sram_ram2__3_.CE RA03_sram_sram_ram2__3_.C \
RA03_sram_sram_ram2__4_.D RA03_sram_sram_ram2__4_.CE RA03_sram_sram_ram2__4_.C \
RA03_sram_sram_ram2__5_.D RA03_sram_sram_ram2__5_.CE RA03_sram_sram_ram2__5_.C \
RA03_sram_sram_ram2__6_.D RA03_sram_sram_ram2__6_.C RA03_sram_sram_ram2__7_.D \
RA03_sram_sram_ram2__7_.CE RA03_sram_sram_ram2__7_.C RA03_sram_sram_ram3__0_.D \
RA03_sram_sram_ram3__0_.CE RA03_sram_sram_ram3__0_.C RA03_sram_sram_ram3__1_.D \
RA03_sram_sram_ram3__1_.CE RA03_sram_sram_ram3__1_.C RA03_sram_sram_ram3__2_.D \
RA03_sram_sram_ram3__2_.CE RA03_sram_sram_ram3__2_.C RA03_sram_sram_ram3__3_.D \
RA03_sram_sram_ram3__3_.CE RA03_sram_sram_ram3__3_.C RA03_sram_sram_ram3__4_.D \
RA03_sram_sram_ram3__4_.CE RA03_sram_sram_ram3__4_.C RA03_sram_sram_ram0__2_.D \
RA03_sram_sram_ram0__2_.CE RA03_sram_sram_ram0__2_.C RA03_sram_sram_ram0__3_.D \
RA03_sram_sram_ram0__3_.CE RA03_sram_sram_ram0__3_.C RA03_sram_sram_ram0__4_.D \
RA03_sram_sram_ram0__4_.CE RA03_sram_sram_ram0__4_.C RA03_sram_sram_ram0__5_.D \
RA03_sram_sram_ram0__5_.CE RA03_sram_sram_ram0__5_.C RA03_sram_sram_ram0__6_.D \
RA03_sram_sram_ram0__6_.C RA03_sram_sram_ram0__7_.D RA03_sram_sram_ram0__7_.CE \
RA03_sram_sram_ram0__7_.C RA03_sram_sram_ram1__0_.D RA03_sram_sram_ram1__0_.CE \
RA03_sram_sram_ram1__0_.C RA03_sram_sram_ram1__1_.D RA03_sram_sram_ram1__1_.CE \
RA03_sram_sram_ram1__1_.C RA03_sram_sram_ram1__2_.D RA03_sram_sram_ram1__2_.CE \
RA03_sram_sram_ram1__2_.C RA03_sram_sram_ram1__3_.D RA03_sram_sram_ram1__3_.CE \
RA03_sram_sram_ram1__3_.C RA03_sram_sram_ram1__4_.D RA03_sram_sram_ram1__4_.CE \
RA03_sram_sram_ram1__4_.C RA03_sram_sram_ram1__5_.D RA03_sram_sram_ram1__5_.CE \
RA03_sram_sram_ram1__5_.C RA03_sram_sram_ram1__6_.D RA03_sram_sram_ram1__6_.C \
LCD03_outWordc_1_7_.D LCD03_outWordc_1_7_.LH LCD03_outWordc_1_7_.AR \
RA03_sram_sram_ram1__7_.D RA03_sram_sram_ram1__7_.CE RA03_sram_sram_ram1__7_.C \
LCD03_outWordc_1_0_.D LCD03_outWordc_1_0_.LH LCD03_outWordc_1_0_.AR \
RA03_sram_sram_ram0__0_.D RA03_sram_sram_ram0__0_.CE RA03_sram_sram_ram0__0_.C \
LCD03_outWordc_1_3_.D LCD03_outWordc_1_3_.LH LCD03_outWordc_1_3_.AR \
RA03_sram_sram_ram0__1_.D RA03_sram_sram_ram0__1_.CE RA03_sram_sram_ram0__1_.C \
LCD03_outWordc_1_1_.D LCD03_outWordc_1_1_.LH LCD03_outWordc_1_1_.AR \
RA03_outWordm_0_.D RA03_outWordm_0_.CE RA03_outWordm_0_.C LCD03_outFlagcreg.D \
LCD03_outFlagcreg.LH LCD03_outFlagcreg.AR RA03_outWordm_1_.D \
RA03_outWordm_1_.CE RA03_outWordm_1_.C LCD03_outWordc_1_4_.D \
LCD03_outWordc_1_4_.LH LCD03_outWordc_1_4_.AR RA03_outWordm_2_.D \
RA03_outWordm_2_.CE RA03_outWordm_2_.C LCD03_outWordc_1_2_.D \
LCD03_outWordc_1_2_.LH LCD03_outWordc_1_2_.AR RA03_outWordm_3_.D \
RA03_outWordm_3_.CE RA03_outWordm_3_.C LCD03_ENc.D LCD03_ENc.LH LCD03_ENc.AR \
RA03_outWordm_4_.D RA03_outWordm_4_.CE RA03_outWordm_4_.C \
LCD03_outWordc_1_5_.D LCD03_outWordc_1_5_.LH LCD03_outWordc_1_5_.AR \
RA03_outWordm_5_.D RA03_outWordm_5_.CE RA03_outWordm_5_.C RA03_outWordm_6_.D \
RA03_outWordm_6_.CE RA03_outWordm_6_.C RA03_outWordm_7_.D RA03_outWordm_7_.CE \
RA03_outWordm_7_.C RA03_outFlagmreg.D RA03_outFlagmreg.C RA03_aux.D RA03_aux.C \
RA03_outFlagwreg.D RA03_outFlagwreg.C LCD02_outcc_5_reg.CE LCD02_outcc_5_reg.C \
LCD02_outcc_2_reg.D LCD02_outcc_2_reg.CE LCD02_outcc_2_reg.C \
LCD02_outcc_3_reg.D LCD02_outcc_3_reg.CE LCD02_outcc_3_reg.C \
LCD02_outcc_4_reg.CE LCD02_outcc_4_reg.C LCD02_outcc_0_reg.D \
LCD02_outcc_0_reg.CE LCD02_outcc_0_reg.C LCD02_outcc_1_reg.D \
LCD02_outcc_1_reg.CE LCD02_outcc_1_reg.C RA05_outContRead_1_reg.D \
RA05_outContRead_1_reg.CE RA05_outContRead_1_reg.C RA05_outContRead_2_reg.D \
RA05_outContRead_2_reg.CE RA05_outContRead_2_reg.C RA05_outContRead_3_reg.D \
RA05_outContRead_3_reg.CE RA05_outContRead_3_reg.C RA05_outContRead_0_reg.D \
RA05_outContRead_0_reg.CE RA05_outContRead_0_reg.C LCD02_outFlagccreg.D \
LCD02_outFlagccreg.C RA05_ENcw.D RA05_ENcw.CE RA05_ENcw.C RA05_outFlagcw.D \
RA05_outFlagcw.C N_293_0_6 ra03_outflagm_0_sqmuxa_n ra02_k02_outcontce_n \
lcd03_n_30_i_2_n k01_n_325_i_4_n k01_n_325_i_5_n lcd03_n_63_n \
lcd06_pbuff_un2_inflagbuffwrite_n ra03_outwordm_0_sqmuxa_n k01_n_16_2_n \
k01_n_17_1_n k01_n_17_2_n k01_n_18_1_n ra05_outcontreade_0_n \
lcd03_un1_inflagc_9_0_n lcd03_un1_inflagc_8_0_n k01_n_15_n k01_n_8_n \
lcd03_n_28_i_1_n lcd03_n_26_i_1_n lcd03_n_42_i_n lcd03_n_71_i_n lcd03_n_46_i_n \
lcd03_un1_inflagc_6_n lcd03_un1_inflagc_10_0_n ra03_n_34_0_n \
ra02_k02_n_118_i_n oscdis0_c ra02_k02_n_117_i_n tmrrst0_c ra02_k02_n_122_i_n \
k01_n_4_i_n k01_n_59_i_n k01_n_63_i_n K01_outdivreg.D.X1 K01_outdivreg.D.X2 \
LCD02_outcc_4_reg.D.X1 LCD02_outcc_4_reg.D.X2 LCD02_outcc_5_reg.D.X1 \
LCD02_outcc_5_reg.D.X2 ra05_rscw_0_sqmuxa_n.X1 ra05_rscw_0_sqmuxa_n.X2
.names RA03_outWordm_0_.BLIF LCD03_outWordc_1_0_.BLIF LCD03_outFlagcreg.BLIF \
LCD06_outwordbuff_0_reg.D
-10 1
1-1 1
-00 0
0-1 0
.names RA03_outWordm_1_.BLIF LCD03_outWordc_1_1_.BLIF LCD03_outFlagcreg.BLIF \
LCD06_outwordbuff_1_reg.D
-10 1
1-1 1
-00 0
0-1 0
.names RA03_outWordm_2_.BLIF LCD03_outWordc_1_2_.BLIF LCD03_outFlagcreg.BLIF \
LCD06_outwordbuff_2_reg.D
-10 1
1-1 1
-00 0
0-1 0
.names RA03_outWordm_3_.BLIF LCD03_outWordc_1_3_.BLIF LCD03_outFlagcreg.BLIF \
LCD06_outwordbuff_3_reg.D
-10 1
1-1 1
-00 0
0-1 0
.names RA03_outWordm_4_.BLIF LCD03_outWordc_1_4_.BLIF LCD03_outFlagcreg.BLIF \
LCD06_outwordbuff_4_reg.D
-10 1
1-1 1
-00 0
0-1 0
.names RA03_outWordm_5_.BLIF LCD03_outWordc_1_5_.BLIF LCD03_outFlagcreg.BLIF \
LCD06_outwordbuff_5_reg.D
-10 1
1-1 1
-00 0
0-1 0
.names LCD03_outFlagcreg.BLIF RA03_outWordm_6_.BLIF LCD06_outwordbuff_6_reg.D
11 1
0- 0
-0 0
.names RA03_outWordm_7_.BLIF LCD03_outWordc_1_7_.BLIF LCD03_outFlagcreg.BLIF \
LCD06_outwordbuff_7_reg.D
-10 1
1-1 1
-00 0
0-1 0
.names RA05_ENcw.BLIF LCD03_ENc.BLIF LCD03_outFlagcreg.BLIF LCD06_ENbbreg.D
-10 1
1-1 1
-00 0
0-1 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_9_.BLIF \
k01_n_63_i_n.BLIF K01_sdiv_9_.D
-010 1
0-10 1
-001 1
0-01 1
11-- 0
--00 0
--11 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_9_.BLIF \
K01_sdiv_10_.BLIF k01_n_63_i_n.BLIF K01_sdiv_10_.D
-0101 1
0-101 1
-001- 1
0-01- 1
-0-10 1
0--10 1
--111 0
11--- 0
--00- 0
---00 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_9_.BLIF \
K01_sdiv_10_.BLIF K01_sdiv_11_.BLIF k01_n_63_i_n.BLIF K01_sdiv_11_.D
-01101 1
0-1101 1
-0-01- 1
0--01- 1
-00-1- 1
0-0-1- 1
-0--10 1
0---10 1
--1111 0
11---- 0
---00- 0
--0-0- 0
----00 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_5_.BLIF \
K01_sdiv_6_.BLIF K01_sdiv_7_.BLIF k01_n_59_i_n.BLIF K01_sdiv_7_.D
-01101 1
0-1101 1
-0-01- 1
0--01- 1
-00-1- 1
0-0-1- 1
-0--10 1
0---10 1
--1111 0
11---- 0
---00- 0
--0-0- 0
----00 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_5_.BLIF \
K01_sdiv_6_.BLIF K01_sdiv_7_.BLIF K01_sdiv_8_.BLIF k01_n_59_i_n.BLIF \
k01_n_63_i_n.BLIF K01_sdiv_8_.D
-0111-10 1
0-111-10 1
-0---1-0 1
0----1-0 1
11------ 0
-----00- 0
----00-- 0
---0-0-- 0
--0--0-- 0
-------1 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_0_.BLIF \
K01_sdiv_1_.BLIF K01_sdiv_2_.BLIF K01_sdiv_3_.BLIF K01_sdiv_4_.BLIF \
k01_n_59_i_n.BLIF K01_sdiv_4_.D
-01111-0 1
0-1111-0 1
-0----10 1
0-----10 1
11------ 0
-----00- 0
----0-0- 0
---0--0- 0
--0---0- 0
-------1 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_5_.BLIF \
k01_n_59_i_n.BLIF K01_sdiv_5_.D
-010 1
0-10 1
-001 1
0-01 1
11-- 0
--00 0
--11 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_5_.BLIF \
K01_sdiv_6_.BLIF k01_n_59_i_n.BLIF K01_sdiv_6_.D
-0101 1
0-101 1
-001- 1
0-01- 1
-0-10 1
0--10 1
--111 0
11--- 0
--00- 0
---00 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_0_.BLIF \
K01_sdiv_1_.BLIF K01_sdiv_2_.BLIF K01_sdiv_2_.D
-0110 1
0-110 1
-0-01 1
0--01 1
-00-1 1
0-0-1 1
--111 0
11--- 0
---00 0
--0-0 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_0_.BLIF \
K01_sdiv_1_.BLIF K01_sdiv_2_.BLIF K01_sdiv_3_.BLIF K01_sdiv_3_.D
-01110 1
0-1110 1
-0--01 1
0---01 1
-0-0-1 1
0--0-1 1
-00--1 1
0-0--1 1
--1111 0
11---- 0
----00 0
---0-0 0
--0--0 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_0_.BLIF \
K01_sdiv_0_.D
-00 1
0-0 1
11- 0
--1 0
.names k01_n_325_i_4_n.BLIF k01_n_325_i_5_n.BLIF K01_sdiv_0_.BLIF \
K01_sdiv_1_.BLIF K01_sdiv_1_.D
-010 1
0-10 1
-001 1
0-01 1
11-- 0
--00 0
--11 0
.names reset0.BLIF inkey0_2_.BLIF inkey0_1_.BLIF inkey0_0_.BLIF \
RA02_K01_outr_1_reg.BLIF RA02_K01_outr_3_reg.BLIF RA02_K02_out7segc_1_0_.D
-000-- 1
-1---0 1
---1-1 1
----1- 1
0----- 1
10100- 0
10-100 0
11-001 0
.names reset0.BLIF inkey0_1_.BLIF RA02_K01_outr_0_reg.BLIF \
RA02_K01_outr_1_reg.BLIF RA02_K01_outr_3_reg.BLIF RA02_K02_out7segc_1_1_.D
-00-0 1
-1--1 1
---1- 1
0---- 1
1010- 0
11-00 0
10-01 0
.names reset0.BLIF inkey0_1_.BLIF inkey0_0_.BLIF RA02_K01_outr_0_reg.BLIF \
RA02_K01_outr_1_reg.BLIF RA02_K01_outr_3_reg.BLIF RA02_K02_out7segc_1_2_.D
-0000- 1
--1-1- 1
-1-0-0 1
0----- 1
1-0-11 0
11--01 0
1--10- 0
101-0- 0
100-1- 0
1-01-- 0
.names inkey0_3_.BLIF reset0.BLIF inkey0_2_.BLIF RA02_K01_outr_0_reg.BLIF \
RA02_K01_outr_1_reg.BLIF RA02_K01_outr_2_reg.BLIF RA02_K02_out7segc_1_3_.D
0-0-1- 1
--1-0- 1
1---01 1
---1-- 1
-0---- 1
-10000 0
01000- 0
-1101- 0
11-01- 0
.names reset0.BLIF inkey0_1_.BLIF inkey0_0_.BLIF RA02_K01_outr_0_reg.BLIF \
RA02_K01_outr_1_reg.BLIF RA02_K01_outr_3_reg.BLIF RA02_K02_out7segc_1_4_.D
-00-1- 1
--1-00 1
-1--00 1
---1-- 1
0----- 1
1--001 0
10000- 0
1-101- 0
11-01- 0
.names reset0.BLIF RA02_K02_out7segc_1_5_.D
0 1
1 0
.names reset0.BLIF RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_0_reg.D
0- 1
-0 1
11 0
.names reset0.BLIF RA02_K02_out7segc_1_7_.BLIF RA02_K02_aux04.BLIF \
N_293_0_6.BLIF RA03_outFlagmreg.BLIF ra02_k02_n_118_i_n.BLIF \
RA02_K01_outr_0_reg.BLIF RA02_K01_outr_3_reg.BLIF ra02_k02_n_117_i_n.BLIF \
ra02_k02_n_122_i_n.BLIF RA02_K02_out7segc_1_7_.D
-1---100-- 1
-11-0-1--- 1
-1---0-1-- 1
-1---01--- 1
0--------- 1
-1------0- 1
-1-0------ 1
-1-------0 1
1--1-00011 0
1--1-10111 0
1--1111-11 0
1-01-11-11 0
10-------- 0
.names reset0.BLIF RA02_K02_aux04.BLIF N_293_0_6.BLIF RA03_outFlagmreg.BLIF \
ra02_k02_n_118_i_n.BLIF RA02_K02_outFlagoreg.BLIF RA02_K01_outr_0_reg.BLIF \
RA02_K01_outr_3_reg.BLIF ra02_k02_n_117_i_n.BLIF ra02_k02_n_122_i_n.BLIF \
RA02_K02_outFlagoreg.D
1-1-0-0011 1
1-111-1-11 1
101-1-1-11 1
1-1-1-0111 1
1---1100-- 1
1---01-1-- 1
1---011--- 1
1----1--0- 1
1----1---0 1
-1-01-1-11 0
--0-0-0011 0
--0-1--111 0
----1000-- 0
--0-1-1-11 0
----00-1-- 0
----001--- 0
0--------- 0
-----0--0- 0
-----0---0 0
.names inkey0_3_.BLIF inkey0_2_.BLIF inkey0_1_.BLIF inkey0_0_.BLIF \
RA02_K02_aux04.BLIF ra02_k02_n_118_i_n.BLIF RA02_K01_outr_0_reg.BLIF \
RA02_K01_outr_3_reg.BLIF ra02_k02_n_117_i_n.BLIF RA02_K02_aux04.D
---1-1101 1
--1--1101 1
-1---1101 1
1----1101 1
----1--1- 1
----1-0-- 1
----10--- 1
---11---- 1
--1-1---- 1
-1--1---- 1
1---1---- 1
0000-110- 0
----0--1- 0
----0-0-- 0
----00--- 0
----0---0 0
.names inkey0_3_.BLIF inkey0_2_.BLIF inkey0_1_.BLIF inkey0_0_.BLIF \
RA02_K02_aux03.BLIF RA02_K01_outr_0_reg.BLIF RA02_K01_outr_1_reg.BLIF \
RA02_K01_outr_2_reg.BLIF RA02_K01_outr_3_reg.BLIF ra02_k02_n_117_i_n.BLIF \
RA02_K02_aux03.D
---1-01001 1
--1--01001 1
-1---01001 1
1----01001 1
----1---1- 1
----1--1-- 1
----1-0--- 1
----11---- 1
---11----- 1
--1-1----- 1
-1--1----- 1
1---1----- 1
0000-0100- 0
----0---1- 0
----0--1-- 0
----0-0--- 0
----01---- 0
----0----0 0
.names inkey0_3_.BLIF inkey0_2_.BLIF inkey0_1_.BLIF inkey0_0_.BLIF \
RA02_K02_aux02.BLIF RA02_K01_outr_0_reg.BLIF RA02_K01_outr_1_reg.BLIF \
RA02_K01_outr_2_reg.BLIF RA02_K01_outr_3_reg.BLIF ra02_k02_n_117_i_n.BLIF \
RA02_K02_aux02.D
---1-00101 1
--1--00101 1
-1---00101 1
1----00101 1
----1---1- 1
----1--0-- 1
----1-1--- 1
----11---- 1
---11----- 1
--1-1----- 1
-1--1----- 1
1---1----- 1
0000-0010- 0
----0---1- 0
----0--0-- 0
----0-1--- 0
----01---- 0
----0----0 0
.names inkey0_3_.BLIF inkey0_2_.BLIF inkey0_1_.BLIF inkey0_0_.BLIF \
RA02_K02_aux01.BLIF ra02_k02_n_118_i_n.BLIF RA02_K01_outr_0_reg.BLIF \
RA02_K01_outr_3_reg.BLIF ra02_k02_n_117_i_n.BLIF RA02_K02_aux01.D
---1-1011 1
--1--1011 1
-1---1011 1
1----1011 1
----1--0- 1
----1-1-- 1
----10--- 1
---11---- 1
--1-1---- 1
-1--1---- 1
1---1---- 1
0000-101- 0
----0--0- 0
----0-1-- 0
----00--- 0
----0---0 0
.names reset0.BLIF RA02_K01_outr_1_reg.BLIF RA02_K01_sring_3_.D
0- 1
-1 1
10 0
.names reset0.BLIF RA02_K01_outr_3_reg.BLIF RA02_K01_outr_0_reg.D
11 1
0- 0
-0 0
.names reset0.BLIF RA02_K01_outr_0_reg.BLIF RA02_K01_outr_1_reg.D
11 1
0- 0
-0 0
.names reset0.BLIF RA02_K01_outr_1_reg.BLIF RA02_K01_outr_2_reg.D
11 1
0- 0
-0 0
.names reset0.BLIF RA02_K01_sring_3_.BLIF RA02_K01_outr_3_reg.D
11 1
0- 0
-0 0
.names RA03_sram_sram_ram15__6_.BLIF ra03_outflagm_0_sqmuxa_n.BLIF \
RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_3_reg.BLIF \
RA03_sram_sram_ram15__6_.D
-11111 1
1----- 1
0---0- 0
0--0-- 0
0-0--- 0
00---- 0
0----0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram13__6_.BLIF \
RA03_sram_sram_ram13__6_.D
11011- 1
-----1 1
----00 0
---0-0 0
--1--0 0
-0---0 0
0----0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram14__6_.BLIF \
RA03_sram_sram_ram14__6_.D
10111- 1
-----1 1
----00 0
---0-0 0
--0--0 0
-1---0 0
0----0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram12__6_.BLIF \
RA03_sram_sram_ram12__6_.D
10011- 1
-----1 1
----00 0
---0-0 0
--1--0 0
-1---0 0
0----0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram10__6_.BLIF \
RA03_sram_sram_ram10__6_.D
10101- 1
-----1 1
----00 0
---1-0 0
--0--0 0
-1---0 0
0----0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram11__6_.BLIF \
RA03_sram_sram_ram11__6_.D
11101- 1
-----1 1
----00 0
---1-0 0
--0--0 0
-0---0 0
0----0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram8__6_.BLIF \
RA03_sram_sram_ram8__6_.D
10001- 1
-----1 1
----00 0
---1-0 0
--1--0 0
-1---0 0
0----0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram9__6_.BLIF \
RA03_sram_sram_ram9__6_.D
11001- 1
-----1 1
----00 0
---1-0 0
--1--0 0
-0---0 0
0----0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram7__6_.BLIF \
RA03_sram_sram_ram7__6_.D
11110- 1
-----1 1
----10 0
---0-0 0
--0--0 0
-0---0 0
0----0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA03_sram_sram_ram5__6_.BLIF \
RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_3_reg.BLIF \
RA03_sram_sram_ram5__6_.D
1-1010 1
-1---- 1
-0--0- 0
-0-1-- 0
-00--- 0
00---- 0
-0---1 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA03_sram_sram_ram6__6_.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_3_reg.BLIF \
RA03_sram_sram_ram6__6_.D
10-110 1
--1--- 1
--0-0- 0
--00-- 0
-10--- 0
0-0--- 0
--0--1 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA03_sram_sram_ram3__6_.BLIF \
RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_3_reg.BLIF \
RA03_sram_sram_ram3__6_.D
1-1100 1
-1---- 1
-0--1- 0
-0-0-- 0
-00--- 0
00---- 0
-0---1 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA03_sram_sram_ram4__6_.BLIF \
RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_3_reg.BLIF \
RA03_sram_sram_ram4__6_.D
1-0010 1
-1---- 1
-0--0- 0
-0-1-- 0
-01--- 0
00---- 0
-0---1 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA03_sram_sram_ram2__6_.BLIF \
RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_3_reg.BLIF \
RA03_sram_sram_ram2__6_.D
1-0100 1
-1---- 1
-0--1- 0
-0-0-- 0
-01--- 0
00---- 0
-0---1 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA03_sram_sram_ram0__6_.BLIF \
RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_3_reg.BLIF \
RA03_sram_sram_ram0__6_.D
1-0000 1
-1---- 1
-0--1- 0
-0-1-- 0
-01--- 0
00---- 0
-0---1 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA03_sram_sram_ram1__6_.BLIF \
RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_3_reg.BLIF \
RA03_sram_sram_ram1__6_.D
1-1000 1
-1---- 1
-0--1- 0
-0-1-- 0
-00--- 0
00---- 0
-0---1 0
.names reset0.BLIF LCD02_outcc_1_reg.BLIF LCD02_outcc_2_reg.BLIF \
LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF LCD02_outcc_5_reg.BLIF \
LCD02_outFlagccreg.BLIF LCD03_outWordc_1_7_.LH
1111001 1
-----1- 0
----1-- 0
---0--- 0
--0---- 0
-0----- 0
0------ 0
------0 0
.names reset0.BLIF lcd03_n_28_i_1_n.BLIF LCD02_outcc_0_reg.BLIF \
LCD02_outcc_1_reg.BLIF LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF \
LCD03_outWordc_1_7_.AR
-1--1- 1
-1-1-- 1
-10--- 1
01---- 1
-1---1 1
1-1000 0
-0---- 0
.names reset0.BLIF lcd03_n_42_i_n.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF LCD02_outcc_5_reg.BLIF \
LCD02_outFlagccreg.BLIF LCD03_outWordc_1_0_.LH
11-0001 1
111-001 1
--01--- 0
-----1- 0
----1-- 0
-0----- 0
0------ 0
------0 0
.names reset0.BLIF lcd03_n_26_i_1_n.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF LCD03_outWordc_1_0_.AR
-1-1- 1
-10-- 1
01--- 1
-1--0 1
1-101 0
-0--- 0
.names lcd03_un1_inflagc_9_0_n.BLIF LCD03_outWordc_1_3_.LH
0 1
1 0
.names lcd03_n_63_n.BLIF lcd03_n_46_i_n.BLIF LCD03_outWordc_1_3_.AR
01 1
1- 0
-0 0
.names reset0.BLIF lcd03_n_42_i_n.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF LCD02_outcc_5_reg.BLIF \
LCD02_outFlagccreg.BLIF LCD03_outWordc_1_1_.LH
11-1001 1
111-001 1
--00--- 0
-----1- 0
----1-- 0
-0----- 0
0------ 0
------0 0
.names reset0.BLIF lcd03_n_30_i_2_n.BLIF lcd03_n_71_i_n.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF LCD03_outWordc_1_1_.AR
-111- 1
011-- 1
-11-0 1
1--01 0
--0-- 0
-0--- 0
.names reset0.BLIF RA03_sram_sram_ram15__0_.BLIF RA03_sram_sram_ram0__0_.BLIF \
RA03_sram_sram_ram1__0_.BLIF RA03_sram_sram_ram2__0_.BLIF \
RA03_sram_sram_ram3__0_.BLIF RA03_sram_sram_ram4__0_.BLIF \
RA03_sram_sram_ram5__0_.BLIF RA03_sram_sram_ram6__0_.BLIF \
RA03_sram_sram_ram7__0_.BLIF RA05_outContRead_0_reg.BLIF \
RA05_outContRead_1_reg.BLIF RA05_outContRead_2_reg.BLIF \
RA05_outContRead_3_reg.BLIF RA03_sram_sram_ram8__0_.BLIF \
RA03_sram_sram_ram9__0_.BLIF RA03_sram_sram_ram10__0_.BLIF \
RA03_sram_sram_ram11__0_.BLIF RA03_sram_sram_ram12__0_.BLIF \
RA03_sram_sram_ram13__0_.BLIF RA03_sram_sram_ram14__0_.BLIF RA03_outWordm_0_.D
----------0011----1-- 1
----------0101--1---- 1
--------1-0110------- 1
-1--------1111------- 1
----------1011-----1- 1
----------1101---1--- 1
----------00011------ 1
----1-----0100------- 1
------1---0010------- 1
---------11110------- 1
----------1001-1----- 1
--1-------0000------- 1
-----1----1100------- 1
-------1--1010------- 1
---1------1000------- 1
----------0111------1 1
0-------------------- 1
1---------0011----0-- 0
1---------0101--0---- 0
1-------0-0110------- 0
10--------1111------- 0
1---------1011-----0- 0
1---------1101---0--- 0
1---------00010------ 0
1---0-----0100------- 0
1-----0---0010------- 0
1--------01110------- 0
1---------1001-0----- 0
1-0-------0000------- 0
1----0----1100------- 0
1------0--1010------- 0
1--0------1000------- 0
1---------0111------0 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_2_reg.BLIF \
LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF LCD02_outcc_5_reg.BLIF \
LCD02_outFlagccreg.BLIF LCD03_outFlagcreg.LH
1111001 1
-----1- 0
----1-- 0
---0--- 0
--0---- 0
-0----- 0
0------ 0
------0 0
.names lcd03_un1_inflagc_10_0_n.BLIF LCD03_outFlagcreg.AR
0 1
1 0
.names reset0.BLIF RA03_sram_sram_ram15__1_.BLIF RA03_sram_sram_ram0__1_.BLIF \
RA03_sram_sram_ram1__1_.BLIF RA03_sram_sram_ram2__1_.BLIF \
RA03_sram_sram_ram3__1_.BLIF RA03_sram_sram_ram4__1_.BLIF \
RA03_sram_sram_ram5__1_.BLIF RA03_sram_sram_ram6__1_.BLIF \
RA03_sram_sram_ram7__1_.BLIF RA05_outContRead_0_reg.BLIF \
RA05_outContRead_1_reg.BLIF RA05_outContRead_2_reg.BLIF \
RA05_outContRead_3_reg.BLIF RA03_sram_sram_ram8__1_.BLIF \
RA03_sram_sram_ram9__1_.BLIF RA03_sram_sram_ram10__1_.BLIF \
RA03_sram_sram_ram11__1_.BLIF RA03_sram_sram_ram12__1_.BLIF \
RA03_sram_sram_ram13__1_.BLIF RA03_sram_sram_ram14__1_.BLIF RA03_outWordm_1_.D
1---------0011----1-- 1
1---------0101--1---- 1
1-------1-0110------- 1
11--------1111------- 1
1---------1011-----1- 1
1---------1101---1--- 1
1---------00011------ 1
1---1-----0100------- 1
1-----1---0010------- 1
1--------11110------- 1
1---------1001-1----- 1
1-1-------0000------- 1
1----1----1100------- 1
1------1--1010------- 1
1--1------1000------- 1
1---------0111------1 1
----------0011----0-- 0
----------0101--0---- 0
--------0-0110------- 0
-0--------1111------- 0
----------1011-----0- 0
----------1101---0--- 0
----------00010------ 0
----0-----0100------- 0
------0---0010------- 0
---------01110------- 0
----------1001-0----- 0
--0-------0000------- 0
-----0----1100------- 0
-------0--1010------- 0
---0------1000------- 0
----------0111------0 0
0-------------------- 0
.names reset0.BLIF lcd03_un1_inflagc_6_n.BLIF LCD02_outcc_2_reg.BLIF \
LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF LCD02_outcc_5_reg.BLIF \
LCD02_outFlagccreg.BLIF LCD03_outWordc_1_4_.LH
1-11001 1
-1----- 1
-0---1- 0
-0--1-- 0
-0-0--- 0
-00---- 0
00----- 0
-0----0 0
.names reset0.BLIF lcd03_n_42_i_n.BLIF LCD02_outcc_4_reg.BLIF \
LCD02_outcc_5_reg.BLIF LCD02_outFlagccreg.BLIF LCD03_outWordc_1_4_.AR
-1001 1
0---- 1
1--1- 0
1-1-- 0
10--- 0
1---0 0
.names reset0.BLIF RA03_sram_sram_ram15__2_.BLIF RA03_sram_sram_ram0__2_.BLIF \
RA03_sram_sram_ram1__2_.BLIF RA03_sram_sram_ram2__2_.BLIF \
RA03_sram_sram_ram3__2_.BLIF RA03_sram_sram_ram4__2_.BLIF \
RA03_sram_sram_ram5__2_.BLIF RA03_sram_sram_ram6__2_.BLIF \
RA03_sram_sram_ram7__2_.BLIF RA05_outContRead_0_reg.BLIF \
RA05_outContRead_1_reg.BLIF RA05_outContRead_2_reg.BLIF \
RA05_outContRead_3_reg.BLIF RA03_sram_sram_ram8__2_.BLIF \
RA03_sram_sram_ram9__2_.BLIF RA03_sram_sram_ram10__2_.BLIF \
RA03_sram_sram_ram11__2_.BLIF RA03_sram_sram_ram12__2_.BLIF \
RA03_sram_sram_ram13__2_.BLIF RA03_sram_sram_ram14__2_.BLIF RA03_outWordm_2_.D
1---------0011----1-- 1
1---------0101--1---- 1
1-------1-0110------- 1
11--------1111------- 1
1---------1011-----1- 1
1---------1101---1--- 1
1---------00011------ 1
1---1-----0100------- 1
1-----1---0010------- 1
1--------11110------- 1
1---------1001-1----- 1
1-1-------0000------- 1
1----1----1100------- 1
1------1--1010------- 1
1--1------1000------- 1
1---------0111------1 1
----------0011----0-- 0
----------0101--0---- 0
--------0-0110------- 0
-0--------1111------- 0
----------1011-----0- 0
----------1101---0--- 0
----------00010------ 0
----0-----0100------- 0
------0---0010------- 0
---------01110------- 0
----------1001-0----- 0
--0-------0000------- 0
-----0----1100------- 0
-------0--1010------- 0
---0------1000------- 0
----------0111------0 0
0-------------------- 0
.names lcd03_un1_inflagc_8_0_n.BLIF LCD03_outWordc_1_2_.LH
0 1
1 0
.names reset0.BLIF LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF \
LCD02_outcc_4_reg.BLIF LCD02_outcc_5_reg.BLIF LCD02_outFlagccreg.BLIF \
LCD03_outWordc_1_2_.AR
-10001 1
0----- 1
1---1- 0
1--1-- 0
1-1--- 0
10---- 0
1----0 0
.names reset0.BLIF RA03_sram_sram_ram15__3_.BLIF RA03_sram_sram_ram0__3_.BLIF \
RA03_sram_sram_ram1__3_.BLIF RA03_sram_sram_ram2__3_.BLIF \
RA03_sram_sram_ram3__3_.BLIF RA03_sram_sram_ram4__3_.BLIF \
RA03_sram_sram_ram5__3_.BLIF RA03_sram_sram_ram6__3_.BLIF \
RA05_outContRead_0_reg.BLIF RA03_sram_sram_ram7__3_.BLIF \
RA05_outContRead_1_reg.BLIF RA05_outContRead_2_reg.BLIF \
RA05_outContRead_3_reg.BLIF RA03_sram_sram_ram8__3_.BLIF \
RA03_sram_sram_ram9__3_.BLIF RA03_sram_sram_ram10__3_.BLIF \
RA03_sram_sram_ram11__3_.BLIF RA03_sram_sram_ram12__3_.BLIF \
RA03_sram_sram_ram13__3_.BLIF RA03_sram_sram_ram14__3_.BLIF RA03_outWordm_3_.D
1--------0-011----1-- 1
1--------0-101--1---- 1
1-------10-110------- 1
11-------1-111------- 1
1--------1-011-----1- 1
1--------1-101---1--- 1
1--------0-0011------ 1
1---1----0-100------- 1
1-----1--0-010------- 1
1--------11110------- 1
1--------1-001-1----- 1
1-1------0-000------- 1
1----1---1-100------- 1
1------1-1-010------- 1
1--1-----1-000------- 1
1--------0-111------1 1
---------0-011----0-- 0
---------0-101--0---- 0
--------00-110------- 0
-0-------1-111------- 0
---------1-011-----0- 0
---------1-101---0--- 0
---------0-0010------ 0
----0----0-100------- 0
------0--0-010------- 0
---------10110------- 0
---------1-001-0----- 0
--0------0-000------- 0
-----0---1-100------- 0
-------0-1-010------- 0
---0-----1-000------- 0
---------0-111------0 0
0-------------------- 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF \
LCD02_outcc_5_reg.BLIF LCD02_outFlagccreg.BLIF LCD03_ENc.AR
-1--1001 1
-1-1-001 1
-11--001 1
0------- 1
1-000--- 0
1-----1- 0
1----1-- 0
10------ 0
1------0 0
.names reset0.BLIF RA03_sram_sram_ram15__4_.BLIF RA03_sram_sram_ram0__4_.BLIF \
RA03_sram_sram_ram1__4_.BLIF RA03_sram_sram_ram2__4_.BLIF \
RA03_sram_sram_ram3__4_.BLIF RA03_sram_sram_ram4__4_.BLIF \
RA03_sram_sram_ram5__4_.BLIF RA03_sram_sram_ram6__4_.BLIF \
RA05_outContRead_0_reg.BLIF RA03_sram_sram_ram7__4_.BLIF \
RA05_outContRead_1_reg.BLIF RA05_outContRead_2_reg.BLIF \
RA05_outContRead_3_reg.BLIF RA03_sram_sram_ram8__4_.BLIF \
RA03_sram_sram_ram9__4_.BLIF RA03_sram_sram_ram10__4_.BLIF \
RA03_sram_sram_ram11__4_.BLIF RA03_sram_sram_ram12__4_.BLIF \
RA03_sram_sram_ram13__4_.BLIF RA03_sram_sram_ram14__4_.BLIF RA03_outWordm_4_.D
1--------0-011----1-- 1
1--------0-101--1---- 1
1-------10-110------- 1
11-------1-111------- 1
1--------1-011-----1- 1
1--------1-101---1--- 1
1--------0-0011------ 1
1---1----0-100------- 1
1-----1--0-010------- 1
1--------11110------- 1
1--------1-001-1----- 1
1-1------0-000------- 1
1----1---1-100------- 1
1------1-1-010------- 1
1--1-----1-000------- 1
1--------0-111------1 1
---------0-011----0-- 0
---------0-101--0---- 0
--------00-110------- 0
-0-------1-111------- 0
---------1-011-----0- 0
---------1-101---0--- 0
---------0-0010------ 0
----0----0-100------- 0
------0--0-010------- 0
---------10110------- 0
---------1-001-0----- 0
--0------0-000------- 0
-----0---1-100------- 0
-------0-1-010------- 0
---0-----1-000------- 0
---------0-111------0 0
0-------------------- 0
.names reset0.BLIF RA03_sram_sram_ram15__5_.BLIF RA03_sram_sram_ram0__5_.BLIF \
RA03_sram_sram_ram1__5_.BLIF RA03_sram_sram_ram2__5_.BLIF \
RA03_sram_sram_ram3__5_.BLIF RA03_sram_sram_ram4__5_.BLIF \
RA03_sram_sram_ram5__5_.BLIF RA03_sram_sram_ram6__5_.BLIF \
RA05_outContRead_0_reg.BLIF RA05_outContRead_1_reg.BLIF \
RA03_sram_sram_ram7__5_.BLIF RA05_outContRead_2_reg.BLIF \
RA05_outContRead_3_reg.BLIF RA03_sram_sram_ram8__5_.BLIF \
RA03_sram_sram_ram9__5_.BLIF RA03_sram_sram_ram10__5_.BLIF \
RA03_sram_sram_ram11__5_.BLIF RA03_sram_sram_ram12__5_.BLIF \
RA03_sram_sram_ram13__5_.BLIF RA03_sram_sram_ram14__5_.BLIF RA03_outWordm_5_.D
1--------00-11----1-- 1
1--------01-01--1---- 1
1-------101-10------- 1
11-------11-11------- 1
1--------10-11-----1- 1
1--------11-01---1--- 1
1--------00-011------ 1
1---1----01-00------- 1
1--------11110------- 1
1-----1--00-10------- 1
1--------10-01-1----- 1
1-1------00-00------- 1
1----1---11-00------- 1
1------1-10-10------- 1
1--1-----10-00------- 1
1--------01-11------1 1
---------00-11----0-- 0
---------01-01--0---- 0
--------001-10------- 0
-0-------11-11------- 0
---------10-11-----0- 0
---------11-01---0--- 0
---------00-010------ 0
----0----01-00------- 0
---------11010------- 0
------0--00-10------- 0
---------10-01-0----- 0
--0------00-00------- 0
-----0---11-00------- 0
-------0-10-10------- 0
---0-----10-00------- 0
---------01-11------0 0
0-------------------- 0
.names reset0.BLIF RA03_sram_sram_ram15__6_.BLIF RA03_sram_sram_ram0__6_.BLIF \
RA03_sram_sram_ram1__6_.BLIF RA03_sram_sram_ram2__6_.BLIF \
RA03_sram_sram_ram3__6_.BLIF RA03_sram_sram_ram4__6_.BLIF \
RA03_sram_sram_ram5__6_.BLIF RA03_sram_sram_ram6__6_.BLIF \
RA05_outContRead_0_reg.BLIF RA05_outContRead_1_reg.BLIF \
RA03_sram_sram_ram7__6_.BLIF RA05_outContRead_2_reg.BLIF \
RA05_outContRead_3_reg.BLIF RA03_sram_sram_ram8__6_.BLIF \
RA03_sram_sram_ram9__6_.BLIF RA03_sram_sram_ram10__6_.BLIF \
RA03_sram_sram_ram11__6_.BLIF RA03_sram_sram_ram12__6_.BLIF \
RA03_sram_sram_ram13__6_.BLIF RA03_sram_sram_ram14__6_.BLIF RA03_outWordm_6_.D
---------00-11----1-- 1
---------01-01--1---- 1
--------101-10------- 1
-1-------11-11------- 1
---------10-11-----1- 1
---------11-01---1--- 1
---------00-011------ 1
----1----01-00------- 1
---------11110------- 1
------1--00-10------- 1
---------10-01-1----- 1
--1------00-00------- 1
-----1---11-00------- 1
-------1-10-10------- 1
---1-----10-00------- 1
---------01-11------1 1
0-------------------- 1
1--------00-11----0-- 0
1--------01-01--0---- 0
1-------001-10------- 0
10-------11-11------- 0
1--------10-11-----0- 0
1--------11-01---0--- 0
1--------00-010------ 0
1---0----01-00------- 0
1--------11010------- 0
1-----0--00-10------- 0
1--------10-01-0----- 0
1-0------00-00------- 0
1----0---11-00------- 0
1------0-10-10------- 0
1--0-----10-00------- 0
1--------01-11------0 0
.names reset0.BLIF RA03_sram_sram_ram14__7_.BLIF RA03_sram_sram_ram15__7_.BLIF \
RA03_sram_sram_ram0__7_.BLIF RA03_sram_sram_ram1__7_.BLIF \
RA03_sram_sram_ram2__7_.BLIF RA03_sram_sram_ram3__7_.BLIF \
RA03_sram_sram_ram4__7_.BLIF RA03_sram_sram_ram5__7_.BLIF \
RA03_sram_sram_ram6__7_.BLIF RA05_outContRead_0_reg.BLIF \
RA05_outContRead_1_reg.BLIF RA05_outContRead_2_reg.BLIF \
RA03_sram_sram_ram7__7_.BLIF RA05_outContRead_3_reg.BLIF \
RA03_sram_sram_ram8__7_.BLIF RA03_sram_sram_ram9__7_.BLIF \
RA03_sram_sram_ram10__7_.BLIF RA03_sram_sram_ram11__7_.BLIF \
RA03_sram_sram_ram12__7_.BLIF RA03_sram_sram_ram13__7_.BLIF RA03_outWordm_7_.D
1---------001-1----1- 1
1---------100-1-1---- 1
1-------1-101-0------ 1
1-1-------111-1------ 1
1---------110-1---1-- 1
1---------000-11----- 1
1---------11110------ 1
1---1-----100-0------ 1
1------1--001-0------ 1
11--------011-1------ 1
1---------010-1--1--- 1
1--1------000-0------ 1
1-----1---110-0------ 1
1--------1011-0------ 1
1----1----010-0------ 1
1---------101-1-----1 1
----------001-1----0- 0
----------100-1-0---- 0
--------0-101-0------ 0
--0-------111-1------ 0
----------110-1---0-- 0
----------000-10----- 0
----------11100------ 0
----0-----100-0------ 0
-------0--001-0------ 0
-0--------011-1------ 0
----------010-1--0--- 0
---0------000-0------ 0
------0---110-0------ 0
---------0011-0------ 0
-----0----010-0------ 0
----------101-1-----0 0
0-------------------- 0
.names reset0.BLIF wr0.BLIF RA03_aux.BLIF RA03_outFlagmreg.BLIF \
RA02_K02_outFlagoreg.BLIF RA03_outFlagmreg.D
-00-- 1
-1-1- 1
0---- 1
-0--1 1
101-0 0
11-0- 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA03_aux.BLIF RA03_aux.D
1- 1
-1 1
00 0
.names reset0.BLIF wr0.BLIF RA05_outFlagcw.BLIF ra03_n_34_0_n.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA05_outContRead_3_reg.BLIF \
LCD03_outFlagcreg.BLIF RA03_outFlagwreg.BLIF RA03_outFlagwreg.D
-10-101- 1
-101-01- 1
-1011-1- 1
----01-1 1
---0-1-1 1
---00--1 1
0------- 1
------01 1
-0-----1 1
111-101- 0
1111-01- 0
11111-1- 0
1---01-0 0
1--0-1-0 0
1--00--0 0
1-----00 0
10-----0 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_2_reg.D
1110 1
1-01 1
10-1 1
-111 0
--00 0
-0-0 0
0--- 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF LCD02_outcc_3_reg.D
11110 1
1--01 1
1-0-1 1
10--1 1
-1111 0
0---- 0
---00 0
--0-0 0
-0--0 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_0_reg.D
10 1
0- 0
-1 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_1_reg.D
110 1
101 1
-00 0
-11 0
0-- 0
.names wr0.BLIF RA05_outContRead_0_reg.BLIF RA05_outContRead_1_reg.BLIF \
RA05_outContRead_1_reg.D
110 1
101 1
-00 0
-11 0
0-- 0
.names wr0.BLIF RA05_outContRead_0_reg.BLIF RA05_outContRead_1_reg.BLIF \
RA05_outContRead_2_reg.BLIF RA05_outContRead_2_reg.D
1110 1
1-01 1
10-1 1
-111 0
--00 0
-0-0 0
0--- 0
.names wr0.BLIF RA05_outContRead_0_reg.BLIF RA05_outContRead_1_reg.BLIF \
RA05_outContRead_2_reg.BLIF RA05_outContRead_3_reg.BLIF \
RA05_outContRead_3_reg.D
11110 1
1--01 1
1-0-1 1
10--1 1
-1111 0
0---- 0
---00 0
--0-0 0
-0--0 0
.names wr0.BLIF RA05_outContRead_0_reg.BLIF RA05_outContRead_0_reg.D
10 1
0- 0
-1 0
.names RA05_ENcw.BLIF RA03_outFlagwreg.BLIF ra05_rscw_0_sqmuxa_n.BLIF \
RA05_ENcw.D
1-0 1
-01 1
0-0 0
-11 0
.names wr0.BLIF RA05_outFlagcw.BLIF RA03_outFlagwreg.BLIF \
ra05_rscw_0_sqmuxa_n.BLIF RA05_outFlagcw.D
-1-0 1
--11 1
0--- 1
10-0 0
1-01 0
.names inkey0_3_.BLIF inkey0_2_.BLIF inkey0_1_.BLIF inkey0_0_.BLIF \
RA02_K02_aux01.BLIF RA02_K02_aux02.BLIF RA02_K02_aux03.BLIF \
RA03_outFlagmreg.BLIF RA02_K01_outr_0_reg.BLIF RA02_K01_outr_1_reg.BLIF \
RA02_K01_outr_3_reg.BLIF N_293_0_6
1---0-0---1 1
-1--0-0---1 1
--1-0-0---1 1
---10-0---1 1
---10----01 1
--1-0----01 1
-1--0----01 1
1---0----01 1
---1----100 1
--1-----100 1
-1------100 1
1-------100 1
---1-0---00 1
--1--0---00 1
-1---0---00 1
1----0---00 1
---1--0--10 1
--1---0--10 1
-1----0--10 1
1-----0--10 1
---1---1--- 1
--1----1--- 1
-1-----1--- 1
1------1--- 1
-----1-0000 0
0000------- 0
------10-1- 0
----1--0--1 0
.names reset0.BLIF wr0.BLIF RA03_aux.BLIF RA02_K02_outFlagoreg.BLIF \
ra03_outflagm_0_sqmuxa_n
100- 1
10-1 1
--10 0
-1-- 0
0--- 0
.names reset0.BLIF RA02_K02_aux04.BLIF N_293_0_6.BLIF RA03_outFlagmreg.BLIF \
ra02_k02_n_118_i_n.BLIF RA02_K01_outr_0_reg.BLIF RA02_K01_outr_3_reg.BLIF \
ra02_k02_n_117_i_n.BLIF ra02_k02_n_122_i_n.BLIF ra02_k02_outcontce_n
--1-00011 1
--1-10111 1
--1111-11 1
-01-11-11 1
0-------- 1
1---100-- 0
11-0-1--- 0
1---0-1-- 0
1---01--- 0
1------0- 0
1-0------ 0
1-------0 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF lcd03_n_30_i_2_n
---11 1
-0-0- 1
--10- 1
--01- 1
0---- 1
1-110 0
1100- 0
.names cdiv00_3_.BLIF cdiv00_2_.BLIF cdiv00_1_.BLIF cdiv00_0_.BLIF \
K01_sdiv_5_.BLIF K01_sdiv_6_.BLIF K01_sdiv_7_.BLIF K01_sdiv_8_.BLIF \
K01_sdiv_9_.BLIF K01_sdiv_10_.BLIF K01_sdiv_11_.BLIF k01_n_325_i_4_n
01-1------- 1
-1-0-1----- 1
--001------ 1
--00-1----- 1
-1-----1--- 1
-1----1---- 1
--0----1--- 1
--0---1---- 1
0-0-------- 1
---------1- 1
--------1-- 1
----------1 1
1---0000000 0
--10-000000 0
1--1--00000 0
-01-----000 0
.names cdiv00_3_.BLIF cdiv00_2_.BLIF cdiv00_1_.BLIF cdiv00_0_.BLIF \
K01_sdiv_8_.BLIF K01_sdiv_9_.BLIF K01_sdiv_10_.BLIF K01_sdiv_11_.BLIF \
k01_n_325_i_5_n
--11-1-- 1
--111--- 1
-011---- 1
1--0---- 1
---1--1- 1
1-1----- 1
-------1 1
01--0000 0
--01--00 0
0--0---0 0
.names reset0.BLIF LCD02_outcc_1_reg.BLIF LCD02_outcc_2_reg.BLIF \
LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF LCD02_outcc_5_reg.BLIF \
LCD02_outFlagccreg.BLIF lcd03_n_63_n
1011001 1
110-001 1
--10--- 0
-11---- 0
-00---- 0
-----1- 0
----1-- 0
0------ 0
------0 0
.names LCD03_outFlagcreg.BLIF RA03_outFlagwreg.BLIF \
lcd06_pbuff_un2_inflagbuffwrite_n
0- 1
-1 1
10 0
.names reset0.BLIF wr0.BLIF RA05_outFlagcw.BLIF ra03_n_34_0_n.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA05_outContRead_3_reg.BLIF \
LCD03_outFlagcreg.BLIF ra03_outwordm_0_sqmuxa_n
1---01- 1
1--0-1- 1
1--00-- 1
1-1---- 1
10----- 1
1-----0 1
-10-101 0
-101-01 0
-1011-1 0
0------ 0
.names cdiv00_3_.BLIF cdiv00_1_.BLIF k01_n_16_2_n
01 1
1- 0
-0 0
.names cdiv00_1_.BLIF cdiv00_0_.BLIF K01_sdiv_6_.BLIF K01_sdiv_7_.BLIF \
K01_sdiv_8_.BLIF K01_sdiv_9_.BLIF K01_sdiv_10_.BLIF K01_sdiv_11_.BLIF \
k01_n_17_1_n
101----- 1
1-----1- 1
1----1-- 1
1---1--- 1
1--1---- 1
1------1 1
--000000 0
-1-00000 0
0------- 0
.names cdiv00_3_.BLIF cdiv00_2_.BLIF k01_n_17_2_n
11 1
0- 0
-0 0
.names cdiv00_3_.BLIF cdiv00_1_.BLIF K01_sdiv_5_.BLIF K01_sdiv_6_.BLIF \
K01_sdiv_7_.BLIF K01_sdiv_8_.BLIF K01_sdiv_9_.BLIF K01_sdiv_10_.BLIF \
K01_sdiv_11_.BLIF k01_n_18_1_n
10-----1- 1
10----1-- 1
10---1--- 1
10--1---- 1
10-1----- 1
101------ 1
10------1 1
--0000000 0
-1------- 0
0-------- 0
.names wr0.BLIF RA03_outFlagwreg.BLIF ra05_rscw_0_sqmuxa_n.BLIF \
ra05_outcontreade_0_n
10- 1
1-0 1
0-- 0
-11 0
.names reset0.BLIF lcd03_n_63_n.BLIF LCD02_outcc_0_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF \
LCD02_outcc_5_reg.BLIF LCD02_outFlagccreg.BLIF lcd03_un1_inflagc_9_0_n
-0----1- 1
-0---1-- 1
-0--1--- 1
-0-1---- 1
-01----- 1
00------ 1
-0-----0 1
1-000001 0
-1------ 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF \
LCD02_outcc_5_reg.BLIF LCD02_outFlagccreg.BLIF lcd03_un1_inflagc_8_0_n
-10-0--- 1
---10--- 1
------1- 1
-----1-- 1
0------- 1
-------0 1
1-10-001 0
10-0-001 0
1---1001 0
.names cdiv00_3_.BLIF cdiv00_2_.BLIF cdiv00_1_.BLIF cdiv00_0_.BLIF \
K01_sdiv_10_.BLIF K01_sdiv_11_.BLIF k01_n_15_n
00011- 1
000--1 1
--1--- 0
-1---- 0
1----- 0
----00 0
---0-0 0
.names cdiv00_2_.BLIF K01_sdiv_8_.BLIF K01_sdiv_9_.BLIF K01_sdiv_10_.BLIF \
K01_sdiv_11_.BLIF k01_n_8_n
---1- 1
--1-- 1
11--- 1
----1 1
-0000 0
0-000 0
.names reset0.BLIF lcd03_n_71_i_n.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF lcd03_n_28_i_1_n
-1-0- 1
-10-- 1
01--- 1
-1--0 1
1-111 0
-0--- 0
.names reset0.BLIF lcd03_n_71_i_n.BLIF LCD02_outcc_0_reg.BLIF \
LCD02_outcc_1_reg.BLIF LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF \
lcd03_n_26_i_1_n
-1-10- 1
-10-0- 1
01---- 1
-1---1 1
1-10-0 0
1---10 0
-0---- 0
.names LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF lcd03_n_42_i_n
10 1
01 1
00 0
11 0
.names reset0.BLIF LCD02_outcc_4_reg.BLIF LCD02_outcc_5_reg.BLIF \
LCD02_outFlagccreg.BLIF lcd03_n_71_i_n
-001 1
0--- 1
1-1- 0
11-- 0
1--0 0
.names reset0.BLIF lcd03_n_71_i_n.BLIF LCD02_outcc_2_reg.BLIF \
LCD02_outcc_3_reg.BLIF lcd03_n_46_i_n
-11- 1
01-- 1
-1-1 1
1-00 0
-0-- 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF \
LCD02_outcc_5_reg.BLIF LCD02_outFlagccreg.BLIF lcd03_un1_inflagc_6_n
1-100001 1
10-00001 1
-10----- 0
------1- 0
-----1-- 0
----1--- 0
---1---- 0
0------- 0
-------0 0
.names reset0.BLIF lcd03_n_42_i_n.BLIF LCD02_outcc_0_reg.BLIF \
LCD02_outcc_1_reg.BLIF LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF \
LCD02_outcc_5_reg.BLIF LCD02_outFlagccreg.BLIF lcd03_un1_inflagc_10_0_n
101-1--1 1
1010---1 1
1-----11 1
1----1-1 1
---1000- 0
--0--00- 0
-1---00- 0
0------- 0
-------0 0
.names RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA05_outContRead_0_reg.BLIF \
RA05_outContRead_1_reg.BLIF RA05_outContRead_2_reg.BLIF ra03_n_34_0_n
--100- 1
1-1-0- 1
-110-- 1
111--- 1
-11-0- 1
---000 1
1---00 1
-1-0-0 1
11---0 1
-1--00 1
--1--0 1
0-011- 0
0001-- 0
-00-1- 0
0--111 0
00-1-1 0
-0--11 0
--0--1 0
.names RA02_K01_outr_1_reg.BLIF RA02_K01_outr_2_reg.BLIF ra02_k02_n_118_i_n
00 1
1- 0
-1 0
.names inkey0_3_.BLIF inkey0_2_.BLIF inkey0_1_.BLIF inkey0_0_.BLIF \
ra02_k02_n_117_i_n
000- 1
-000 1
0-00 1
00-0 1
-11- 0
1-1- 0
11-- 0
--11 0
-1-1 0
1--1 0
.names RA02_K01_outr_0_reg.BLIF RA02_K01_outr_1_reg.BLIF \
RA02_K01_outr_2_reg.BLIF RA02_K01_outr_3_reg.BLIF ra02_k02_n_122_i_n
0-0- 1
00-- 1
--00 1
-0-0 1
-11- 0
1--1 0
.names cdiv00_3_.BLIF cdiv00_2_.BLIF cdiv00_1_.BLIF cdiv00_0_.BLIF k01_n_4_i_n
00-1 1
-111 1
000- 1
11-0 1
010- 0
0-10 0
-101 0
10-- 0
.names K01_sdiv_0_.BLIF K01_sdiv_1_.BLIF K01_sdiv_2_.BLIF K01_sdiv_3_.BLIF \
K01_sdiv_4_.BLIF k01_n_59_i_n
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_sdiv_5_.BLIF K01_sdiv_6_.BLIF K01_sdiv_7_.BLIF K01_sdiv_8_.BLIF \
k01_n_59_i_n.BLIF k01_n_63_i_n
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names RA02_K01_outr_3_reg.BLIF outr0_3_
1 1
0 0
.names RA02_K02_outcontc_3_reg.BLIF outContWrite0_3_
1 1
0 0
.names RA05_outContRead_3_reg.BLIF outContRead0_3_
1 1
0 0
.names LCD02_outcc_5_reg.BLIF outcc0_5_
1 1
0 0
.names LCD06_outwordbuff_7_reg.BLIF outword0_7_
1 1
0 0
.names K01_outdivreg.BLIF clk0
1 1
0 0
.names RA03_outFlagmreg.BLIF inFlagk0
1 1
0 0
.names RA02_K02_outFlagoreg.BLIF outFlagk0
1 1
0 0
.names oscout0_c.BLIF oscout0
1 1
0 0
.names LCD03_outFlagcreg.BLIF inFlagcc0
1 1
0 0
.names LCD02_outFlagccreg.BLIF outFlagcc0
1 1
0 0
.names RA03_outFlagwreg.BLIF outFlagw0
1 1
0 0
.names RW0
 0
.names LCD06_RSbbreg.BLIF RS0
1 1
0 0
.names LCD06_ENbbreg.BLIF EN0
1 1
0 0
.names RA02_K01_outr_2_reg.BLIF outr0_2_
1 1
0 0
.names RA02_K01_outr_1_reg.BLIF outr0_1_
1 1
0 0
.names RA02_K01_outr_0_reg.BLIF outr0_0_
1 1
0 0
.names RA02_K02_outcontc_2_reg.BLIF outContWrite0_2_
1 1
0 0
.names RA02_K02_outcontc_1_reg.BLIF outContWrite0_1_
1 1
0 0
.names RA02_K02_outcontc_0_reg.BLIF outContWrite0_0_
1 1
0 0
.names RA05_outContRead_2_reg.BLIF outContRead0_2_
1 1
0 0
.names RA05_outContRead_1_reg.BLIF outContRead0_1_
1 1
0 0
.names RA05_outContRead_0_reg.BLIF outContRead0_0_
1 1
0 0
.names LCD02_outcc_4_reg.BLIF outcc0_4_
1 1
0 0
.names LCD02_outcc_3_reg.BLIF outcc0_3_
1 1
0 0
.names LCD02_outcc_2_reg.BLIF outcc0_2_
1 1
0 0
.names LCD02_outcc_1_reg.BLIF outcc0_1_
1 1
0 0
.names LCD02_outcc_0_reg.BLIF outcc0_0_
1 1
0 0
.names LCD06_outwordbuff_6_reg.BLIF outword0_6_
1 1
0 0
.names LCD06_outwordbuff_5_reg.BLIF outword0_5_
1 1
0 0
.names LCD06_outwordbuff_4_reg.BLIF outword0_4_
1 1
0 0
.names LCD06_outwordbuff_3_reg.BLIF outword0_3_
1 1
0 0
.names LCD06_outwordbuff_2_reg.BLIF outword0_2_
1 1
0 0
.names LCD06_outwordbuff_1_reg.BLIF outword0_1_
1 1
0 0
.names LCD06_outwordbuff_0_reg.BLIF outword0_0_
1 1
0 0
.names lcd06_pbuff_un2_inflagbuffwrite_n.BLIF LCD06_outwordbuff_0_reg.LH
1 1
0 0
.names lcd06_pbuff_un2_inflagbuffwrite_n.BLIF LCD06_outwordbuff_1_reg.LH
1 1
0 0
.names lcd06_pbuff_un2_inflagbuffwrite_n.BLIF LCD06_outwordbuff_2_reg.LH
1 1
0 0
.names lcd06_pbuff_un2_inflagbuffwrite_n.BLIF LCD06_outwordbuff_3_reg.LH
1 1
0 0
.names lcd06_pbuff_un2_inflagbuffwrite_n.BLIF LCD06_outwordbuff_4_reg.LH
1 1
0 0
.names lcd06_pbuff_un2_inflagbuffwrite_n.BLIF LCD06_outwordbuff_5_reg.LH
1 1
0 0
.names lcd06_pbuff_un2_inflagbuffwrite_n.BLIF LCD06_outwordbuff_6_reg.LH
1 1
0 0
.names lcd06_pbuff_un2_inflagbuffwrite_n.BLIF LCD06_outwordbuff_7_reg.LH
1 1
0 0
.names lcd06_pbuff_un2_inflagbuffwrite_n.BLIF LCD06_ENbbreg.LH
1 1
0 0
.names LCD03_outFlagcreg.BLIF LCD06_RSbbreg.D
1 1
0 0
.names lcd06_pbuff_un2_inflagbuffwrite_n.BLIF LCD06_RSbbreg.LH
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_9_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_9_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_10_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_10_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_11_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_11_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_7_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_7_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_8_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_8_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_4_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_4_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_5_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_5_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_6_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_6_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_2_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_2_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_3_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_3_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_0_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_0_.C
1 1
0 0
.names k01_n_4_i_n.BLIF K01_sdiv_1_.CE
1 1
0 0
.names tmrout.BLIF K01_sdiv_1_.C
1 1
0 0
.names tmrout.BLIF K01_outdivreg.C
1 1
0 0
.names reset0.BLIF RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_2_reg.D
-110 1
0--- 1
--01 1
-0-1 1
1111 0
1-00 0
10-0 0
.names ra02_k02_outcontce_n.BLIF RA02_K02_outcontc_2_reg.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_outcontc_2_reg.C
1 1
0 0
.names reset0.BLIF RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_3_reg.BLIF \
RA02_K02_outcontc_3_reg.D
-1110 1
0---- 1
---01 1
--0-1 1
-0--1 1
11111 0
1--00 0
1-0-0 0
10--0 0
.names ra02_k02_outcontce_n.BLIF RA02_K02_outcontc_3_reg.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_outcontc_3_reg.C
1 1
0 0
.names ra02_k02_outcontce_n.BLIF RA02_K02_out7segc_1_0_.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_out7segc_1_0_.C
1 1
0 0
.names ra02_k02_outcontce_n.BLIF RA02_K02_out7segc_1_1_.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_out7segc_1_1_.C
1 1
0 0
.names ra02_k02_outcontce_n.BLIF RA02_K02_out7segc_1_2_.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_out7segc_1_2_.C
1 1
0 0
.names ra02_k02_outcontce_n.BLIF RA02_K02_out7segc_1_3_.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_out7segc_1_3_.C
1 1
0 0
.names ra02_k02_outcontce_n.BLIF RA02_K02_out7segc_1_4_.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_out7segc_1_4_.C
1 1
0 0
.names ra02_k02_outcontce_n.BLIF RA02_K02_out7segc_1_5_.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_out7segc_1_5_.C
1 1
0 0
.names ra02_k02_outcontce_n.BLIF RA02_K02_outcontc_0_reg.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_outcontc_0_reg.C
1 1
0 0
.names reset0.BLIF RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_1_reg.D
-10 1
-01 1
0-- 1
100 0
111 0
.names ra02_k02_outcontce_n.BLIF RA02_K02_outcontc_1_reg.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_outcontc_1_reg.C
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_out7segc_1_7_.C
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_outFlagoreg.C
1 1
0 0
.names reset0.BLIF RA02_K02_aux04.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_aux04.C
1 1
0 0
.names reset0.BLIF RA02_K02_aux03.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_aux03.C
1 1
0 0
.names reset0.BLIF RA02_K02_aux02.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_aux02.C
1 1
0 0
.names reset0.BLIF RA02_K02_aux01.CE
1 1
0 0
.names K01_outdivreg.BLIF RA02_K02_aux01.C
1 1
0 0
.names K01_outdivreg.BLIF RA02_K01_sring_3_.C
1 1
0 0
.names K01_outdivreg.BLIF RA02_K01_outr_0_reg.C
1 1
0 0
.names K01_outdivreg.BLIF RA02_K01_outr_1_reg.C
1 1
0 0
.names K01_outdivreg.BLIF RA02_K01_outr_2_reg.C
1 1
0 0
.names K01_outdivreg.BLIF RA02_K01_outr_3_reg.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram15__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram15__2_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram15__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram15__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram15__3_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram15__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram15__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram15__4_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram15__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram15__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram15__5_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram15__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram15__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram15__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram15__7_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram15__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram13__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram13__5_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram13__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram13__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram13__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram13__7_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram13__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram14__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram14__0_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram14__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram14__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram14__1_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram14__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram14__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram14__2_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram14__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram14__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram14__3_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram14__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram14__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram14__4_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram14__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram14__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram14__5_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram14__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram14__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram14__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram14__7_.CE
10111 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram14__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram15__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram15__0_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram15__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram15__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram15__1_.CE
11111 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram15__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram12__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram12__0_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram12__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram12__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram12__1_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram12__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram12__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram12__2_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram12__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram12__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram12__3_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram12__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram12__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram12__4_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram12__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram12__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram12__5_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram12__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram12__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram12__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram12__7_.CE
10011 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram12__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram13__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram13__0_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram13__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram13__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram13__1_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram13__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram13__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram13__2_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram13__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram13__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram13__3_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram13__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram13__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram13__4_.CE
11011 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram13__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram10__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram10__2_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram10__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram10__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram10__3_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram10__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram10__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram10__4_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram10__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram10__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram10__5_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram10__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram10__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram10__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram10__7_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram10__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram11__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram11__0_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram11__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram11__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram11__1_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram11__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram11__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram11__2_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram11__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram11__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram11__3_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram11__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram11__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram11__4_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram11__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram11__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram11__5_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram11__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram11__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram11__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram11__7_.CE
11101 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram11__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram8__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram8__5_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram8__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram8__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram8__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram8__7_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram8__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram9__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram9__0_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram9__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram9__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram9__1_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram9__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram9__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram9__2_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram9__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram9__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram9__3_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram9__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram9__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram9__4_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram9__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram9__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram9__5_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram9__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram9__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram9__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram9__7_.CE
11001 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram9__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram10__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram10__0_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram10__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram10__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram10__1_.CE
10101 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram10__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram7__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram7__0_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram7__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram7__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram7__1_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram7__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram7__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram7__2_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram7__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram7__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram7__3_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram7__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram7__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram7__4_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram7__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram7__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram7__5_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram7__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram7__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram7__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram7__7_.CE
11110 1
---0- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram7__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram8__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram8__0_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram8__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram8__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram8__1_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram8__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram8__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram8__2_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram8__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram8__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram8__3_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram8__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram8__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram8__4_.CE
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram8__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram5__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram5__2_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram5__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram5__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram5__3_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram5__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram5__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram5__4_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram5__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram5__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram5__5_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram5__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram5__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram5__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram5__7_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram5__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram6__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram6__0_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram6__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram6__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram6__1_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram6__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram6__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram6__2_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram6__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram6__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram6__3_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram6__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram6__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram6__4_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram6__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram6__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram6__5_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram6__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram6__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram6__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram6__7_.CE
10110 1
---0- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram6__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram3__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram3__5_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram3__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram3__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram3__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram3__7_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram3__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram4__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram4__0_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram4__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram4__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram4__1_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram4__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram4__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram4__2_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram4__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram4__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram4__3_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram4__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram4__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram4__4_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram4__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram4__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram4__5_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram4__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram4__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram4__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram4__7_.CE
10010 1
---0- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram4__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram5__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram5__0_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram5__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram5__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram5__1_.CE
11010 1
---0- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram5__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram2__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram2__0_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram2__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram2__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram2__1_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram2__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram2__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram2__2_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram2__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram2__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram2__3_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram2__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram2__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram2__4_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram2__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram2__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram2__5_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram2__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram2__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram2__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram2__7_.CE
10100 1
---1- 0
--0-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram2__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram3__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram3__0_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram3__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram3__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram3__1_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram3__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram3__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram3__2_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram3__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram3__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram3__3_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram3__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram3__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram3__4_.CE
11100 1
---1- 0
--0-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram3__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram0__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram0__2_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram0__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram0__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram0__3_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram0__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram0__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram0__4_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram0__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram0__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram0__5_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram0__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram0__6_.C
1 1
0 0
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram0__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram0__7_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram0__7_.C
1 1
0 0
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram1__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram1__0_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram1__0_.C
1 1
0 0
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram1__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram1__1_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram1__1_.C
1 1
0 0
.names RA02_K02_out7segc_1_2_.BLIF RA03_sram_sram_ram1__2_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram1__2_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram1__2_.C
1 1
0 0
.names RA02_K02_out7segc_1_3_.BLIF RA03_sram_sram_ram1__3_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram1__3_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram1__3_.C
1 1
0 0
.names RA02_K02_out7segc_1_4_.BLIF RA03_sram_sram_ram1__4_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram1__4_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram1__4_.C
1 1
0 0
.names RA02_K02_out7segc_1_5_.BLIF RA03_sram_sram_ram1__5_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram1__5_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram1__5_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram1__6_.C
1 1
0 0
.names LCD03_outWordc_1_7_.D
 1
.names RA02_K02_out7segc_1_7_.BLIF RA03_sram_sram_ram1__7_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram1__7_.CE
11000 1
---1- 0
--1-- 0
-0--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram1__7_.C
1 1
0 0
.names LCD03_outWordc_1_0_.D
 1
.names RA02_K02_out7segc_1_0_.BLIF RA03_sram_sram_ram0__0_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram0__0_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram0__0_.C
1 1
0 0
.names LCD03_outWordc_1_3_.D
 1
.names RA02_K02_out7segc_1_1_.BLIF RA03_sram_sram_ram0__1_.D
1 1
0 0
.names ra03_outflagm_0_sqmuxa_n.BLIF RA02_K02_outcontc_0_reg.BLIF \
RA02_K02_outcontc_1_reg.BLIF RA02_K02_outcontc_2_reg.BLIF \
RA02_K02_outcontc_3_reg.BLIF RA03_sram_sram_ram0__1_.CE
10000 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----1 0
.names K01_outdivreg.BLIF RA03_sram_sram_ram0__1_.C
1 1
0 0
.names LCD03_outWordc_1_1_.D
 1
.names ra03_outwordm_0_sqmuxa_n.BLIF RA03_outWordm_0_.CE
0 1
1 0
.names K01_outdivreg.BLIF RA03_outWordm_0_.C
1 1
0 0
.names LCD03_outFlagcreg.D
 1
.names ra03_outwordm_0_sqmuxa_n.BLIF RA03_outWordm_1_.CE
0 1
1 0
.names K01_outdivreg.BLIF RA03_outWordm_1_.C
1 1
0 0
.names LCD03_outWordc_1_4_.D
 1
.names ra03_outwordm_0_sqmuxa_n.BLIF RA03_outWordm_2_.CE
0 1
1 0
.names K01_outdivreg.BLIF RA03_outWordm_2_.C
1 1
0 0
.names LCD03_outWordc_1_2_.D
 1
.names ra03_outwordm_0_sqmuxa_n.BLIF RA03_outWordm_3_.CE
0 1
1 0
.names K01_outdivreg.BLIF RA03_outWordm_3_.C
1 1
0 0
.names LCD03_ENc.D
 1
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_4_reg.BLIF \
LCD02_outcc_5_reg.BLIF LCD02_outFlagccreg.BLIF LCD03_ENc.LH
10001 1
---1- 0
--1-- 0
-1--- 0
0---- 0
----0 0
.names ra03_outwordm_0_sqmuxa_n.BLIF RA03_outWordm_4_.CE
0 1
1 0
.names K01_outdivreg.BLIF RA03_outWordm_4_.C
1 1
0 0
.names LCD03_outWordc_1_5_.D
 1
.names lcd03_un1_inflagc_6_n.BLIF LCD03_outWordc_1_5_.LH
1 1
0 0
.names lcd03_n_46_i_n.BLIF LCD03_outWordc_1_5_.AR
1 1
0 0
.names ra03_outwordm_0_sqmuxa_n.BLIF RA03_outWordm_5_.CE
0 1
1 0
.names K01_outdivreg.BLIF RA03_outWordm_5_.C
1 1
0 0
.names ra03_outwordm_0_sqmuxa_n.BLIF RA03_outWordm_6_.CE
0 1
1 0
.names K01_outdivreg.BLIF RA03_outWordm_6_.C
1 1
0 0
.names ra03_outwordm_0_sqmuxa_n.BLIF RA03_outWordm_7_.CE
0 1
1 0
.names K01_outdivreg.BLIF RA03_outWordm_7_.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_outFlagmreg.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_aux.C
1 1
0 0
.names K01_outdivreg.BLIF RA03_outFlagwreg.C
1 1
0 0
.names reset0.BLIF LCD03_outFlagcreg.BLIF LCD02_outcc_5_reg.CE
0- 1
-0 1
11 0
.names K01_outdivreg.BLIF LCD02_outcc_5_reg.C
1 1
0 0
.names reset0.BLIF LCD03_outFlagcreg.BLIF LCD02_outcc_2_reg.CE
0- 1
-0 1
11 0
.names K01_outdivreg.BLIF LCD02_outcc_2_reg.C
1 1
0 0
.names reset0.BLIF LCD03_outFlagcreg.BLIF LCD02_outcc_3_reg.CE
0- 1
-0 1
11 0
.names K01_outdivreg.BLIF LCD02_outcc_3_reg.C
1 1
0 0
.names reset0.BLIF LCD03_outFlagcreg.BLIF LCD02_outcc_4_reg.CE
0- 1
-0 1
11 0
.names K01_outdivreg.BLIF LCD02_outcc_4_reg.C
1 1
0 0
.names reset0.BLIF LCD03_outFlagcreg.BLIF LCD02_outcc_0_reg.CE
0- 1
-0 1
11 0
.names K01_outdivreg.BLIF LCD02_outcc_0_reg.C
1 1
0 0
.names reset0.BLIF LCD03_outFlagcreg.BLIF LCD02_outcc_1_reg.CE
0- 1
-0 1
11 0
.names K01_outdivreg.BLIF LCD02_outcc_1_reg.C
1 1
0 0
.names ra05_outcontreade_0_n.BLIF RA05_outContRead_1_reg.CE
0 1
1 0
.names K01_outdivreg.BLIF RA05_outContRead_1_reg.C
1 1
0 0
.names ra05_outcontreade_0_n.BLIF RA05_outContRead_2_reg.CE
0 1
1 0
.names K01_outdivreg.BLIF RA05_outContRead_2_reg.C
1 1
0 0
.names ra05_outcontreade_0_n.BLIF RA05_outContRead_3_reg.CE
0 1
1 0
.names K01_outdivreg.BLIF RA05_outContRead_3_reg.C
1 1
0 0
.names ra05_outcontreade_0_n.BLIF RA05_outContRead_0_reg.CE
0 1
1 0
.names K01_outdivreg.BLIF RA05_outContRead_0_reg.C
1 1
0 0
.names reset0.BLIF LCD02_outFlagccreg.D
1 1
0 0
.names K01_outdivreg.BLIF LCD02_outFlagccreg.C
1 1
0 0
.names wr0.BLIF RA05_ENcw.CE
1 1
0 0
.names K01_outdivreg.BLIF RA05_ENcw.C
1 1
0 0
.names K01_outdivreg.BLIF RA05_outFlagcw.C
1 1
0 0
.names oscdis0.BLIF oscdis0_c
1 1
0 0
.names tmrrst0.BLIF tmrrst0_c
1 1
0 0
.names K01_outdivreg.BLIF K01_outdivreg.D.X1
1 1
0 0
.names cdiv00_2_.BLIF cdiv00_0_.BLIF k01_n_16_2_n.BLIF k01_n_17_1_n.BLIF \
k01_n_17_2_n.BLIF k01_n_18_1_n.BLIF k01_n_15_n.BLIF k01_n_8_n.BLIF \
K01_outdivreg.BLIF K01_outdivreg.D.X2
------1-- 1
---11---- 1
10---1--- 1
-11----1- 1
00-0--0-- 0
-100--0-- 0
00--0-0-- 0
-10-0-0-- 0
-0-0-00-- 0
-0--000-- 0
-1-0--00- 0
-1--0-00- 0
.names LCD02_outcc_4_reg.BLIF LCD02_outcc_4_reg.D.X1
1 1
0 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF \
LCD02_outcc_4_reg.D.X2
11111- 1
0----1 1
-11111 1
10---- 0
1-0--- 0
1--0-- 0
1---0- 0
0----0 0
.names LCD02_outcc_5_reg.BLIF LCD02_outcc_5_reg.D.X1
1 1
0 0
.names reset0.BLIF LCD02_outcc_0_reg.BLIF LCD02_outcc_1_reg.BLIF \
LCD02_outcc_2_reg.BLIF LCD02_outcc_3_reg.BLIF LCD02_outcc_4_reg.BLIF \
LCD02_outcc_5_reg.BLIF LCD02_outcc_5_reg.D.X2
111111- 1
0-----1 1
-111111 1
10----- 0
1-0---- 0
1--0--- 0
1---0-- 0
1----0- 0
0-----0 0
.names RA02_K02_outcontc_3_reg.BLIF RA05_outContRead_3_reg.BLIF \
ra05_rscw_0_sqmuxa_n.X1
01 1
1- 0
-0 0
.names RA02_K02_outcontc_0_reg.BLIF RA02_K02_outcontc_1_reg.BLIF \
RA02_K02_outcontc_2_reg.BLIF RA02_K02_outcontc_3_reg.BLIF \
RA05_outContRead_0_reg.BLIF RA05_outContRead_1_reg.BLIF \
RA05_outContRead_2_reg.BLIF RA05_outContRead_3_reg.BLIF LCD03_outFlagcreg.BLIF \
ra05_rscw_0_sqmuxa_n.X2
--1---0-1 1
-11--0--1 1
-1---00-1 1
111-0---1 1
1-1-00--1 1
11--0-0-1 1
1---000-1 1
---0---1- 1
---1---01 1
---1----0 0
-------00 0
--01--11- 0
--00--10- 0
0001---1- 0
-0011--1- 0
0-01-1-1- 0
-001-1-1- 0
--0111-1- 0
00-1--11- 0
-0-11-11- 0
0--1-111- 0
-0-1-111- 0
---11111- 0
0000---0- 0
-0001--0- 0
0-00-1-0- 0
-000-1-0- 0
--0011-0- 0
00-0--10- 0
-0-01-10- 0
0--0-110- 0
-0-0-110- 0
---01110- 0
.end
