#OPTIONS:"|-layerid|0|-orig_srs|/home/mwp8699/CE387-Assignments/final_project/syn/rev_1/synwork/proj_1_comp.srs|-prodtype|synplify_premier|-verification_mode|0|-infer_seqShift|-primux|-fixsmult|-dspmac|-nram|-divnmod|-continue_on_error|-nostructver|-I|/home/mwp8699/CE387-Assignments/final_project/syn/|-I|/vol/synopsys/fpga/O-2018.09-SP1/lib|-sysv|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v|-devicelib|/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v|-encrypt|-pro|-distcompmode|-noobf|-auto_infer_blackbox|0|-proto|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-fast_synthesis|0|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv|-lib|work|-fsysv"
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/c_ver":1543382462
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v":1543381811
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v":1543381840
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v":1543381839
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v":1543381839
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v":1543381839
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v":1543382268
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v":1533714205
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v":1543381931
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v":1543382268
#CUR:"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh":1543382268
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv":1709743265
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv":1709743265
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv":1709743265
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv":1709744894
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv":1709743889
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv":1709743265
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv":1709743265
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv":1709743265
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv":1709743265
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv":1709743265
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv":1709743265
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv":1709743912
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv":1709745974
#CUR:"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv":1709745102
0			"/home/mwp8699/CE387-Assignments/final_project/sv/fifo.sv" verilog
1			"/home/mwp8699/CE387-Assignments/final_project/sv/add.sv" verilog
2		*	"/home/mwp8699/CE387-Assignments/final_project/sv/globals.sv" verilog
3			"/home/mwp8699/CE387-Assignments/final_project/sv/sub.sv" verilog
4			"/home/mwp8699/CE387-Assignments/final_project/sv/div.sv" verilog
5			"/home/mwp8699/CE387-Assignments/final_project/sv/qarctan.sv" verilog
6			"/home/mwp8699/CE387-Assignments/final_project/sv/multiply.sv" verilog
7			"/home/mwp8699/CE387-Assignments/final_project/sv/fir.sv" verilog
8			"/home/mwp8699/CE387-Assignments/final_project/sv/fir_cmplx.sv" verilog
9			"/home/mwp8699/CE387-Assignments/final_project/sv/iir.sv" verilog
10			"/home/mwp8699/CE387-Assignments/final_project/sv/gain.sv" verilog
11			"/home/mwp8699/CE387-Assignments/final_project/sv/read_iq.sv" verilog
12			"/home/mwp8699/CE387-Assignments/final_project/sv/demodulate.sv" verilog
13			"/home/mwp8699/CE387-Assignments/final_project/sv/fm_radio.sv" verilog
#Dependency Lists(Uses List)
0 2 1
1 1 2
2 2 1
3 1 2
4 2 1
5 1 4 2
6 1 2
7 1 2
8 1 2
9 1 2
10 1 2
11 1 2
12 1 5 2
13 11 8 12 6 7 1 3 9 10 0 2
#Dependency Lists(Users Of)
0 13
1 4 0 13 12 11 10 9 8 7 6 5 3 2
2 4 0 13 12 11 10 9 8 7 6 5 3 2 1
3 13
4 5
5 12
6 13
7 13
8 13
9 13
10 13
11 13
12 13
13 -1
#Design Unit to File Association
module work fm_radio 13
module work demodulate 12
module work read_iq 11
module work gain 10
module work iir 9
module work fir_cmplx 8
module work fir 7
module work multiply 6
module work qarctan 5
module work div 4
module work sub 3
module work add 1
module work fifo 0
