// Seed: 2612912718
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  always @(id_1 or posedge id_0);
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    output wand id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input wor id_11,
    output tri0 id_12,
    output tri id_13,
    input supply1 id_14
);
  module_0 modCall_1 (
      id_8,
      id_11
  );
  assign modCall_1.id_0 = 0;
  integer id_16;
  or primCall (id_6, id_14, id_9, id_0, id_8, id_5, id_4, id_7);
endmodule
