#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000091cda0 .scope module, "main" "main" 2 7;
 .timescale 0 0;
v0000000000c521d0_0 .net "A_O", 31 0, L_0000000000c9d1b0;  1 drivers
v0000000000c50dd0_0 .var "Address", 31 0;
v0000000000c51050_0 .net "C", 0 0, v0000000000c51910_0;  1 drivers
v0000000000c51410_0 .net "C_U_out", 6 0, L_0000000000ca0450;  1 drivers
v0000000000c528b0_0 .net "DO", 31 0, v0000000000c45db0_0;  1 drivers
v0000000000c508d0_0 .net "DO_CU", 31 0, v0000000000c3d120_0;  1 drivers
v0000000000c52a90_0 .net "Data_RAM_Out", 31 0, v0000000000c422f0_0;  1 drivers
v0000000000c50e70_0 .net "EX_ALU_OP", 3 0, v0000000000b93380_0;  1 drivers
v0000000000c52d10_0 .net "EX_Bit11_0", 31 0, v0000000000b92520_0;  1 drivers
v0000000000c52950_0 .net "EX_Bit15_12", 3 0, v0000000000b91da0_0;  1 drivers
v0000000000c514b0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000bd65d0;  1 drivers
v0000000000c52270_0 .net "EX_RF_Enable", 0 0, v0000000000b91e40_0;  1 drivers
v0000000000c50a10_0 .net "EX_Shift_imm", 0 0, v0000000000b922a0_0;  1 drivers
v0000000000c52770_0 .net "EX_addresing_modes", 7 0, v0000000000b925c0_0;  1 drivers
v0000000000c52310_0 .net "EX_load_instr", 0 0, v0000000000b92840_0;  1 drivers
v0000000000c523b0_0 .net "EX_mem_read_write", 0 0, v0000000000b92fc0_0;  1 drivers
v0000000000c52bd0_0 .net "EX_mem_size", 0 0, v0000000000b928e0_0;  1 drivers
v0000000000c52c70_0 .net "ID_B_instr", 0 0, L_0000000000c9f870;  1 drivers
v0000000000c52450_0 .net "ID_Bit11_0", 11 0, v0000000000c3d4e0_0;  1 drivers
v0000000000c524f0_0 .net "ID_Bit15_12", 3 0, v0000000000c3baa0_0;  1 drivers
v0000000000c51690_0 .net "ID_Bit19_16", 3 0, v0000000000c3be60_0;  1 drivers
v0000000000c51370_0 .net "ID_Bit23_0", 23 0, v0000000000c3d080_0;  1 drivers
v0000000000c51730_0 .net "ID_Bit31_28", 3 0, v0000000000c3c0e0_0;  1 drivers
v0000000000c51870_0 .net "ID_Bit3_0", 3 0, v0000000000c3b960_0;  1 drivers
v0000000000c50970_0 .net "ID_CU", 6 0, L_0000000000bd6330;  1 drivers
o0000000000bec118 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c51190_0 .net "ID_addresing_modes", 7 0, o0000000000bec118;  0 drivers
v0000000000c51a50_0 .net "ID_mem_read_write", 0 0, L_0000000000c9fc30;  1 drivers
o0000000000bec178 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c52590_0 .net "ID_mem_size", 0 0, o0000000000bec178;  0 drivers
o0000000000bec6e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c51f50_0 .net "IF_ID_Load", 0 0, o0000000000bec6e8;  0 drivers
v0000000000c52630_0 .net "IF_ID_load", 0 0, v0000000000c421b0_0;  1 drivers
v0000000000c526d0_0 .net "MEM_A_O", 31 0, v0000000000ba3910_0;  1 drivers
v0000000000c51b90_0 .net "MEM_Bit15_12", 3 0, v0000000000ba39b0_0;  1 drivers
v0000000000c51c30_0 .net "MEM_MUX3", 31 0, v0000000000ba3050_0;  1 drivers
v0000000000c52db0_0 .net "MEM_RF_Enable", 0 0, v0000000000ba3370_0;  1 drivers
o0000000000bee728 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c52e50_0 .net "MEM_load", 0 0, o0000000000bee728;  0 drivers
v0000000000c52810_0 .net "MEM_load_instr", 0 0, v0000000000b92d40_0;  1 drivers
v0000000000c50ab0_0 .net "MEM_mem_read_write", 0 0, v0000000000b927a0_0;  1 drivers
v0000000000c52ef0_0 .net "MEM_mem_size", 0 0, v0000000000b92200_0;  1 drivers
v0000000000c51cd0_0 .net "MUX1_signal", 1 0, v0000000000c435b0_0;  1 drivers
v0000000000c52f90_0 .net "MUX2_signal", 1 0, v0000000000c43150_0;  1 drivers
v0000000000c50b50_0 .net "MUX3_signal", 1 0, v0000000000c43470_0;  1 drivers
v0000000000c51d70_0 .net "MUXControlUnit_signal", 0 0, v0000000000c430b0_0;  1 drivers
v0000000000c50bf0_0 .net "M_O", 31 0, L_0000000000bd5610;  1 drivers
o0000000000bee368 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000c51e10_0 .net "NOP_S", 6 0, o0000000000bee368;  0 drivers
v0000000000c50c90_0 .net "Next_PC", 31 0, v0000000000c3cc20_0;  1 drivers
v0000000000c50f10_0 .net "PA", 31 0, v0000000000c4d150_0;  1 drivers
v0000000000c50fb0_0 .net "PB", 31 0, v0000000000c4d790_0;  1 drivers
v0000000000c510f0_0 .net "PC4", 31 0, L_0000000000c9f050;  1 drivers
v0000000000c538f0_0 .net "PCI", 31 0, L_0000000000bd6090;  1 drivers
v0000000000c53d50_0 .net "PCO", 31 0, L_0000000000bd6790;  1 drivers
v0000000000c54430_0 .net "PC_RF_ld", 0 0, v0000000000c41c10_0;  1 drivers
v0000000000c53490_0 .net "PCin", 31 0, L_0000000000bd5e60;  1 drivers
v0000000000c54110_0 .net "PD", 31 0, v0000000000c4a9f0_0;  1 drivers
v0000000000c54070_0 .net "PW", 31 0, L_0000000000bd5920;  1 drivers
o0000000000bf0258 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c53a30_0 .net "RFLd", 0 0, o0000000000bf0258;  0 drivers
v0000000000c53030_0 .var "Reset", 0 0;
L_0000000000c547e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c53ad0_0 .net "S", 0 0, L_0000000000c547e8;  1 drivers
o0000000000bf09d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c535d0_0 .net "SD", 3 0, o0000000000bf09d8;  0 drivers
v0000000000c54610_0 .net "SEx4_out", 31 0, L_0000000000bd6480;  1 drivers
v0000000000c546b0_0 .net "SSE_out", 31 0, v0000000000c50830_0;  1 drivers
o0000000000bede28 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c53530_0 .net "Size", 0 0, o0000000000bede28;  0 drivers
v0000000000c53fd0_0 .net "TA", 31 0, L_0000000000c9f690;  1 drivers
v0000000000c53170_0 .net "WB_A_O", 31 0, v0000000000c3c680_0;  1 drivers
v0000000000c541b0_0 .net "WB_Bit15_12", 3 0, v0000000000c3d580_0;  1 drivers
o0000000000bf01f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c53b70_0 .net "WB_Bit15_12_out", 3 0, o0000000000bf01f8;  0 drivers
v0000000000c53c10_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c3ccc0_0;  1 drivers
v0000000000c54250_0 .net "WB_RF_Enable", 0 0, v0000000000c3c860_0;  1 drivers
v0000000000c53670_0 .net "WB_load_instr", 0 0, v0000000000c3cf40_0;  1 drivers
v0000000000c530d0_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000c53df0_0 .net "asserted", 0 0, L_0000000000c9d570;  1 drivers
v0000000000c544d0_0 .net "cc_alu_1", 3 0, L_0000000000ca0270;  1 drivers
v0000000000c53710_0 .net "cc_alu_2", 3 0, L_0000000000c9faf0;  1 drivers
v0000000000c532b0_0 .net "cc_main_alu_out", 3 0, L_0000000000c9ccb0;  1 drivers
v0000000000c53cb0_0 .net "cc_out", 3 0, v0000000000c3ba00_0;  1 drivers
v0000000000c54570_0 .net "choose_ta_r_nop", 0 0, v0000000000ba2e70_0;  1 drivers
v0000000000c53e90_0 .var "clk", 0 0;
v0000000000c53f30_0 .var/i "code", 31 0;
v0000000000c542f0_0 .var "data", 31 0;
v0000000000c54390_0 .var/i "file", 31 0;
v0000000000c53210_0 .net "mux_out_1", 31 0, L_0000000000bd50d0;  1 drivers
v0000000000c53350_0 .net "mux_out_1_A", 31 0, v0000000000c3bdc0_0;  1 drivers
v0000000000c533f0_0 .net "mux_out_2", 31 0, L_0000000000bd5680;  1 drivers
v0000000000c53990_0 .net "mux_out_2_B", 31 0, v0000000000c3cae0_0;  1 drivers
v0000000000c537b0_0 .net "mux_out_3", 31 0, L_0000000000bd4f80;  1 drivers
v0000000000c53850_0 .net "mux_out_3_C", 31 0, v0000000000c3bf00_0;  1 drivers
S_000000000091cf30 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 460, 2 843 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
v0000000000ba37d0_0 .net "asserted", 0 0, L_0000000000c9d570;  alias, 1 drivers
v0000000000ba26f0_0 .var/i "assrt", 31 0;
v0000000000ba3c30_0 .var/i "c", 31 0;
v0000000000ba2010_0 .net "cc_in", 3 0, v0000000000c3ba00_0;  alias, 1 drivers
v0000000000ba2c90_0 .net "instr_condition", 3 0, v0000000000c3c0e0_0;  alias, 1 drivers
v0000000000ba1f70_0 .var/i "n", 31 0;
v0000000000ba3730_0 .var/i "v", 31 0;
v0000000000ba3190_0 .var/i "z", 31 0;
E_0000000000bbab00/0 .event edge, v0000000000ba2010_0, v0000000000ba2c90_0, v0000000000ba3190_0, v0000000000ba3c30_0;
E_0000000000bbab00/1 .event edge, v0000000000ba1f70_0, v0000000000ba3730_0;
E_0000000000bbab00 .event/or E_0000000000bbab00/0, E_0000000000bbab00/1;
L_0000000000c9d570 .part v0000000000ba26f0_0, 0, 1;
S_000000000091d0c0 .scope module, "Condition_Handler" "Condition_Handler" 2 472, 2 999 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000ba2d30_0 .net "asserted", 0 0, L_0000000000c9d570;  alias, 1 drivers
v0000000000ba2dd0_0 .net "b_instr", 0 0, L_0000000000c9f870;  alias, 1 drivers
v0000000000ba2e70_0 .var "choose_ta_r_nop", 0 0;
E_0000000000bbc500 .event edge, v0000000000ba37d0_0, v0000000000ba2dd0_0;
S_000000000091f690 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 486, 2 1116 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_Enable";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000ba32d0_0 .net "A_O", 31 0, L_0000000000c9d1b0;  alias, 1 drivers
v0000000000ba3cd0_0 .net "EX_Bit15_12", 3 0, v0000000000b91da0_0;  alias, 1 drivers
v0000000000ba2f10_0 .net "EX_RF_Enable", 0 0, v0000000000b91e40_0;  alias, 1 drivers
v0000000000ba1e30_0 .net "EX_load_instr", 0 0, v0000000000b92840_0;  alias, 1 drivers
v0000000000ba3870_0 .net "EX_mem_read_write", 0 0, v0000000000c53e90_0;  1 drivers
v0000000000ba2fb0_0 .net "EX_mem_size", 0 0, v0000000000b92fc0_0;  alias, 1 drivers
v0000000000ba3910_0 .var "MEM_A_O", 31 0;
v0000000000ba39b0_0 .var "MEM_Bit15_12", 3 0;
v0000000000ba3050_0 .var "MEM_MUX3", 31 0;
v0000000000ba3370_0 .var "MEM_RF_Enable", 0 0;
v0000000000b92d40_0 .var "MEM_load_instr", 0 0;
v0000000000b927a0_0 .var "MEM_mem_read_write", 0 0;
v0000000000b92200_0 .var "MEM_mem_size", 0 0;
v0000000000b91c60_0 .net "cc_main_alu_out", 3 0, L_0000000000c9ccb0;  alias, 1 drivers
v0000000000b93420_0 .net "clk", 0 0, v0000000000b928e0_0;  alias, 1 drivers
v0000000000b91bc0_0 .net "mux_out_3_C", 31 0, v0000000000c3bf00_0;  alias, 1 drivers
E_0000000000bbb9c0 .event posedge, v0000000000b93420_0;
S_000000000091f820 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 378, 2 1074 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b93380_0 .var "EX_ALU_OP", 3 0;
v0000000000b92520_0 .var "EX_Bit11_0", 31 0;
v0000000000b91da0_0 .var "EX_Bit15_12", 3 0;
v0000000000b91e40_0 .var "EX_RF_instr", 0 0;
v0000000000b922a0_0 .var "EX_Shift_imm", 0 0;
v0000000000b925c0_0 .var "EX_addresing_modes", 7 0;
v0000000000b92840_0 .var "EX_load_instr", 0 0;
v0000000000b92fc0_0 .var "EX_mem_read_write", 0 0;
v0000000000b928e0_0 .var "EX_mem_size", 0 0;
v0000000000b92b60_0 .net "ID_Bit11_0", 11 0, v0000000000c3d4e0_0;  alias, 1 drivers
v0000000000b7bb60_0 .net "ID_Bit15_12", 3 0, v0000000000c3baa0_0;  alias, 1 drivers
v0000000000b7bf20_0 .net "ID_CU", 6 0, L_0000000000ca0450;  alias, 1 drivers
v00000000009761d0_0 .net "ID_addresing_modes", 7 0, o0000000000bec118;  alias, 0 drivers
v0000000000976590_0 .net "ID_mem_read_write", 0 0, L_0000000000c9fc30;  alias, 1 drivers
v0000000000c3bfa0_0 .net "ID_mem_size", 0 0, o0000000000bec178;  alias, 0 drivers
v0000000000c3c040_0 .net "clk", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c3c360_0 .net "mux_out_1", 31 0, L_0000000000bd50d0;  alias, 1 drivers
v0000000000c3bdc0_0 .var "mux_out_1_A", 31 0;
v0000000000c3d1c0_0 .net "mux_out_2", 31 0, L_0000000000bd5680;  alias, 1 drivers
v0000000000c3cae0_0 .var "mux_out_2_B", 31 0;
v0000000000c3b820_0 .net "mux_out_3", 31 0, L_0000000000bd4f80;  alias, 1 drivers
v0000000000c3bf00_0 .var "mux_out_3_C", 31 0;
E_0000000000bbbf00 .event posedge, v0000000000ba3870_0;
S_000000000091f9b0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 183, 2 1012 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000c3cfe0_0 .net "DataOut", 31 0, v0000000000c45db0_0;  alias, 1 drivers
v0000000000c3b8c0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000bec6e8;  alias, 0 drivers
v0000000000c3d4e0_0 .var "ID_Bit11_0", 11 0;
v0000000000c3baa0_0 .var "ID_Bit15_12", 3 0;
v0000000000c3be60_0 .var "ID_Bit19_16", 3 0;
v0000000000c3d080_0 .var "ID_Bit23_0", 23 0;
v0000000000c3d120_0 .var "ID_Bit31_0", 31 0;
v0000000000c3c0e0_0 .var "ID_Bit31_28", 3 0;
v0000000000c3b960_0 .var "ID_Bit3_0", 3 0;
v0000000000c3cc20_0 .var "ID_Next_PC", 31 0;
v0000000000c3c720_0 .net "PC4", 31 0, L_0000000000c9f050;  alias, 1 drivers
v0000000000c3d260_0 .net "Reset", 0 0, v0000000000c53030_0;  1 drivers
v0000000000c3c4a0_0 .net "clk", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c3c9a0_0 .net "nop", 0 0, v0000000000ba2e70_0;  alias, 1 drivers
S_00000000009172d0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 541, 2 1140 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000c3c540_0 .net "MEM_RF_Enable", 0 0, v0000000000ba3370_0;  alias, 1 drivers
v0000000000c3d300_0 .net "MEM_load_instr", 0 0, v0000000000b92d40_0;  alias, 1 drivers
v0000000000c3c860_0 .var "WB_RF_Enable", 0 0;
v0000000000c3cf40_0 .var "WB_load_instr", 0 0;
v0000000000c3d620_0 .net "alu_out", 31 0, v0000000000ba3910_0;  alias, 1 drivers
v0000000000c3ca40_0 .net "bit15_12", 3 0, v0000000000ba39b0_0;  alias, 1 drivers
v0000000000c3d3a0_0 .net "clk", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c3d440_0 .net "data_r_out", 31 0, v0000000000c422f0_0;  alias, 1 drivers
v0000000000c3c680_0 .var "wb_alu_out", 31 0;
v0000000000c3d580_0 .var "wb_bit15_12", 3 0;
v0000000000c3ccc0_0 .var "wb_data_r_out", 31 0;
S_0000000000917460 .scope module, "Status_register" "Status_register" 2 208, 2 801 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000c3c5e0_0 .net "S", 0 0, L_0000000000c547e8;  alias, 1 drivers
v0000000000c3b780_0 .net "cc_in", 3 0, L_0000000000c9ccb0;  alias, 1 drivers
v0000000000c3ba00_0 .var "cc_out", 3 0;
v0000000000c3c180_0 .net "clk", 0 0, v0000000000c53e90_0;  alias, 1 drivers
S_00000000009175f0 .scope module, "alu_1" "alu" 2 164, 3 4 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c3c7c0_0 .net "A", 31 0, L_0000000000bd6790;  alias, 1 drivers
v0000000000c3bb40_0 .net "Alu_Out", 3 0, L_0000000000ca0270;  alias, 1 drivers
L_0000000000c54830 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c3bc80_0 .net "B", 31 0, L_0000000000c54830;  1 drivers
L_0000000000c548c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c3c900_0 .net "Cin", 0 0, L_0000000000c548c0;  1 drivers
L_0000000000c54878 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c3bbe0_0 .net "OPS", 3 0, L_0000000000c54878;  1 drivers
v0000000000c3bd20_0 .var "OPS_result", 32 0;
v0000000000c3c220_0 .net "S", 31 0, L_0000000000c9f050;  alias, 1 drivers
v0000000000c3c2c0_0 .net *"_ivl_11", 0 0, L_0000000000c9fe10;  1 drivers
v0000000000c3cb80_0 .net *"_ivl_16", 0 0, L_0000000000c9f9b0;  1 drivers
v0000000000c3cea0_0 .net *"_ivl_3", 0 0, L_0000000000c9ff50;  1 drivers
v0000000000c3cd60_0 .net *"_ivl_7", 0 0, L_0000000000ca06d0;  1 drivers
v0000000000c3c400_0 .var/i "ol", 31 0;
v0000000000c3ce00_0 .var/i "tc", 31 0;
v0000000000c3d790_0 .var/i "tn", 31 0;
v0000000000c3f590_0 .var/i "tv", 31 0;
v0000000000c3f4f0_0 .var/i "tz", 31 0;
E_0000000000bbc040/0 .event edge, v0000000000c3bbe0_0, v0000000000c3c7c0_0, v0000000000c3bc80_0, v0000000000c3c900_0;
E_0000000000bbc040/1 .event edge, v0000000000c3bd20_0, v0000000000c3c400_0;
E_0000000000bbc040 .event/or E_0000000000bbc040/0, E_0000000000bbc040/1;
L_0000000000c9ff50 .part v0000000000c3d790_0, 0, 1;
L_0000000000ca06d0 .part v0000000000c3f4f0_0, 0, 1;
L_0000000000c9fe10 .part v0000000000c3ce00_0, 0, 1;
L_0000000000ca0270 .concat8 [ 1 1 1 1], L_0000000000c9f9b0, L_0000000000c9fe10, L_0000000000ca06d0, L_0000000000c9ff50;
L_0000000000c9f9b0 .part v0000000000c3f590_0, 0, 1;
L_0000000000c9f050 .part v0000000000c3bd20_0, 0, 32;
S_00000000009512d0 .scope module, "alu_2" "alu" 2 233, 3 4 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c3d8d0_0 .net "A", 31 0, L_0000000000bd6480;  alias, 1 drivers
v0000000000c3ecd0_0 .net "Alu_Out", 3 0, L_0000000000c9faf0;  alias, 1 drivers
v0000000000c3e910_0 .net "B", 31 0, v0000000000c3cc20_0;  alias, 1 drivers
L_0000000000c54950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c3e550_0 .net "Cin", 0 0, L_0000000000c54950;  1 drivers
L_0000000000c54908 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c3ea50_0 .net "OPS", 3 0, L_0000000000c54908;  1 drivers
v0000000000c3f3b0_0 .var "OPS_result", 32 0;
v0000000000c3e5f0_0 .net "S", 31 0, L_0000000000c9f690;  alias, 1 drivers
v0000000000c3f270_0 .net *"_ivl_11", 0 0, L_0000000000ca0590;  1 drivers
v0000000000c3f450_0 .net *"_ivl_16", 0 0, L_0000000000ca04f0;  1 drivers
v0000000000c3eb90_0 .net *"_ivl_3", 0 0, L_0000000000ca03b0;  1 drivers
v0000000000c3e690_0 .net *"_ivl_7", 0 0, L_0000000000c9f190;  1 drivers
v0000000000c3f090_0 .var/i "ol", 31 0;
v0000000000c3e9b0_0 .var/i "tc", 31 0;
v0000000000c3eff0_0 .var/i "tn", 31 0;
v0000000000c3f1d0_0 .var/i "tv", 31 0;
v0000000000c3eaf0_0 .var/i "tz", 31 0;
E_0000000000bbbe40/0 .event edge, v0000000000c3ea50_0, v0000000000c3d8d0_0, v0000000000c3cc20_0, v0000000000c3e550_0;
E_0000000000bbbe40/1 .event edge, v0000000000c3f3b0_0, v0000000000c3f090_0;
E_0000000000bbbe40 .event/or E_0000000000bbbe40/0, E_0000000000bbbe40/1;
L_0000000000ca03b0 .part v0000000000c3eff0_0, 0, 1;
L_0000000000c9f190 .part v0000000000c3eaf0_0, 0, 1;
L_0000000000ca0590 .part v0000000000c3e9b0_0, 0, 1;
L_0000000000c9faf0 .concat8 [ 1 1 1 1], L_0000000000ca04f0, L_0000000000ca0590, L_0000000000c9f190, L_0000000000ca03b0;
L_0000000000ca04f0 .part v0000000000c3f1d0_0, 0, 1;
L_0000000000c9f690 .part v0000000000c3f3b0_0, 0, 32;
S_0000000000951460 .scope module, "alu_main" "alu" 2 421, 3 4 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c3d830_0 .net "A", 31 0, v0000000000c3bdc0_0;  alias, 1 drivers
v0000000000c3ef50_0 .net "Alu_Out", 3 0, L_0000000000c9ccb0;  alias, 1 drivers
v0000000000c3e050_0 .net "B", 31 0, L_0000000000bd65d0;  alias, 1 drivers
v0000000000c3ddd0_0 .net "Cin", 0 0, v0000000000c51910_0;  alias, 1 drivers
v0000000000c3e410_0 .net "OPS", 3 0, v0000000000b93380_0;  alias, 1 drivers
v0000000000c3f310_0 .var "OPS_result", 32 0;
v0000000000c3f630_0 .net "S", 31 0, L_0000000000c9d1b0;  alias, 1 drivers
v0000000000c3de70_0 .net *"_ivl_11", 0 0, L_0000000000ca0130;  1 drivers
v0000000000c3e230_0 .net *"_ivl_16", 0 0, L_0000000000c9e0b0;  1 drivers
v0000000000c3d970_0 .net *"_ivl_3", 0 0, L_0000000000ca01d0;  1 drivers
v0000000000c3eeb0_0 .net *"_ivl_7", 0 0, L_0000000000c9fcd0;  1 drivers
v0000000000c3e4b0_0 .var/i "ol", 31 0;
v0000000000c3ec30_0 .var/i "tc", 31 0;
v0000000000c3dc90_0 .var/i "tn", 31 0;
v0000000000c3da10_0 .var/i "tv", 31 0;
v0000000000c3e7d0_0 .var/i "tz", 31 0;
E_0000000000bbc000/0 .event edge, v0000000000b93380_0, v0000000000c3bdc0_0, v0000000000c3e050_0, v0000000000c3ddd0_0;
E_0000000000bbc000/1 .event edge, v0000000000c3f310_0, v0000000000c3e4b0_0;
E_0000000000bbc000 .event/or E_0000000000bbc000/0, E_0000000000bbc000/1;
L_0000000000ca01d0 .part v0000000000c3dc90_0, 0, 1;
L_0000000000c9fcd0 .part v0000000000c3e7d0_0, 0, 1;
L_0000000000ca0130 .part v0000000000c3ec30_0, 0, 1;
L_0000000000c9ccb0 .concat8 [ 1 1 1 1], L_0000000000c9e0b0, L_0000000000ca0130, L_0000000000c9fcd0, L_0000000000ca01d0;
L_0000000000c9e0b0 .part v0000000000c3da10_0, 0, 1;
L_0000000000c9d1b0 .part v0000000000c3f310_0, 0, 32;
S_00000000009515f0 .scope module, "control_unit" "control_unit" 2 336, 2 639 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 32 "A";
v0000000000c3e730_0 .net "A", 31 0, v0000000000c3d120_0;  alias, 1 drivers
v0000000000c3e870_0 .net "C_U_out", 6 0, L_0000000000ca0450;  alias, 1 drivers
v0000000000c3dab0_0 .net "ID_B_instr", 0 0, L_0000000000c9f870;  alias, 1 drivers
v0000000000c3e2d0_0 .net "MemReadWrite", 0 0, L_0000000000c9fc30;  alias, 1 drivers
v0000000000c3db50_0 .net *"_ivl_11", 0 0, L_0000000000ca0090;  1 drivers
v0000000000c3f130_0 .net *"_ivl_18", 3 0, v0000000000c3ed70_0;  1 drivers
v0000000000c3dbf0_0 .net *"_ivl_3", 0 0, L_0000000000c9f5f0;  1 drivers
v0000000000c3dd30_0 .net *"_ivl_7", 0 0, L_0000000000c9f7d0;  1 drivers
v0000000000c3ed70_0 .var "alu_op", 3 0;
v0000000000c3df10_0 .var/i "b_bl", 31 0;
v0000000000c3dfb0_0 .var/i "b_instr", 31 0;
v0000000000c3ee10_0 .net "clk", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c3e0f0_0 .var "instr", 2 0;
v0000000000c3e190_0 .var/i "l", 31 0;
v0000000000c3e370_0 .var/i "l_instr", 31 0;
v0000000000c41cb0_0 .var/i "m_rw", 31 0;
v0000000000c433d0_0 .var/i "r_sr_off", 31 0;
v0000000000c42570_0 .var/i "rf_instr", 31 0;
v0000000000c41850_0 .var/i "s_imm", 31 0;
v0000000000c429d0_0 .var/i "u", 31 0;
E_0000000000bbbb00/0 .event edge, v0000000000c3d120_0, v0000000000c3e0f0_0, v0000000000c3e190_0, v0000000000c429d0_0;
E_0000000000bbbb00/1 .event edge, v0000000000c433d0_0, v0000000000c3df10_0;
E_0000000000bbbb00 .event/or E_0000000000bbbb00/0, E_0000000000bbbb00/1;
L_0000000000c9f5f0 .part v0000000000c41850_0, 0, 1;
L_0000000000c9f7d0 .part v0000000000c42570_0, 0, 1;
L_0000000000ca0090 .part v0000000000c3e370_0, 0, 1;
L_0000000000c9f870 .part v0000000000c3dfb0_0, 0, 1;
L_0000000000ca0450 .concat8 [ 1 1 4 1], L_0000000000c9f7d0, L_0000000000ca0090, v0000000000c3ed70_0, L_0000000000c9f5f0;
L_0000000000c9fc30 .part v0000000000c41cb0_0, 0, 1;
S_0000000000970500 .scope module, "data_ram" "data_ram256x8" 2 513, 2 1191 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c41a30_0 .net "Address", 31 0, v0000000000ba3910_0;  alias, 1 drivers
v0000000000c41f30_0 .net "DataIn", 31 0, v0000000000ba3050_0;  alias, 1 drivers
v0000000000c422f0_0 .var "DataOut", 31 0;
v0000000000c42e30 .array "Mem", 255 0, 7 0;
v0000000000c424d0_0 .net "ReadWrite", 0 0, v0000000000b927a0_0;  alias, 1 drivers
v0000000000c42890_0 .net "Size", 0 0, o0000000000bede28;  alias, 0 drivers
E_0000000000bbc580/0 .event edge, v0000000000c42890_0, v0000000000ba3050_0, v0000000000ba3910_0, v0000000000b927a0_0;
E_0000000000bbc580/1 .event edge, v0000000000c3d440_0;
E_0000000000bbc580 .event/or E_0000000000bbc580/0, E_0000000000bbc580/1;
S_0000000000970690 .scope module, "h_u" "hazard_unit" 2 584, 2 1335 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 4 "EX_Bit15_12";
    .port_info 11 /INPUT 4 "MEM_Bit15_12";
    .port_info 12 /INPUT 4 "WB_Bit15_12";
    .port_info 13 /INPUT 4 "ID_Bit3_0";
    .port_info 14 /INPUT 4 "ID_Bit19_16";
v0000000000c43010_0 .net "EX_Bit15_12", 3 0, v0000000000b91da0_0;  alias, 1 drivers
v0000000000c418f0_0 .net "EX_RF_Enable", 0 0, v0000000000b91e40_0;  alias, 1 drivers
v0000000000c417b0_0 .net "EX_load_instr", 0 0, v0000000000b92840_0;  alias, 1 drivers
v0000000000c41990_0 .net "ID_Bit19_16", 3 0, v0000000000c3be60_0;  alias, 1 drivers
v0000000000c41ad0_0 .net "ID_Bit3_0", 3 0, v0000000000c3b960_0;  alias, 1 drivers
v0000000000c421b0_0 .var "IF_ID_load", 0 0;
v0000000000c41b70_0 .net "MEM_Bit15_12", 3 0, v0000000000ba39b0_0;  alias, 1 drivers
v0000000000c42c50_0 .net "MEM_RF_Enable", 0 0, v0000000000ba3370_0;  alias, 1 drivers
v0000000000c435b0_0 .var "MUX1_signal", 1 0;
v0000000000c43150_0 .var "MUX2_signal", 1 0;
v0000000000c43470_0 .var "MUX3_signal", 1 0;
v0000000000c430b0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c41c10_0 .var "PC_RF_load", 0 0;
v0000000000c42ed0_0 .net "WB_Bit15_12", 3 0, v0000000000c3d580_0;  alias, 1 drivers
v0000000000c43330_0 .net "WB_RF_Enable", 0 0, v0000000000c3c860_0;  alias, 1 drivers
E_0000000000bbc140 .event edge, v0000000000ba1e30_0, v0000000000c3be60_0, v0000000000ba3cd0_0, v0000000000c3b960_0;
S_000000000090fd10 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 351, 2 1256 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 7 "NOP_S";
    .port_info 2 /INPUT 1 "HF_U";
    .port_info 3 /OUTPUT 7 "MUX_Out";
L_0000000000bd6330 .functor BUFZ 7, v0000000000c43510_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000c431f0_0 .net "C_U", 6 0, L_0000000000ca0450;  alias, 1 drivers
v0000000000c43290_0 .net "HF_U", 0 0, v0000000000c430b0_0;  alias, 1 drivers
v0000000000c42a70_0 .net "MUX_Out", 6 0, L_0000000000bd6330;  alias, 1 drivers
v0000000000c41d50_0 .net "NOP_S", 6 0, o0000000000bee368;  alias, 0 drivers
v0000000000c43510_0 .var "salida", 6 0;
E_0000000000bbc240 .event edge, v0000000000c430b0_0, v0000000000b7bf20_0;
S_000000000090fea0 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 142, 2 1282 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bd6090 .functor BUFZ 32, v0000000000c41e90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c42930_0 .net "A", 31 0, L_0000000000c9f050;  alias, 1 drivers
v0000000000c43650_0 .net "B", 31 0, L_0000000000c9f690;  alias, 1 drivers
v0000000000c41df0_0 .net "MUX_Out", 31 0, L_0000000000bd6090;  alias, 1 drivers
v0000000000c41e90_0 .var "salida", 31 0;
v0000000000c42b10_0 .net "sig", 0 0, v0000000000ba2e70_0;  alias, 1 drivers
E_0000000000bbc280 .event edge, v0000000000ba2e70_0, v0000000000c3c720_0, v0000000000c3e5f0_0;
S_0000000000910030 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 448, 2 1282 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bd65d0 .functor BUFZ 32, v0000000000c42070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c41fd0_0 .net "A", 31 0, v0000000000c3cae0_0;  alias, 1 drivers
v0000000000c42bb0_0 .net "B", 31 0, v0000000000c50830_0;  alias, 1 drivers
v0000000000c42610_0 .net "MUX_Out", 31 0, L_0000000000bd65d0;  alias, 1 drivers
v0000000000c42070_0 .var "salida", 31 0;
v0000000000c42250_0 .net "sig", 0 0, v0000000000b922a0_0;  alias, 1 drivers
E_0000000000bbc2c0 .event edge, v0000000000b922a0_0, v0000000000c3cae0_0, v0000000000c42bb0_0;
S_0000000000c43e00 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 527, 2 1282 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bd5610 .functor BUFZ 32, v0000000000c42f70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c42110_0 .net "A", 31 0, v0000000000c422f0_0;  alias, 1 drivers
v0000000000c426b0_0 .net "B", 31 0, v0000000000ba3910_0;  alias, 1 drivers
v0000000000c42390_0 .net "MUX_Out", 31 0, L_0000000000bd5610;  alias, 1 drivers
v0000000000c42f70_0 .var "salida", 31 0;
v0000000000c42430_0 .net "sig", 0 0, o0000000000bee728;  alias, 0 drivers
E_0000000000bbc3c0 .event edge, v0000000000c42430_0, v0000000000c3d440_0, v0000000000ba3910_0;
S_0000000000c44120 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 564, 2 1282 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bd5920 .functor BUFZ 32, v0000000000c42d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c42cf0_0 .net "A", 31 0, v0000000000c3ccc0_0;  alias, 1 drivers
v0000000000c42750_0 .net "B", 31 0, v0000000000c3c680_0;  alias, 1 drivers
v0000000000c427f0_0 .net "MUX_Out", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c42d90_0 .var "salida", 31 0;
v0000000000c46670_0 .net "sig", 0 0, v0000000000c3cf40_0;  alias, 1 drivers
E_0000000000bbd7c0 .event edge, v0000000000c3cf40_0, v0000000000c3ccc0_0, v0000000000c3c680_0;
S_0000000000c437c0 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 246, 2 1282 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bd5e60 .functor BUFZ 32, v0000000000c447d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c454f0_0 .net "A", 31 0, L_0000000000c9f050;  alias, 1 drivers
v0000000000c45310_0 .net "B", 31 0, L_0000000000c9f690;  alias, 1 drivers
v0000000000c45e50_0 .net "MUX_Out", 31 0, L_0000000000bd5e60;  alias, 1 drivers
v0000000000c447d0_0 .var "salida", 31 0;
v0000000000c456d0_0 .net "sig", 0 0, v0000000000ba2e70_0;  alias, 1 drivers
S_0000000000c43950 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 288, 2 1231 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bd50d0 .functor BUFZ 32, v0000000000c45950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c44910_0 .net "A_O", 31 0, L_0000000000c9d1b0;  alias, 1 drivers
v0000000000c44870_0 .net "HF_U", 1 0, v0000000000c435b0_0;  alias, 1 drivers
v0000000000c45770_0 .net "MUX_Out", 31 0, L_0000000000bd50d0;  alias, 1 drivers
v0000000000c45ef0_0 .net "M_O", 31 0, L_0000000000bd5610;  alias, 1 drivers
v0000000000c45090_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c459f0_0 .net "X", 31 0, v0000000000c4d150_0;  alias, 1 drivers
v0000000000c45950_0 .var "salida", 31 0;
E_0000000000bbd640/0 .event edge, v0000000000c435b0_0, v0000000000c459f0_0, v0000000000ba32d0_0, v0000000000c42390_0;
E_0000000000bbd640/1 .event edge, v0000000000c427f0_0;
E_0000000000bbd640 .event/or E_0000000000bbd640/0, E_0000000000bbd640/1;
S_0000000000c43ae0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 303, 2 1231 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bd5680 .functor BUFZ 32, v0000000000c45270_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c45810_0 .net "A_O", 31 0, L_0000000000c9d1b0;  alias, 1 drivers
v0000000000c45450_0 .net "HF_U", 1 0, v0000000000c43150_0;  alias, 1 drivers
v0000000000c458b0_0 .net "MUX_Out", 31 0, L_0000000000bd5680;  alias, 1 drivers
v0000000000c449b0_0 .net "M_O", 31 0, L_0000000000bd5610;  alias, 1 drivers
v0000000000c44c30_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c453b0_0 .net "X", 31 0, v0000000000c4d790_0;  alias, 1 drivers
v0000000000c45270_0 .var "salida", 31 0;
E_0000000000bbd700/0 .event edge, v0000000000c43150_0, v0000000000c453b0_0, v0000000000ba32d0_0, v0000000000c42390_0;
E_0000000000bbd700/1 .event edge, v0000000000c427f0_0;
E_0000000000bbd700 .event/or E_0000000000bbd700/0, E_0000000000bbd700/1;
S_0000000000c43c70 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 317, 2 1231 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bd4f80 .functor BUFZ 32, v0000000000c45b30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c465d0_0 .net "A_O", 31 0, L_0000000000c9d1b0;  alias, 1 drivers
v0000000000c45590_0 .net "HF_U", 1 0, v0000000000c43470_0;  alias, 1 drivers
v0000000000c45a90_0 .net "MUX_Out", 31 0, L_0000000000bd4f80;  alias, 1 drivers
v0000000000c45130_0 .net "M_O", 31 0, L_0000000000bd5610;  alias, 1 drivers
v0000000000c45630_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c44eb0_0 .net "X", 31 0, v0000000000c4a9f0_0;  alias, 1 drivers
v0000000000c45b30_0 .var "salida", 31 0;
E_0000000000bbd880/0 .event edge, v0000000000c43470_0, v0000000000c44eb0_0, v0000000000ba32d0_0, v0000000000c42390_0;
E_0000000000bbd880/1 .event edge, v0000000000c427f0_0;
E_0000000000bbd880 .event/or E_0000000000bbd880/0, E_0000000000bbd880/1;
S_0000000000c43f90 .scope module, "ram1" "inst_ram256x8" 2 82, 2 1160 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000c45bd0_0 .net "Address", 31 0, L_0000000000bd6790;  alias, 1 drivers
v0000000000c45db0_0 .var "DataOut", 31 0;
v0000000000c44e10 .array "Mem", 255 0, 7 0;
v0000000000c44a50_0 .net "Reset", 0 0, v0000000000c53030_0;  alias, 1 drivers
E_0000000000bbce80 .event edge, v0000000000c3d260_0, v0000000000c3c7c0_0, v0000000000c3cfe0_0;
S_0000000000c445d0 .scope module, "register_file_1" "register_file" 2 265, 4 9 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000bd6790 .functor BUFZ 32, v0000000000c498d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c4b8f0_0 .net "C", 3 0, o0000000000bf01f8;  alias, 0 drivers
v0000000000c4cc50_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c4c250_0 .net "E", 15 0, v0000000000c4a370_0;  1 drivers
v0000000000c4c2f0_0 .net "MO", 31 0, v0000000000c4e550_0;  1 drivers
v0000000000c4ae50_0 .net "PA", 31 0, v0000000000c4d150_0;  alias, 1 drivers
v0000000000c4ba30_0 .net "PB", 31 0, v0000000000c4d790_0;  alias, 1 drivers
v0000000000c4cf70_0 .net "PCLd", 0 0, v0000000000c41c10_0;  alias, 1 drivers
v0000000000c4ccf0_0 .net "PCin", 31 0, L_0000000000bd6090;  alias, 1 drivers
v0000000000c4bfd0_0 .net "PCout", 31 0, L_0000000000bd6790;  alias, 1 drivers
v0000000000c4c7f0_0 .net "PD", 31 0, v0000000000c4a9f0_0;  alias, 1 drivers
v0000000000c4bc10_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c4bcb0_0 .net "Q0", 31 0, v0000000000c46490_0;  1 drivers
v0000000000c4b850_0 .net "Q1", 31 0, v0000000000c44af0_0;  1 drivers
v0000000000c4b7b0_0 .net "Q10", 31 0, v0000000000c44b90_0;  1 drivers
v0000000000c4aef0_0 .net "Q11", 31 0, v0000000000c44cd0_0;  1 drivers
v0000000000c4bd50_0 .net "Q12", 31 0, v0000000000c44ff0_0;  1 drivers
v0000000000c4b170_0 .net "Q13", 31 0, v0000000000c496f0_0;  1 drivers
v0000000000c4af90_0 .net "Q14", 31 0, v0000000000c495b0_0;  1 drivers
v0000000000c4cd90_0 .net "Q15", 31 0, v0000000000c498d0_0;  1 drivers
v0000000000c4ce30_0 .net "Q2", 31 0, v0000000000c49ab0_0;  1 drivers
v0000000000c4ced0_0 .net "Q3", 31 0, v0000000000c48bb0_0;  1 drivers
v0000000000c4b030_0 .net "Q4", 31 0, v0000000000c48c50_0;  1 drivers
v0000000000c4bdf0_0 .net "Q5", 31 0, v0000000000c49650_0;  1 drivers
v0000000000c4ad10_0 .net "Q6", 31 0, v0000000000c48e30_0;  1 drivers
v0000000000c4a810_0 .net "Q7", 31 0, v0000000000c48f70_0;  1 drivers
v0000000000c4b0d0_0 .net "Q8", 31 0, v0000000000c49790_0;  1 drivers
v0000000000c4be90_0 .net "Q9", 31 0, v0000000000c49dd0_0;  1 drivers
v0000000000c4c070_0 .net "RFLd", 0 0, o0000000000bf0258;  alias, 0 drivers
v0000000000c4ab30_0 .net "RST", 0 0, v0000000000c53030_0;  alias, 1 drivers
v0000000000c4a950_0 .net "SA", 3 0, v0000000000c3be60_0;  alias, 1 drivers
v0000000000c4aa90_0 .net "SB", 3 0, v0000000000c3b960_0;  alias, 1 drivers
v0000000000c4c390_0 .net "SD", 3 0, o0000000000bf09d8;  alias, 0 drivers
L_0000000000c9f0f0 .part v0000000000c4a370_0, 0, 1;
L_0000000000c9fff0 .part v0000000000c4a370_0, 1, 1;
L_0000000000ca0630 .part v0000000000c4a370_0, 2, 1;
L_0000000000c9fd70 .part v0000000000c4a370_0, 3, 1;
L_0000000000c9fa50 .part v0000000000c4a370_0, 4, 1;
L_0000000000c9f730 .part v0000000000c4a370_0, 5, 1;
L_0000000000c9f230 .part v0000000000c4a370_0, 6, 1;
L_0000000000ca0310 .part v0000000000c4a370_0, 7, 1;
L_0000000000c9f2d0 .part v0000000000c4a370_0, 8, 1;
L_0000000000c9f370 .part v0000000000c4a370_0, 9, 1;
L_0000000000c9f410 .part v0000000000c4a370_0, 10, 1;
L_0000000000c9f910 .part v0000000000c4a370_0, 11, 1;
L_0000000000c9fb90 .part v0000000000c4a370_0, 12, 1;
L_0000000000c9feb0 .part v0000000000c4a370_0, 13, 1;
L_0000000000c9f4b0 .part v0000000000c4a370_0, 14, 1;
L_0000000000c9f550 .part v0000000000c4a370_0, 15, 1;
S_0000000000c442b0 .scope module, "R0" "register" 4 36, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c46350_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c45f90_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c46490_0 .var "Q", 31 0;
v0000000000c46530_0 .net "RFLd", 0 0, L_0000000000c9f0f0;  1 drivers
S_0000000000c44440 .scope module, "R1" "register" 4 37, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c46030_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c45c70_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c44af0_0 .var "Q", 31 0;
v0000000000c462b0_0 .net "RFLd", 0 0, L_0000000000c9fff0;  1 drivers
S_0000000000c47dc0 .scope module, "R10" "register" 4 46, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c45d10_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c460d0_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c44b90_0 .var "Q", 31 0;
v0000000000c46170_0 .net "RFLd", 0 0, L_0000000000c9f410;  1 drivers
S_0000000000c47460 .scope module, "R11" "register" 4 47, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c46210_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c463f0_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c44cd0_0 .var "Q", 31 0;
v0000000000c451d0_0 .net "RFLd", 0 0, L_0000000000c9f910;  1 drivers
S_0000000000c46b00 .scope module, "R12" "register" 4 48, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c44d70_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c44f50_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c44ff0_0 .var "Q", 31 0;
v0000000000c493d0_0 .net "RFLd", 0 0, L_0000000000c9fb90;  1 drivers
S_0000000000c47f50 .scope module, "R13" "register" 4 49, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c49510_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c487f0_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c496f0_0 .var "Q", 31 0;
v0000000000c4a550_0 .net "RFLd", 0 0, L_0000000000c9feb0;  1 drivers
S_0000000000c480e0 .scope module, "R14" "register" 4 50, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c489d0_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c49fb0_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c495b0_0 .var "Q", 31 0;
v0000000000c4a5f0_0 .net "RFLd", 0 0, L_0000000000c9f4b0;  1 drivers
S_0000000000c47c30 .scope module, "R15" "PCregister" 4 51, 4 154 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /INPUT 1 "RFLd";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
v0000000000c49010_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c4a690_0 .net "PCin", 31 0, L_0000000000bd6090;  alias, 1 drivers
v0000000000c48890_0 .net "PW", 31 0, v0000000000c4e550_0;  alias, 1 drivers
v0000000000c498d0_0 .var "Q", 31 0;
v0000000000c4a2d0_0 .net "RFLd", 0 0, L_0000000000c9f550;  1 drivers
v0000000000c48a70_0 .net "RST", 0 0, v0000000000c53030_0;  alias, 1 drivers
E_0000000000bbd6c0 .event posedge, v0000000000c3d260_0;
S_0000000000c48270 .scope module, "R2" "register" 4 38, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c4a4b0_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c48930_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c49ab0_0 .var "Q", 31 0;
v0000000000c4a050_0 .net "RFLd", 0 0, L_0000000000ca0630;  1 drivers
S_0000000000c48400 .scope module, "R3" "register" 4 39, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c48b10_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c49e70_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c48bb0_0 .var "Q", 31 0;
v0000000000c49b50_0 .net "RFLd", 0 0, L_0000000000c9fd70;  1 drivers
S_0000000000c48590 .scope module, "R4" "register" 4 40, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c490b0_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c4a230_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c48c50_0 .var "Q", 31 0;
v0000000000c48cf0_0 .net "RFLd", 0 0, L_0000000000c9fa50;  1 drivers
S_0000000000c467e0 .scope module, "R5" "register" 4 41, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c49970_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c49290_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c49650_0 .var "Q", 31 0;
v0000000000c48d90_0 .net "RFLd", 0 0, L_0000000000c9f730;  1 drivers
S_0000000000c475f0 .scope module, "R6" "register" 4 42, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c4a0f0_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c49150_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c48e30_0 .var "Q", 31 0;
v0000000000c48ed0_0 .net "RFLd", 0 0, L_0000000000c9f230;  1 drivers
S_0000000000c47aa0 .scope module, "R7" "register" 4 43, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c49a10_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c491f0_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c48f70_0 .var "Q", 31 0;
v0000000000c49d30_0 .net "RFLd", 0 0, L_0000000000ca0310;  1 drivers
S_0000000000c46970 .scope module, "R8" "register" 4 44, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c49330_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c49470_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c49790_0 .var "Q", 31 0;
v0000000000c49830_0 .net "RFLd", 0 0, L_0000000000c9f2d0;  1 drivers
S_0000000000c46c90 .scope module, "R9" "register" 4 45, 4 139 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000c49bf0_0 .net "CLK", 0 0, v0000000000c53e90_0;  alias, 1 drivers
v0000000000c49c90_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
v0000000000c49dd0_0 .var "Q", 31 0;
v0000000000c49f10_0 .net "RFLd", 0 0, L_0000000000c9f370;  1 drivers
S_0000000000c46e20 .scope module, "bc" "binary_decoder" 4 22, 4 56 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c4a190_0 .net "C", 3 0, o0000000000bf01f8;  alias, 0 drivers
v0000000000c4a370_0 .var "E", 15 0;
v0000000000c4a410_0 .net "Ld", 0 0, o0000000000bf0258;  alias, 0 drivers
E_0000000000bbcf00 .event edge, v0000000000c4a410_0, v0000000000c4a190_0;
S_0000000000c46fb0 .scope module, "muxA" "multiplexer" 4 25, 4 88 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c4e4b0_0 .net "I0", 31 0, v0000000000c46490_0;  alias, 1 drivers
v0000000000c4e190_0 .net "I1", 31 0, v0000000000c44af0_0;  alias, 1 drivers
v0000000000c4dab0_0 .net "I10", 31 0, v0000000000c44b90_0;  alias, 1 drivers
v0000000000c4da10_0 .net "I11", 31 0, v0000000000c44cd0_0;  alias, 1 drivers
v0000000000c4db50_0 .net "I12", 31 0, v0000000000c44ff0_0;  alias, 1 drivers
v0000000000c4d8d0_0 .net "I13", 31 0, v0000000000c496f0_0;  alias, 1 drivers
v0000000000c4d970_0 .net "I14", 31 0, v0000000000c495b0_0;  alias, 1 drivers
v0000000000c4dfb0_0 .net "I15", 31 0, v0000000000c498d0_0;  alias, 1 drivers
v0000000000c4d1f0_0 .net "I2", 31 0, v0000000000c49ab0_0;  alias, 1 drivers
v0000000000c4dbf0_0 .net "I3", 31 0, v0000000000c48bb0_0;  alias, 1 drivers
v0000000000c4dc90_0 .net "I4", 31 0, v0000000000c48c50_0;  alias, 1 drivers
v0000000000c4d330_0 .net "I5", 31 0, v0000000000c49650_0;  alias, 1 drivers
v0000000000c4d510_0 .net "I6", 31 0, v0000000000c48e30_0;  alias, 1 drivers
v0000000000c4e050_0 .net "I7", 31 0, v0000000000c48f70_0;  alias, 1 drivers
v0000000000c4e0f0_0 .net "I8", 31 0, v0000000000c49790_0;  alias, 1 drivers
v0000000000c4d0b0_0 .net "I9", 31 0, v0000000000c49dd0_0;  alias, 1 drivers
v0000000000c4d150_0 .var "P", 31 0;
v0000000000c4d290_0 .net "S", 3 0, v0000000000c3be60_0;  alias, 1 drivers
E_0000000000bbd580/0 .event edge, v0000000000c498d0_0, v0000000000c495b0_0, v0000000000c496f0_0, v0000000000c44ff0_0;
E_0000000000bbd580/1 .event edge, v0000000000c44cd0_0, v0000000000c44b90_0, v0000000000c49dd0_0, v0000000000c49790_0;
E_0000000000bbd580/2 .event edge, v0000000000c48f70_0, v0000000000c48e30_0, v0000000000c49650_0, v0000000000c48c50_0;
E_0000000000bbd580/3 .event edge, v0000000000c48bb0_0, v0000000000c49ab0_0, v0000000000c44af0_0, v0000000000c46490_0;
E_0000000000bbd580/4 .event edge, v0000000000c3be60_0;
E_0000000000bbd580 .event/or E_0000000000bbd580/0, E_0000000000bbd580/1, E_0000000000bbd580/2, E_0000000000bbd580/3, E_0000000000bbd580/4;
S_0000000000c47140 .scope module, "muxB" "multiplexer" 4 26, 4 88 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c4de70_0 .net "I0", 31 0, v0000000000c46490_0;  alias, 1 drivers
v0000000000c4df10_0 .net "I1", 31 0, v0000000000c44af0_0;  alias, 1 drivers
v0000000000c4e230_0 .net "I10", 31 0, v0000000000c44b90_0;  alias, 1 drivers
v0000000000c4e2d0_0 .net "I11", 31 0, v0000000000c44cd0_0;  alias, 1 drivers
v0000000000c4e370_0 .net "I12", 31 0, v0000000000c44ff0_0;  alias, 1 drivers
v0000000000c4e410_0 .net "I13", 31 0, v0000000000c496f0_0;  alias, 1 drivers
v0000000000c4e5f0_0 .net "I14", 31 0, v0000000000c495b0_0;  alias, 1 drivers
v0000000000c4dd30_0 .net "I15", 31 0, v0000000000c498d0_0;  alias, 1 drivers
v0000000000c4d830_0 .net "I2", 31 0, v0000000000c49ab0_0;  alias, 1 drivers
v0000000000c4e690_0 .net "I3", 31 0, v0000000000c48bb0_0;  alias, 1 drivers
v0000000000c4ddd0_0 .net "I4", 31 0, v0000000000c48c50_0;  alias, 1 drivers
v0000000000c4d010_0 .net "I5", 31 0, v0000000000c49650_0;  alias, 1 drivers
v0000000000c4d470_0 .net "I6", 31 0, v0000000000c48e30_0;  alias, 1 drivers
v0000000000c4d5b0_0 .net "I7", 31 0, v0000000000c48f70_0;  alias, 1 drivers
v0000000000c4d650_0 .net "I8", 31 0, v0000000000c49790_0;  alias, 1 drivers
v0000000000c4d6f0_0 .net "I9", 31 0, v0000000000c49dd0_0;  alias, 1 drivers
v0000000000c4d790_0 .var "P", 31 0;
v0000000000c4b350_0 .net "S", 3 0, v0000000000c3b960_0;  alias, 1 drivers
E_0000000000bbd740/0 .event edge, v0000000000c498d0_0, v0000000000c495b0_0, v0000000000c496f0_0, v0000000000c44ff0_0;
E_0000000000bbd740/1 .event edge, v0000000000c44cd0_0, v0000000000c44b90_0, v0000000000c49dd0_0, v0000000000c49790_0;
E_0000000000bbd740/2 .event edge, v0000000000c48f70_0, v0000000000c48e30_0, v0000000000c49650_0, v0000000000c48c50_0;
E_0000000000bbd740/3 .event edge, v0000000000c48bb0_0, v0000000000c49ab0_0, v0000000000c44af0_0, v0000000000c46490_0;
E_0000000000bbd740/4 .event edge, v0000000000c3b960_0;
E_0000000000bbd740 .event/or E_0000000000bbd740/0, E_0000000000bbd740/1, E_0000000000bbd740/2, E_0000000000bbd740/3, E_0000000000bbd740/4;
S_0000000000c472d0 .scope module, "muxD" "multiplexer" 4 27, 4 88 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c4c9d0_0 .net "I0", 31 0, v0000000000c46490_0;  alias, 1 drivers
v0000000000c4ca70_0 .net "I1", 31 0, v0000000000c44af0_0;  alias, 1 drivers
v0000000000c4c930_0 .net "I10", 31 0, v0000000000c44b90_0;  alias, 1 drivers
v0000000000c4c890_0 .net "I11", 31 0, v0000000000c44cd0_0;  alias, 1 drivers
v0000000000c4b5d0_0 .net "I12", 31 0, v0000000000c44ff0_0;  alias, 1 drivers
v0000000000c4b3f0_0 .net "I13", 31 0, v0000000000c496f0_0;  alias, 1 drivers
v0000000000c4cb10_0 .net "I14", 31 0, v0000000000c495b0_0;  alias, 1 drivers
v0000000000c4c1b0_0 .net "I15", 31 0, v0000000000c498d0_0;  alias, 1 drivers
v0000000000c4b490_0 .net "I2", 31 0, v0000000000c49ab0_0;  alias, 1 drivers
v0000000000c4a8b0_0 .net "I3", 31 0, v0000000000c48bb0_0;  alias, 1 drivers
v0000000000c4adb0_0 .net "I4", 31 0, v0000000000c48c50_0;  alias, 1 drivers
v0000000000c4c610_0 .net "I5", 31 0, v0000000000c49650_0;  alias, 1 drivers
v0000000000c4b530_0 .net "I6", 31 0, v0000000000c48e30_0;  alias, 1 drivers
v0000000000c4b670_0 .net "I7", 31 0, v0000000000c48f70_0;  alias, 1 drivers
v0000000000c4c750_0 .net "I8", 31 0, v0000000000c49790_0;  alias, 1 drivers
v0000000000c4bb70_0 .net "I9", 31 0, v0000000000c49dd0_0;  alias, 1 drivers
v0000000000c4a9f0_0 .var "P", 31 0;
v0000000000c4bad0_0 .net "S", 3 0, o0000000000bf09d8;  alias, 0 drivers
E_0000000000bbd380/0 .event edge, v0000000000c498d0_0, v0000000000c495b0_0, v0000000000c496f0_0, v0000000000c44ff0_0;
E_0000000000bbd380/1 .event edge, v0000000000c44cd0_0, v0000000000c44b90_0, v0000000000c49dd0_0, v0000000000c49790_0;
E_0000000000bbd380/2 .event edge, v0000000000c48f70_0, v0000000000c48e30_0, v0000000000c49650_0, v0000000000c48c50_0;
E_0000000000bbd380/3 .event edge, v0000000000c48bb0_0, v0000000000c49ab0_0, v0000000000c44af0_0, v0000000000c46490_0;
E_0000000000bbd380/4 .event edge, v0000000000c4bad0_0;
E_0000000000bbd380 .event/or E_0000000000bbd380/0, E_0000000000bbd380/1, E_0000000000bbd380/2, E_0000000000bbd380/3, E_0000000000bbd380/4;
S_0000000000c47780 .scope module, "r15mux" "twoToOneMultiplexer" 4 32, 4 119 0, S_0000000000c445d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PCLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c4e550_0 .var "MO", 31 0;
v0000000000c4c430_0 .net "PC", 31 0, L_0000000000bd6090;  alias, 1 drivers
v0000000000c4b710_0 .net "PCLd", 0 0, v0000000000c41c10_0;  alias, 1 drivers
v0000000000c4cbb0_0 .net "PW", 31 0, L_0000000000bd5920;  alias, 1 drivers
E_0000000000bbd480 .event edge, v0000000000c41c10_0, v0000000000c41df0_0, v0000000000c427f0_0;
S_0000000000c47910 .scope module, "se" "SExtender" 2 222, 2 1302 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000bd6480 .functor BUFZ 32, v0000000000c4ac70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c4abd0_0 .var/i "i", 31 0;
v0000000000c4c6b0_0 .net "in", 23 0, v0000000000c3d080_0;  alias, 1 drivers
v0000000000c4c4d0_0 .var "in1", 31 0;
v0000000000c4c570_0 .net/s "out1", 31 0, L_0000000000bd6480;  alias, 1 drivers
v0000000000c4ac70_0 .var/s "result", 31 0;
v0000000000c4bf30_0 .var/s "shift_result", 31 0;
v0000000000c4b210_0 .var/s "temp_reg", 31 0;
v0000000000c4b2b0_0 .var/s "twoscomp", 31 0;
E_0000000000bbcec0/0 .event edge, v0000000000c3d080_0, v0000000000c4c4d0_0, v0000000000c4b2b0_0, v0000000000c4b210_0;
E_0000000000bbcec0/1 .event edge, v0000000000c4bf30_0;
E_0000000000bbcec0 .event/or E_0000000000bbcec0/0, E_0000000000bbcec0/1;
S_0000000000c4f940 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 435, 5 1 0, S_000000000091cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000c51550_0 .net "A", 31 0, v0000000000c3cae0_0;  alias, 1 drivers
v0000000000c50d30_0 .net "B", 31 0, v0000000000b92520_0;  alias, 1 drivers
v0000000000c51910_0 .var "C", 0 0;
v0000000000c512d0_0 .var "by_imm_shift", 1 0;
v0000000000c52090_0 .var/i "i", 31 0;
v0000000000c517d0_0 .var/i "num_of_rot", 31 0;
v0000000000c51eb0_0 .var "relleno", 0 0;
v0000000000c52b30_0 .var "rm", 31 0;
v0000000000c519b0_0 .var "rm1", 31 0;
v0000000000c52130_0 .var "shift", 1 0;
v0000000000c50830_0 .var "shift_result", 31 0;
v0000000000c51af0_0 .var "shifter_op", 2 0;
v0000000000c529f0_0 .var "tc", 0 0;
v0000000000c515f0_0 .var "temp_reg", 31 0;
v0000000000c51230_0 .var "temp_reg1", 31 0;
v0000000000c51ff0_0 .var "temp_reg2", 31 0;
E_0000000000bbd0c0/0 .event edge, v0000000000b92520_0, v0000000000c51af0_0, v0000000000c3cae0_0, v0000000000c3ddd0_0;
E_0000000000bbd0c0/1 .event edge, v0000000000c512d0_0, v0000000000c517d0_0, v0000000000c515f0_0, v0000000000c529f0_0;
E_0000000000bbd0c0/2 .event edge, v0000000000c51eb0_0, v0000000000c52130_0, v0000000000c51230_0, v0000000000c52b30_0;
E_0000000000bbd0c0/3 .event edge, v0000000000c51ff0_0, v0000000000c519b0_0;
E_0000000000bbd0c0 .event/or E_0000000000bbd0c0/0, E_0000000000bbd0c0/1, E_0000000000bbd0c0/2, E_0000000000bbd0c0/3;
    .scope S_0000000000c43f90;
T_0 ;
    %wait E_0000000000bbce80;
    %load/vec4 v0000000000c44a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c45db0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000c45bd0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000c45bd0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c44e10, 4;
    %load/vec4 v0000000000c45bd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c44e10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c45bd0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c44e10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c45bd0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c44e10, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c45db0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000c45bd0_0;
    %load/vec4a v0000000000c44e10, 4;
    %pad/u 32;
    %store/vec4 v0000000000c45db0_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000000000090fea0;
T_1 ;
    %wait E_0000000000bbc280;
    %load/vec4 v0000000000c42b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000000000c42930_0;
    %store/vec4 v0000000000c41e90_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000000000c43650_0;
    %store/vec4 v0000000000c41e90_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000009175f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3d790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ce00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3c400_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_00000000009175f0;
T_3 ;
    %wait E_0000000000bbc040;
    %load/vec4 v0000000000c3bbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.0 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.1 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3c400_0, 0, 32;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3c400_0, 0, 32;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c3c400_0, 0, 32;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c3c900_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3c900_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3c400_0, 0, 32;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3c900_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3c400_0, 0, 32;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0000000000c3c7c0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0000000000c3bc80_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c3bd20_0, 0, 33;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c3bd20_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %store/vec4 v0000000000c3f4f0_0, 0, 32;
    %load/vec4 v0000000000c3bd20_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %store/vec4 v0000000000c3d790_0, 0, 32;
    %load/vec4 v0000000000c3bd20_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c3ce00_0, 0, 32;
    %load/vec4 v0000000000c3c400_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0000000000c3c7c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3bc80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.23, 4;
    %load/vec4 v0000000000c3bd20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3bc80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3f590_0, 0, 32;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f590_0, 0, 32;
T_3.26 ;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f590_0, 0, 32;
T_3.24 ;
T_3.21 ;
    %load/vec4 v0000000000c3c400_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.27, 4;
    %load/vec4 v0000000000c3bc80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3c7c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v0000000000c3bd20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3c7c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3f590_0, 0, 32;
    %jmp T_3.32;
T_3.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f590_0, 0, 32;
T_3.32 ;
    %jmp T_3.30;
T_3.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f590_0, 0, 32;
T_3.30 ;
T_3.27 ;
    %load/vec4 v0000000000c3c400_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.33, 4;
    %load/vec4 v0000000000c3c7c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3bc80_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_3.35, 4;
    %load/vec4 v0000000000c3c7c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3bd20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_3.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3f590_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f590_0, 0, 32;
T_3.38 ;
    %jmp T_3.36;
T_3.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f590_0, 0, 32;
T_3.36 ;
T_3.33 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000091f9b0;
T_4 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c3d260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3d120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3cc20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3b960_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3c0e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3be60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3baa0_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000000000c3d080_0, 0, 24;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000c3d4e0_0, 0, 12;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c3b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000c3cfe0_0;
    %store/vec4 v0000000000c3d120_0, 0, 32;
    %load/vec4 v0000000000c3c720_0;
    %store/vec4 v0000000000c3cc20_0, 0, 32;
    %load/vec4 v0000000000c3cfe0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000000000c3b960_0, 0, 4;
    %load/vec4 v0000000000c3cfe0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0000000000c3c0e0_0, 0, 4;
    %load/vec4 v0000000000c3cfe0_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0000000000c3be60_0, 0, 4;
    %load/vec4 v0000000000c3cfe0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0000000000c3baa0_0, 0, 4;
    %load/vec4 v0000000000c3cfe0_0;
    %parti/s 24, 0, 2;
    %store/vec4 v0000000000c3d080_0, 0, 24;
    %load/vec4 v0000000000c3cfe0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0000000000c3d4e0_0, 0, 12;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3d120_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3cc20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3b960_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3c0e0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3be60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c3baa0_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000000000c3d080_0, 0, 24;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0000000000c3d4e0_0, 0, 12;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000917460;
T_5 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c3c5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000c3b780_0;
    %assign/vec4 v0000000000c3ba00_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000c47910;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4abd0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0000000000c47910;
T_7 ;
    %wait E_0000000000bbcec0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c4c6b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c4c4d0_0, 0, 32;
    %load/vec4 v0000000000c4c4d0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c4b2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4abd0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000000000c4abd0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000000000c4b2b0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000c4b210_0, 0, 32;
    %load/vec4 v0000000000c4abd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c4abd0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000000000c4b210_0;
    %store/vec4 v0000000000c4bf30_0, 0, 32;
    %load/vec4 v0000000000c4bf30_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000c4ac70_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000009512d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3eff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3eaf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e9b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f090_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_00000000009512d0;
T_9 ;
    %wait E_0000000000bbbe40;
    %load/vec4 v0000000000c3ea50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.0 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.1 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.2 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3f090_0, 0, 32;
    %jmp T_9.16;
T_9.3 ;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3f090_0, 0, 32;
    %jmp T_9.16;
T_9.4 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c3f090_0, 0, 32;
    %jmp T_9.16;
T_9.5 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c3e550_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.6 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3e550_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3f090_0, 0, 32;
    %jmp T_9.16;
T_9.7 ;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3e550_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3f090_0, 0, 32;
    %jmp T_9.16;
T_9.8 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.9 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.10 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.11 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.12 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.13 ;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.14 ;
    %load/vec4 v0000000000c3d8d0_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0000000000c3e910_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c3f3b0_0, 0, 33;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c3f3b0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_9.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.18, 8;
T_9.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.18, 8;
 ; End of false expr.
    %blend;
T_9.18;
    %store/vec4 v0000000000c3eaf0_0, 0, 32;
    %load/vec4 v0000000000c3f3b0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.20, 8;
T_9.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.20, 8;
 ; End of false expr.
    %blend;
T_9.20;
    %store/vec4 v0000000000c3eff0_0, 0, 32;
    %load/vec4 v0000000000c3f3b0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c3e9b0_0, 0, 32;
    %load/vec4 v0000000000c3f090_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.21, 4;
    %load/vec4 v0000000000c3d8d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3e910_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.23, 4;
    %load/vec4 v0000000000c3f3b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3e910_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3f1d0_0, 0, 32;
    %jmp T_9.26;
T_9.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f1d0_0, 0, 32;
T_9.26 ;
    %jmp T_9.24;
T_9.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f1d0_0, 0, 32;
T_9.24 ;
T_9.21 ;
    %load/vec4 v0000000000c3f090_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.27, 4;
    %load/vec4 v0000000000c3e910_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3d8d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.29, 4;
    %load/vec4 v0000000000c3f3b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3d8d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3f1d0_0, 0, 32;
    %jmp T_9.32;
T_9.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f1d0_0, 0, 32;
T_9.32 ;
    %jmp T_9.30;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f1d0_0, 0, 32;
T_9.30 ;
T_9.27 ;
    %load/vec4 v0000000000c3f090_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_9.33, 4;
    %load/vec4 v0000000000c3d8d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3e910_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_9.35, 4;
    %load/vec4 v0000000000c3d8d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3f3b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3f1d0_0, 0, 32;
    %jmp T_9.38;
T_9.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f1d0_0, 0, 32;
T_9.38 ;
    %jmp T_9.36;
T_9.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3f1d0_0, 0, 32;
T_9.36 ;
T_9.33 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000c437c0;
T_10 ;
    %wait E_0000000000bbc280;
    %load/vec4 v0000000000c456d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0000000000c454f0_0;
    %store/vec4 v0000000000c447d0_0, 0, 32;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0000000000c45310_0;
    %store/vec4 v0000000000c447d0_0, 0, 32;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000c46e20;
T_11 ;
    %wait E_0000000000bbcf00;
    %load/vec4 v0000000000c4a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000000c4a190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c4a370_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000c46fb0;
T_12 ;
    %wait E_0000000000bbd580;
    %load/vec4 v0000000000c4d290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000c4e4b0_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000c4e190_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000c4d1f0_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000c4dbf0_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000c4dc90_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000c4d330_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000c4d510_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000c4e050_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000c4e0f0_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000c4d0b0_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000c4dab0_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000c4da10_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000c4db50_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000c4d8d0_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000c4d970_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000c4dfb0_0;
    %assign/vec4 v0000000000c4d150_0, 0;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c47140;
T_13 ;
    %wait E_0000000000bbd740;
    %load/vec4 v0000000000c4b350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000c4de70_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000c4df10_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000c4d830_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000c4e690_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000c4ddd0_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000c4d010_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000c4d470_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000c4d5b0_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000c4d650_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000c4d6f0_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000c4e230_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000c4e2d0_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000c4e370_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000c4e410_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000c4e5f0_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000c4dd30_0;
    %assign/vec4 v0000000000c4d790_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c472d0;
T_14 ;
    %wait E_0000000000bbd380;
    %load/vec4 v0000000000c4bad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c4c9d0_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c4ca70_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c4b490_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c4a8b0_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c4adb0_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c4c610_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c4b530_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c4b670_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c4c750_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c4bb70_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c4c930_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c4c890_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c4b5d0_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c4b3f0_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c4cb10_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c4c1b0_0;
    %assign/vec4 v0000000000c4a9f0_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c47780;
T_15 ;
    %wait E_0000000000bbd480;
    %load/vec4 v0000000000c4b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000000000c4cbb0_0;
    %assign/vec4 v0000000000c4e550_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000c4c430_0;
    %assign/vec4 v0000000000c4e550_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c442b0;
T_16 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c46530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000c45f90_0;
    %assign/vec4 v0000000000c46490_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000c44440;
T_17 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c462b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000c45c70_0;
    %assign/vec4 v0000000000c44af0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000c48270;
T_18 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c4a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000c48930_0;
    %assign/vec4 v0000000000c49ab0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000c48400;
T_19 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c49b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000c49e70_0;
    %assign/vec4 v0000000000c48bb0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c48590;
T_20 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c48cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000c4a230_0;
    %assign/vec4 v0000000000c48c50_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c467e0;
T_21 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c48d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000c49290_0;
    %assign/vec4 v0000000000c49650_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c475f0;
T_22 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c48ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000c49150_0;
    %assign/vec4 v0000000000c48e30_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c47aa0;
T_23 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c49d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000c491f0_0;
    %assign/vec4 v0000000000c48f70_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c46970;
T_24 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c49830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000c49470_0;
    %assign/vec4 v0000000000c49790_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c46c90;
T_25 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c49f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000c49c90_0;
    %assign/vec4 v0000000000c49dd0_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c47dc0;
T_26 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c46170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000c460d0_0;
    %assign/vec4 v0000000000c44b90_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c47460;
T_27 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c451d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000c463f0_0;
    %assign/vec4 v0000000000c44cd0_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c46b00;
T_28 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c493d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000c44f50_0;
    %assign/vec4 v0000000000c44ff0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c47f50;
T_29 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c4a550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000c487f0_0;
    %assign/vec4 v0000000000c496f0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c480e0;
T_30 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c4a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000c49fb0_0;
    %assign/vec4 v0000000000c495b0_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c47c30;
T_31 ;
    %wait E_0000000000bbd6c0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c498d0_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c47c30;
T_32 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c4a690_0;
    %assign/vec4 v0000000000c498d0_0, 0;
    %load/vec4 v0000000000c4a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000c48890_0;
    %assign/vec4 v0000000000c498d0_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000c43950;
T_33 ;
    %wait E_0000000000bbd640;
    %load/vec4 v0000000000c44870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000c459f0_0;
    %store/vec4 v0000000000c45950_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000c44910_0;
    %store/vec4 v0000000000c45950_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000c45ef0_0;
    %store/vec4 v0000000000c45950_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000c45090_0;
    %store/vec4 v0000000000c45950_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000c43ae0;
T_34 ;
    %wait E_0000000000bbd700;
    %load/vec4 v0000000000c45450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c453b0_0;
    %store/vec4 v0000000000c45270_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c45810_0;
    %store/vec4 v0000000000c45270_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c449b0_0;
    %store/vec4 v0000000000c45270_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c44c30_0;
    %store/vec4 v0000000000c45270_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000c43c70;
T_35 ;
    %wait E_0000000000bbd880;
    %load/vec4 v0000000000c45590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c44eb0_0;
    %store/vec4 v0000000000c45b30_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c465d0_0;
    %store/vec4 v0000000000c45b30_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c45130_0;
    %store/vec4 v0000000000c45b30_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c45630_0;
    %store/vec4 v0000000000c45b30_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000000009515f0;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c41850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c42570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3dfb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c41cb0_0, 0, 32;
    %end;
    .thread T_36;
    .scope S_00000000009515f0;
T_37 ;
    %wait E_0000000000bbbb00;
    %load/vec4 v0000000000c3e730_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c3e0f0_0, 0, 3;
    %load/vec4 v0000000000c3e0f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %jmp T_37.5;
T_37.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c41850_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c42570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e370_0, 0, 32;
    %load/vec4 v0000000000c3e730_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c3ed70_0, 0, 4;
    %jmp T_37.5;
T_37.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c41850_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c42570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e370_0, 0, 32;
    %load/vec4 v0000000000c3e730_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c3ed70_0, 0, 4;
    %jmp T_37.5;
T_37.2 ;
    %load/vec4 v0000000000c3e730_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000c429d0_0, 0, 32;
    %load/vec4 v0000000000c3e730_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000c3e190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c41850_0, 0, 32;
    %load/vec4 v0000000000c3e190_0;
    %store/vec4 v0000000000c3e370_0, 0, 32;
    %load/vec4 v0000000000c3e190_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c42570_0, 0, 32;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c42570_0, 0, 32;
T_37.7 ;
    %load/vec4 v0000000000c429d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c3ed70_0, 0, 4;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c3ed70_0, 0, 4;
T_37.9 ;
    %jmp T_37.5;
T_37.3 ;
    %load/vec4 v0000000000c3e730_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %store/vec4 v0000000000c429d0_0, 0, 32;
    %load/vec4 v0000000000c3e730_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000000c3e190_0, 0, 32;
    %load/vec4 v0000000000c429d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c3ed70_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c3ed70_0, 0, 4;
T_37.11 ;
    %load/vec4 v0000000000c3e190_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c42570_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c41cb0_0, 0, 32;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c42570_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c41cb0_0, 0, 32;
T_37.13 ;
    %load/vec4 v0000000000c3e730_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c433d0_0, 0, 32;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c433d0_0, 0, 32;
T_37.15 ;
    %load/vec4 v0000000000c433d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c41850_0, 0, 32;
    %load/vec4 v0000000000c3e190_0;
    %store/vec4 v0000000000c3e370_0, 0, 32;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c41850_0, 0, 32;
    %load/vec4 v0000000000c3e190_0;
    %store/vec4 v0000000000c3e370_0, 0, 32;
T_37.17 ;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0000000000c3e730_0;
    %parti/s 1, 24, 6;
    %pad/u 32;
    %store/vec4 v0000000000c3df10_0, 0, 32;
    %load/vec4 v0000000000c3df10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c41850_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c42570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e370_0, 0, 32;
    %jmp T_37.19;
T_37.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c41850_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c42570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e370_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c3ed70_0, 0, 4;
T_37.19 ;
    %jmp T_37.5;
T_37.5 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000000000090fd10;
T_38 ;
    %wait E_0000000000bbc240;
    %load/vec4 v0000000000c43290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000c43510_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000c431f0_0;
    %store/vec4 v0000000000c43510_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000000000091f820;
T_39 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000b7bf20_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000000000b922a0_0, 0, 1;
    %load/vec4 v0000000000b7bf20_0;
    %parti/s 4, 2, 3;
    %store/vec4 v0000000000b93380_0, 0, 4;
    %load/vec4 v0000000000b7bf20_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000b92840_0, 0, 1;
    %load/vec4 v0000000000b7bf20_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000b91e40_0, 0, 1;
    %load/vec4 v0000000000c3bfa0_0;
    %store/vec4 v0000000000b928e0_0, 0, 1;
    %load/vec4 v0000000000976590_0;
    %store/vec4 v0000000000b92fc0_0, 0, 1;
    %load/vec4 v0000000000c3c360_0;
    %store/vec4 v0000000000c3bdc0_0, 0, 32;
    %load/vec4 v0000000000c3d1c0_0;
    %store/vec4 v0000000000c3cae0_0, 0, 32;
    %load/vec4 v0000000000c3b820_0;
    %store/vec4 v0000000000c3bf00_0, 0, 32;
    %load/vec4 v0000000000b7bb60_0;
    %store/vec4 v0000000000b91da0_0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000b92b60_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000b92520_0, 0, 32;
    %load/vec4 v00000000009761d0_0;
    %store/vec4 v0000000000b925c0_0, 0, 8;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000951460;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3dc90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e7d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3ec30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3da10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3e4b0_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0000000000951460;
T_41 ;
    %wait E_0000000000bbc000;
    %load/vec4 v0000000000c3e410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3e4b0_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3e4b0_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c3e4b0_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c3ddd0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3ddd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3e4b0_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c3ddd0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c3e4b0_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000c3d830_0;
    %pad/u 33;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000c3e050_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c3f310_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c3f310_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000c3e7d0_0, 0, 32;
    %load/vec4 v0000000000c3f310_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000c3dc90_0, 0, 32;
    %load/vec4 v0000000000c3f310_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c3ec30_0, 0, 32;
    %load/vec4 v0000000000c3e4b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000c3d830_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3e050_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000c3f310_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3e050_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3da10_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3da10_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3da10_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000c3e4b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000c3e050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3d830_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000c3f310_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3d830_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3da10_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3da10_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3da10_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000c3e4b0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000c3d830_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3e050_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000c3d830_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c3f310_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c3da10_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3da10_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c3da10_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000c4f940;
T_42 ;
    %wait E_0000000000bbd0c0;
    %load/vec4 v0000000000c50d30_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c51af0_0, 0, 3;
    %load/vec4 v0000000000c50d30_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c512d0_0, 0, 2;
    %load/vec4 v0000000000c51af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000c51550_0;
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c50d30_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c517d0_0, 0, 32;
    %load/vec4 v0000000000c51910_0;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %load/vec4 v0000000000c512d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000c52090_0;
    %load/vec4 v0000000000c517d0_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000c529f0_0;
    %store/vec4 v0000000000c51910_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000c52090_0;
    %load/vec4 v0000000000c517d0_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000c529f0_0;
    %store/vec4 v0000000000c51910_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000c51550_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c51eb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000c52090_0;
    %load/vec4 v0000000000c517d0_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %load/vec4 v0000000000c51eb0_0;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000c529f0_0;
    %store/vec4 v0000000000c51910_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000c52090_0;
    %load/vec4 v0000000000c517d0_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000c529f0_0;
    %store/vec4 v0000000000c51910_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c50d30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c50d30_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c517d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000c52090_0;
    %load/vec4 v0000000000c517d0_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000c515f0_0;
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c50d30_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000c50d30_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c50d30_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000c50d30_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c52130_0, 0, 2;
    %load/vec4 v0000000000c52130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000c52090_0;
    %load/vec4 v0000000000c517d0_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000c529f0_0;
    %store/vec4 v0000000000c51910_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000c517d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000c52090_0;
    %load/vec4 v0000000000c517d0_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000c529f0_0;
    %store/vec4 v0000000000c51910_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000c517d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c515f0_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000c51550_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c51eb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000c52090_0;
    %load/vec4 v0000000000c517d0_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %load/vec4 v0000000000c51eb0_0;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000c529f0_0;
    %store/vec4 v0000000000c51910_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000c517d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000c52090_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c51230_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000c51230_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c50d30_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c52b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000c52090_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c52b30_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c51ff0_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000c51ff0_0;
    %store/vec4 v0000000000c519b0_0, 0, 32;
    %load/vec4 v0000000000c529f0_0;
    %load/vec4 v0000000000c519b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000c52090_0;
    %load/vec4 v0000000000c517d0_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c529f0_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c515f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c515f0_0, 0, 32;
    %load/vec4 v0000000000c52090_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c52090_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000c529f0_0;
    %store/vec4 v0000000000c51910_0, 0, 1;
    %load/vec4 v0000000000c515f0_0;
    %store/vec4 v0000000000c50830_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000910030;
T_43 ;
    %wait E_0000000000bbc2c0;
    %load/vec4 v0000000000c42250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000c41fd0_0;
    %store/vec4 v0000000000c42070_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000c42bb0_0;
    %store/vec4 v0000000000c42070_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000000000091cf30;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba1f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3c30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba3730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_000000000091cf30;
T_45 ;
    %wait E_0000000000bbab00;
    %load/vec4 v0000000000ba2010_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000ba1f70_0, 0, 32;
    %load/vec4 v0000000000ba2010_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000ba3190_0, 0, 32;
    %load/vec4 v0000000000ba2010_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000ba3c30_0, 0, 32;
    %load/vec4 v0000000000ba2010_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000ba3730_0, 0, 32;
    %load/vec4 v0000000000ba2c90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000ba3190_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000ba3190_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000ba3c30_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000ba3c30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000ba1f70_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000ba1f70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000ba3730_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000ba3730_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000ba3c30_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba3190_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000ba3c30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba3190_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000ba3730_0;
    %load/vec4 v0000000000ba1f70_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000ba3730_0;
    %load/vec4 v0000000000ba1f70_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000ba3190_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba1f70_0;
    %load/vec4 v0000000000ba3730_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000ba3190_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ba1f70_0;
    %load/vec4 v0000000000ba3730_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ba26f0_0, 0, 32;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000000000091d0c0;
T_46 ;
    %wait E_0000000000bbc500;
    %load/vec4 v0000000000ba2d30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ba2dd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000ba2e70_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000ba2e70_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000000000091f690;
T_47 ;
    %wait E_0000000000bbb9c0;
    %load/vec4 v0000000000ba32d0_0;
    %store/vec4 v0000000000ba3910_0, 0, 32;
    %load/vec4 v0000000000b91bc0_0;
    %store/vec4 v0000000000ba3050_0, 0, 32;
    %load/vec4 v0000000000ba3cd0_0;
    %store/vec4 v0000000000ba39b0_0, 0, 4;
    %load/vec4 v0000000000ba1e30_0;
    %store/vec4 v0000000000b92d40_0, 0, 1;
    %load/vec4 v0000000000ba2f10_0;
    %store/vec4 v0000000000ba3370_0, 0, 1;
    %load/vec4 v0000000000ba3870_0;
    %store/vec4 v0000000000b927a0_0, 0, 1;
    %load/vec4 v0000000000ba2fb0_0;
    %store/vec4 v0000000000b92200_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000000970500;
T_48 ;
    %wait E_0000000000bbc580;
    %load/vec4 v0000000000c42890_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000c424d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000c41f30_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c41a30_0;
    %store/vec4a v0000000000c42e30, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000c41a30_0;
    %load/vec4a v0000000000c42e30, 4;
    %pad/u 32;
    %store/vec4 v0000000000c422f0_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000c424d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000c41f30_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c41a30_0;
    %store/vec4a v0000000000c42e30, 4, 0;
    %load/vec4 v0000000000c41f30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c41a30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c42e30, 4, 0;
    %load/vec4 v0000000000c41f30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c41a30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c42e30, 4, 0;
    %load/vec4 v0000000000c41f30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c41a30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c42e30, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000c41a30_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c42e30, 4;
    %load/vec4 v0000000000c41a30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c42e30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c41a30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c42e30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c41a30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c42e30, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c422f0_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000c43e00;
T_49 ;
    %wait E_0000000000bbc3c0;
    %load/vec4 v0000000000c42430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c42110_0;
    %store/vec4 v0000000000c42f70_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c426b0_0;
    %store/vec4 v0000000000c42f70_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000009172d0;
T_50 ;
    %wait E_0000000000bbbf00;
    %load/vec4 v0000000000c3d620_0;
    %store/vec4 v0000000000c3c680_0, 0, 32;
    %load/vec4 v0000000000c3d440_0;
    %store/vec4 v0000000000c3ccc0_0, 0, 32;
    %load/vec4 v0000000000c3ca40_0;
    %store/vec4 v0000000000c3d580_0, 0, 4;
    %load/vec4 v0000000000c3d300_0;
    %store/vec4 v0000000000c3cf40_0, 0, 1;
    %load/vec4 v0000000000c3c540_0;
    %store/vec4 v0000000000c3c860_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000000c44120;
T_51 ;
    %wait E_0000000000bbd7c0;
    %load/vec4 v0000000000c46670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000c42cf0_0;
    %store/vec4 v0000000000c42d90_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000c42750_0;
    %store/vec4 v0000000000c42d90_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000970690;
T_52 ;
    %wait E_0000000000bbc140;
    %load/vec4 v0000000000c417b0_0;
    %load/vec4 v0000000000c41990_0;
    %load/vec4 v0000000000c43010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c41ad0_0;
    %load/vec4 v0000000000c43010_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c421b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c41c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c430b0_0, 0, 1;
T_52.0 ;
    %load/vec4 v0000000000c417b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c430b0_0, 0, 1;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c430b0_0, 0, 1;
T_52.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c421b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c41c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c430b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c435b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c43150_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c43470_0, 0, 2;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000000000091cda0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c53e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c53030_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_000000000091cda0;
T_54 ;
    %vpi_func 2 86 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c54390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c50dd0_0, 0, 32;
T_54.0 ;
    %vpi_func 2 88 "$feof" 32, v0000000000c54390_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %vpi_func 2 89 "$fscanf" 32, v0000000000c54390_0, "%b", v0000000000c542f0_0 {0 0 0};
    %store/vec4 v0000000000c53f30_0, 0, 32;
    %load/vec4 v0000000000c542f0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c50dd0_0;
    %store/vec4a v0000000000c44e10, 4, 0;
    %load/vec4 v0000000000c50dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c50dd0_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 2 94 "$fclose", v0000000000c54390_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c530d0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c530d0_0;
    %store/vec4 v0000000000c50dd0_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_000000000091cda0;
T_55 ;
    %vpi_call 2 100 "$display", "\012\012                    ------------------ID State-------------------            ------------------EX State------------------           --------MEM State------          -------WB State-------       -------Instruction-------" {0 0 0};
    %vpi_call 2 101 "$display", "         PC      B_instr | shift_imm |   alu  | load | R F | mem_r_w           shift_imm | alu  | load | R F | mem_r_w                load | R F | mem_r_w                load | R F              " {0 0 0};
    %end;
    .thread T_55;
    .scope S_000000000091cda0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c53e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c53030_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_56;
    .scope S_000000000091cda0;
T_57 ;
    %delay 1, 0;
    %load/vec4 v0000000000c53e90_0;
    %inv;
    %store/vec4 v0000000000c53e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c53030_0, 0, 1;
    %vpi_call 2 124 "$display", "%d           %b   |     %b     |  %b  |  %b   |  %b  |  %b                       %b  | %b |   %b  |  %b  | %b                         %b |  %b  | %b                         %b |  %b             %b", v0000000000c53d50_0, v0000000000c52c70_0, &PV<v0000000000c51410_0, 6, 1>, &PV<v0000000000c51410_0, 2, 4>, &PV<v0000000000c51410_0, 1, 1>, &PV<v0000000000c51410_0, 0, 1>, v0000000000c51a50_0, v0000000000c50a10_0, v0000000000c50e70_0, v0000000000c52310_0, v0000000000c52270_0, v0000000000c523b0_0, v0000000000c52810_0, v0000000000c52db0_0, v0000000000c50ab0_0, v0000000000c53670_0, v0000000000c54250_0, v0000000000c528b0_0 {0 0 0};
    %jmp T_57;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ppu.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
