#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 23 08:39:23 2024
# Process ID: 3025559
# Current directory: /scratch1/karthik/playground/iitm/fft-bsv/mit/audio/fft
# Command line: vivado
# Log file: /scratch1/karthik/playground/iitm/fft-bsv/mit/audio/fft/vivado.log
# Journal file: /scratch1/karthik/playground/iitm/fft-bsv/mit/audio/fft/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_run synth_combo -name synth_pipelined
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7321.098 ; gain = 0.000 ; free physical = 86979 ; free virtual = 118295
INFO: [Netlist 29-17] Analyzing 1064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
open_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 7321.098 ; gain = 8.004 ; free physical = 86990 ; free virtual = 118306
INFO: [Common 17-344] 'open_run' was cancelled
create_run synth_pipelined -flow {Vivado Synthesis 2020}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35ticsg324-1L
launch_runs synth_pipelined
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TOP' [/tools/bsc/inst/lib/Verilog/main.v:38]
[Tue Apr 23 08:41:32 2024] Launched synth_pipelined...
Run output will be captured here: /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.runs/synth_pipelined/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 7328.098 ; gain = 5.000 ; free physical = 86273 ; free virtual = 117594
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_combo
launch_runs synth_combo
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TOP' [/tools/bsc/inst/lib/Verilog/main.v:38]
[Tue Apr 23 08:42:34 2024] Launched synth_combo...
Run output will be captured here: /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.runs/synth_combo/runme.log
launch_runs: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:19 . Memory (MB): peak = 7404.555 ; gain = 4.625 ; free physical = 85398 ; free virtual = 116758
reset_run synth_combo
reset_run synth_pipelined
launch_runs synth_pipelined
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TOP' [/tools/bsc/inst/lib/Verilog/main.v:38]
[Tue Apr 23 08:43:08 2024] Launched synth_pipelined...
Run output will be captured here: /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.runs/synth_pipelined/runme.log
launch_runs synth_combo
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TOP' [/tools/bsc/inst/lib/Verilog/main.v:38]
[Tue Apr 23 08:45:30 2024] Launched synth_combo...
Run output will be captured here: /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.runs/synth_combo/runme.log
launch_runs: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:19 . Memory (MB): peak = 7470.562 ; gain = 4.816 ; free physical = 85373 ; free virtual = 116734
open_run synth_pipelined -constrset constrs_1 -name synth_pipelined
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7475.562 ; gain = 0.000 ; free physical = 86890 ; free virtual = 118254
INFO: [Netlist 29-17] Analyzing 1160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'default' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc:1]
Finished Parsing XDC File [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7527.590 ; gain = 0.000 ; free physical = 86795 ; free virtual = 118158
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
open_run synth_combo -name synth_combo
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7848.152 ; gain = 0.000 ; free physical = 86332 ; free virtual = 117717
INFO: [Netlist 29-17] Analyzing 1064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'default' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc:1]
Finished Parsing XDC File [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7848.152 ; gain = 0.000 ; free physical = 86264 ; free virtual = 117649
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_pipelined
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'default' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
close_design
create_run synth_combo_new -flow {Vivado Synthesis 2020}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35ticsg324-1L
launch_runs synth_combo_new
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TOP' [/tools/bsc/inst/lib/Verilog/main.v:38]
[Tue Apr 23 09:13:27 2024] Launched synth_combo_new...
Run output will be captured here: /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.runs/synth_combo_new/runme.log
delete_runs "synth_combo_new"
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 10:21:14 2024...
