soc_info0:
  description: soc_info0
  addressOffset: 0x0
  resetValue: 0x60000000
  fields:
    reserved_0_26:
      bitOffset: 0
      bitWidth: 27
      access: read-only
    chip_rdy:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    glb_id:
      bitOffset: 28
      bitWidth: 4
      access: read-only
core_cfg16:
  description: core_cfg16
  addressOffset: 0x50
  resetValue: 0x00000000
  fields:
    np_int_sta0:
      bitOffset: 0
      bitWidth: 32
      access: read-only
core_cfg17:
  description: core_cfg17
  addressOffset: 0x54
  resetValue: 0x00000000
  fields:
    np_int_sta1:
      bitOffset: 0
      bitWidth: 32
      access: read-only
core_cfg18:
  description: core_cfg18
  addressOffset: 0x58
  resetValue: 0x00000000
  fields:
    np_int_mask0:
      bitOffset: 0
      bitWidth: 32
      access: read-write
core_cfg19:
  description: core_cfg19
  addressOffset: 0x5C
  resetValue: 0x00000000
  fields:
    np_int_mask1:
      bitOffset: 0
      bitWidth: 32
      access: read-write
core_cfg20:
  description: core_cfg20
  addressOffset: 0x60
  resetValue: 0x00000000
  fields:
    np_int_clr0:
      bitOffset: 0
      bitWidth: 32
      access: write-only
core_cfg21:
  description: core_cfg21
  addressOffset: 0x64
  resetValue: 0x00000000
  fields:
    np_int_clr1:
      bitOffset: 0
      bitWidth: 32
      access: write-only
core_cfg22:
  description: core_cfg22
  addressOffset: 0x68
  resetValue: 0xFFFFFFFF
  fields:
    reg_e902_int_en0:
      bitOffset: 0
      bitWidth: 32
      access: read-write
core_cfg23:
  description: core_cfg23
  addressOffset: 0x6C
  resetValue: 0xFFFFFFFF
  fields:
    reg_e902_int_en1:
      bitOffset: 0
      bitWidth: 32
      access: read-write
core_cfg24:
  description: core_cfg24
  addressOffset: 0x70
  resetValue: 0x00000000
  fields:
    sts_e902_int_bus_0:
      bitOffset: 0
      bitWidth: 32
      access: read-only
core_cfg25:
  description: core_cfg25
  addressOffset: 0x74
  resetValue: 0x00000000
  fields:
    sts_e902_int_bus_1:
      bitOffset: 0
      bitWidth: 32
      access: read-only
sys_cfg0:
  description: sys_cfg0
  addressOffset: 0x90
  resetValue: 0x0000000F
  fields:
    reg_pll_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_fclk_en:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_hclk_en:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reg_bclk_en:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    reserved_4_5:
      bitOffset: 4
      bitWidth: 2
      access: read-only
    hbn_root_clk_sel:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    reg_hclk_div:
      bitOffset: 8
      bitWidth: 8
      access: read-write
    reg_bclk_div:
      bitOffset: 16
      bitWidth: 8
      access: read-write
    reserved_24_31:
      bitOffset: 24
      bitWidth: 8
      access: read-only
sys_cfg1:
  description: sys_cfg1
  addressOffset: 0x94
  resetValue: 0x00540054
  fields:
    reg_bclk_div_act_pulse:
      bitOffset: 0
      bitWidth: 1
      access: write-only
    reg_bclk_div_bypass:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    sts_bclk_prot_done:
      bitOffset: 2
      bitWidth: 1
      access: read-only
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    reg_bclk_sw_done_cnt:
      bitOffset: 4
      bitWidth: 4
      access: read-write
    reserved_8_15:
      bitOffset: 8
      bitWidth: 8
      access: read-only
    reg_pico_clk_div_act_pulse:
      bitOffset: 16
      bitWidth: 1
      access: write-only
    reg_pico_clk_div_bypass:
      bitOffset: 17
      bitWidth: 1
      access: read-write
    sts_pico_clk_prot_done:
      bitOffset: 18
      bitWidth: 1
      access: read-only
    reserved_19:
      bitOffset: 19
      bitWidth: 1
      access: read-only
    reg_pico_clk_sw_done_cnt:
      bitOffset: 20
      bitWidth: 4
      access: read-write
    fclk_sw_state:
      bitOffset: 24
      bitWidth: 3
      access: read-only
    reserved_27_31:
      bitOffset: 27
      bitWidth: 5
      access: read-only
bus_cfg0:
  description: bus_cfg0
  addressOffset: 0xA0
  resetValue: 0x0000FFFF
  fields:
    rg_apb2_pck_force:
      bitOffset: 0
      bitWidth: 16
      access: read-write
    reserved_16_31:
      bitOffset: 16
      bitWidth: 16
      access: read-only
emi_cfg0:
  description: emi_cfg0
  addressOffset: 0xE0
  resetValue: 0x00000200
  fields:
    reserved_0_8:
      bitOffset: 0
      bitWidth: 9
      access: read-only
    reg_emi_clk_en:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    reserved_10_13:
      bitOffset: 10
      bitWidth: 4
      access: read-only
    reg_emi_clk_sel:
      bitOffset: 14
      bitWidth: 3
      access: read-write
    reserved_17_21:
      bitOffset: 17
      bitWidth: 5
      access: read-only
    reg_emi_clk_div:
      bitOffset: 22
      bitWidth: 2
      access: read-write
    reserved_24_31:
      bitOffset: 24
      bitWidth: 8
      access: read-only
rtc_cfg0:
  description: rtc_cfg0
  addressOffset: 0xF0
  resetValue: 0x00080010
  fields:
    cpu_rtc_div:
      bitOffset: 0
      bitWidth: 17
      access: read-write
    reserved_17:
      bitOffset: 17
      bitWidth: 1
      access: read-only
    cpu_rtc_en:
      bitOffset: 18
      bitWidth: 1
      access: read-write
    cpu_rtc_sel:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    reserved_20_31:
      bitOffset: 20
      bitWidth: 12
      access: read-only
adc_cfg0:
  description: adc_cfg0
  addressOffset: 0x110
  resetValue: 0x00000102
  fields:
    gpadc_32m_clk_div:
      bitOffset: 0
      bitWidth: 6
      access: read-write
    reserved_6:
      bitOffset: 6
      bitWidth: 1
      access: read-only
    gpadc_32m_clk_sel:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    gpadc_32m_div_en:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9_31:
      bitOffset: 9
      bitWidth: 23
      access: read-only
dac_cfg0:
  description: dac_cfg0
  addressOffset: 0x120
  resetValue: 0x0F000003
  fields:
    gpdaca_rstn_ana:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    gpdacb_rstn_ana:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reserved_2_6:
      bitOffset: 2
      bitWidth: 5
      access: read-only
    gpdac_test_en:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    gpdac_ref_sel:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    gpdac_test_sel:
      bitOffset: 9
      bitWidth: 3
      access: read-write
    reserved_12_23:
      bitOffset: 12
      bitWidth: 12
      access: read-only
    gpdac_reserved:
      bitOffset: 24
      bitWidth: 8
      access: read-write
dac_cfg1:
  description: dac_cfg1
  addressOffset: 0x124
  resetValue: 0x000C0000
  fields:
    gpdac_a_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    gpdac_ioa_en:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reserved_2_17:
      bitOffset: 2
      bitWidth: 16
      access: read-only
    gpdac_a_rng:
      bitOffset: 18
      bitWidth: 2
      access: read-write
    gpdac_a_outmux:
      bitOffset: 20
      bitWidth: 3
      access: read-write
    reserved_23_31:
      bitOffset: 23
      bitWidth: 9
      access: read-only
dac_cfg2:
  description: dac_cfg2
  addressOffset: 0x128
  resetValue: 0x000C0000
  fields:
    gpdac_b_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    gpdac_iob_en:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reserved_2_17:
      bitOffset: 2
      bitWidth: 16
      access: read-only
    gpdac_b_rng:
      bitOffset: 18
      bitWidth: 2
      access: read-write
    gpdac_b_outmux:
      bitOffset: 20
      bitWidth: 3
      access: read-write
    reserved_23_31:
      bitOffset: 23
      bitWidth: 9
      access: read-only
dac_cfg3:
  description: dac_cfg3
  addressOffset: 0x12C
  resetValue: 0x00000000
  fields:
    gpdac_b_data:
      bitOffset: 0
      bitWidth: 10
      access: read-write
    reserved_10_15:
      bitOffset: 10
      bitWidth: 6
      access: read-only
    gpdac_a_data:
      bitOffset: 16
      bitWidth: 10
      access: read-write
    reserved_26_31:
      bitOffset: 26
      bitWidth: 6
      access: read-only
dma_cfg0:
  description: dma_cfg0
  addressOffset: 0x130
  resetValue: 0xFF000000
  fields:
    reserved_0_23:
      bitOffset: 0
      bitWidth: 24
      access: read-only
    dma_clk_en:
      bitOffset: 24
      bitWidth: 8
      access: read-write
dma_cfg1:
  description: dma_cfg1
  addressOffset: 0x134
  resetValue: 0xFF000000
  fields:
    reserved_0_23:
      bitOffset: 0
      bitWidth: 24
      access: read-only
    dma2_clk_en:
      bitOffset: 24
      bitWidth: 8
      access: read-write
dma_cfg2:
  description: dma_cfg2
  addressOffset: 0x138
  resetValue: 0x00000000
  fields:
    reg_dma_cn_sel:
      bitOffset: 0
      bitWidth: 32
      access: read-write
ir_cfg0:
  description: ir_cfg0
  addressOffset: 0x140
  resetValue: 0x008F0000
  fields:
    reserved_0_15:
      bitOffset: 0
      bitWidth: 16
      access: read-only
    ir_clk_div:
      bitOffset: 16
      bitWidth: 6
      access: read-write
    reserved_22:
      bitOffset: 22
      bitWidth: 1
      access: read-only
    ir_clk_en:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    reserved_24_31:
      bitOffset: 24
      bitWidth: 8
      access: read-only
ir_cfg1:
  description: ir_cfg1
  addressOffset: 0x144
  resetValue: 0x00000080
  fields:
    led_din_reg:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    led_din_sel:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    led_din_polarity_sel:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    leddrv_ibias:
      bitOffset: 4
      bitWidth: 4
      access: read-write
    ir_rx_gpio_sel:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    reserved_12_30:
      bitOffset: 12
      bitWidth: 19
      access: read-only
    pu_leddrv:
      bitOffset: 31
      bitWidth: 1
      access: read-write
uart_cfg0:
  description: uart_cfg0
  addressOffset: 0x150
  resetValue: 0x00000017
  fields:
    uart_clk_div:
      bitOffset: 0
      bitWidth: 3
      access: read-write
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    uart_clk_en:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reserved_5_6:
      bitOffset: 5
      bitWidth: 2
      access: read-only
    hbn_uart_clk_sel:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reserved_8_21:
      bitOffset: 8
      bitWidth: 14
      access: read-only
    hbn_uart_clk_sel2:
      bitOffset: 22
      bitWidth: 1
      access: read-only
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    uart2_io_sel:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reserved_25_31:
      bitOffset: 25
      bitWidth: 7
      access: read-only
uart_cfg1:
  description: uart_cfg1
  addressOffset: 0x154
  resetValue: 0x76543210
  fields:
    uart_sig_0_sel:
      bitOffset: 0
      bitWidth: 4
      access: read-write
    uart_sig_1_sel:
      bitOffset: 4
      bitWidth: 4
      access: read-write
    uart_sig_2_sel:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    uart_sig_3_sel:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    uart_sig_4_sel:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    uart_sig_5_sel:
      bitOffset: 20
      bitWidth: 4
      access: read-write
    uart_sig_6_sel:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    uart_sig_7_sel:
      bitOffset: 28
      bitWidth: 4
      access: read-write
uart_cfg2:
  description: uart_cfg2
  addressOffset: 0x158
  resetValue: 0x0000BA98
  fields:
    uart_sig_8_sel:
      bitOffset: 0
      bitWidth: 4
      access: read-write
    uart_sig_9_sel:
      bitOffset: 4
      bitWidth: 4
      access: read-write
    uart_sig_10_sel:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    uart_sig_11_sel:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    reserved_16_31:
      bitOffset: 16
      bitWidth: 16
      access: read-only
sf_cfg0:
  description: sf_cfg0
  addressOffset: 0x170
  resetValue: 0x00002B00
  fields:
    reserved_0_7:
      bitOffset: 0
      bitWidth: 8
      access: read-only
    sf_clk_div:
      bitOffset: 8
      bitWidth: 3
      access: read-write
    sf_clk_en:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    sf_clk_sel:
      bitOffset: 12
      bitWidth: 2
      access: read-write
    sf_clk_sel2:
      bitOffset: 14
      bitWidth: 2
      access: read-write
    reserved_16_31:
      bitOffset: 16
      bitWidth: 16
      access: read-only
i2c_cfg0:
  description: i2c_cfg0
  addressOffset: 0x180
  resetValue: 0x01FF0000
  fields:
    reserved_0_15:
      bitOffset: 0
      bitWidth: 16
      access: read-only
    i2c_clk_div:
      bitOffset: 16
      bitWidth: 8
      access: read-write
    i2c_clk_en:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    i2c_clk_sel:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    reserved_26_31:
      bitOffset: 26
      bitWidth: 6
      access: read-only
i2s_cfg0:
  description: i2s_cfg0
  addressOffset: 0x190
  resetValue: 0x00000081
  fields:
    reg_i2s_ref_clk_div:
      bitOffset: 0
      bitWidth: 6
      access: read-write
    reg_i2s_di_ref_clk_sel:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reg_i2s_ref_clk_en:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    reg_i2s_do_ref_clk_sel:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9_31:
      bitOffset: 9
      bitWidth: 23
      access: read-only
spi_cfg0:
  description: spi_cfg0
  addressOffset: 0x1B0
  resetValue: 0x00000103
  fields:
    spi_clk_div:
      bitOffset: 0
      bitWidth: 5
      access: read-write
    reserved_5_7:
      bitOffset: 5
      bitWidth: 3
      access: read-only
    spi_clk_en:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    spi_clk_sel:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    reserved_10_15:
      bitOffset: 10
      bitWidth: 6
      access: read-only
    spi_swap_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reserved_20_31:
      bitOffset: 20
      bitWidth: 12
      access: read-only
qdec_cfg0:
  description: qdec_cfg0
  addressOffset: 0x1C0
  resetValue: 0x00000000
  fields:
    reserved_0_31:
      bitOffset: 0
      bitWidth: 32
      access: read-only
pwm_cfg0:
  description: pwm_cfg0
  addressOffset: 0x1D0
  resetValue: 0x00000000
  fields:
    reg_pwm1_io_sel:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_pwm2_io_sel:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reserved_2_31:
      bitOffset: 2
      bitWidth: 30
      access: read-only
pdm_cfg0:
  description: pdm_cfg0
  addressOffset: 0x1E0
  resetValue: 0x00000000
  fields:
    reg_pdm_io_sel:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_31:
      bitOffset: 1
      bitWidth: 31
      access: read-only
dig_clk_cfg0:
  description: dig_clk_cfg0
  addressOffset: 0x250
  resetValue: 0x033E13E8
  fields:
    dig_32k_div:
      bitOffset: 0
      bitWidth: 11
      access: read-write
    reserved_11:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    dig_32k_en:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    dig_32k_comp:
      bitOffset: 13
      bitWidth: 1
      access: read-write
    reserved_14_15:
      bitOffset: 14
      bitWidth: 2
      access: read-only
    dig_512k_div:
      bitOffset: 16
      bitWidth: 7
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    dig_512k_en:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    dig_512k_comp:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    reserved_26_27:
      bitOffset: 26
      bitWidth: 2
      access: read-only
    dig_clk_src_sel:
      bitOffset: 28
      bitWidth: 2
      access: read-write
    reserved_30:
      bitOffset: 30
      bitWidth: 1
      access: read-only
    reg_en_platform_wakeup:
      bitOffset: 31
      bitWidth: 1
      access: read-write
dig_clk_cfg1:
  description: dig_clk_cfg1
  addressOffset: 0x254
  resetValue: 0x00000000
  fields:
    reg_mm_muxpll_160m_sel:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_mm_muxpll_240m_sel:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_mm_muxpll_320m_sel:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reserved_3_7:
      bitOffset: 3
      bitWidth: 5
      access: read-only
    reg_top_muxpll_80m_sel:
      bitOffset: 8
      bitWidth: 2
      access: read-write
    reg_top_muxpll_160m_sel:
      bitOffset: 10
      bitWidth: 2
      access: read-write
    reserved_12_31:
      bitOffset: 12
      bitWidth: 20
      access: read-only
dig_clk_cfg2:
  description: dig_clk_cfg2
  addressOffset: 0x258
  resetValue: 0x00000F00
  fields:
    chip_clk_out_0_sel:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    chip_clk_out_1_sel:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    chip_clk_out_2_sel:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    chip_clk_out_3_sel:
      bitOffset: 6
      bitWidth: 2
      access: read-write
    chip_clk_out_0_en:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    chip_clk_out_1_en:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    chip_clk_out_2_en:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    chip_clk_out_3_en:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    gpio_tmr_clk_sel:
      bitOffset: 12
      bitWidth: 2
      access: read-write
    gpio_mm_tmr_clk_sel:
      bitOffset: 14
      bitWidth: 2
      access: read-write
    reserved_16_31:
      bitOffset: 16
      bitWidth: 16
      access: read-only
dig_clk_cfg3:
  description: dig_clk_cfg3
  addressOffset: 0x25C
  resetValue: 0x00000000
  fields:
    dsi_txclkesc_sel:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    csi_txclkesc_sel:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reserved_2_31:
      bitOffset: 2
      bitWidth: 30
      access: read-only
rf_cfg0:
  description: rf_cfg0
  addressOffset: 0x260
  resetValue: 0x00000200
  fields:
    reserved_0_8:
      bitOffset: 0
      bitWidth: 9
      access: read-only
    cfg_inv_rf2_test_clk_o:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    reserved_10_31:
      bitOffset: 10
      bitWidth: 22
      access: read-only
dbg_cfg0:
  description: dbg_cfg0
  addressOffset: 0x2E0
  resetValue: 0x00000000
  fields:
    reg_dbg_ll_ctrl:
      bitOffset: 0
      bitWidth: 30
      access: read-write
    reg_dbg_ll_sel:
      bitOffset: 30
      bitWidth: 2
      access: read-write
dbg_cfg1:
  description: dbg_cfg1
  addressOffset: 0x2E4
  resetValue: 0x00000000
  fields:
    reg_dbg_lh_ctrl:
      bitOffset: 0
      bitWidth: 30
      access: read-write
    reg_dbg_lh_sel:
      bitOffset: 30
      bitWidth: 2
      access: read-write
dbg_cfg2:
  description: dbg_cfg2
  addressOffset: 0x2E8
  resetValue: 0x00000000
  fields:
    reg_dbg_hl_ctrl:
      bitOffset: 0
      bitWidth: 30
      access: read-write
    reg_dbg_hl_sel:
      bitOffset: 30
      bitWidth: 2
      access: read-write
dbg_cfg3:
  description: dbg_cfg3
  addressOffset: 0x2EC
  resetValue: 0x00000000
  fields:
    reg_dbg_hh_ctrl:
      bitOffset: 0
      bitWidth: 30
      access: read-write
    reg_dbg_hh_sel:
      bitOffset: 30
      bitWidth: 2
      access: read-write
dbg_cfg4:
  description: dbg_cfg4
  addressOffset: 0x2F0
  resetValue: 0x00000000
  fields:
    debug_oe:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    debug_i:
      bitOffset: 1
      bitWidth: 31
      access: read-only
mbist_cfg0:
  description: mbist_cfg0
  addressOffset: 0x300
  resetValue: 0x00000000
  fields:
    mbist_mode:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_31:
      bitOffset: 1
      bitWidth: 31
      access: read-only
bmx_cfg0:
  description: bmx_cfg0
  addressOffset: 0x320
  resetValue: 0x00000000
  fields:
    reg_bmx_timeout_en:
      bitOffset: 0
      bitWidth: 5
      access: read-write
    reg_bmx_arb_mode:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_bmx_timeout_clr:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reg_h_wthre_hw2ext:
      bitOffset: 7
      bitWidth: 2
      access: read-write
    bmx_busy_option_dis:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    bmx_gating_dis:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    sts_bmx_timeout_sts:
      bitOffset: 11
      bitWidth: 5
      access: read-only
    pds_apb_cfg:
      bitOffset: 16
      bitWidth: 8
      access: read-write
    hbn_apb_cfg:
      bitOffset: 24
      bitWidth: 8
      access: read-write
bmx_cfg1:
  description: bmx_cfg1
  addressOffset: 0x324
  resetValue: 0x00000000
  fields:
    reg_bmx_berr_int_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_mcu_berr_int_en:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reserved_2_15:
      bitOffset: 2
      bitWidth: 14
      access: read-only
    reg_bmx_qos_cpu:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    reg_bmx_qos_sdu:
      bitOffset: 17
      bitWidth: 1
      access: read-write
    reg_bmx_qos_sec0:
      bitOffset: 18
      bitWidth: 1
      access: read-write
    reg_bmx_qos_sec1:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    reg_bmx_qos_sec2:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    reg_bmx_qos_dma:
      bitOffset: 21
      bitWidth: 1
      access: read-write
    reg_bmx_qos_cci:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reg_bmx_qos_pldma:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    reg_bmx_qos_blem:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_bmx_qos_emacA:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    reg_bmx_qos_dma2:
      bitOffset: 26
      bitWidth: 1
      access: read-write
    reg_bmx_qos_sdhm:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    bmx_dbg_sel:
      bitOffset: 28
      bitWidth: 4
      access: read-write
bmx_cfg2:
  description: bmx_cfg2
  addressOffset: 0x328
  resetValue: 0x00013FFF
  fields:
    reg_bmx_berr_en:
      bitOffset: 0
      bitWidth: 14
      access: read-write
    reserved_14_15:
      bitOffset: 14
      bitWidth: 2
      access: read-only
    reg_mcu_berr_en:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    reserved_17_31:
      bitOffset: 17
      bitWidth: 15
      access: read-only
bmx_cfg3:
  description: bmx_cfg3
  addressOffset: 0x32C
  resetValue: 0x00000000
  fields:
    reg_bmx_berr_clr:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_bmx_berr_last:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reserved_2_7:
      bitOffset: 2
      bitWidth: 6
      access: read-only
    reg_mcu_berr_clr:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reg_mcu_berr_last:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    reserved_10_15:
      bitOffset: 10
      bitWidth: 6
      access: read-only
    sts_bmx_berr:
      bitOffset: 16
      bitWidth: 1
      access: read-only
    sts_mcu_berr:
      bitOffset: 17
      bitWidth: 1
      access: read-only
    reserved_18_23:
      bitOffset: 18
      bitWidth: 6
      access: read-only
    sts_bmx_berr_write:
      bitOffset: 24
      bitWidth: 1
      access: read-only
    sts_mcu_berr_write:
      bitOffset: 25
      bitWidth: 1
      access: read-only
    reserved_26_31:
      bitOffset: 26
      bitWidth: 6
      access: read-only
bmx_cfg4:
  description: bmx_cfg4
  addressOffset: 0x330
  resetValue: 0x00000000
  fields:
    sts_bmx_berr_src:
      bitOffset: 0
      bitWidth: 14
      access: read-only
    reserved_14_15:
      bitOffset: 14
      bitWidth: 2
      access: read-only
    sts_mcu_berr_src:
      bitOffset: 16
      bitWidth: 1
      access: read-only
    reserved_17_23:
      bitOffset: 17
      bitWidth: 7
      access: read-only
    sts_mcu_berr_id:
      bitOffset: 24
      bitWidth: 8
      access: read-only
bmx_cfg5:
  description: bmx_cfg5
  addressOffset: 0x334
  resetValue: 0x00000000
  fields:
    sts_bmx_berr_addr:
      bitOffset: 0
      bitWidth: 32
      access: read-only
bmx_cfg6:
  description: bmx_cfg6
  addressOffset: 0x338
  resetValue: 0x00000000
  fields:
    sts_mcu_berr_addr:
      bitOffset: 0
      bitWidth: 32
      access: read-only
audio_cfg0:
  description: audio_cfg0
  addressOffset: 0x340
  resetValue: 0x80838383
  fields:
    reg_audio_pdm_clk_div:
      bitOffset: 0
      bitWidth: 6
      access: read-write
    reserved_6:
      bitOffset: 6
      bitWidth: 1
      access: read-only
    reg_audio_pdm_clk_en:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    reg_audio_adc_clk_div:
      bitOffset: 8
      bitWidth: 6
      access: read-write
    reserved_14:
      bitOffset: 14
      bitWidth: 1
      access: read-only
    reg_audio_adc_clk_en:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    reg_audio_dac_clk_div:
      bitOffset: 16
      bitWidth: 6
      access: read-write
    reserved_22:
      bitOffset: 22
      bitWidth: 1
      access: read-only
    reg_audio_dac_clk_en:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    reserved_24_30:
      bitOffset: 24
      bitWidth: 7
      access: read-only
    reg_audio_auto_div_en:
      bitOffset: 31
      bitWidth: 1
      access: read-write
audio_cfg1:
  description: audio_cfg1
  addressOffset: 0x344
  resetValue: 0x00000460
  fields:
    reg_padc_clk_div:
      bitOffset: 0
      bitWidth: 10
      access: read-write
    reg_padc_clk_en:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
eth_cfg0:
  description: eth_cfg0
  addressOffset: 0x390
  resetValue: 0x000004C0
  fields:
    reserved_0_4:
      bitOffset: 0
      bitWidth: 5
      access: read-only
    cfg_sel_eth_ref_clk_o:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    cfg_inv_eth_ref_clk_o:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    cfg_inv_eth_tx_clk:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    reserved_8_9:
      bitOffset: 8
      bitWidth: 2
      access: read-only
    cfg_inv_eth_rx_clk:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
cam_cfg0:
  description: cam_cfg0
  addressOffset: 0x420
  resetValue: 0x00000000
  fields:
    reserved_0_26:
      bitOffset: 0
      bitWidth: 27
      access: read-only
    reg_cam_ref_clk_en:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    reg_cam_ref_clk_src_sel:
      bitOffset: 28
      bitWidth: 2
      access: read-write
    reg_cam_ref_clk_div:
      bitOffset: 30
      bitWidth: 2
      access: read-write
sdh_cfg0:
  description: sdh_cfg0
  addressOffset: 0x430
  resetValue: 0x00002000
  fields:
    reserved_0_8:
      bitOffset: 0
      bitWidth: 9
      access: read-only
    reg_sdh_clk_div:
      bitOffset: 9
      bitWidth: 3
      access: read-write
    reg_sdh_clk_sel:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    reg_sdh_clk_en:
      bitOffset: 13
      bitWidth: 1
      access: read-write
    reserved_14_31:
      bitOffset: 14
      bitWidth: 18
      access: read-only
tzc_cfg0:
  description: tzc_cfg0
  addressOffset: 0x490
  resetValue: 0x00000000
  fields:
    reserved_0_11:
      bitOffset: 0
      bitWidth: 12
      access: read-only
    tzc_glb_pwron_rst_lock:
      bitOffset: 12
      bitWidth: 1
      access: read-only
    tzc_glb_cpu_reset_lock:
      bitOffset: 13
      bitWidth: 1
      access: read-only
    tzc_glb_sys_reset_lock:
      bitOffset: 14
      bitWidth: 1
      access: read-only
    tzc_glb_cpu2_reset_lock:
      bitOffset: 15
      bitWidth: 1
      access: read-only
    reserved_16_20:
      bitOffset: 16
      bitWidth: 5
      access: read-only
    tzc_glb_pwr_lock:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    tzc_glb_int_lock:
      bitOffset: 22
      bitWidth: 1
      access: read-only
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    tzc_glb_cpupll_lock:
      bitOffset: 24
      bitWidth: 1
      access: read-only
    tzc_glb_misc_lock:
      bitOffset: 25
      bitWidth: 1
      access: read-only
    tzc_glb_sram_lock:
      bitOffset: 26
      bitWidth: 1
      access: read-only
    tzc_glb_swrst_lock:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    tzc_glb_bmx_lock:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    tzc_glb_dbg_lock:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    tzc_glb_mbist_lock:
      bitOffset: 30
      bitWidth: 1
      access: read-only
    tzc_glb_clk_lock:
      bitOffset: 31
      bitWidth: 1
      access: read-only
glb_parm_cfg0:
  description: glb_parm_cfg0
  addressOffset: 0x510
  resetValue: 0x00000B00
  fields:
    reg_bd_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1:
      bitOffset: 1
      bitWidth: 1
      access: read-only
    uart_swap_set:
      bitOffset: 2
      bitWidth: 4
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    swap_sflash_io_3_io_0:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    sel_embedded_sflash:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    reserved_10:
      bitOffset: 10
      bitWidth: 1
      access: read-only
    reg_sel_psram0_x16:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    reg_spi_0_master_mode:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    reg_spi_0_swap:
      bitOffset: 13
      bitWidth: 1
      access: read-write
    reg_sel_dbi_type_c:
      bitOffset: 14
      bitWidth: 1
      access: read-write
    ant_switch_sel:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    reserved_16:
      bitOffset: 16
      bitWidth: 1
      access: read-only
    p1_adc_test_with_cci:
      bitOffset: 17
      bitWidth: 1
      access: read-write
    p2_dac_test_with_cci:
      bitOffset: 18
      bitWidth: 1
      access: read-write
    p3_cci_use_io_2_5:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    p4_adc_test_with_jtag:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    p5_dac_test_with_jtag:
      bitOffset: 21
      bitWidth: 1
      access: read-write
    p6_sdh_use_io_0_5:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    p7_jtag_use_io_2_5:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    reserved_24:
      bitOffset: 24
      bitWidth: 1
      access: read-only
    rf1_test_mode:
      bitOffset: 25
      bitWidth: 2
      access: read-write
    reg_mm_spi_master_mode:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    reg_mm_spi_swap:
      bitOffset: 28
      bitWidth: 1
      access: read-write
    audio_test_mode:
      bitOffset: 29
      bitWidth: 1
      access: read-write
    sel_rf_audio_test:
      bitOffset: 30
      bitWidth: 2
      access: read-write
debug_cfg0:
  description: debug_cfg0
  addressOffset: 0x520
  resetValue: 0x00000000
  fields:
    reserved_0_31:
      bitOffset: 0
      bitWidth: 32
      access: read-only
debug_cfg1:
  description: debug_cfg1
  addressOffset: 0x524
  resetValue: 0x00000000
  fields:
    reserved_0_19:
      bitOffset: 0
      bitWidth: 20
      access: read-only
    debug_ndreset_gate:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    reserved_21_31:
      bitOffset: 21
      bitWidth: 11
      access: read-only
reset_sts0:
  description: reset_sts0
  addressOffset: 0x530
  resetValue: 0x00000000
  fields:
    top_reset_recorder:
      bitOffset: 0
      bitWidth: 7
      access: read-only
    clr_top_reset_recorder:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    reserved_8_31:
      bitOffset: 8
      bitWidth: 24
      access: read-only
swrst_cfg0:
  description: swrst_s1_ext + swrst_s3 + swrst_s2
  addressOffset: 0x540
  resetValue: 0x00000000
  fields:
    swrst_s00:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    swrst_s01:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reserved_2_3:
      bitOffset: 2
      bitWidth: 2
      access: read-only
    swrst_s20:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reserved_5_7:
      bitOffset: 5
      bitWidth: 3
      access: read-only
    swrst_s30:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    swrst_s31:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    swrst_s32:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    swrst_s33:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    reserved_12_15:
      bitOffset: 12
      bitWidth: 4
      access: read-only
    swrst_s1_ext_emi_misc:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    swrst_s1_ext_psram0_ctrl:
      bitOffset: 17
      bitWidth: 1
      access: read-write
    swrst_s1_ext_psram1_ctrl:
      bitOffset: 18
      bitWidth: 1
      access: read-write
    swrst_s1_ext_usb:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    swrst_s1_ext_mix2:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    swrst_s1_ext_audio:
      bitOffset: 21
      bitWidth: 1
      access: read-write
    swrst_s1_ext_sdh:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    swrst_s1_ext_emac:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    swrst_s1_ext_dma2:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reserved_25_31:
      bitOffset: 25
      bitWidth: 7
      access: read-only
swrst_cfg1:
  description: swrst_s1
  addressOffset: 0x544
  resetValue: 0x00000000
  fields:
    swrst_s10:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    swrst_s11:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    swrst_s12:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    swrst_s13:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    swrst_s14:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    swrst_s15:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    swrst_s16:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    swrst_s17:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    swrst_s18:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    swrst_s19:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    swrst_s1a:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    swrst_s1b:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    swrst_s1c:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    swrst_s1d:
      bitOffset: 13
      bitWidth: 1
      access: read-write
    swrst_s1e:
      bitOffset: 14
      bitWidth: 1
      access: read-write
    swrst_s1f:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    swrst_s1a0:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    swrst_s1a1:
      bitOffset: 17
      bitWidth: 1
      access: read-write
    swrst_s1a2:
      bitOffset: 18
      bitWidth: 1
      access: read-write
    swrst_s1a3:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    swrst_s1a4:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    swrst_s1a5:
      bitOffset: 21
      bitWidth: 1
      access: read-write
    swrst_s1a6:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    swrst_s1a7:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    swrst_s1a8:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    swrst_s1a9:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    swrst_s1aa:
      bitOffset: 26
      bitWidth: 1
      access: read-write
    swrst_s1ab:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    swrst_s1ac:
      bitOffset: 28
      bitWidth: 1
      access: read-write
    swrst_s1ad:
      bitOffset: 29
      bitWidth: 1
      access: read-write
    swrst_s1ae:
      bitOffset: 30
      bitWidth: 1
      access: read-write
    swrst_s1af:
      bitOffset: 31
      bitWidth: 1
      access: read-write
swrst_cfg2:
  description: swrst_cfg2
  addressOffset: 0x548
  resetValue: 0x00000090
  fields:
    reg_ctrl_pwron_rst:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_ctrl_cpu_reset:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_ctrl_sys_reset:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reg_ctrl_pico_reset:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    reg_ctrl_cpu2_reset:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_ctrl_chip_reset:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_wl_wdt_reset_mm_en:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reg_mmwdt2wl_rst_msk:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    reserved_8_23:
      bitOffset: 8
      bitWidth: 16
      access: read-only
    pka_clk_sel:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reserved_25_27:
      bitOffset: 25
      bitWidth: 3
      access: read-only
    reg_ctrl_reset_dummy:
      bitOffset: 28
      bitWidth: 4
      access: read-write
swrst_cfg3:
  description: Disable hreset
  addressOffset: 0x54C
  resetValue: 0x00000000
  fields:
    reserved_0_1:
      bitOffset: 0
      bitWidth: 2
      access: read-only
    disrst_s12:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    disrst_s14:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reserved_5_7:
      bitOffset: 5
      bitWidth: 3
      access: read-only
    disrst_s18:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9_10:
      bitOffset: 9
      bitWidth: 2
      access: read-only
    disrst_s1b:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    reserved_12_15:
      bitOffset: 12
      bitWidth: 4
      access: read-only
    disrst_s1a0:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    disrst_s1a1:
      bitOffset: 17
      bitWidth: 1
      access: read-write
    disrst_s1a2:
      bitOffset: 18
      bitWidth: 1
      access: read-write
    disrst_s1a3:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    disrst_s1a4:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    disrst_s1a5:
      bitOffset: 21
      bitWidth: 1
      access: read-write
    disrst_s1a6:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    disrst_s1a7:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    disrst_s1a8:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    disrst_s1a9:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    disrst_s1aa:
      bitOffset: 26
      bitWidth: 1
      access: read-write
    reserved_27_31:
      bitOffset: 27
      bitWidth: 5
      access: read-only
cgen_cfg0:
  description: cgen_m
  addressOffset: 0x580
  resetValue: 0x0000001F
  fields:
    cgen_m_cpu:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    cgen_m_sdu:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    cgen_m_sec:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    cgen_m_dma:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    cgen_m_cci:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reserved_5_31:
      bitOffset: 5
      bitWidth: 27
      access: read-only
cgen_cfg1:
  description: cgen_s1a + cgen_s1
  addressOffset: 0x584
  resetValue: 0x9B23CFFD
  fields:
    cgen_s1_rsvd0:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1:
      bitOffset: 1
      bitWidth: 1
      access: read-only
    cgen_s1_gpip:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    cgen_s1_sec_dbg:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    cgen_s1_sec_eng:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    cgen_s1_tz:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    cgen_s1_rsvd6:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    cgen_s1_ef_ctrl:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    cgen_s1_rsvd8:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    cgen_s1_rsvd9:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    cgen_s1_rsvd10:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    cgen_s1_sf_ctrl:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    cgen_s1_dma:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    cgen_s1_rsvd13:
      bitOffset: 13
      bitWidth: 1
      access: read-write
    cgen_s1_rsvd14:
      bitOffset: 14
      bitWidth: 1
      access: read-write
    cgen_s1_rsvd15:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    cgen_s1a_uart0:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    cgen_s1a_uart1:
      bitOffset: 17
      bitWidth: 1
      access: read-write
    cgen_s1a_spi:
      bitOffset: 18
      bitWidth: 1
      access: read-write
    cgen_s1a_i2c:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    cgen_s1a_pwm:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    cgen_s1a_timer:
      bitOffset: 21
      bitWidth: 1
      access: read-write
    cgen_s1a_ir:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    cgen_s1a_cks:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    cgen_s1a_rsvd8:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    cgen_s1a_i2c1:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    cgen_s1a_uart2:
      bitOffset: 26
      bitWidth: 1
      access: read-write
    cgen_s1a_rsvd11:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    cgen_s1a_rsvd12:
      bitOffset: 28
      bitWidth: 1
      access: read-write
    cgen_s1a_rsvd13:
      bitOffset: 29
      bitWidth: 1
      access: read-write
    cgen_s1a_rsvd14:
      bitOffset: 30
      bitWidth: 1
      access: read-write
    cgen_s1a_rsvd15:
      bitOffset: 31
      bitWidth: 1
      access: read-write
cgen_cfg2:
  description: cgen_s1_ext + cgen_s3
  addressOffset: 0x588
  resetValue: 0x0FFF0C11
  fields:
    cgen_s0:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_3:
      bitOffset: 1
      bitWidth: 3
      access: read-only
    cgen_s2_wifi:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reserved_5_9:
      bitOffset: 5
      bitWidth: 5
      access: read-only
    cgen_s3_bt_ble2:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    cgen_s3_m1542:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    reserved_12_15:
      bitOffset: 12
      bitWidth: 4
      access: read-only
    cgen_s1_ext_emi_misc:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    cgen_s1_ext_psram0_ctrl:
      bitOffset: 17
      bitWidth: 1
      access: read-write
    cgen_s1_ext_psram_ctrl:
      bitOffset: 18
      bitWidth: 1
      access: read-write
    cgen_s1_ext_usb:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    cgen_s1_ext_mix2:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    cgen_s1_ext_audio:
      bitOffset: 21
      bitWidth: 1
      access: read-write
    cgen_s1_ext_sdh:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    cgen_s1_ext_emac:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    cgen_s1_ext_dma2:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    cgen_s1_ext_rsvd9:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    cgen_s1_ext_rsvd10:
      bitOffset: 26
      bitWidth: 1
      access: read-write
    cgen_s1_ext_rsvd11:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    reserved_28_31:
      bitOffset: 28
      bitWidth: 4
      access: read-only
cgen_cfg3:
  description: cgen_cfg3
  addressOffset: 0x58C
  resetValue: 0x0001FFFF
  fields:
    cgen_mm_wifipll_160m:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    cgen_mm_wifipll_240m:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    cgen_mm_wifipll_320m:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    cgen_mm_aupll_div1:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    cgen_mm_aupll_div2:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    cgen_emi_cpupll_400m:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    cgen_emi_cpupll_200m:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    cgen_emi_wifipll_320m:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    cgen_emi_aupll_div1:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    cgen_top_cpupll_80m:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    cgen_top_cpupll_100m:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    cgen_top_cpupll_160m:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    cgen_top_cpupll_400m:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    cgen_top_wifipll_240m:
      bitOffset: 13
      bitWidth: 1
      access: read-write
    cgen_top_wifipll_320m:
      bitOffset: 14
      bitWidth: 1
      access: read-write
    cgen_top_aupll_div2:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    cgen_top_aupll_div1:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    reserved_17_31:
      bitOffset: 17
      bitWidth: 15
      access: read-only
hw_rsv0:
  description: hw_rsv0
  addressOffset: 0x5C0
  resetValue: 0x00000000
  fields:
    rsvd_31_0:
      bitOffset: 0
      bitWidth: 32
      access: read-only
hw_rsv1:
  description: hw_rsv1
  addressOffset: 0x5C4
  resetValue: 0x00000000
  fields:
    rsvd_31_0:
      bitOffset: 0
      bitWidth: 32
      access: read-only
hw_rsv2:
  description: hw_rsv2
  addressOffset: 0x5C8
  resetValue: 0x00000000
  fields:
    rsvd_31_0:
      bitOffset: 0
      bitWidth: 32
      access: read-only
hw_rsv3:
  description: hw_rsv3
  addressOffset: 0x5CC
  resetValue: 0xFFFFFFFF
  fields:
    rsvd_31_0:
      bitOffset: 0
      bitWidth: 32
      access: read-only
sram_cfg0:
  description: reg_sram_ret
  addressOffset: 0x600
  resetValue: 0x00000000
  fields:
    cr_mcu_cache_ret:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    cr_mcu_hsram_ret:
      bitOffset: 2
      bitWidth: 4
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    cr_wb_ram_ret:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    cr_misc_ram_ret:
      bitOffset: 9
      bitWidth: 2
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
sram_cfg1:
  description: reg_sram_slp
  addressOffset: 0x604
  resetValue: 0x00000000
  fields:
    cr_mcu_cache_slp:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    cr_mcu_hsram_slp:
      bitOffset: 2
      bitWidth: 4
      access: read-write
    cr_mcu_rom_slp:
      bitOffset: 6
      bitWidth: 2
      access: read-write
    cr_wb_ram_slp:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    cr_misc_ram_slp:
      bitOffset: 9
      bitWidth: 2
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
sram_cfg2:
  description: reg_sram_parm
  addressOffset: 0x608
  resetValue: 0x00000000
  fields:
    cr_mcu_cache_dvse:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    cr_mcu_hsram_dvse:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    cr_mcu_rom_dvse:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    cr_wb_ram_dvse:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    cr_misc_ram_dvse:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    cr_ocram_dvse:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    cr_wram_dvse:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    cr_mcu_cache_nap:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    cr_mcu_hsram_nap:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    reserved_10:
      bitOffset: 10
      bitWidth: 1
      access: read-only
    cr_wb_ram_nap:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    cr_misc_ram_nap:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    cr_ocram_nap:
      bitOffset: 13
      bitWidth: 1
      access: read-write
    cr_wram_nap:
      bitOffset: 14
      bitWidth: 1
      access: read-write
    reserved_15_31:
      bitOffset: 15
      bitWidth: 17
      access: read-only
sram_cfg3:
  description: sram_cfg3
  addressOffset: 0x60C
  resetValue: 0x00000003
  fields:
    em_sel:
      bitOffset: 0
      bitWidth: 8
      access: read-write
    reserved_8_27:
      bitOffset: 8
      bitWidth: 20
      access: read-only
    reg_vram_sel:
      bitOffset: 28
      bitWidth: 2
      access: read-write
    reserved_30_31:
      bitOffset: 30
      bitWidth: 2
      access: read-only
sram_cfg4:
  description: reg_sram_parm2
  addressOffset: 0x610
  resetValue: 0x0CCCCCCC
  fields:
    cr_mcu_cache_dvs:
      bitOffset: 0
      bitWidth: 4
      access: read-write
    cr_mcu_hsram_dvs:
      bitOffset: 4
      bitWidth: 4
      access: read-write
    cr_mcu_rom_dvs:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    cr_wb_ram_dvs:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    cr_misc_ram_dvs:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    cr_ocram_dvs:
      bitOffset: 20
      bitWidth: 4
      access: read-write
    cr_wram_dvs:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    reserved_28_31:
      bitOffset: 28
      bitWidth: 4
      access: read-only
psram_cfg0:
  description: psram_cfg0
  addressOffset: 0x620
  resetValue: 0x08000000
  fields:
    reserved_0_26:
      bitOffset: 0
      bitWidth: 27
      access: read-only
    reg_psramB_clk_en:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    reg_psramB_clk_sel:
      bitOffset: 28
      bitWidth: 2
      access: read-write
    reg_psramB_clk_div:
      bitOffset: 30
      bitWidth: 2
      access: read-write
ldo28cis:
  description: ldo28cis
  addressOffset: 0x6C0
  resetValue: 0x083AB351
  fields:
    pu_ldo28cis:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    ldo28cis_bypass:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    ldo28cis_pulldown:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    ldo28cis_pulldown_sel:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    ldo28cis_bm:
      bitOffset: 4
      bitWidth: 3
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    ldo28cis_cc:
      bitOffset: 8
      bitWidth: 3
      access: read-write
    ldo28cis_ocp_out:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    ldo28cis_ocp_th:
      bitOffset: 12
      bitWidth: 3
      access: read-write
    ldo28cis_ocp_en:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    ldo28cis_sstart_delay:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    ldo28cis_sstart_en:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    ldo28cis_vout_sel:
      bitOffset: 20
      bitWidth: 4
      access: read-write
    ldo28cis_vout_trim:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    reserved_28_31:
      bitOffset: 28
      bitWidth: 4
      access: read-only
ldo18io:
  description: ldo18io
  addressOffset: 0x6C4
  resetValue: 0x00000000
  fields:
    reserved_0_31:
      bitOffset: 0
      bitWidth: 32
      access: read-only
ldo15cis:
  description: ldo15cis
  addressOffset: 0x6C8
  resetValue: 0x088AB321
  fields:
    pu_ldo15cis:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    ldo15cis_bypass:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    ldo15cis_pulldown:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    ldo15cis_pulldown_sel:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    ldo15cis_bm:
      bitOffset: 4
      bitWidth: 3
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    ldo15cis_cc:
      bitOffset: 8
      bitWidth: 3
      access: read-write
    ldo15cis_ocp_out:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    ldo15cis_ocp_th:
      bitOffset: 12
      bitWidth: 3
      access: read-write
    ldo15cis_ocp_en:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    ldo15cis_sstart_delay:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    ldo15cis_sstart_en:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    ldo15cis_vout_sel:
      bitOffset: 20
      bitWidth: 4
      access: read-write
    ldo15cis_vout_trim:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    reserved_28_31:
      bitOffset: 28
      bitWidth: 4
      access: read-only
ldo18flash:
  description: ldo18flash
  addressOffset: 0x6CC
  resetValue: 0x073BB330
  fields:
    pu_ldo18flash:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    ldo18flash_bypass:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    ldo18flash_pulldown:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    ldo18flash_pulldown_sel:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    ldo18flash_bm:
      bitOffset: 4
      bitWidth: 3
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    ldo18flash_cc:
      bitOffset: 8
      bitWidth: 3
      access: read-write
    ldo18flash_ocp_out:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    ldo18flash_ocp_th:
      bitOffset: 12
      bitWidth: 3
      access: read-write
    ldo18flash_ocp_en:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    ldo18flash_sstart_delay:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    ldo18flash_sstart_en:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    ldo18flash_vout_sel:
      bitOffset: 20
      bitWidth: 4
      access: read-write
    ldo18flash_vout_trim:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    reserved_28_31:
      bitOffset: 28
      bitWidth: 4
      access: read-only
ldo12uhs:
  description: ldo12uhs
  addressOffset: 0x6D0
  resetValue: 0x083AB320
  fields:
    pu_ldo12uhs:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    ldo12uhs_bypass:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    ldo12uhs_pulldown:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    ldo12uhs_pulldown_sel:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    ldo12uhs_bm:
      bitOffset: 4
      bitWidth: 3
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    ldo12uhs_cc:
      bitOffset: 8
      bitWidth: 3
      access: read-write
    ldo12uhs_ocp_out:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    ldo12uhs_ocp_th:
      bitOffset: 12
      bitWidth: 3
      access: read-write
    ldo12uhs_ocp_en:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    ldo12uhs_sstart_delay:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    ldo12uhs_sstart_en:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    ldo12uhs_vout_sel:
      bitOffset: 20
      bitWidth: 4
      access: read-write
    ldo12uhs_vout_trim:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    reserved_28_31:
      bitOffset: 28
      bitWidth: 4
      access: read-only
proc_mon:
  description: proc_mon
  addressOffset: 0x6F0
  resetValue: 0x00000400
  fields:
    pu_proc_mon:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    osc_en_rvt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    osc_en_lvt:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    osc_sel:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    rstn_ringcount:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    rstn_refcount:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    refcount_div_onehot:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    ring_freq:
      bitOffset: 12
      bitWidth: 16
      access: read-only
    ring_freq_rdy:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29_31:
      bitOffset: 29
      bitWidth: 3
      access: read-only
dll_cfg0:
  description: dll_cfg0
  addressOffset: 0x700
  resetValue: 0x00000000
  fields:
    reserved_0_31:
      bitOffset: 0
      bitWidth: 32
      access: read-only
mipi_pll_cfg0:
  description: mipi_pll_cfg0
  addressOffset: 0x790
  resetValue: 0x00000125
  fields:
    mipipll_sdm_rstb:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1:
      bitOffset: 1
      bitWidth: 1
      access: read-only
    mipipll_fbdv_rstb:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reserved_3_4:
      bitOffset: 3
      bitWidth: 2
      access: read-only
    pu_mipipll_fbdv:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    pu_mipipll_cp:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    pu_mipipll_sfreg:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    pu_mipipll:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
mipi_pll_cfg1:
  description: mipi_pll_cfg1
  addressOffset: 0x794
  resetValue: 0x01100232
  fields:
    mipipll_even_div_ratio:
      bitOffset: 0
      bitWidth: 7
      access: read-write
    mipipll_even_div_en:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    mipipll_refdiv_ratio:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    reserved_12_15:
      bitOffset: 12
      bitWidth: 4
      access: read-only
    mipipll_refclk_sel:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_19:
      bitOffset: 18
      bitWidth: 2
      access: read-only
    mipipll_vg11_sel:
      bitOffset: 20
      bitWidth: 2
      access: read-write
    reserved_22_23:
      bitOffset: 22
      bitWidth: 2
      access: read-only
    mipipll_vg13_sel:
      bitOffset: 24
      bitWidth: 2
      access: read-write
    reserved_26_31:
      bitOffset: 26
      bitWidth: 6
      access: read-only
mipi_pll_cfg2:
  description: mipi_pll_cfg2
  addressOffset: 0x798
  resetValue: 0x00001E31
  fields:
    mipipll_sel_cp_bias:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_3:
      bitOffset: 1
      bitWidth: 3
      access: read-only
    mipipll_icp_5u:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    mipipll_icp_1u:
      bitOffset: 6
      bitWidth: 2
      access: read-write
    mipipll_int_frac_sw:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    mipipll_cp_startup_en:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    mipipll_cp_opamp_en:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    mipipll_cp_ota_en:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    mipipll_pfd_en:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    reserved_13_31:
      bitOffset: 13
      bitWidth: 19
      access: read-only
mipi_pll_cfg3:
  description: mipi_pll_cfg3
  addressOffset: 0x79C
  resetValue: 0x0011A011
  fields:
    mipipll_c4_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_3:
      bitOffset: 1
      bitWidth: 3
      access: read-only
    mipipll_r4:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    mipipll_r4_short:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9_11:
      bitOffset: 9
      bitWidth: 3
      access: read-only
    mipipll_c3:
      bitOffset: 12
      bitWidth: 2
      access: read-write
    mipipll_cz:
      bitOffset: 14
      bitWidth: 2
      access: read-write
    mipipll_rz:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    mipipll_lf_test_en:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    mipipll_fast_lock_en:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    reserved_21_31:
      bitOffset: 21
      bitWidth: 11
      access: read-only
mipi_pll_cfg4:
  description: mipi_pll_cfg4
  addressOffset: 0x7A0
  resetValue: 0x00008311
  fields:
    mipipll_sel_sample_clk:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_3:
      bitOffset: 2
      bitWidth: 2
      access: read-only
    mipipll_sel_fb_clk:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    mipipll_lock_det_en:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    mipipll_lock_clk_sel:
      bitOffset: 9
      bitWidth: 2
      access: read-write
    reserved_11:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    mipipll_lock_clk_inv_en:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    reserved_13_14:
      bitOffset: 13
      bitWidth: 2
      access: read-only
    mipipll_lock_win_sel:
      bitOffset: 15
      bitWidth: 2
      access: read-write
    reserved_17_31:
      bitOffset: 17
      bitWidth: 15
      access: read-only
mipi_pll_cfg5:
  description: mipi_pll_cfg5
  addressOffset: 0x7A4
  resetValue: 0x00000415
  fields:
    mipipll_vco_speed:
      bitOffset: 0
      bitWidth: 3
      access: read-write
    mipipll_vco_vdd_ctrl:
      bitOffset: 3
      bitWidth: 2
      access: read-write
    mipipll_vco_vdd_ctrl_extra:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6:
      bitOffset: 6
      bitWidth: 1
      access: read-only
    mipipll_vco_postdiv_sel:
      bitOffset: 7
      bitWidth: 3
      access: read-write
    mipipll_vco_postdiv_clk_en:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
mipi_pll_cfg6:
  description: mipi_pll_cfg6
  addressOffset: 0x7A8
  resetValue: 0x00025800
  fields:
    mipipll_sdmin:
      bitOffset: 0
      bitWidth: 19
      access: read-write
    reserved_19_23:
      bitOffset: 19
      bitWidth: 5
      access: read-only
    mipipll_sdm_bypass:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reserved_25_31:
      bitOffset: 25
      bitWidth: 7
      access: read-only
mipi_pll_cfg7:
  description: mipi_pll_cfg7
  addressOffset: 0x7AC
  resetValue: 0x00000001
  fields:
    mipipll_sdm_order_sel:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    mipipll_sdm_dith_sel:
      bitOffset: 1
      bitWidth: 2
      access: read-write
    reserved_3_31:
      bitOffset: 3
      bitWidth: 29
      access: read-only
mipi_pll_cfg8:
  description: mipi_pll_cfg8
  addressOffset: 0x7B0
  resetValue: 0x00000400
  fields:
    mipipll_dc_tp_out_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    mipipll_ten:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    mipipll_ten_sfreg:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    mipipll_dten_ckin:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    mipipll_dten_fref:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    mipipll_dten_fsdm:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    mipipll_dten_pupll:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    mipipll_dten_pll_locked:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9:
      bitOffset: 9
      bitWidth: 1
      access: read-only
    mipipll_dtest_pull_down:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
mipi_pll_cfg9:
  description: mipi_pll_cfg9
  addressOffset: 0x7B4
  resetValue: 0x00015640
  fields:
    mipipll_ssc_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_3:
      bitOffset: 1
      bitWidth: 3
      access: read-only
    mipipll_ssc_cnt:
      bitOffset: 4
      bitWidth: 8
      access: read-write
    mipipll_ssc_gain:
      bitOffset: 12
      bitWidth: 3
      access: read-write
    reserved_15:
      bitOffset: 15
      bitWidth: 1
      access: read-only
    mipipll_ssc_start_gate_en:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    reserved_17_31:
      bitOffset: 17
      bitWidth: 15
      access: read-only
uhs_pll_cfg0:
  description: uhs_pll_cfg0
  addressOffset: 0x7D0
  resetValue: 0x00000125
  fields:
    uhspll_sdm_rstb:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1:
      bitOffset: 1
      bitWidth: 1
      access: read-only
    uhspll_fbdv_rstb:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reserved_3_4:
      bitOffset: 3
      bitWidth: 2
      access: read-only
    pu_uhspll_fbdv:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    pu_uhspll_cp:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    pu_uhspll_sfreg:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    pu_uhspll:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
uhs_pll_cfg1:
  description: uhs_pll_cfg1
  addressOffset: 0x7D4
  resetValue: 0x01100254
  fields:
    uhspll_even_div_ratio:
      bitOffset: 0
      bitWidth: 7
      access: read-write
    uhspll_even_div_en:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    uhspll_refdiv_ratio:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    reserved_12_15:
      bitOffset: 12
      bitWidth: 4
      access: read-only
    uhspll_refclk_sel:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_19:
      bitOffset: 18
      bitWidth: 2
      access: read-only
    uhspll_vg11_sel:
      bitOffset: 20
      bitWidth: 2
      access: read-write
    reserved_22_23:
      bitOffset: 22
      bitWidth: 2
      access: read-only
    uhspll_vg13_sel:
      bitOffset: 24
      bitWidth: 2
      access: read-write
    reserved_26_31:
      bitOffset: 26
      bitWidth: 6
      access: read-only
uhs_pll_cfg2:
  description: uhs_pll_cfg2
  addressOffset: 0x7D8
  resetValue: 0x00001E31
  fields:
    uhspll_sel_cp_bias:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_3:
      bitOffset: 1
      bitWidth: 3
      access: read-only
    uhspll_icp_5u:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    uhspll_icp_1u:
      bitOffset: 6
      bitWidth: 2
      access: read-write
    uhspll_int_frac_sw:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    uhspll_cp_startup_en:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    uhspll_cp_opamp_en:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    uhspll_cp_ota_en:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    uhspll_pfd_en:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    reserved_13_31:
      bitOffset: 13
      bitWidth: 19
      access: read-only
uhs_pll_cfg3:
  description: uhs_pll_cfg3
  addressOffset: 0x7DC
  resetValue: 0x0011A011
  fields:
    uhspll_c4_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_3:
      bitOffset: 1
      bitWidth: 3
      access: read-only
    uhspll_r4:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    uhspll_r4_short:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9_11:
      bitOffset: 9
      bitWidth: 3
      access: read-only
    uhspll_c3:
      bitOffset: 12
      bitWidth: 2
      access: read-write
    uhspll_cz:
      bitOffset: 14
      bitWidth: 2
      access: read-write
    uhspll_rz:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    uhspll_lf_test_en:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    uhspll_fast_lock_en:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    reserved_21_31:
      bitOffset: 21
      bitWidth: 11
      access: read-only
uhs_pll_cfg4:
  description: uhs_pll_cfg4
  addressOffset: 0x7E0
  resetValue: 0x00008311
  fields:
    uhspll_sel_sample_clk:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_3:
      bitOffset: 2
      bitWidth: 2
      access: read-only
    uhspll_sel_fb_clk:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    uhspll_lock_det_en:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    uhspll_lock_clk_sel:
      bitOffset: 9
      bitWidth: 2
      access: read-write
    reserved_11:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    uhspll_lock_clk_inv_en:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    reserved_13_14:
      bitOffset: 13
      bitWidth: 2
      access: read-only
    uhspll_lock_win_sel:
      bitOffset: 15
      bitWidth: 2
      access: read-write
    reserved_17_31:
      bitOffset: 17
      bitWidth: 15
      access: read-only
uhs_pll_cfg5:
  description: uhs_pll_cfg5
  addressOffset: 0x7E4
  resetValue: 0x0000041F
  fields:
    uhspll_vco_speed:
      bitOffset: 0
      bitWidth: 3
      access: read-write
    uhspll_vco_vdd_ctrl:
      bitOffset: 3
      bitWidth: 2
      access: read-write
    uhspll_vco_vdd_ctrl_extra:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6:
      bitOffset: 6
      bitWidth: 1
      access: read-only
    uhspll_vco_postdiv_sel:
      bitOffset: 7
      bitWidth: 3
      access: read-write
    uhspll_vco_postdiv_clk_en:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
uhs_pll_cfg6:
  description: uhs_pll_cfg6
  addressOffset: 0x7E8
  resetValue: 0x00034800
  fields:
    uhspll_sdmin:
      bitOffset: 0
      bitWidth: 19
      access: read-write
    reserved_19_23:
      bitOffset: 19
      bitWidth: 5
      access: read-only
    uhspll_sdm_bypass:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reserved_25_31:
      bitOffset: 25
      bitWidth: 7
      access: read-only
uhs_pll_cfg7:
  description: uhs_pll_cfg7
  addressOffset: 0x7EC
  resetValue: 0x00000001
  fields:
    uhspll_sdm_order_sel:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    uhspll_sdm_dith_sel:
      bitOffset: 1
      bitWidth: 2
      access: read-write
    reserved_3_31:
      bitOffset: 3
      bitWidth: 29
      access: read-only
uhs_pll_cfg8:
  description: uhs_pll_cfg8
  addressOffset: 0x7F0
  resetValue: 0x00000400
  fields:
    uhspll_dc_tp_out_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    uhspll_ten:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    uhspll_ten_sfreg:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    uhspll_dten_ckin:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    uhspll_dten_fref:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    uhspll_dten_fsdm:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    uhspll_dten_pupll:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    uhspll_dten_pll_locked:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9:
      bitOffset: 9
      bitWidth: 1
      access: read-only
    uhspll_dtest_pull_down:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
uhs_pll_cfg9:
  description: uhs_pll_cfg9
  addressOffset: 0x7F4
  resetValue: 0x00015640
  fields:
    uhspll_ssc_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_3:
      bitOffset: 1
      bitWidth: 3
      access: read-only
    uhspll_ssc_cnt:
      bitOffset: 4
      bitWidth: 8
      access: read-write
    uhspll_ssc_gain:
      bitOffset: 12
      bitWidth: 3
      access: read-write
    reserved_15:
      bitOffset: 15
      bitWidth: 1
      access: read-only
    uhspll_ssc_start_gate_en:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    reserved_17_31:
      bitOffset: 17
      bitWidth: 15
      access: read-only
wifi_pll_cfg0:
  description: wifi_pll_cfg0
  addressOffset: 0x810
  resetValue: 0x000009EF
  fields:
    wifipll_sdm_rstb:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    wifipll_postdiv_rstb:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    wifipll_fbdv_rstb:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    wifipll_refdiv_rstb:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    pu_wifipll_postdiv:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    pu_wifipll_fbdv:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    pu_wifipll_clamp_op:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    pu_wifipll_pfd:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    pu_wifipll_cp:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    pu_wifipll_sfreg:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    pu_wifipll:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    pu_wifipll_clktree:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    reserved_12_31:
      bitOffset: 12
      bitWidth: 20
      access: read-only
wifi_pll_cfg1:
  description: wifi_pll_cfg1
  addressOffset: 0x814
  resetValue: 0x01110216
  fields:
    wifipll_postdiv:
      bitOffset: 0
      bitWidth: 7
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    wifipll_refdiv_ratio:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    reserved_12_15:
      bitOffset: 12
      bitWidth: 4
      access: read-only
    wifipll_refclk_sel:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_19:
      bitOffset: 18
      bitWidth: 2
      access: read-only
    wifipll_vg11_sel:
      bitOffset: 20
      bitWidth: 2
      access: read-write
    reserved_22_23:
      bitOffset: 22
      bitWidth: 2
      access: read-only
    wifipll_vg13_sel:
      bitOffset: 24
      bitWidth: 2
      access: read-write
    reserved_26_31:
      bitOffset: 26
      bitWidth: 6
      access: read-only
wifi_pll_cfg2:
  description: wifi_pll_cfg2
  addressOffset: 0x818
  resetValue: 0x00000621
  fields:
    wifipll_sel_cp_bias:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_3:
      bitOffset: 1
      bitWidth: 3
      access: read-only
    wifipll_icp_5u:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    wifipll_icp_1u:
      bitOffset: 6
      bitWidth: 2
      access: read-write
    wifipll_int_frac_sw:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    wifipll_cp_startup_en:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    wifipll_cp_opamp_en:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
wifi_pll_cfg3:
  description: wifi_pll_cfg3
  addressOffset: 0x81C
  resetValue: 0x00036120
  fields:
    wifipll_c4_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_3:
      bitOffset: 1
      bitWidth: 3
      access: read-only
    wifipll_r4:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    wifipll_r4_short:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9_11:
      bitOffset: 9
      bitWidth: 3
      access: read-only
    wifipll_c3:
      bitOffset: 12
      bitWidth: 2
      access: read-write
    wifipll_cz:
      bitOffset: 14
      bitWidth: 2
      access: read-write
    wifipll_rz:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    reserved_19_31:
      bitOffset: 19
      bitWidth: 13
      access: read-only
wifi_pll_cfg4:
  description: wifi_pll_cfg4
  addressOffset: 0x820
  resetValue: 0x00000111
  fields:
    wifipll_sel_sample_clk:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_3:
      bitOffset: 2
      bitWidth: 2
      access: read-only
    wifipll_sel_fb_clk:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    wifipll_sdmclk_sel:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9_31:
      bitOffset: 9
      bitWidth: 23
      access: read-only
wifi_pll_cfg5:
  description: wifi_pll_cfg5
  addressOffset: 0x824
  resetValue: 0x00001105
  fields:
    wifipll_vco_speed:
      bitOffset: 0
      bitWidth: 3
      access: read-write
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    wifipll_vco_div1_en:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reserved_5_7:
      bitOffset: 5
      bitWidth: 3
      access: read-only
    wifipll_vco_div2_en:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9_11:
      bitOffset: 9
      bitWidth: 3
      access: read-only
    wifipll_vco_div3_en:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    reserved_13_31:
      bitOffset: 13
      bitWidth: 19
      access: read-only
wifi_pll_cfg6:
  description: wifi_pll_cfg6
  addressOffset: 0x828
  resetValue: 0x01800000
  fields:
    wifipll_sdmin:
      bitOffset: 0
      bitWidth: 26
      access: read-write
    reserved_26_27:
      bitOffset: 26
      bitWidth: 2
      access: read-only
    wifipll_sdm_bypass:
      bitOffset: 28
      bitWidth: 1
      access: read-write
    wifipll_sdm_bypass_hw:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reserved_30:
      bitOffset: 30
      bitWidth: 1
      access: read-only
    wifipll_sdm_ctrl_hw:
      bitOffset: 31
      bitWidth: 1
      access: read-write
wifi_pll_cfg7:
  description: wifi_pll_cfg7
  addressOffset: 0x82C
  resetValue: 0x00000032
  fields:
    wifipll_sdm_order_sel:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_3:
      bitOffset: 2
      bitWidth: 2
      access: read-only
    wifipll_sdm_noi_prbs_sel:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    wifipll_sdm_noi_prbs_en:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9_11:
      bitOffset: 9
      bitWidth: 3
      access: read-only
    wifipll_sdm_sig_prbs_sel:
      bitOffset: 12
      bitWidth: 2
      access: read-write
    reserved_14_15:
      bitOffset: 14
      bitWidth: 2
      access: read-only
    wifipll_sdm_sig_dith_sel:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_31:
      bitOffset: 18
      bitWidth: 14
      access: read-only
wifi_pll_cfg8:
  description: wifi_pll_cfg8
  addressOffset: 0x830
  resetValue: 0x000011FF
  fields:
    wifipll_en_div2:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    wifipll_en_div4:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    wifipll_en_div5:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    wifipll_en_div6:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    wifipll_en_div8:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    wifipll_en_div10:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    wifipll_en_div12:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    wifipll_en_div20:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    wifipll_en_div30:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    wifipll_sel_div2_div4:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    en_wifipll_div30_bz_adc:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    wifipll_en_div2_hw:
      bitOffset: 12
      bitWidth: 1
      access: read-only
    reserved_13_30:
      bitOffset: 13
      bitWidth: 18
      access: read-only
    wifipll_en_ctrl_hw:
      bitOffset: 31
      bitWidth: 1
      access: read-write
wifi_pll_cfg9:
  description: wifi_pll_cfg9
  addressOffset: 0x834
  resetValue: 0x00001000
  fields:
    wifipll_dc_tp_out_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    ten_wifipll:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    ten_wifipll_sfreg:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    dten_wifipll_fin:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    dten_wifipll_fref:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    dten_wifipll_fsdm:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    dten_wifipll_div30:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    dten_wifipll_div10:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    dten_wifipll_postdiv_clk:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    usbpll_dtest_pclk_en:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    usbpll_dtest_clkout_en:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    dtest_wifipll_pulldown:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    reserved_13_31:
      bitOffset: 13
      bitWidth: 19
      access: read-only
wifi_pll_cfg10:
  description: wifi_pll_cfg10
  addressOffset: 0x838
  resetValue: 0x11300434
  fields:
    reserved_0_1:
      bitOffset: 0
      bitWidth: 2
      access: read-only
    usbpll_ssc_start:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    usbpll_ssc_start_gate_en:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    usbpll_ssc_gain:
      bitOffset: 4
      bitWidth: 3
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    usbpll_ssc_en:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    usbpll_sdm_bypass:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    usbpll_sdm_order_sel:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_15:
      bitOffset: 11
      bitWidth: 5
      access: read-only
    usbpll_sdm_sig_dith_sel:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_19:
      bitOffset: 18
      bitWidth: 2
      access: read-only
    usbpll_div2_en:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    usbpll_clkout_en:
      bitOffset: 21
      bitWidth: 1
      access: read-write
    reserved_22_23:
      bitOffset: 22
      bitWidth: 2
      access: read-only
    usbpll_sel_sample_clk:
      bitOffset: 24
      bitWidth: 2
      access: read-write
    reserved_26_27:
      bitOffset: 26
      bitWidth: 2
      access: read-only
    usbpll_rstb:
      bitOffset: 28
      bitWidth: 1
      access: read-write
    pu_usbpll_mmdiv:
      bitOffset: 29
      bitWidth: 1
      access: read-write
    reserved_30_31:
      bitOffset: 30
      bitWidth: 2
      access: read-only
wifi_pll_cfg11:
  description: wifi_pll_cfg11
  addressOffset: 0x83C
  resetValue: 0x00028000
  fields:
    usbpll_sdmin:
      bitOffset: 0
      bitWidth: 19
      access: read-write
    reserved_19_31:
      bitOffset: 19
      bitWidth: 13
      access: read-only
wifi_pll_cfg12:
  description: wifi_pll_cfg12
  addressOffset: 0x840
  resetValue: 0x000000F0
  fields:
    usbpll_ssc_cnt:
      bitOffset: 0
      bitWidth: 9
      access: read-write
    reserved_9_31:
      bitOffset: 9
      bitWidth: 23
      access: read-only
wifi_pll_cfg13:
  description: wifi_pll_cfg13
  addressOffset: 0x844
  resetValue: 0x00000000
  fields:
    wifipll_resv:
      bitOffset: 0
      bitWidth: 16
      access: read-write
    reserved_16_20:
      bitOffset: 16
      bitWidth: 5
      access: read-only
    usbpll_dl_ctrl:
      bitOffset: 21
      bitWidth: 1
      access: read-write
    wifipll_dl_ctrl_30_bz_adc:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    wifipll_dl_ctrl_30:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    wifipll_dl_ctrl_20:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    wifipll_dl_ctrl_12:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    wifipll_dl_ctrl_10:
      bitOffset: 26
      bitWidth: 1
      access: read-write
    wifipll_dl_ctrl_8:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    wifipll_dl_ctrl_6:
      bitOffset: 28
      bitWidth: 1
      access: read-write
    wifipll_dl_ctrl_5:
      bitOffset: 29
      bitWidth: 1
      access: read-write
    wifipll_dl_ctrl_4:
      bitOffset: 30
      bitWidth: 1
      access: read-write
    wifipll_dl_ctrl_2:
      bitOffset: 31
      bitWidth: 1
      access: read-write
gauge:
  description: gauge
  addressOffset: 0x8A4
  resetValue: 0x080029A8
  fields:
    gauge_reserve:
      bitOffset: 0
      bitWidth: 3
      access: read-write
    gauge_ictrl_adc:
      bitOffset: 3
      bitWidth: 2
      access: read-write
    gauge_dem_en:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    gauge_ckb_en:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    gauge_chop_phas:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    gauge_chop_freq:
      bitOffset: 8
      bitWidth: 3
      access: read-write
    gauge_chop_en:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    gauge_sel_edge:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    gauge_quan_gain:
      bitOffset: 13
      bitWidth: 2
      access: read-write
    gauge_sdm_pu:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    gauge_channel_sel:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    gauge_channel_en:
      bitOffset: 17
      bitWidth: 1
      access: read-write
    gauge_lp_mode:
      bitOffset: 18
      bitWidth: 1
      access: read-write
    reserved_19:
      bitOffset: 19
      bitWidth: 1
      access: read-only
    tmux_gauge_power:
      bitOffset: 20
      bitWidth: 3
      access: read-write
    ten_gauge_power:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    ntc_bias_sel:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    ntc_bias_en:
      bitOffset: 28
      bitWidth: 1
      access: read-write
    gauge_ldo_pu:
      bitOffset: 29
      bitWidth: 1
      access: read-write
    gauge_vcm_pu:
      bitOffset: 30
      bitWidth: 1
      access: read-write
    gauge_bg_pu:
      bitOffset: 31
      bitWidth: 1
      access: read-write
gauge_rx_fifo_ctrl:
  description: gauge_rx_fifo_ctrl
  addressOffset: 0x8B8
  resetValue: 0x03010000
  fields:
    gauge_rx_fifo_flush:
      bitOffset: 0
      bitWidth: 1
      access: write-only
    gauge_rxo_int_en:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    gauge_rxu_int_en:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    gauge_rxa_int_en:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    gauge_rx_drq_en:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    gauge_rx_data_res:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_7:
      bitOffset: 6
      bitWidth: 2
      access: read-only
    gauge_rx_ch_en:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reserved_9_13:
      bitOffset: 9
      bitWidth: 5
      access: read-only
    gauge_rx_drq_cnt:
      bitOffset: 14
      bitWidth: 2
      access: read-write
    gauge_rx_trg_level:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    reserved_19_23:
      bitOffset: 19
      bitWidth: 5
      access: read-only
    gauge_rx_data_mode:
      bitOffset: 24
      bitWidth: 2
      access: read-write
    reserved_26_31:
      bitOffset: 26
      bitWidth: 6
      access: read-only
gauge_rx_fifo_status:
  description: gauge_rx_fifo_status
  addressOffset: 0x8BC
  resetValue: 0x00000000
  fields:
    reserved_0:
      bitOffset: 0
      bitWidth: 1
      access: read-only
    gauge_rxo_int:
      bitOffset: 1
      bitWidth: 1
      access: read-only
    gauge_rxu_int:
      bitOffset: 2
      bitWidth: 1
      access: read-only
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    gauge_rxa_int:
      bitOffset: 4
      bitWidth: 1
      access: read-only
    reserved_5_15:
      bitOffset: 5
      bitWidth: 11
      access: read-only
    gauge_rxa_cnt:
      bitOffset: 16
      bitWidth: 3
      access: read-only
    reserved_19_23:
      bitOffset: 19
      bitWidth: 5
      access: read-only
    gauge_rxa:
      bitOffset: 24
      bitWidth: 1
      access: read-only
    reserved_25_31:
      bitOffset: 25
      bitWidth: 7
      access: read-only
gauge_rx_fifo_data:
  description: gauge_rx_fifo_data
  addressOffset: 0x8C0
  resetValue: 0x00000000
  fields:
    gauge_rx_data:
      bitOffset: 0
      bitWidth: 32
      access: read-only
gpio_cfg0:
  description: gpio_cfg0
  addressOffset: 0x8C4
  resetValue: 0x00400B02
  fields:
    reg_gpio_0_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_0_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_0_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_0_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_0_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_0_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_0_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_0_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_0_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_0_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_0_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_0_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_0_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_0_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_0_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_0_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg1:
  description: gpio_cfg1
  addressOffset: 0x8C8
  resetValue: 0x00400B02
  fields:
    reg_gpio_1_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_1_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_1_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_1_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_1_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_1_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_1_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_1_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_1_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_1_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_1_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_1_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_1_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_1_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_1_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_1_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg2:
  description: gpio_cfg2
  addressOffset: 0x8CC
  resetValue: 0x00400B02
  fields:
    reg_gpio_2_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_2_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_2_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_2_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_2_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_2_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_2_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_2_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_2_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_2_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_2_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_2_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_2_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_2_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_2_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_2_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg3:
  description: gpio_cfg3
  addressOffset: 0x8D0
  resetValue: 0x00400F03
  fields:
    reg_gpio_3_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_3_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_3_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_3_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_3_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_3_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_3_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_3_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_3_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_3_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_3_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_3_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_3_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_3_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_3_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_3_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg4:
  description: gpio_cfg4
  addressOffset: 0x8D4
  resetValue: 0x00400F03
  fields:
    reg_gpio_4_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_4_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_4_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_4_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_4_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_4_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_4_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_4_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_4_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_4_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_4_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_4_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_4_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_4_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_4_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_4_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg5:
  description: gpio_cfg5
  addressOffset: 0x8D8
  resetValue: 0x00400F03
  fields:
    reg_gpio_5_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_5_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_5_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_5_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_5_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_5_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_5_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_5_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_5_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_5_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_5_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_5_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_5_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_5_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_5_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_5_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg6:
  description: gpio_cfg6
  addressOffset: 0x8DC
  resetValue: 0x00400B02
  fields:
    reg_gpio_6_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_6_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_6_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_6_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_6_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_6_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_6_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_6_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_6_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_6_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_6_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_6_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_6_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_6_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_6_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_6_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg7:
  description: gpio_cfg7
  addressOffset: 0x8E0
  resetValue: 0x00400B02
  fields:
    reg_gpio_7_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_7_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_7_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_7_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_7_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_7_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_7_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_7_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_7_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_7_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_7_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_7_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_7_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_7_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_7_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_7_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg8:
  description: gpio_cfg8
  addressOffset: 0x8E4
  resetValue: 0x00400B02
  fields:
    reg_gpio_8_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_8_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_8_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_8_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_8_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_8_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_8_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_8_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_8_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_8_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_8_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_8_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_8_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_8_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_8_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_8_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg9:
  description: gpio_cfg9
  addressOffset: 0x8E8
  resetValue: 0x00400B02
  fields:
    reg_gpio_9_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_9_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_9_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_9_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_9_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_9_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_9_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_9_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_9_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_9_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_9_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_9_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_9_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_9_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_9_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_9_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg10:
  description: gpio_cfg10
  addressOffset: 0x8EC
  resetValue: 0x00400B02
  fields:
    reg_gpio_10_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_10_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_10_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_10_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_10_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_10_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_10_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_10_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_10_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_10_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_10_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_10_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_10_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_10_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_10_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_10_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg11:
  description: gpio_cfg11
  addressOffset: 0x8F0
  resetValue: 0x00400B02
  fields:
    reg_gpio_11_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_11_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_11_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_11_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_11_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_11_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_11_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_11_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_11_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_11_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_11_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_11_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_11_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_11_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_11_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_11_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg12:
  description: gpio_cfg12
  addressOffset: 0x8F4
  resetValue: 0x00400B02
  fields:
    reg_gpio_12_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_12_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_12_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_12_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_12_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_12_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_12_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_12_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_12_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_12_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_12_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_12_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_12_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_12_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_12_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_12_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg13:
  description: gpio_cfg13
  addressOffset: 0x8F8
  resetValue: 0x00400B02
  fields:
    reg_gpio_13_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_13_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_13_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_13_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_13_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_13_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_13_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_13_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_13_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_13_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_13_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_13_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_13_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_13_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_13_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_13_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg14:
  description: gpio_cfg14
  addressOffset: 0x8FC
  resetValue: 0x00400B02
  fields:
    reg_gpio_14_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_14_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_14_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_14_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_14_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_14_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_14_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_14_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_14_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_14_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_14_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_14_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_14_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_14_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_14_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_14_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg15:
  description: gpio_cfg15
  addressOffset: 0x900
  resetValue: 0x00400B02
  fields:
    reg_gpio_15_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_15_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_15_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_15_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_15_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_15_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_15_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_15_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_15_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_15_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_15_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_15_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_15_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_15_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_15_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_15_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg16:
  description: gpio_cfg16
  addressOffset: 0x904
  resetValue: 0x00400B02
  fields:
    reg_gpio_16_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_16_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_16_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_16_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_16_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_16_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_16_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_16_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_16_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_16_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_16_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_16_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_16_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_16_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_16_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_16_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg17:
  description: gpio_cfg17
  addressOffset: 0x908
  resetValue: 0x00400B02
  fields:
    reg_gpio_17_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_17_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_17_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_17_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_17_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_17_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_17_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_17_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_17_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_17_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_17_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_17_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_17_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_17_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_17_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_17_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg18:
  description: gpio_cfg18
  addressOffset: 0x90C
  resetValue: 0x00400B02
  fields:
    reg_gpio_18_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_18_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_18_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_18_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_18_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_18_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_18_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_18_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_18_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_18_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_18_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_18_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_18_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_18_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_18_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_18_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg19:
  description: gpio_cfg19
  addressOffset: 0x910
  resetValue: 0x00400B02
  fields:
    reg_gpio_19_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_19_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_19_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_19_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_19_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_19_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_19_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_19_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_19_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_19_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_19_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_19_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_19_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_19_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_19_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_19_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg20:
  description: gpio_cfg20
  addressOffset: 0x914
  resetValue: 0x00400B02
  fields:
    reg_gpio_20_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_20_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_20_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_20_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_20_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_20_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_20_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_20_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_20_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_20_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_20_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_20_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_20_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_20_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_20_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_20_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg21:
  description: gpio_cfg21
  addressOffset: 0x918
  resetValue: 0x00400B02
  fields:
    reg_gpio_21_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_21_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_21_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_21_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_21_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_21_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_21_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_21_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_21_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_21_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_21_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_21_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_21_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_21_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_21_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_21_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg22:
  description: gpio_cfg22
  addressOffset: 0x91C
  resetValue: 0x00400B02
  fields:
    reg_gpio_22_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_22_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_22_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_22_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_22_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_22_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_22_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_22_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_22_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_22_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_22_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_22_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_22_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_22_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_22_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_22_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg23:
  description: gpio_cfg23
  addressOffset: 0x920
  resetValue: 0x00400B02
  fields:
    reg_gpio_23_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_23_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_23_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_23_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_23_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_23_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_23_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_23_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_23_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_23_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_23_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_23_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_23_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_23_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_23_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_23_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg24:
  description: gpio_cfg24
  addressOffset: 0x924
  resetValue: 0x00400B02
  fields:
    reg_gpio_24_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_24_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_24_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_24_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_24_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_24_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_24_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_24_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_24_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_24_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_24_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_24_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_24_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_24_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_24_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_24_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg25:
  description: gpio_cfg25
  addressOffset: 0x928
  resetValue: 0x00400B02
  fields:
    reg_gpio_25_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_25_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_25_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_25_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_25_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_25_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_25_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_25_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_25_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_25_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_25_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_25_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_25_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_25_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_25_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_25_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg26:
  description: gpio_cfg26
  addressOffset: 0x92C
  resetValue: 0x00400B02
  fields:
    reg_gpio_26_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_26_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_26_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_26_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_26_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_26_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_26_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_26_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_26_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_26_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_26_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_26_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_26_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_26_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_26_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_26_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg27:
  description: gpio_cfg27
  addressOffset: 0x930
  resetValue: 0x00400B02
  fields:
    reg_gpio_27_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_27_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_27_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_27_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_27_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_27_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_27_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_27_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_27_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_27_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_27_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_27_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_27_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_27_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_27_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_27_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg28:
  description: gpio_cfg28
  addressOffset: 0x934
  resetValue: 0x00400B02
  fields:
    reg_gpio_28_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_28_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_28_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_28_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_28_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_28_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_28_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_28_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_28_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_28_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_28_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_28_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_28_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_28_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_28_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_28_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg29:
  description: gpio_cfg29
  addressOffset: 0x938
  resetValue: 0x00400B02
  fields:
    reg_gpio_29_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_29_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_29_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_29_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_29_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_29_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_29_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_29_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_29_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_29_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_29_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_29_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_29_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_29_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_29_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_29_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg30:
  description: gpio_cfg30
  addressOffset: 0x93C
  resetValue: 0x00400B02
  fields:
    reg_gpio_30_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_30_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_30_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_30_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_30_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_30_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_30_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_30_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_30_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_30_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_30_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_30_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_30_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_30_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_30_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_30_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg31:
  description: gpio_cfg31
  addressOffset: 0x940
  resetValue: 0x00400B02
  fields:
    reg_gpio_31_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_31_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_31_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_31_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_31_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_31_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_31_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_31_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_31_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_31_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_31_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_31_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_31_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_31_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_31_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_31_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg32:
  description: gpio_cfg32
  addressOffset: 0x944
  resetValue: 0x00400B02
  fields:
    reg_gpio_32_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_32_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_32_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_32_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_32_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_32_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_32_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_32_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_32_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_32_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_32_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_32_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_32_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_32_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_32_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_32_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg33:
  description: gpio_cfg33
  addressOffset: 0x948
  resetValue: 0x00400B02
  fields:
    reg_gpio_33_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_33_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_33_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_33_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_33_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_33_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_33_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_33_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_33_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_33_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_33_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_33_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_33_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_33_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_33_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_33_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg34:
  description: gpio_cfg34
  addressOffset: 0x94C
  resetValue: 0x00400B02
  fields:
    reg_gpio_34_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_34_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_34_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_34_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_34_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_34_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_34_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_34_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_34_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_34_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_34_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_34_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_34_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_34_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_34_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_34_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg35:
  description: gpio_cfg35
  addressOffset: 0x950
  resetValue: 0x00400B02
  fields:
    reg_gpio_35_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_35_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_35_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_35_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_35_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_35_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_35_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_35_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_35_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_35_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_35_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_35_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_35_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_35_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_35_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_35_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg36:
  description: gpio_cfg36
  addressOffset: 0x954
  resetValue: 0x00400B02
  fields:
    reg_gpio_36_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_36_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_36_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_36_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_36_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_36_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_36_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_36_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_36_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_36_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_36_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_36_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_36_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_36_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_36_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_36_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg37:
  description: gpio_cfg37
  addressOffset: 0x958
  resetValue: 0x00400B02
  fields:
    reg_gpio_37_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_37_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_37_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_37_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_37_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_37_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_37_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_37_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_37_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_37_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_37_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_37_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_37_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_37_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_37_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_37_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg38:
  description: gpio_cfg38
  addressOffset: 0x95C
  resetValue: 0x00400B02
  fields:
    reg_gpio_38_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_38_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_38_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_38_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_38_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_38_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_38_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_38_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_38_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_38_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_38_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_38_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_38_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_38_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_38_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_38_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg39:
  description: gpio_cfg39
  addressOffset: 0x960
  resetValue: 0x00400B02
  fields:
    reg_gpio_39_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_39_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_39_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_39_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_39_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_39_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_39_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_39_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_39_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_39_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_39_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_39_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_39_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_39_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_39_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_39_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg40:
  description: gpio_cfg40
  addressOffset: 0x964
  resetValue: 0x00400B02
  fields:
    reg_gpio_40_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_40_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_40_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_40_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_40_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_40_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_40_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_40_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_40_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_40_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_40_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_40_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_40_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_40_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_40_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_40_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg41:
  description: gpio_cfg41
  addressOffset: 0x968
  resetValue: 0x00400B02
  fields:
    reg_gpio_41_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_41_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_41_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_41_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_41_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_41_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_41_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_41_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_41_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_41_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_41_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_41_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_41_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_41_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_41_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_41_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg42:
  description: gpio_cfg42
  addressOffset: 0x96C
  resetValue: 0x00400B02
  fields:
    reg_gpio_42_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_42_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_42_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_42_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_42_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_42_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_42_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_42_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_42_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_42_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_42_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_42_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_42_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_42_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_42_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_42_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg43:
  description: gpio_cfg43
  addressOffset: 0x970
  resetValue: 0x00400B02
  fields:
    reg_gpio_43_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_43_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_43_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_43_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_43_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_43_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_43_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_43_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_43_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_43_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_43_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_43_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_43_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_43_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_43_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_43_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg44:
  description: gpio_cfg44
  addressOffset: 0x974
  resetValue: 0x00400B02
  fields:
    reg_gpio_44_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_44_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_44_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_44_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_44_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_44_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_44_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_44_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_44_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_44_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_44_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_44_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_44_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_44_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_44_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_44_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg45:
  description: gpio_cfg45
  addressOffset: 0x978
  resetValue: 0x00400B02
  fields:
    reg_gpio_45_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_45_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_45_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_45_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_45_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg_gpio_45_oe:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg_gpio_45_func_sel:
      bitOffset: 8
      bitWidth: 5
      access: read-write
    reserved_13_15:
      bitOffset: 13
      bitWidth: 3
      access: read-only
    reg_gpio_45_int_mode_set:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    reg_gpio_45_int_clr:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    gpio_45_int_stat:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg_gpio_45_int_mask:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg_gpio_45_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg_gpio_45_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg_gpio_45_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reserved_27:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg_gpio_45_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reserved_29:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg_gpio_45_mode:
      bitOffset: 30
      bitWidth: 2
      access: read-write
gpio_cfg46:
  description: gpio_cfg46
  addressOffset: 0x97C
  resetValue: 0x00000002
  fields:
    reg_gpio_46_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_46_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_46_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_46_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_46_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg47:
  description: gpio_cfg47
  addressOffset: 0x980
  resetValue: 0x00000002
  fields:
    reg_gpio_47_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_47_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_47_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_47_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_47_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg48:
  description: gpio_cfg48
  addressOffset: 0x984
  resetValue: 0x00000002
  fields:
    reg_gpio_48_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_48_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_48_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_48_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_48_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg49:
  description: gpio_cfg49
  addressOffset: 0x988
  resetValue: 0x00000002
  fields:
    reg_gpio_49_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_49_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_49_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_49_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_49_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg50:
  description: gpio_cfg50
  addressOffset: 0x98C
  resetValue: 0x00000002
  fields:
    reg_gpio_50_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_50_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_50_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_50_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_50_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg51:
  description: gpio_cfg51
  addressOffset: 0x990
  resetValue: 0x00000002
  fields:
    reg_gpio_51_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_51_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_51_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_51_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_51_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg52:
  description: gpio_cfg52
  addressOffset: 0x994
  resetValue: 0x00000002
  fields:
    reg_gpio_52_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_52_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_52_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_52_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_52_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg53:
  description: gpio_cfg53
  addressOffset: 0x998
  resetValue: 0x00000002
  fields:
    reg_gpio_53_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_53_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_53_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_53_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_53_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg54:
  description: gpio_cfg54
  addressOffset: 0x99C
  resetValue: 0x00000002
  fields:
    reg_gpio_54_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_54_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_54_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_54_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_54_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg55:
  description: gpio_cfg55
  addressOffset: 0x9A0
  resetValue: 0x00000002
  fields:
    reg_gpio_55_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_55_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_55_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_55_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_55_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg56:
  description: gpio_cfg56
  addressOffset: 0x9A4
  resetValue: 0x00000002
  fields:
    reg_gpio_56_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_56_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_56_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_56_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_56_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg57:
  description: gpio_cfg57
  addressOffset: 0x9A8
  resetValue: 0x00000002
  fields:
    reg_gpio_57_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_57_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_57_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_57_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_57_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg58:
  description: gpio_cfg58
  addressOffset: 0x9AC
  resetValue: 0x00000002
  fields:
    reg_gpio_58_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_58_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_58_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_58_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_58_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg59:
  description: gpio_cfg59
  addressOffset: 0x9B0
  resetValue: 0x00000002
  fields:
    reg_gpio_59_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_59_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_59_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_59_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_59_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg60:
  description: gpio_cfg60
  addressOffset: 0x9B4
  resetValue: 0x00000002
  fields:
    reg_gpio_60_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_60_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_60_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_60_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_60_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg61:
  description: gpio_cfg61
  addressOffset: 0x9B8
  resetValue: 0x00000002
  fields:
    reg_gpio_61_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_61_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_61_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_61_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_61_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg62:
  description: gpio_cfg62
  addressOffset: 0x9BC
  resetValue: 0x00000002
  fields:
    reg_gpio_62_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_62_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_62_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_62_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_62_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg63:
  description: gpio_cfg63
  addressOffset: 0x9C0
  resetValue: 0x00000002
  fields:
    reg_gpio_63_ie:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_gpio_63_smt:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_gpio_63_drv:
      bitOffset: 2
      bitWidth: 2
      access: read-write
    reg_gpio_63_pu:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg_gpio_63_pd:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
gpio_cfg128:
  description: gpio_cfg128
  addressOffset: 0xAC4
  resetValue: 0x00000000
  fields:
    reg2_gpio_0_i:
      bitOffset: 0
      bitWidth: 1
      access: read-only
    reg2_gpio_1_i:
      bitOffset: 1
      bitWidth: 1
      access: read-only
    reg2_gpio_2_i:
      bitOffset: 2
      bitWidth: 1
      access: read-only
    reg2_gpio_3_i:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    reg2_gpio_4_i:
      bitOffset: 4
      bitWidth: 1
      access: read-only
    reg2_gpio_5_i:
      bitOffset: 5
      bitWidth: 1
      access: read-only
    reg2_gpio_6_i:
      bitOffset: 6
      bitWidth: 1
      access: read-only
    reg2_gpio_7_i:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg2_gpio_8_i:
      bitOffset: 8
      bitWidth: 1
      access: read-only
    reg2_gpio_9_i:
      bitOffset: 9
      bitWidth: 1
      access: read-only
    reg2_gpio_10_i:
      bitOffset: 10
      bitWidth: 1
      access: read-only
    reg2_gpio_11_i:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    reg2_gpio_12_i:
      bitOffset: 12
      bitWidth: 1
      access: read-only
    reg2_gpio_13_i:
      bitOffset: 13
      bitWidth: 1
      access: read-only
    reg2_gpio_14_i:
      bitOffset: 14
      bitWidth: 1
      access: read-only
    reg2_gpio_15_i:
      bitOffset: 15
      bitWidth: 1
      access: read-only
    reg2_gpio_16_i:
      bitOffset: 16
      bitWidth: 1
      access: read-only
    reg2_gpio_17_i:
      bitOffset: 17
      bitWidth: 1
      access: read-only
    reg2_gpio_18_i:
      bitOffset: 18
      bitWidth: 1
      access: read-only
    reg2_gpio_19_i:
      bitOffset: 19
      bitWidth: 1
      access: read-only
    reg2_gpio_20_i:
      bitOffset: 20
      bitWidth: 1
      access: read-only
    reg2_gpio_21_i:
      bitOffset: 21
      bitWidth: 1
      access: read-only
    reg2_gpio_22_i:
      bitOffset: 22
      bitWidth: 1
      access: read-only
    reg2_gpio_23_i:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    reg2_gpio_24_i:
      bitOffset: 24
      bitWidth: 1
      access: read-only
    reg2_gpio_25_i:
      bitOffset: 25
      bitWidth: 1
      access: read-only
    reg2_gpio_26_i:
      bitOffset: 26
      bitWidth: 1
      access: read-only
    reg2_gpio_27_i:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    reg2_gpio_28_i:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    reg2_gpio_29_i:
      bitOffset: 29
      bitWidth: 1
      access: read-only
    reg2_gpio_30_i:
      bitOffset: 30
      bitWidth: 1
      access: read-only
    reg2_gpio_31_i:
      bitOffset: 31
      bitWidth: 1
      access: read-only
gpio_cfg129:
  description: gpio_cfg129
  addressOffset: 0xAC8
  resetValue: 0x00000000
  fields:
    reg2_gpio_32_i:
      bitOffset: 0
      bitWidth: 1
      access: read-only
    reg2_gpio_33_i:
      bitOffset: 1
      bitWidth: 1
      access: read-only
    reg2_gpio_34_i:
      bitOffset: 2
      bitWidth: 1
      access: read-only
    reg2_gpio_35_i:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    reg2_gpio_36_i:
      bitOffset: 4
      bitWidth: 1
      access: read-only
    reg2_gpio_37_i:
      bitOffset: 5
      bitWidth: 1
      access: read-only
    reg2_gpio_38_i:
      bitOffset: 6
      bitWidth: 1
      access: read-only
    reg2_gpio_39_i:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    reg2_gpio_40_i:
      bitOffset: 8
      bitWidth: 1
      access: read-only
    reg2_gpio_41_i:
      bitOffset: 9
      bitWidth: 1
      access: read-only
    reg2_gpio_42_i:
      bitOffset: 10
      bitWidth: 1
      access: read-only
    reg2_gpio_43_i:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    reg2_gpio_44_i:
      bitOffset: 12
      bitWidth: 1
      access: read-only
    reg2_gpio_45_i:
      bitOffset: 13
      bitWidth: 1
      access: read-only
    reserved_14_31:
      bitOffset: 14
      bitWidth: 18
      access: read-only
gpio_cfg136:
  description: gpio_cfg136
  addressOffset: 0xAE4
  resetValue: 0x00000000
  fields:
    reg2_gpio_0_o:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg2_gpio_1_o:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg2_gpio_2_o:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reg2_gpio_3_o:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    reg2_gpio_4_o:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg2_gpio_5_o:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg2_gpio_6_o:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reg2_gpio_7_o:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    reg2_gpio_8_o:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reg2_gpio_9_o:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    reg2_gpio_10_o:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reg2_gpio_11_o:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    reg2_gpio_12_o:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    reg2_gpio_13_o:
      bitOffset: 13
      bitWidth: 1
      access: read-write
    reg2_gpio_14_o:
      bitOffset: 14
      bitWidth: 1
      access: read-write
    reg2_gpio_15_o:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    reg2_gpio_16_o:
      bitOffset: 16
      bitWidth: 1
      access: read-write
    reg2_gpio_17_o:
      bitOffset: 17
      bitWidth: 1
      access: read-write
    reg2_gpio_18_o:
      bitOffset: 18
      bitWidth: 1
      access: read-write
    reg2_gpio_19_o:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    reg2_gpio_20_o:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    reg2_gpio_21_o:
      bitOffset: 21
      bitWidth: 1
      access: read-write
    reg2_gpio_22_o:
      bitOffset: 22
      bitWidth: 1
      access: read-write
    reg2_gpio_23_o:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    reg2_gpio_24_o:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    reg2_gpio_25_o:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    reg2_gpio_26_o:
      bitOffset: 26
      bitWidth: 1
      access: read-write
    reg2_gpio_27_o:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    reg2_gpio_28_o:
      bitOffset: 28
      bitWidth: 1
      access: read-write
    reg2_gpio_29_o:
      bitOffset: 29
      bitWidth: 1
      access: read-write
    reg2_gpio_30_o:
      bitOffset: 30
      bitWidth: 1
      access: read-write
    reg2_gpio_31_o:
      bitOffset: 31
      bitWidth: 1
      access: read-write
gpio_cfg137:
  description: gpio_cfg137
  addressOffset: 0xAE8
  resetValue: 0x00000000
  fields:
    reg2_gpio_32_o:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg2_gpio_33_o:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg2_gpio_34_o:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reg2_gpio_35_o:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    reg2_gpio_36_o:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reg2_gpio_37_o:
      bitOffset: 5
      bitWidth: 1
      access: read-write
    reg2_gpio_38_o:
      bitOffset: 6
      bitWidth: 1
      access: read-write
    reg2_gpio_39_o:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    reg2_gpio_40_o:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reg2_gpio_41_o:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    reg2_gpio_42_o:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reg2_gpio_43_o:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    reg2_gpio_44_o:
      bitOffset: 12
      bitWidth: 1
      access: read-write
    reg2_gpio_45_o:
      bitOffset: 13
      bitWidth: 1
      access: read-write
    reserved_14_31:
      bitOffset: 14
      bitWidth: 18
      access: read-only
gpio_cfg138:
  description: gpio_cfg138
  addressOffset: 0xAEC
  resetValue: 0x00000000
  fields:
    reg2_gpio_0_set:
      bitOffset: 0
      bitWidth: 1
      access: write-only
    reg2_gpio_1_set:
      bitOffset: 1
      bitWidth: 1
      access: write-only
    reg2_gpio_2_set:
      bitOffset: 2
      bitWidth: 1
      access: write-only
    reg2_gpio_3_set:
      bitOffset: 3
      bitWidth: 1
      access: write-only
    reg2_gpio_4_set:
      bitOffset: 4
      bitWidth: 1
      access: write-only
    reg2_gpio_5_set:
      bitOffset: 5
      bitWidth: 1
      access: write-only
    reg2_gpio_6_set:
      bitOffset: 6
      bitWidth: 1
      access: write-only
    reg2_gpio_7_set:
      bitOffset: 7
      bitWidth: 1
      access: write-only
    reg2_gpio_8_set:
      bitOffset: 8
      bitWidth: 1
      access: write-only
    reg2_gpio_9_set:
      bitOffset: 9
      bitWidth: 1
      access: write-only
    reg2_gpio_10_set:
      bitOffset: 10
      bitWidth: 1
      access: write-only
    reg2_gpio_11_set:
      bitOffset: 11
      bitWidth: 1
      access: write-only
    reg2_gpio_12_set:
      bitOffset: 12
      bitWidth: 1
      access: write-only
    reg2_gpio_13_set:
      bitOffset: 13
      bitWidth: 1
      access: write-only
    reg2_gpio_14_set:
      bitOffset: 14
      bitWidth: 1
      access: write-only
    reg2_gpio_15_set:
      bitOffset: 15
      bitWidth: 1
      access: write-only
    reg2_gpio_16_set:
      bitOffset: 16
      bitWidth: 1
      access: write-only
    reg2_gpio_17_set:
      bitOffset: 17
      bitWidth: 1
      access: write-only
    reg2_gpio_18_set:
      bitOffset: 18
      bitWidth: 1
      access: write-only
    reg2_gpio_19_set:
      bitOffset: 19
      bitWidth: 1
      access: write-only
    reg2_gpio_20_set:
      bitOffset: 20
      bitWidth: 1
      access: write-only
    reg2_gpio_21_set:
      bitOffset: 21
      bitWidth: 1
      access: write-only
    reg2_gpio_22_set:
      bitOffset: 22
      bitWidth: 1
      access: write-only
    reg2_gpio_23_set:
      bitOffset: 23
      bitWidth: 1
      access: write-only
    reg2_gpio_24_set:
      bitOffset: 24
      bitWidth: 1
      access: write-only
    reg2_gpio_25_set:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg2_gpio_26_set:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reg2_gpio_27_set:
      bitOffset: 27
      bitWidth: 1
      access: write-only
    reg2_gpio_28_set:
      bitOffset: 28
      bitWidth: 1
      access: write-only
    reg2_gpio_29_set:
      bitOffset: 29
      bitWidth: 1
      access: write-only
    reg2_gpio_30_set:
      bitOffset: 30
      bitWidth: 1
      access: write-only
    reg2_gpio_31_set:
      bitOffset: 31
      bitWidth: 1
      access: write-only
gpio_cfg139:
  description: gpio_cfg139
  addressOffset: 0xAF0
  resetValue: 0x00000000
  fields:
    reg2_gpio_32_set:
      bitOffset: 0
      bitWidth: 1
      access: write-only
    reg2_gpio_33_set:
      bitOffset: 1
      bitWidth: 1
      access: write-only
    reg2_gpio_34_set:
      bitOffset: 2
      bitWidth: 1
      access: write-only
    reg2_gpio_35_set:
      bitOffset: 3
      bitWidth: 1
      access: write-only
    reg2_gpio_36_set:
      bitOffset: 4
      bitWidth: 1
      access: write-only
    reg2_gpio_37_set:
      bitOffset: 5
      bitWidth: 1
      access: write-only
    reg2_gpio_38_set:
      bitOffset: 6
      bitWidth: 1
      access: write-only
    reg2_gpio_39_set:
      bitOffset: 7
      bitWidth: 1
      access: write-only
    reg2_gpio_40_set:
      bitOffset: 8
      bitWidth: 1
      access: write-only
    reg2_gpio_41_set:
      bitOffset: 9
      bitWidth: 1
      access: write-only
    reg2_gpio_42_set:
      bitOffset: 10
      bitWidth: 1
      access: write-only
    reg2_gpio_43_set:
      bitOffset: 11
      bitWidth: 1
      access: write-only
    reg2_gpio_44_set:
      bitOffset: 12
      bitWidth: 1
      access: write-only
    reg2_gpio_45_set:
      bitOffset: 13
      bitWidth: 1
      access: write-only
    reserved_14_31:
      bitOffset: 14
      bitWidth: 18
      access: read-only
gpio_cfg140:
  description: gpio_cfg140
  addressOffset: 0xAF4
  resetValue: 0x00000000
  fields:
    reg2_gpio_0_clr:
      bitOffset: 0
      bitWidth: 1
      access: write-only
    reg2_gpio_1_clr:
      bitOffset: 1
      bitWidth: 1
      access: write-only
    reg2_gpio_2_clr:
      bitOffset: 2
      bitWidth: 1
      access: write-only
    reg2_gpio_3_clr:
      bitOffset: 3
      bitWidth: 1
      access: write-only
    reg2_gpio_4_clr:
      bitOffset: 4
      bitWidth: 1
      access: write-only
    reg2_gpio_5_clr:
      bitOffset: 5
      bitWidth: 1
      access: write-only
    reg2_gpio_6_clr:
      bitOffset: 6
      bitWidth: 1
      access: write-only
    reg2_gpio_7_clr:
      bitOffset: 7
      bitWidth: 1
      access: write-only
    reg2_gpio_8_clr:
      bitOffset: 8
      bitWidth: 1
      access: write-only
    reg2_gpio_9_clr:
      bitOffset: 9
      bitWidth: 1
      access: write-only
    reg2_gpio_10_clr:
      bitOffset: 10
      bitWidth: 1
      access: write-only
    reg2_gpio_11_clr:
      bitOffset: 11
      bitWidth: 1
      access: write-only
    reg2_gpio_12_clr:
      bitOffset: 12
      bitWidth: 1
      access: write-only
    reg2_gpio_13_clr:
      bitOffset: 13
      bitWidth: 1
      access: write-only
    reg2_gpio_14_clr:
      bitOffset: 14
      bitWidth: 1
      access: write-only
    reg2_gpio_15_clr:
      bitOffset: 15
      bitWidth: 1
      access: write-only
    reg2_gpio_16_clr:
      bitOffset: 16
      bitWidth: 1
      access: write-only
    reg2_gpio_17_clr:
      bitOffset: 17
      bitWidth: 1
      access: write-only
    reg2_gpio_18_clr:
      bitOffset: 18
      bitWidth: 1
      access: write-only
    reg2_gpio_19_clr:
      bitOffset: 19
      bitWidth: 1
      access: write-only
    reg2_gpio_20_clr:
      bitOffset: 20
      bitWidth: 1
      access: write-only
    reg2_gpio_21_clr:
      bitOffset: 21
      bitWidth: 1
      access: write-only
    reg2_gpio_22_clr:
      bitOffset: 22
      bitWidth: 1
      access: write-only
    reg2_gpio_23_clr:
      bitOffset: 23
      bitWidth: 1
      access: write-only
    reg2_gpio_24_clr:
      bitOffset: 24
      bitWidth: 1
      access: write-only
    reg2_gpio_25_clr:
      bitOffset: 25
      bitWidth: 1
      access: write-only
    reg2_gpio_26_clr:
      bitOffset: 26
      bitWidth: 1
      access: write-only
    reg2_gpio_27_clr:
      bitOffset: 27
      bitWidth: 1
      access: write-only
    reg2_gpio_28_clr:
      bitOffset: 28
      bitWidth: 1
      access: write-only
    reg2_gpio_29_clr:
      bitOffset: 29
      bitWidth: 1
      access: write-only
    reg2_gpio_30_clr:
      bitOffset: 30
      bitWidth: 1
      access: write-only
    reg2_gpio_31_clr:
      bitOffset: 31
      bitWidth: 1
      access: write-only
gpio_cfg141:
  description: gpio_cfg141
  addressOffset: 0xAF8
  resetValue: 0x00000000
  fields:
    reg2_gpio_32_clr:
      bitOffset: 0
      bitWidth: 1
      access: write-only
    reg2_gpio_33_clr:
      bitOffset: 1
      bitWidth: 1
      access: write-only
    reg2_gpio_34_clr:
      bitOffset: 2
      bitWidth: 1
      access: write-only
    reg2_gpio_35_clr:
      bitOffset: 3
      bitWidth: 1
      access: write-only
    reg2_gpio_36_clr:
      bitOffset: 4
      bitWidth: 1
      access: write-only
    reg2_gpio_37_clr:
      bitOffset: 5
      bitWidth: 1
      access: write-only
    reg2_gpio_38_clr:
      bitOffset: 6
      bitWidth: 1
      access: write-only
    reg2_gpio_39_clr:
      bitOffset: 7
      bitWidth: 1
      access: write-only
    reg2_gpio_40_clr:
      bitOffset: 8
      bitWidth: 1
      access: write-only
    reg2_gpio_41_clr:
      bitOffset: 9
      bitWidth: 1
      access: write-only
    reg2_gpio_42_clr:
      bitOffset: 10
      bitWidth: 1
      access: write-only
    reg2_gpio_43_clr:
      bitOffset: 11
      bitWidth: 1
      access: write-only
    reg2_gpio_44_clr:
      bitOffset: 12
      bitWidth: 1
      access: write-only
    reg2_gpio_45_clr:
      bitOffset: 13
      bitWidth: 1
      access: write-only
    reserved_14_31:
      bitOffset: 14
      bitWidth: 18
      access: read-only
gpio_cfg142:
  description: gpio_cfg142
  addressOffset: 0xAFC
  resetValue: 0xC8C8C800
  fields:
    cr_gpio_tx_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    cr_invert_code0_high:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    cr_invert_code1_high:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reserved_3_6:
      bitOffset: 3
      bitWidth: 4
      access: read-only
    cr_code_total_time:
      bitOffset: 7
      bitWidth: 9
      access: read-write
    cr_code0_high_time:
      bitOffset: 16
      bitWidth: 8
      access: read-write
    cr_code1_high_time:
      bitOffset: 24
      bitWidth: 8
      access: read-write
gpio_cfg143:
  description: gpio_cfg143
  addressOffset: 0xB00
  resetValue: 0xE3808000
  fields:
    cr_gpio_dma_tx_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    cr_gpio_dma_out_sel_latch:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    gpio_tx_fifo_clr:
      bitOffset: 2
      bitWidth: 1
      access: write-only
    gpio_tx_end_clr:
      bitOffset: 3
      bitWidth: 1
      access: write-only
    gpio_tx_fifo_overflow:
      bitOffset: 4
      bitWidth: 1
      access: read-only
    gpio_tx_fifo_underflow:
      bitOffset: 5
      bitWidth: 1
      access: read-only
    reserved_6:
      bitOffset: 6
      bitWidth: 1
      access: read-only
    cr_gpio_dma_park_value:
      bitOffset: 7
      bitWidth: 1
      access: read-write
    gpio_tx_fifo_cnt:
      bitOffset: 8
      bitWidth: 8
      access: read-only
    cr_gpio_tx_fifo_th:
      bitOffset: 16
      bitWidth: 7
      access: read-write
    cr_gpio_tx_end_mask:
      bitOffset: 23
      bitWidth: 1
      access: read-write
    cr_gpio_tx_fifo_mask:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    cr_gpio_tx_fer_mask:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    r_gpio_tx_end_int:
      bitOffset: 26
      bitWidth: 1
      access: read-only
    r_gpio_tx_fifo_int:
      bitOffset: 27
      bitWidth: 1
      access: read-only
    r_gpio_tx_fer_int:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    cr_gpio_tx_end_en:
      bitOffset: 29
      bitWidth: 1
      access: read-write
    cr_gpio_tx_fifo_en:
      bitOffset: 30
      bitWidth: 1
      access: read-write
    cr_gpio_tx_fer_en:
      bitOffset: 31
      bitWidth: 1
      access: read-write
gpio_cfg144:
  description: gpio_cfg144
  addressOffset: 0xB04
  resetValue: 0x00000000
  fields:
