// Seed: 1644453405
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  function id_5(id_6, input id_7);
    disable id_8;
  endfunction
  reg id_9;
  always @(id_9) begin
    id_3 = id_6;
    @(id_5 or id_5);
    id_1 <= 1;
    id_5 <= 1'b0;
    id_2 <= 1;
    if (id_9) id_4[1'b0] <= 1;
  end
  wire id_10;
  module_0(
      id_10, id_10, id_10
  );
endmodule
