
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008904  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000ac  20000000  00008904  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000a84  200000ac  000089b0  000180ac  2**2
                  ALLOC
  3 .stack        00002000  20000b30  00009434  000180ac  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180ac  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000180d4  2**0
                  CONTENTS, READONLY
  6 .debug_info   00048a3c  00000000  00000000  0001812f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000057b3  00000000  00000000  00060b6b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000a533  00000000  00000000  0006631e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000840  00000000  00000000  00070851  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d28  00000000  00000000  00071091  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001d5c2  00000000  00000000  00071db9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000175a6  00000000  00000000  0008f37b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d1e7  00000000  00000000  000a6921  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001ffc  00000000  00000000  00133b08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002b30 	.word	0x20002b30
       4:	00003261 	.word	0x00003261
       8:	0000325d 	.word	0x0000325d
       c:	0000325d 	.word	0x0000325d
	...
      2c:	0000325d 	.word	0x0000325d
	...
      38:	0000325d 	.word	0x0000325d
      3c:	0000325d 	.word	0x0000325d
      40:	0000325d 	.word	0x0000325d
      44:	0000325d 	.word	0x0000325d
      48:	0000325d 	.word	0x0000325d
      4c:	00000821 	.word	0x00000821
      50:	0000325d 	.word	0x0000325d
      54:	0000325d 	.word	0x0000325d
      58:	0000325d 	.word	0x0000325d
      5c:	0000325d 	.word	0x0000325d
      60:	0000325d 	.word	0x0000325d
      64:	00002271 	.word	0x00002271
      68:	00002281 	.word	0x00002281
      6c:	00002291 	.word	0x00002291
      70:	000022a1 	.word	0x000022a1
	...
      7c:	0000325d 	.word	0x0000325d
      80:	0000325d 	.word	0x0000325d
      84:	0000325d 	.word	0x0000325d
      88:	00002d25 	.word	0x00002d25
      8c:	00002d35 	.word	0x00002d35
      90:	00002d45 	.word	0x00002d45
	...
      9c:	000016f5 	.word	0x000016f5
      a0:	0000325d 	.word	0x0000325d
      a4:	0000325d 	.word	0x0000325d
      a8:	0000325d 	.word	0x0000325d
      ac:	0000325d 	.word	0x0000325d

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000ac 	.word	0x200000ac
      d0:	00000000 	.word	0x00000000
      d4:	00008904 	.word	0x00008904

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00008904 	.word	0x00008904
     104:	200000b0 	.word	0x200000b0
     108:	00008904 	.word	0x00008904
     10c:	00000000 	.word	0x00000000

00000110 <recalculate_accelerometer_values>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	465f      	mov	r7, fp
     114:	4656      	mov	r6, sl
     116:	464d      	mov	r5, r9
     118:	4644      	mov	r4, r8
     11a:	b4f0      	push	{r4, r5, r6, r7}
     11c:	b085      	sub	sp, #20
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     11e:	4958      	ldr	r1, [pc, #352]	; (280 <recalculate_accelerometer_values+0x170>)
     120:	4688      	mov	r8, r1
     122:	694c      	ldr	r4, [r1, #20]
     124:	6a0f      	ldr	r7, [r1, #32]
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     126:	8808      	ldrh	r0, [r1, #0]
     128:	4e56      	ldr	r6, [pc, #344]	; (284 <recalculate_accelerometer_values+0x174>)
     12a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     12c:	4d56      	ldr	r5, [pc, #344]	; (288 <recalculate_accelerometer_values+0x178>)
     12e:	1c21      	adds	r1, r4, #0
     130:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     132:	4c56      	ldr	r4, [pc, #344]	; (28c <recalculate_accelerometer_values+0x17c>)
     134:	1c39      	adds	r1, r7, #0
     136:	47a0      	blx	r4
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
     138:	4641      	mov	r1, r8
     13a:	6088      	str	r0, [r1, #8]
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     13c:	698b      	ldr	r3, [r1, #24]
     13e:	4699      	mov	r9, r3
     140:	6a4f      	ldr	r7, [r1, #36]	; 0x24
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     142:	8848      	ldrh	r0, [r1, #2]
     144:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     146:	4649      	mov	r1, r9
     148:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     14a:	1c39      	adds	r1, r7, #0
     14c:	47a0      	blx	r4

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
     14e:	4641      	mov	r1, r8
     150:	60c8      	str	r0, [r1, #12]
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     152:	69cb      	ldr	r3, [r1, #28]
     154:	4699      	mov	r9, r3
     156:	6a8f      	ldr	r7, [r1, #40]	; 0x28
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
     158:	8888      	ldrh	r0, [r1, #4]
     15a:	47b0      	blx	r6
	
	//zero reading
	volt -= zero_point;
     15c:	4649      	mov	r1, r9
     15e:	47a8      	blx	r5
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
     160:	1c39      	adds	r1, r7, #0
     162:	47a0      	blx	r4
     164:	1c04      	adds	r4, r0, #0
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
     166:	4641      	mov	r1, r8
     168:	6108      	str	r0, [r1, #16]
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     16a:	4b49      	ldr	r3, [pc, #292]	; (290 <recalculate_accelerometer_values+0x180>)
     16c:	469a      	mov	sl, r3
     16e:	68c8      	ldr	r0, [r1, #12]
     170:	4798      	blx	r3
     172:	9000      	str	r0, [sp, #0]
     174:	9101      	str	r1, [sp, #4]
     176:	4641      	mov	r1, r8
     178:	6888      	ldr	r0, [r1, #8]
     17a:	47d0      	blx	sl
     17c:	1c06      	adds	r6, r0, #0
     17e:	1c0f      	adds	r7, r1, #0
     180:	1c20      	adds	r0, r4, #0
     182:	47d0      	blx	sl
     184:	1c04      	adds	r4, r0, #0
     186:	1c0d      	adds	r5, r1, #0
     188:	4b42      	ldr	r3, [pc, #264]	; (294 <recalculate_accelerometer_values+0x184>)
     18a:	4699      	mov	r9, r3
     18c:	1c22      	adds	r2, r4, #0
     18e:	1c2b      	adds	r3, r5, #0
     190:	47c8      	blx	r9
     192:	9002      	str	r0, [sp, #8]
     194:	9103      	str	r1, [sp, #12]
     196:	4940      	ldr	r1, [pc, #256]	; (298 <recalculate_accelerometer_values+0x188>)
     198:	468b      	mov	fp, r1
     19a:	1c20      	adds	r0, r4, #0
     19c:	1c29      	adds	r1, r5, #0
     19e:	1c22      	adds	r2, r4, #0
     1a0:	1c2b      	adds	r3, r5, #0
     1a2:	47c8      	blx	r9
     1a4:	1c04      	adds	r4, r0, #0
     1a6:	1c0d      	adds	r5, r1, #0
     1a8:	1c30      	adds	r0, r6, #0
     1aa:	1c39      	adds	r1, r7, #0
     1ac:	1c32      	adds	r2, r6, #0
     1ae:	1c3b      	adds	r3, r7, #0
     1b0:	47c8      	blx	r9
     1b2:	1c02      	adds	r2, r0, #0
     1b4:	1c0b      	adds	r3, r1, #0
     1b6:	1c20      	adds	r0, r4, #0
     1b8:	1c29      	adds	r1, r5, #0
     1ba:	47d8      	blx	fp
     1bc:	4c37      	ldr	r4, [pc, #220]	; (29c <recalculate_accelerometer_values+0x18c>)
     1be:	47a0      	blx	r4
     1c0:	1c02      	adds	r2, r0, #0
     1c2:	1c0b      	adds	r3, r1, #0
     1c4:	9800      	ldr	r0, [sp, #0]
     1c6:	9901      	ldr	r1, [sp, #4]
     1c8:	4c35      	ldr	r4, [pc, #212]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1ca:	47a0      	blx	r4
     1cc:	4c35      	ldr	r4, [pc, #212]	; (2a4 <recalculate_accelerometer_values+0x194>)
     1ce:	47a0      	blx	r4
     1d0:	4b28      	ldr	r3, [pc, #160]	; (274 <recalculate_accelerometer_values+0x164>)
     1d2:	4a27      	ldr	r2, [pc, #156]	; (270 <recalculate_accelerometer_values+0x160>)
     1d4:	47c8      	blx	r9
     1d6:	4a28      	ldr	r2, [pc, #160]	; (278 <recalculate_accelerometer_values+0x168>)
     1d8:	4b28      	ldr	r3, [pc, #160]	; (27c <recalculate_accelerometer_values+0x16c>)
     1da:	4c31      	ldr	r4, [pc, #196]	; (2a0 <recalculate_accelerometer_values+0x190>)
     1dc:	47a0      	blx	r4
     1de:	4c32      	ldr	r4, [pc, #200]	; (2a8 <recalculate_accelerometer_values+0x198>)
     1e0:	47a0      	blx	r4
     1e2:	4641      	mov	r1, r8
     1e4:	62c8      	str	r0, [r1, #44]	; 0x2c
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
     1e6:	6888      	ldr	r0, [r1, #8]
     1e8:	47d0      	blx	sl
     1ea:	9000      	str	r0, [sp, #0]
     1ec:	9101      	str	r1, [sp, #4]
     1ee:	4643      	mov	r3, r8
     1f0:	68d8      	ldr	r0, [r3, #12]
     1f2:	47d0      	blx	sl
     1f4:	1c06      	adds	r6, r0, #0
     1f6:	1c0f      	adds	r7, r1, #0
     1f8:	4644      	mov	r4, r8
     1fa:	6920      	ldr	r0, [r4, #16]
     1fc:	47d0      	blx	sl
     1fe:	1c04      	adds	r4, r0, #0
     200:	1c0d      	adds	r5, r1, #0
     202:	1c30      	adds	r0, r6, #0
     204:	1c39      	adds	r1, r7, #0
     206:	1c32      	adds	r2, r6, #0
     208:	1c3b      	adds	r3, r7, #0
     20a:	47c8      	blx	r9
     20c:	9002      	str	r0, [sp, #8]
     20e:	9103      	str	r1, [sp, #12]
     210:	1c30      	adds	r0, r6, #0
     212:	1c39      	adds	r1, r7, #0
     214:	1c32      	adds	r2, r6, #0
     216:	1c3b      	adds	r3, r7, #0
     218:	47c8      	blx	r9
     21a:	1c06      	adds	r6, r0, #0
     21c:	1c0f      	adds	r7, r1, #0
     21e:	1c20      	adds	r0, r4, #0
     220:	1c29      	adds	r1, r5, #0
     222:	1c22      	adds	r2, r4, #0
     224:	1c2b      	adds	r3, r5, #0
     226:	47c8      	blx	r9
     228:	1c02      	adds	r2, r0, #0
     22a:	1c0b      	adds	r3, r1, #0
     22c:	1c30      	adds	r0, r6, #0
     22e:	1c39      	adds	r1, r7, #0
     230:	47d8      	blx	fp
     232:	4c1a      	ldr	r4, [pc, #104]	; (29c <recalculate_accelerometer_values+0x18c>)
     234:	47a0      	blx	r4
     236:	1c02      	adds	r2, r0, #0
     238:	1c0b      	adds	r3, r1, #0
     23a:	9800      	ldr	r0, [sp, #0]
     23c:	9901      	ldr	r1, [sp, #4]
     23e:	4c18      	ldr	r4, [pc, #96]	; (2a0 <recalculate_accelerometer_values+0x190>)
     240:	47a0      	blx	r4
     242:	4c18      	ldr	r4, [pc, #96]	; (2a4 <recalculate_accelerometer_values+0x194>)
     244:	47a0      	blx	r4
     246:	4b0b      	ldr	r3, [pc, #44]	; (274 <recalculate_accelerometer_values+0x164>)
     248:	4a09      	ldr	r2, [pc, #36]	; (270 <recalculate_accelerometer_values+0x160>)
     24a:	47c8      	blx	r9
     24c:	4a0a      	ldr	r2, [pc, #40]	; (278 <recalculate_accelerometer_values+0x168>)
     24e:	4b0b      	ldr	r3, [pc, #44]	; (27c <recalculate_accelerometer_values+0x16c>)
     250:	4c13      	ldr	r4, [pc, #76]	; (2a0 <recalculate_accelerometer_values+0x190>)
     252:	47a0      	blx	r4
     254:	4c14      	ldr	r4, [pc, #80]	; (2a8 <recalculate_accelerometer_values+0x198>)
     256:	47a0      	blx	r4
     258:	4641      	mov	r1, r8
     25a:	6308      	str	r0, [r1, #48]	; 0x30
	
}
     25c:	b005      	add	sp, #20
     25e:	bc3c      	pop	{r2, r3, r4, r5}
     260:	4690      	mov	r8, r2
     262:	4699      	mov	r9, r3
     264:	46a2      	mov	sl, r4
     266:	46ab      	mov	fp, r5
     268:	bdf0      	pop	{r4, r5, r6, r7, pc}
     26a:	46c0      	nop			; (mov r8, r8)
     26c:	46c0      	nop			; (mov r8, r8)
     26e:	46c0      	nop			; (mov r8, r8)
     270:	00000000 	.word	0x00000000
     274:	40668000 	.word	0x40668000
     278:	60000000 	.word	0x60000000
     27c:	400921fb 	.word	0x400921fb
     280:	200005fc 	.word	0x200005fc
     284:	000004d1 	.word	0x000004d1
     288:	000060c1 	.word	0x000060c1
     28c:	00005aa5 	.word	0x00005aa5
     290:	00008131 	.word	0x00008131
     294:	0000745d 	.word	0x0000745d
     298:	00006545 	.word	0x00006545
     29c:	00003791 	.word	0x00003791
     2a0:	00006b89 	.word	0x00006b89
     2a4:	00003439 	.word	0x00003439
     2a8:	000081d5 	.word	0x000081d5
     2ac:	46c0      	nop			; (mov r8, r8)
     2ae:	46c0      	nop			; (mov r8, r8)

000002b0 <calibrate_accelerometer>:

//Generic template for calibrating accelerometer
//TODO: Include support for generic input and output
 void calibrate_accelerometer(ADXL_335_t *calibrate_me, const button_lib_t *wait_button)
{
     2b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     2b2:	465f      	mov	r7, fp
     2b4:	4656      	mov	r6, sl
     2b6:	464d      	mov	r5, r9
     2b8:	4644      	mov	r4, r8
     2ba:	b4f0      	push	{r4, r5, r6, r7}
     2bc:	b093      	sub	sp, #76	; 0x4c
     2be:	1c04      	adds	r4, r0, #0
     2c0:	1c0f      	adds	r7, r1, #0
	//Give shout out
	//printf("\n\rHello and welcome to the generic acccelerometer calibration routine!\n\r");
	
	//Update sseg for headless calibration
	set_seg_disp_num(9999);
     2c2:	4833      	ldr	r0, [pc, #204]	; (390 <calibrate_accelerometer+0xe0>)
     2c4:	4b33      	ldr	r3, [pc, #204]	; (394 <calibrate_accelerometer+0xe4>)
     2c6:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2c8:	1c38      	adds	r0, r7, #0
     2ca:	4e33      	ldr	r6, [pc, #204]	; (398 <calibrate_accelerometer+0xe8>)
     2cc:	47b0      	blx	r6
	//Using uart for now
	//X
	//printf("We will begin with the X axis, please place the sensor flat with X pointing up.\n\r");	
	
	//set_disp_led_color(LED_GREEN);
	wait_for_x_msg_platform();
     2ce:	2000      	movs	r0, #0
     2d0:	4b32      	ldr	r3, [pc, #200]	; (39c <calibrate_accelerometer+0xec>)
     2d2:	469a      	mov	sl, r3
     2d4:	4798      	blx	r3
	wait_for_button_press(wait_button);
     2d6:	1c38      	adds	r0, r7, #0
     2d8:	47b0      	blx	r6

	//Save values for zero points
	calibrate_me->y_zero_g_point = adc_to_volt(calibrate_me->raw_values.y);
     2da:	8860      	ldrh	r0, [r4, #2]
     2dc:	4d30      	ldr	r5, [pc, #192]	; (3a0 <calibrate_accelerometer+0xf0>)
     2de:	47a8      	blx	r5
     2e0:	61a0      	str	r0, [r4, #24]
	calibrate_me->z_zero_g_point = adc_to_volt(calibrate_me->raw_values.z);
     2e2:	88a0      	ldrh	r0, [r4, #4]
     2e4:	47a8      	blx	r5
     2e6:	61e0      	str	r0, [r4, #28]
	
	//Save value for one G
	x_one_g = adc_to_volt(calibrate_me->raw_values.x);
     2e8:	8820      	ldrh	r0, [r4, #0]
     2ea:	47a8      	blx	r5
     2ec:	4683      	mov	fp, r0
	
	//Y
	//printf("Now please place the sensor flat with y pointing up.\n\r");
	
	//set_disp_led_color(LED_YELLOW);	
	wait_for_y_msg_platform();
     2ee:	2004      	movs	r0, #4
     2f0:	47d0      	blx	sl
	wait_for_button_press(wait_button);
     2f2:	1c38      	adds	r0, r7, #0
     2f4:	47b0      	blx	r6
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = adc_to_volt(calibrate_me->raw_values.x);
     2f6:	8820      	ldrh	r0, [r4, #0]
     2f8:	47a8      	blx	r5
     2fa:	6160      	str	r0, [r4, #20]
	calibrate_me->z_zero_g_point = (adc_to_volt(calibrate_me->raw_values.z) + calibrate_me->z_zero_g_point) / 2;	//Select Z for using average for 0G
     2fc:	88a0      	ldrh	r0, [r4, #4]
     2fe:	47a8      	blx	r5
     300:	4b28      	ldr	r3, [pc, #160]	; (3a4 <calibrate_accelerometer+0xf4>)
     302:	4699      	mov	r9, r3
     304:	69e1      	ldr	r1, [r4, #28]
     306:	4798      	blx	r3
     308:	4b27      	ldr	r3, [pc, #156]	; (3a8 <calibrate_accelerometer+0xf8>)
     30a:	4698      	mov	r8, r3
     30c:	21fc      	movs	r1, #252	; 0xfc
     30e:	0589      	lsls	r1, r1, #22
     310:	4798      	blx	r3
     312:	61e0      	str	r0, [r4, #28]
	
	//Save value for one G
	y_one_g = adc_to_volt(calibrate_me->raw_values.y);
     314:	8860      	ldrh	r0, [r4, #2]
     316:	47a8      	blx	r5
     318:	9001      	str	r0, [sp, #4]
		
	//Z
	//printf("And lastly please place the sensor flat with Z pointing up.\n\r");
	
//	set_disp_led_color(LED_RED);	
	wait_for_z_msg_platform();
     31a:	2001      	movs	r0, #1
     31c:	47d0      	blx	sl
	wait_for_button_press(wait_button);
     31e:	1c38      	adds	r0, r7, #0
     320:	47b0      	blx	r6
	
	//Save values for zero points
	calibrate_me->x_zero_g_point = (adc_to_volt(calibrate_me->raw_values.x) + calibrate_me->x_zero_g_point) / 2;
     322:	8820      	ldrh	r0, [r4, #0]
     324:	47a8      	blx	r5
     326:	6961      	ldr	r1, [r4, #20]
     328:	47c8      	blx	r9
     32a:	21fc      	movs	r1, #252	; 0xfc
     32c:	0589      	lsls	r1, r1, #22
     32e:	47c0      	blx	r8
     330:	6160      	str	r0, [r4, #20]
	calibrate_me->y_zero_g_point = (adc_to_volt(calibrate_me->raw_values.y) + calibrate_me->y_zero_g_point) / 2;
     332:	8860      	ldrh	r0, [r4, #2]
     334:	47a8      	blx	r5
     336:	69a1      	ldr	r1, [r4, #24]
     338:	47c8      	blx	r9
     33a:	21fc      	movs	r1, #252	; 0xfc
     33c:	0589      	lsls	r1, r1, #22
     33e:	47c0      	blx	r8
     340:	61a0      	str	r0, [r4, #24]
	
	//Save value for one G
	z_one_g = adc_to_volt(calibrate_me->raw_values.z);
     342:	88a0      	ldrh	r0, [r4, #4]
     344:	47a8      	blx	r5
     346:	1c06      	adds	r6, r0, #0
	
	//Now, calculate and save calibration
	calibrate_me->x_volt_per_one_g = x_one_g - calibrate_me->x_zero_g_point;
     348:	4d18      	ldr	r5, [pc, #96]	; (3ac <calibrate_accelerometer+0xfc>)
     34a:	4658      	mov	r0, fp
     34c:	6961      	ldr	r1, [r4, #20]
     34e:	47a8      	blx	r5
     350:	6220      	str	r0, [r4, #32]
	calibrate_me->y_volt_per_one_g = y_one_g - calibrate_me->y_zero_g_point;
     352:	9801      	ldr	r0, [sp, #4]
     354:	69a1      	ldr	r1, [r4, #24]
     356:	47a8      	blx	r5
     358:	6260      	str	r0, [r4, #36]	; 0x24
	calibrate_me->z_volt_per_one_g = z_one_g - calibrate_me->z_zero_g_point;
     35a:	1c30      	adds	r0, r6, #0
     35c:	69e1      	ldr	r1, [r4, #28]
     35e:	47a8      	blx	r5
     360:	62a0      	str	r0, [r4, #40]	; 0x28
	//Save data into eeprom
	uint8_t page_data[EEPROM_PAGE_SIZE];
	
	//Set calibration flag
	uint8_t is_calibrated = 0b10101010;
	page_data[0] = is_calibrated;
     362:	ad03      	add	r5, sp, #12
     364:	23aa      	movs	r3, #170	; 0xaa
     366:	702b      	strb	r3, [r5, #0]
	
	*(ADXL_335_t*)&page_data[1] = *calibrate_me;
     368:	4668      	mov	r0, sp
     36a:	300d      	adds	r0, #13
     36c:	1c21      	adds	r1, r4, #0
     36e:	2234      	movs	r2, #52	; 0x34
     370:	4b0f      	ldr	r3, [pc, #60]	; (3b0 <calibrate_accelerometer+0x100>)
     372:	4798      	blx	r3
			
	eeprom_emulator_write_page(0, page_data);
     374:	2000      	movs	r0, #0
     376:	1c29      	adds	r1, r5, #0
     378:	4b0e      	ldr	r3, [pc, #56]	; (3b4 <calibrate_accelerometer+0x104>)
     37a:	4798      	blx	r3
	eeprom_emulator_commit_page_buffer();
     37c:	4b0e      	ldr	r3, [pc, #56]	; (3b8 <calibrate_accelerometer+0x108>)
     37e:	4798      	blx	r3
	//calibrate_me->y_zero_g_point, calibrate_me->y_volt_per_one_g, 
	//calibrate_me->z_zero_g_point, calibrate_me->z_volt_per_one_g);
	 
// 	set_disp_led_color(LED_WHITE);
// 	wait_for_button_press(wait_button);
}
     380:	b013      	add	sp, #76	; 0x4c
     382:	bc3c      	pop	{r2, r3, r4, r5}
     384:	4690      	mov	r8, r2
     386:	4699      	mov	r9, r3
     388:	46a2      	mov	sl, r4
     38a:	46ab      	mov	fp, r5
     38c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     38e:	46c0      	nop			; (mov r8, r8)
     390:	461c3c00 	.word	0x461c3c00
     394:	00000c69 	.word	0x00000c69
     398:	000008a9 	.word	0x000008a9
     39c:	00000bf9 	.word	0x00000bf9
     3a0:	000004d1 	.word	0x000004d1
     3a4:	000057cd 	.word	0x000057cd
     3a8:	00005e6d 	.word	0x00005e6d
     3ac:	000060c1 	.word	0x000060c1
     3b0:	00003ad9 	.word	0x00003ad9
     3b4:	000030c5 	.word	0x000030c5
     3b8:	00003099 	.word	0x00003099

000003bc <configure_eeprom>:
//Well, i'll probably let this rest here for now. Although, TODO
 void configure_eeprom(void)
{
     3bc:	b510      	push	{r4, lr}
    /* Setup EEPROM emulator service */
    enum status_code error_code = eeprom_emulator_init();
     3be:	4b07      	ldr	r3, [pc, #28]	; (3dc <configure_eeprom+0x20>)
     3c0:	4798      	blx	r3
    if (error_code == STATUS_ERR_NO_MEMORY) {
     3c2:	2816      	cmp	r0, #22
     3c4:	d103      	bne.n	3ce <configure_eeprom+0x12>
        while (true) {
            /* No EEPROM section has been set in the device's fuses */
			set_disp_led_color(LED_RED);
     3c6:	4c06      	ldr	r4, [pc, #24]	; (3e0 <configure_eeprom+0x24>)
     3c8:	2001      	movs	r0, #1
     3ca:	47a0      	blx	r4
     3cc:	e7fc      	b.n	3c8 <configure_eeprom+0xc>
        }
    }
    else if (error_code != STATUS_OK) {
     3ce:	2800      	cmp	r0, #0
     3d0:	d003      	beq.n	3da <configure_eeprom+0x1e>
        /* Erase the emulated EEPROM memory (assume it is unformatted or
         * irrecoverably corrupt) */
        eeprom_emulator_erase_memory();
     3d2:	4b04      	ldr	r3, [pc, #16]	; (3e4 <configure_eeprom+0x28>)
     3d4:	4798      	blx	r3
        eeprom_emulator_init();
     3d6:	4b01      	ldr	r3, [pc, #4]	; (3dc <configure_eeprom+0x20>)
     3d8:	4798      	blx	r3
    }
}
     3da:	bd10      	pop	{r4, pc}
     3dc:	00002e75 	.word	0x00002e75
     3e0:	00000bf9 	.word	0x00000bf9
     3e4:	00002f55 	.word	0x00002f55

000003e8 <init_adxl_calibration>:
//Read eeprom, check for calibration and redo if necessary
 void init_adxl_calibration(button_lib_t *calibrate_button)
{
     3e8:	b530      	push	{r4, r5, lr}
     3ea:	b09d      	sub	sp, #116	; 0x74
     3ec:	1c05      	adds	r5, r0, #0
	
		configure_eeprom();
     3ee:	4b13      	ldr	r3, [pc, #76]	; (43c <init_adxl_calibration+0x54>)
     3f0:	4798      	blx	r3
		//Wait some for button read
		delay_ms(200);
     3f2:	20c8      	movs	r0, #200	; 0xc8
     3f4:	4b12      	ldr	r3, [pc, #72]	; (440 <init_adxl_calibration+0x58>)
     3f6:	4798      	blx	r3

		uint8_t page_data[EEPROM_PAGE_SIZE];
		eeprom_emulator_read_page(0, page_data);
     3f8:	ac0d      	add	r4, sp, #52	; 0x34
     3fa:	2000      	movs	r0, #0
     3fc:	1c21      	adds	r1, r4, #0
     3fe:	4b11      	ldr	r3, [pc, #68]	; (444 <init_adxl_calibration+0x5c>)
     400:	4798      	blx	r3
		
		uint8_t is_calibrated = page_data[0];
     402:	7824      	ldrb	r4, [r4, #0]
		ADXL_335_t saved_calibration = *(ADXL_335_t*)&page_data[1];
     404:	4668      	mov	r0, sp
     406:	4669      	mov	r1, sp
     408:	3135      	adds	r1, #53	; 0x35
     40a:	2234      	movs	r2, #52	; 0x34
     40c:	4b0e      	ldr	r3, [pc, #56]	; (448 <init_adxl_calibration+0x60>)
     40e:	4798      	blx	r3
		
		if ((is_calibrated == 0b10101010) && !button_read_button(calibrate_button))
     410:	2caa      	cmp	r4, #170	; 0xaa
     412:	d10d      	bne.n	430 <init_adxl_calibration+0x48>
     414:	1c28      	adds	r0, r5, #0
     416:	4b0d      	ldr	r3, [pc, #52]	; (44c <init_adxl_calibration+0x64>)
     418:	4798      	blx	r3
     41a:	2800      	cmp	r0, #0
     41c:	d108      	bne.n	430 <init_adxl_calibration+0x48>
		{
			accelerometer = saved_calibration;
     41e:	480c      	ldr	r0, [pc, #48]	; (450 <init_adxl_calibration+0x68>)
     420:	4669      	mov	r1, sp
     422:	2234      	movs	r2, #52	; 0x34
     424:	4b08      	ldr	r3, [pc, #32]	; (448 <init_adxl_calibration+0x60>)
     426:	4798      	blx	r3
			//printf("Sensor calibrated with saved values! Press button during start to recalibrate! X 0G: %.3f 1G: %.3f  Y 0G: %.3f 1G: %.3f  Z 0G: %.3f 1G: %.3f \n\r",
			//saved_calibration.x_zero_g_point, saved_calibration.x_volt_per_one_g,
			//saved_calibration.y_zero_g_point, saved_calibration.y_volt_per_one_g,
			//saved_calibration.z_zero_g_point, saved_calibration.z_volt_per_one_g);
			set_disp_led_color(LED_WHITE);
     428:	2005      	movs	r0, #5
     42a:	4b0a      	ldr	r3, [pc, #40]	; (454 <init_adxl_calibration+0x6c>)
     42c:	4798      	blx	r3
     42e:	e003      	b.n	438 <init_adxl_calibration+0x50>
		}else{
			calibrate_accelerometer(&accelerometer, calibrate_button);
     430:	4807      	ldr	r0, [pc, #28]	; (450 <init_adxl_calibration+0x68>)
     432:	1c29      	adds	r1, r5, #0
     434:	4b08      	ldr	r3, [pc, #32]	; (458 <init_adxl_calibration+0x70>)
     436:	4798      	blx	r3
		}
}
     438:	b01d      	add	sp, #116	; 0x74
     43a:	bd30      	pop	{r4, r5, pc}
     43c:	000003bd 	.word	0x000003bd
     440:	00001249 	.word	0x00001249
     444:	00003031 	.word	0x00003031
     448:	00003ad9 	.word	0x00003ad9
     44c:	0000088d 	.word	0x0000088d
     450:	200005fc 	.word	0x200005fc
     454:	00000bf9 	.word	0x00000bf9
     458:	000002b1 	.word	0x000002b1

0000045c <adc_complete_callback>:
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
}

//ADC callback. This is essentially a freerunning adc, just chose how many channels you want
void adc_complete_callback(struct adc_module *const module)
{
     45c:	b510      	push	{r4, lr}
	static uint8_t curr_channel = 0;
	static const enum adc_positive_input inputs[4] = {ADC_POSITIVE_INPUT_PIN0, ADC_POSITIVE_INPUT_PIN4, ADC_POSITIVE_INPUT_PIN5, ADC_POSITIVE_INPUT_PIN6 };
	
	
// 	//Handle new value
	(callbacks)[curr_channel](adc_val);
     45e:	4c14      	ldr	r4, [pc, #80]	; (4b0 <adc_complete_callback+0x54>)
     460:	7822      	ldrb	r2, [r4, #0]
     462:	4b14      	ldr	r3, [pc, #80]	; (4b4 <adc_complete_callback+0x58>)
     464:	681b      	ldr	r3, [r3, #0]
     466:	0092      	lsls	r2, r2, #2
     468:	4913      	ldr	r1, [pc, #76]	; (4b8 <adc_complete_callback+0x5c>)
     46a:	8808      	ldrh	r0, [r1, #0]
     46c:	58d3      	ldr	r3, [r2, r3]
     46e:	4798      	blx	r3

	//Restart reading
	curr_channel++;
     470:	7820      	ldrb	r0, [r4, #0]
     472:	3001      	adds	r0, #1
	//wrap around num channels
	curr_channel %= num_channels;
     474:	b2c0      	uxtb	r0, r0
     476:	4b11      	ldr	r3, [pc, #68]	; (4bc <adc_complete_callback+0x60>)
     478:	7819      	ldrb	r1, [r3, #0]
     47a:	4b11      	ldr	r3, [pc, #68]	; (4c0 <adc_complete_callback+0x64>)
     47c:	4798      	blx	r3
     47e:	b2c9      	uxtb	r1, r1
     480:	7021      	strb	r1, [r4, #0]
	
	adc_set_positive_input(&adc_instance, inputs[curr_channel]);
     482:	4b10      	ldr	r3, [pc, #64]	; (4c4 <adc_complete_callback+0x68>)
     484:	5c59      	ldrb	r1, [r3, r1]
{
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     486:	4b10      	ldr	r3, [pc, #64]	; (4c8 <adc_complete_callback+0x6c>)
     488:	681b      	ldr	r3, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     48a:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     48c:	b252      	sxtb	r2, r2
     48e:	2a00      	cmp	r2, #0
     490:	dbfb      	blt.n	48a <adc_complete_callback+0x2e>
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
     492:	691a      	ldr	r2, [r3, #16]
     494:	201f      	movs	r0, #31
     496:	4382      	bics	r2, r0
     498:	430a      	orrs	r2, r1
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Set positive input pin */
	adc_module->INPUTCTRL.reg =
     49a:	611a      	str	r2, [r3, #16]
     49c:	7e5a      	ldrb	r2, [r3, #25]
			(adc_module->INPUTCTRL.reg & ~ADC_INPUTCTRL_MUXPOS_Msk) |
			(positive_input);

	while (adc_is_syncing(module_inst)) {
     49e:	b252      	sxtb	r2, r2
     4a0:	2a00      	cmp	r2, #0
     4a2:	dbfb      	blt.n	49c <adc_complete_callback+0x40>
	
	adc_read_buffer_job(&adc_instance , &adc_val, 1);
     4a4:	4808      	ldr	r0, [pc, #32]	; (4c8 <adc_complete_callback+0x6c>)
     4a6:	4904      	ldr	r1, [pc, #16]	; (4b8 <adc_complete_callback+0x5c>)
     4a8:	2201      	movs	r2, #1
     4aa:	4b08      	ldr	r3, [pc, #32]	; (4cc <adc_complete_callback+0x70>)
     4ac:	4798      	blx	r3
}
     4ae:	bd10      	pop	{r4, pc}
     4b0:	200000c8 	.word	0x200000c8
     4b4:	20000ad4 	.word	0x20000ad4
     4b8:	200001f8 	.word	0x200001f8
     4bc:	20000000 	.word	0x20000000
     4c0:	000055d5 	.word	0x000055d5
     4c4:	00008328 	.word	0x00008328
     4c8:	20000ab4 	.word	0x20000ab4
     4cc:	000017c5 	.word	0x000017c5

000004d0 <adc_to_volt>:
static uint8_t num_channels = 3;
//Callbacks for new value for a channel
void (**callbacks)(uint16_t);

inline float	adc_to_volt(uint16_t val)
{
     4d0:	b510      	push	{r4, lr}
	//Convert to voltage
	float volt = (float)val/ADC_MAX * VCC;
     4d2:	4b09      	ldr	r3, [pc, #36]	; (4f8 <adc_to_volt+0x28>)
     4d4:	4798      	blx	r3
     4d6:	4909      	ldr	r1, [pc, #36]	; (4fc <adc_to_volt+0x2c>)
     4d8:	4b09      	ldr	r3, [pc, #36]	; (500 <adc_to_volt+0x30>)
     4da:	4798      	blx	r3
     4dc:	4b09      	ldr	r3, [pc, #36]	; (504 <adc_to_volt+0x34>)
     4de:	4798      	blx	r3
     4e0:	4b04      	ldr	r3, [pc, #16]	; (4f4 <adc_to_volt+0x24>)
     4e2:	4a03      	ldr	r2, [pc, #12]	; (4f0 <adc_to_volt+0x20>)
     4e4:	4c08      	ldr	r4, [pc, #32]	; (508 <adc_to_volt+0x38>)
     4e6:	47a0      	blx	r4
     4e8:	4b08      	ldr	r3, [pc, #32]	; (50c <adc_to_volt+0x3c>)
     4ea:	4798      	blx	r3
	
	return  volt;
}
     4ec:	bd10      	pop	{r4, pc}
     4ee:	46c0      	nop			; (mov r8, r8)
     4f0:	66666666 	.word	0x66666666
     4f4:	400a6666 	.word	0x400a6666
     4f8:	000064a5 	.word	0x000064a5
     4fc:	477fff00 	.word	0x477fff00
     500:	00005aa5 	.word	0x00005aa5
     504:	00008131 	.word	0x00008131
     508:	0000745d 	.word	0x0000745d
     50c:	000081d5 	.word	0x000081d5

00000510 <configure_adc>:
//Call this with number of wanted channels and callbacks for each value
void configure_adc(uint8_t no_channels, void (*register_callbacks[])(uint16_t))
{
     510:	b5f0      	push	{r4, r5, r6, r7, lr}
     512:	b08f      	sub	sp, #60	; 0x3c
     514:	1c05      	adds	r5, r0, #0
     516:	1c0e      	adds	r6, r1, #0
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
     518:	ac02      	add	r4, sp, #8
     51a:	1c20      	adds	r0, r4, #0
     51c:	4b32      	ldr	r3, [pc, #200]	; (5e8 <configure_adc+0xd8>)
     51e:	4798      	blx	r3
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
     520:	2300      	movs	r3, #0
     522:	60a3      	str	r3, [r4, #8]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     524:	22e0      	movs	r2, #224	; 0xe0
     526:	00d2      	lsls	r2, r2, #3
     528:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     52a:	2203      	movs	r2, #3
     52c:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     52e:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     530:	2310      	movs	r3, #16
     532:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     534:	4f2d      	ldr	r7, [pc, #180]	; (5ec <configure_adc+0xdc>)
     536:	1c38      	adds	r0, r7, #0
     538:	492d      	ldr	r1, [pc, #180]	; (5f0 <configure_adc+0xe0>)
     53a:	1c22      	adds	r2, r4, #0
     53c:	4b2d      	ldr	r3, [pc, #180]	; (5f4 <configure_adc+0xe4>)
     53e:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     540:	683b      	ldr	r3, [r7, #0]
     542:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     544:	b252      	sxtb	r2, r2
     546:	2a00      	cmp	r2, #0
     548:	dbfb      	blt.n	542 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     54a:	2180      	movs	r1, #128	; 0x80
     54c:	0409      	lsls	r1, r1, #16
     54e:	4a2a      	ldr	r2, [pc, #168]	; (5f8 <configure_adc+0xe8>)
     550:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     552:	7819      	ldrb	r1, [r3, #0]
     554:	2202      	movs	r2, #2
     556:	430a      	orrs	r2, r1
     558:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     55a:	4b24      	ldr	r3, [pc, #144]	; (5ec <configure_adc+0xdc>)
     55c:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     55e:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     560:	b25b      	sxtb	r3, r3
     562:	2b00      	cmp	r3, #0
     564:	dbfb      	blt.n	55e <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     566:	4c21      	ldr	r4, [pc, #132]	; (5ec <configure_adc+0xdc>)
     568:	1c20      	adds	r0, r4, #0
     56a:	4924      	ldr	r1, [pc, #144]	; (5fc <configure_adc+0xec>)
     56c:	2200      	movs	r2, #0
     56e:	4b24      	ldr	r3, [pc, #144]	; (600 <configure_adc+0xf0>)
     570:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     572:	7ee2      	ldrb	r2, [r4, #27]
     574:	2301      	movs	r3, #1
     576:	4313      	orrs	r3, r2
     578:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     57a:	a901      	add	r1, sp, #4
     57c:	2200      	movs	r2, #0
     57e:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     580:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     582:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     584:	2201      	movs	r2, #1
     586:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     588:	2003      	movs	r0, #3
     58a:	4b1e      	ldr	r3, [pc, #120]	; (604 <configure_adc+0xf4>)
     58c:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     58e:	2d03      	cmp	r5, #3
     590:	d013      	beq.n	5ba <configure_adc+0xaa>
     592:	d802      	bhi.n	59a <configure_adc+0x8a>
     594:	2d02      	cmp	r5, #2
     596:	d016      	beq.n	5c6 <configure_adc+0xb6>
     598:	e01b      	b.n	5d2 <configure_adc+0xc2>
     59a:	2d04      	cmp	r5, #4
     59c:	d007      	beq.n	5ae <configure_adc+0x9e>
     59e:	2d05      	cmp	r5, #5
     5a0:	d117      	bne.n	5d2 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     5a2:	a901      	add	r1, sp, #4
     5a4:	2301      	movs	r3, #1
     5a6:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     5a8:	2004      	movs	r0, #4
     5aa:	4b16      	ldr	r3, [pc, #88]	; (604 <configure_adc+0xf4>)
     5ac:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     5ae:	a901      	add	r1, sp, #4
     5b0:	2301      	movs	r3, #1
     5b2:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     5b4:	2006      	movs	r0, #6
     5b6:	4b13      	ldr	r3, [pc, #76]	; (604 <configure_adc+0xf4>)
     5b8:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     5ba:	a901      	add	r1, sp, #4
     5bc:	2301      	movs	r3, #1
     5be:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     5c0:	2005      	movs	r0, #5
     5c2:	4b10      	ldr	r3, [pc, #64]	; (604 <configure_adc+0xf4>)
     5c4:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     5c6:	a901      	add	r1, sp, #4
     5c8:	2301      	movs	r3, #1
     5ca:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     5cc:	2004      	movs	r0, #4
     5ce:	4b0d      	ldr	r3, [pc, #52]	; (604 <configure_adc+0xf4>)
     5d0:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     5d2:	4b0d      	ldr	r3, [pc, #52]	; (608 <configure_adc+0xf8>)
     5d4:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     5d6:	4b0d      	ldr	r3, [pc, #52]	; (60c <configure_adc+0xfc>)
     5d8:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     5da:	4804      	ldr	r0, [pc, #16]	; (5ec <configure_adc+0xdc>)
     5dc:	490c      	ldr	r1, [pc, #48]	; (610 <configure_adc+0x100>)
     5de:	2201      	movs	r2, #1
     5e0:	4b0c      	ldr	r3, [pc, #48]	; (614 <configure_adc+0x104>)
     5e2:	4798      	blx	r3
}
     5e4:	b00f      	add	sp, #60	; 0x3c
     5e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5e8:	00001275 	.word	0x00001275
     5ec:	20000ab4 	.word	0x20000ab4
     5f0:	42004000 	.word	0x42004000
     5f4:	000012bd 	.word	0x000012bd
     5f8:	e000e100 	.word	0xe000e100
     5fc:	0000045d 	.word	0x0000045d
     600:	000017b1 	.word	0x000017b1
     604:	00002955 	.word	0x00002955
     608:	20000000 	.word	0x20000000
     60c:	20000ad4 	.word	0x20000ad4
     610:	200001f8 	.word	0x200001f8
     614:	000017c5 	.word	0x000017c5

00000618 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     618:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     61a:	88ca      	ldrh	r2, [r1, #6]
     61c:	88c3      	ldrh	r3, [r0, #6]
     61e:	1ad2      	subs	r2, r2, r3
     620:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     622:	790c      	ldrb	r4, [r1, #4]
     624:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     626:	794b      	ldrb	r3, [r1, #5]
     628:	059b      	lsls	r3, r3, #22
     62a:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     62c:	788c      	ldrb	r4, [r1, #2]
     62e:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     630:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     632:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     634:	7902      	ldrb	r2, [r0, #4]
     636:	2a00      	cmp	r2, #0
     638:	d105      	bne.n	646 <_rtc_calendar_time_to_register_value+0x2e>
     63a:	78ca      	ldrb	r2, [r1, #3]
     63c:	2a00      	cmp	r2, #0
     63e:	d002      	beq.n	646 <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     640:	2280      	movs	r2, #128	; 0x80
     642:	0252      	lsls	r2, r2, #9
     644:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     646:	7848      	ldrb	r0, [r1, #1]
     648:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     64a:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     64c:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     64e:	4318      	orrs	r0, r3

	return register_value;
}
     650:	bd10      	pop	{r4, pc}
     652:	46c0      	nop			; (mov r8, r8)

00000654 <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
     654:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     656:	0e8c      	lsrs	r4, r1, #26
     658:	88c3      	ldrh	r3, [r0, #6]
     65a:	18e3      	adds	r3, r4, r3
     65c:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
     65e:	018b      	lsls	r3, r1, #6
     660:	0f1b      	lsrs	r3, r3, #28
     662:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     664:	028b      	lsls	r3, r1, #10
     666:	0edb      	lsrs	r3, r3, #27
     668:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     66a:	7903      	ldrb	r3, [r0, #4]
     66c:	2b00      	cmp	r3, #0
     66e:	d003      	beq.n	678 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     670:	03cb      	lsls	r3, r1, #15
     672:	0edb      	lsrs	r3, r3, #27
     674:	7093      	strb	r3, [r2, #2]
     676:	e005      	b.n	684 <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     678:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     67a:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     67c:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     67e:	03cb      	lsls	r3, r1, #15
     680:	0fdb      	lsrs	r3, r3, #31
     682:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     684:	050b      	lsls	r3, r1, #20
     686:	0e9b      	lsrs	r3, r3, #26
     688:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     68a:	233f      	movs	r3, #63	; 0x3f
     68c:	4019      	ands	r1, r3
     68e:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     690:	bd10      	pop	{r4, pc}
     692:	46c0      	nop			; (mov r8, r8)

00000694 <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     694:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     696:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     698:	2408      	movs	r4, #8
     69a:	2380      	movs	r3, #128	; 0x80
     69c:	490b      	ldr	r1, [pc, #44]	; (6cc <rtc_calendar_reset+0x38>)
     69e:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6a0:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     6a2:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     6a4:	b25b      	sxtb	r3, r3
     6a6:	2b00      	cmp	r3, #0
     6a8:	dbfb      	blt.n	6a2 <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     6aa:	8813      	ldrh	r3, [r2, #0]
     6ac:	2102      	movs	r1, #2
     6ae:	438b      	bics	r3, r1
     6b0:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     6b2:	2300      	movs	r3, #0
     6b4:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     6b6:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6b8:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     6ba:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     6bc:	b25b      	sxtb	r3, r3
     6be:	2b00      	cmp	r3, #0
     6c0:	dbfb      	blt.n	6ba <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     6c2:	8811      	ldrh	r1, [r2, #0]
     6c4:	2301      	movs	r3, #1
     6c6:	430b      	orrs	r3, r1
     6c8:	8013      	strh	r3, [r2, #0]
}
     6ca:	bd10      	pop	{r4, pc}
     6cc:	e000e100 	.word	0xe000e100

000006d0 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     6d0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6d2:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     6d4:	4b03      	ldr	r3, [pc, #12]	; (6e4 <rtc_calendar_set_time+0x14>)
     6d6:	4798      	blx	r3
     6d8:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     6da:	b25b      	sxtb	r3, r3
     6dc:	2b00      	cmp	r3, #0
     6de:	dbfb      	blt.n	6d8 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     6e0:	6120      	str	r0, [r4, #16]
}
     6e2:	bd10      	pop	{r4, pc}
     6e4:	00000619 	.word	0x00000619

000006e8 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     6e8:	b570      	push	{r4, r5, r6, lr}
     6ea:	1c0e      	adds	r6, r1, #0
     6ec:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     6ee:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     6f0:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     6f2:	2a01      	cmp	r2, #1
     6f4:	d80d      	bhi.n	712 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     6f6:	4b08      	ldr	r3, [pc, #32]	; (718 <rtc_calendar_set_alarm+0x30>)
     6f8:	4798      	blx	r3
     6fa:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     6fc:	b25b      	sxtb	r3, r3
     6fe:	2b00      	cmp	r3, #0
     700:	dbfb      	blt.n	6fa <rtc_calendar_set_alarm+0x12>
     702:	00e4      	lsls	r4, r4, #3
     704:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     706:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     708:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     70a:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     70c:	2a06      	cmp	r2, #6
     70e:	d800      	bhi.n	712 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     710:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     712:	1c18      	adds	r0, r3, #0
     714:	bd70      	pop	{r4, r5, r6, pc}
     716:	46c0      	nop			; (mov r8, r8)
     718:	00000619 	.word	0x00000619

0000071c <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     71c:	b530      	push	{r4, r5, lr}
     71e:	b083      	sub	sp, #12
     720:	1c04      	adds	r4, r0, #0
     722:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     724:	6001      	str	r1, [r0, #0]
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     726:	4b1c      	ldr	r3, [pc, #112]	; (798 <rtc_calendar_init+0x7c>)
     728:	6999      	ldr	r1, [r3, #24]
     72a:	2220      	movs	r2, #32
     72c:	430a      	orrs	r2, r1
     72e:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     730:	a901      	add	r1, sp, #4
     732:	2302      	movs	r3, #2
     734:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     736:	2004      	movs	r0, #4
     738:	4b18      	ldr	r3, [pc, #96]	; (79c <rtc_calendar_init+0x80>)
     73a:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     73c:	2004      	movs	r0, #4
     73e:	4b18      	ldr	r3, [pc, #96]	; (7a0 <rtc_calendar_init+0x84>)
     740:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     742:	1c20      	adds	r0, r4, #0
     744:	4b17      	ldr	r3, [pc, #92]	; (7a4 <rtc_calendar_init+0x88>)
     746:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     748:	792b      	ldrb	r3, [r5, #4]
     74a:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     74c:	78eb      	ldrb	r3, [r5, #3]
     74e:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     750:	88eb      	ldrh	r3, [r5, #6]
     752:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     754:	4b14      	ldr	r3, [pc, #80]	; (7a8 <rtc_calendar_init+0x8c>)
     756:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     758:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     75a:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     75c:	7929      	ldrb	r1, [r5, #4]
     75e:	2900      	cmp	r1, #0
     760:	d002      	beq.n	768 <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     762:	2108      	movs	r1, #8
     764:	430a      	orrs	r2, r1
     766:	e001      	b.n	76c <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     768:	2148      	movs	r1, #72	; 0x48
     76a:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     76c:	78a9      	ldrb	r1, [r5, #2]
     76e:	2900      	cmp	r1, #0
     770:	d001      	beq.n	776 <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     772:	2180      	movs	r1, #128	; 0x80
     774:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     776:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     778:	78ea      	ldrb	r2, [r5, #3]
     77a:	2a00      	cmp	r2, #0
     77c:	d004      	beq.n	788 <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     77e:	8859      	ldrh	r1, [r3, #2]
     780:	2280      	movs	r2, #128	; 0x80
     782:	01d2      	lsls	r2, r2, #7
     784:	430a      	orrs	r2, r1
     786:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     788:	1c29      	adds	r1, r5, #0
     78a:	3108      	adds	r1, #8
     78c:	1c20      	adds	r0, r4, #0
     78e:	2200      	movs	r2, #0
     790:	4b06      	ldr	r3, [pc, #24]	; (7ac <rtc_calendar_init+0x90>)
     792:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     794:	b003      	add	sp, #12
     796:	bd30      	pop	{r4, r5, pc}
     798:	40000400 	.word	0x40000400
     79c:	00002879 	.word	0x00002879
     7a0:	000027ed 	.word	0x000027ed
     7a4:	00000695 	.word	0x00000695
     7a8:	20000ad8 	.word	0x20000ad8
     7ac:	000006e9 	.word	0x000006e9

000007b0 <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     7b0:	b538      	push	{r3, r4, r5, lr}
     7b2:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7b4:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     7b6:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     7b8:	2a01      	cmp	r2, #1
     7ba:	d808      	bhi.n	7ce <rtc_calendar_get_alarm+0x1e>
     7bc:	00d2      	lsls	r2, r2, #3
     7be:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
     7c0:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
     7c2:	1c22      	adds	r2, r4, #0
     7c4:	4b03      	ldr	r3, [pc, #12]	; (7d4 <rtc_calendar_get_alarm+0x24>)
     7c6:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
     7c8:	7f2b      	ldrb	r3, [r5, #28]
     7ca:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
     7cc:	2300      	movs	r3, #0
}
     7ce:	1c18      	adds	r0, r3, #0
     7d0:	bd38      	pop	{r3, r4, r5, pc}
     7d2:	46c0      	nop			; (mov r8, r8)
     7d4:	00000655 	.word	0x00000655

000007d8 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     7d8:	2a01      	cmp	r2, #1
     7da:	d901      	bls.n	7e0 <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     7dc:	2017      	movs	r0, #23
     7de:	e00a      	b.n	7f6 <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     7e0:	1c93      	adds	r3, r2, #2
     7e2:	009b      	lsls	r3, r3, #2
     7e4:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     7e6:	7c03      	ldrb	r3, [r0, #16]
     7e8:	2101      	movs	r1, #1
     7ea:	4091      	lsls	r1, r2
     7ec:	1c0a      	adds	r2, r1, #0
     7ee:	431a      	orrs	r2, r3
     7f0:	b2d2      	uxtb	r2, r2
     7f2:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
     7f4:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     7f6:	4770      	bx	lr

000007f8 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     7f8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     7fa:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     7fc:	2901      	cmp	r1, #1
     7fe:	d102      	bne.n	806 <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     800:	2280      	movs	r2, #128	; 0x80
     802:	71da      	strb	r2, [r3, #7]
     804:	e004      	b.n	810 <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     806:	2201      	movs	r2, #1
     808:	408a      	lsls	r2, r1
     80a:	2401      	movs	r4, #1
     80c:	4022      	ands	r2, r4
     80e:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     810:	7c43      	ldrb	r3, [r0, #17]
     812:	2201      	movs	r2, #1
     814:	408a      	lsls	r2, r1
     816:	1c11      	adds	r1, r2, #0
     818:	4319      	orrs	r1, r3
     81a:	b2c9      	uxtb	r1, r1
     81c:	7441      	strb	r1, [r0, #17]
}
     81e:	bd10      	pop	{r4, pc}

00000820 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     820:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     822:	4b0e      	ldr	r3, [pc, #56]	; (85c <RTC_Handler+0x3c>)
     824:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     826:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     828:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
     82a:	7c19      	ldrb	r1, [r3, #16]
     82c:	1c08      	adds	r0, r1, #0
     82e:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     830:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     832:	79e1      	ldrb	r1, [r4, #7]
     834:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     836:	09d1      	lsrs	r1, r2, #7
     838:	d006      	beq.n	848 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     83a:	0781      	lsls	r1, r0, #30
     83c:	d501      	bpl.n	842 <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     83e:	68db      	ldr	r3, [r3, #12]
     840:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     842:	2380      	movs	r3, #128	; 0x80
     844:	7223      	strb	r3, [r4, #8]
     846:	e007      	b.n	858 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     848:	07d1      	lsls	r1, r2, #31
     84a:	d505      	bpl.n	858 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     84c:	07c2      	lsls	r2, r0, #31
     84e:	d501      	bpl.n	854 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     850:	689b      	ldr	r3, [r3, #8]
     852:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     854:	2301      	movs	r3, #1
     856:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     858:	bd10      	pop	{r4, pc}
     85a:	46c0      	nop			; (mov r8, r8)
     85c:	20000ad8 	.word	0x20000ad8

00000860 <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
     860:	b530      	push	{r4, r5, lr}
     862:	b083      	sub	sp, #12
     864:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     866:	ab01      	add	r3, sp, #4
     868:	2280      	movs	r2, #128	; 0x80
     86a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     86c:	2400      	movs	r4, #0
     86e:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     870:	2201      	movs	r2, #1
     872:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     874:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
     876:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
     878:	1c08      	adds	r0, r1, #0
     87a:	1c19      	adds	r1, r3, #0
     87c:	4b02      	ldr	r3, [pc, #8]	; (888 <button_init+0x28>)
     87e:	4798      	blx	r3

	make_me_normal->active_high = false;
     880:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
     882:	80ac      	strh	r4, [r5, #4]
	

}
     884:	b003      	add	sp, #12
     886:	bd30      	pop	{r4, r5, pc}
     888:	00002955 	.word	0x00002955

0000088c <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
     88c:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
     88e:	7800      	ldrb	r0, [r0, #0]
     890:	b2c0      	uxtb	r0, r0
     892:	2800      	cmp	r0, #0
     894:	d006      	beq.n	8a4 <button_read_button+0x18>
     896:	785a      	ldrb	r2, [r3, #1]
     898:	2a00      	cmp	r2, #0
     89a:	d102      	bne.n	8a2 <button_read_button+0x16>
	{
		read_me->read = true;
     89c:	2201      	movs	r2, #1
     89e:	705a      	strb	r2, [r3, #1]
		return true;
     8a0:	e000      	b.n	8a4 <button_read_button+0x18>
	}
	return false;
     8a2:	2000      	movs	r0, #0
}
     8a4:	4770      	bx	lr
     8a6:	46c0      	nop			; (mov r8, r8)

000008a8 <wait_for_button_press>:

//Wait for button on display to be pressed
void wait_for_button_press(const button_lib_t * read_me)
{
     8a8:	b538      	push	{r3, r4, r5, lr}
     8aa:	1c05      	adds	r5, r0, #0
	while (!button_read_button(read_me));
     8ac:	4c02      	ldr	r4, [pc, #8]	; (8b8 <wait_for_button_press+0x10>)
     8ae:	1c28      	adds	r0, r5, #0
     8b0:	47a0      	blx	r4
     8b2:	2800      	cmp	r0, #0
     8b4:	d0fb      	beq.n	8ae <wait_for_button_press+0x6>
}
     8b6:	bd38      	pop	{r3, r4, r5, pc}
     8b8:	0000088d 	.word	0x0000088d

000008bc <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
     8bc:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     8be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     8c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     8c2:	2900      	cmp	r1, #0
     8c4:	d103      	bne.n	8ce <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
     8c6:	095a      	lsrs	r2, r3, #5
     8c8:	01d2      	lsls	r2, r2, #7
     8ca:	4912      	ldr	r1, [pc, #72]	; (914 <button_handler+0x58>)
     8cc:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     8ce:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     8d0:	211f      	movs	r1, #31
     8d2:	400b      	ands	r3, r1
     8d4:	2101      	movs	r1, #1
     8d6:	4099      	lsls	r1, r3
     8d8:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     8da:	4013      	ands	r3, r2
     8dc:	1e5a      	subs	r2, r3, #1
     8de:	4193      	sbcs	r3, r2
     8e0:	7a82      	ldrb	r2, [r0, #10]
     8e2:	429a      	cmp	r2, r3
     8e4:	d10d      	bne.n	902 <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
     8e6:	8883      	ldrh	r3, [r0, #4]
     8e8:	3301      	adds	r3, #1
     8ea:	b29b      	uxth	r3, r3
     8ec:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 100 && !btn_to_read->pressed)
     8ee:	2b63      	cmp	r3, #99	; 0x63
     8f0:	d90e      	bls.n	910 <button_handler+0x54>
     8f2:	7803      	ldrb	r3, [r0, #0]
     8f4:	2b00      	cmp	r3, #0
     8f6:	d10b      	bne.n	910 <button_handler+0x54>
		{
			btn_to_read->pressed = true;
     8f8:	2301      	movs	r3, #1
     8fa:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
     8fc:	2300      	movs	r3, #0
     8fe:	7043      	strb	r3, [r0, #1]
     900:	e006      	b.n	910 <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
     902:	7843      	ldrb	r3, [r0, #1]
     904:	2b00      	cmp	r3, #0
     906:	d001      	beq.n	90c <button_handler+0x50>
		{
			btn_to_read->pressed = false;
     908:	2300      	movs	r3, #0
     90a:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
     90c:	2300      	movs	r3, #0
     90e:	8083      	strh	r3, [r0, #4]
	}
     910:	4770      	bx	lr
     912:	46c0      	nop			; (mov r8, r8)
     914:	41004400 	.word	0x41004400

00000918 <init_platform>:
}


//Init all longboard specifics
void init_platform(void)
{
     918:	b510      	push	{r4, lr}
		button_init(&spi_btn,PIN_PA19);
     91a:	4c06      	ldr	r4, [pc, #24]	; (934 <init_platform+0x1c>)
     91c:	1c20      	adds	r0, r4, #0
     91e:	2113      	movs	r1, #19
     920:	4b05      	ldr	r3, [pc, #20]	; (938 <init_platform+0x20>)
     922:	4798      	blx	r3
	//	port_pin_set_config(LED_RTC, &pinconf);		//led_usart
	//	port_pin_set_config(LED_ADC, &pinconf);		//led_adc
		
		
		//Config spi_sseg
		configure_spi_master(&spi_btn);
     924:	1c20      	adds	r0, r4, #0
     926:	4b05      	ldr	r3, [pc, #20]	; (93c <init_platform+0x24>)
     928:	4798      	blx	r3
		
		//Set high brightness for now
		sseg_set_display_brightness(255);
     92a:	20ff      	movs	r0, #255	; 0xff
     92c:	4b04      	ldr	r3, [pc, #16]	; (940 <init_platform+0x28>)
     92e:	4798      	blx	r3
		
}
     930:	bd10      	pop	{r4, pc}
     932:	46c0      	nop			; (mov r8, r8)
     934:	20000a30 	.word	0x20000a30
     938:	00000861 	.word	0x00000861
     93c:	0000104d 	.word	0x0000104d
     940:	00000f41 	.word	0x00000f41

00000944 <background_service_platform>:

//Update screen and buttons
void background_service_platform(void)
{
     944:	b510      	push	{r4, lr}
     946:	b082      	sub	sp, #8
		//Read buttons
		button_handler(&spi_btn);
     948:	4c09      	ldr	r4, [pc, #36]	; (970 <background_service_platform+0x2c>)
     94a:	1c20      	adds	r0, r4, #0
     94c:	4b09      	ldr	r3, [pc, #36]	; (974 <background_service_platform+0x30>)
     94e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     950:	a901      	add	r1, sp, #4
     952:	2300      	movs	r3, #0
     954:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     956:	2201      	movs	r2, #1
     958:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     95a:	70cb      	strb	r3, [r1, #3]
		
		//Reactivate for spi
		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
		
		config.mux_position = MUX_PA19C_SERCOM1_PAD3;
     95c:	2302      	movs	r3, #2
     95e:	700b      	strb	r3, [r1, #0]
		
		system_pinmux_pin_set_config(spi_btn.gpio_pin, &config);
     960:	78a0      	ldrb	r0, [r4, #2]
     962:	b2c0      	uxtb	r0, r0
     964:	4b04      	ldr	r3, [pc, #16]	; (978 <background_service_platform+0x34>)
     966:	4798      	blx	r3
		
		sseg_update_display();
     968:	4b04      	ldr	r3, [pc, #16]	; (97c <background_service_platform+0x38>)
     96a:	4798      	blx	r3
}
     96c:	b002      	add	sp, #8
     96e:	bd10      	pop	{r4, pc}
     970:	20000a30 	.word	0x20000a30
     974:	000008bd 	.word	0x000008bd
     978:	00002955 	.word	0x00002955
     97c:	00000f4d 	.word	0x00000f4d

00000980 <main_platform>:

//Main loop for longboard specifics
void main_platform(void)
{
     980:	b500      	push	{lr}
     982:	b083      	sub	sp, #12
	//what value we are displaying
	static uint8_t disp_val = 0;
	//Soft blink led
	static uint8_t led_ramp = 4, led_inc = 0;

	if (led_inc)
     984:	4b2f      	ldr	r3, [pc, #188]	; (a44 <main_platform+0xc4>)
     986:	781b      	ldrb	r3, [r3, #0]
     988:	2b00      	cmp	r3, #0
     98a:	d004      	beq.n	996 <main_platform+0x16>
	{
		led_ramp = led_ramp << 1;
     98c:	4a2e      	ldr	r2, [pc, #184]	; (a48 <main_platform+0xc8>)
     98e:	7811      	ldrb	r1, [r2, #0]
     990:	0049      	lsls	r1, r1, #1
     992:	7011      	strb	r1, [r2, #0]
     994:	e003      	b.n	99e <main_platform+0x1e>
		}else{
		led_ramp = led_ramp >> 1;
     996:	4a2c      	ldr	r2, [pc, #176]	; (a48 <main_platform+0xc8>)
     998:	7811      	ldrb	r1, [r2, #0]
     99a:	0849      	lsrs	r1, r1, #1
     99c:	7011      	strb	r1, [r2, #0]
	}

	if ((led_ramp <= 1) || (led_ramp >= 128))
     99e:	4a2a      	ldr	r2, [pc, #168]	; (a48 <main_platform+0xc8>)
     9a0:	7812      	ldrb	r2, [r2, #0]
     9a2:	3a02      	subs	r2, #2
     9a4:	2a7d      	cmp	r2, #125	; 0x7d
     9a6:	d902      	bls.n	9ae <main_platform+0x2e>
	{
		led_inc ^= 0xFF;
     9a8:	43db      	mvns	r3, r3
     9aa:	4a26      	ldr	r2, [pc, #152]	; (a44 <main_platform+0xc4>)
     9ac:	7013      	strb	r3, [r2, #0]
	}

	if (button_read_button(&spi_btn))
     9ae:	4827      	ldr	r0, [pc, #156]	; (a4c <main_platform+0xcc>)
     9b0:	4b27      	ldr	r3, [pc, #156]	; (a50 <main_platform+0xd0>)
     9b2:	4798      	blx	r3
     9b4:	2800      	cmp	r0, #0
     9b6:	d005      	beq.n	9c4 <main_platform+0x44>
	{
		disp_val++;
		disp_val %= 4;
     9b8:	4b26      	ldr	r3, [pc, #152]	; (a54 <main_platform+0xd4>)
		led_inc ^= 0xFF;
	}

	if (button_read_button(&spi_btn))
	{
		disp_val++;
     9ba:	781a      	ldrb	r2, [r3, #0]
     9bc:	3201      	adds	r2, #1
		disp_val %= 4;
     9be:	2103      	movs	r1, #3
     9c0:	400a      	ands	r2, r1
     9c2:	701a      	strb	r2, [r3, #0]
	}
	RGB_LED_t blink;
	switch(disp_val)
     9c4:	4b23      	ldr	r3, [pc, #140]	; (a54 <main_platform+0xd4>)
     9c6:	781b      	ldrb	r3, [r3, #0]
     9c8:	2b01      	cmp	r3, #1
     9ca:	d012      	beq.n	9f2 <main_platform+0x72>
     9cc:	2b00      	cmp	r3, #0
     9ce:	d004      	beq.n	9da <main_platform+0x5a>
     9d0:	2b02      	cmp	r3, #2
     9d2:	d01a      	beq.n	a0a <main_platform+0x8a>
     9d4:	2b03      	cmp	r3, #3
     9d6:	d024      	beq.n	a22 <main_platform+0xa2>
     9d8:	e02e      	b.n	a38 <main_platform+0xb8>
	{
		case 0:
		set_seg_disp_num(accelerometer.scaled_gforce.x);
     9da:	4b1f      	ldr	r3, [pc, #124]	; (a58 <main_platform+0xd8>)
     9dc:	6898      	ldr	r0, [r3, #8]
     9de:	4b1f      	ldr	r3, [pc, #124]	; (a5c <main_platform+0xdc>)
     9e0:	4798      	blx	r3
		blink.blue_set = 0;
     9e2:	ab01      	add	r3, sp, #4
     9e4:	2200      	movs	r2, #0
     9e6:	709a      	strb	r2, [r3, #2]
		blink.red_set = 0;
     9e8:	701a      	strb	r2, [r3, #0]
		blink.green_set = led_ramp;
     9ea:	4a17      	ldr	r2, [pc, #92]	; (a48 <main_platform+0xc8>)
     9ec:	7812      	ldrb	r2, [r2, #0]
     9ee:	705a      	strb	r2, [r3, #1]
		break;
     9f0:	e022      	b.n	a38 <main_platform+0xb8>
		case 1:
		set_seg_disp_num(accelerometer.scaled_gforce.y);
     9f2:	4b19      	ldr	r3, [pc, #100]	; (a58 <main_platform+0xd8>)
     9f4:	68d8      	ldr	r0, [r3, #12]
     9f6:	4b19      	ldr	r3, [pc, #100]	; (a5c <main_platform+0xdc>)
     9f8:	4798      	blx	r3
		blink.blue_set = 0;
     9fa:	ab01      	add	r3, sp, #4
     9fc:	2200      	movs	r2, #0
     9fe:	709a      	strb	r2, [r3, #2]
		blink.red_set = led_ramp;
     a00:	4a11      	ldr	r2, [pc, #68]	; (a48 <main_platform+0xc8>)
     a02:	7812      	ldrb	r2, [r2, #0]
     a04:	701a      	strb	r2, [r3, #0]
		blink.green_set = led_ramp;
     a06:	705a      	strb	r2, [r3, #1]
		break;
     a08:	e016      	b.n	a38 <main_platform+0xb8>
		case 2:
		set_seg_disp_num(accelerometer.scaled_gforce.z);
     a0a:	4b13      	ldr	r3, [pc, #76]	; (a58 <main_platform+0xd8>)
     a0c:	6918      	ldr	r0, [r3, #16]
     a0e:	4b13      	ldr	r3, [pc, #76]	; (a5c <main_platform+0xdc>)
     a10:	4798      	blx	r3
		blink.blue_set = 0;
     a12:	ab01      	add	r3, sp, #4
     a14:	2200      	movs	r2, #0
     a16:	709a      	strb	r2, [r3, #2]
		blink.red_set = led_ramp;
     a18:	490b      	ldr	r1, [pc, #44]	; (a48 <main_platform+0xc8>)
     a1a:	7809      	ldrb	r1, [r1, #0]
     a1c:	7019      	strb	r1, [r3, #0]
		blink.green_set = 0;
     a1e:	705a      	strb	r2, [r3, #1]
		break;
     a20:	e00a      	b.n	a38 <main_platform+0xb8>
		case 3:
		set_seg_disp_num(accelerometer.angle_x);
     a22:	4b0d      	ldr	r3, [pc, #52]	; (a58 <main_platform+0xd8>)
     a24:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
     a26:	4b0d      	ldr	r3, [pc, #52]	; (a5c <main_platform+0xdc>)
     a28:	4798      	blx	r3
		blink.blue_set = led_ramp;
     a2a:	ab01      	add	r3, sp, #4
     a2c:	4a06      	ldr	r2, [pc, #24]	; (a48 <main_platform+0xc8>)
     a2e:	7812      	ldrb	r2, [r2, #0]
     a30:	709a      	strb	r2, [r3, #2]
		blink.red_set = 0;
     a32:	2200      	movs	r2, #0
     a34:	701a      	strb	r2, [r3, #0]
		blink.green_set = 0;
     a36:	705a      	strb	r2, [r3, #1]
		break;
	
	}
	set_disp_led(blink);
     a38:	9801      	ldr	r0, [sp, #4]
     a3a:	4b09      	ldr	r3, [pc, #36]	; (a60 <main_platform+0xe0>)
     a3c:	4798      	blx	r3

	//printf("X: %.3f Y: %.3f Z: %.3f", accelerometer.scaled_gforce.x, accelerometer.scaled_gforce.y, accelerometer.scaled_gforce.z);
	//printf("\n\r");

	//port_pin_set_output_level(LED_SYS, false);
}
     a3e:	b003      	add	sp, #12
     a40:	bd00      	pop	{pc}
     a42:	46c0      	nop			; (mov r8, r8)
     a44:	200000c9 	.word	0x200000c9
     a48:	20000001 	.word	0x20000001
     a4c:	20000a30 	.word	0x20000a30
     a50:	0000088d 	.word	0x0000088d
     a54:	200000ca 	.word	0x200000ca
     a58:	200005fc 	.word	0x200005fc
     a5c:	00000c69 	.word	0x00000c69
     a60:	00000c51 	.word	0x00000c51

00000a64 <rtc_match_callback>:
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
	rtc_calendar_enable(&rtc_instance);
}
//Callback function:
 void rtc_match_callback(void)
{
     a64:	b538      	push	{r3, r4, r5, lr}
	
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	rtc_calendar_get_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     a66:	4d0d      	ldr	r5, [pc, #52]	; (a9c <rtc_match_callback+0x38>)
     a68:	4c0d      	ldr	r4, [pc, #52]	; (aa0 <rtc_match_callback+0x3c>)
     a6a:	1c28      	adds	r0, r5, #0
     a6c:	1c21      	adds	r1, r4, #0
     a6e:	2200      	movs	r2, #0
     a70:	4b0c      	ldr	r3, [pc, #48]	; (aa4 <rtc_match_callback+0x40>)
     a72:	4798      	blx	r3
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
     a74:	2307      	movs	r3, #7
     a76:	7223      	strb	r3, [r4, #8]
	alarm.time.second += alarm_interval_sec;
     a78:	7820      	ldrb	r0, [r4, #0]
     a7a:	3001      	adds	r0, #1
	alarm.time.second = alarm.time.second % 60;
     a7c:	b2c0      	uxtb	r0, r0
     a7e:	213c      	movs	r1, #60	; 0x3c
     a80:	4b09      	ldr	r3, [pc, #36]	; (aa8 <rtc_match_callback+0x44>)
     a82:	4798      	blx	r3
     a84:	7021      	strb	r1, [r4, #0]
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
     a86:	1c28      	adds	r0, r5, #0
     a88:	1c21      	adds	r1, r4, #0
     a8a:	2200      	movs	r2, #0
     a8c:	4b07      	ldr	r3, [pc, #28]	; (aac <rtc_match_callback+0x48>)
     a8e:	4798      	blx	r3
	
	if (*external_callback_func)
     a90:	4b07      	ldr	r3, [pc, #28]	; (ab0 <rtc_match_callback+0x4c>)
     a92:	681b      	ldr	r3, [r3, #0]
     a94:	2b00      	cmp	r3, #0
     a96:	d000      	beq.n	a9a <rtc_match_callback+0x36>
	{
		external_callback_func();
     a98:	4798      	blx	r3
	
	//get and print time
// 	struct rtc_calendar_time test;
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
     a9a:	bd38      	pop	{r3, r4, r5, pc}
     a9c:	20000adc 	.word	0x20000adc
     aa0:	200000cc 	.word	0x200000cc
     aa4:	000007b1 	.word	0x000007b1
     aa8:	000055d5 	.word	0x000055d5
     aac:	000006e9 	.word	0x000006e9
     ab0:	20000af0 	.word	0x20000af0

00000ab4 <configure_rtc_calendar>:

//container for callback to application
void(*external_callback_func)(void);

 void configure_rtc_calendar(void)
{
     ab4:	b510      	push	{r4, lr}
     ab6:	b086      	sub	sp, #24
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
     ab8:	aa01      	add	r2, sp, #4
     aba:	23a0      	movs	r3, #160	; 0xa0
     abc:	011b      	lsls	r3, r3, #4
     abe:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
     ac0:	2300      	movs	r3, #0
     ac2:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
     ac4:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
     ac6:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
     ac8:	21fa      	movs	r1, #250	; 0xfa
     aca:	00c9      	lsls	r1, r1, #3
     acc:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
     ace:	a803      	add	r0, sp, #12
     ad0:	7003      	strb	r3, [r0, #0]
     ad2:	4668      	mov	r0, sp
     ad4:	7343      	strb	r3, [r0, #13]
     ad6:	4668      	mov	r0, sp
     ad8:	7383      	strb	r3, [r0, #14]
     ada:	4668      	mov	r0, sp
     adc:	73c3      	strb	r3, [r0, #15]
     ade:	2301      	movs	r3, #1
     ae0:	a804      	add	r0, sp, #16
     ae2:	7003      	strb	r3, [r0, #0]
     ae4:	4668      	mov	r0, sp
     ae6:	7443      	strb	r3, [r0, #17]
     ae8:	466b      	mov	r3, sp
     aea:	8259      	strh	r1, [r3, #18]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
     aec:	2306      	movs	r3, #6
     aee:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
     af0:	4c09      	ldr	r4, [pc, #36]	; (b18 <configure_rtc_calendar+0x64>)
     af2:	1c20      	adds	r0, r4, #0
     af4:	4909      	ldr	r1, [pc, #36]	; (b1c <configure_rtc_calendar+0x68>)
     af6:	4b0a      	ldr	r3, [pc, #40]	; (b20 <configure_rtc_calendar+0x6c>)
     af8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     afa:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     afc:	2208      	movs	r2, #8
     afe:	4b09      	ldr	r3, [pc, #36]	; (b24 <configure_rtc_calendar+0x70>)
     b00:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     b02:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     b04:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     b06:	b25b      	sxtb	r3, r3
     b08:	2b00      	cmp	r3, #0
     b0a:	dbfb      	blt.n	b04 <configure_rtc_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
     b0c:	880a      	ldrh	r2, [r1, #0]
     b0e:	2302      	movs	r3, #2
     b10:	4313      	orrs	r3, r2
     b12:	800b      	strh	r3, [r1, #0]
	rtc_calendar_enable(&rtc_instance);
}
     b14:	b006      	add	sp, #24
     b16:	bd10      	pop	{r4, pc}
     b18:	20000adc 	.word	0x20000adc
     b1c:	40001400 	.word	0x40001400
     b20:	0000071d 	.word	0x0000071d
     b24:	e000e100 	.word	0xe000e100

00000b28 <configure_rtc_callbacks>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}

 void configure_rtc_callbacks( void(*callback_func)(void))
{
     b28:	b510      	push	{r4, lr}
	external_callback_func = callback_func;
     b2a:	4b06      	ldr	r3, [pc, #24]	; (b44 <configure_rtc_callbacks+0x1c>)
     b2c:	6018      	str	r0, [r3, #0]
	rtc_calendar_register_callback(	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
     b2e:	4c06      	ldr	r4, [pc, #24]	; (b48 <configure_rtc_callbacks+0x20>)
     b30:	1c20      	adds	r0, r4, #0
     b32:	4906      	ldr	r1, [pc, #24]	; (b4c <configure_rtc_callbacks+0x24>)
     b34:	2200      	movs	r2, #0
     b36:	4b06      	ldr	r3, [pc, #24]	; (b50 <configure_rtc_callbacks+0x28>)
     b38:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
     b3a:	1c20      	adds	r0, r4, #0
     b3c:	2100      	movs	r1, #0
     b3e:	4b05      	ldr	r3, [pc, #20]	; (b54 <configure_rtc_callbacks+0x2c>)
     b40:	4798      	blx	r3
}
     b42:	bd10      	pop	{r4, pc}
     b44:	20000af0 	.word	0x20000af0
     b48:	20000adc 	.word	0x20000adc
     b4c:	00000a65 	.word	0x00000a65
     b50:	000007d9 	.word	0x000007d9
     b54:	000007f9 	.word	0x000007f9

00000b58 <rtc_simple_configuration>:

//Set RTC from arguments and do cleanup relevant to this project
void rtc_simple_configuration(uint8_t interval, void(*callback_func)(void))
{
     b58:	b570      	push	{r4, r5, r6, lr}
     b5a:	b086      	sub	sp, #24
     b5c:	1c0d      	adds	r5, r1, #0
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
     b5e:	ac04      	add	r4, sp, #16
     b60:	2300      	movs	r3, #0
     b62:	7023      	strb	r3, [r4, #0]
	time->minute = 0;
     b64:	7063      	strb	r3, [r4, #1]
	time->hour   = 0;
     b66:	70a3      	strb	r3, [r4, #2]
	time->pm     = 0;
     b68:	70e3      	strb	r3, [r4, #3]
	time->day 	 = 1;
     b6a:	2601      	movs	r6, #1
     b6c:	7126      	strb	r6, [r4, #4]
	//Set up RTC
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
     b6e:	4b0c      	ldr	r3, [pc, #48]	; (ba0 <rtc_simple_configuration+0x48>)
     b70:	80e3      	strh	r3, [r4, #6]
	time.month = 10;
     b72:	230a      	movs	r3, #10
     b74:	7163      	strb	r3, [r4, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Configure and enable RTC */
	configure_rtc_calendar();
     b76:	4b0b      	ldr	r3, [pc, #44]	; (ba4 <rtc_simple_configuration+0x4c>)
     b78:	4798      	blx	r3
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func);
     b7a:	1c28      	adds	r0, r5, #0
     b7c:	4b0a      	ldr	r3, [pc, #40]	; (ba8 <rtc_simple_configuration+0x50>)
     b7e:	4798      	blx	r3
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
     b80:	4d0a      	ldr	r5, [pc, #40]	; (bac <rtc_simple_configuration+0x54>)
     b82:	1c28      	adds	r0, r5, #0
     b84:	1c21      	adds	r1, r4, #0
     b86:	4b0a      	ldr	r3, [pc, #40]	; (bb0 <rtc_simple_configuration+0x58>)
     b88:	4798      	blx	r3
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
     b8a:	a901      	add	r1, sp, #4
     b8c:	1c0b      	adds	r3, r1, #0
     b8e:	cc05      	ldmia	r4!, {r0, r2}
     b90:	c305      	stmia	r3!, {r0, r2}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;	//Match only on seconds
     b92:	720e      	strb	r6, [r1, #8]
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);	
     b94:	1c28      	adds	r0, r5, #0
     b96:	2200      	movs	r2, #0
     b98:	4b06      	ldr	r3, [pc, #24]	; (bb4 <rtc_simple_configuration+0x5c>)
     b9a:	4798      	blx	r3
     b9c:	b006      	add	sp, #24
     b9e:	bd70      	pop	{r4, r5, r6, pc}
     ba0:	000007df 	.word	0x000007df
     ba4:	00000ab5 	.word	0x00000ab5
     ba8:	00000b29 	.word	0x00000b29
     bac:	20000adc 	.word	0x20000adc
     bb0:	000006d1 	.word	0x000006d1
     bb4:	000006e9 	.word	0x000006e9

00000bb8 <spi_master_write_done>:
	spi_write_buffer_job(&spi_master_instance, buf, 2);

}

 void spi_master_write_done(struct spi_module *const module)
{
     bb8:	b500      	push	{lr}
     bba:	b083      	sub	sp, #12
	spi_select_slave(&spi_master_instance, &slave, false);
     bbc:	4809      	ldr	r0, [pc, #36]	; (be4 <spi_master_write_done+0x2c>)
     bbe:	490a      	ldr	r1, [pc, #40]	; (be8 <spi_master_write_done+0x30>)
     bc0:	2200      	movs	r2, #0
     bc2:	4b0a      	ldr	r3, [pc, #40]	; (bec <spi_master_write_done+0x34>)
     bc4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     bc6:	a901      	add	r1, sp, #4
     bc8:	2380      	movs	r3, #128	; 0x80
     bca:	700b      	strb	r3, [r1, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     bcc:	2300      	movs	r3, #0
     bce:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     bd0:	2201      	movs	r2, #1
     bd2:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     bd4:	70cb      	strb	r3, [r1, #3]
	
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	system_pinmux_pin_set_config(sseg_disp_btn->gpio_pin, &config);	//Todo, set this to read from struct
     bd6:	4b06      	ldr	r3, [pc, #24]	; (bf0 <spi_master_write_done+0x38>)
     bd8:	681b      	ldr	r3, [r3, #0]
     bda:	7898      	ldrb	r0, [r3, #2]
     bdc:	4b05      	ldr	r3, [pc, #20]	; (bf4 <spi_master_write_done+0x3c>)
     bde:	4798      	blx	r3
}
     be0:	b003      	add	sp, #12
     be2:	bd00      	pop	{pc}
     be4:	20000a3c 	.word	0x20000a3c
     be8:	20000a78 	.word	0x20000a78
     bec:	00001ebd 	.word	0x00001ebd
     bf0:	20000b00 	.word	0x20000b00
     bf4:	00002955 	.word	0x00002955

00000bf8 <set_disp_led_color>:
#define BCM_MIN_STEP 16


 void set_disp_led_color(LED_COLORS choice)
{
	sseg_leds.red_set = 0;
     bf8:	4b13      	ldr	r3, [pc, #76]	; (c48 <set_disp_led_color+0x50>)
     bfa:	2200      	movs	r2, #0
     bfc:	701a      	strb	r2, [r3, #0]
	sseg_leds.green_set = 0;
     bfe:	705a      	strb	r2, [r3, #1]
	sseg_leds.blue_set = 0;
     c00:	709a      	strb	r2, [r3, #2]
	
	switch(choice)
     c02:	2805      	cmp	r0, #5
     c04:	d81e      	bhi.n	c44 <set_disp_led_color+0x4c>
     c06:	0080      	lsls	r0, r0, #2
     c08:	4b10      	ldr	r3, [pc, #64]	; (c4c <set_disp_led_color+0x54>)
     c0a:	581b      	ldr	r3, [r3, r0]
     c0c:	469f      	mov	pc, r3
	{
		case LED_RED:
		sseg_leds.red_set = 255;
     c0e:	22ff      	movs	r2, #255	; 0xff
     c10:	4b0d      	ldr	r3, [pc, #52]	; (c48 <set_disp_led_color+0x50>)
     c12:	701a      	strb	r2, [r3, #0]
		break;
     c14:	e016      	b.n	c44 <set_disp_led_color+0x4c>
		case LED_GREEN:
		sseg_leds.green_set = 255;
     c16:	22ff      	movs	r2, #255	; 0xff
     c18:	4b0b      	ldr	r3, [pc, #44]	; (c48 <set_disp_led_color+0x50>)
     c1a:	705a      	strb	r2, [r3, #1]
		break;
     c1c:	e012      	b.n	c44 <set_disp_led_color+0x4c>
		case LED_BLUE:
		sseg_leds.blue_set = 255;
     c1e:	22ff      	movs	r2, #255	; 0xff
     c20:	4b09      	ldr	r3, [pc, #36]	; (c48 <set_disp_led_color+0x50>)
     c22:	709a      	strb	r2, [r3, #2]
		break;
     c24:	e00e      	b.n	c44 <set_disp_led_color+0x4c>
		case LED_PURPLE:
		sseg_leds.red_set = 255;
     c26:	4b08      	ldr	r3, [pc, #32]	; (c48 <set_disp_led_color+0x50>)
     c28:	22ff      	movs	r2, #255	; 0xff
     c2a:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 255;
     c2c:	709a      	strb	r2, [r3, #2]
		break;
     c2e:	e009      	b.n	c44 <set_disp_led_color+0x4c>
		case LED_YELLOW:
		sseg_leds.green_set = 255;
     c30:	4b05      	ldr	r3, [pc, #20]	; (c48 <set_disp_led_color+0x50>)
     c32:	22ff      	movs	r2, #255	; 0xff
     c34:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 255;
     c36:	701a      	strb	r2, [r3, #0]
		break;
     c38:	e004      	b.n	c44 <set_disp_led_color+0x4c>
		case LED_WHITE:
		sseg_leds.green_set = 111;
     c3a:	4b03      	ldr	r3, [pc, #12]	; (c48 <set_disp_led_color+0x50>)
     c3c:	226f      	movs	r2, #111	; 0x6f
     c3e:	705a      	strb	r2, [r3, #1]
		sseg_leds.red_set = 111;
     c40:	701a      	strb	r2, [r3, #0]
		sseg_leds.blue_set = 111;
     c42:	709a      	strb	r2, [r3, #2]
		break;
	}
}
     c44:	4770      	bx	lr
     c46:	46c0      	nop			; (mov r8, r8)
     c48:	20000af4 	.word	0x20000af4
     c4c:	0000832c 	.word	0x0000832c

00000c50 <set_disp_led>:
 void set_disp_led(RGB_LED_t values)
 {
     c50:	b082      	sub	sp, #8
     c52:	1c02      	adds	r2, r0, #0
     c54:	0c00      	lsrs	r0, r0, #16
	sseg_leds = values;
     c56:	4b02      	ldr	r3, [pc, #8]	; (c60 <set_disp_led+0x10>)
     c58:	801a      	strh	r2, [r3, #0]
     c5a:	7098      	strb	r0, [r3, #2]
 }
     c5c:	b002      	add	sp, #8
     c5e:	4770      	bx	lr
     c60:	20000af4 	.word	0x20000af4
     c64:	00000000 	.word	0x00000000

00000c68 <set_seg_disp_num>:
	 
	 return DISPLAY1[num%10];
 }
 
 void set_seg_disp_num(float num)
 {
     c68:	b5f0      	push	{r4, r5, r6, r7, lr}
     c6a:	465f      	mov	r7, fp
     c6c:	4656      	mov	r6, sl
     c6e:	464d      	mov	r5, r9
     c70:	4644      	mov	r4, r8
     c72:	b4f0      	push	{r4, r5, r6, r7}
     c74:	b083      	sub	sp, #12
     c76:	1c04      	adds	r4, r0, #0
	 if (num < 0)
     c78:	2100      	movs	r1, #0
     c7a:	4ba1      	ldr	r3, [pc, #644]	; (f00 <set_seg_disp_num+0x298>)
     c7c:	4798      	blx	r3
     c7e:	2800      	cmp	r0, #0
     c80:	d002      	beq.n	c88 <set_seg_disp_num+0x20>
	 {
		 num =-num;
     c82:	2380      	movs	r3, #128	; 0x80
     c84:	061b      	lsls	r3, r3, #24
     c86:	18e4      	adds	r4, r4, r3
	 }
	 if (num > 999.99)
     c88:	1c20      	adds	r0, r4, #0
     c8a:	4b9e      	ldr	r3, [pc, #632]	; (f04 <set_seg_disp_num+0x29c>)
     c8c:	4798      	blx	r3
     c8e:	1c06      	adds	r6, r0, #0
     c90:	1c0f      	adds	r7, r1, #0
     c92:	4b96      	ldr	r3, [pc, #600]	; (eec <set_seg_disp_num+0x284>)
     c94:	4a94      	ldr	r2, [pc, #592]	; (ee8 <set_seg_disp_num+0x280>)
     c96:	4d9c      	ldr	r5, [pc, #624]	; (f08 <set_seg_disp_num+0x2a0>)
     c98:	47a8      	blx	r5
     c9a:	2800      	cmp	r0, #0
     c9c:	d035      	beq.n	d0a <set_seg_disp_num+0xa2>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
     c9e:	1c20      	adds	r0, r4, #0
     ca0:	4b9a      	ldr	r3, [pc, #616]	; (f0c <set_seg_disp_num+0x2a4>)
     ca2:	4798      	blx	r3
     ca4:	4680      	mov	r8, r0
     ca6:	4c9a      	ldr	r4, [pc, #616]	; (f10 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     ca8:	4d9a      	ldr	r5, [pc, #616]	; (f14 <set_seg_disp_num+0x2ac>)
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
     caa:	4b9b      	ldr	r3, [pc, #620]	; (f18 <set_seg_disp_num+0x2b0>)
     cac:	4699      	mov	r9, r3
     cae:	21fa      	movs	r1, #250	; 0xfa
     cb0:	0089      	lsls	r1, r1, #2
     cb2:	4798      	blx	r3
     cb4:	4f99      	ldr	r7, [pc, #612]	; (f1c <set_seg_disp_num+0x2b4>)
     cb6:	210a      	movs	r1, #10
     cb8:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     cba:	b2c8      	uxtb	r0, r1
     cbc:	4e98      	ldr	r6, [pc, #608]	; (f20 <set_seg_disp_num+0x2b8>)
     cbe:	210a      	movs	r1, #10
     cc0:	47b0      	blx	r6
     cc2:	b2c9      	uxtb	r1, r1
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
     cc4:	5c6b      	ldrb	r3, [r5, r1]
     cc6:	7023      	strb	r3, [r4, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
     cc8:	4640      	mov	r0, r8
     cca:	2164      	movs	r1, #100	; 0x64
     ccc:	47c8      	blx	r9
     cce:	210a      	movs	r1, #10
     cd0:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     cd2:	b2c8      	uxtb	r0, r1
     cd4:	210a      	movs	r1, #10
     cd6:	47b0      	blx	r6
     cd8:	b2c9      	uxtb	r1, r1
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
     cda:	5c6b      	ldrb	r3, [r5, r1]
     cdc:	7063      	strb	r3, [r4, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
     cde:	4640      	mov	r0, r8
     ce0:	210a      	movs	r1, #10
     ce2:	47c8      	blx	r9
     ce4:	210a      	movs	r1, #10
     ce6:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     ce8:	b2c8      	uxtb	r0, r1
     cea:	210a      	movs	r1, #10
     cec:	47b0      	blx	r6
     cee:	b2c9      	uxtb	r1, r1
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
     cf0:	5c6b      	ldrb	r3, [r5, r1]
     cf2:	70a3      	strb	r3, [r4, #2]
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
     cf4:	4640      	mov	r0, r8
     cf6:	210a      	movs	r1, #10
     cf8:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     cfa:	b2c8      	uxtb	r0, r1
     cfc:	210a      	movs	r1, #10
     cfe:	47b0      	blx	r6
     d00:	b2c9      	uxtb	r1, r1
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
     d02:	5c6b      	ldrb	r3, [r5, r1]
     d04:	3b80      	subs	r3, #128	; 0x80
     d06:	70e3      	strb	r3, [r4, #3]
     d08:	e0de      	b.n	ec8 <set_seg_disp_num+0x260>
	 }else 	if (num > 99.99)
     d0a:	1c30      	adds	r0, r6, #0
     d0c:	1c39      	adds	r1, r7, #0
     d0e:	4a78      	ldr	r2, [pc, #480]	; (ef0 <set_seg_disp_num+0x288>)
     d10:	4b78      	ldr	r3, [pc, #480]	; (ef4 <set_seg_disp_num+0x28c>)
     d12:	4d7d      	ldr	r5, [pc, #500]	; (f08 <set_seg_disp_num+0x2a0>)
     d14:	47a8      	blx	r5
     d16:	2800      	cmp	r0, #0
     d18:	d03c      	beq.n	d94 <set_seg_disp_num+0x12c>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
     d1a:	1c20      	adds	r0, r4, #0
     d1c:	4b7b      	ldr	r3, [pc, #492]	; (f0c <set_seg_disp_num+0x2a4>)
     d1e:	4798      	blx	r3
     d20:	4680      	mov	r8, r0
     d22:	4d7b      	ldr	r5, [pc, #492]	; (f10 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     d24:	4e7b      	ldr	r6, [pc, #492]	; (f14 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
     d26:	4b7c      	ldr	r3, [pc, #496]	; (f18 <set_seg_disp_num+0x2b0>)
     d28:	469a      	mov	sl, r3
     d2a:	2164      	movs	r1, #100	; 0x64
     d2c:	4798      	blx	r3
     d2e:	4b7b      	ldr	r3, [pc, #492]	; (f1c <set_seg_disp_num+0x2b4>)
     d30:	4699      	mov	r9, r3
     d32:	210a      	movs	r1, #10
     d34:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     d36:	b2c8      	uxtb	r0, r1
     d38:	4f79      	ldr	r7, [pc, #484]	; (f20 <set_seg_disp_num+0x2b8>)
     d3a:	210a      	movs	r1, #10
     d3c:	47b8      	blx	r7
     d3e:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
     d40:	5c73      	ldrb	r3, [r6, r1]
     d42:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
     d44:	4640      	mov	r0, r8
     d46:	210a      	movs	r1, #10
     d48:	47d0      	blx	sl
     d4a:	210a      	movs	r1, #10
     d4c:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     d4e:	b2c8      	uxtb	r0, r1
     d50:	210a      	movs	r1, #10
     d52:	47b8      	blx	r7
     d54:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
     d56:	5c73      	ldrb	r3, [r6, r1]
     d58:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
     d5a:	4640      	mov	r0, r8
     d5c:	210a      	movs	r1, #10
     d5e:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     d60:	b2c8      	uxtb	r0, r1
     d62:	210a      	movs	r1, #10
     d64:	47b8      	blx	r7
     d66:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
     d68:	5c73      	ldrb	r3, [r6, r1]
     d6a:	3b80      	subs	r3, #128	; 0x80
     d6c:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
     d6e:	4640      	mov	r0, r8
     d70:	4b6c      	ldr	r3, [pc, #432]	; (f24 <set_seg_disp_num+0x2bc>)
     d72:	4798      	blx	r3
     d74:	1c01      	adds	r1, r0, #0
     d76:	1c20      	adds	r0, r4, #0
     d78:	4b6b      	ldr	r3, [pc, #428]	; (f28 <set_seg_disp_num+0x2c0>)
     d7a:	4798      	blx	r3
     d7c:	496b      	ldr	r1, [pc, #428]	; (f2c <set_seg_disp_num+0x2c4>)
     d7e:	4b6c      	ldr	r3, [pc, #432]	; (f30 <set_seg_disp_num+0x2c8>)
     d80:	4798      	blx	r3
     d82:	4b6c      	ldr	r3, [pc, #432]	; (f34 <set_seg_disp_num+0x2cc>)
     d84:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     d86:	b2c0      	uxtb	r0, r0
     d88:	210a      	movs	r1, #10
     d8a:	47b8      	blx	r7
     d8c:	b2c9      	uxtb	r1, r1
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
     d8e:	5c73      	ldrb	r3, [r6, r1]
     d90:	70eb      	strb	r3, [r5, #3]
     d92:	e099      	b.n	ec8 <set_seg_disp_num+0x260>
	 }else if (num > 9.999)
     d94:	1c30      	adds	r0, r6, #0
     d96:	1c39      	adds	r1, r7, #0
     d98:	4a57      	ldr	r2, [pc, #348]	; (ef8 <set_seg_disp_num+0x290>)
     d9a:	4b58      	ldr	r3, [pc, #352]	; (efc <set_seg_disp_num+0x294>)
     d9c:	4d5a      	ldr	r5, [pc, #360]	; (f08 <set_seg_disp_num+0x2a0>)
     d9e:	47a8      	blx	r5
     da0:	2800      	cmp	r0, #0
     da2:	d047      	beq.n	e34 <set_seg_disp_num+0x1cc>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
     da4:	4b59      	ldr	r3, [pc, #356]	; (f0c <set_seg_disp_num+0x2a4>)
     da6:	469b      	mov	fp, r3
     da8:	1c20      	adds	r0, r4, #0
     daa:	4798      	blx	r3
     dac:	4680      	mov	r8, r0
     dae:	4d58      	ldr	r5, [pc, #352]	; (f10 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     db0:	4e58      	ldr	r6, [pc, #352]	; (f14 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
     db2:	210a      	movs	r1, #10
     db4:	4b58      	ldr	r3, [pc, #352]	; (f18 <set_seg_disp_num+0x2b0>)
     db6:	4798      	blx	r3
     db8:	4b58      	ldr	r3, [pc, #352]	; (f1c <set_seg_disp_num+0x2b4>)
     dba:	4699      	mov	r9, r3
     dbc:	210a      	movs	r1, #10
     dbe:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     dc0:	b2c8      	uxtb	r0, r1
     dc2:	4f57      	ldr	r7, [pc, #348]	; (f20 <set_seg_disp_num+0x2b8>)
     dc4:	210a      	movs	r1, #10
     dc6:	47b8      	blx	r7
     dc8:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
     dca:	5c73      	ldrb	r3, [r6, r1]
     dcc:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
     dce:	4640      	mov	r0, r8
     dd0:	210a      	movs	r1, #10
     dd2:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     dd4:	b2c8      	uxtb	r0, r1
     dd6:	210a      	movs	r1, #10
     dd8:	47b8      	blx	r7
     dda:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
     ddc:	5c73      	ldrb	r3, [r6, r1]
     dde:	3b80      	subs	r3, #128	; 0x80
     de0:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
     de2:	4b50      	ldr	r3, [pc, #320]	; (f24 <set_seg_disp_num+0x2bc>)
     de4:	469a      	mov	sl, r3
     de6:	4640      	mov	r0, r8
     de8:	4798      	blx	r3
     dea:	1c01      	adds	r1, r0, #0
     dec:	4b4e      	ldr	r3, [pc, #312]	; (f28 <set_seg_disp_num+0x2c0>)
     dee:	4699      	mov	r9, r3
     df0:	1c20      	adds	r0, r4, #0
     df2:	4798      	blx	r3
     df4:	4b4e      	ldr	r3, [pc, #312]	; (f30 <set_seg_disp_num+0x2c8>)
     df6:	4698      	mov	r8, r3
     df8:	494c      	ldr	r1, [pc, #304]	; (f2c <set_seg_disp_num+0x2c4>)
     dfa:	4798      	blx	r3
     dfc:	4b4d      	ldr	r3, [pc, #308]	; (f34 <set_seg_disp_num+0x2cc>)
     dfe:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e00:	b2c0      	uxtb	r0, r0
     e02:	210a      	movs	r1, #10
     e04:	47b8      	blx	r7
     e06:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
     e08:	5c73      	ldrb	r3, [r6, r1]
     e0a:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
     e0c:	1c20      	adds	r0, r4, #0
     e0e:	4947      	ldr	r1, [pc, #284]	; (f2c <set_seg_disp_num+0x2c4>)
     e10:	47c0      	blx	r8
     e12:	1c04      	adds	r4, r0, #0
     e14:	47d8      	blx	fp
     e16:	47d0      	blx	sl
     e18:	1c01      	adds	r1, r0, #0
     e1a:	1c20      	adds	r0, r4, #0
     e1c:	47c8      	blx	r9
     e1e:	4943      	ldr	r1, [pc, #268]	; (f2c <set_seg_disp_num+0x2c4>)
     e20:	47c0      	blx	r8
     e22:	4b44      	ldr	r3, [pc, #272]	; (f34 <set_seg_disp_num+0x2cc>)
     e24:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e26:	b2c0      	uxtb	r0, r0
     e28:	210a      	movs	r1, #10
     e2a:	47b8      	blx	r7
     e2c:	b2c9      	uxtb	r1, r1
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
     e2e:	5c73      	ldrb	r3, [r6, r1]
     e30:	70eb      	strb	r3, [r5, #3]
     e32:	e049      	b.n	ec8 <set_seg_disp_num+0x260>
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
     e34:	4b35      	ldr	r3, [pc, #212]	; (f0c <set_seg_disp_num+0x2a4>)
     e36:	469a      	mov	sl, r3
     e38:	1c20      	adds	r0, r4, #0
     e3a:	4798      	blx	r3
     e3c:	1c05      	adds	r5, r0, #0
     e3e:	4e34      	ldr	r6, [pc, #208]	; (f10 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e40:	4f34      	ldr	r7, [pc, #208]	; (f14 <set_seg_disp_num+0x2ac>)
     e42:	b2c0      	uxtb	r0, r0
     e44:	4b36      	ldr	r3, [pc, #216]	; (f20 <set_seg_disp_num+0x2b8>)
     e46:	4698      	mov	r8, r3
     e48:	210a      	movs	r1, #10
     e4a:	4798      	blx	r3
     e4c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
     e4e:	5c7b      	ldrb	r3, [r7, r1]
     e50:	3b80      	subs	r3, #128	; 0x80
     e52:	7033      	strb	r3, [r6, #0]
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
     e54:	4b33      	ldr	r3, [pc, #204]	; (f24 <set_seg_disp_num+0x2bc>)
     e56:	4699      	mov	r9, r3
     e58:	1c28      	adds	r0, r5, #0
     e5a:	4798      	blx	r3
     e5c:	1c01      	adds	r1, r0, #0
     e5e:	1c20      	adds	r0, r4, #0
     e60:	4b31      	ldr	r3, [pc, #196]	; (f28 <set_seg_disp_num+0x2c0>)
     e62:	4798      	blx	r3
     e64:	4d32      	ldr	r5, [pc, #200]	; (f30 <set_seg_disp_num+0x2c8>)
     e66:	4931      	ldr	r1, [pc, #196]	; (f2c <set_seg_disp_num+0x2c4>)
     e68:	47a8      	blx	r5
     e6a:	4b32      	ldr	r3, [pc, #200]	; (f34 <set_seg_disp_num+0x2cc>)
     e6c:	469b      	mov	fp, r3
     e6e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e70:	b2c0      	uxtb	r0, r0
     e72:	210a      	movs	r1, #10
     e74:	47c0      	blx	r8
     e76:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
     e78:	5c7b      	ldrb	r3, [r7, r1]
     e7a:	7073      	strb	r3, [r6, #1]
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
     e7c:	1c20      	adds	r0, r4, #0
     e7e:	492b      	ldr	r1, [pc, #172]	; (f2c <set_seg_disp_num+0x2c4>)
     e80:	47a8      	blx	r5
     e82:	9001      	str	r0, [sp, #4]
     e84:	47d0      	blx	sl
     e86:	47c8      	blx	r9
     e88:	1c01      	adds	r1, r0, #0
     e8a:	9801      	ldr	r0, [sp, #4]
     e8c:	4b26      	ldr	r3, [pc, #152]	; (f28 <set_seg_disp_num+0x2c0>)
     e8e:	4798      	blx	r3
     e90:	4926      	ldr	r1, [pc, #152]	; (f2c <set_seg_disp_num+0x2c4>)
     e92:	47a8      	blx	r5
     e94:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     e96:	b2c0      	uxtb	r0, r0
     e98:	210a      	movs	r1, #10
     e9a:	47c0      	blx	r8
     e9c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
     e9e:	5c7b      	ldrb	r3, [r7, r1]
     ea0:	70b3      	strb	r3, [r6, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
     ea2:	1c20      	adds	r0, r4, #0
     ea4:	4924      	ldr	r1, [pc, #144]	; (f38 <set_seg_disp_num+0x2d0>)
     ea6:	47a8      	blx	r5
     ea8:	1c04      	adds	r4, r0, #0
     eaa:	47d0      	blx	sl
     eac:	47c8      	blx	r9
     eae:	1c01      	adds	r1, r0, #0
     eb0:	1c20      	adds	r0, r4, #0
     eb2:	4b1d      	ldr	r3, [pc, #116]	; (f28 <set_seg_disp_num+0x2c0>)
     eb4:	4798      	blx	r3
     eb6:	491d      	ldr	r1, [pc, #116]	; (f2c <set_seg_disp_num+0x2c4>)
     eb8:	47a8      	blx	r5
     eba:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
     ebc:	b2c0      	uxtb	r0, r0
     ebe:	210a      	movs	r1, #10
     ec0:	47c0      	blx	r8
     ec2:	b2c9      	uxtb	r1, r1
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
     ec4:	5c7b      	ldrb	r3, [r7, r1]
     ec6:	70f3      	strb	r3, [r6, #3]
	 }
	 //Failsafe for brightness, always turn display on at least the lowest brightness
	 if (sseg_brightness < BCM_MIN_STEP)
     ec8:	4b1c      	ldr	r3, [pc, #112]	; (f3c <set_seg_disp_num+0x2d4>)
     eca:	781b      	ldrb	r3, [r3, #0]
     ecc:	b2db      	uxtb	r3, r3
     ece:	2b0f      	cmp	r3, #15
     ed0:	d802      	bhi.n	ed8 <set_seg_disp_num+0x270>
	 {
		 sseg_brightness = BCM_MIN_STEP;
     ed2:	2210      	movs	r2, #16
     ed4:	4b19      	ldr	r3, [pc, #100]	; (f3c <set_seg_disp_num+0x2d4>)
     ed6:	701a      	strb	r2, [r3, #0]
	 }

 }
     ed8:	b003      	add	sp, #12
     eda:	bc3c      	pop	{r2, r3, r4, r5}
     edc:	4690      	mov	r8, r2
     ede:	4699      	mov	r9, r3
     ee0:	46a2      	mov	sl, r4
     ee2:	46ab      	mov	fp, r5
     ee4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ee6:	46c0      	nop			; (mov r8, r8)
     ee8:	851eb852 	.word	0x851eb852
     eec:	408f3feb 	.word	0x408f3feb
     ef0:	28f5c28f 	.word	0x28f5c28f
     ef4:	4058ff5c 	.word	0x4058ff5c
     ef8:	ed916873 	.word	0xed916873
     efc:	4023ff7c 	.word	0x4023ff7c
     f00:	0000574d 	.word	0x0000574d
     f04:	00008131 	.word	0x00008131
     f08:	00005701 	.word	0x00005701
     f0c:	000063ad 	.word	0x000063ad
     f10:	20000af8 	.word	0x20000af8
     f14:	00008344 	.word	0x00008344
     f18:	000055e9 	.word	0x000055e9
     f1c:	00005695 	.word	0x00005695
     f20:	000055d5 	.word	0x000055d5
     f24:	000063ed 	.word	0x000063ed
     f28:	000060c1 	.word	0x000060c1
     f2c:	41200000 	.word	0x41200000
     f30:	00005e6d 	.word	0x00005e6d
     f34:	0000579d 	.word	0x0000579d
     f38:	42c80000 	.word	0x42c80000
     f3c:	20000b04 	.word	0x20000b04

00000f40 <sseg_set_display_brightness>:

//Set screen brightness
void sseg_set_display_brightness(uint8_t level)
{
	sseg_brightness = level;
     f40:	4b01      	ldr	r3, [pc, #4]	; (f48 <sseg_set_display_brightness+0x8>)
     f42:	7018      	strb	r0, [r3, #0]
}
     f44:	4770      	bx	lr
     f46:	46c0      	nop			; (mov r8, r8)
     f48:	20000b04 	.word	0x20000b04

00000f4c <sseg_update_display>:

//Redraw display and handle leds
void sseg_update_display(void)
{
     f4c:	b508      	push	{r3, lr}

	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];

	active_num ++;
     f4e:	4b33      	ldr	r3, [pc, #204]	; (101c <sseg_update_display+0xd0>)
     f50:	781b      	ldrb	r3, [r3, #0]
     f52:	3301      	adds	r3, #1
     f54:	b2db      	uxtb	r3, r3
	if (active_num >= 4)
     f56:	2b03      	cmp	r3, #3
     f58:	d802      	bhi.n	f60 <sseg_update_display+0x14>

	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];

	active_num ++;
     f5a:	4a30      	ldr	r2, [pc, #192]	; (101c <sseg_update_display+0xd0>)
     f5c:	7013      	strb	r3, [r2, #0]
     f5e:	e013      	b.n	f88 <sseg_update_display+0x3c>
	if (active_num >= 4)
	{
		active_num = 0;
     f60:	2200      	movs	r2, #0
     f62:	4b2e      	ldr	r3, [pc, #184]	; (101c <sseg_update_display+0xd0>)
     f64:	701a      	strb	r2, [r3, #0]
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
     f66:	4b2e      	ldr	r3, [pc, #184]	; (1020 <sseg_update_display+0xd4>)
     f68:	781b      	ldrb	r3, [r3, #0]
     f6a:	005b      	lsls	r3, r3, #1
     f6c:	b2db      	uxtb	r3, r3
		//reset
		if (bcm_cycle == 0)
     f6e:	2b00      	cmp	r3, #0
     f70:	d002      	beq.n	f78 <sseg_update_display+0x2c>
	active_num ++;
	if (active_num >= 4)
	{
		active_num = 0;
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
     f72:	4a2b      	ldr	r2, [pc, #172]	; (1020 <sseg_update_display+0xd4>)
     f74:	7013      	strb	r3, [r2, #0]
     f76:	e002      	b.n	f7e <sseg_update_display+0x32>
		//reset
		if (bcm_cycle == 0)
		{
			bcm_cycle = BCM_MIN_STEP;
     f78:	2210      	movs	r2, #16
     f7a:	4b29      	ldr	r3, [pc, #164]	; (1020 <sseg_update_display+0xd4>)
     f7c:	701a      	strb	r2, [r3, #0]
		}
		tc_set_top_value(&display_timer_instance, bcm_cycle);
     f7e:	4b28      	ldr	r3, [pc, #160]	; (1020 <sseg_update_display+0xd4>)
     f80:	7819      	ldrb	r1, [r3, #0]
     f82:	4828      	ldr	r0, [pc, #160]	; (1024 <sseg_update_display+0xd8>)
     f84:	4b28      	ldr	r3, [pc, #160]	; (1028 <sseg_update_display+0xdc>)
     f86:	4798      	blx	r3
	}

	// 	//Get the proper number
	buf[0] = (sseg_num_num[active_num] & 0xf0);	//high 7seg nibble + rgb
     f88:	4b24      	ldr	r3, [pc, #144]	; (101c <sseg_update_display+0xd0>)
     f8a:	781b      	ldrb	r3, [r3, #0]
     f8c:	4a27      	ldr	r2, [pc, #156]	; (102c <sseg_update_display+0xe0>)
     f8e:	5cd2      	ldrb	r2, [r2, r3]
     f90:	230f      	movs	r3, #15
     f92:	1c11      	adds	r1, r2, #0
     f94:	4399      	bics	r1, r3
     f96:	4b26      	ldr	r3, [pc, #152]	; (1030 <sseg_update_display+0xe4>)
     f98:	7019      	strb	r1, [r3, #0]

	//Light led for each bcm level
	if(!(sseg_leds.red_set & bcm_cycle))
     f9a:	4b21      	ldr	r3, [pc, #132]	; (1020 <sseg_update_display+0xd4>)
     f9c:	781b      	ldrb	r3, [r3, #0]
     f9e:	4825      	ldr	r0, [pc, #148]	; (1034 <sseg_update_display+0xe8>)
     fa0:	7800      	ldrb	r0, [r0, #0]
     fa2:	4218      	tst	r0, r3
     fa4:	d102      	bne.n	fac <sseg_update_display+0x60>
	{
		buf[0] += RED_LED_BIT;
     fa6:	3104      	adds	r1, #4
     fa8:	4821      	ldr	r0, [pc, #132]	; (1030 <sseg_update_display+0xe4>)
     faa:	7001      	strb	r1, [r0, #0]
	}
	if(!(sseg_leds.green_set & bcm_cycle))
     fac:	4921      	ldr	r1, [pc, #132]	; (1034 <sseg_update_display+0xe8>)
     fae:	7849      	ldrb	r1, [r1, #1]
     fb0:	4219      	tst	r1, r3
     fb2:	d103      	bne.n	fbc <sseg_update_display+0x70>
	{
		buf[0] += GREEN_LED_BIT;
     fb4:	491e      	ldr	r1, [pc, #120]	; (1030 <sseg_update_display+0xe4>)
     fb6:	7808      	ldrb	r0, [r1, #0]
     fb8:	3002      	adds	r0, #2
     fba:	7008      	strb	r0, [r1, #0]
	}
	if(!(sseg_leds.blue_set & bcm_cycle))
     fbc:	491d      	ldr	r1, [pc, #116]	; (1034 <sseg_update_display+0xe8>)
     fbe:	7889      	ldrb	r1, [r1, #2]
     fc0:	4219      	tst	r1, r3
     fc2:	d103      	bne.n	fcc <sseg_update_display+0x80>
	{
		buf[0] += BLUE_LED_BIT;
     fc4:	4b1a      	ldr	r3, [pc, #104]	; (1030 <sseg_update_display+0xe4>)
     fc6:	7819      	ldrb	r1, [r3, #0]
     fc8:	3108      	adds	r1, #8
     fca:	7019      	strb	r1, [r3, #0]
	}

	buf[1] = (sseg_num_num[active_num] & 0x0f) ;	//U1!!!!!!!!!!!!!!!!!!	//low 7seg nibble	&& segment select is at high nibble
     fcc:	230f      	movs	r3, #15
     fce:	401a      	ands	r2, r3
     fd0:	4b17      	ldr	r3, [pc, #92]	; (1030 <sseg_update_display+0xe4>)
     fd2:	705a      	strb	r2, [r3, #1]

	spi_select_slave(&spi_master_instance, &slave, true);
     fd4:	4818      	ldr	r0, [pc, #96]	; (1038 <sseg_update_display+0xec>)
     fd6:	4919      	ldr	r1, [pc, #100]	; (103c <sseg_update_display+0xf0>)
     fd8:	2201      	movs	r2, #1
     fda:	4b19      	ldr	r3, [pc, #100]	; (1040 <sseg_update_display+0xf4>)
     fdc:	4798      	blx	r3

	if(sseg_brightness & bcm_cycle)
     fde:	4b19      	ldr	r3, [pc, #100]	; (1044 <sseg_update_display+0xf8>)
     fe0:	781a      	ldrb	r2, [r3, #0]
     fe2:	4b0f      	ldr	r3, [pc, #60]	; (1020 <sseg_update_display+0xd4>)
     fe4:	781b      	ldrb	r3, [r3, #0]
     fe6:	421a      	tst	r2, r3
     fe8:	d00d      	beq.n	1006 <sseg_update_display+0xba>
	{
		buf[1] +=  (~(1 << (7 - active_num)) & 0xf0);
     fea:	4b11      	ldr	r3, [pc, #68]	; (1030 <sseg_update_display+0xe4>)
     fec:	4a0b      	ldr	r2, [pc, #44]	; (101c <sseg_update_display+0xd0>)
     fee:	7812      	ldrb	r2, [r2, #0]
     ff0:	2107      	movs	r1, #7
     ff2:	1a8a      	subs	r2, r1, r2
     ff4:	2101      	movs	r1, #1
     ff6:	4091      	lsls	r1, r2
     ff8:	43ca      	mvns	r2, r1
     ffa:	210f      	movs	r1, #15
     ffc:	438a      	bics	r2, r1
     ffe:	7859      	ldrb	r1, [r3, #1]
    1000:	1852      	adds	r2, r2, r1
    1002:	705a      	strb	r2, [r3, #1]
    1004:	e003      	b.n	100e <sseg_update_display+0xc2>
	
	}else{
		buf[1] += 0xF0;
    1006:	4b0a      	ldr	r3, [pc, #40]	; (1030 <sseg_update_display+0xe4>)
    1008:	785a      	ldrb	r2, [r3, #1]
    100a:	3a10      	subs	r2, #16
    100c:	705a      	strb	r2, [r3, #1]
	}

	spi_write_buffer_job(&spi_master_instance, buf, 2);
    100e:	480a      	ldr	r0, [pc, #40]	; (1038 <sseg_update_display+0xec>)
    1010:	4907      	ldr	r1, [pc, #28]	; (1030 <sseg_update_display+0xe4>)
    1012:	2202      	movs	r2, #2
    1014:	4b0c      	ldr	r3, [pc, #48]	; (1048 <sseg_update_display+0xfc>)
    1016:	4798      	blx	r3

}
    1018:	bd08      	pop	{r3, pc}
    101a:	46c0      	nop			; (mov r8, r8)
    101c:	200000d8 	.word	0x200000d8
    1020:	20000002 	.word	0x20000002
    1024:	20000a98 	.word	0x20000a98
    1028:	00002c5d 	.word	0x00002c5d
    102c:	20000af8 	.word	0x20000af8
    1030:	200000dc 	.word	0x200000dc
    1034:	20000af4 	.word	0x20000af4
    1038:	20000a3c 	.word	0x20000a3c
    103c:	20000a78 	.word	0x20000a78
    1040:	00001ebd 	.word	0x00001ebd
    1044:	20000b04 	.word	0x20000b04
    1048:	00001fc1 	.word	0x00001fc1

0000104c <configure_spi_master>:
	
	system_pinmux_pin_set_config(sseg_disp_btn->gpio_pin, &config);	//Todo, set this to read from struct
}

 void configure_spi_master(button_lib_t * set_sseg_disp_btn)
{
    104c:	b5f0      	push	{r4, r5, r6, r7, lr}
    104e:	b091      	sub	sp, #68	; 0x44
	sseg_disp_btn =  set_sseg_disp_btn;
    1050:	4b2d      	ldr	r3, [pc, #180]	; (1108 <configure_spi_master+0xbc>)
    1052:	6018      	str	r0, [r3, #0]
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    1054:	4c2d      	ldr	r4, [pc, #180]	; (110c <configure_spi_master+0xc0>)
    1056:	2312      	movs	r3, #18
    1058:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    105a:	2300      	movs	r3, #0
    105c:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    105e:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    1060:	a901      	add	r1, sp, #4
    1062:	2201      	movs	r2, #1
    1064:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    1066:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    1068:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    106a:	2012      	movs	r0, #18
    106c:	4b28      	ldr	r3, [pc, #160]	; (1110 <configure_spi_master+0xc4>)
    106e:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    1070:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1072:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1074:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1076:	2900      	cmp	r1, #0
    1078:	d103      	bne.n	1082 <configure_spi_master+0x36>
		return &(ports[port_index]->Group[group_index]);
    107a:	095a      	lsrs	r2, r3, #5
    107c:	01d2      	lsls	r2, r2, #7
    107e:	4925      	ldr	r1, [pc, #148]	; (1114 <configure_spi_master+0xc8>)
    1080:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1082:	271f      	movs	r7, #31
    1084:	403b      	ands	r3, r7
    1086:	2401      	movs	r4, #1
    1088:	1c21      	adds	r1, r4, #0
    108a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    108c:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    108e:	aa02      	add	r2, sp, #8
    1090:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    1092:	2300      	movs	r3, #0
    1094:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    1096:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    1098:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    109a:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    109c:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    109e:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    10a0:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    10a2:	2124      	movs	r1, #36	; 0x24
    10a4:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    10a6:	9309      	str	r3, [sp, #36]	; 0x24
    10a8:	930a      	str	r3, [sp, #40]	; 0x28

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
    10aa:	4b1b      	ldr	r3, [pc, #108]	; (1118 <configure_spi_master+0xcc>)
    10ac:	6193      	str	r3, [r2, #24]
	spi_attach_slave(&slave, &slave_dev_config);
	
	/* Configure, initialize and enable SERCOM SPI module */
	spi_get_config_defaults(&config_spi_master);
	
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_I;
    10ae:	2380      	movs	r3, #128	; 0x80
    10b0:	029b      	lsls	r3, r3, #10
    10b2:	60d3      	str	r3, [r2, #12]
	
	/* Configure pad 0 for data in */
	config_spi_master.pinmux_pad0 = PINMUX_UNUSED;
    10b4:	2301      	movs	r3, #1
    10b6:	425b      	negs	r3, r3
    10b8:	6293      	str	r3, [r2, #40]	; 0x28
	/* Configure pad 1 as unused */
	//config_spi_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
	config_spi_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;	
    10ba:	4918      	ldr	r1, [pc, #96]	; (111c <configure_spi_master+0xd0>)
    10bc:	62d1      	str	r1, [r2, #44]	; 0x2c
	/* Configure pad 2 for data out */
	//config_spi_master.pinmux_pad2 = PINMUX_PA18C_SERCOM1_PAD2;
	config_spi_master.pinmux_pad2 = PINMUX_UNUSED;	
    10be:	6313      	str	r3, [r2, #48]	; 0x30
	/* Configure pad 3 for SCK */
	config_spi_master.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;
    10c0:	4b17      	ldr	r3, [pc, #92]	; (1120 <configure_spi_master+0xd4>)
    10c2:	6353      	str	r3, [r2, #52]	; 0x34
	
	spi_init(&spi_master_instance, SERCOM1, &config_spi_master);
    10c4:	4e17      	ldr	r6, [pc, #92]	; (1124 <configure_spi_master+0xd8>)
    10c6:	1c30      	adds	r0, r6, #0
    10c8:	4917      	ldr	r1, [pc, #92]	; (1128 <configure_spi_master+0xdc>)
    10ca:	4b18      	ldr	r3, [pc, #96]	; (112c <configure_spi_master+0xe0>)
    10cc:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    10ce:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    10d0:	1c28      	adds	r0, r5, #0
    10d2:	4b17      	ldr	r3, [pc, #92]	; (1130 <configure_spi_master+0xe4>)
    10d4:	4798      	blx	r3
    10d6:	4007      	ands	r7, r0
    10d8:	40bc      	lsls	r4, r7
    10da:	4b16      	ldr	r3, [pc, #88]	; (1134 <configure_spi_master+0xe8>)
    10dc:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    10de:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    10e0:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    10e2:	2b00      	cmp	r3, #0
    10e4:	d1fc      	bne.n	10e0 <configure_spi_master+0x94>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    10e6:	682a      	ldr	r2, [r5, #0]
    10e8:	2302      	movs	r3, #2
    10ea:	4313      	orrs	r3, r2
    10ec:	602b      	str	r3, [r5, #0]
	spi_enable(&spi_master_instance);
	
	spi_register_callback(&spi_master_instance, spi_master_write_done, SPI_CALLBACK_BUFFER_TRANSMITTED);
    10ee:	4c0d      	ldr	r4, [pc, #52]	; (1124 <configure_spi_master+0xd8>)
    10f0:	1c20      	adds	r0, r4, #0
    10f2:	4911      	ldr	r1, [pc, #68]	; (1138 <configure_spi_master+0xec>)
    10f4:	2200      	movs	r2, #0
    10f6:	4b11      	ldr	r3, [pc, #68]	; (113c <configure_spi_master+0xf0>)
    10f8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback |= (1 << callback_type);
    10fa:	2337      	movs	r3, #55	; 0x37
    10fc:	5ce1      	ldrb	r1, [r4, r3]
    10fe:	2201      	movs	r2, #1
    1100:	430a      	orrs	r2, r1
    1102:	54e2      	strb	r2, [r4, r3]
	spi_enable_callback(&spi_master_instance, SPI_CALLBACK_BUFFER_TRANSMITTED);
}
    1104:	b011      	add	sp, #68	; 0x44
    1106:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1108:	20000b00 	.word	0x20000b00
    110c:	20000a78 	.word	0x20000a78
    1110:	00001abd 	.word	0x00001abd
    1114:	41004400 	.word	0x41004400
    1118:	000f4240 	.word	0x000f4240
    111c:	00110002 	.word	0x00110002
    1120:	00130002 	.word	0x00130002
    1124:	20000a3c 	.word	0x20000a3c
    1128:	42000c00 	.word	0x42000c00
    112c:	00001ca5 	.word	0x00001ca5
    1130:	00002245 	.word	0x00002245
    1134:	e000e100 	.word	0xe000e100
    1138:	00000bb9 	.word	0x00000bb9
    113c:	00001fa9 	.word	0x00001fa9

00001140 <configure_tc_bg>:
	tc_enable(&display_timer_instance);
}

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    1140:	b510      	push	{r4, lr}
    1142:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1144:	aa01      	add	r2, sp, #4
    1146:	2300      	movs	r3, #0
    1148:	2100      	movs	r1, #0
    114a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    114c:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    114e:	2400      	movs	r4, #0
    1150:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1152:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1154:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1156:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1158:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    115a:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    115c:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    115e:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1160:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1162:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1164:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1166:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1168:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    116a:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    116c:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    116e:	2304      	movs	r3, #4
    1170:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    1172:	23a0      	movs	r3, #160	; 0xa0
    1174:	00db      	lsls	r3, r3, #3
    1176:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    1178:	232a      	movs	r3, #42	; 0x2a
    117a:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    117c:	2329      	movs	r3, #41	; 0x29
    117e:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    1180:	2328      	movs	r3, #40	; 0x28
    1182:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    1184:	4c07      	ldr	r4, [pc, #28]	; (11a4 <configure_tc_bg+0x64>)
    1186:	1c20      	adds	r0, r4, #0
    1188:	4907      	ldr	r1, [pc, #28]	; (11a8 <configure_tc_bg+0x68>)
    118a:	4b08      	ldr	r3, [pc, #32]	; (11ac <configure_tc_bg+0x6c>)
    118c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    118e:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1190:	217f      	movs	r1, #127	; 0x7f
    1192:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    1194:	438b      	bics	r3, r1
    1196:	d1fc      	bne.n	1192 <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1198:	8811      	ldrh	r1, [r2, #0]
    119a:	2302      	movs	r3, #2
    119c:	430b      	orrs	r3, r1
    119e:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    11a0:	b00e      	add	sp, #56	; 0x38
    11a2:	bd10      	pop	{r4, pc}
    11a4:	20000a98 	.word	0x20000a98
    11a8:	42002c00 	.word	0x42002c00
    11ac:	000029e9 	.word	0x000029e9

000011b0 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    11b0:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    11b2:	20ff      	movs	r0, #255	; 0xff
    11b4:	4b01      	ldr	r3, [pc, #4]	; (11bc <configure_tc+0xc>)
    11b6:	4798      	blx	r3
}
    11b8:	bd08      	pop	{r3, pc}
    11ba:	46c0      	nop			; (mov r8, r8)
    11bc:	00001141 	.word	0x00001141

000011c0 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    11c0:	b510      	push	{r4, lr}
    11c2:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    11c4:	4c0c      	ldr	r4, [pc, #48]	; (11f8 <configure_tc_callbacks+0x38>)
    11c6:	1c20      	adds	r0, r4, #0
    11c8:	2200      	movs	r2, #0
    11ca:	4b0c      	ldr	r3, [pc, #48]	; (11fc <configure_tc_callbacks+0x3c>)
    11cc:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    11ce:	6820      	ldr	r0, [r4, #0]
    11d0:	4b0b      	ldr	r3, [pc, #44]	; (1200 <configure_tc_callbacks+0x40>)
    11d2:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    11d4:	4b0b      	ldr	r3, [pc, #44]	; (1204 <configure_tc_callbacks+0x44>)
    11d6:	5c1b      	ldrb	r3, [r3, r0]
    11d8:	211f      	movs	r1, #31
    11da:	4019      	ands	r1, r3
    11dc:	2301      	movs	r3, #1
    11de:	1c1a      	adds	r2, r3, #0
    11e0:	408a      	lsls	r2, r1
    11e2:	1c11      	adds	r1, r2, #0
    11e4:	4a08      	ldr	r2, [pc, #32]	; (1208 <configure_tc_callbacks+0x48>)
    11e6:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    11e8:	7e61      	ldrb	r1, [r4, #25]
    11ea:	2201      	movs	r2, #1
    11ec:	430a      	orrs	r2, r1
    11ee:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    11f0:	6822      	ldr	r2, [r4, #0]
    11f2:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    11f4:	bd10      	pop	{r4, pc}
    11f6:	46c0      	nop			; (mov r8, r8)
    11f8:	20000a98 	.word	0x20000a98
    11fc:	00002c95 	.word	0x00002c95
    1200:	000029b1 	.word	0x000029b1
    1204:	00008350 	.word	0x00008350
    1208:	e000e100 	.word	0xe000e100

0000120c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    120c:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    120e:	2000      	movs	r0, #0
    1210:	4b08      	ldr	r3, [pc, #32]	; (1234 <delay_init+0x28>)
    1212:	4798      	blx	r3
	cycles_per_ms /= 1000;
    1214:	4c08      	ldr	r4, [pc, #32]	; (1238 <delay_init+0x2c>)
    1216:	21fa      	movs	r1, #250	; 0xfa
    1218:	0089      	lsls	r1, r1, #2
    121a:	47a0      	blx	r4
    121c:	4b07      	ldr	r3, [pc, #28]	; (123c <delay_init+0x30>)
    121e:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    1220:	21fa      	movs	r1, #250	; 0xfa
    1222:	0089      	lsls	r1, r1, #2
    1224:	47a0      	blx	r4
    1226:	4b06      	ldr	r3, [pc, #24]	; (1240 <delay_init+0x34>)
    1228:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    122a:	2205      	movs	r2, #5
    122c:	4b05      	ldr	r3, [pc, #20]	; (1244 <delay_init+0x38>)
    122e:	601a      	str	r2, [r3, #0]
}
    1230:	bd10      	pop	{r4, pc}
    1232:	46c0      	nop			; (mov r8, r8)
    1234:	00002761 	.word	0x00002761
    1238:	0000554d 	.word	0x0000554d
    123c:	20000008 	.word	0x20000008
    1240:	20000004 	.word	0x20000004
    1244:	e000e010 	.word	0xe000e010

00001248 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    1248:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    124a:	4b08      	ldr	r3, [pc, #32]	; (126c <delay_cycles_ms+0x24>)
    124c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    124e:	4a08      	ldr	r2, [pc, #32]	; (1270 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    1250:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1252:	2180      	movs	r1, #128	; 0x80
    1254:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    1256:	e006      	b.n	1266 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    1258:	2c00      	cmp	r4, #0
    125a:	d004      	beq.n	1266 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    125c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    125e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    1260:	6813      	ldr	r3, [r2, #0]
    1262:	420b      	tst	r3, r1
    1264:	d0fc      	beq.n	1260 <delay_cycles_ms+0x18>
    1266:	3801      	subs	r0, #1
    1268:	d2f6      	bcs.n	1258 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    126a:	bd30      	pop	{r4, r5, pc}
    126c:	20000008 	.word	0x20000008
    1270:	e000e010 	.word	0xe000e010

00001274 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    1274:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    1276:	2200      	movs	r2, #0
    1278:	2300      	movs	r3, #0
    127a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    127c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    127e:	2100      	movs	r1, #0
    1280:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    1282:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    1284:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    1286:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
    1288:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    128a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    128c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    128e:	24c0      	movs	r4, #192	; 0xc0
    1290:	0164      	lsls	r4, r4, #5
    1292:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    1294:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    1296:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
    1298:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
    129a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
    129c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    129e:	242a      	movs	r4, #42	; 0x2a
    12a0:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
    12a2:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
    12a4:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
    12a6:	2424      	movs	r4, #36	; 0x24
    12a8:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    12aa:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    12ac:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    12ae:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
    12b0:	232b      	movs	r3, #43	; 0x2b
    12b2:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
    12b4:	232c      	movs	r3, #44	; 0x2c
    12b6:	54c1      	strb	r1, [r0, r3]
}
    12b8:	bd10      	pop	{r4, pc}
    12ba:	46c0      	nop			; (mov r8, r8)

000012bc <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    12bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    12be:	465f      	mov	r7, fp
    12c0:	4656      	mov	r6, sl
    12c2:	464d      	mov	r5, r9
    12c4:	4644      	mov	r4, r8
    12c6:	b4f0      	push	{r4, r5, r6, r7}
    12c8:	b099      	sub	sp, #100	; 0x64
    12ca:	1c06      	adds	r6, r0, #0
    12cc:	1c14      	adds	r4, r2, #0
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    12ce:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    12d0:	4bbc      	ldr	r3, [pc, #752]	; (15c4 <adc_init+0x308>)
    12d2:	6a18      	ldr	r0, [r3, #32]
    12d4:	2280      	movs	r2, #128	; 0x80
    12d6:	0252      	lsls	r2, r2, #9
    12d8:	4302      	orrs	r2, r0
    12da:	621a      	str	r2, [r3, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    12dc:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    12de:	2005      	movs	r0, #5
	module_inst->hw = hw;

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    12e0:	07da      	lsls	r2, r3, #31
    12e2:	d500      	bpl.n	12e6 <adc_init+0x2a>
    12e4:	e1f6      	b.n	16d4 <adc_init+0x418>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    12e6:	780b      	ldrb	r3, [r1, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    12e8:	201c      	movs	r0, #28
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    12ea:	0799      	lsls	r1, r3, #30
    12ec:	d500      	bpl.n	12f0 <adc_init+0x34>
    12ee:	e1f1      	b.n	16d4 <adc_init+0x418>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    12f0:	7863      	ldrb	r3, [r4, #1]
    12f2:	7133      	strb	r3, [r6, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    12f4:	2b00      	cmp	r3, #0
    12f6:	d000      	beq.n	12fa <adc_init+0x3e>
    12f8:	e1dc      	b.n	16b4 <adc_init+0x3f8>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    12fa:	4bb3      	ldr	r3, [pc, #716]	; (15c8 <adc_init+0x30c>)
    12fc:	6c19      	ldr	r1, [r3, #64]	; 0x40
    12fe:	2204      	movs	r2, #4
    1300:	430a      	orrs	r2, r1
    1302:	641a      	str	r2, [r3, #64]	; 0x40
    1304:	e1d6      	b.n	16b4 <adc_init+0x3f8>
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    1306:	7d23      	ldrb	r3, [r4, #20]
    1308:	2b00      	cmp	r3, #0
    130a:	d102      	bne.n	1312 <adc_init+0x56>
			!config->freerunning) {
		module_inst->software_trigger = true;
    130c:	2301      	movs	r3, #1
    130e:	7773      	strb	r3, [r6, #29]
    1310:	e001      	b.n	1316 <adc_init+0x5a>
	} else {
		module_inst->software_trigger = false;
    1312:	2300      	movs	r3, #0
    1314:	7773      	strb	r3, [r6, #29]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    1316:	6832      	ldr	r2, [r6, #0]
    1318:	9201      	str	r2, [sp, #4]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    131a:	7823      	ldrb	r3, [r4, #0]
    131c:	4668      	mov	r0, sp
    131e:	7203      	strb	r3, [r0, #8]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    1320:	201e      	movs	r0, #30
    1322:	a902      	add	r1, sp, #8
    1324:	4ba9      	ldr	r3, [pc, #676]	; (15cc <adc_init+0x310>)
    1326:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    1328:	201e      	movs	r0, #30
    132a:	4ba9      	ldr	r3, [pc, #676]	; (15d0 <adc_init+0x314>)
    132c:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    132e:	232c      	movs	r3, #44	; 0x2c
    1330:	5ce3      	ldrb	r3, [r4, r3]
    1332:	2b00      	cmp	r3, #0
    1334:	d042      	beq.n	13bc <adc_init+0x100>
		uint8_t offset = config->pin_scan.offset_start_scan;
    1336:	222b      	movs	r2, #43	; 0x2b
    1338:	5ca5      	ldrb	r5, [r4, r2]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    133a:	7b21      	ldrb	r1, [r4, #12]
    133c:	4688      	mov	r8, r1
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    133e:	194a      	adds	r2, r1, r5
    1340:	b2d2      	uxtb	r2, r2
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    1342:	18d3      	adds	r3, r2, r3
    1344:	b2db      	uxtb	r3, r3
    1346:	4699      	mov	r9, r3
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    1348:	429a      	cmp	r2, r3
    134a:	d221      	bcs.n	1390 <adc_init+0xd4>
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    134c:	4aa1      	ldr	r2, [pc, #644]	; (15d4 <adc_init+0x318>)
    134e:	4693      	mov	fp, r2
    1350:	4ba1      	ldr	r3, [pc, #644]	; (15d8 <adc_init+0x31c>)
    1352:	469a      	mov	sl, r3
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    1354:	270f      	movs	r7, #15
    1356:	402f      	ands	r7, r5
    1358:	7b23      	ldrb	r3, [r4, #12]
    135a:	18ff      	adds	r7, r7, r3
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    135c:	a804      	add	r0, sp, #16
    135e:	4659      	mov	r1, fp
    1360:	2250      	movs	r2, #80	; 0x50
    1362:	47d0      	blx	sl
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    1364:	2f13      	cmp	r7, #19
    1366:	d80c      	bhi.n	1382 <adc_init+0xc6>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    1368:	00bf      	lsls	r7, r7, #2
    136a:	ab04      	add	r3, sp, #16
    136c:	58f8      	ldr	r0, [r7, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    136e:	a903      	add	r1, sp, #12
    1370:	2300      	movs	r3, #0
    1372:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1374:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1376:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1378:	2301      	movs	r3, #1
    137a:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    137c:	b2c0      	uxtb	r0, r0
    137e:	4a97      	ldr	r2, [pc, #604]	; (15dc <adc_init+0x320>)
    1380:	4790      	blx	r2
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
    1382:	3501      	adds	r5, #1
    1384:	b2ed      	uxtb	r5, r5
    1386:	4640      	mov	r0, r8
    1388:	1943      	adds	r3, r0, r5
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    138a:	b2db      	uxtb	r3, r3
    138c:	454b      	cmp	r3, r9
    138e:	d3e1      	bcc.n	1354 <adc_init+0x98>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    1390:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    1392:	a804      	add	r0, sp, #16
    1394:	498f      	ldr	r1, [pc, #572]	; (15d4 <adc_init+0x318>)
    1396:	2250      	movs	r2, #80	; 0x50
    1398:	4b8f      	ldr	r3, [pc, #572]	; (15d8 <adc_init+0x31c>)
    139a:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    139c:	2d13      	cmp	r5, #19
    139e:	d837      	bhi.n	1410 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    13a0:	00ad      	lsls	r5, r5, #2
    13a2:	ab04      	add	r3, sp, #16
    13a4:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    13a6:	a903      	add	r1, sp, #12
    13a8:	2300      	movs	r3, #0
    13aa:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    13ac:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    13ae:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    13b0:	2301      	movs	r3, #1
    13b2:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    13b4:	b2c0      	uxtb	r0, r0
    13b6:	4b89      	ldr	r3, [pc, #548]	; (15dc <adc_init+0x320>)
    13b8:	4798      	blx	r3
    13ba:	e029      	b.n	1410 <adc_init+0x154>
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
    13bc:	7b25      	ldrb	r5, [r4, #12]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    13be:	a804      	add	r0, sp, #16
    13c0:	4984      	ldr	r1, [pc, #528]	; (15d4 <adc_init+0x318>)
    13c2:	2250      	movs	r2, #80	; 0x50
    13c4:	4b84      	ldr	r3, [pc, #528]	; (15d8 <adc_init+0x31c>)
    13c6:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    13c8:	2d13      	cmp	r5, #19
    13ca:	d80c      	bhi.n	13e6 <adc_init+0x12a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    13cc:	00ad      	lsls	r5, r5, #2
    13ce:	ab04      	add	r3, sp, #16
    13d0:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    13d2:	a903      	add	r1, sp, #12
    13d4:	2300      	movs	r3, #0
    13d6:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    13d8:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    13da:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    13dc:	2301      	movs	r3, #1
    13de:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    13e0:	b2c0      	uxtb	r0, r0
    13e2:	4b7e      	ldr	r3, [pc, #504]	; (15dc <adc_init+0x320>)
    13e4:	4798      	blx	r3
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
	} else {
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
    13e6:	89e5      	ldrh	r5, [r4, #14]
static inline void _adc_configure_ain_pin(uint32_t pin)
{
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    13e8:	a804      	add	r0, sp, #16
    13ea:	497a      	ldr	r1, [pc, #488]	; (15d4 <adc_init+0x318>)
    13ec:	2250      	movs	r2, #80	; 0x50
    13ee:	4b7a      	ldr	r3, [pc, #488]	; (15d8 <adc_init+0x31c>)
    13f0:	4798      	blx	r3
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= ADC_EXTCHANNEL_MSB) {
    13f2:	2d13      	cmp	r5, #19
    13f4:	d80c      	bhi.n	1410 <adc_init+0x154>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    13f6:	00ad      	lsls	r5, r5, #2
    13f8:	ab04      	add	r3, sp, #16
    13fa:	58e8      	ldr	r0, [r5, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    13fc:	a903      	add	r1, sp, #12
    13fe:	2300      	movs	r3, #0
    1400:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    1402:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    1404:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    1406:	2301      	movs	r3, #1
    1408:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    140a:	b2c0      	uxtb	r0, r0
    140c:	4b73      	ldr	r3, [pc, #460]	; (15dc <adc_init+0x320>)
    140e:	4798      	blx	r3
		_adc_configure_ain_pin(config->positive_input);
		_adc_configure_ain_pin(config->negative_input);
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    1410:	7d63      	ldrb	r3, [r4, #21]
    1412:	009b      	lsls	r3, r3, #2
    1414:	b2db      	uxtb	r3, r3
    1416:	9901      	ldr	r1, [sp, #4]
    1418:	700b      	strb	r3, [r1, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    141a:	7da3      	ldrb	r3, [r4, #22]
    141c:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    141e:	7862      	ldrb	r2, [r4, #1]
    1420:	4313      	orrs	r3, r2
    1422:	b2db      	uxtb	r3, r3
    1424:	704b      	strb	r3, [r1, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    1426:	7923      	ldrb	r3, [r4, #4]
    1428:	2b34      	cmp	r3, #52	; 0x34
    142a:	d900      	bls.n	142e <adc_init+0x172>
    142c:	e140      	b.n	16b0 <adc_init+0x3f4>
    142e:	009b      	lsls	r3, r3, #2
    1430:	4a6b      	ldr	r2, [pc, #428]	; (15e0 <adc_init+0x324>)
    1432:	58d3      	ldr	r3, [r2, r3]
    1434:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    1436:	2202      	movs	r2, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1438:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    143a:	2301      	movs	r3, #1
    143c:	e01a      	b.n	1474 <adc_init+0x1b8>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    143e:	7c63      	ldrb	r3, [r4, #17]
		accumulate = config->accumulate_samples;
    1440:	7c22      	ldrb	r2, [r4, #16]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1442:	2510      	movs	r5, #16
    1444:	e016      	b.n	1474 <adc_init+0x1b8>
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    1446:	2206      	movs	r2, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1448:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    144a:	2301      	movs	r3, #1
    144c:	e012      	b.n	1474 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    144e:	2208      	movs	r2, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1450:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    1452:	2300      	movs	r3, #0
    1454:	e00e      	b.n	1474 <adc_init+0x1b8>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1456:	2200      	movs	r2, #0
		resolution = ADC_RESOLUTION_16BIT;
		break;
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    1458:	2530      	movs	r5, #48	; 0x30
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    145a:	2300      	movs	r3, #0
    145c:	e00a      	b.n	1474 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    145e:	2200      	movs	r2, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    1460:	2520      	movs	r5, #32
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    1462:	2300      	movs	r3, #0
    1464:	e006      	b.n	1474 <adc_init+0x1b8>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    1466:	2200      	movs	r2, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    1468:	2500      	movs	r5, #0
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    146a:	2300      	movs	r3, #0
    146c:	e002      	b.n	1474 <adc_init+0x1b8>
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    146e:	2204      	movs	r2, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    1470:	2510      	movs	r5, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    1472:	2302      	movs	r3, #2
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    1474:	011b      	lsls	r3, r3, #4
    1476:	2170      	movs	r1, #112	; 0x70
    1478:	400b      	ands	r3, r1
    147a:	4313      	orrs	r3, r2
    147c:	9a01      	ldr	r2, [sp, #4]
    147e:	7093      	strb	r3, [r2, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1480:	7de3      	ldrb	r3, [r4, #23]
		return STATUS_ERR_INVALID_ARG;
    1482:	2017      	movs	r0, #23
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    1484:	2b3f      	cmp	r3, #63	; 0x3f
    1486:	d900      	bls.n	148a <adc_init+0x1ce>
    1488:	e124      	b.n	16d4 <adc_init+0x418>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    148a:	70d3      	strb	r3, [r2, #3]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    148c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    148e:	7e53      	ldrb	r3, [r2, #25]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    1490:	b25b      	sxtb	r3, r3
    1492:	2b00      	cmp	r3, #0
    1494:	dbfb      	blt.n	148e <adc_init+0x1d2>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    1496:	7ce2      	ldrb	r2, [r4, #19]
    1498:	8863      	ldrh	r3, [r4, #2]
    149a:	4313      	orrs	r3, r2
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    149c:	2224      	movs	r2, #36	; 0x24
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    149e:	5ca2      	ldrb	r2, [r4, r2]
    14a0:	00d2      	lsls	r2, r2, #3
    14a2:	4313      	orrs	r3, r2
    14a4:	7d22      	ldrb	r2, [r4, #20]
    14a6:	0092      	lsls	r2, r2, #2
    14a8:	4313      	orrs	r3, r2
    14aa:	7ca2      	ldrb	r2, [r4, #18]
    14ac:	0052      	lsls	r2, r2, #1
    14ae:	4313      	orrs	r3, r2
    14b0:	432b      	orrs	r3, r5
    14b2:	9801      	ldr	r0, [sp, #4]
    14b4:	8083      	strh	r3, [r0, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    14b6:	7e23      	ldrb	r3, [r4, #24]
    14b8:	2b00      	cmp	r3, #0
    14ba:	d101      	bne.n	14c0 <adc_init+0x204>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    14bc:	6831      	ldr	r1, [r6, #0]
    14be:	e097      	b.n	15f0 <adc_init+0x334>
		switch (resolution) {
    14c0:	2d10      	cmp	r5, #16
    14c2:	d05f      	beq.n	1584 <adc_init+0x2c8>
    14c4:	d802      	bhi.n	14cc <adc_init+0x210>
    14c6:	2d00      	cmp	r5, #0
    14c8:	d03c      	beq.n	1544 <adc_init+0x288>
    14ca:	e7f7      	b.n	14bc <adc_init+0x200>
    14cc:	2d20      	cmp	r5, #32
    14ce:	d019      	beq.n	1504 <adc_init+0x248>
    14d0:	2d30      	cmp	r5, #48	; 0x30
    14d2:	d1f3      	bne.n	14bc <adc_init+0x200>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    14d4:	7ce2      	ldrb	r2, [r4, #19]
    14d6:	2a00      	cmp	r2, #0
    14d8:	d00a      	beq.n	14f0 <adc_init+0x234>
					(config->window.window_lower_value > 127 ||
    14da:	69e2      	ldr	r2, [r4, #28]
    14dc:	3280      	adds	r2, #128	; 0x80
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    14de:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    14e0:	2aff      	cmp	r2, #255	; 0xff
    14e2:	d900      	bls.n	14e6 <adc_init+0x22a>
    14e4:	e0f6      	b.n	16d4 <adc_init+0x418>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    14e6:	6a22      	ldr	r2, [r4, #32]
    14e8:	3280      	adds	r2, #128	; 0x80
    14ea:	2aff      	cmp	r2, #255	; 0xff
    14ec:	d900      	bls.n	14f0 <adc_init+0x234>
    14ee:	e0f1      	b.n	16d4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    14f0:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    14f2:	69e1      	ldr	r1, [r4, #28]
    14f4:	29ff      	cmp	r1, #255	; 0xff
    14f6:	dd00      	ble.n	14fa <adc_init+0x23e>
    14f8:	e0ec      	b.n	16d4 <adc_init+0x418>
    14fa:	6a22      	ldr	r2, [r4, #32]
    14fc:	2aff      	cmp	r2, #255	; 0xff
    14fe:	dd00      	ble.n	1502 <adc_init+0x246>
    1500:	e0e8      	b.n	16d4 <adc_init+0x418>
    1502:	e7db      	b.n	14bc <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1504:	7ce2      	ldrb	r2, [r4, #19]
    1506:	2a00      	cmp	r2, #0
    1508:	d011      	beq.n	152e <adc_init+0x272>
					(config->window.window_lower_value > 511 ||
    150a:	69e0      	ldr	r0, [r4, #28]
    150c:	2280      	movs	r2, #128	; 0x80
    150e:	0092      	lsls	r2, r2, #2
    1510:	1881      	adds	r1, r0, r2
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1512:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    1514:	4a33      	ldr	r2, [pc, #204]	; (15e4 <adc_init+0x328>)
    1516:	4291      	cmp	r1, r2
    1518:	d900      	bls.n	151c <adc_init+0x260>
    151a:	e0db      	b.n	16d4 <adc_init+0x418>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    151c:	6a20      	ldr	r0, [r4, #32]
    151e:	2280      	movs	r2, #128	; 0x80
    1520:	0092      	lsls	r2, r2, #2
    1522:	1881      	adds	r1, r0, r2
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1524:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    1526:	4a2f      	ldr	r2, [pc, #188]	; (15e4 <adc_init+0x328>)
    1528:	4291      	cmp	r1, r2
    152a:	d900      	bls.n	152e <adc_init+0x272>
    152c:	e0d2      	b.n	16d4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    152e:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    1530:	4a2c      	ldr	r2, [pc, #176]	; (15e4 <adc_init+0x328>)
    1532:	69e1      	ldr	r1, [r4, #28]
    1534:	4291      	cmp	r1, r2
    1536:	dd00      	ble.n	153a <adc_init+0x27e>
    1538:	e0cc      	b.n	16d4 <adc_init+0x418>
    153a:	6a21      	ldr	r1, [r4, #32]
    153c:	4291      	cmp	r1, r2
    153e:	dd00      	ble.n	1542 <adc_init+0x286>
    1540:	e0c8      	b.n	16d4 <adc_init+0x418>
    1542:	e7bb      	b.n	14bc <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    1544:	7ce2      	ldrb	r2, [r4, #19]
    1546:	2a00      	cmp	r2, #0
    1548:	d011      	beq.n	156e <adc_init+0x2b2>
					(config->window.window_lower_value > 2047 ||
    154a:	69e2      	ldr	r2, [r4, #28]
    154c:	2080      	movs	r0, #128	; 0x80
    154e:	0100      	lsls	r0, r0, #4
    1550:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1552:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    1554:	4a24      	ldr	r2, [pc, #144]	; (15e8 <adc_init+0x32c>)
    1556:	4291      	cmp	r1, r2
    1558:	d900      	bls.n	155c <adc_init+0x2a0>
    155a:	e0bb      	b.n	16d4 <adc_init+0x418>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    155c:	6a22      	ldr	r2, [r4, #32]
    155e:	2080      	movs	r0, #128	; 0x80
    1560:	0100      	lsls	r0, r0, #4
    1562:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1564:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    1566:	4a20      	ldr	r2, [pc, #128]	; (15e8 <adc_init+0x32c>)
    1568:	4291      	cmp	r1, r2
    156a:	d900      	bls.n	156e <adc_init+0x2b2>
    156c:	e0b2      	b.n	16d4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    156e:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    1570:	4a1d      	ldr	r2, [pc, #116]	; (15e8 <adc_init+0x32c>)
    1572:	69e1      	ldr	r1, [r4, #28]
    1574:	4291      	cmp	r1, r2
    1576:	dd00      	ble.n	157a <adc_init+0x2be>
    1578:	e0ac      	b.n	16d4 <adc_init+0x418>
    157a:	6a21      	ldr	r1, [r4, #32]
    157c:	4291      	cmp	r1, r2
    157e:	dd00      	ble.n	1582 <adc_init+0x2c6>
    1580:	e0a8      	b.n	16d4 <adc_init+0x418>
    1582:	e79b      	b.n	14bc <adc_init+0x200>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1584:	7ce2      	ldrb	r2, [r4, #19]
    1586:	2a00      	cmp	r2, #0
    1588:	d011      	beq.n	15ae <adc_init+0x2f2>
					(config->window.window_lower_value > 32767 ||
    158a:	69e2      	ldr	r2, [r4, #28]
    158c:	2080      	movs	r0, #128	; 0x80
    158e:	0200      	lsls	r0, r0, #8
    1590:	1811      	adds	r1, r2, r0
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    1592:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    1594:	4a15      	ldr	r2, [pc, #84]	; (15ec <adc_init+0x330>)
    1596:	4291      	cmp	r1, r2
    1598:	d900      	bls.n	159c <adc_init+0x2e0>
    159a:	e09b      	b.n	16d4 <adc_init+0x418>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    159c:	6a22      	ldr	r2, [r4, #32]
    159e:	2080      	movs	r0, #128	; 0x80
    15a0:	0200      	lsls	r0, r0, #8
    15a2:	1811      	adds	r1, r2, r0
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    15a4:	2017      	movs	r0, #23
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    15a6:	4a11      	ldr	r2, [pc, #68]	; (15ec <adc_init+0x330>)
    15a8:	4291      	cmp	r1, r2
    15aa:	d900      	bls.n	15ae <adc_init+0x2f2>
    15ac:	e092      	b.n	16d4 <adc_init+0x418>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    15ae:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    15b0:	4a0e      	ldr	r2, [pc, #56]	; (15ec <adc_init+0x330>)
    15b2:	69e1      	ldr	r1, [r4, #28]
    15b4:	4291      	cmp	r1, r2
    15b6:	dd00      	ble.n	15ba <adc_init+0x2fe>
    15b8:	e08c      	b.n	16d4 <adc_init+0x418>
    15ba:	6a21      	ldr	r1, [r4, #32]
    15bc:	4291      	cmp	r1, r2
    15be:	dd00      	ble.n	15c2 <adc_init+0x306>
    15c0:	e088      	b.n	16d4 <adc_init+0x418>
    15c2:	e77b      	b.n	14bc <adc_init+0x200>
    15c4:	40000400 	.word	0x40000400
    15c8:	40000800 	.word	0x40000800
    15cc:	00002879 	.word	0x00002879
    15d0:	000027ed 	.word	0x000027ed
    15d4:	00008428 	.word	0x00008428
    15d8:	00003ad9 	.word	0x00003ad9
    15dc:	00002955 	.word	0x00002955
    15e0:	00008354 	.word	0x00008354
    15e4:	000003ff 	.word	0x000003ff
    15e8:	00000fff 	.word	0x00000fff
    15ec:	0000ffff 	.word	0x0000ffff

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    15f0:	7e4a      	ldrb	r2, [r1, #25]
			}
			break;
		}
	}

	while (adc_is_syncing(module_inst)) {
    15f2:	b252      	sxtb	r2, r2
    15f4:	2a00      	cmp	r2, #0
    15f6:	dbfb      	blt.n	15f0 <adc_init+0x334>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    15f8:	9a01      	ldr	r2, [sp, #4]
    15fa:	7213      	strb	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    15fc:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    15fe:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1600:	b25b      	sxtb	r3, r3
    1602:	2b00      	cmp	r3, #0
    1604:	dbfb      	blt.n	15fe <adc_init+0x342>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    1606:	8ba3      	ldrh	r3, [r4, #28]
    1608:	9801      	ldr	r0, [sp, #4]
    160a:	8383      	strh	r3, [r0, #28]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    160c:	6832      	ldr	r2, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    160e:	7e53      	ldrb	r3, [r2, #25]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    1610:	b25b      	sxtb	r3, r3
    1612:	2b00      	cmp	r3, #0
    1614:	dbfb      	blt.n	160e <adc_init+0x352>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    1616:	8c23      	ldrh	r3, [r4, #32]
    1618:	9901      	ldr	r1, [sp, #4]
    161a:	840b      	strh	r3, [r1, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    161c:	232c      	movs	r3, #44	; 0x2c
    161e:	5ce3      	ldrb	r3, [r4, r3]
	if (inputs_to_scan > 0) {
    1620:	2b00      	cmp	r3, #0
    1622:	d004      	beq.n	162e <adc_init+0x372>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    1624:	3b01      	subs	r3, #1
    1626:	b2db      	uxtb	r3, r3
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1628:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    162a:	2b0f      	cmp	r3, #15
    162c:	d852      	bhi.n	16d4 <adc_init+0x418>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    162e:	222b      	movs	r2, #43	; 0x2b
    1630:	5ca2      	ldrb	r2, [r4, r2]
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    1632:	2017      	movs	r0, #23
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    1634:	2a0f      	cmp	r2, #15
    1636:	d84d      	bhi.n	16d4 <adc_init+0x418>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1638:	6831      	ldr	r1, [r6, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    163a:	7e48      	ldrb	r0, [r1, #25]
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
	}

	while (adc_is_syncing(module_inst)) {
    163c:	b240      	sxtb	r0, r0
    163e:	2800      	cmp	r0, #0
    1640:	dbfb      	blt.n	163a <adc_init+0x37e>
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    1642:	89e0      	ldrh	r0, [r4, #14]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1644:	7b21      	ldrb	r1, [r4, #12]
			config->gain_factor |
    1646:	4301      	orrs	r1, r0
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    1648:	68a0      	ldr	r0, [r4, #8]
    164a:	4301      	orrs	r1, r0
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
    164c:	0512      	lsls	r2, r2, #20
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    164e:	430a      	orrs	r2, r1
    1650:	041b      	lsls	r3, r3, #16
			config->negative_input |
    1652:	4313      	orrs	r3, r2
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    1654:	9901      	ldr	r1, [sp, #4]
    1656:	610b      	str	r3, [r1, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    1658:	232a      	movs	r3, #42	; 0x2a
    165a:	5ce3      	ldrb	r3, [r4, r3]
    165c:	750b      	strb	r3, [r1, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    165e:	230f      	movs	r3, #15
    1660:	758b      	strb	r3, [r1, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    1662:	2324      	movs	r3, #36	; 0x24
    1664:	5ce3      	ldrb	r3, [r4, r3]
    1666:	2b00      	cmp	r3, #0
    1668:	d010      	beq.n	168c <adc_init+0x3d0>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    166a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    166c:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    166e:	4a1d      	ldr	r2, [pc, #116]	; (16e4 <adc_init+0x428>)
    1670:	4293      	cmp	r3, r2
    1672:	d82f      	bhi.n	16d4 <adc_init+0x418>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    1674:	848b      	strh	r3, [r1, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1676:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1678:	2080      	movs	r0, #128	; 0x80
    167a:	0100      	lsls	r0, r0, #4
    167c:	1819      	adds	r1, r3, r0
    167e:	b289      	uxth	r1, r1
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    1680:	2017      	movs	r0, #23
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    1682:	4a18      	ldr	r2, [pc, #96]	; (16e4 <adc_init+0x428>)
    1684:	4291      	cmp	r1, r2
    1686:	d825      	bhi.n	16d4 <adc_init+0x418>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    1688:	9901      	ldr	r1, [sp, #4]
    168a:	84cb      	strh	r3, [r1, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    168c:	4b16      	ldr	r3, [pc, #88]	; (16e8 <adc_init+0x42c>)
    168e:	681a      	ldr	r2, [r3, #0]
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    1690:	0152      	lsls	r2, r2, #5
    1692:	23e0      	movs	r3, #224	; 0xe0
    1694:	00db      	lsls	r3, r3, #3
    1696:	401a      	ands	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    1698:	4b14      	ldr	r3, [pc, #80]	; (16ec <adc_init+0x430>)
    169a:	6858      	ldr	r0, [r3, #4]
    169c:	0141      	lsls	r1, r0, #5
    169e:	681b      	ldr	r3, [r3, #0]
    16a0:	0edb      	lsrs	r3, r3, #27
    16a2:	430b      	orrs	r3, r1
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    16a4:	b2db      	uxtb	r3, r3
    16a6:	4313      	orrs	r3, r2
    16a8:	9901      	ldr	r1, [sp, #4]
    16aa:	850b      	strh	r3, [r1, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    16ac:	2000      	movs	r0, #0
    16ae:	e011      	b.n	16d4 <adc_init+0x418>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    16b0:	2017      	movs	r0, #23
    16b2:	e00f      	b.n	16d4 <adc_init+0x418>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
		module_inst->callback[i] = NULL;
    16b4:	2300      	movs	r3, #0
    16b6:	60b3      	str	r3, [r6, #8]
    16b8:	60f3      	str	r3, [r6, #12]
    16ba:	6133      	str	r3, [r6, #16]
	};

	module_inst->registered_callback_mask = 0;
    16bc:	76b3      	strb	r3, [r6, #26]
	module_inst->enabled_callback_mask = 0;
    16be:	76f3      	strb	r3, [r6, #27]
	module_inst->remaining_conversions = 0;
    16c0:	8333      	strh	r3, [r6, #24]
	module_inst->job_status = STATUS_OK;
    16c2:	7733      	strb	r3, [r6, #28]

	_adc_instances[0] = module_inst;
    16c4:	4b0a      	ldr	r3, [pc, #40]	; (16f0 <adc_init+0x434>)
    16c6:	601e      	str	r6, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    16c8:	232a      	movs	r3, #42	; 0x2a
    16ca:	5ce3      	ldrb	r3, [r4, r3]
    16cc:	2b00      	cmp	r3, #0
    16ce:	d100      	bne.n	16d2 <adc_init+0x416>
    16d0:	e619      	b.n	1306 <adc_init+0x4a>
    16d2:	e61e      	b.n	1312 <adc_init+0x56>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
    16d4:	b019      	add	sp, #100	; 0x64
    16d6:	bc3c      	pop	{r2, r3, r4, r5}
    16d8:	4690      	mov	r8, r2
    16da:	4699      	mov	r9, r3
    16dc:	46a2      	mov	sl, r4
    16de:	46ab      	mov	fp, r5
    16e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    16e2:	46c0      	nop			; (mov r8, r8)
    16e4:	00000fff 	.word	0x00000fff
    16e8:	00806024 	.word	0x00806024
    16ec:	00806020 	.word	0x00806020
    16f0:	20000b08 	.word	0x20000b08

000016f4 <ADC_Handler>:
	}
}

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    16f4:	b538      	push	{r3, r4, r5, lr}

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
	struct adc_module *module = _adc_instances[instance];
    16f6:	4b2d      	ldr	r3, [pc, #180]	; (17ac <ADC_Handler+0xb8>)
    16f8:	681c      	ldr	r4, [r3, #0]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    16fa:	6823      	ldr	r3, [r4, #0]
    16fc:	7e1d      	ldrb	r5, [r3, #24]
    16fe:	b2ed      	uxtb	r5, r5

	if (flags & ADC_INTFLAG_RESRDY) {
    1700:	07e9      	lsls	r1, r5, #31
    1702:	d535      	bpl.n	1770 <ADC_Handler+0x7c>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    1704:	7ee2      	ldrb	r2, [r4, #27]
    1706:	07d1      	lsls	r1, r2, #31
    1708:	d532      	bpl.n	1770 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    170a:	7ea2      	ldrb	r2, [r4, #26]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    170c:	07d1      	lsls	r1, r2, #31
    170e:	d52f      	bpl.n	1770 <ADC_Handler+0x7c>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    1710:	2201      	movs	r2, #1
    1712:	761a      	strb	r2, [r3, #24]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1714:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1716:	7e53      	ldrb	r3, [r2, #25]

			while (adc_is_syncing(module)) {
    1718:	b25b      	sxtb	r3, r3
    171a:	2b00      	cmp	r3, #0
    171c:	dbfb      	blt.n	1716 <ADC_Handler+0x22>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    171e:	6963      	ldr	r3, [r4, #20]
    1720:	1c99      	adds	r1, r3, #2
    1722:	6161      	str	r1, [r4, #20]
    1724:	8b52      	ldrh	r2, [r2, #26]
    1726:	b292      	uxth	r2, r2
    1728:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    172a:	8b23      	ldrh	r3, [r4, #24]
    172c:	3b01      	subs	r3, #1
    172e:	b29b      	uxth	r3, r3
    1730:	8323      	strh	r3, [r4, #24]
    1732:	2b00      	cmp	r3, #0
    1734:	d011      	beq.n	175a <ADC_Handler+0x66>
				if (module->software_trigger == true) {
    1736:	7f63      	ldrb	r3, [r4, #29]
    1738:	2b00      	cmp	r3, #0
    173a:	d019      	beq.n	1770 <ADC_Handler+0x7c>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    173c:	6823      	ldr	r3, [r4, #0]
    173e:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
    1740:	b252      	sxtb	r2, r2
    1742:	2a00      	cmp	r2, #0
    1744:	dbfb      	blt.n	173e <ADC_Handler+0x4a>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    1746:	7b19      	ldrb	r1, [r3, #12]
    1748:	2202      	movs	r2, #2
    174a:	430a      	orrs	r2, r1
    174c:	731a      	strb	r2, [r3, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    174e:	6822      	ldr	r2, [r4, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1750:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1752:	b25b      	sxtb	r3, r3
    1754:	2b00      	cmp	r3, #0
    1756:	dbfb      	blt.n	1750 <ADC_Handler+0x5c>
    1758:	e00a      	b.n	1770 <ADC_Handler+0x7c>
					adc_start_conversion(module);
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    175a:	7f23      	ldrb	r3, [r4, #28]
    175c:	2b05      	cmp	r3, #5
    175e:	d107      	bne.n	1770 <ADC_Handler+0x7c>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    1760:	2300      	movs	r3, #0
    1762:	7723      	strb	r3, [r4, #28]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    1764:	2301      	movs	r3, #1
    1766:	6822      	ldr	r2, [r4, #0]
    1768:	7593      	strb	r3, [r2, #22]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    176a:	1c20      	adds	r0, r4, #0
    176c:	68a3      	ldr	r3, [r4, #8]
    176e:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    1770:	0769      	lsls	r1, r5, #29
    1772:	d50b      	bpl.n	178c <ADC_Handler+0x98>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    1774:	2304      	movs	r3, #4
    1776:	6822      	ldr	r2, [r4, #0]
    1778:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    177a:	7ee3      	ldrb	r3, [r4, #27]
    177c:	0799      	lsls	r1, r3, #30
    177e:	d505      	bpl.n	178c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    1780:	7ea3      	ldrb	r3, [r4, #26]
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    1782:	079a      	lsls	r2, r3, #30
    1784:	d502      	bpl.n	178c <ADC_Handler+0x98>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    1786:	1c20      	adds	r0, r4, #0
    1788:	68e3      	ldr	r3, [r4, #12]
    178a:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    178c:	07a9      	lsls	r1, r5, #30
    178e:	d50b      	bpl.n	17a8 <ADC_Handler+0xb4>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    1790:	2302      	movs	r3, #2
    1792:	6822      	ldr	r2, [r4, #0]
    1794:	7613      	strb	r3, [r2, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    1796:	7ee3      	ldrb	r3, [r4, #27]
    1798:	0759      	lsls	r1, r3, #29
    179a:	d505      	bpl.n	17a8 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    179c:	7ea3      	ldrb	r3, [r4, #26]

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    179e:	075a      	lsls	r2, r3, #29
    17a0:	d502      	bpl.n	17a8 <ADC_Handler+0xb4>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    17a2:	6923      	ldr	r3, [r4, #16]
    17a4:	1c20      	adds	r0, r4, #0
    17a6:	4798      	blx	r3

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
	_adc_interrupt_handler(0);
}
    17a8:	bd38      	pop	{r3, r4, r5, pc}
    17aa:	46c0      	nop			; (mov r8, r8)
    17ac:	20000b08 	.word	0x20000b08

000017b0 <adc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    17b0:	1c93      	adds	r3, r2, #2
    17b2:	009b      	lsls	r3, r3, #2
    17b4:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback_mask |= (1 << callback_type);
    17b6:	2301      	movs	r3, #1
    17b8:	4093      	lsls	r3, r2
    17ba:	1c1a      	adds	r2, r3, #0
    17bc:	7e83      	ldrb	r3, [r0, #26]
    17be:	431a      	orrs	r2, r3
    17c0:	7682      	strb	r2, [r0, #26]
}
    17c2:	4770      	bx	lr

000017c4 <adc_read_buffer_job>:
 */
enum status_code adc_read_buffer_job(
		struct adc_module *const module_inst,
		uint16_t *buffer,
		uint16_t samples)
{
    17c4:	b510      	push	{r4, lr}
    17c6:	1c03      	adds	r3, r0, #0
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    17c8:	8b04      	ldrh	r4, [r0, #24]
    17ca:	b2a4      	uxth	r4, r4
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
    17cc:	2005      	movs	r0, #5
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    17ce:	2c00      	cmp	r4, #0
    17d0:	d11d      	bne.n	180e <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
    17d2:	7f18      	ldrb	r0, [r3, #28]
    17d4:	b2c0      	uxtb	r0, r0
{
	Assert(module_inst);
	Assert(samples);
	Assert(buffer);

	if(module_inst->remaining_conversions != 0 ||
    17d6:	2805      	cmp	r0, #5
    17d8:	d019      	beq.n	180e <adc_read_buffer_job+0x4a>
			module_inst->job_status == STATUS_BUSY){
		return STATUS_BUSY;
	}

	module_inst->job_status = STATUS_BUSY;
    17da:	2005      	movs	r0, #5
    17dc:	7718      	strb	r0, [r3, #28]
	module_inst->remaining_conversions = samples;
    17de:	831a      	strh	r2, [r3, #24]
	module_inst->job_buffer = buffer;
    17e0:	6159      	str	r1, [r3, #20]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENSET.reg = interrupt;
    17e2:	2201      	movs	r2, #1
    17e4:	6819      	ldr	r1, [r3, #0]
    17e6:	75ca      	strb	r2, [r1, #23]

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    17e8:	7f5a      	ldrb	r2, [r3, #29]
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    17ea:	2000      	movs	r0, #0
	module_inst->remaining_conversions = samples;
	module_inst->job_buffer = buffer;

	adc_enable_interrupt(module_inst, ADC_INTERRUPT_RESULT_READY);

	if(module_inst->software_trigger == true) {
    17ec:	2a00      	cmp	r2, #0
    17ee:	d00e      	beq.n	180e <adc_read_buffer_job+0x4a>
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    17f0:	681a      	ldr	r2, [r3, #0]
    17f2:	7e51      	ldrb	r1, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    17f4:	b249      	sxtb	r1, r1
    17f6:	2900      	cmp	r1, #0
    17f8:	dbfb      	blt.n	17f2 <adc_read_buffer_job+0x2e>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    17fa:	7b10      	ldrb	r0, [r2, #12]
    17fc:	2102      	movs	r1, #2
    17fe:	4301      	orrs	r1, r0
    1800:	7311      	strb	r1, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    1802:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    1804:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
    1806:	b25b      	sxtb	r3, r3
    1808:	2b00      	cmp	r3, #0
    180a:	dbfb      	blt.n	1804 <adc_read_buffer_job+0x40>
		adc_start_conversion(module_inst);
	}

	return STATUS_OK;
    180c:	2000      	movs	r0, #0
}
    180e:	bd10      	pop	{r4, pc}

00001810 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    1810:	b510      	push	{r4, lr}
    1812:	1c02      	adds	r2, r0, #0
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    1814:	4b1c      	ldr	r3, [pc, #112]	; (1888 <nvm_set_config+0x78>)
    1816:	69d8      	ldr	r0, [r3, #28]
    1818:	2104      	movs	r1, #4
    181a:	4301      	orrs	r1, r0
    181c:	61d9      	str	r1, [r3, #28]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    181e:	4b1b      	ldr	r3, [pc, #108]	; (188c <nvm_set_config+0x7c>)
    1820:	8b18      	ldrh	r0, [r3, #24]
    1822:	2120      	movs	r1, #32
    1824:	31ff      	adds	r1, #255	; 0xff
    1826:	4301      	orrs	r1, r0
    1828:	8319      	strh	r1, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    182a:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    182c:	2005      	movs	r0, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    182e:	07d9      	lsls	r1, r3, #31
    1830:	d528      	bpl.n	1884 <nvm_set_config+0x74>
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    1832:	7811      	ldrb	r1, [r2, #0]
    1834:	0209      	lsls	r1, r1, #8
    1836:	23c0      	movs	r3, #192	; 0xc0
    1838:	009b      	lsls	r3, r3, #2
    183a:	4019      	ands	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    183c:	7853      	ldrb	r3, [r2, #1]
    183e:	01db      	lsls	r3, r3, #7
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
    1840:	20ff      	movs	r0, #255	; 0xff
    1842:	4003      	ands	r3, r0
    1844:	4319      	orrs	r1, r3
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1846:	78d3      	ldrb	r3, [r2, #3]
    1848:	049b      	lsls	r3, r3, #18
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
    184a:	4319      	orrs	r1, r3
			NVMCTRL_CTRLB_RWS(config->wait_states) |
    184c:	7893      	ldrb	r3, [r2, #2]
    184e:	005b      	lsls	r3, r3, #1
    1850:	201e      	movs	r0, #30
    1852:	4003      	ands	r3, r0
    1854:	4319      	orrs	r1, r3
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
    1856:	7910      	ldrb	r0, [r2, #4]
    1858:	0400      	lsls	r0, r0, #16
    185a:	23c0      	movs	r3, #192	; 0xc0
    185c:	029b      	lsls	r3, r3, #10
    185e:	4003      	ands	r3, r0
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    1860:	4319      	orrs	r1, r3
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
	}

	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    1862:	4b0a      	ldr	r3, [pc, #40]	; (188c <nvm_set_config+0x7c>)
    1864:	6059      	str	r1, [r3, #4]
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);


	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    1866:	6898      	ldr	r0, [r3, #8]
    1868:	0340      	lsls	r0, r0, #13
    186a:	0f40      	lsrs	r0, r0, #29
    186c:	4908      	ldr	r1, [pc, #32]	; (1890 <nvm_set_config+0x80>)
    186e:	2408      	movs	r4, #8
    1870:	4084      	lsls	r4, r0
    1872:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    1874:	6898      	ldr	r0, [r3, #8]
    1876:	8048      	strh	r0, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    1878:	7852      	ldrb	r2, [r2, #1]
    187a:	710a      	strb	r2, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    187c:	8b18      	ldrh	r0, [r3, #24]
    187e:	05c0      	lsls	r0, r0, #23
		return STATUS_ERR_IO;
    1880:	0fc0      	lsrs	r0, r0, #31
    1882:	0100      	lsls	r0, r0, #4
	}

	return STATUS_OK;
}
    1884:	bd10      	pop	{r4, pc}
    1886:	46c0      	nop			; (mov r8, r8)
    1888:	40000400 	.word	0x40000400
    188c:	41004000 	.word	0x41004000
    1890:	200000e0 	.word	0x200000e0

00001894 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    1894:	b530      	push	{r4, r5, lr}
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    1896:	4b1d      	ldr	r3, [pc, #116]	; (190c <nvm_execute_command+0x78>)
    1898:	885a      	ldrh	r2, [r3, #2]
    189a:	881b      	ldrh	r3, [r3, #0]
    189c:	435a      	muls	r2, r3
		return STATUS_ERR_BAD_ADDRESS;
    189e:	2318      	movs	r3, #24
		const uint32_t parameter)
{
	uint32_t temp;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)){
    18a0:	428a      	cmp	r2, r1
    18a2:	d331      	bcc.n	1908 <nvm_execute_command+0x74>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* turn off cache before issuing flash commands */
	temp = nvm_module->CTRLB.reg;
    18a4:	4b1a      	ldr	r3, [pc, #104]	; (1910 <nvm_execute_command+0x7c>)
    18a6:	685c      	ldr	r4, [r3, #4]
	nvm_module->CTRLB.reg = temp | NVMCTRL_CTRLB_CACHEDIS;
    18a8:	2280      	movs	r2, #128	; 0x80
    18aa:	02d2      	lsls	r2, r2, #11
    18ac:	4322      	orrs	r2, r4
    18ae:	605a      	str	r2, [r3, #4]

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    18b0:	8b1d      	ldrh	r5, [r3, #24]
    18b2:	2220      	movs	r2, #32
    18b4:	32ff      	adds	r2, #255	; 0xff
    18b6:	432a      	orrs	r2, r5
    18b8:	831a      	strh	r2, [r3, #24]
    18ba:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    18bc:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    18be:	07d5      	lsls	r5, r2, #31
    18c0:	d522      	bpl.n	1908 <nvm_execute_command+0x74>
		return STATUS_BUSY;
	}

	switch (command) {
    18c2:	2845      	cmp	r0, #69	; 0x45
    18c4:	d81f      	bhi.n	1906 <nvm_execute_command+0x72>
    18c6:	0083      	lsls	r3, r0, #2
    18c8:	4a12      	ldr	r2, [pc, #72]	; (1914 <nvm_execute_command+0x80>)
    18ca:	58d3      	ldr	r3, [r2, r3]
    18cc:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    18ce:	4b10      	ldr	r3, [pc, #64]	; (1910 <nvm_execute_command+0x7c>)
    18d0:	8b1a      	ldrh	r2, [r3, #24]
				return STATUS_ERR_IO;
    18d2:	2310      	movs	r3, #16
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    18d4:	05d5      	lsls	r5, r2, #23
    18d6:	d417      	bmi.n	1908 <nvm_execute_command+0x74>
				return STATUS_ERR_IO;
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    18d8:	0889      	lsrs	r1, r1, #2
    18da:	0049      	lsls	r1, r1, #1
    18dc:	4b0c      	ldr	r3, [pc, #48]	; (1910 <nvm_execute_command+0x7c>)
    18de:	61d9      	str	r1, [r3, #28]
			break;
    18e0:	e003      	b.n	18ea <nvm_execute_command+0x56>
		case NVM_COMMAND_WRITE_PAGE:
		case NVM_COMMAND_LOCK_REGION:
		case NVM_COMMAND_UNLOCK_REGION:

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    18e2:	0889      	lsrs	r1, r1, #2
    18e4:	0049      	lsls	r1, r1, #1
    18e6:	4b0a      	ldr	r3, [pc, #40]	; (1910 <nvm_execute_command+0x7c>)
    18e8:	61d9      	str	r1, [r3, #28]
		default:
			return STATUS_ERR_INVALID_ARG;
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    18ea:	23a5      	movs	r3, #165	; 0xa5
    18ec:	021b      	lsls	r3, r3, #8
    18ee:	4318      	orrs	r0, r3
    18f0:	4b07      	ldr	r3, [pc, #28]	; (1910 <nvm_execute_command+0x7c>)
    18f2:	8018      	strh	r0, [r3, #0]
    18f4:	1c19      	adds	r1, r3, #0
    18f6:	2201      	movs	r2, #1
    18f8:	7d0b      	ldrb	r3, [r1, #20]

	/* Wait for the nvm controller to become ready */
	while (!nvm_is_ready()) {
    18fa:	4213      	tst	r3, r2
    18fc:	d0fc      	beq.n	18f8 <nvm_execute_command+0x64>
	}

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;
    18fe:	4b04      	ldr	r3, [pc, #16]	; (1910 <nvm_execute_command+0x7c>)
    1900:	605c      	str	r4, [r3, #4]

	return STATUS_OK;
    1902:	2300      	movs	r3, #0
    1904:	e000      	b.n	1908 <nvm_execute_command+0x74>
		case NVM_COMMAND_ENTER_LOW_POWER_MODE:
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
    1906:	2317      	movs	r3, #23

	/* restore the setting */
	nvm_module->CTRLB.reg = temp;

	return STATUS_OK;
}
    1908:	1c18      	adds	r0, r3, #0
    190a:	bd30      	pop	{r4, r5, pc}
    190c:	200000e0 	.word	0x200000e0
    1910:	41004000 	.word	0x41004000
    1914:	00008478 	.word	0x00008478

00001918 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    1918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    191a:	1c05      	adds	r5, r0, #0
	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    191c:	4b1d      	ldr	r3, [pc, #116]	; (1994 <nvm_write_buffer+0x7c>)
    191e:	881c      	ldrh	r4, [r3, #0]
    1920:	885b      	ldrh	r3, [r3, #2]
    1922:	4363      	muls	r3, r4
		return STATUS_ERR_BAD_ADDRESS;
    1924:	2018      	movs	r0, #24
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
	/* Check if the destination address is valid */
	if (destination_address >
    1926:	42ab      	cmp	r3, r5
    1928:	d333      	bcc.n	1992 <nvm_write_buffer+0x7a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
    192a:	1e63      	subs	r3, r4, #1
    192c:	422b      	tst	r3, r5
    192e:	d130      	bne.n	1992 <nvm_write_buffer+0x7a>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    1930:	2017      	movs	r0, #23
	if (destination_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    1932:	4294      	cmp	r4, r2
    1934:	d32d      	bcc.n	1992 <nvm_write_buffer+0x7a>
    1936:	4b18      	ldr	r3, [pc, #96]	; (1998 <nvm_write_buffer+0x80>)
    1938:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    193a:	2005      	movs	r0, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    193c:	07dc      	lsls	r4, r3, #31
    193e:	d528      	bpl.n	1992 <nvm_write_buffer+0x7a>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    1940:	4816      	ldr	r0, [pc, #88]	; (199c <nvm_write_buffer+0x84>)
    1942:	4b15      	ldr	r3, [pc, #84]	; (1998 <nvm_write_buffer+0x80>)
    1944:	8018      	strh	r0, [r3, #0]
    1946:	1c1c      	adds	r4, r3, #0
    1948:	2001      	movs	r0, #1
    194a:	7d23      	ldrb	r3, [r4, #20]

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    194c:	4203      	tst	r3, r0
    194e:	d0fc      	beq.n	194a <nvm_write_buffer+0x32>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1950:	4b11      	ldr	r3, [pc, #68]	; (1998 <nvm_write_buffer+0x80>)
    1952:	8b1c      	ldrh	r4, [r3, #24]
    1954:	2020      	movs	r0, #32
    1956:	30ff      	adds	r0, #255	; 0xff
    1958:	4320      	orrs	r0, r4
    195a:	8318      	strh	r0, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    195c:	0868      	lsrs	r0, r5, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    195e:	2a00      	cmp	r2, #0
    1960:	d012      	beq.n	1988 <nvm_write_buffer+0x70>
    1962:	0040      	lsls	r0, r0, #1
    1964:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    1966:	1e56      	subs	r6, r2, #1
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    1968:	5ccc      	ldrb	r4, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    196a:	42b3      	cmp	r3, r6
    196c:	da03      	bge.n	1976 <nvm_write_buffer+0x5e>
			data |= (buffer[i + 1] << 8);
    196e:	18cf      	adds	r7, r1, r3
    1970:	787f      	ldrb	r7, [r7, #1]
    1972:	023f      	lsls	r7, r7, #8
    1974:	433c      	orrs	r4, r7
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    1976:	8004      	strh	r4, [r0, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    1978:	3302      	adds	r3, #2
    197a:	b29b      	uxth	r3, r3
    197c:	3002      	adds	r0, #2
    197e:	429a      	cmp	r2, r3
    1980:	d8f2      	bhi.n	1968 <nvm_write_buffer+0x50>
	if (length < NVMCTRL_PAGE_SIZE) {
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
	}

	return STATUS_OK;
    1982:	2000      	movs	r0, #0
		NVM_MEMORY[nvm_address++] = data;
	}

	/* Perform a manual NVM write when the length of data to be programmed is
	 * less than page size */
	if (length < NVMCTRL_PAGE_SIZE) {
    1984:	2a3f      	cmp	r2, #63	; 0x3f
    1986:	d804      	bhi.n	1992 <nvm_write_buffer+0x7a>
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
    1988:	2004      	movs	r0, #4
    198a:	1c29      	adds	r1, r5, #0
    198c:	2200      	movs	r2, #0
    198e:	4b04      	ldr	r3, [pc, #16]	; (19a0 <nvm_write_buffer+0x88>)
    1990:	4798      	blx	r3
				destination_address, 0);
	}

	return STATUS_OK;
}
    1992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1994:	200000e0 	.word	0x200000e0
    1998:	41004000 	.word	0x41004000
    199c:	ffffa544 	.word	0xffffa544
    19a0:	00001895 	.word	0x00001895

000019a4 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    19a4:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    19a6:	4b19      	ldr	r3, [pc, #100]	; (1a0c <nvm_read_buffer+0x68>)
    19a8:	881c      	ldrh	r4, [r3, #0]
    19aa:	885d      	ldrh	r5, [r3, #2]
    19ac:	4365      	muls	r5, r4
		return STATUS_ERR_BAD_ADDRESS;
    19ae:	2318      	movs	r3, #24
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    19b0:	4285      	cmp	r5, r0
    19b2:	d329      	bcc.n	1a08 <nvm_read_buffer+0x64>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
    19b4:	1e65      	subs	r5, r4, #1
    19b6:	4205      	tst	r5, r0
    19b8:	d126      	bne.n	1a08 <nvm_read_buffer+0x64>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    19ba:	2317      	movs	r3, #23
	if (source_address & (_nvm_dev.page_size - 1)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the write length is longer than a NVM page */
	if (length > _nvm_dev.page_size) {
    19bc:	4294      	cmp	r4, r2
    19be:	d323      	bcc.n	1a08 <nvm_read_buffer+0x64>
    19c0:	4b13      	ldr	r3, [pc, #76]	; (1a10 <nvm_read_buffer+0x6c>)
    19c2:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    19c4:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    19c6:	07e5      	lsls	r5, r4, #31
    19c8:	d51e      	bpl.n	1a08 <nvm_read_buffer+0x64>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    19ca:	4b11      	ldr	r3, [pc, #68]	; (1a10 <nvm_read_buffer+0x6c>)
    19cc:	8b1d      	ldrh	r5, [r3, #24]
    19ce:	2420      	movs	r4, #32
    19d0:	34ff      	adds	r4, #255	; 0xff
    19d2:	432c      	orrs	r4, r5
    19d4:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    19d6:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    19d8:	2a00      	cmp	r2, #0
    19da:	d012      	beq.n	1a02 <nvm_read_buffer+0x5e>
    19dc:	0040      	lsls	r0, r0, #1
    19de:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    19e0:	1e56      	subs	r6, r2, #1
    19e2:	181c      	adds	r4, r3, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    19e4:	8825      	ldrh	r5, [r4, #0]
    19e6:	b2ad      	uxth	r5, r5

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    19e8:	041c      	lsls	r4, r3, #16
    19ea:	0c24      	lsrs	r4, r4, #16
    19ec:	550d      	strb	r5, [r1, r4]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    19ee:	42b4      	cmp	r4, r6
    19f0:	da02      	bge.n	19f8 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    19f2:	190c      	adds	r4, r1, r4
    19f4:	0a2d      	lsrs	r5, r5, #8
    19f6:	7065      	strb	r5, [r4, #1]
    19f8:	3302      	adds	r3, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    19fa:	b29c      	uxth	r4, r3
    19fc:	42a2      	cmp	r2, r4
    19fe:	d8f0      	bhi.n	19e2 <nvm_read_buffer+0x3e>
    1a00:	e001      	b.n	1a06 <nvm_read_buffer+0x62>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    1a02:	2300      	movs	r3, #0
    1a04:	e000      	b.n	1a08 <nvm_read_buffer+0x64>
    1a06:	2300      	movs	r3, #0
}
    1a08:	1c18      	adds	r0, r3, #0
    1a0a:	bd70      	pop	{r4, r5, r6, pc}
    1a0c:	200000e0 	.word	0x200000e0
    1a10:	41004000 	.word	0x41004000

00001a14 <nvm_erase_row>:
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    1a14:	4b0e      	ldr	r3, [pc, #56]	; (1a50 <nvm_erase_row+0x3c>)
    1a16:	881a      	ldrh	r2, [r3, #0]
    1a18:	8859      	ldrh	r1, [r3, #2]
    1a1a:	4351      	muls	r1, r2
		return STATUS_ERR_BAD_ADDRESS;
    1a1c:	2318      	movs	r3, #24
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
	/* Check if the row address is valid */
	if (row_address >
    1a1e:	4281      	cmp	r1, r0
    1a20:	d314      	bcc.n	1a4c <nvm_erase_row+0x38>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    1a22:	0092      	lsls	r2, r2, #2
    1a24:	3a01      	subs	r2, #1
    1a26:	4210      	tst	r0, r2
    1a28:	d110      	bne.n	1a4c <nvm_erase_row+0x38>
    1a2a:	4b0a      	ldr	r3, [pc, #40]	; (1a54 <nvm_erase_row+0x40>)
    1a2c:	7d1a      	ldrb	r2, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    1a2e:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    1a30:	07d1      	lsls	r1, r2, #31
    1a32:	d50b      	bpl.n	1a4c <nvm_erase_row+0x38>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1a34:	4b07      	ldr	r3, [pc, #28]	; (1a54 <nvm_erase_row+0x40>)
    1a36:	8b19      	ldrh	r1, [r3, #24]
    1a38:	2220      	movs	r2, #32
    1a3a:	32ff      	adds	r2, #255	; 0xff
    1a3c:	430a      	orrs	r2, r1
    1a3e:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    1a40:	0880      	lsrs	r0, r0, #2
    1a42:	0040      	lsls	r0, r0, #1
    1a44:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
    1a46:	4a04      	ldr	r2, [pc, #16]	; (1a58 <nvm_erase_row+0x44>)
    1a48:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    1a4a:	2300      	movs	r3, #0
}
    1a4c:	1c18      	adds	r0, r3, #0
    1a4e:	4770      	bx	lr
    1a50:	200000e0 	.word	0x200000e0
    1a54:	41004000 	.word	0x41004000
    1a58:	ffffa502 	.word	0xffffa502

00001a5c <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg |= NVMCTRL_STATUS_MASK;
    1a5c:	4b15      	ldr	r3, [pc, #84]	; (1ab4 <nvm_get_parameters+0x58>)
    1a5e:	8b19      	ldrh	r1, [r3, #24]
    1a60:	2220      	movs	r2, #32
    1a62:	32ff      	adds	r2, #255	; 0xff
    1a64:	430a      	orrs	r2, r1
    1a66:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
    1a68:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
    1a6a:	035a      	lsls	r2, r3, #13
    1a6c:	0f52      	lsrs	r2, r2, #29
    1a6e:	2108      	movs	r1, #8
    1a70:	4091      	lsls	r1, r2

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
    1a72:	7001      	strb	r1, [r0, #0]
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
    1a74:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
    1a76:	4b10      	ldr	r3, [pc, #64]	; (1ab8 <nvm_get_parameters+0x5c>)
    1a78:	881b      	ldrh	r3, [r3, #0]
    1a7a:	065b      	lsls	r3, r3, #25
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;
    1a7c:	0f5b      	lsrs	r3, r3, #29

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
    1a7e:	b29a      	uxth	r2, r3
    1a80:	2a07      	cmp	r2, #7
    1a82:	d102      	bne.n	1a8a <nvm_get_parameters+0x2e>
		parameters->eeprom_number_of_pages = 0;
    1a84:	2300      	movs	r3, #0
    1a86:	6043      	str	r3, [r0, #4]
    1a88:	e004      	b.n	1a94 <nvm_get_parameters+0x38>
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
    1a8a:	2206      	movs	r2, #6
    1a8c:	1ad3      	subs	r3, r2, r3
    1a8e:	2204      	movs	r2, #4
    1a90:	409a      	lsls	r2, r3
	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
    1a92:	6042      	str	r2, [r0, #4]
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
    1a94:	4b08      	ldr	r3, [pc, #32]	; (1ab8 <nvm_get_parameters+0x5c>)
    1a96:	881a      	ldrh	r2, [r3, #0]
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
    1a98:	2307      	movs	r3, #7
    1a9a:	4013      	ands	r3, r2
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
    1a9c:	2b07      	cmp	r3, #7
    1a9e:	d102      	bne.n	1aa6 <nvm_get_parameters+0x4a>
		parameters->bootloader_number_of_pages = 0;
    1aa0:	2300      	movs	r3, #0
    1aa2:	6083      	str	r3, [r0, #8]
    1aa4:	e004      	b.n	1ab0 <nvm_get_parameters+0x54>
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
    1aa6:	2207      	movs	r2, #7
    1aa8:	1ad3      	subs	r3, r2, r3
    1aaa:	2204      	movs	r2, #4
    1aac:	409a      	lsls	r2, r3
	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
    1aae:	6082      	str	r2, [r0, #8]
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
	}
}
    1ab0:	4770      	bx	lr
    1ab2:	46c0      	nop			; (mov r8, r8)
    1ab4:	41004000 	.word	0x41004000
    1ab8:	00804000 	.word	0x00804000

00001abc <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1abc:	b500      	push	{lr}
    1abe:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1ac0:	ab01      	add	r3, sp, #4
    1ac2:	2280      	movs	r2, #128	; 0x80
    1ac4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    1ac6:	780a      	ldrb	r2, [r1, #0]
    1ac8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    1aca:	784a      	ldrb	r2, [r1, #1]
    1acc:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1ace:	788a      	ldrb	r2, [r1, #2]
    1ad0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1ad2:	1c19      	adds	r1, r3, #0
    1ad4:	4b01      	ldr	r3, [pc, #4]	; (1adc <port_pin_set_config+0x20>)
    1ad6:	4798      	blx	r3
}
    1ad8:	b003      	add	sp, #12
    1ada:	bd00      	pop	{pc}
    1adc:	00002955 	.word	0x00002955

00001ae0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    1ae0:	b510      	push	{r4, lr}
    1ae2:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1ae4:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1ae6:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    1ae8:	4299      	cmp	r1, r3
    1aea:	d30c      	bcc.n	1b06 <_sercom_get_sync_baud_val+0x26>
    1aec:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    1aee:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    1af0:	1c60      	adds	r0, r4, #1
    1af2:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    1af4:	428b      	cmp	r3, r1
    1af6:	d801      	bhi.n	1afc <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    1af8:	1c04      	adds	r4, r0, #0
    1afa:	e7f8      	b.n	1aee <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1afc:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    1afe:	2cff      	cmp	r4, #255	; 0xff
    1b00:	d801      	bhi.n	1b06 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    1b02:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    1b04:	2000      	movs	r0, #0
	}
}
    1b06:	bd10      	pop	{r4, pc}

00001b08 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1b08:	b510      	push	{r4, lr}
    1b0a:	b082      	sub	sp, #8
    1b0c:	1c04      	adds	r4, r0, #0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1b0e:	4b0f      	ldr	r3, [pc, #60]	; (1b4c <sercom_set_gclk_generator+0x44>)
    1b10:	781b      	ldrb	r3, [r3, #0]
    1b12:	2b00      	cmp	r3, #0
    1b14:	d001      	beq.n	1b1a <sercom_set_gclk_generator+0x12>
    1b16:	2900      	cmp	r1, #0
    1b18:	d00d      	beq.n	1b36 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    1b1a:	a901      	add	r1, sp, #4
    1b1c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1b1e:	2013      	movs	r0, #19
    1b20:	4b0b      	ldr	r3, [pc, #44]	; (1b50 <sercom_set_gclk_generator+0x48>)
    1b22:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1b24:	2013      	movs	r0, #19
    1b26:	4b0b      	ldr	r3, [pc, #44]	; (1b54 <sercom_set_gclk_generator+0x4c>)
    1b28:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    1b2a:	4b08      	ldr	r3, [pc, #32]	; (1b4c <sercom_set_gclk_generator+0x44>)
    1b2c:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1b2e:	2201      	movs	r2, #1
    1b30:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    1b32:	2000      	movs	r0, #0
    1b34:	e007      	b.n	1b46 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    1b36:	4b05      	ldr	r3, [pc, #20]	; (1b4c <sercom_set_gclk_generator+0x44>)
    1b38:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1b3a:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    1b3c:	1b14      	subs	r4, r2, r4
    1b3e:	1e62      	subs	r2, r4, #1
    1b40:	4194      	sbcs	r4, r2
    1b42:	4264      	negs	r4, r4
    1b44:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    1b46:	b002      	add	sp, #8
    1b48:	bd10      	pop	{r4, pc}
    1b4a:	46c0      	nop			; (mov r8, r8)
    1b4c:	200000e8 	.word	0x200000e8
    1b50:	00002879 	.word	0x00002879
    1b54:	000027ed 	.word	0x000027ed

00001b58 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1b58:	4b2e      	ldr	r3, [pc, #184]	; (1c14 <_sercom_get_default_pad+0xbc>)
    1b5a:	4298      	cmp	r0, r3
    1b5c:	d01c      	beq.n	1b98 <_sercom_get_default_pad+0x40>
    1b5e:	d803      	bhi.n	1b68 <_sercom_get_default_pad+0x10>
    1b60:	4b2d      	ldr	r3, [pc, #180]	; (1c18 <_sercom_get_default_pad+0xc0>)
    1b62:	4298      	cmp	r0, r3
    1b64:	d007      	beq.n	1b76 <_sercom_get_default_pad+0x1e>
    1b66:	e04a      	b.n	1bfe <_sercom_get_default_pad+0xa6>
    1b68:	4b2c      	ldr	r3, [pc, #176]	; (1c1c <_sercom_get_default_pad+0xc4>)
    1b6a:	4298      	cmp	r0, r3
    1b6c:	d025      	beq.n	1bba <_sercom_get_default_pad+0x62>
    1b6e:	4b2c      	ldr	r3, [pc, #176]	; (1c20 <_sercom_get_default_pad+0xc8>)
    1b70:	4298      	cmp	r0, r3
    1b72:	d033      	beq.n	1bdc <_sercom_get_default_pad+0x84>
    1b74:	e043      	b.n	1bfe <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b76:	2901      	cmp	r1, #1
    1b78:	d043      	beq.n	1c02 <_sercom_get_default_pad+0xaa>
    1b7a:	2900      	cmp	r1, #0
    1b7c:	d004      	beq.n	1b88 <_sercom_get_default_pad+0x30>
    1b7e:	2902      	cmp	r1, #2
    1b80:	d006      	beq.n	1b90 <_sercom_get_default_pad+0x38>
    1b82:	2903      	cmp	r1, #3
    1b84:	d006      	beq.n	1b94 <_sercom_get_default_pad+0x3c>
    1b86:	e001      	b.n	1b8c <_sercom_get_default_pad+0x34>
    1b88:	4826      	ldr	r0, [pc, #152]	; (1c24 <_sercom_get_default_pad+0xcc>)
    1b8a:	e041      	b.n	1c10 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1b8c:	2000      	movs	r0, #0
    1b8e:	e03f      	b.n	1c10 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b90:	4825      	ldr	r0, [pc, #148]	; (1c28 <_sercom_get_default_pad+0xd0>)
    1b92:	e03d      	b.n	1c10 <_sercom_get_default_pad+0xb8>
    1b94:	4825      	ldr	r0, [pc, #148]	; (1c2c <_sercom_get_default_pad+0xd4>)
    1b96:	e03b      	b.n	1c10 <_sercom_get_default_pad+0xb8>
    1b98:	2901      	cmp	r1, #1
    1b9a:	d034      	beq.n	1c06 <_sercom_get_default_pad+0xae>
    1b9c:	2900      	cmp	r1, #0
    1b9e:	d004      	beq.n	1baa <_sercom_get_default_pad+0x52>
    1ba0:	2902      	cmp	r1, #2
    1ba2:	d006      	beq.n	1bb2 <_sercom_get_default_pad+0x5a>
    1ba4:	2903      	cmp	r1, #3
    1ba6:	d006      	beq.n	1bb6 <_sercom_get_default_pad+0x5e>
    1ba8:	e001      	b.n	1bae <_sercom_get_default_pad+0x56>
    1baa:	2003      	movs	r0, #3
    1bac:	e030      	b.n	1c10 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1bae:	2000      	movs	r0, #0
    1bb0:	e02e      	b.n	1c10 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1bb2:	481f      	ldr	r0, [pc, #124]	; (1c30 <_sercom_get_default_pad+0xd8>)
    1bb4:	e02c      	b.n	1c10 <_sercom_get_default_pad+0xb8>
    1bb6:	481f      	ldr	r0, [pc, #124]	; (1c34 <_sercom_get_default_pad+0xdc>)
    1bb8:	e02a      	b.n	1c10 <_sercom_get_default_pad+0xb8>
    1bba:	2901      	cmp	r1, #1
    1bbc:	d025      	beq.n	1c0a <_sercom_get_default_pad+0xb2>
    1bbe:	2900      	cmp	r1, #0
    1bc0:	d004      	beq.n	1bcc <_sercom_get_default_pad+0x74>
    1bc2:	2902      	cmp	r1, #2
    1bc4:	d006      	beq.n	1bd4 <_sercom_get_default_pad+0x7c>
    1bc6:	2903      	cmp	r1, #3
    1bc8:	d006      	beq.n	1bd8 <_sercom_get_default_pad+0x80>
    1bca:	e001      	b.n	1bd0 <_sercom_get_default_pad+0x78>
    1bcc:	481a      	ldr	r0, [pc, #104]	; (1c38 <_sercom_get_default_pad+0xe0>)
    1bce:	e01f      	b.n	1c10 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1bd0:	2000      	movs	r0, #0
    1bd2:	e01d      	b.n	1c10 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1bd4:	4819      	ldr	r0, [pc, #100]	; (1c3c <_sercom_get_default_pad+0xe4>)
    1bd6:	e01b      	b.n	1c10 <_sercom_get_default_pad+0xb8>
    1bd8:	4819      	ldr	r0, [pc, #100]	; (1c40 <_sercom_get_default_pad+0xe8>)
    1bda:	e019      	b.n	1c10 <_sercom_get_default_pad+0xb8>
    1bdc:	2901      	cmp	r1, #1
    1bde:	d016      	beq.n	1c0e <_sercom_get_default_pad+0xb6>
    1be0:	2900      	cmp	r1, #0
    1be2:	d004      	beq.n	1bee <_sercom_get_default_pad+0x96>
    1be4:	2902      	cmp	r1, #2
    1be6:	d006      	beq.n	1bf6 <_sercom_get_default_pad+0x9e>
    1be8:	2903      	cmp	r1, #3
    1bea:	d006      	beq.n	1bfa <_sercom_get_default_pad+0xa2>
    1bec:	e001      	b.n	1bf2 <_sercom_get_default_pad+0x9a>
    1bee:	4815      	ldr	r0, [pc, #84]	; (1c44 <_sercom_get_default_pad+0xec>)
    1bf0:	e00e      	b.n	1c10 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1bf2:	2000      	movs	r0, #0
    1bf4:	e00c      	b.n	1c10 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1bf6:	4814      	ldr	r0, [pc, #80]	; (1c48 <_sercom_get_default_pad+0xf0>)
    1bf8:	e00a      	b.n	1c10 <_sercom_get_default_pad+0xb8>
    1bfa:	4814      	ldr	r0, [pc, #80]	; (1c4c <_sercom_get_default_pad+0xf4>)
    1bfc:	e008      	b.n	1c10 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
    1bfe:	2000      	movs	r0, #0
    1c00:	e006      	b.n	1c10 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1c02:	4813      	ldr	r0, [pc, #76]	; (1c50 <_sercom_get_default_pad+0xf8>)
    1c04:	e004      	b.n	1c10 <_sercom_get_default_pad+0xb8>
    1c06:	4813      	ldr	r0, [pc, #76]	; (1c54 <_sercom_get_default_pad+0xfc>)
    1c08:	e002      	b.n	1c10 <_sercom_get_default_pad+0xb8>
    1c0a:	4813      	ldr	r0, [pc, #76]	; (1c58 <_sercom_get_default_pad+0x100>)
    1c0c:	e000      	b.n	1c10 <_sercom_get_default_pad+0xb8>
    1c0e:	4813      	ldr	r0, [pc, #76]	; (1c5c <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
    1c10:	4770      	bx	lr
    1c12:	46c0      	nop			; (mov r8, r8)
    1c14:	42000c00 	.word	0x42000c00
    1c18:	42000800 	.word	0x42000800
    1c1c:	42001000 	.word	0x42001000
    1c20:	42001400 	.word	0x42001400
    1c24:	00040003 	.word	0x00040003
    1c28:	00060003 	.word	0x00060003
    1c2c:	00070003 	.word	0x00070003
    1c30:	001e0003 	.word	0x001e0003
    1c34:	001f0003 	.word	0x001f0003
    1c38:	00080003 	.word	0x00080003
    1c3c:	000a0003 	.word	0x000a0003
    1c40:	000b0003 	.word	0x000b0003
    1c44:	00100003 	.word	0x00100003
    1c48:	00120003 	.word	0x00120003
    1c4c:	00130003 	.word	0x00130003
    1c50:	00050003 	.word	0x00050003
    1c54:	00010003 	.word	0x00010003
    1c58:	00090003 	.word	0x00090003
    1c5c:	00110003 	.word	0x00110003

00001c60 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1c60:	b570      	push	{r4, r5, r6, lr}
    1c62:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1c64:	4a0e      	ldr	r2, [pc, #56]	; (1ca0 <_sercom_get_sercom_inst_index+0x40>)
    1c66:	4669      	mov	r1, sp
    1c68:	ca70      	ldmia	r2!, {r4, r5, r6}
    1c6a:	c170      	stmia	r1!, {r4, r5, r6}
    1c6c:	6812      	ldr	r2, [r2, #0]
    1c6e:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1c70:	1c03      	adds	r3, r0, #0
    1c72:	9a00      	ldr	r2, [sp, #0]
    1c74:	4282      	cmp	r2, r0
    1c76:	d00f      	beq.n	1c98 <_sercom_get_sercom_inst_index+0x38>
    1c78:	9c01      	ldr	r4, [sp, #4]
    1c7a:	4284      	cmp	r4, r0
    1c7c:	d008      	beq.n	1c90 <_sercom_get_sercom_inst_index+0x30>
    1c7e:	9d02      	ldr	r5, [sp, #8]
    1c80:	4285      	cmp	r5, r0
    1c82:	d007      	beq.n	1c94 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1c84:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1c86:	9e03      	ldr	r6, [sp, #12]
    1c88:	429e      	cmp	r6, r3
    1c8a:	d107      	bne.n	1c9c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c8c:	2003      	movs	r0, #3
    1c8e:	e004      	b.n	1c9a <_sercom_get_sercom_inst_index+0x3a>
    1c90:	2001      	movs	r0, #1
    1c92:	e002      	b.n	1c9a <_sercom_get_sercom_inst_index+0x3a>
    1c94:	2002      	movs	r0, #2
    1c96:	e000      	b.n	1c9a <_sercom_get_sercom_inst_index+0x3a>
    1c98:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    1c9a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given */
	Assert(false);
	return 0;
}
    1c9c:	b004      	add	sp, #16
    1c9e:	bd70      	pop	{r4, r5, r6, pc}
    1ca0:	00008590 	.word	0x00008590

00001ca4 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ca6:	4647      	mov	r7, r8
    1ca8:	b480      	push	{r7}
    1caa:	b088      	sub	sp, #32
    1cac:	1c05      	adds	r5, r0, #0
    1cae:	1c0c      	adds	r4, r1, #0
    1cb0:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1cb2:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1cb4:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    1cb6:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1cb8:	079a      	lsls	r2, r3, #30
    1cba:	d500      	bpl.n	1cbe <spi_init+0x1a>
    1cbc:	e0df      	b.n	1e7e <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1cbe:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1cc0:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1cc2:	07da      	lsls	r2, r3, #31
    1cc4:	d500      	bpl.n	1cc8 <spi_init+0x24>
    1cc6:	e0da      	b.n	1e7e <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1cc8:	1c08      	adds	r0, r1, #0
    1cca:	4b6f      	ldr	r3, [pc, #444]	; (1e88 <spi_init+0x1e4>)
    1ccc:	4798      	blx	r3
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1cce:	4b6f      	ldr	r3, [pc, #444]	; (1e8c <spi_init+0x1e8>)
    1cd0:	6a19      	ldr	r1, [r3, #32]
	}
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1cd2:	1c82      	adds	r2, r0, #2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1cd4:	2701      	movs	r7, #1
    1cd6:	4097      	lsls	r7, r2
    1cd8:	1c3a      	adds	r2, r7, #0
    1cda:	430a      	orrs	r2, r1
    1cdc:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    1cde:	a907      	add	r1, sp, #28
    1ce0:	2724      	movs	r7, #36	; 0x24
    1ce2:	5df3      	ldrb	r3, [r6, r7]
    1ce4:	700b      	strb	r3, [r1, #0]
#elif (SAMC20)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1ce6:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1ce8:	b2c0      	uxtb	r0, r0
    1cea:	4680      	mov	r8, r0
    1cec:	4b68      	ldr	r3, [pc, #416]	; (1e90 <spi_init+0x1ec>)
    1cee:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1cf0:	4640      	mov	r0, r8
    1cf2:	4b68      	ldr	r3, [pc, #416]	; (1e94 <spi_init+0x1f0>)
    1cf4:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1cf6:	5df0      	ldrb	r0, [r6, r7]
    1cf8:	2100      	movs	r1, #0
    1cfa:	4b67      	ldr	r3, [pc, #412]	; (1e98 <spi_init+0x1f4>)
    1cfc:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    1cfe:	7833      	ldrb	r3, [r6, #0]
    1d00:	2b01      	cmp	r3, #1
    1d02:	d103      	bne.n	1d0c <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1d04:	6822      	ldr	r2, [r4, #0]
    1d06:	230c      	movs	r3, #12
    1d08:	4313      	orrs	r3, r2
    1d0a:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1d0c:	7833      	ldrb	r3, [r6, #0]
    1d0e:	2b00      	cmp	r3, #0
    1d10:	d000      	beq.n	1d14 <spi_init+0x70>
    1d12:	e0b1      	b.n	1e78 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    1d14:	6822      	ldr	r2, [r4, #0]
    1d16:	2308      	movs	r3, #8
    1d18:	4313      	orrs	r3, r2
    1d1a:	6023      	str	r3, [r4, #0]
    1d1c:	e0ac      	b.n	1e78 <spi_init+0x1d4>
    1d1e:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1d20:	60d1      	str	r1, [r2, #12]
    1d22:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    1d24:	2b1c      	cmp	r3, #28
    1d26:	d1fa      	bne.n	1d1e <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    1d28:	2300      	movs	r3, #0
    1d2a:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    1d2c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    1d2e:	2400      	movs	r4, #0
    1d30:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    1d32:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    1d34:	2336      	movs	r3, #54	; 0x36
    1d36:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    1d38:	2337      	movs	r3, #55	; 0x37
    1d3a:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    1d3c:	2338      	movs	r3, #56	; 0x38
    1d3e:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    1d40:	2303      	movs	r3, #3
    1d42:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    1d44:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    1d46:	6828      	ldr	r0, [r5, #0]
    1d48:	4b4f      	ldr	r3, [pc, #316]	; (1e88 <spi_init+0x1e4>)
    1d4a:	4798      	blx	r3
    1d4c:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    1d4e:	4953      	ldr	r1, [pc, #332]	; (1e9c <spi_init+0x1f8>)
    1d50:	4b53      	ldr	r3, [pc, #332]	; (1ea0 <spi_init+0x1fc>)
    1d52:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1d54:	00bf      	lsls	r7, r7, #2
    1d56:	4b53      	ldr	r3, [pc, #332]	; (1ea4 <spi_init+0x200>)
    1d58:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1d5a:	682f      	ldr	r7, [r5, #0]
    1d5c:	ab02      	add	r3, sp, #8
    1d5e:	2280      	movs	r2, #128	; 0x80
    1d60:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1d62:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d64:	2201      	movs	r2, #1
    1d66:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1d68:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    1d6a:	7833      	ldrb	r3, [r6, #0]
    1d6c:	2b00      	cmp	r3, #0
    1d6e:	d102      	bne.n	1d76 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1d70:	2200      	movs	r2, #0
    1d72:	ab02      	add	r3, sp, #8
    1d74:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    1d76:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1d78:	9303      	str	r3, [sp, #12]
    1d7a:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    1d7c:	9004      	str	r0, [sp, #16]
    1d7e:	6b32      	ldr	r2, [r6, #48]	; 0x30
    1d80:	9205      	str	r2, [sp, #20]
    1d82:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1d84:	9306      	str	r3, [sp, #24]
    1d86:	2400      	movs	r4, #0
    1d88:	b2e1      	uxtb	r1, r4
    1d8a:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1d8c:	aa03      	add	r2, sp, #12
    1d8e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1d90:	2800      	cmp	r0, #0
    1d92:	d102      	bne.n	1d9a <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1d94:	1c38      	adds	r0, r7, #0
    1d96:	4a44      	ldr	r2, [pc, #272]	; (1ea8 <spi_init+0x204>)
    1d98:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1d9a:	1c43      	adds	r3, r0, #1
    1d9c:	d006      	beq.n	1dac <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1d9e:	466a      	mov	r2, sp
    1da0:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1da2:	0c00      	lsrs	r0, r0, #16
    1da4:	b2c0      	uxtb	r0, r0
    1da6:	a902      	add	r1, sp, #8
    1da8:	4b40      	ldr	r3, [pc, #256]	; (1eac <spi_init+0x208>)
    1daa:	4798      	blx	r3
    1dac:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1dae:	2c04      	cmp	r4, #4
    1db0:	d1ea      	bne.n	1d88 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    1db2:	7833      	ldrb	r3, [r6, #0]
    1db4:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    1db6:	7c33      	ldrb	r3, [r6, #16]
    1db8:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    1dba:	7cb3      	ldrb	r3, [r6, #18]
    1dbc:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    1dbe:	7d33      	ldrb	r3, [r6, #20]
    1dc0:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    1dc2:	2200      	movs	r2, #0
    1dc4:	466b      	mov	r3, sp
    1dc6:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    1dc8:	7833      	ldrb	r3, [r6, #0]
    1dca:	2b01      	cmp	r3, #1
    1dcc:	d114      	bne.n	1df8 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1dce:	6828      	ldr	r0, [r5, #0]
    1dd0:	4b2d      	ldr	r3, [pc, #180]	; (1e88 <spi_init+0x1e4>)
    1dd2:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1dd4:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1dd6:	b2c0      	uxtb	r0, r0
    1dd8:	4b35      	ldr	r3, [pc, #212]	; (1eb0 <spi_init+0x20c>)
    1dda:	4798      	blx	r3
    1ddc:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    1dde:	69b0      	ldr	r0, [r6, #24]
    1de0:	466a      	mov	r2, sp
    1de2:	3206      	adds	r2, #6
    1de4:	4b33      	ldr	r3, [pc, #204]	; (1eb4 <spi_init+0x210>)
    1de6:	4798      	blx	r3
    1de8:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    1dea:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    1dec:	2b00      	cmp	r3, #0
    1dee:	d146      	bne.n	1e7e <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    1df0:	466b      	mov	r3, sp
    1df2:	3306      	adds	r3, #6
    1df4:	781b      	ldrb	r3, [r3, #0]
    1df6:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1df8:	7833      	ldrb	r3, [r6, #0]
    1dfa:	2b00      	cmp	r3, #0
    1dfc:	d10f      	bne.n	1e1e <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    1dfe:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    1e00:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1e02:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    1e04:	7ff4      	ldrb	r4, [r6, #31]
    1e06:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1e08:	7fb2      	ldrb	r2, [r6, #30]
    1e0a:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1e0c:	4302      	orrs	r2, r0
    1e0e:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    1e10:	2220      	movs	r2, #32
    1e12:	5cb2      	ldrb	r2, [r6, r2]
    1e14:	2a00      	cmp	r2, #0
    1e16:	d004      	beq.n	1e22 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1e18:	2240      	movs	r2, #64	; 0x40
    1e1a:	4313      	orrs	r3, r2
    1e1c:	e001      	b.n	1e22 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    1e1e:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    1e20:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    1e22:	68b2      	ldr	r2, [r6, #8]
    1e24:	6870      	ldr	r0, [r6, #4]
    1e26:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    1e28:	68f0      	ldr	r0, [r6, #12]
    1e2a:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    1e2c:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    1e2e:	7c31      	ldrb	r1, [r6, #16]
    1e30:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    1e32:	7c71      	ldrb	r1, [r6, #17]
    1e34:	2900      	cmp	r1, #0
    1e36:	d103      	bne.n	1e40 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1e38:	491f      	ldr	r1, [pc, #124]	; (1eb8 <spi_init+0x214>)
    1e3a:	7889      	ldrb	r1, [r1, #2]
    1e3c:	0788      	lsls	r0, r1, #30
    1e3e:	d501      	bpl.n	1e44 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1e40:	2180      	movs	r1, #128	; 0x80
    1e42:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    1e44:	7cb1      	ldrb	r1, [r6, #18]
    1e46:	2900      	cmp	r1, #0
    1e48:	d002      	beq.n	1e50 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1e4a:	2180      	movs	r1, #128	; 0x80
    1e4c:	0289      	lsls	r1, r1, #10
    1e4e:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    1e50:	7cf1      	ldrb	r1, [r6, #19]
    1e52:	2900      	cmp	r1, #0
    1e54:	d002      	beq.n	1e5c <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    1e56:	2180      	movs	r1, #128	; 0x80
    1e58:	0089      	lsls	r1, r1, #2
    1e5a:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    1e5c:	7d31      	ldrb	r1, [r6, #20]
    1e5e:	2900      	cmp	r1, #0
    1e60:	d002      	beq.n	1e68 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1e62:	2180      	movs	r1, #128	; 0x80
    1e64:	0189      	lsls	r1, r1, #6
    1e66:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    1e68:	6839      	ldr	r1, [r7, #0]
    1e6a:	430a      	orrs	r2, r1
    1e6c:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    1e6e:	687a      	ldr	r2, [r7, #4]
    1e70:	4313      	orrs	r3, r2
    1e72:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    1e74:	2000      	movs	r0, #0
    1e76:	e002      	b.n	1e7e <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1e78:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    1e7a:	2100      	movs	r1, #0
    1e7c:	e74f      	b.n	1d1e <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1e7e:	b008      	add	sp, #32
    1e80:	bc04      	pop	{r2}
    1e82:	4690      	mov	r8, r2
    1e84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1e86:	46c0      	nop			; (mov r8, r8)
    1e88:	00001c61 	.word	0x00001c61
    1e8c:	40000400 	.word	0x40000400
    1e90:	00002879 	.word	0x00002879
    1e94:	000027ed 	.word	0x000027ed
    1e98:	00001b09 	.word	0x00001b09
    1e9c:	00002009 	.word	0x00002009
    1ea0:	00002205 	.word	0x00002205
    1ea4:	20000b10 	.word	0x20000b10
    1ea8:	00001b59 	.word	0x00001b59
    1eac:	00002955 	.word	0x00002955
    1eb0:	00002895 	.word	0x00002895
    1eb4:	00001ae1 	.word	0x00001ae1
    1eb8:	41002000 	.word	0x41002000

00001ebc <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1ebc:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1ebe:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1ec0:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1ec2:	2c01      	cmp	r4, #1
    1ec4:	d16c      	bne.n	1fa0 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1ec6:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1ec8:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1eca:	2c00      	cmp	r4, #0
    1ecc:	d168      	bne.n	1fa0 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    1ece:	2a00      	cmp	r2, #0
    1ed0:	d057      	beq.n	1f82 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    1ed2:	784b      	ldrb	r3, [r1, #1]
    1ed4:	2b00      	cmp	r3, #0
    1ed6:	d044      	beq.n	1f62 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1ed8:	6802      	ldr	r2, [r0, #0]
    1eda:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    1edc:	07dc      	lsls	r4, r3, #31
    1ede:	d40f      	bmi.n	1f00 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    1ee0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1ee2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1ee4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1ee6:	2900      	cmp	r1, #0
    1ee8:	d103      	bne.n	1ef2 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    1eea:	095a      	lsrs	r2, r3, #5
    1eec:	01d2      	lsls	r2, r2, #7
    1eee:	492d      	ldr	r1, [pc, #180]	; (1fa4 <spi_select_slave+0xe8>)
    1ef0:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1ef2:	211f      	movs	r1, #31
    1ef4:	400b      	ands	r3, r1
    1ef6:	2101      	movs	r1, #1
    1ef8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1efa:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    1efc:	2305      	movs	r3, #5
    1efe:	e04f      	b.n	1fa0 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1f00:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f02:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1f04:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f06:	2c00      	cmp	r4, #0
    1f08:	d103      	bne.n	1f12 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    1f0a:	095a      	lsrs	r2, r3, #5
    1f0c:	01d2      	lsls	r2, r2, #7
    1f0e:	4c25      	ldr	r4, [pc, #148]	; (1fa4 <spi_select_slave+0xe8>)
    1f10:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1f12:	241f      	movs	r4, #31
    1f14:	4023      	ands	r3, r4
    1f16:	2401      	movs	r4, #1
    1f18:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1f1a:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    1f1c:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1f1e:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1f20:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1f22:	07d4      	lsls	r4, r2, #31
    1f24:	d500      	bpl.n	1f28 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1f26:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    1f28:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1f2a:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    1f2c:	2a00      	cmp	r2, #0
    1f2e:	d137      	bne.n	1fa0 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1f30:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1f32:	2104      	movs	r1, #4
    1f34:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    1f36:	420b      	tst	r3, r1
    1f38:	d0fc      	beq.n	1f34 <spi_select_slave+0x78>
    1f3a:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1f3c:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1f3e:	074c      	lsls	r4, r1, #29
    1f40:	d52e      	bpl.n	1fa0 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    1f42:	8b53      	ldrh	r3, [r2, #26]
    1f44:	0759      	lsls	r1, r3, #29
    1f46:	d503      	bpl.n	1f50 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1f48:	8b51      	ldrh	r1, [r2, #26]
    1f4a:	2304      	movs	r3, #4
    1f4c:	430b      	orrs	r3, r1
    1f4e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1f50:	7983      	ldrb	r3, [r0, #6]
    1f52:	2b01      	cmp	r3, #1
    1f54:	d102      	bne.n	1f5c <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1f56:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1f58:	2300      	movs	r3, #0
    1f5a:	e021      	b.n	1fa0 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1f5c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1f5e:	2300      	movs	r3, #0
    1f60:	e01e      	b.n	1fa0 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1f62:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f64:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1f66:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f68:	2900      	cmp	r1, #0
    1f6a:	d103      	bne.n	1f74 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    1f6c:	095a      	lsrs	r2, r3, #5
    1f6e:	01d2      	lsls	r2, r2, #7
    1f70:	4c0c      	ldr	r4, [pc, #48]	; (1fa4 <spi_select_slave+0xe8>)
    1f72:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1f74:	211f      	movs	r1, #31
    1f76:	400b      	ands	r3, r1
    1f78:	2101      	movs	r1, #1
    1f7a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    1f7c:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1f7e:	2300      	movs	r3, #0
    1f80:	e00e      	b.n	1fa0 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    1f82:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f84:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1f86:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1f88:	2900      	cmp	r1, #0
    1f8a:	d103      	bne.n	1f94 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    1f8c:	095a      	lsrs	r2, r3, #5
    1f8e:	01d2      	lsls	r2, r2, #7
    1f90:	4904      	ldr	r1, [pc, #16]	; (1fa4 <spi_select_slave+0xe8>)
    1f92:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1f94:	211f      	movs	r1, #31
    1f96:	400b      	ands	r3, r1
    1f98:	2101      	movs	r1, #1
    1f9a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1f9c:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    1f9e:	2300      	movs	r3, #0
}
    1fa0:	1c18      	adds	r0, r3, #0
    1fa2:	bd10      	pop	{r4, pc}
    1fa4:	41004400 	.word	0x41004400

00001fa8 <spi_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1fa8:	1c93      	adds	r3, r2, #2
    1faa:	009b      	lsls	r3, r3, #2
    1fac:	18c3      	adds	r3, r0, r3
    1fae:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->registered_callback |= (1 << callback_type);
    1fb0:	2301      	movs	r3, #1
    1fb2:	4093      	lsls	r3, r2
    1fb4:	1c1a      	adds	r2, r3, #0
    1fb6:	2336      	movs	r3, #54	; 0x36
    1fb8:	5cc1      	ldrb	r1, [r0, r3]
    1fba:	430a      	orrs	r2, r1
    1fbc:	54c2      	strb	r2, [r0, r3]
}
    1fbe:	4770      	bx	lr

00001fc0 <spi_write_buffer_job>:
 */
enum status_code spi_write_buffer_job(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint16_t length)
{
    1fc0:	1c03      	adds	r3, r0, #0
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1fc2:	2017      	movs	r0, #23
		uint16_t length)
{
	Assert(module);
	Assert(tx_data);

	if (length == 0) {
    1fc4:	2a00      	cmp	r2, #0
    1fc6:	d01d      	beq.n	2004 <STACK_SIZE+0x4>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check if the SPI is busy transmitting or slave waiting for TXC*/
	if (module->status == STATUS_BUSY) {
    1fc8:	2038      	movs	r0, #56	; 0x38
    1fca:	5c18      	ldrb	r0, [r3, r0]
    1fcc:	b2c0      	uxtb	r0, r0
    1fce:	2805      	cmp	r0, #5
    1fd0:	d018      	beq.n	2004 <STACK_SIZE+0x4>
{
	Assert(module);
	Assert(tx_data);

	/* Write parameters to the device instance */
	module->remaining_tx_buffer_length = length;
    1fd2:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_dummy_buffer_length = length;
    1fd4:	865a      	strh	r2, [r3, #50]	; 0x32
	module->tx_buffer_ptr = tx_data;
    1fd6:	62d9      	str	r1, [r3, #44]	; 0x2c
	module->status = STATUS_BUSY;
    1fd8:	2105      	movs	r1, #5
    1fda:	2238      	movs	r2, #56	; 0x38
    1fdc:	5499      	strb	r1, [r3, r2]

	module->dir = SPI_DIRECTION_WRITE;
    1fde:	2201      	movs	r2, #1
    1fe0:	725a      	strb	r2, [r3, #9]

	/* Get a pointer to the hardware module instance */
	SercomSpi *const hw = &(module->hw->SPI);
    1fe2:	681a      	ldr	r2, [r3, #0]

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    1fe4:	7959      	ldrb	r1, [r3, #5]
    1fe6:	2900      	cmp	r1, #0
    1fe8:	d102      	bne.n	1ff0 <spi_write_buffer_job+0x30>
		/* Clear TXC flag if set */
		hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1fea:	2102      	movs	r1, #2
    1fec:	7611      	strb	r1, [r2, #24]
		/* Enable transmit complete interrupt for slave */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1fee:	7591      	strb	r1, [r2, #22]
	}
#  endif

	if (module->receiver_enabled) {
    1ff0:	79db      	ldrb	r3, [r3, #7]
    1ff2:	2b00      	cmp	r3, #0
    1ff4:	d003      	beq.n	1ffe <spi_write_buffer_job+0x3e>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
    1ff6:	2305      	movs	r3, #5
    1ff8:	7593      	strb	r3, [r2, #22]
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);

	return STATUS_OK;
    1ffa:	2000      	movs	r0, #0
    1ffc:	e002      	b.n	2004 <STACK_SIZE+0x4>
		/* Enable the Data Register Empty and RX Complete interrupt */
		hw->INTENSET.reg = (SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY |
				SPI_INTERRUPT_FLAG_RX_COMPLETE);
	} else {
		/* Enable the Data Register Empty interrupt */
		hw->INTENSET.reg = SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1ffe:	2301      	movs	r3, #1
    2000:	7593      	strb	r3, [r2, #22]
	}

	/* Issue internal write */
	_spi_write_buffer(module, tx_data, length);

	return STATUS_OK;
    2002:	2000      	movs	r0, #0
}
    2004:	4770      	bx	lr
    2006:	46c0      	nop			; (mov r8, r8)

00002008 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    2008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    200a:	0080      	lsls	r0, r0, #2
    200c:	4b7a      	ldr	r3, [pc, #488]	; (21f8 <_spi_interrupt_handler+0x1f0>)
    200e:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2010:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    2012:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    2014:	5ce3      	ldrb	r3, [r4, r3]
    2016:	2237      	movs	r2, #55	; 0x37
    2018:	5ca7      	ldrb	r7, [r4, r2]
    201a:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    201c:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    201e:	7dae      	ldrb	r6, [r5, #22]
    2020:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    2022:	07f1      	lsls	r1, r6, #31
    2024:	d541      	bpl.n	20aa <_spi_interrupt_handler+0xa2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2026:	7963      	ldrb	r3, [r4, #5]
    2028:	2b01      	cmp	r3, #1
    202a:	d116      	bne.n	205a <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    202c:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    202e:	2b00      	cmp	r3, #0
    2030:	d10f      	bne.n	2052 <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    2032:	4b72      	ldr	r3, [pc, #456]	; (21fc <_spi_interrupt_handler+0x1f4>)
    2034:	881b      	ldrh	r3, [r3, #0]
    2036:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2038:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    203a:	3b01      	subs	r3, #1
    203c:	b29b      	uxth	r3, r3
    203e:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    2040:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2042:	b29b      	uxth	r3, r3
    2044:	2b00      	cmp	r3, #0
    2046:	d101      	bne.n	204c <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2048:	2301      	movs	r3, #1
    204a:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    204c:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    204e:	2b01      	cmp	r3, #1
    2050:	d103      	bne.n	205a <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    2052:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    2054:	2b00      	cmp	r3, #0
    2056:	d105      	bne.n	2064 <_spi_interrupt_handler+0x5c>
    2058:	e027      	b.n	20aa <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    205a:	2b00      	cmp	r3, #0
    205c:	d125      	bne.n	20aa <_spi_interrupt_handler+0xa2>
			(module->dir != SPI_DIRECTION_READ))
    205e:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    2060:	2b00      	cmp	r3, #0
    2062:	d022      	beq.n	20aa <_spi_interrupt_handler+0xa2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2064:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    2066:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    2068:	7819      	ldrb	r1, [r3, #0]
    206a:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    206c:	1c58      	adds	r0, r3, #1
    206e:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2070:	79a0      	ldrb	r0, [r4, #6]
    2072:	2801      	cmp	r0, #1
    2074:	d104      	bne.n	2080 <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    2076:	7858      	ldrb	r0, [r3, #1]
    2078:	0200      	lsls	r0, r0, #8
    207a:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    207c:	3302      	adds	r3, #2
    207e:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    2080:	05cb      	lsls	r3, r1, #23
    2082:	0ddb      	lsrs	r3, r3, #23
    2084:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    2086:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2088:	3b01      	subs	r3, #1
    208a:	b29b      	uxth	r3, r3
    208c:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    208e:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2090:	b29b      	uxth	r3, r3
    2092:	2b00      	cmp	r3, #0
    2094:	d109      	bne.n	20aa <_spi_interrupt_handler+0xa2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2096:	2301      	movs	r3, #1
    2098:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    209a:	7a63      	ldrb	r3, [r4, #9]
    209c:	2b01      	cmp	r3, #1
    209e:	d104      	bne.n	20aa <_spi_interrupt_handler+0xa2>
    20a0:	79e3      	ldrb	r3, [r4, #7]
    20a2:	2b00      	cmp	r3, #0
    20a4:	d101      	bne.n	20aa <_spi_interrupt_handler+0xa2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    20a6:	2302      	movs	r3, #2
    20a8:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    20aa:	0772      	lsls	r2, r6, #29
    20ac:	d561      	bpl.n	2172 <_spi_interrupt_handler+0x16a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    20ae:	8b6b      	ldrh	r3, [r5, #26]
    20b0:	0759      	lsls	r1, r3, #29
    20b2:	d514      	bpl.n	20de <_spi_interrupt_handler+0xd6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    20b4:	7a63      	ldrb	r3, [r4, #9]
    20b6:	2b01      	cmp	r3, #1
    20b8:	d00b      	beq.n	20d2 <_spi_interrupt_handler+0xca>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    20ba:	221e      	movs	r2, #30
    20bc:	2338      	movs	r3, #56	; 0x38
    20be:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    20c0:	2303      	movs	r3, #3
    20c2:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    20c4:	2305      	movs	r3, #5
    20c6:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    20c8:	073a      	lsls	r2, r7, #28
    20ca:	d502      	bpl.n	20d2 <_spi_interrupt_handler+0xca>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    20cc:	1c20      	adds	r0, r4, #0
    20ce:	69a3      	ldr	r3, [r4, #24]
    20d0:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    20d2:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    20d4:	8b6a      	ldrh	r2, [r5, #26]
    20d6:	2304      	movs	r3, #4
    20d8:	4313      	orrs	r3, r2
    20da:	836b      	strh	r3, [r5, #26]
    20dc:	e049      	b.n	2172 <_spi_interrupt_handler+0x16a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    20de:	7a63      	ldrb	r3, [r4, #9]
    20e0:	2b01      	cmp	r3, #1
    20e2:	d116      	bne.n	2112 <_spi_interrupt_handler+0x10a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    20e4:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    20e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    20e8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    20ea:	3b01      	subs	r3, #1
    20ec:	b29b      	uxth	r3, r3
    20ee:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    20f0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    20f2:	b29b      	uxth	r3, r3
    20f4:	2b00      	cmp	r3, #0
    20f6:	d13c      	bne.n	2172 <_spi_interrupt_handler+0x16a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    20f8:	2304      	movs	r3, #4
    20fa:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    20fc:	2200      	movs	r2, #0
    20fe:	2338      	movs	r3, #56	; 0x38
    2100:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    2102:	2303      	movs	r3, #3
    2104:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    2106:	07f9      	lsls	r1, r7, #31
    2108:	d533      	bpl.n	2172 <_spi_interrupt_handler+0x16a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    210a:	1c20      	adds	r0, r4, #0
    210c:	68e2      	ldr	r2, [r4, #12]
    210e:	4790      	blx	r2
    2110:	e02f      	b.n	2172 <_spi_interrupt_handler+0x16a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2112:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    2114:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2116:	05d2      	lsls	r2, r2, #23
    2118:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    211a:	b2d3      	uxtb	r3, r2
    211c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    211e:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    2120:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2122:	1c59      	adds	r1, r3, #1
    2124:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2126:	79a1      	ldrb	r1, [r4, #6]
    2128:	2901      	cmp	r1, #1
    212a:	d104      	bne.n	2136 <_spi_interrupt_handler+0x12e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    212c:	0a12      	lsrs	r2, r2, #8
    212e:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    2130:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    2132:	3301      	adds	r3, #1
    2134:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    2136:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2138:	3b01      	subs	r3, #1
    213a:	b29b      	uxth	r3, r3
    213c:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    213e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    2140:	b29b      	uxth	r3, r3
    2142:	2b00      	cmp	r3, #0
    2144:	d115      	bne.n	2172 <_spi_interrupt_handler+0x16a>
					module->status = STATUS_OK;
    2146:	2200      	movs	r2, #0
    2148:	2338      	movs	r3, #56	; 0x38
    214a:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    214c:	2304      	movs	r3, #4
    214e:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    2150:	7a63      	ldrb	r3, [r4, #9]
    2152:	2b02      	cmp	r3, #2
    2154:	d105      	bne.n	2162 <_spi_interrupt_handler+0x15a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    2156:	077a      	lsls	r2, r7, #29
    2158:	d50b      	bpl.n	2172 <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    215a:	1c20      	adds	r0, r4, #0
    215c:	6963      	ldr	r3, [r4, #20]
    215e:	4798      	blx	r3
    2160:	e007      	b.n	2172 <_spi_interrupt_handler+0x16a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    2162:	7a63      	ldrb	r3, [r4, #9]
    2164:	2b00      	cmp	r3, #0
    2166:	d104      	bne.n	2172 <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    2168:	07b9      	lsls	r1, r7, #30
    216a:	d502      	bpl.n	2172 <_spi_interrupt_handler+0x16a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    216c:	1c20      	adds	r0, r4, #0
    216e:	6922      	ldr	r2, [r4, #16]
    2170:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    2172:	07b3      	lsls	r3, r6, #30
    2174:	d528      	bpl.n	21c8 <_spi_interrupt_handler+0x1c0>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    2176:	7963      	ldrb	r3, [r4, #5]
    2178:	2b00      	cmp	r3, #0
    217a:	d110      	bne.n	219e <_spi_interrupt_handler+0x196>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    217c:	2307      	movs	r3, #7
    217e:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2180:	2302      	movs	r3, #2
    2182:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    2184:	2303      	movs	r3, #3
    2186:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    2188:	2300      	movs	r3, #0
    218a:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    218c:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    218e:	2338      	movs	r3, #56	; 0x38
    2190:	2200      	movs	r2, #0
    2192:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    2194:	06f9      	lsls	r1, r7, #27
    2196:	d502      	bpl.n	219e <_spi_interrupt_handler+0x196>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    2198:	1c20      	adds	r0, r4, #0
    219a:	69e2      	ldr	r2, [r4, #28]
    219c:	4790      	blx	r2
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    219e:	7963      	ldrb	r3, [r4, #5]
    21a0:	2b01      	cmp	r3, #1
    21a2:	d111      	bne.n	21c8 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    21a4:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    21a6:	2b01      	cmp	r3, #1
    21a8:	d10e      	bne.n	21c8 <_spi_interrupt_handler+0x1c0>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    21aa:	79e3      	ldrb	r3, [r4, #7]
    21ac:	2b00      	cmp	r3, #0
    21ae:	d10b      	bne.n	21c8 <_spi_interrupt_handler+0x1c0>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    21b0:	2302      	movs	r3, #2
    21b2:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    21b4:	2303      	movs	r3, #3
    21b6:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    21b8:	2200      	movs	r2, #0
    21ba:	2338      	movs	r3, #56	; 0x38
    21bc:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    21be:	07fb      	lsls	r3, r7, #31
    21c0:	d502      	bpl.n	21c8 <_spi_interrupt_handler+0x1c0>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    21c2:	1c20      	adds	r0, r4, #0
    21c4:	68e1      	ldr	r1, [r4, #12]
    21c6:	4788      	blx	r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    21c8:	0732      	lsls	r2, r6, #28
    21ca:	d50a      	bpl.n	21e2 <_spi_interrupt_handler+0x1da>
			if (module->mode == SPI_MODE_SLAVE) {
    21cc:	7963      	ldrb	r3, [r4, #5]
    21ce:	2b00      	cmp	r3, #0
    21d0:	d107      	bne.n	21e2 <_spi_interrupt_handler+0x1da>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    21d2:	2308      	movs	r3, #8
    21d4:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    21d6:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    21d8:	06bb      	lsls	r3, r7, #26
    21da:	d502      	bpl.n	21e2 <_spi_interrupt_handler+0x1da>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    21dc:	1c20      	adds	r0, r4, #0
    21de:	6a21      	ldr	r1, [r4, #32]
    21e0:	4788      	blx	r1
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    21e2:	09f6      	lsrs	r6, r6, #7
    21e4:	d007      	beq.n	21f6 <_spi_interrupt_handler+0x1ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    21e6:	2380      	movs	r3, #128	; 0x80
    21e8:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    21ea:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    21ec:	067a      	lsls	r2, r7, #25
    21ee:	d502      	bpl.n	21f6 <_spi_interrupt_handler+0x1ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    21f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    21f2:	1c20      	adds	r0, r4, #0
    21f4:	4798      	blx	r3
		}
	}
#  endif
}
    21f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    21f8:	20000b10 	.word	0x20000b10
    21fc:	20000b0c 	.word	0x20000b0c

00002200 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    2200:	4770      	bx	lr
    2202:	46c0      	nop			; (mov r8, r8)

00002204 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2204:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    2206:	4b0b      	ldr	r3, [pc, #44]	; (2234 <_sercom_set_handler+0x30>)
    2208:	781b      	ldrb	r3, [r3, #0]
    220a:	2b00      	cmp	r3, #0
    220c:	d10e      	bne.n	222c <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    220e:	4c0a      	ldr	r4, [pc, #40]	; (2238 <_sercom_set_handler+0x34>)
    2210:	4d0a      	ldr	r5, [pc, #40]	; (223c <_sercom_set_handler+0x38>)
    2212:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    2214:	4b0a      	ldr	r3, [pc, #40]	; (2240 <_sercom_set_handler+0x3c>)
    2216:	2200      	movs	r2, #0
    2218:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    221a:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    221c:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    221e:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    2220:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2222:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    2224:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    2226:	2201      	movs	r2, #1
    2228:	4b02      	ldr	r3, [pc, #8]	; (2234 <_sercom_set_handler+0x30>)
    222a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    222c:	0080      	lsls	r0, r0, #2
    222e:	4b02      	ldr	r3, [pc, #8]	; (2238 <_sercom_set_handler+0x34>)
    2230:	50c1      	str	r1, [r0, r3]
}
    2232:	bd30      	pop	{r4, r5, pc}
    2234:	200000ec 	.word	0x200000ec
    2238:	200000f0 	.word	0x200000f0
    223c:	00002201 	.word	0x00002201
    2240:	20000b10 	.word	0x20000b10

00002244 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    2244:	b530      	push	{r4, r5, lr}
    2246:	b083      	sub	sp, #12
    2248:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    224a:	ac01      	add	r4, sp, #4
    224c:	1c20      	adds	r0, r4, #0
    224e:	4905      	ldr	r1, [pc, #20]	; (2264 <_sercom_get_interrupt_vector+0x20>)
    2250:	2204      	movs	r2, #4
    2252:	4b05      	ldr	r3, [pc, #20]	; (2268 <_sercom_get_interrupt_vector+0x24>)
    2254:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    2256:	1c28      	adds	r0, r5, #0
    2258:	4b04      	ldr	r3, [pc, #16]	; (226c <_sercom_get_interrupt_vector+0x28>)
    225a:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    225c:	5620      	ldrsb	r0, [r4, r0]
}
    225e:	b003      	add	sp, #12
    2260:	bd30      	pop	{r4, r5, pc}
    2262:	46c0      	nop			; (mov r8, r8)
    2264:	000085a0 	.word	0x000085a0
    2268:	00003ad9 	.word	0x00003ad9
    226c:	00001c61 	.word	0x00001c61

00002270 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    2270:	b508      	push	{r3, lr}
    2272:	4b02      	ldr	r3, [pc, #8]	; (227c <SERCOM0_Handler+0xc>)
    2274:	681b      	ldr	r3, [r3, #0]
    2276:	2000      	movs	r0, #0
    2278:	4798      	blx	r3
    227a:	bd08      	pop	{r3, pc}
    227c:	200000f0 	.word	0x200000f0

00002280 <SERCOM1_Handler>:
    2280:	b508      	push	{r3, lr}
    2282:	4b02      	ldr	r3, [pc, #8]	; (228c <SERCOM1_Handler+0xc>)
    2284:	685b      	ldr	r3, [r3, #4]
    2286:	2001      	movs	r0, #1
    2288:	4798      	blx	r3
    228a:	bd08      	pop	{r3, pc}
    228c:	200000f0 	.word	0x200000f0

00002290 <SERCOM2_Handler>:
    2290:	b508      	push	{r3, lr}
    2292:	4b02      	ldr	r3, [pc, #8]	; (229c <SERCOM2_Handler+0xc>)
    2294:	689b      	ldr	r3, [r3, #8]
    2296:	2002      	movs	r0, #2
    2298:	4798      	blx	r3
    229a:	bd08      	pop	{r3, pc}
    229c:	200000f0 	.word	0x200000f0

000022a0 <SERCOM3_Handler>:
    22a0:	b508      	push	{r3, lr}
    22a2:	4b02      	ldr	r3, [pc, #8]	; (22ac <SERCOM3_Handler+0xc>)
    22a4:	68db      	ldr	r3, [r3, #12]
    22a6:	2003      	movs	r0, #3
    22a8:	4798      	blx	r3
    22aa:	bd08      	pop	{r3, pc}
    22ac:	200000f0 	.word	0x200000f0

000022b0 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    22b0:	4770      	bx	lr
    22b2:	46c0      	nop			; (mov r8, r8)

000022b4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    22b4:	4b0c      	ldr	r3, [pc, #48]	; (22e8 <cpu_irq_enter_critical+0x34>)
    22b6:	681b      	ldr	r3, [r3, #0]
    22b8:	2b00      	cmp	r3, #0
    22ba:	d110      	bne.n	22de <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    22bc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    22c0:	2b00      	cmp	r3, #0
    22c2:	d109      	bne.n	22d8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    22c4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    22c6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    22ca:	2200      	movs	r2, #0
    22cc:	4b07      	ldr	r3, [pc, #28]	; (22ec <cpu_irq_enter_critical+0x38>)
    22ce:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    22d0:	2201      	movs	r2, #1
    22d2:	4b07      	ldr	r3, [pc, #28]	; (22f0 <cpu_irq_enter_critical+0x3c>)
    22d4:	701a      	strb	r2, [r3, #0]
    22d6:	e002      	b.n	22de <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    22d8:	2200      	movs	r2, #0
    22da:	4b05      	ldr	r3, [pc, #20]	; (22f0 <cpu_irq_enter_critical+0x3c>)
    22dc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    22de:	4b02      	ldr	r3, [pc, #8]	; (22e8 <cpu_irq_enter_critical+0x34>)
    22e0:	681a      	ldr	r2, [r3, #0]
    22e2:	3201      	adds	r2, #1
    22e4:	601a      	str	r2, [r3, #0]
}
    22e6:	4770      	bx	lr
    22e8:	20000100 	.word	0x20000100
    22ec:	2000000c 	.word	0x2000000c
    22f0:	20000104 	.word	0x20000104

000022f4 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    22f4:	4b08      	ldr	r3, [pc, #32]	; (2318 <cpu_irq_leave_critical+0x24>)
    22f6:	681a      	ldr	r2, [r3, #0]
    22f8:	3a01      	subs	r2, #1
    22fa:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    22fc:	681b      	ldr	r3, [r3, #0]
    22fe:	2b00      	cmp	r3, #0
    2300:	d109      	bne.n	2316 <cpu_irq_leave_critical+0x22>
    2302:	4b06      	ldr	r3, [pc, #24]	; (231c <cpu_irq_leave_critical+0x28>)
    2304:	781b      	ldrb	r3, [r3, #0]
    2306:	2b00      	cmp	r3, #0
    2308:	d005      	beq.n	2316 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    230a:	2201      	movs	r2, #1
    230c:	4b04      	ldr	r3, [pc, #16]	; (2320 <cpu_irq_leave_critical+0x2c>)
    230e:	701a      	strb	r2, [r3, #0]
    2310:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2314:	b662      	cpsie	i
	}
}
    2316:	4770      	bx	lr
    2318:	20000100 	.word	0x20000100
    231c:	20000104 	.word	0x20000104
    2320:	2000000c 	.word	0x2000000c

00002324 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2324:	b508      	push	{r3, lr}
	switch (clock_source) {
    2326:	2808      	cmp	r0, #8
    2328:	d834      	bhi.n	2394 <system_clock_source_get_hz+0x70>
    232a:	0080      	lsls	r0, r0, #2
    232c:	4b1b      	ldr	r3, [pc, #108]	; (239c <system_clock_source_get_hz+0x78>)
    232e:	581b      	ldr	r3, [r3, r0]
    2330:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2332:	2080      	movs	r0, #128	; 0x80
    2334:	0200      	lsls	r0, r0, #8
    2336:	e030      	b.n	239a <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2338:	4b19      	ldr	r3, [pc, #100]	; (23a0 <system_clock_source_get_hz+0x7c>)
    233a:	6918      	ldr	r0, [r3, #16]
    233c:	e02d      	b.n	239a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    233e:	4b19      	ldr	r3, [pc, #100]	; (23a4 <system_clock_source_get_hz+0x80>)
    2340:	6a18      	ldr	r0, [r3, #32]
    2342:	0580      	lsls	r0, r0, #22
    2344:	0f80      	lsrs	r0, r0, #30
    2346:	4b18      	ldr	r3, [pc, #96]	; (23a8 <system_clock_source_get_hz+0x84>)
    2348:	40c3      	lsrs	r3, r0
    234a:	1c18      	adds	r0, r3, #0
    234c:	e025      	b.n	239a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    234e:	4b14      	ldr	r3, [pc, #80]	; (23a0 <system_clock_source_get_hz+0x7c>)
    2350:	6958      	ldr	r0, [r3, #20]
    2352:	e022      	b.n	239a <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2354:	4b12      	ldr	r3, [pc, #72]	; (23a0 <system_clock_source_get_hz+0x7c>)
    2356:	681b      	ldr	r3, [r3, #0]
    2358:	2002      	movs	r0, #2
    235a:	4018      	ands	r0, r3
    235c:	d01d      	beq.n	239a <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    235e:	4911      	ldr	r1, [pc, #68]	; (23a4 <system_clock_source_get_hz+0x80>)
    2360:	2210      	movs	r2, #16
    2362:	68cb      	ldr	r3, [r1, #12]
    2364:	421a      	tst	r2, r3
    2366:	d0fc      	beq.n	2362 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2368:	4b0d      	ldr	r3, [pc, #52]	; (23a0 <system_clock_source_get_hz+0x7c>)
    236a:	681b      	ldr	r3, [r3, #0]
    236c:	075a      	lsls	r2, r3, #29
    236e:	d513      	bpl.n	2398 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2370:	2000      	movs	r0, #0
    2372:	4b0e      	ldr	r3, [pc, #56]	; (23ac <system_clock_source_get_hz+0x88>)
    2374:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2376:	4b0a      	ldr	r3, [pc, #40]	; (23a0 <system_clock_source_get_hz+0x7c>)
    2378:	689b      	ldr	r3, [r3, #8]
    237a:	041b      	lsls	r3, r3, #16
    237c:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    237e:	4358      	muls	r0, r3
    2380:	e00b      	b.n	239a <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2382:	2350      	movs	r3, #80	; 0x50
    2384:	4a07      	ldr	r2, [pc, #28]	; (23a4 <system_clock_source_get_hz+0x80>)
    2386:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    2388:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    238a:	075a      	lsls	r2, r3, #29
    238c:	d505      	bpl.n	239a <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    238e:	4b04      	ldr	r3, [pc, #16]	; (23a0 <system_clock_source_get_hz+0x7c>)
    2390:	68d8      	ldr	r0, [r3, #12]
    2392:	e002      	b.n	239a <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2394:	2000      	movs	r0, #0
    2396:	e000      	b.n	239a <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    2398:	4805      	ldr	r0, [pc, #20]	; (23b0 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    239a:	bd08      	pop	{r3, pc}
    239c:	000085a4 	.word	0x000085a4
    23a0:	20000108 	.word	0x20000108
    23a4:	40000800 	.word	0x40000800
    23a8:	007a1200 	.word	0x007a1200
    23ac:	00002895 	.word	0x00002895
    23b0:	02dc6c00 	.word	0x02dc6c00

000023b4 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    23b4:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    23b6:	4b0c      	ldr	r3, [pc, #48]	; (23e8 <system_clock_source_osc8m_set_config+0x34>)
    23b8:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    23ba:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    23bc:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    23be:	7840      	ldrb	r0, [r0, #1]
    23c0:	2201      	movs	r2, #1
    23c2:	4010      	ands	r0, r2
    23c4:	0180      	lsls	r0, r0, #6
    23c6:	2640      	movs	r6, #64	; 0x40
    23c8:	43b4      	bics	r4, r6
    23ca:	4304      	orrs	r4, r0
    23cc:	402a      	ands	r2, r5
    23ce:	01d0      	lsls	r0, r2, #7
    23d0:	2280      	movs	r2, #128	; 0x80
    23d2:	4394      	bics	r4, r2
    23d4:	1c22      	adds	r2, r4, #0
    23d6:	4302      	orrs	r2, r0
    23d8:	2003      	movs	r0, #3
    23da:	4001      	ands	r1, r0
    23dc:	0209      	lsls	r1, r1, #8
    23de:	4803      	ldr	r0, [pc, #12]	; (23ec <system_clock_source_osc8m_set_config+0x38>)
    23e0:	4002      	ands	r2, r0
    23e2:	430a      	orrs	r2, r1
    23e4:	621a      	str	r2, [r3, #32]
}
    23e6:	bd70      	pop	{r4, r5, r6, pc}
    23e8:	40000800 	.word	0x40000800
    23ec:	fffffcff 	.word	0xfffffcff

000023f0 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    23f0:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    23f2:	7a02      	ldrb	r2, [r0, #8]
    23f4:	0692      	lsls	r2, r2, #26
    23f6:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    23f8:	8943      	ldrh	r3, [r0, #10]
    23fa:	059b      	lsls	r3, r3, #22
    23fc:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    23fe:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    2400:	4b18      	ldr	r3, [pc, #96]	; (2464 <system_clock_source_dfll_set_config+0x74>)
    2402:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    2404:	8881      	ldrh	r1, [r0, #4]
    2406:	8842      	ldrh	r2, [r0, #2]
    2408:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    240a:	79c4      	ldrb	r4, [r0, #7]
    240c:	7982      	ldrb	r2, [r0, #6]
    240e:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2410:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2412:	7841      	ldrb	r1, [r0, #1]
    2414:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    2416:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    2418:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    241a:	7803      	ldrb	r3, [r0, #0]
    241c:	2b04      	cmp	r3, #4
    241e:	d10f      	bne.n	2440 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2420:	7b02      	ldrb	r2, [r0, #12]
    2422:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2424:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2426:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2428:	89c3      	ldrh	r3, [r0, #14]
    242a:	041b      	lsls	r3, r3, #16
    242c:	490e      	ldr	r1, [pc, #56]	; (2468 <system_clock_source_dfll_set_config+0x78>)
    242e:	400b      	ands	r3, r1
    2430:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2432:	4b0c      	ldr	r3, [pc, #48]	; (2464 <system_clock_source_dfll_set_config+0x74>)
    2434:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2436:	6819      	ldr	r1, [r3, #0]
    2438:	2204      	movs	r2, #4
    243a:	430a      	orrs	r2, r1
    243c:	601a      	str	r2, [r3, #0]
    243e:	e010      	b.n	2462 <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2440:	2b20      	cmp	r3, #32
    2442:	d10e      	bne.n	2462 <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2444:	7b02      	ldrb	r2, [r0, #12]
    2446:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2448:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    244a:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    244c:	89c3      	ldrh	r3, [r0, #14]
    244e:	041b      	lsls	r3, r3, #16
    2450:	4905      	ldr	r1, [pc, #20]	; (2468 <system_clock_source_dfll_set_config+0x78>)
    2452:	400b      	ands	r3, r1
    2454:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2456:	4b03      	ldr	r3, [pc, #12]	; (2464 <system_clock_source_dfll_set_config+0x74>)
    2458:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    245a:	681a      	ldr	r2, [r3, #0]
    245c:	4903      	ldr	r1, [pc, #12]	; (246c <system_clock_source_dfll_set_config+0x7c>)
    245e:	430a      	orrs	r2, r1
    2460:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2462:	bd10      	pop	{r4, pc}
    2464:	20000108 	.word	0x20000108
    2468:	03ff0000 	.word	0x03ff0000
    246c:	00000424 	.word	0x00000424

00002470 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2470:	2808      	cmp	r0, #8
    2472:	d849      	bhi.n	2508 <system_clock_source_enable+0x98>
    2474:	0080      	lsls	r0, r0, #2
    2476:	4b25      	ldr	r3, [pc, #148]	; (250c <system_clock_source_enable+0x9c>)
    2478:	581b      	ldr	r3, [r3, r0]
    247a:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    247c:	2000      	movs	r0, #0
    247e:	e044      	b.n	250a <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2480:	4b23      	ldr	r3, [pc, #140]	; (2510 <system_clock_source_enable+0xa0>)
    2482:	6a19      	ldr	r1, [r3, #32]
    2484:	2202      	movs	r2, #2
    2486:	430a      	orrs	r2, r1
    2488:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    248a:	2000      	movs	r0, #0
    248c:	e03d      	b.n	250a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    248e:	4b20      	ldr	r3, [pc, #128]	; (2510 <system_clock_source_enable+0xa0>)
    2490:	6999      	ldr	r1, [r3, #24]
    2492:	2202      	movs	r2, #2
    2494:	430a      	orrs	r2, r1
    2496:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2498:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    249a:	e036      	b.n	250a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    249c:	4b1c      	ldr	r3, [pc, #112]	; (2510 <system_clock_source_enable+0xa0>)
    249e:	8a19      	ldrh	r1, [r3, #16]
    24a0:	2202      	movs	r2, #2
    24a2:	430a      	orrs	r2, r1
    24a4:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    24a6:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    24a8:	e02f      	b.n	250a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    24aa:	4b19      	ldr	r3, [pc, #100]	; (2510 <system_clock_source_enable+0xa0>)
    24ac:	8a99      	ldrh	r1, [r3, #20]
    24ae:	2202      	movs	r2, #2
    24b0:	430a      	orrs	r2, r1
    24b2:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    24b4:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    24b6:	e028      	b.n	250a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    24b8:	4a16      	ldr	r2, [pc, #88]	; (2514 <system_clock_source_enable+0xa4>)
    24ba:	6811      	ldr	r1, [r2, #0]
    24bc:	2302      	movs	r3, #2
    24be:	4319      	orrs	r1, r3
    24c0:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    24c2:	4a13      	ldr	r2, [pc, #76]	; (2510 <system_clock_source_enable+0xa0>)
    24c4:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    24c6:	1c11      	adds	r1, r2, #0
    24c8:	2210      	movs	r2, #16
    24ca:	68cb      	ldr	r3, [r1, #12]
    24cc:	421a      	tst	r2, r3
    24ce:	d0fc      	beq.n	24ca <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    24d0:	4a10      	ldr	r2, [pc, #64]	; (2514 <system_clock_source_enable+0xa4>)
    24d2:	6891      	ldr	r1, [r2, #8]
    24d4:	4b0e      	ldr	r3, [pc, #56]	; (2510 <system_clock_source_enable+0xa0>)
    24d6:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    24d8:	6852      	ldr	r2, [r2, #4]
    24da:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    24dc:	2200      	movs	r2, #0
    24de:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    24e0:	1c19      	adds	r1, r3, #0
    24e2:	2210      	movs	r2, #16
    24e4:	68cb      	ldr	r3, [r1, #12]
    24e6:	421a      	tst	r2, r3
    24e8:	d0fc      	beq.n	24e4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    24ea:	4b0a      	ldr	r3, [pc, #40]	; (2514 <system_clock_source_enable+0xa4>)
    24ec:	681a      	ldr	r2, [r3, #0]
    24ee:	b292      	uxth	r2, r2
    24f0:	4b07      	ldr	r3, [pc, #28]	; (2510 <system_clock_source_enable+0xa0>)
    24f2:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    24f4:	2000      	movs	r0, #0
    24f6:	e008      	b.n	250a <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    24f8:	4a05      	ldr	r2, [pc, #20]	; (2510 <system_clock_source_enable+0xa0>)
    24fa:	2344      	movs	r3, #68	; 0x44
    24fc:	5cd0      	ldrb	r0, [r2, r3]
    24fe:	2102      	movs	r1, #2
    2500:	4301      	orrs	r1, r0
    2502:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2504:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2506:	e000      	b.n	250a <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2508:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    250a:	4770      	bx	lr
    250c:	000085c8 	.word	0x000085c8
    2510:	40000800 	.word	0x40000800
    2514:	20000108 	.word	0x20000108

00002518 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2518:	b5f0      	push	{r4, r5, r6, r7, lr}
    251a:	464f      	mov	r7, r9
    251c:	4646      	mov	r6, r8
    251e:	b4c0      	push	{r6, r7}
    2520:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2522:	22c2      	movs	r2, #194	; 0xc2
    2524:	00d2      	lsls	r2, r2, #3
    2526:	4b3c      	ldr	r3, [pc, #240]	; (2618 <system_clock_init+0x100>)
    2528:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    252a:	4b3c      	ldr	r3, [pc, #240]	; (261c <system_clock_init+0x104>)
    252c:	685a      	ldr	r2, [r3, #4]
    252e:	211e      	movs	r1, #30
    2530:	438a      	bics	r2, r1
    2532:	2102      	movs	r1, #2
    2534:	430a      	orrs	r2, r1
    2536:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2538:	2201      	movs	r2, #1
    253a:	ab01      	add	r3, sp, #4
    253c:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    253e:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2540:	4d37      	ldr	r5, [pc, #220]	; (2620 <system_clock_init+0x108>)
    2542:	b2e0      	uxtb	r0, r4
    2544:	a901      	add	r1, sp, #4
    2546:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2548:	3401      	adds	r4, #1
    254a:	2c25      	cmp	r4, #37	; 0x25
    254c:	d1f9      	bne.n	2542 <system_clock_init+0x2a>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    254e:	ab05      	add	r3, sp, #20
    2550:	2100      	movs	r1, #0
    2552:	7019      	strb	r1, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2554:	2200      	movs	r2, #0
    2556:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    2558:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    255a:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    255c:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    255e:	213f      	movs	r1, #63	; 0x3f
    2560:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    2562:	2106      	movs	r1, #6
    2564:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    2566:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    2568:	4b2e      	ldr	r3, [pc, #184]	; (2624 <system_clock_init+0x10c>)
    256a:	681b      	ldr	r3, [r3, #0]
    256c:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    256e:	2b3f      	cmp	r3, #63	; 0x3f
    2570:	d100      	bne.n	2574 <system_clock_init+0x5c>
		coarse = 0x1f;
    2572:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    2574:	a805      	add	r0, sp, #20
    2576:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2578:	2307      	movs	r3, #7
    257a:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    257c:	233f      	movs	r3, #63	; 0x3f
    257e:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    2580:	4b29      	ldr	r3, [pc, #164]	; (2628 <system_clock_init+0x110>)
    2582:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    2584:	a804      	add	r0, sp, #16
    2586:	2500      	movs	r5, #0
    2588:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    258a:	2301      	movs	r3, #1
    258c:	4699      	mov	r9, r3
    258e:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2590:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2592:	4b26      	ldr	r3, [pc, #152]	; (262c <system_clock_init+0x114>)
    2594:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2596:	2006      	movs	r0, #6
    2598:	4e25      	ldr	r6, [pc, #148]	; (2630 <system_clock_init+0x118>)
    259a:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    259c:	4b25      	ldr	r3, [pc, #148]	; (2634 <system_clock_init+0x11c>)
    259e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    25a0:	ac01      	add	r4, sp, #4
    25a2:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    25a4:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    25a6:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    25a8:	2304      	movs	r3, #4
    25aa:	7023      	strb	r3, [r4, #0]
    25ac:	2320      	movs	r3, #32
    25ae:	9302      	str	r3, [sp, #8]
    25b0:	2002      	movs	r0, #2
    25b2:	1c21      	adds	r1, r4, #0
    25b4:	4b20      	ldr	r3, [pc, #128]	; (2638 <system_clock_init+0x120>)
    25b6:	4698      	mov	r8, r3
    25b8:	4798      	blx	r3
    25ba:	2002      	movs	r0, #2
    25bc:	4f1f      	ldr	r7, [pc, #124]	; (263c <system_clock_init+0x124>)
    25be:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    25c0:	464b      	mov	r3, r9
    25c2:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    25c4:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    25c6:	2306      	movs	r3, #6
    25c8:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    25ca:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    25cc:	7265      	strb	r5, [r4, #9]
    25ce:	2003      	movs	r0, #3
    25d0:	1c21      	adds	r1, r4, #0
    25d2:	47c0      	blx	r8
    25d4:	2003      	movs	r0, #3
    25d6:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    25d8:	2007      	movs	r0, #7
    25da:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    25dc:	490e      	ldr	r1, [pc, #56]	; (2618 <system_clock_init+0x100>)
    25de:	2210      	movs	r2, #16
    25e0:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    25e2:	421a      	tst	r2, r3
    25e4:	d0fc      	beq.n	25e0 <system_clock_init+0xc8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    25e6:	4a16      	ldr	r2, [pc, #88]	; (2640 <system_clock_init+0x128>)
    25e8:	2300      	movs	r3, #0
    25ea:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    25ec:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    25ee:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    25f0:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    25f2:	a901      	add	r1, sp, #4
    25f4:	2201      	movs	r2, #1
    25f6:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    25f8:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    25fa:	2206      	movs	r2, #6
    25fc:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    25fe:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2600:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2602:	2000      	movs	r0, #0
    2604:	4b0c      	ldr	r3, [pc, #48]	; (2638 <system_clock_init+0x120>)
    2606:	4798      	blx	r3
    2608:	2000      	movs	r0, #0
    260a:	4b0c      	ldr	r3, [pc, #48]	; (263c <system_clock_init+0x124>)
    260c:	4798      	blx	r3
#endif
}
    260e:	b00b      	add	sp, #44	; 0x2c
    2610:	bc0c      	pop	{r2, r3}
    2612:	4690      	mov	r8, r2
    2614:	4699      	mov	r9, r3
    2616:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2618:	40000800 	.word	0x40000800
    261c:	41004000 	.word	0x41004000
    2620:	00002879 	.word	0x00002879
    2624:	00806024 	.word	0x00806024
    2628:	000023f1 	.word	0x000023f1
    262c:	000023b5 	.word	0x000023b5
    2630:	00002471 	.word	0x00002471
    2634:	00002645 	.word	0x00002645
    2638:	00002669 	.word	0x00002669
    263c:	0000271d 	.word	0x0000271d
    2640:	40000400 	.word	0x40000400

00002644 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2644:	4b06      	ldr	r3, [pc, #24]	; (2660 <system_gclk_init+0x1c>)
    2646:	6999      	ldr	r1, [r3, #24]
    2648:	2208      	movs	r2, #8
    264a:	430a      	orrs	r2, r1
    264c:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    264e:	2201      	movs	r2, #1
    2650:	4b04      	ldr	r3, [pc, #16]	; (2664 <system_gclk_init+0x20>)
    2652:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2654:	1c19      	adds	r1, r3, #0
    2656:	780b      	ldrb	r3, [r1, #0]
    2658:	4213      	tst	r3, r2
    265a:	d1fc      	bne.n	2656 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    265c:	4770      	bx	lr
    265e:	46c0      	nop			; (mov r8, r8)
    2660:	40000400 	.word	0x40000400
    2664:	40000c00 	.word	0x40000c00

00002668 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    266a:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    266c:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    266e:	780d      	ldrb	r5, [r1, #0]
    2670:	022d      	lsls	r5, r5, #8
    2672:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2674:	784b      	ldrb	r3, [r1, #1]
    2676:	2b00      	cmp	r3, #0
    2678:	d002      	beq.n	2680 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    267a:	2380      	movs	r3, #128	; 0x80
    267c:	02db      	lsls	r3, r3, #11
    267e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2680:	7a4b      	ldrb	r3, [r1, #9]
    2682:	2b00      	cmp	r3, #0
    2684:	d002      	beq.n	268c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2686:	2380      	movs	r3, #128	; 0x80
    2688:	031b      	lsls	r3, r3, #12
    268a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    268c:	684c      	ldr	r4, [r1, #4]
    268e:	2c01      	cmp	r4, #1
    2690:	d917      	bls.n	26c2 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2692:	1e63      	subs	r3, r4, #1
    2694:	421c      	tst	r4, r3
    2696:	d10f      	bne.n	26b8 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2698:	2c02      	cmp	r4, #2
    269a:	d906      	bls.n	26aa <system_gclk_gen_set_config+0x42>
    269c:	2302      	movs	r3, #2
    269e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    26a0:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    26a2:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    26a4:	429c      	cmp	r4, r3
    26a6:	d8fb      	bhi.n	26a0 <system_gclk_gen_set_config+0x38>
    26a8:	e000      	b.n	26ac <system_gclk_gen_set_config+0x44>
    26aa:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    26ac:	0217      	lsls	r7, r2, #8
    26ae:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    26b0:	2380      	movs	r3, #128	; 0x80
    26b2:	035b      	lsls	r3, r3, #13
    26b4:	431d      	orrs	r5, r3
    26b6:	e004      	b.n	26c2 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    26b8:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    26ba:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    26bc:	2380      	movs	r3, #128	; 0x80
    26be:	029b      	lsls	r3, r3, #10
    26c0:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    26c2:	7a0b      	ldrb	r3, [r1, #8]
    26c4:	2b00      	cmp	r3, #0
    26c6:	d002      	beq.n	26ce <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    26c8:	2380      	movs	r3, #128	; 0x80
    26ca:	039b      	lsls	r3, r3, #14
    26cc:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    26ce:	4a0f      	ldr	r2, [pc, #60]	; (270c <system_gclk_gen_set_config+0xa4>)
    26d0:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    26d2:	b25b      	sxtb	r3, r3
    26d4:	2b00      	cmp	r3, #0
    26d6:	dbfb      	blt.n	26d0 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    26d8:	4b0d      	ldr	r3, [pc, #52]	; (2710 <system_gclk_gen_set_config+0xa8>)
    26da:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    26dc:	4b0d      	ldr	r3, [pc, #52]	; (2714 <system_gclk_gen_set_config+0xac>)
    26de:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    26e0:	4a0a      	ldr	r2, [pc, #40]	; (270c <system_gclk_gen_set_config+0xa4>)
    26e2:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    26e4:	b25b      	sxtb	r3, r3
    26e6:	2b00      	cmp	r3, #0
    26e8:	dbfb      	blt.n	26e2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    26ea:	4b08      	ldr	r3, [pc, #32]	; (270c <system_gclk_gen_set_config+0xa4>)
    26ec:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    26ee:	1c1a      	adds	r2, r3, #0
    26f0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    26f2:	b25b      	sxtb	r3, r3
    26f4:	2b00      	cmp	r3, #0
    26f6:	dbfb      	blt.n	26f0 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    26f8:	4b04      	ldr	r3, [pc, #16]	; (270c <system_gclk_gen_set_config+0xa4>)
    26fa:	6859      	ldr	r1, [r3, #4]
    26fc:	2280      	movs	r2, #128	; 0x80
    26fe:	0252      	lsls	r2, r2, #9
    2700:	400a      	ands	r2, r1
    2702:	4315      	orrs	r5, r2
    2704:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2706:	4b04      	ldr	r3, [pc, #16]	; (2718 <system_gclk_gen_set_config+0xb0>)
    2708:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    270a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    270c:	40000c00 	.word	0x40000c00
    2710:	000022b5 	.word	0x000022b5
    2714:	40000c08 	.word	0x40000c08
    2718:	000022f5 	.word	0x000022f5

0000271c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    271c:	b510      	push	{r4, lr}
    271e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2720:	4a0b      	ldr	r2, [pc, #44]	; (2750 <system_gclk_gen_enable+0x34>)
    2722:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2724:	b25b      	sxtb	r3, r3
    2726:	2b00      	cmp	r3, #0
    2728:	dbfb      	blt.n	2722 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    272a:	4b0a      	ldr	r3, [pc, #40]	; (2754 <system_gclk_gen_enable+0x38>)
    272c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    272e:	4b0a      	ldr	r3, [pc, #40]	; (2758 <system_gclk_gen_enable+0x3c>)
    2730:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2732:	4a07      	ldr	r2, [pc, #28]	; (2750 <system_gclk_gen_enable+0x34>)
    2734:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    2736:	b25b      	sxtb	r3, r3
    2738:	2b00      	cmp	r3, #0
    273a:	dbfb      	blt.n	2734 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    273c:	4b04      	ldr	r3, [pc, #16]	; (2750 <system_gclk_gen_enable+0x34>)
    273e:	6859      	ldr	r1, [r3, #4]
    2740:	2280      	movs	r2, #128	; 0x80
    2742:	0252      	lsls	r2, r2, #9
    2744:	430a      	orrs	r2, r1
    2746:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2748:	4b04      	ldr	r3, [pc, #16]	; (275c <system_gclk_gen_enable+0x40>)
    274a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    274c:	bd10      	pop	{r4, pc}
    274e:	46c0      	nop			; (mov r8, r8)
    2750:	40000c00 	.word	0x40000c00
    2754:	000022b5 	.word	0x000022b5
    2758:	40000c04 	.word	0x40000c04
    275c:	000022f5 	.word	0x000022f5

00002760 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2760:	b570      	push	{r4, r5, r6, lr}
    2762:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2764:	4a1a      	ldr	r2, [pc, #104]	; (27d0 <system_gclk_gen_get_hz+0x70>)
    2766:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    2768:	b25b      	sxtb	r3, r3
    276a:	2b00      	cmp	r3, #0
    276c:	dbfb      	blt.n	2766 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    276e:	4b19      	ldr	r3, [pc, #100]	; (27d4 <system_gclk_gen_get_hz+0x74>)
    2770:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2772:	4b19      	ldr	r3, [pc, #100]	; (27d8 <system_gclk_gen_get_hz+0x78>)
    2774:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2776:	4a16      	ldr	r2, [pc, #88]	; (27d0 <system_gclk_gen_get_hz+0x70>)
    2778:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    277a:	b25b      	sxtb	r3, r3
    277c:	2b00      	cmp	r3, #0
    277e:	dbfb      	blt.n	2778 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2780:	4e13      	ldr	r6, [pc, #76]	; (27d0 <system_gclk_gen_get_hz+0x70>)
    2782:	6870      	ldr	r0, [r6, #4]
    2784:	04c0      	lsls	r0, r0, #19
    2786:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2788:	4b14      	ldr	r3, [pc, #80]	; (27dc <system_gclk_gen_get_hz+0x7c>)
    278a:	4798      	blx	r3
    278c:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    278e:	4b12      	ldr	r3, [pc, #72]	; (27d8 <system_gclk_gen_get_hz+0x78>)
    2790:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2792:	6876      	ldr	r6, [r6, #4]
    2794:	02f6      	lsls	r6, r6, #11
    2796:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2798:	4b11      	ldr	r3, [pc, #68]	; (27e0 <system_gclk_gen_get_hz+0x80>)
    279a:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    279c:	4a0c      	ldr	r2, [pc, #48]	; (27d0 <system_gclk_gen_get_hz+0x70>)
    279e:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    27a0:	b25b      	sxtb	r3, r3
    27a2:	2b00      	cmp	r3, #0
    27a4:	dbfb      	blt.n	279e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    27a6:	4b0a      	ldr	r3, [pc, #40]	; (27d0 <system_gclk_gen_get_hz+0x70>)
    27a8:	689c      	ldr	r4, [r3, #8]
    27aa:	0a24      	lsrs	r4, r4, #8
    27ac:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    27ae:	4b0d      	ldr	r3, [pc, #52]	; (27e4 <system_gclk_gen_get_hz+0x84>)
    27b0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    27b2:	2e00      	cmp	r6, #0
    27b4:	d107      	bne.n	27c6 <system_gclk_gen_get_hz+0x66>
    27b6:	2c01      	cmp	r4, #1
    27b8:	d907      	bls.n	27ca <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    27ba:	1c28      	adds	r0, r5, #0
    27bc:	1c21      	adds	r1, r4, #0
    27be:	4b0a      	ldr	r3, [pc, #40]	; (27e8 <system_gclk_gen_get_hz+0x88>)
    27c0:	4798      	blx	r3
    27c2:	1c05      	adds	r5, r0, #0
    27c4:	e001      	b.n	27ca <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    27c6:	3401      	adds	r4, #1
    27c8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    27ca:	1c28      	adds	r0, r5, #0
    27cc:	bd70      	pop	{r4, r5, r6, pc}
    27ce:	46c0      	nop			; (mov r8, r8)
    27d0:	40000c00 	.word	0x40000c00
    27d4:	000022b5 	.word	0x000022b5
    27d8:	40000c04 	.word	0x40000c04
    27dc:	00002325 	.word	0x00002325
    27e0:	40000c08 	.word	0x40000c08
    27e4:	000022f5 	.word	0x000022f5
    27e8:	0000554d 	.word	0x0000554d

000027ec <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    27ec:	b510      	push	{r4, lr}
    27ee:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    27f0:	4b06      	ldr	r3, [pc, #24]	; (280c <system_gclk_chan_enable+0x20>)
    27f2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    27f4:	4b06      	ldr	r3, [pc, #24]	; (2810 <system_gclk_chan_enable+0x24>)
    27f6:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    27f8:	4b06      	ldr	r3, [pc, #24]	; (2814 <system_gclk_chan_enable+0x28>)
    27fa:	8859      	ldrh	r1, [r3, #2]
    27fc:	2280      	movs	r2, #128	; 0x80
    27fe:	01d2      	lsls	r2, r2, #7
    2800:	430a      	orrs	r2, r1
    2802:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    2804:	4b04      	ldr	r3, [pc, #16]	; (2818 <system_gclk_chan_enable+0x2c>)
    2806:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2808:	bd10      	pop	{r4, pc}
    280a:	46c0      	nop			; (mov r8, r8)
    280c:	000022b5 	.word	0x000022b5
    2810:	40000c02 	.word	0x40000c02
    2814:	40000c00 	.word	0x40000c00
    2818:	000022f5 	.word	0x000022f5

0000281c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    281c:	b510      	push	{r4, lr}
    281e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2820:	4b0f      	ldr	r3, [pc, #60]	; (2860 <system_gclk_chan_disable+0x44>)
    2822:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2824:	4b0f      	ldr	r3, [pc, #60]	; (2864 <system_gclk_chan_disable+0x48>)
    2826:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    2828:	4b0f      	ldr	r3, [pc, #60]	; (2868 <system_gclk_chan_disable+0x4c>)
    282a:	8858      	ldrh	r0, [r3, #2]
    282c:	0500      	lsls	r0, r0, #20
    282e:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2830:	8859      	ldrh	r1, [r3, #2]
    2832:	4a0e      	ldr	r2, [pc, #56]	; (286c <system_gclk_chan_disable+0x50>)
    2834:	400a      	ands	r2, r1
    2836:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    2838:	8859      	ldrh	r1, [r3, #2]
    283a:	4a0d      	ldr	r2, [pc, #52]	; (2870 <system_gclk_chan_disable+0x54>)
    283c:	400a      	ands	r2, r1
    283e:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2840:	1c19      	adds	r1, r3, #0
    2842:	2280      	movs	r2, #128	; 0x80
    2844:	01d2      	lsls	r2, r2, #7
    2846:	884b      	ldrh	r3, [r1, #2]
    2848:	4213      	tst	r3, r2
    284a:	d1fc      	bne.n	2846 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    284c:	4b06      	ldr	r3, [pc, #24]	; (2868 <system_gclk_chan_disable+0x4c>)
    284e:	0201      	lsls	r1, r0, #8
    2850:	8858      	ldrh	r0, [r3, #2]
    2852:	4a06      	ldr	r2, [pc, #24]	; (286c <system_gclk_chan_disable+0x50>)
    2854:	4002      	ands	r2, r0
    2856:	430a      	orrs	r2, r1
    2858:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    285a:	4b06      	ldr	r3, [pc, #24]	; (2874 <system_gclk_chan_disable+0x58>)
    285c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    285e:	bd10      	pop	{r4, pc}
    2860:	000022b5 	.word	0x000022b5
    2864:	40000c02 	.word	0x40000c02
    2868:	40000c00 	.word	0x40000c00
    286c:	fffff0ff 	.word	0xfffff0ff
    2870:	ffffbfff 	.word	0xffffbfff
    2874:	000022f5 	.word	0x000022f5

00002878 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    2878:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    287a:	780c      	ldrb	r4, [r1, #0]
    287c:	0224      	lsls	r4, r4, #8
    287e:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    2880:	4b02      	ldr	r3, [pc, #8]	; (288c <system_gclk_chan_set_config+0x14>)
    2882:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2884:	b2a4      	uxth	r4, r4
    2886:	4b02      	ldr	r3, [pc, #8]	; (2890 <system_gclk_chan_set_config+0x18>)
    2888:	805c      	strh	r4, [r3, #2]
}
    288a:	bd10      	pop	{r4, pc}
    288c:	0000281d 	.word	0x0000281d
    2890:	40000c00 	.word	0x40000c00

00002894 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2894:	b510      	push	{r4, lr}
    2896:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    2898:	4b06      	ldr	r3, [pc, #24]	; (28b4 <system_gclk_chan_get_hz+0x20>)
    289a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    289c:	4b06      	ldr	r3, [pc, #24]	; (28b8 <system_gclk_chan_get_hz+0x24>)
    289e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    28a0:	4b06      	ldr	r3, [pc, #24]	; (28bc <system_gclk_chan_get_hz+0x28>)
    28a2:	885c      	ldrh	r4, [r3, #2]
    28a4:	0524      	lsls	r4, r4, #20
    28a6:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    28a8:	4b05      	ldr	r3, [pc, #20]	; (28c0 <system_gclk_chan_get_hz+0x2c>)
    28aa:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    28ac:	1c20      	adds	r0, r4, #0
    28ae:	4b05      	ldr	r3, [pc, #20]	; (28c4 <system_gclk_chan_get_hz+0x30>)
    28b0:	4798      	blx	r3
}
    28b2:	bd10      	pop	{r4, pc}
    28b4:	000022b5 	.word	0x000022b5
    28b8:	40000c02 	.word	0x40000c02
    28bc:	40000c00 	.word	0x40000c00
    28c0:	000022f5 	.word	0x000022f5
    28c4:	00002761 	.word	0x00002761

000028c8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    28c8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    28ca:	78d3      	ldrb	r3, [r2, #3]
    28cc:	2b00      	cmp	r3, #0
    28ce:	d11e      	bne.n	290e <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    28d0:	7813      	ldrb	r3, [r2, #0]
    28d2:	2b80      	cmp	r3, #128	; 0x80
    28d4:	d004      	beq.n	28e0 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    28d6:	061b      	lsls	r3, r3, #24
    28d8:	2480      	movs	r4, #128	; 0x80
    28da:	0264      	lsls	r4, r4, #9
    28dc:	4323      	orrs	r3, r4
    28de:	e000      	b.n	28e2 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    28e0:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    28e2:	7854      	ldrb	r4, [r2, #1]
    28e4:	2502      	movs	r5, #2
    28e6:	43ac      	bics	r4, r5
    28e8:	d10a      	bne.n	2900 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    28ea:	7894      	ldrb	r4, [r2, #2]
    28ec:	2c00      	cmp	r4, #0
    28ee:	d103      	bne.n	28f8 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    28f0:	2480      	movs	r4, #128	; 0x80
    28f2:	02a4      	lsls	r4, r4, #10
    28f4:	4323      	orrs	r3, r4
    28f6:	e002      	b.n	28fe <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    28f8:	24c0      	movs	r4, #192	; 0xc0
    28fa:	02e4      	lsls	r4, r4, #11
    28fc:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    28fe:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2900:	7854      	ldrb	r4, [r2, #1]
    2902:	3c01      	subs	r4, #1
    2904:	2c01      	cmp	r4, #1
    2906:	d804      	bhi.n	2912 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2908:	4c11      	ldr	r4, [pc, #68]	; (2950 <_system_pinmux_config+0x88>)
    290a:	4023      	ands	r3, r4
    290c:	e001      	b.n	2912 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    290e:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    2910:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2912:	040d      	lsls	r5, r1, #16
    2914:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2916:	24a0      	movs	r4, #160	; 0xa0
    2918:	05e4      	lsls	r4, r4, #23
    291a:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    291c:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    291e:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2920:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2922:	24d0      	movs	r4, #208	; 0xd0
    2924:	0624      	lsls	r4, r4, #24
    2926:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2928:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    292a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    292c:	78d4      	ldrb	r4, [r2, #3]
    292e:	2c00      	cmp	r4, #0
    2930:	d10c      	bne.n	294c <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2932:	035c      	lsls	r4, r3, #13
    2934:	d505      	bpl.n	2942 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    2936:	7893      	ldrb	r3, [r2, #2]
    2938:	2b01      	cmp	r3, #1
    293a:	d101      	bne.n	2940 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    293c:	6181      	str	r1, [r0, #24]
    293e:	e000      	b.n	2942 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    2940:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2942:	7853      	ldrb	r3, [r2, #1]
    2944:	3b01      	subs	r3, #1
    2946:	2b01      	cmp	r3, #1
    2948:	d800      	bhi.n	294c <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    294a:	6081      	str	r1, [r0, #8]
		}
	}
}
    294c:	bd30      	pop	{r4, r5, pc}
    294e:	46c0      	nop			; (mov r8, r8)
    2950:	fffbffff 	.word	0xfffbffff

00002954 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2954:	b508      	push	{r3, lr}
    2956:	1c03      	adds	r3, r0, #0
    2958:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    295a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    295c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    295e:	2900      	cmp	r1, #0
    2960:	d103      	bne.n	296a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2962:	0958      	lsrs	r0, r3, #5
    2964:	01c0      	lsls	r0, r0, #7
    2966:	4904      	ldr	r1, [pc, #16]	; (2978 <system_pinmux_pin_set_config+0x24>)
    2968:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    296a:	211f      	movs	r1, #31
    296c:	400b      	ands	r3, r1
    296e:	2101      	movs	r1, #1
    2970:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    2972:	4b02      	ldr	r3, [pc, #8]	; (297c <system_pinmux_pin_set_config+0x28>)
    2974:	4798      	blx	r3
}
    2976:	bd08      	pop	{r3, pc}
    2978:	41004400 	.word	0x41004400
    297c:	000028c9 	.word	0x000028c9

00002980 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2980:	4770      	bx	lr
    2982:	46c0      	nop			; (mov r8, r8)

00002984 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2984:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    2986:	4b05      	ldr	r3, [pc, #20]	; (299c <system_init+0x18>)
    2988:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    298a:	4b05      	ldr	r3, [pc, #20]	; (29a0 <system_init+0x1c>)
    298c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    298e:	4b05      	ldr	r3, [pc, #20]	; (29a4 <system_init+0x20>)
    2990:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2992:	4b05      	ldr	r3, [pc, #20]	; (29a8 <system_init+0x24>)
    2994:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    2996:	4b05      	ldr	r3, [pc, #20]	; (29ac <system_init+0x28>)
    2998:	4798      	blx	r3
}
    299a:	bd08      	pop	{r3, pc}
    299c:	00002519 	.word	0x00002519
    29a0:	000022b1 	.word	0x000022b1
    29a4:	00002981 	.word	0x00002981
    29a8:	00002981 	.word	0x00002981
    29ac:	00002981 	.word	0x00002981

000029b0 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    29b0:	b570      	push	{r4, r5, r6, lr}
    29b2:	b084      	sub	sp, #16
    29b4:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    29b6:	ab01      	add	r3, sp, #4
    29b8:	4a0a      	ldr	r2, [pc, #40]	; (29e4 <_tc_get_inst_index+0x34>)
    29ba:	ca70      	ldmia	r2!, {r4, r5, r6}
    29bc:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    29be:	9b01      	ldr	r3, [sp, #4]
    29c0:	4283      	cmp	r3, r0
    29c2:	d00a      	beq.n	29da <_tc_get_inst_index+0x2a>
    29c4:	9c02      	ldr	r4, [sp, #8]
    29c6:	4284      	cmp	r4, r0
    29c8:	d005      	beq.n	29d6 <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    29ca:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    29cc:	9d03      	ldr	r5, [sp, #12]
    29ce:	428d      	cmp	r5, r1
    29d0:	d105      	bne.n	29de <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    29d2:	2002      	movs	r0, #2
    29d4:	e002      	b.n	29dc <_tc_get_inst_index+0x2c>
    29d6:	2001      	movs	r0, #1
    29d8:	e000      	b.n	29dc <_tc_get_inst_index+0x2c>
    29da:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    29dc:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    29de:	b004      	add	sp, #16
    29e0:	bd70      	pop	{r4, r5, r6, pc}
    29e2:	46c0      	nop			; (mov r8, r8)
    29e4:	000085ec 	.word	0x000085ec

000029e8 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    29e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    29ea:	464f      	mov	r7, r9
    29ec:	4646      	mov	r6, r8
    29ee:	b4c0      	push	{r6, r7}
    29f0:	b087      	sub	sp, #28
    29f2:	1c04      	adds	r4, r0, #0
    29f4:	1c0d      	adds	r5, r1, #0
    29f6:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    29f8:	1c08      	adds	r0, r1, #0
    29fa:	4b90      	ldr	r3, [pc, #576]	; (2c3c <tc_init+0x254>)
    29fc:	4798      	blx	r3
    29fe:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    2a00:	4f8f      	ldr	r7, [pc, #572]	; (2c40 <tc_init+0x258>)
    2a02:	1c39      	adds	r1, r7, #0
    2a04:	310c      	adds	r1, #12
    2a06:	a805      	add	r0, sp, #20
    2a08:	2203      	movs	r2, #3
    2a0a:	4e8e      	ldr	r6, [pc, #568]	; (2c44 <tc_init+0x25c>)
    2a0c:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    2a0e:	1c39      	adds	r1, r7, #0
    2a10:	3110      	adds	r1, #16
    2a12:	a803      	add	r0, sp, #12
    2a14:	2206      	movs	r2, #6
    2a16:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    2a18:	2300      	movs	r3, #0
    2a1a:	60a3      	str	r3, [r4, #8]
    2a1c:	60e3      	str	r3, [r4, #12]
    2a1e:	6123      	str	r3, [r4, #16]
    2a20:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    2a22:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    2a24:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    2a26:	4648      	mov	r0, r9
    2a28:	0082      	lsls	r2, r0, #2
    2a2a:	4b87      	ldr	r3, [pc, #540]	; (2c48 <tc_init+0x260>)
    2a2c:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    2a2e:	6025      	str	r5, [r4, #0]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2a30:	4641      	mov	r1, r8
    2a32:	788b      	ldrb	r3, [r1, #2]
    2a34:	2b08      	cmp	r3, #8
    2a36:	d104      	bne.n	2a42 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2a38:	2017      	movs	r0, #23

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2a3a:	464a      	mov	r2, r9
    2a3c:	07d2      	lsls	r2, r2, #31
    2a3e:	d400      	bmi.n	2a42 <tc_init+0x5a>
    2a40:	e0f6      	b.n	2c30 <tc_init+0x248>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    2a42:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2a44:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2a46:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2a48:	07d9      	lsls	r1, r3, #31
    2a4a:	d500      	bpl.n	2a4e <tc_init+0x66>
    2a4c:	e0f0      	b.n	2c30 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2a4e:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    2a50:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2a52:	06da      	lsls	r2, r3, #27
    2a54:	d500      	bpl.n	2a58 <tc_init+0x70>
    2a56:	e0eb      	b.n	2c30 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    2a58:	882b      	ldrh	r3, [r5, #0]
    2a5a:	0799      	lsls	r1, r3, #30
    2a5c:	d500      	bpl.n	2a60 <tc_init+0x78>
    2a5e:	e0e7      	b.n	2c30 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    2a60:	4642      	mov	r2, r8
    2a62:	7c13      	ldrb	r3, [r2, #16]
    2a64:	2b00      	cmp	r3, #0
    2a66:	d00c      	beq.n	2a82 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2a68:	a902      	add	r1, sp, #8
    2a6a:	2301      	movs	r3, #1
    2a6c:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2a6e:	2200      	movs	r2, #0
    2a70:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    2a72:	4640      	mov	r0, r8
    2a74:	6980      	ldr	r0, [r0, #24]
    2a76:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2a78:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2a7a:	4642      	mov	r2, r8
    2a7c:	7d10      	ldrb	r0, [r2, #20]
    2a7e:	4b73      	ldr	r3, [pc, #460]	; (2c4c <tc_init+0x264>)
    2a80:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    2a82:	4640      	mov	r0, r8
    2a84:	7f03      	ldrb	r3, [r0, #28]
    2a86:	2b00      	cmp	r3, #0
    2a88:	d00b      	beq.n	2aa2 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2a8a:	a902      	add	r1, sp, #8
    2a8c:	2301      	movs	r3, #1
    2a8e:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    2a90:	2200      	movs	r2, #0
    2a92:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    2a94:	6a42      	ldr	r2, [r0, #36]	; 0x24
    2a96:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    2a98:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    2a9a:	6a03      	ldr	r3, [r0, #32]
    2a9c:	b2d8      	uxtb	r0, r3
    2a9e:	4b6b      	ldr	r3, [pc, #428]	; (2c4c <tc_init+0x264>)
    2aa0:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    2aa2:	4b6b      	ldr	r3, [pc, #428]	; (2c50 <tc_init+0x268>)
    2aa4:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    2aa6:	4648      	mov	r0, r9
    2aa8:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2aaa:	a803      	add	r0, sp, #12
    2aac:	5a12      	ldrh	r2, [r2, r0]
    2aae:	430a      	orrs	r2, r1
    2ab0:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    2ab2:	4641      	mov	r1, r8
    2ab4:	788b      	ldrb	r3, [r1, #2]
    2ab6:	2b08      	cmp	r3, #8
    2ab8:	d108      	bne.n	2acc <tc_init+0xe4>
    2aba:	4b65      	ldr	r3, [pc, #404]	; (2c50 <tc_init+0x268>)
    2abc:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    2abe:	4648      	mov	r0, r9
    2ac0:	3001      	adds	r0, #1
    2ac2:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32 bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    2ac4:	a903      	add	r1, sp, #12
    2ac6:	5a41      	ldrh	r1, [r0, r1]
    2ac8:	430a      	orrs	r2, r1
    2aca:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    2acc:	a901      	add	r1, sp, #4
    2ace:	4642      	mov	r2, r8
    2ad0:	7813      	ldrb	r3, [r2, #0]
    2ad2:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2ad4:	ab05      	add	r3, sp, #20
    2ad6:	4648      	mov	r0, r9
    2ad8:	5c1e      	ldrb	r6, [r3, r0]
    2ada:	1c30      	adds	r0, r6, #0
    2adc:	4b5d      	ldr	r3, [pc, #372]	; (2c54 <tc_init+0x26c>)
    2ade:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2ae0:	1c30      	adds	r0, r6, #0
    2ae2:	4b5d      	ldr	r3, [pc, #372]	; (2c58 <tc_init+0x270>)
    2ae4:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    2ae6:	4641      	mov	r1, r8
    2ae8:	8888      	ldrh	r0, [r1, #4]
    2aea:	890b      	ldrh	r3, [r1, #8]
    2aec:	4303      	orrs	r3, r0
    2aee:	7988      	ldrb	r0, [r1, #6]
    2af0:	788a      	ldrb	r2, [r1, #2]
    2af2:	4310      	orrs	r0, r2
    2af4:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    2af6:	784b      	ldrb	r3, [r1, #1]
    2af8:	2b00      	cmp	r3, #0
    2afa:	d002      	beq.n	2b02 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    2afc:	2380      	movs	r3, #128	; 0x80
    2afe:	011b      	lsls	r3, r3, #4
    2b00:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b02:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b04:	227f      	movs	r2, #127	; 0x7f
    2b06:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2b08:	4393      	bics	r3, r2
    2b0a:	d1fc      	bne.n	2b06 <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    2b0c:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    2b0e:	4642      	mov	r2, r8
    2b10:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    2b12:	1e43      	subs	r3, r0, #1
    2b14:	4198      	sbcs	r0, r3
    2b16:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    2b18:	7b93      	ldrb	r3, [r2, #14]
    2b1a:	2b00      	cmp	r3, #0
    2b1c:	d001      	beq.n	2b22 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2b1e:	2301      	movs	r3, #1
    2b20:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b22:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b24:	227f      	movs	r2, #127	; 0x7f
    2b26:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    2b28:	4393      	bics	r3, r2
    2b2a:	d1fc      	bne.n	2b26 <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    2b2c:	23ff      	movs	r3, #255	; 0xff
    2b2e:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    2b30:	2800      	cmp	r0, #0
    2b32:	d005      	beq.n	2b40 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b34:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b36:	227f      	movs	r2, #127	; 0x7f
    2b38:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    2b3a:	4393      	bics	r3, r2
    2b3c:	d1fc      	bne.n	2b38 <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    2b3e:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    2b40:	4643      	mov	r3, r8
    2b42:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    2b44:	7adb      	ldrb	r3, [r3, #11]
    2b46:	2b00      	cmp	r3, #0
    2b48:	d001      	beq.n	2b4e <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2b4a:	2310      	movs	r3, #16
    2b4c:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    2b4e:	4641      	mov	r1, r8
    2b50:	7b0b      	ldrb	r3, [r1, #12]
    2b52:	2b00      	cmp	r3, #0
    2b54:	d001      	beq.n	2b5a <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    2b56:	2320      	movs	r3, #32
    2b58:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b5a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b5c:	227f      	movs	r2, #127	; 0x7f
    2b5e:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2b60:	4393      	bics	r3, r2
    2b62:	d1fc      	bne.n	2b5e <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    2b64:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b66:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b68:	217f      	movs	r1, #127	; 0x7f
    2b6a:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    2b6c:	438b      	bics	r3, r1
    2b6e:	d1fc      	bne.n	2b6a <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    2b70:	7923      	ldrb	r3, [r4, #4]
    2b72:	2b04      	cmp	r3, #4
    2b74:	d005      	beq.n	2b82 <tc_init+0x19a>
    2b76:	2b08      	cmp	r3, #8
    2b78:	d041      	beq.n	2bfe <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    2b7a:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    2b7c:	2b00      	cmp	r3, #0
    2b7e:	d157      	bne.n	2c30 <tc_init+0x248>
    2b80:	e024      	b.n	2bcc <tc_init+0x1e4>
    2b82:	217f      	movs	r1, #127	; 0x7f
    2b84:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    2b86:	438b      	bics	r3, r1
    2b88:	d1fc      	bne.n	2b84 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    2b8a:	2328      	movs	r3, #40	; 0x28
    2b8c:	4642      	mov	r2, r8
    2b8e:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    2b90:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2b92:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2b94:	227f      	movs	r2, #127	; 0x7f
    2b96:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    2b98:	4393      	bics	r3, r2
    2b9a:	d1fc      	bne.n	2b96 <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    2b9c:	2329      	movs	r3, #41	; 0x29
    2b9e:	4640      	mov	r0, r8
    2ba0:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    2ba2:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2ba4:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2ba6:	227f      	movs	r2, #127	; 0x7f
    2ba8:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    2baa:	4393      	bics	r3, r2
    2bac:	d1fc      	bne.n	2ba8 <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    2bae:	232a      	movs	r3, #42	; 0x2a
    2bb0:	4641      	mov	r1, r8
    2bb2:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    2bb4:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bb6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bb8:	227f      	movs	r2, #127	; 0x7f
    2bba:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2bbc:	4393      	bics	r3, r2
    2bbe:	d1fc      	bne.n	2bba <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    2bc0:	232b      	movs	r3, #43	; 0x2b
    2bc2:	4642      	mov	r2, r8
    2bc4:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    2bc6:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    2bc8:	2000      	movs	r0, #0
    2bca:	e031      	b.n	2c30 <tc_init+0x248>
    2bcc:	217f      	movs	r1, #127	; 0x7f
    2bce:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    2bd0:	438b      	bics	r3, r1
    2bd2:	d1fc      	bne.n	2bce <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    2bd4:	4640      	mov	r0, r8
    2bd6:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    2bd8:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bda:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bdc:	227f      	movs	r2, #127	; 0x7f
    2bde:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    2be0:	4393      	bics	r3, r2
    2be2:	d1fc      	bne.n	2bde <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    2be4:	4641      	mov	r1, r8
    2be6:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    2be8:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2bea:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2bec:	227f      	movs	r2, #127	; 0x7f
    2bee:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2bf0:	4393      	bics	r3, r2
    2bf2:	d1fc      	bne.n	2bee <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    2bf4:	4642      	mov	r2, r8
    2bf6:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    2bf8:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    2bfa:	2000      	movs	r0, #0
    2bfc:	e018      	b.n	2c30 <tc_init+0x248>
    2bfe:	217f      	movs	r1, #127	; 0x7f
    2c00:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    2c02:	438b      	bics	r3, r1
    2c04:	d1fc      	bne.n	2c00 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    2c06:	4643      	mov	r3, r8
    2c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2c0a:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2c0c:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2c0e:	227f      	movs	r2, #127	; 0x7f
    2c10:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
    2c12:	4393      	bics	r3, r2
    2c14:	d1fc      	bne.n	2c10 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    2c16:	4640      	mov	r0, r8
    2c18:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    2c1a:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2c1c:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    2c1e:	227f      	movs	r2, #127	; 0x7f
    2c20:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    2c22:	4393      	bics	r3, r2
    2c24:	d1fc      	bne.n	2c20 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    2c26:	4641      	mov	r1, r8
    2c28:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    2c2a:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    2c2c:	2000      	movs	r0, #0
    2c2e:	e7ff      	b.n	2c30 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    2c30:	b007      	add	sp, #28
    2c32:	bc0c      	pop	{r2, r3}
    2c34:	4690      	mov	r8, r2
    2c36:	4699      	mov	r9, r3
    2c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c3a:	46c0      	nop			; (mov r8, r8)
    2c3c:	000029b1 	.word	0x000029b1
    2c40:	000085ec 	.word	0x000085ec
    2c44:	00003ad9 	.word	0x00003ad9
    2c48:	20000b20 	.word	0x20000b20
    2c4c:	00002955 	.word	0x00002955
    2c50:	40000400 	.word	0x40000400
    2c54:	00002879 	.word	0x00002879
    2c58:	000027ed 	.word	0x000027ed

00002c5c <tc_set_top_value>:
 *                                module instance is invalid.
 */
enum status_code tc_set_top_value (
		const struct tc_module *const module_inst,
		const uint32_t top_value)
{
    2c5c:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(top_value);

	Tc *const tc_module = module_inst->hw;
    2c5e:	6802      	ldr	r2, [r0, #0]
    2c60:	247f      	movs	r4, #127	; 0x7f
    2c62:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    2c64:	43a3      	bics	r3, r4
    2c66:	d1fc      	bne.n	2c62 <tc_set_top_value+0x6>
		/* Wait for sync */
	}

	switch (module_inst->counter_size) {
    2c68:	7903      	ldrb	r3, [r0, #4]
    2c6a:	2b04      	cmp	r3, #4
    2c6c:	d005      	beq.n	2c7a <tc_set_top_value+0x1e>
    2c6e:	2b08      	cmp	r3, #8
    2c70:	d00b      	beq.n	2c8a <tc_set_top_value+0x2e>
			tc_module->COUNT32.CC[0].reg = (uint32_t)top_value;
			return STATUS_OK;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    2c72:	2017      	movs	r0, #23

	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	switch (module_inst->counter_size) {
    2c74:	2b00      	cmp	r3, #0
    2c76:	d10b      	bne.n	2c90 <tc_set_top_value+0x34>
    2c78:	e003      	b.n	2c82 <tc_set_top_value+0x26>
		case TC_COUNTER_SIZE_8BIT:
			tc_module->COUNT8.PER.reg    = (uint8_t)top_value;
    2c7a:	b2c9      	uxtb	r1, r1
    2c7c:	7511      	strb	r1, [r2, #20]
			return STATUS_OK;
    2c7e:	2000      	movs	r0, #0
    2c80:	e006      	b.n	2c90 <tc_set_top_value+0x34>

		case TC_COUNTER_SIZE_16BIT:
			tc_module->COUNT16.CC[0].reg = (uint16_t)top_value;
    2c82:	b289      	uxth	r1, r1
    2c84:	8311      	strh	r1, [r2, #24]
			return STATUS_OK;
    2c86:	2000      	movs	r0, #0
    2c88:	e002      	b.n	2c90 <tc_set_top_value+0x34>

		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.CC[0].reg = (uint32_t)top_value;
    2c8a:	6191      	str	r1, [r2, #24]
			return STATUS_OK;
    2c8c:	2000      	movs	r0, #0
    2c8e:	e7ff      	b.n	2c90 <tc_set_top_value+0x34>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
	}
}
    2c90:	bd10      	pop	{r4, pc}
    2c92:	46c0      	nop			; (mov r8, r8)

00002c94 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2c94:	1c93      	adds	r3, r2, #2
    2c96:	009b      	lsls	r3, r3, #2
    2c98:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    2c9a:	2a02      	cmp	r2, #2
    2c9c:	d104      	bne.n	2ca8 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    2c9e:	7e02      	ldrb	r2, [r0, #24]
    2ca0:	2310      	movs	r3, #16
    2ca2:	4313      	orrs	r3, r2
    2ca4:	7603      	strb	r3, [r0, #24]
    2ca6:	e00c      	b.n	2cc2 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    2ca8:	2a03      	cmp	r2, #3
    2caa:	d104      	bne.n	2cb6 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    2cac:	7e02      	ldrb	r2, [r0, #24]
    2cae:	2320      	movs	r3, #32
    2cb0:	4313      	orrs	r3, r2
    2cb2:	7603      	strb	r3, [r0, #24]
    2cb4:	e005      	b.n	2cc2 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    2cb6:	2301      	movs	r3, #1
    2cb8:	4093      	lsls	r3, r2
    2cba:	1c1a      	adds	r2, r3, #0
    2cbc:	7e03      	ldrb	r3, [r0, #24]
    2cbe:	431a      	orrs	r2, r3
    2cc0:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    2cc2:	2000      	movs	r0, #0
    2cc4:	4770      	bx	lr
    2cc6:	46c0      	nop			; (mov r8, r8)

00002cc8 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    2cc8:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    2cca:	0080      	lsls	r0, r0, #2
    2ccc:	4b14      	ldr	r3, [pc, #80]	; (2d20 <_tc_interrupt_handler+0x58>)
    2cce:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2cd0:	6822      	ldr	r2, [r4, #0]
    2cd2:	7b95      	ldrb	r5, [r2, #14]
    2cd4:	7e23      	ldrb	r3, [r4, #24]
    2cd6:	401d      	ands	r5, r3
    2cd8:	7e63      	ldrb	r3, [r4, #25]
    2cda:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    2cdc:	07eb      	lsls	r3, r5, #31
    2cde:	d505      	bpl.n	2cec <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    2ce0:	1c20      	adds	r0, r4, #0
    2ce2:	68a2      	ldr	r2, [r4, #8]
    2ce4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    2ce6:	2301      	movs	r3, #1
    2ce8:	6822      	ldr	r2, [r4, #0]
    2cea:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    2cec:	07ab      	lsls	r3, r5, #30
    2cee:	d505      	bpl.n	2cfc <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    2cf0:	1c20      	adds	r0, r4, #0
    2cf2:	68e2      	ldr	r2, [r4, #12]
    2cf4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    2cf6:	2302      	movs	r3, #2
    2cf8:	6822      	ldr	r2, [r4, #0]
    2cfa:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    2cfc:	06eb      	lsls	r3, r5, #27
    2cfe:	d505      	bpl.n	2d0c <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    2d00:	1c20      	adds	r0, r4, #0
    2d02:	6922      	ldr	r2, [r4, #16]
    2d04:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    2d06:	2310      	movs	r3, #16
    2d08:	6822      	ldr	r2, [r4, #0]
    2d0a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    2d0c:	06ab      	lsls	r3, r5, #26
    2d0e:	d505      	bpl.n	2d1c <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    2d10:	1c20      	adds	r0, r4, #0
    2d12:	6962      	ldr	r2, [r4, #20]
    2d14:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    2d16:	6823      	ldr	r3, [r4, #0]
    2d18:	2220      	movs	r2, #32
    2d1a:	739a      	strb	r2, [r3, #14]
	}
}
    2d1c:	bd38      	pop	{r3, r4, r5, pc}
    2d1e:	46c0      	nop			; (mov r8, r8)
    2d20:	20000b20 	.word	0x20000b20

00002d24 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    2d24:	b508      	push	{r3, lr}
    2d26:	2000      	movs	r0, #0
    2d28:	4b01      	ldr	r3, [pc, #4]	; (2d30 <TC3_Handler+0xc>)
    2d2a:	4798      	blx	r3
    2d2c:	bd08      	pop	{r3, pc}
    2d2e:	46c0      	nop			; (mov r8, r8)
    2d30:	00002cc9 	.word	0x00002cc9

00002d34 <TC4_Handler>:
    2d34:	b508      	push	{r3, lr}
    2d36:	2001      	movs	r0, #1
    2d38:	4b01      	ldr	r3, [pc, #4]	; (2d40 <TC4_Handler+0xc>)
    2d3a:	4798      	blx	r3
    2d3c:	bd08      	pop	{r3, pc}
    2d3e:	46c0      	nop			; (mov r8, r8)
    2d40:	00002cc9 	.word	0x00002cc9

00002d44 <TC5_Handler>:
    2d44:	b508      	push	{r3, lr}
    2d46:	2002      	movs	r0, #2
    2d48:	4b01      	ldr	r3, [pc, #4]	; (2d50 <TC5_Handler+0xc>)
    2d4a:	4798      	blx	r3
    2d4c:	bd08      	pop	{r3, pc}
    2d4e:	46c0      	nop			; (mov r8, r8)
    2d50:	00002cc9 	.word	0x00002cc9

00002d54 <_eeprom_emulator_update_page_mapping>:

/**
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
    2d54:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    2d56:	4b25      	ldr	r3, [pc, #148]	; (2dec <_eeprom_emulator_update_page_mapping+0x98>)
    2d58:	8918      	ldrh	r0, [r3, #8]
    2d5a:	2800      	cmp	r0, #0
    2d5c:	d03a      	beq.n	2dd4 <_eeprom_emulator_update_page_mapping+0x80>
		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
    2d5e:	7a9f      	ldrb	r7, [r3, #10]
    2d60:	685a      	ldr	r2, [r3, #4]
    2d62:	2300      	movs	r3, #0
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    2d64:	1e45      	subs	r5, r0, #1
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    2d66:	4e21      	ldr	r6, [pc, #132]	; (2dec <_eeprom_emulator_update_page_mapping+0x98>)
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
		if (c == EEPROM_MASTER_PAGE_NUMBER) {
    2d68:	42ab      	cmp	r3, r5
    2d6a:	d006      	beq.n	2d7a <_eeprom_emulator_update_page_mapping+0x26>
			continue;
		}

		/* Read in the logical page stored in the current physical page */
		uint16_t logical_page = _eeprom_instance.flash[c].header.logical_page;
    2d6c:	7811      	ldrb	r1, [r2, #0]

		/* If the logical page number is valid, add it to the mapping */
		if ((logical_page != EEPROM_INVALID_PAGE_NUMBER) &&
    2d6e:	29ff      	cmp	r1, #255	; 0xff
    2d70:	d003      	beq.n	2d7a <_eeprom_emulator_update_page_mapping+0x26>
    2d72:	42b9      	cmp	r1, r7
    2d74:	d201      	bcs.n	2d7a <_eeprom_emulator_update_page_mapping+0x26>
				(logical_page < _eeprom_instance.logical_pages)) {
			_eeprom_instance.page_map[logical_page] = c;
    2d76:	1871      	adds	r1, r6, r1
    2d78:	72cb      	strb	r3, [r1, #11]
    2d7a:	3301      	adds	r3, #1
    2d7c:	3240      	adds	r2, #64	; 0x40
 * \brief Creates a map in SRAM to translate logical EEPROM pages to physical FLASH pages
 */
static void _eeprom_emulator_update_page_mapping(void)
{
	/* Scan through all physical pages, to map physical and logical pages */
	for (uint16_t c = 0; c < _eeprom_instance.physical_pages; c++) {
    2d7e:	b299      	uxth	r1, r3
    2d80:	4288      	cmp	r0, r1
    2d82:	d8f1      	bhi.n	2d68 <_eeprom_emulator_update_page_mapping+0x14>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    2d84:	213f      	movs	r1, #63	; 0x3f
    2d86:	2387      	movs	r3, #135	; 0x87
    2d88:	4a18      	ldr	r2, [pc, #96]	; (2dec <_eeprom_emulator_update_page_mapping+0x98>)
    2d8a:	54d1      	strb	r1, [r2, r3]

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    2d8c:	0886      	lsrs	r6, r0, #2
    2d8e:	d02c      	beq.n	2dea <_eeprom_emulator_update_page_mapping+0x96>

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    2d90:	6854      	ldr	r4, [r2, #4]
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    2d92:	2100      	movs	r1, #0

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    2d94:	2300      	movs	r3, #0
    2d96:	2501      	movs	r5, #1

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    2d98:	3801      	subs	r0, #1
    2d9a:	2700      	movs	r7, #0
    2d9c:	46ac      	mov	ip, r5
    2d9e:	e001      	b.n	2da4 <_eeprom_emulator_update_page_mapping+0x50>
    2da0:	1c3b      	adds	r3, r7, #0
    2da2:	4665      	mov	r5, ip
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
			uint16_t physical_page = (c * NVMCTRL_ROW_PAGES) + c2;
    2da4:	008a      	lsls	r2, r1, #2
    2da6:	189a      	adds	r2, r3, r2
    2da8:	b292      	uxth	r2, r2

			if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    2daa:	4282      	cmp	r2, r0
    2dac:	d003      	beq.n	2db6 <_eeprom_emulator_update_page_mapping+0x62>
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
    2dae:	0192      	lsls	r2, r2, #6
    2db0:	5d12      	ldrb	r2, [r2, r4]
    2db2:	2aff      	cmp	r2, #255	; 0xff
    2db4:	d113      	bne.n	2dde <_eeprom_emulator_update_page_mapping+0x8a>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    2db6:	3301      	adds	r3, #1
    2db8:	b2db      	uxtb	r3, r3
    2dba:	2b03      	cmp	r3, #3
    2dbc:	d9f2      	bls.n	2da4 <_eeprom_emulator_update_page_mapping+0x50>
				spare_row_found = false;
			}
		}

		/* If we've now found the spare row, store it and abort the search */
		if (spare_row_found == true) {
    2dbe:	2d00      	cmp	r5, #0
    2dc0:	d003      	beq.n	2dca <_eeprom_emulator_update_page_mapping+0x76>
			_eeprom_instance.spare_row = c;
    2dc2:	2387      	movs	r3, #135	; 0x87
    2dc4:	4a09      	ldr	r2, [pc, #36]	; (2dec <_eeprom_emulator_update_page_mapping+0x98>)
    2dc6:	54d1      	strb	r1, [r2, r3]
			break;
    2dc8:	e00f      	b.n	2dea <_eeprom_emulator_update_page_mapping+0x96>
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;

	/* Scan through all physical rows, to find an erased row to use as the
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
    2dca:	3101      	adds	r1, #1
    2dcc:	b289      	uxth	r1, r1
    2dce:	42b1      	cmp	r1, r6
    2dd0:	d3e6      	bcc.n	2da0 <_eeprom_emulator_update_page_mapping+0x4c>
    2dd2:	e00a      	b.n	2dea <_eeprom_emulator_update_page_mapping+0x96>
		}
	}

	/* Use an invalid page number as the spare row until a valid one has been
	 * found */
	_eeprom_instance.spare_row = EEPROM_INVALID_ROW_NUMBER;
    2dd4:	213f      	movs	r1, #63	; 0x3f
    2dd6:	2387      	movs	r3, #135	; 0x87
    2dd8:	4a04      	ldr	r2, [pc, #16]	; (2dec <_eeprom_emulator_update_page_mapping+0x98>)
    2dda:	54d1      	strb	r1, [r2, r3]
    2ddc:	e005      	b.n	2dea <_eeprom_emulator_update_page_mapping+0x96>
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    2dde:	3301      	adds	r3, #1
    2de0:	b2db      	uxtb	r3, r3
				continue;
			}

			if (_eeprom_instance.flash[physical_page].header.logical_page !=
					EEPROM_INVALID_PAGE_NUMBER) {
				spare_row_found = false;
    2de2:	1c3d      	adds	r5, r7, #0
	 * spare */
	for (uint16_t c = 0; c < (_eeprom_instance.physical_pages / NVMCTRL_ROW_PAGES); c++) {
		bool spare_row_found = true;

		/* Look through pages within the row to see if they are all erased */
		for (uint8_t c2 = 0; c2 < NVMCTRL_ROW_PAGES; c2++) {
    2de4:	2b03      	cmp	r3, #3
    2de6:	d9dd      	bls.n	2da4 <_eeprom_emulator_update_page_mapping+0x50>
    2de8:	e7ef      	b.n	2dca <_eeprom_emulator_update_page_mapping+0x76>
		if (spare_row_found == true) {
			_eeprom_instance.spare_row = c;
			break;
		}
	}
}
    2dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2dec:	20000120 	.word	0x20000120

00002df0 <_eeprom_emulator_nvm_read_page>:
 *  \param[out] data           Destination buffer to fill with the read data
 */
static void _eeprom_emulator_nvm_read_page(
		const uint16_t physical_page,
		void* const data)
{
    2df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2df2:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    2df4:	0186      	lsls	r6, r0, #6
    2df6:	4d05      	ldr	r5, [pc, #20]	; (2e0c <_eeprom_emulator_nvm_read_page+0x1c>)
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    2df8:	4c05      	ldr	r4, [pc, #20]	; (2e10 <_eeprom_emulator_nvm_read_page+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    2dfa:	686b      	ldr	r3, [r5, #4]
    2dfc:	1998      	adds	r0, r3, r6
		void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_read_buffer(
    2dfe:	1c39      	adds	r1, r7, #0
    2e00:	2240      	movs	r2, #64	; 0x40
    2e02:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    2e04:	2805      	cmp	r0, #5
    2e06:	d0f8      	beq.n	2dfa <_eeprom_emulator_nvm_read_page+0xa>
}
    2e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2e0a:	46c0      	nop			; (mov r8, r8)
    2e0c:	20000120 	.word	0x20000120
    2e10:	000019a5 	.word	0x000019a5

00002e14 <_eeprom_emulator_nvm_erase_row>:
 *
 *  \param[in] row  Physical row in EEPROM space to erase
 */
static void _eeprom_emulator_nvm_erase_row(
		const uint8_t row)
{
    2e14:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    2e16:	0206      	lsls	r6, r0, #8
    2e18:	4d03      	ldr	r5, [pc, #12]	; (2e28 <_eeprom_emulator_nvm_erase_row+0x14>)
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    2e1a:	4c04      	ldr	r4, [pc, #16]	; (2e2c <_eeprom_emulator_nvm_erase_row+0x18>)
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
    2e1c:	686b      	ldr	r3, [r5, #4]
    2e1e:	1998      	adds	r0, r3, r6
		const uint8_t row)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_erase_row(
    2e20:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[row * NVMCTRL_ROW_PAGES]);
	} while (error_code == STATUS_BUSY);
    2e22:	2805      	cmp	r0, #5
    2e24:	d0fa      	beq.n	2e1c <_eeprom_emulator_nvm_erase_row+0x8>
}
    2e26:	bd70      	pop	{r4, r5, r6, pc}
    2e28:	20000120 	.word	0x20000120
    2e2c:	00001a15 	.word	0x00001a15

00002e30 <_eeprom_emulator_nvm_fill_cache>:
 *  \param[in] data           Data to write to the physical memory page
 */
static void _eeprom_emulator_nvm_fill_cache(
		const uint16_t physical_page,
		const void* const data)
{
    2e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2e32:	1c0f      	adds	r7, r1, #0
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
				(uint32_t)&_eeprom_instance.flash[physical_page],
    2e34:	0186      	lsls	r6, r0, #6
    2e36:	4d05      	ldr	r5, [pc, #20]	; (2e4c <_eeprom_emulator_nvm_fill_cache+0x1c>)
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    2e38:	4c05      	ldr	r4, [pc, #20]	; (2e50 <_eeprom_emulator_nvm_fill_cache+0x20>)
				(uint32_t)&_eeprom_instance.flash[physical_page],
    2e3a:	686b      	ldr	r3, [r5, #4]
    2e3c:	1998      	adds	r0, r3, r6
		const void* const data)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_write_buffer(
    2e3e:	1c39      	adds	r1, r7, #0
    2e40:	2240      	movs	r2, #64	; 0x40
    2e42:	47a0      	blx	r4
				(uint32_t)&_eeprom_instance.flash[physical_page],
				(uint8_t*)data,
				NVMCTRL_PAGE_SIZE);
	} while (error_code == STATUS_BUSY);
    2e44:	2805      	cmp	r0, #5
    2e46:	d0f8      	beq.n	2e3a <_eeprom_emulator_nvm_fill_cache+0xa>
}
    2e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2e4a:	46c0      	nop			; (mov r8, r8)
    2e4c:	20000120 	.word	0x20000120
    2e50:	00001919 	.word	0x00001919

00002e54 <_eeprom_emulator_nvm_commit_cache>:
 *
 *  \param[in] physical_page  Physical page in EEPROM space to commit
 */
static void _eeprom_emulator_nvm_commit_cache(
		const uint16_t physical_page)
{
    2e54:	b570      	push	{r4, r5, r6, lr}
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    2e56:	0186      	lsls	r6, r0, #6
    2e58:	4d04      	ldr	r5, [pc, #16]	; (2e6c <_eeprom_emulator_nvm_commit_cache+0x18>)
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    2e5a:	4c05      	ldr	r4, [pc, #20]	; (2e70 <_eeprom_emulator_nvm_commit_cache+0x1c>)
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
    2e5c:	686b      	ldr	r3, [r5, #4]
    2e5e:	1999      	adds	r1, r3, r6
		const uint16_t physical_page)
{
	enum status_code error_code = STATUS_OK;

	do {
		error_code = nvm_execute_command(
    2e60:	2004      	movs	r0, #4
    2e62:	2200      	movs	r2, #0
    2e64:	47a0      	blx	r4
				NVM_COMMAND_WRITE_PAGE,
				(uint32_t)&_eeprom_instance.flash[physical_page], 0);
	} while (error_code == STATUS_BUSY);
    2e66:	2805      	cmp	r0, #5
    2e68:	d0f8      	beq.n	2e5c <_eeprom_emulator_nvm_commit_cache+0x8>
}
    2e6a:	bd70      	pop	{r4, r5, r6, pc}
    2e6c:	20000120 	.word	0x20000120
    2e70:	00001895 	.word	0x00001895

00002e74 <eeprom_emulator_init>:
 *                                formatted
 * \retval STATUS_ERR_IO          EEPROM data is incompatible with this version
 *                                or scheme of the EEPROM emulator
 */
enum status_code eeprom_emulator_init(void)
{
    2e74:	b530      	push	{r4, r5, lr}
    2e76:	b099      	sub	sp, #100	; 0x64
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    2e78:	ab16      	add	r3, sp, #88	; 0x58
    2e7a:	2200      	movs	r2, #0
    2e7c:	701a      	strb	r2, [r3, #0]
	config->manual_page_write = false;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    2e7e:	492e      	ldr	r1, [pc, #184]	; (2f38 <eeprom_emulator_init+0xc4>)
    2e80:	6849      	ldr	r1, [r1, #4]
    2e82:	06c9      	lsls	r1, r1, #27
    2e84:	0f09      	lsrs	r1, r1, #28
    2e86:	7099      	strb	r1, [r3, #2]
	config->disable_cache     = false;
    2e88:	70da      	strb	r2, [r3, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    2e8a:	711a      	strb	r2, [r3, #4]

	/* Retrieve the NVM controller configuration - enable manual page writing
	 * mode so that the emulator has exclusive control over page writes to
	 * allow for caching */
	nvm_get_config_defaults(&config);
	config.manual_page_write = true;
    2e8c:	2201      	movs	r2, #1
    2e8e:	705a      	strb	r2, [r3, #1]

	/* Apply new NVM configuration */
	do {
		error_code = nvm_set_config(&config);
    2e90:	4c2a      	ldr	r4, [pc, #168]	; (2f3c <eeprom_emulator_init+0xc8>)
    2e92:	a816      	add	r0, sp, #88	; 0x58
    2e94:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    2e96:	2805      	cmp	r0, #5
    2e98:	d0fb      	beq.n	2e92 <eeprom_emulator_init+0x1e>

	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);
    2e9a:	a813      	add	r0, sp, #76	; 0x4c
    2e9c:	4b28      	ldr	r3, [pc, #160]	; (2f40 <eeprom_emulator_init+0xcc>)
    2e9e:	4798      	blx	r3

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    2ea0:	9b14      	ldr	r3, [sp, #80]	; 0x50
		return STATUS_ERR_NO_MEMORY;
    2ea2:	2016      	movs	r0, #22
	/* Get the NVM controller configuration parameters */
	nvm_get_parameters(&parameters);

	/* Ensure the device fuses are configured for at least one master page row,
	 * one user EEPROM data row and one spare row */
	if (parameters.eeprom_number_of_pages < (3 * NVMCTRL_ROW_PAGES)) {
    2ea4:	2b0b      	cmp	r3, #11
    2ea6:	d944      	bls.n	2f32 <eeprom_emulator_init+0xbe>
	/* Configure the EEPROM instance physical and logical number of pages:
	 *  - One row is reserved for the master page
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
    2ea8:	4c26      	ldr	r4, [pc, #152]	; (2f44 <eeprom_emulator_init+0xd0>)
    2eaa:	8123      	strh	r3, [r4, #8]
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;
    2eac:	1c1a      	adds	r2, r3, #0
    2eae:	3a08      	subs	r2, #8
    2eb0:	0852      	lsrs	r2, r2, #1
	 *  - One row is reserved for the spare row
	 *  - Two logical pages can be stored in one physical row
	 */
	_eeprom_instance.physical_pages =
			parameters.eeprom_number_of_pages;
	_eeprom_instance.logical_pages  =
    2eb2:	72a2      	strb	r2, [r4, #10]

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));
    2eb4:	041b      	lsls	r3, r3, #16
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
			(void*)(FLASH_SIZE -
    2eb6:	0a9b      	lsrs	r3, r3, #10
    2eb8:	425b      	negs	r3, r3
    2eba:	2080      	movs	r0, #128	; 0x80
    2ebc:	02c0      	lsls	r0, r0, #11
    2ebe:	181b      	adds	r3, r3, r0
	_eeprom_instance.logical_pages  =
			(parameters.eeprom_number_of_pages - (2 * NVMCTRL_ROW_PAGES)) / 2;

	/* Configure the EEPROM instance starting physical address in FLASH and
	 * pre-compute the index of the first page in FLASH used for EEPROM */
	_eeprom_instance.flash =
    2ec0:	6063      	str	r3, [r4, #4]
			(void*)(FLASH_SIZE -
			((uint32_t)_eeprom_instance.physical_pages * NVMCTRL_PAGE_SIZE));

	/* Clear EEPROM page write cache on initialization */
	_eeprom_instance.cache_active = false;
    2ec2:	2200      	movs	r2, #0
    2ec4:	23c8      	movs	r3, #200	; 0xc8
    2ec6:	54e2      	strb	r2, [r4, r3]

	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();
    2ec8:	4b1f      	ldr	r3, [pc, #124]	; (2f48 <eeprom_emulator_init+0xd4>)
    2eca:	4798      	blx	r3

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    2ecc:	2387      	movs	r3, #135	; 0x87
    2ece:	5ce3      	ldrb	r3, [r4, r3]
		return STATUS_ERR_BAD_FORMAT;
    2ed0:	201a      	movs	r0, #26
	/* Scan physical memory and re-create logical to physical page mapping
	 * table to locate logical pages of EEPROM data in physical FLASH */
	_eeprom_emulator_update_page_mapping();

	/* Could not find spare row - abort as the memory appears to be corrupt */
	if (_eeprom_instance.spare_row == EEPROM_INVALID_ROW_NUMBER) {
    2ed2:	2b3f      	cmp	r3, #63	; 0x3f
    2ed4:	d02d      	beq.n	2f32 <eeprom_emulator_init+0xbe>
 * \retval STATUS_ERR_IO          Master page indicates the data is incompatible
 *                                with this version of the EEPROM emulator
 */
static enum status_code _eeprom_emulator_verify_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    2ed6:	466b      	mov	r3, sp
    2ed8:	4a1c      	ldr	r2, [pc, #112]	; (2f4c <eeprom_emulator_init+0xd8>)
    2eda:	ca31      	ldmia	r2!, {r0, r4, r5}
    2edc:	c331      	stmia	r3!, {r0, r4, r5}
	struct _eeprom_master_page master_page;

	/* Copy the master page to the RAM buffer so that it can be inspected */
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    2ede:	4b19      	ldr	r3, [pc, #100]	; (2f44 <eeprom_emulator_init+0xd0>)
    2ee0:	8918      	ldrh	r0, [r3, #8]
    2ee2:	3801      	subs	r0, #1
    2ee4:	b280      	uxth	r0, r0
    2ee6:	a903      	add	r1, sp, #12
    2ee8:	4b19      	ldr	r3, [pc, #100]	; (2f50 <eeprom_emulator_init+0xdc>)
    2eea:	4798      	blx	r3

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
    2eec:	9a03      	ldr	r2, [sp, #12]
    2eee:	9b00      	ldr	r3, [sp, #0]
    2ef0:	429a      	cmp	r2, r3
    2ef2:	d119      	bne.n	2f28 <eeprom_emulator_init+0xb4>
    2ef4:	9c04      	ldr	r4, [sp, #16]
    2ef6:	9d01      	ldr	r5, [sp, #4]
    2ef8:	42ac      	cmp	r4, r5
    2efa:	d117      	bne.n	2f2c <eeprom_emulator_init+0xb8>
    2efc:	9805      	ldr	r0, [sp, #20]
    2efe:	9a02      	ldr	r2, [sp, #8]
    2f00:	4290      	cmp	r0, r2
    2f02:	d115      	bne.n	2f30 <eeprom_emulator_init+0xbc>
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    2f04:	ab03      	add	r3, sp, #12
    2f06:	7bdb      	ldrb	r3, [r3, #15]
		return STATUS_ERR_IO;
    2f08:	2010      	movs	r0, #16
			return STATUS_ERR_BAD_FORMAT;
		}
	}

	/* Verify emulator ID in header to ensure the same scheme is used */
	if (master_page.emulator_id   != EEPROM_EMULATOR_ID) {
    2f0a:	2b01      	cmp	r3, #1
    2f0c:	d111      	bne.n	2f32 <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify major version in header to ensure the same version is used */
	if (master_page.major_version != EEPROM_MAJOR_VERSION) {
    2f0e:	ab03      	add	r3, sp, #12
    2f10:	7b1b      	ldrb	r3, [r3, #12]
    2f12:	2b01      	cmp	r3, #1
    2f14:	d10d      	bne.n	2f32 <eeprom_emulator_init+0xbe>
		return STATUS_ERR_IO;
	}

	/* Verify minor version in header to ensure the same version is used */
	if (master_page.minor_version != EEPROM_MINOR_VERSION) {
    2f16:	ab03      	add	r3, sp, #12
    2f18:	7b5b      	ldrb	r3, [r3, #13]
    2f1a:	2b00      	cmp	r3, #0
    2f1c:	d109      	bne.n	2f32 <eeprom_emulator_init+0xbe>
	if (error_code != STATUS_OK) {
		return error_code;
	}

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;
    2f1e:	2201      	movs	r2, #1
    2f20:	4b08      	ldr	r3, [pc, #32]	; (2f44 <eeprom_emulator_init+0xd0>)
    2f22:	701a      	strb	r2, [r3, #0]

	return error_code;
    2f24:	2000      	movs	r0, #0
    2f26:	e004      	b.n	2f32 <eeprom_emulator_init+0xbe>
	_eeprom_emulator_nvm_read_page(EEPROM_MASTER_PAGE_NUMBER, &master_page);

	/* Verify magic key is correct in the master page header */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		if (master_page.magic_key[c] != magic_key[c]) {
			return STATUS_ERR_BAD_FORMAT;
    2f28:	201a      	movs	r0, #26
    2f2a:	e002      	b.n	2f32 <eeprom_emulator_init+0xbe>
    2f2c:	201a      	movs	r0, #26
    2f2e:	e000      	b.n	2f32 <eeprom_emulator_init+0xbe>
    2f30:	201a      	movs	r0, #26

	/* Mark initialization as complete */
	_eeprom_instance.initialized = true;

	return error_code;
}
    2f32:	b019      	add	sp, #100	; 0x64
    2f34:	bd30      	pop	{r4, r5, pc}
    2f36:	46c0      	nop			; (mov r8, r8)
    2f38:	41004000 	.word	0x41004000
    2f3c:	00001811 	.word	0x00001811
    2f40:	00001a5d 	.word	0x00001a5d
    2f44:	20000120 	.word	0x20000120
    2f48:	00002d55 	.word	0x00002d55
    2f4c:	00008604 	.word	0x00008604
    2f50:	00002df1 	.word	0x00002df1

00002f54 <eeprom_emulator_erase_memory>:
 *
 * Erases and re-initializes the emulated EEPROM memory space, destroying any
 * existing data.
 */
void eeprom_emulator_erase_memory(void)
{
    2f54:	b570      	push	{r4, r5, r6, lr}
    2f56:	b094      	sub	sp, #80	; 0x50
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
    2f58:	4c2e      	ldr	r4, [pc, #184]	; (3014 <eeprom_emulator_erase_memory+0xc0>)
    2f5a:	2200      	movs	r2, #0
    2f5c:	2387      	movs	r3, #135	; 0x87
    2f5e:	54e2      	strb	r2, [r4, r3]
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);
    2f60:	2000      	movs	r0, #0
    2f62:	4b2d      	ldr	r3, [pc, #180]	; (3018 <eeprom_emulator_erase_memory+0xc4>)
    2f64:	4798      	blx	r3

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    2f66:	8925      	ldrh	r5, [r4, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    2f68:	2d04      	cmp	r5, #4
    2f6a:	d924      	bls.n	2fb6 <eeprom_emulator_erase_memory+0x62>
/**
 * \brief Initializes the emulated EEPROM memory, destroying the current contents.
 */
static void _eeprom_emulator_format_memory(void)
{
	uint16_t logical_page = 0;
    2f6c:	2600      	movs	r6, #0

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    2f6e:	2404      	movs	r4, #4
			physical_page < _eeprom_instance.physical_pages; physical_page++) {

		if (physical_page == EEPROM_MASTER_PAGE_NUMBER) {
    2f70:	3d01      	subs	r5, #1
    2f72:	42ac      	cmp	r4, r5
    2f74:	d019      	beq.n	2faa <eeprom_emulator_erase_memory+0x56>
			continue;
		}

		/* If we are at the first page in a new row, erase the entire row */
		if ((physical_page % NVMCTRL_ROW_PAGES) == 0) {
    2f76:	2303      	movs	r3, #3
    2f78:	4023      	ands	r3, r4
    2f7a:	d104      	bne.n	2f86 <eeprom_emulator_erase_memory+0x32>
			_eeprom_emulator_nvm_erase_row(physical_page / NVMCTRL_ROW_PAGES);
    2f7c:	08a0      	lsrs	r0, r4, #2
    2f7e:	b2c0      	uxtb	r0, r0
    2f80:	4b25      	ldr	r3, [pc, #148]	; (3018 <eeprom_emulator_erase_memory+0xc4>)
    2f82:	4798      	blx	r3
    2f84:	e001      	b.n	2f8a <eeprom_emulator_erase_memory+0x36>
		}

		/* Two logical pages are stored in each physical row; program in a
		 * pair of initialized but blank set of emulated EEPROM pages */
		if ((physical_page % NVMCTRL_ROW_PAGES) < 2) {
    2f86:	2b01      	cmp	r3, #1
    2f88:	d80f      	bhi.n	2faa <eeprom_emulator_erase_memory+0x56>
			/* Make a buffer to hold the initialized EEPROM page */
			struct _eeprom_page data;
			memset(&data, 0xFF, sizeof(data));
    2f8a:	ad04      	add	r5, sp, #16
    2f8c:	1c28      	adds	r0, r5, #0
    2f8e:	21ff      	movs	r1, #255	; 0xff
    2f90:	2240      	movs	r2, #64	; 0x40
    2f92:	4b22      	ldr	r3, [pc, #136]	; (301c <eeprom_emulator_erase_memory+0xc8>)
    2f94:	4798      	blx	r3

			/* Set up the new EEPROM row's header */
			data.header.logical_page = logical_page;
    2f96:	702e      	strb	r6, [r5, #0]

			/* Write the page out to physical memory */
			_eeprom_emulator_nvm_fill_cache(physical_page, &data);
    2f98:	1c20      	adds	r0, r4, #0
    2f9a:	1c29      	adds	r1, r5, #0
    2f9c:	4b20      	ldr	r3, [pc, #128]	; (3020 <eeprom_emulator_erase_memory+0xcc>)
    2f9e:	4798      	blx	r3
			_eeprom_emulator_nvm_commit_cache(physical_page);
    2fa0:	1c20      	adds	r0, r4, #0
    2fa2:	4920      	ldr	r1, [pc, #128]	; (3024 <eeprom_emulator_erase_memory+0xd0>)
    2fa4:	4788      	blx	r1

			/* Increment the logical EEPROM page address now that the current
			 * address' page has been initialized */
			logical_page++;
    2fa6:	3601      	adds	r6, #1
    2fa8:	b2b6      	uxth	r6, r6
	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
			physical_page < _eeprom_instance.physical_pages; physical_page++) {
    2faa:	3401      	adds	r4, #1
    2fac:	b2a4      	uxth	r4, r4
    2fae:	4b19      	ldr	r3, [pc, #100]	; (3014 <eeprom_emulator_erase_memory+0xc0>)
    2fb0:	891d      	ldrh	r5, [r3, #8]

	/* Set row 0 as the spare row */
	_eeprom_instance.spare_row = 0;
	_eeprom_emulator_nvm_erase_row(_eeprom_instance.spare_row);

	for (uint16_t physical_page = NVMCTRL_ROW_PAGES;
    2fb2:	42a5      	cmp	r5, r4
    2fb4:	d8dc      	bhi.n	2f70 <eeprom_emulator_erase_memory+0x1c>
 * Creates a new master page in emulated EEPROM, giving information on the
 * emulator used to store the EEPROM data.
 */
static void _eeprom_emulator_create_master_page(void)
{
	const uint32_t magic_key[] = EEPROM_MAGIC_KEY;
    2fb6:	ae01      	add	r6, sp, #4
    2fb8:	4b1b      	ldr	r3, [pc, #108]	; (3028 <eeprom_emulator_erase_memory+0xd4>)
    2fba:	1c32      	adds	r2, r6, #0
    2fbc:	cb13      	ldmia	r3!, {r0, r1, r4}
    2fbe:	c213      	stmia	r2!, {r0, r1, r4}

	struct _eeprom_master_page master_page;
	memset(&master_page, 0xFF, sizeof(master_page));
    2fc0:	ac04      	add	r4, sp, #16
    2fc2:	1c20      	adds	r0, r4, #0
    2fc4:	21ff      	movs	r1, #255	; 0xff
    2fc6:	223d      	movs	r2, #61	; 0x3d
    2fc8:	4b14      	ldr	r3, [pc, #80]	; (301c <eeprom_emulator_erase_memory+0xc8>)
    2fca:	4798      	blx	r3

	/* Fill out the magic key header to indicate an initialized master page */
	for (uint8_t c = 0; c < EEPROM_MAGIC_KEY_COUNT; c++) {
		master_page.magic_key[c] = magic_key[c];
    2fcc:	9b01      	ldr	r3, [sp, #4]
    2fce:	9304      	str	r3, [sp, #16]
    2fd0:	6870      	ldr	r0, [r6, #4]
    2fd2:	6060      	str	r0, [r4, #4]
    2fd4:	68b6      	ldr	r6, [r6, #8]
    2fd6:	60a6      	str	r6, [r4, #8]
	}

	/* Update master header with version information of this emulator */
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
    2fd8:	2301      	movs	r3, #1
    2fda:	73e3      	strb	r3, [r4, #15]
	master_page.major_version = EEPROM_MAJOR_VERSION;
    2fdc:	7323      	strb	r3, [r4, #12]
	master_page.minor_version = EEPROM_MINOR_VERSION;
    2fde:	2300      	movs	r3, #0
    2fe0:	7363      	strb	r3, [r4, #13]
	master_page.revision      = EEPROM_REVISION;
    2fe2:	73a3      	strb	r3, [r4, #14]

	_eeprom_emulator_nvm_erase_row(
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);
    2fe4:	3d01      	subs	r5, #1
    2fe6:	17e8      	asrs	r0, r5, #31
    2fe8:	0f80      	lsrs	r0, r0, #30
    2fea:	1945      	adds	r5, r0, r5
    2fec:	10a8      	asrs	r0, r5, #2
	master_page.emulator_id   = EEPROM_EMULATOR_ID;
	master_page.major_version = EEPROM_MAJOR_VERSION;
	master_page.minor_version = EEPROM_MINOR_VERSION;
	master_page.revision      = EEPROM_REVISION;

	_eeprom_emulator_nvm_erase_row(
    2fee:	b2c0      	uxtb	r0, r0
    2ff0:	4b09      	ldr	r3, [pc, #36]	; (3018 <eeprom_emulator_erase_memory+0xc4>)
    2ff2:	4798      	blx	r3
			EEPROM_MASTER_PAGE_NUMBER / NVMCTRL_ROW_PAGES);

	/* Write the new master page data to physical memory */
	_eeprom_emulator_nvm_fill_cache(EEPROM_MASTER_PAGE_NUMBER, &master_page);
    2ff4:	4d07      	ldr	r5, [pc, #28]	; (3014 <eeprom_emulator_erase_memory+0xc0>)
    2ff6:	8928      	ldrh	r0, [r5, #8]
    2ff8:	3801      	subs	r0, #1
    2ffa:	b280      	uxth	r0, r0
    2ffc:	1c21      	adds	r1, r4, #0
    2ffe:	4b08      	ldr	r3, [pc, #32]	; (3020 <eeprom_emulator_erase_memory+0xcc>)
    3000:	4798      	blx	r3
	_eeprom_emulator_nvm_commit_cache(EEPROM_MASTER_PAGE_NUMBER);
    3002:	8928      	ldrh	r0, [r5, #8]
    3004:	3801      	subs	r0, #1
    3006:	b280      	uxth	r0, r0
    3008:	4b06      	ldr	r3, [pc, #24]	; (3024 <eeprom_emulator_erase_memory+0xd0>)
    300a:	4798      	blx	r3

	/* Write EEPROM emulation master block */
	_eeprom_emulator_create_master_page();

	/* Map the newly created EEPROM memory block */
	_eeprom_emulator_update_page_mapping();
    300c:	4b07      	ldr	r3, [pc, #28]	; (302c <eeprom_emulator_erase_memory+0xd8>)
    300e:	4798      	blx	r3
}
    3010:	b014      	add	sp, #80	; 0x50
    3012:	bd70      	pop	{r4, r5, r6, pc}
    3014:	20000120 	.word	0x20000120
    3018:	00002e15 	.word	0x00002e15
    301c:	00003aeb 	.word	0x00003aeb
    3020:	00002e31 	.word	0x00002e31
    3024:	00002e55 	.word	0x00002e55
    3028:	00008604 	.word	0x00008604
    302c:	00002d55 	.word	0x00002d55

00003030 <eeprom_emulator_read_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
    3030:	b510      	push	{r4, lr}
    3032:	b090      	sub	sp, #64	; 0x40
    3034:	1c0c      	adds	r4, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    3036:	4b15      	ldr	r3, [pc, #84]	; (308c <eeprom_emulator_read_page+0x5c>)
    3038:	781a      	ldrb	r2, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    303a:	231f      	movs	r3, #31
enum status_code eeprom_emulator_read_page(
		const uint8_t logical_page,
		uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    303c:	2a00      	cmp	r2, #0
    303e:	d021      	beq.n	3084 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    3040:	4b12      	ldr	r3, [pc, #72]	; (308c <eeprom_emulator_read_page+0x5c>)
    3042:	7a9a      	ldrb	r2, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    3044:	2318      	movs	r3, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the read address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    3046:	4282      	cmp	r2, r0
    3048:	d91c      	bls.n	3084 <eeprom_emulator_read_page+0x54>
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    304a:	23c8      	movs	r3, #200	; 0xc8
    304c:	4a0f      	ldr	r2, [pc, #60]	; (308c <eeprom_emulator_read_page+0x5c>)
    304e:	5cd3      	ldrb	r3, [r2, r3]
    3050:	2b00      	cmp	r3, #0
    3052:	d00b      	beq.n	306c <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
    3054:	2388      	movs	r3, #136	; 0x88
		return STATUS_ERR_BAD_ADDRESS;
	}

	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
    3056:	5cd3      	ldrb	r3, [r2, r3]
    3058:	4283      	cmp	r3, r0
    305a:	d107      	bne.n	306c <eeprom_emulator_read_page+0x3c>
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    305c:	1c08      	adds	r0, r1, #0
    305e:	1c11      	adds	r1, r2, #0
    3060:	318c      	adds	r1, #140	; 0x8c
    3062:	223c      	movs	r2, #60	; 0x3c
    3064:	4b0a      	ldr	r3, [pc, #40]	; (3090 <eeprom_emulator_read_page+0x60>)
    3066:	4798      	blx	r3

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
	}

	return STATUS_OK;
    3068:	2300      	movs	r3, #0
	/* Check if the page to read is currently cached (and potentially out of
	 * sync/newer than the physical memory) */
	if ((_eeprom_instance.cache_active == true) &&
		 (_eeprom_instance.cache.header.logical_page == logical_page)) {
		/* Copy the potentially newer cached data into the user buffer */
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
    306a:	e00b      	b.n	3084 <eeprom_emulator_read_page+0x54>
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
				_eeprom_instance.page_map[logical_page], &temp);
    306c:	4b07      	ldr	r3, [pc, #28]	; (308c <eeprom_emulator_read_page+0x5c>)
    306e:	1818      	adds	r0, r3, r0
		memcpy(data, _eeprom_instance.cache.data, EEPROM_PAGE_SIZE);
	} else {
		struct _eeprom_page temp;

		/* Copy the data from non-volatile memory into the temporary buffer */
		_eeprom_emulator_nvm_read_page(
    3070:	7ac0      	ldrb	r0, [r0, #11]
    3072:	4669      	mov	r1, sp
    3074:	4b07      	ldr	r3, [pc, #28]	; (3094 <eeprom_emulator_read_page+0x64>)
    3076:	4798      	blx	r3
				_eeprom_instance.page_map[logical_page], &temp);

		/* Copy the data portion of the read page to the user's buffer */
		memcpy(data, temp.data, EEPROM_PAGE_SIZE);
    3078:	1c20      	adds	r0, r4, #0
    307a:	a901      	add	r1, sp, #4
    307c:	223c      	movs	r2, #60	; 0x3c
    307e:	4b04      	ldr	r3, [pc, #16]	; (3090 <eeprom_emulator_read_page+0x60>)
    3080:	4798      	blx	r3
	}

	return STATUS_OK;
    3082:	2300      	movs	r3, #0
}
    3084:	1c18      	adds	r0, r3, #0
    3086:	b010      	add	sp, #64	; 0x40
    3088:	bd10      	pop	{r4, pc}
    308a:	46c0      	nop			; (mov r8, r8)
    308c:	20000120 	.word	0x20000120
    3090:	00003ad9 	.word	0x00003ad9
    3094:	00002df1 	.word	0x00002df1

00003098 <eeprom_emulator_commit_page_buffer>:
 *       data loss.
 *
 * \return Status code indicating the status of the operation.
 */
enum status_code eeprom_emulator_commit_page_buffer(void)
{
    3098:	b510      	push	{r4, lr}
	enum status_code error_code = STATUS_OK;

	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
    309a:	23c8      	movs	r3, #200	; 0xc8
    309c:	4a07      	ldr	r2, [pc, #28]	; (30bc <eeprom_emulator_commit_page_buffer+0x24>)
    309e:	5cd3      	ldrb	r3, [r2, r3]
    30a0:	2b00      	cmp	r3, #0
    30a2:	d009      	beq.n	30b8 <eeprom_emulator_commit_page_buffer+0x20>

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    30a4:	1c14      	adds	r4, r2, #0
	/* If cache is inactive, no need to commit anything to physical memory */
	if (_eeprom_instance.cache_active == false) {
		return STATUS_OK;
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;
    30a6:	2388      	movs	r3, #136	; 0x88

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
			_eeprom_instance.page_map[cached_logical_page]);
    30a8:	5cd3      	ldrb	r3, [r2, r3]
    30aa:	18d3      	adds	r3, r2, r3
	}

	uint8_t cached_logical_page = _eeprom_instance.cache.header.logical_page;

	/* Perform the page write to commit the NVM page buffer to FLASH */
	_eeprom_emulator_nvm_commit_cache(
    30ac:	7ad8      	ldrb	r0, [r3, #11]
    30ae:	4b04      	ldr	r3, [pc, #16]	; (30c0 <eeprom_emulator_commit_page_buffer+0x28>)
    30b0:	4798      	blx	r3
			_eeprom_instance.page_map[cached_logical_page]);

	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active = false;
    30b2:	2200      	movs	r2, #0
    30b4:	23c8      	movs	r3, #200	; 0xc8
    30b6:	54e2      	strb	r2, [r4, r3]

	return error_code;
}
    30b8:	2000      	movs	r0, #0
    30ba:	bd10      	pop	{r4, pc}
    30bc:	20000120 	.word	0x20000120
    30c0:	00002e55 	.word	0x00002e55

000030c4 <eeprom_emulator_write_page>:
 *                                      EEPROM memory space was supplied
 */
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
    30c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    30c6:	465f      	mov	r7, fp
    30c8:	4656      	mov	r6, sl
    30ca:	464d      	mov	r5, r9
    30cc:	4644      	mov	r4, r8
    30ce:	b4f0      	push	{r4, r5, r6, r7}
    30d0:	b085      	sub	sp, #20
    30d2:	1c04      	adds	r4, r0, #0
    30d4:	1c0d      	adds	r5, r1, #0
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    30d6:	4b5b      	ldr	r3, [pc, #364]	; (3244 <eeprom_emulator_write_page+0x180>)
    30d8:	781b      	ldrb	r3, [r3, #0]
		return STATUS_ERR_NOT_INITIALIZED;
    30da:	201f      	movs	r0, #31
enum status_code eeprom_emulator_write_page(
		const uint8_t logical_page,
		const uint8_t *const data)
{
	/* Ensure the emulated EEPROM has been initialized first */
	if (_eeprom_instance.initialized == false) {
    30dc:	2b00      	cmp	r3, #0
    30de:	d100      	bne.n	30e2 <eeprom_emulator_write_page+0x1e>
    30e0:	e0a8      	b.n	3234 <eeprom_emulator_write_page+0x170>
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    30e2:	4b58      	ldr	r3, [pc, #352]	; (3244 <eeprom_emulator_write_page+0x180>)
    30e4:	7a9b      	ldrb	r3, [r3, #10]
		return STATUS_ERR_BAD_ADDRESS;
    30e6:	2018      	movs	r0, #24
	if (_eeprom_instance.initialized == false) {
		return STATUS_ERR_NOT_INITIALIZED;
	}

	/* Make sure the write address is within the allowable address space */
	if (logical_page >= _eeprom_instance.logical_pages) {
    30e8:	42a3      	cmp	r3, r4
    30ea:	d800      	bhi.n	30ee <eeprom_emulator_write_page+0x2a>
    30ec:	e0a2      	b.n	3234 <eeprom_emulator_write_page+0x170>
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    30ee:	23c8      	movs	r3, #200	; 0xc8
    30f0:	4a54      	ldr	r2, [pc, #336]	; (3244 <eeprom_emulator_write_page+0x180>)
    30f2:	5cd3      	ldrb	r3, [r2, r3]
    30f4:	2b00      	cmp	r3, #0
    30f6:	d005      	beq.n	3104 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
    30f8:	2388      	movs	r3, #136	; 0x88
	}

	/* Check if the cache is active and the currently cached page is not the
	 * page that is being written (if not, we need to commit and cache the new
	 * page) */
	if ((_eeprom_instance.cache_active == true) &&
    30fa:	5cd3      	ldrb	r3, [r2, r3]
    30fc:	42a3      	cmp	r3, r4
    30fe:	d001      	beq.n	3104 <eeprom_emulator_write_page+0x40>
			(_eeprom_instance.cache.header.logical_page != logical_page)) {
		/* Commit the currently cached data buffer to non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    3100:	4b51      	ldr	r3, [pc, #324]	; (3248 <eeprom_emulator_write_page+0x184>)
    3102:	4798      	blx	r3
	}

	/* Check if we have space in the current page location's physical row for
	 * a new version, and if so get the new page index */
	uint8_t new_page = 0;
	bool page_spare  = _eeprom_emulator_is_page_free_on_row(
    3104:	4b4f      	ldr	r3, [pc, #316]	; (3244 <eeprom_emulator_write_page+0x180>)
    3106:	191b      	adds	r3, r3, r4
    3108:	7adb      	ldrb	r3, [r3, #11]
static bool _eeprom_emulator_is_page_free_on_row(
		const uint8_t start_physical_page,
		uint8_t *const free_physical_page)
{
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
    310a:	089e      	lsrs	r6, r3, #2
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);
    310c:	2203      	movs	r2, #3
    310e:	4013      	ands	r3, r2

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    3110:	2b03      	cmp	r3, #3
    3112:	d875      	bhi.n	3200 <eeprom_emulator_write_page+0x13c>
		/* Calculate the page number for the current page being examined */
		uint8_t page = (row * NVMCTRL_ROW_PAGES) + c;
    3114:	00b0      	lsls	r0, r6, #2
    3116:	18c7      	adds	r7, r0, r3
    3118:	b2ff      	uxtb	r7, r7

		/* If the page is free, pass it to the caller and exit */
		if (_eeprom_instance.flash[page].header.logical_page ==
    311a:	4a4a      	ldr	r2, [pc, #296]	; (3244 <eeprom_emulator_write_page+0x180>)
    311c:	6851      	ldr	r1, [r2, #4]
    311e:	01ba      	lsls	r2, r7, #6
    3120:	5c52      	ldrb	r2, [r2, r1]
    3122:	2aff      	cmp	r2, #255	; 0xff
    3124:	d106      	bne.n	3134 <eeprom_emulator_write_page+0x70>
    3126:	e056      	b.n	31d6 <eeprom_emulator_write_page+0x112>
    3128:	18c7      	adds	r7, r0, r3
    312a:	b2ff      	uxtb	r7, r7
    312c:	01ba      	lsls	r2, r7, #6
    312e:	5c52      	ldrb	r2, [r2, r1]
    3130:	2aff      	cmp	r2, #255	; 0xff
    3132:	d050      	beq.n	31d6 <eeprom_emulator_write_page+0x112>
	/* Convert physical page number to a FLASH row and page within the row */
	uint8_t row         = (start_physical_page / NVMCTRL_ROW_PAGES);
	uint8_t page_in_row = (start_physical_page % NVMCTRL_ROW_PAGES);

	/* Look in the current row for a page that isn't currently used */
	for (uint8_t c = page_in_row; c < NVMCTRL_ROW_PAGES; c++) {
    3134:	3301      	adds	r3, #1
    3136:	b2db      	uxtb	r3, r3
    3138:	2b04      	cmp	r3, #4
    313a:	d1f5      	bne.n	3128 <eeprom_emulator_write_page+0x64>
    313c:	e060      	b.n	3200 <eeprom_emulator_write_page+0x13c>
	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
				page_trans[c].physical_page =
    313e:	704a      	strb	r2, [r1, #1]
    3140:	3302      	adds	r3, #2

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    3142:	4563      	cmp	r3, ip
    3144:	d009      	beq.n	315a <eeprom_emulator_write_page+0x96>
    3146:	1c19      	adds	r1, r3, #0
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3148:	7818      	ldrb	r0, [r3, #0]
    314a:	42b8      	cmp	r0, r7
    314c:	d101      	bne.n	3152 <eeprom_emulator_write_page+0x8e>
				page_trans[c].physical_page =
    314e:	4650      	mov	r0, sl
    3150:	7058      	strb	r0, [r3, #1]

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3152:	7808      	ldrb	r0, [r1, #0]
    3154:	4548      	cmp	r0, r9
    3156:	d1f3      	bne.n	3140 <eeprom_emulator_write_page+0x7c>
    3158:	e7f1      	b.n	313e <eeprom_emulator_write_page+0x7a>

	page_trans[1].logical_page  = row_data[1].header.logical_page;
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
    315a:	2700      	movs	r7, #0

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    315c:	4939      	ldr	r1, [pc, #228]	; (3244 <eeprom_emulator_write_page+0x180>)
    315e:	3188      	adds	r1, #136	; 0x88
    3160:	9100      	str	r1, [sp, #0]
		if (logical_page == page_trans[c].logical_page) {
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    3162:	4a38      	ldr	r2, [pc, #224]	; (3244 <eeprom_emulator_write_page+0x180>)
    3164:	328c      	adds	r2, #140	; 0x8c
    3166:	9201      	str	r2, [sp, #4]
    3168:	46b3      	mov	fp, r6
    316a:	46a1      	mov	r9, r4
    316c:	4644      	mov	r4, r8
    316e:	46aa      	mov	sl, r5

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Find the physical page index for the new spare row pages */
		uint32_t new_page =
				((_eeprom_instance.spare_row * NVMCTRL_ROW_PAGES) + c);
    3170:	2387      	movs	r3, #135	; 0x87
    3172:	4834      	ldr	r0, [pc, #208]	; (3244 <eeprom_emulator_write_page+0x180>)
    3174:	5cc6      	ldrb	r6, [r0, r3]
    3176:	00b6      	lsls	r6, r6, #2
    3178:	19f6      	adds	r6, r6, r7

		/* Commit any cached data to physical non-volatile memory */
		eeprom_emulator_commit_page_buffer();
    317a:	4933      	ldr	r1, [pc, #204]	; (3248 <eeprom_emulator_write_page+0x184>)
    317c:	4788      	blx	r1
    317e:	46a0      	mov	r8, r4

		/* Check if we we are looking at the page the calling function wishes
		 * to change during the move operation */
		if (logical_page == page_trans[c].logical_page) {
    3180:	7823      	ldrb	r3, [r4, #0]
    3182:	454b      	cmp	r3, r9
    3184:	d109      	bne.n	319a <eeprom_emulator_write_page+0xd6>
			/* Fill out new (updated) logical page's header in the cache */
			_eeprom_instance.cache.header.logical_page = logical_page;
    3186:	2388      	movs	r3, #136	; 0x88
    3188:	4648      	mov	r0, r9
    318a:	4a2e      	ldr	r2, [pc, #184]	; (3244 <eeprom_emulator_write_page+0x180>)
    318c:	54d0      	strb	r0, [r2, r3]

			/* Write data to SRAM cache */
			memcpy(_eeprom_instance.cache.data, data, EEPROM_PAGE_SIZE);
    318e:	9801      	ldr	r0, [sp, #4]
    3190:	4651      	mov	r1, sl
    3192:	223c      	movs	r2, #60	; 0x3c
    3194:	4b2d      	ldr	r3, [pc, #180]	; (324c <eeprom_emulator_write_page+0x188>)
    3196:	4798      	blx	r3
    3198:	e003      	b.n	31a2 <eeprom_emulator_write_page+0xde>
		} else {
			/* Copy existing EEPROM page to cache buffer wholesale */
			_eeprom_emulator_nvm_read_page(
    319a:	7860      	ldrb	r0, [r4, #1]
    319c:	9900      	ldr	r1, [sp, #0]
    319e:	4b2c      	ldr	r3, [pc, #176]	; (3250 <eeprom_emulator_write_page+0x18c>)
    31a0:	4798      	blx	r3
		}

		/* Fill the physical NVM buffer with the new data so that it can be
		 * quickly committed in the future if needed due to a low power
		 * condition */
		_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    31a2:	b2b0      	uxth	r0, r6
    31a4:	4d27      	ldr	r5, [pc, #156]	; (3244 <eeprom_emulator_write_page+0x180>)
    31a6:	1c29      	adds	r1, r5, #0
    31a8:	3188      	adds	r1, #136	; 0x88
    31aa:	4b2a      	ldr	r3, [pc, #168]	; (3254 <eeprom_emulator_write_page+0x190>)
    31ac:	4798      	blx	r3

		/* Update the page map with the new page location and indicate that
		 * the cache now holds new data */
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
    31ae:	4641      	mov	r1, r8
    31b0:	780b      	ldrb	r3, [r1, #0]
    31b2:	18eb      	adds	r3, r5, r3
    31b4:	72de      	strb	r6, [r3, #11]
		_eeprom_instance.cache_active = true;
    31b6:	2201      	movs	r2, #1
    31b8:	23c8      	movs	r3, #200	; 0xc8
    31ba:	54ea      	strb	r2, [r5, r3]
    31bc:	3701      	adds	r7, #1
    31be:	3402      	adds	r4, #2
			}
		}
	}

	/* Need to move both saved logical pages stored in the same row */
	for (uint8_t c = 0; c < 2; c++) {
    31c0:	2f02      	cmp	r7, #2
    31c2:	d1d5      	bne.n	3170 <eeprom_emulator_write_page+0xac>
    31c4:	465e      	mov	r6, fp
		_eeprom_instance.page_map[page_trans[c].logical_page] = new_page;
		_eeprom_instance.cache_active = true;
	}

	/* Erase the row that was moved and set it as the new spare row */
	_eeprom_emulator_nvm_erase_row(row_number);
    31c6:	4658      	mov	r0, fp
    31c8:	4b23      	ldr	r3, [pc, #140]	; (3258 <eeprom_emulator_write_page+0x194>)
    31ca:	4798      	blx	r3

	/* Keep the index of the new spare row */
	_eeprom_instance.spare_row = row_number;
    31cc:	2387      	movs	r3, #135	; 0x87
    31ce:	4a1d      	ldr	r2, [pc, #116]	; (3244 <eeprom_emulator_write_page+0x180>)
    31d0:	54d6      	strb	r6, [r2, r3]
				_eeprom_instance.page_map[logical_page] / NVMCTRL_ROW_PAGES,
				logical_page,
				data);

		/* New data is now written and the cache is updated, exit */
		return STATUS_OK;
    31d2:	2000      	movs	r0, #0
    31d4:	e02e      	b.n	3234 <eeprom_emulator_write_page+0x170>
	}

	/* Update the page cache header section with the new page header */
	_eeprom_instance.cache.header.logical_page = logical_page;
    31d6:	4e1b      	ldr	r6, [pc, #108]	; (3244 <eeprom_emulator_write_page+0x180>)
    31d8:	2388      	movs	r3, #136	; 0x88
    31da:	54f4      	strb	r4, [r6, r3]

	/* Update the page cache contents with the new data */
	memcpy(&_eeprom_instance.cache.data,
    31dc:	1c30      	adds	r0, r6, #0
    31de:	308c      	adds	r0, #140	; 0x8c
    31e0:	1c29      	adds	r1, r5, #0
    31e2:	223c      	movs	r2, #60	; 0x3c
    31e4:	4b19      	ldr	r3, [pc, #100]	; (324c <eeprom_emulator_write_page+0x188>)
    31e6:	4798      	blx	r3
			data,
			EEPROM_PAGE_SIZE);

	/* Fill the physical NVM buffer with the new data so that it can be quickly
	 * committed in the future if needed due to a low power condition */
	_eeprom_emulator_nvm_fill_cache(new_page, &_eeprom_instance.cache);
    31e8:	1c31      	adds	r1, r6, #0
    31ea:	3188      	adds	r1, #136	; 0x88
    31ec:	1c38      	adds	r0, r7, #0
    31ee:	4b19      	ldr	r3, [pc, #100]	; (3254 <eeprom_emulator_write_page+0x190>)
    31f0:	4798      	blx	r3

	/* Update the cache parameters and mark the cache as active */
	_eeprom_instance.page_map[logical_page] = new_page;
    31f2:	1934      	adds	r4, r6, r4
    31f4:	72e7      	strb	r7, [r4, #11]
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;
    31f6:	2201      	movs	r2, #1
    31f8:	23c8      	movs	r3, #200	; 0xc8
    31fa:	54f2      	strb	r2, [r6, r3]

	return STATUS_OK;
    31fc:	2000      	movs	r0, #0
    31fe:	e019      	b.n	3234 <eeprom_emulator_write_page+0x170>
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];
    3200:	0231      	lsls	r1, r6, #8
	struct {
		uint8_t logical_page;
		uint8_t physical_page;
	} page_trans[2];

	const struct _eeprom_page *row_data =
    3202:	4b10      	ldr	r3, [pc, #64]	; (3244 <eeprom_emulator_write_page+0x180>)
    3204:	685b      	ldr	r3, [r3, #4]
    3206:	1859      	adds	r1, r3, r1
			(struct _eeprom_page *)&_eeprom_instance.flash[row_number * NVMCTRL_ROW_PAGES];

	/* There should be two logical pages of data in each row, possibly with
	 * multiple revisions (right-most version is the newest). Start by assuming
	 * the left-most two pages contain the newest page revisions. */
	page_trans[0].logical_page  = row_data[0].header.logical_page;
    3208:	ab03      	add	r3, sp, #12
    320a:	780a      	ldrb	r2, [r1, #0]
    320c:	701a      	strb	r2, [r3, #0]
	page_trans[0].physical_page = (row_number * NVMCTRL_ROW_PAGES);
    320e:	00b2      	lsls	r2, r6, #2
    3210:	705a      	strb	r2, [r3, #1]

	page_trans[1].logical_page  = row_data[1].header.logical_page;
    3212:	2040      	movs	r0, #64	; 0x40
    3214:	5c08      	ldrb	r0, [r1, r0]
    3216:	7098      	strb	r0, [r3, #2]
	page_trans[1].physical_page = (row_number * NVMCTRL_ROW_PAGES) + 1;
    3218:	1c50      	adds	r0, r2, #1
    321a:	70d8      	strb	r0, [r3, #3]
    321c:	4698      	mov	r8, r3
    321e:	a804      	add	r0, sp, #16
    3220:	4684      	mov	ip, r0

	/* Look for newer revisions of the two logical pages stored in the row */
	for (uint8_t c = 0; c < 2; c++) {
		/* Look through the remaining pages in the row for any newer revisions */
		for (uint8_t c2 = 2; c2 < NVMCTRL_ROW_PAGES; c2++) {
			if (page_trans[c].logical_page == row_data[c2].header.logical_page) {
    3222:	2080      	movs	r0, #128	; 0x80
    3224:	5c0f      	ldrb	r7, [r1, r0]
    3226:	20c0      	movs	r0, #192	; 0xc0
    3228:	5c08      	ldrb	r0, [r1, r0]
    322a:	4681      	mov	r9, r0
				page_trans[c].physical_page =
    322c:	1c91      	adds	r1, r2, #2
    322e:	468a      	mov	sl, r1
    3230:	3203      	adds	r2, #3
    3232:	e788      	b.n	3146 <eeprom_emulator_write_page+0x82>
	_eeprom_instance.page_map[logical_page] = new_page;
	barrier(); // Enforce ordering to prevent incorrect cache state
	_eeprom_instance.cache_active           = true;

	return STATUS_OK;
}
    3234:	b005      	add	sp, #20
    3236:	bc3c      	pop	{r2, r3, r4, r5}
    3238:	4690      	mov	r8, r2
    323a:	4699      	mov	r9, r3
    323c:	46a2      	mov	sl, r4
    323e:	46ab      	mov	fp, r5
    3240:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3242:	46c0      	nop			; (mov r8, r8)
    3244:	20000120 	.word	0x20000120
    3248:	00003099 	.word	0x00003099
    324c:	00003ad9 	.word	0x00003ad9
    3250:	00002df1 	.word	0x00002df1
    3254:	00002e31 	.word	0x00002e31
    3258:	00002e15 	.word	0x00002e15

0000325c <Dummy_Handler>:
 */
void Dummy_Handler(void)
{
        while (0) {
        }
}
    325c:	4770      	bx	lr
    325e:	46c0      	nop			; (mov r8, r8)

00003260 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    3260:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    3262:	4b2c      	ldr	r3, [pc, #176]	; (3314 <Reset_Handler+0xb4>)
    3264:	4a2c      	ldr	r2, [pc, #176]	; (3318 <Reset_Handler+0xb8>)
    3266:	429a      	cmp	r2, r3
    3268:	d003      	beq.n	3272 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    326a:	4b2c      	ldr	r3, [pc, #176]	; (331c <Reset_Handler+0xbc>)
    326c:	4a29      	ldr	r2, [pc, #164]	; (3314 <Reset_Handler+0xb4>)
    326e:	429a      	cmp	r2, r3
    3270:	d304      	bcc.n	327c <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3272:	4b2b      	ldr	r3, [pc, #172]	; (3320 <Reset_Handler+0xc0>)
    3274:	4a2b      	ldr	r2, [pc, #172]	; (3324 <Reset_Handler+0xc4>)
    3276:	429a      	cmp	r2, r3
    3278:	d310      	bcc.n	329c <Reset_Handler+0x3c>
    327a:	e01b      	b.n	32b4 <Reset_Handler+0x54>
    327c:	4b2a      	ldr	r3, [pc, #168]	; (3328 <Reset_Handler+0xc8>)
    327e:	4827      	ldr	r0, [pc, #156]	; (331c <Reset_Handler+0xbc>)
    3280:	3003      	adds	r0, #3
    3282:	1ac0      	subs	r0, r0, r3
    3284:	0880      	lsrs	r0, r0, #2
    3286:	3001      	adds	r0, #1
    3288:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    328a:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    328c:	4921      	ldr	r1, [pc, #132]	; (3314 <Reset_Handler+0xb4>)
    328e:	4a22      	ldr	r2, [pc, #136]	; (3318 <Reset_Handler+0xb8>)
    3290:	58d4      	ldr	r4, [r2, r3]
    3292:	50cc      	str	r4, [r1, r3]
    3294:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    3296:	4283      	cmp	r3, r0
    3298:	d1fa      	bne.n	3290 <Reset_Handler+0x30>
    329a:	e7ea      	b.n	3272 <Reset_Handler+0x12>
    329c:	4b21      	ldr	r3, [pc, #132]	; (3324 <Reset_Handler+0xc4>)
    329e:	1d1a      	adds	r2, r3, #4
    32a0:	491f      	ldr	r1, [pc, #124]	; (3320 <Reset_Handler+0xc0>)
    32a2:	3103      	adds	r1, #3
    32a4:	1a89      	subs	r1, r1, r2
    32a6:	0889      	lsrs	r1, r1, #2
    32a8:	0089      	lsls	r1, r1, #2
    32aa:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    32ac:	2100      	movs	r1, #0
    32ae:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    32b0:	4293      	cmp	r3, r2
    32b2:	d1fc      	bne.n	32ae <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    32b4:	4b1d      	ldr	r3, [pc, #116]	; (332c <Reset_Handler+0xcc>)
    32b6:	21ff      	movs	r1, #255	; 0xff
    32b8:	4a1d      	ldr	r2, [pc, #116]	; (3330 <Reset_Handler+0xd0>)
    32ba:	438a      	bics	r2, r1
    32bc:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    32be:	2102      	movs	r1, #2
    32c0:	2390      	movs	r3, #144	; 0x90
    32c2:	005b      	lsls	r3, r3, #1
    32c4:	4a1b      	ldr	r2, [pc, #108]	; (3334 <Reset_Handler+0xd4>)
    32c6:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    32c8:	4b1b      	ldr	r3, [pc, #108]	; (3338 <Reset_Handler+0xd8>)
    32ca:	78d8      	ldrb	r0, [r3, #3]
    32cc:	2103      	movs	r1, #3
    32ce:	4388      	bics	r0, r1
    32d0:	2202      	movs	r2, #2
    32d2:	4310      	orrs	r0, r2
    32d4:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    32d6:	78dd      	ldrb	r5, [r3, #3]
    32d8:	240c      	movs	r4, #12
    32da:	43a5      	bics	r5, r4
    32dc:	2008      	movs	r0, #8
    32de:	4305      	orrs	r5, r0
    32e0:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    32e2:	4b16      	ldr	r3, [pc, #88]	; (333c <Reset_Handler+0xdc>)
    32e4:	7b9e      	ldrb	r6, [r3, #14]
    32e6:	2530      	movs	r5, #48	; 0x30
    32e8:	43ae      	bics	r6, r5
    32ea:	2520      	movs	r5, #32
    32ec:	4335      	orrs	r5, r6
    32ee:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    32f0:	7b9d      	ldrb	r5, [r3, #14]
    32f2:	43a5      	bics	r5, r4
    32f4:	4328      	orrs	r0, r5
    32f6:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    32f8:	7b98      	ldrb	r0, [r3, #14]
    32fa:	4388      	bics	r0, r1
    32fc:	4302      	orrs	r2, r0
    32fe:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    3300:	4b0f      	ldr	r3, [pc, #60]	; (3340 <Reset_Handler+0xe0>)
    3302:	6859      	ldr	r1, [r3, #4]
    3304:	2280      	movs	r2, #128	; 0x80
    3306:	430a      	orrs	r2, r1
    3308:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    330a:	4b0e      	ldr	r3, [pc, #56]	; (3344 <Reset_Handler+0xe4>)
    330c:	4798      	blx	r3

        /* Branch to main function */
        main();
    330e:	4b0e      	ldr	r3, [pc, #56]	; (3348 <Reset_Handler+0xe8>)
    3310:	4798      	blx	r3
    3312:	e7fe      	b.n	3312 <Reset_Handler+0xb2>
    3314:	20000000 	.word	0x20000000
    3318:	00008904 	.word	0x00008904
    331c:	200000ac 	.word	0x200000ac
    3320:	20000b30 	.word	0x20000b30
    3324:	200000ac 	.word	0x200000ac
    3328:	20000004 	.word	0x20000004
    332c:	e000ed00 	.word	0xe000ed00
    3330:	00000000 	.word	0x00000000
    3334:	41007000 	.word	0x41007000
    3338:	41005000 	.word	0x41005000
    333c:	41004800 	.word	0x41004800
    3340:	41004000 	.word	0x41004000
    3344:	00003a8d 	.word	0x00003a8d
    3348:	000033a5 	.word	0x000033a5

0000334c <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    334c:	4b06      	ldr	r3, [pc, #24]	; (3368 <_sbrk+0x1c>)
    334e:	681b      	ldr	r3, [r3, #0]
    3350:	2b00      	cmp	r3, #0
    3352:	d102      	bne.n	335a <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    3354:	4a05      	ldr	r2, [pc, #20]	; (336c <_sbrk+0x20>)
    3356:	4b04      	ldr	r3, [pc, #16]	; (3368 <_sbrk+0x1c>)
    3358:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    335a:	4a03      	ldr	r2, [pc, #12]	; (3368 <_sbrk+0x1c>)
    335c:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    335e:	1818      	adds	r0, r3, r0
    3360:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    3362:	1c18      	adds	r0, r3, #0
    3364:	4770      	bx	lr
    3366:	46c0      	nop			; (mov r8, r8)
    3368:	200001ec 	.word	0x200001ec
    336c:	20002b30 	.word	0x20002b30

00003370 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    3370:	4b01      	ldr	r3, [pc, #4]	; (3378 <update_adxl_gforce_x+0x8>)
    3372:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    3374:	4770      	bx	lr
    3376:	46c0      	nop			; (mov r8, r8)
    3378:	200005fc 	.word	0x200005fc

0000337c <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    337c:	4b01      	ldr	r3, [pc, #4]	; (3384 <update_adxl_gforce_y+0x8>)
    337e:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    3380:	4770      	bx	lr
    3382:	46c0      	nop			; (mov r8, r8)
    3384:	200005fc 	.word	0x200005fc

00003388 <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    3388:	4b01      	ldr	r3, [pc, #4]	; (3390 <update_adxl_gforce_z+0x8>)
    338a:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    338c:	4770      	bx	lr
    338e:	46c0      	nop			; (mov r8, r8)
    3390:	200005fc 	.word	0x200005fc

00003394 <tc_callback_logger_service>:
//Callback for updating display on platform
static void tc_callback_logger_service(void)
{
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    3394:	4770      	bx	lr
    3396:	46c0      	nop			; (mov r8, r8)

00003398 <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    3398:	b508      	push	{r3, lr}
	background_service_platform();
    339a:	4b01      	ldr	r3, [pc, #4]	; (33a0 <tc_callback_bg_service+0x8>)
    339c:	4798      	blx	r3
}
    339e:	bd08      	pop	{r3, pc}
    33a0:	00000945 	.word	0x00000945

000033a4 <main>:
	//port_pin_toggle_output_level(LED_RTC);
}


int main (void)
{
    33a4:	b530      	push	{r4, r5, lr}
    33a6:	b087      	sub	sp, #28
	//Start and set up system
	system_init();
    33a8:	4b12      	ldr	r3, [pc, #72]	; (33f4 <main+0x50>)
    33aa:	4798      	blx	r3
	delay_init();
    33ac:	4b12      	ldr	r3, [pc, #72]	; (33f8 <main+0x54>)
    33ae:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    33b0:	4b12      	ldr	r3, [pc, #72]	; (33fc <main+0x58>)
    33b2:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    33b4:	4812      	ldr	r0, [pc, #72]	; (3400 <main+0x5c>)
    33b6:	4b13      	ldr	r3, [pc, #76]	; (3404 <main+0x60>)
    33b8:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    33ba:	2300      	movs	r3, #0
    33bc:	9303      	str	r3, [sp, #12]
    33be:	9304      	str	r3, [sp, #16]
    33c0:	9305      	str	r3, [sp, #20]
    33c2:	4b11      	ldr	r3, [pc, #68]	; (3408 <main+0x64>)
    33c4:	9300      	str	r3, [sp, #0]
    33c6:	4b11      	ldr	r3, [pc, #68]	; (340c <main+0x68>)
    33c8:	9301      	str	r3, [sp, #4]
    33ca:	4b11      	ldr	r3, [pc, #68]	; (3410 <main+0x6c>)
    33cc:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    33ce:	2003      	movs	r0, #3
    33d0:	4669      	mov	r1, sp
    33d2:	4b10      	ldr	r3, [pc, #64]	; (3414 <main+0x70>)
    33d4:	4798      	blx	r3
	
	//sim808_init();
	
	//setup for platform
 	init_platform();
    33d6:	4b10      	ldr	r3, [pc, #64]	; (3418 <main+0x74>)
    33d8:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	init_adxl_calibration(adxl_calibrate_button_platform);
    33da:	4810      	ldr	r0, [pc, #64]	; (341c <main+0x78>)
    33dc:	4b10      	ldr	r3, [pc, #64]	; (3420 <main+0x7c>)
    33de:	4798      	blx	r3
	
	//Start rtc for logging interval
	rtc_simple_configuration(1, tc_callback_logger_service);
    33e0:	2001      	movs	r0, #1
    33e2:	4910      	ldr	r1, [pc, #64]	; (3424 <main+0x80>)
    33e4:	4b10      	ldr	r3, [pc, #64]	; (3428 <main+0x84>)
    33e6:	4798      	blx	r3
	while (true) 
	{
		/* Infinite loop */

			//Update floats from accelerometer
			recalculate_accelerometer_values();
    33e8:	4d10      	ldr	r5, [pc, #64]	; (342c <main+0x88>)
			
			//Run platform specifics
			main_platform();
    33ea:	4c11      	ldr	r4, [pc, #68]	; (3430 <main+0x8c>)
	while (true) 
	{
		/* Infinite loop */

			//Update floats from accelerometer
			recalculate_accelerometer_values();
    33ec:	47a8      	blx	r5
			
			//Run platform specifics
			main_platform();
    33ee:	47a0      	blx	r4
    33f0:	e7fc      	b.n	33ec <main+0x48>
    33f2:	46c0      	nop			; (mov r8, r8)
    33f4:	00002985 	.word	0x00002985
    33f8:	0000120d 	.word	0x0000120d
    33fc:	000011b1 	.word	0x000011b1
    3400:	00003399 	.word	0x00003399
    3404:	000011c1 	.word	0x000011c1
    3408:	00003389 	.word	0x00003389
    340c:	0000337d 	.word	0x0000337d
    3410:	00003371 	.word	0x00003371
    3414:	00000511 	.word	0x00000511
    3418:	00000919 	.word	0x00000919
    341c:	20000a30 	.word	0x20000a30
    3420:	000003e9 	.word	0x000003e9
    3424:	00003395 	.word	0x00003395
    3428:	00000b59 	.word	0x00000b59
    342c:	00000111 	.word	0x00000111
    3430:	00000981 	.word	0x00000981
    3434:	00000000 	.word	0x00000000

00003438 <atan>:
    3438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    343a:	4656      	mov	r6, sl
    343c:	464d      	mov	r5, r9
    343e:	4644      	mov	r4, r8
    3440:	465f      	mov	r7, fp
    3442:	4bc5      	ldr	r3, [pc, #788]	; (3758 <atan+0x320>)
    3444:	b4f0      	push	{r4, r5, r6, r7}
    3446:	004e      	lsls	r6, r1, #1
    3448:	4681      	mov	r9, r0
    344a:	4688      	mov	r8, r1
    344c:	468a      	mov	sl, r1
    344e:	0876      	lsrs	r6, r6, #1
    3450:	429e      	cmp	r6, r3
    3452:	dd0c      	ble.n	346e <atan+0x36>
    3454:	4bc1      	ldr	r3, [pc, #772]	; (375c <atan+0x324>)
    3456:	429e      	cmp	r6, r3
    3458:	dd00      	ble.n	345c <atan+0x24>
    345a:	e0a7      	b.n	35ac <atan+0x174>
    345c:	d100      	bne.n	3460 <atan+0x28>
    345e:	e0a2      	b.n	35a6 <atan+0x16e>
    3460:	4650      	mov	r0, sl
    3462:	4abf      	ldr	r2, [pc, #764]	; (3760 <atan+0x328>)
    3464:	2800      	cmp	r0, #0
    3466:	dc00      	bgt.n	346a <atan+0x32>
    3468:	e0e3      	b.n	3632 <atan+0x1fa>
    346a:	4bbe      	ldr	r3, [pc, #760]	; (3764 <atan+0x32c>)
    346c:	e0a6      	b.n	35bc <atan+0x184>
    346e:	4bbe      	ldr	r3, [pc, #760]	; (3768 <atan+0x330>)
    3470:	429e      	cmp	r6, r3
    3472:	dd00      	ble.n	3476 <atan+0x3e>
    3474:	e0b8      	b.n	35e8 <atan+0x1b0>
    3476:	4bbd      	ldr	r3, [pc, #756]	; (376c <atan+0x334>)
    3478:	429e      	cmp	r6, r3
    347a:	dc00      	bgt.n	347e <atan+0x46>
    347c:	e0a6      	b.n	35cc <atan+0x194>
    347e:	2401      	movs	r4, #1
    3480:	4264      	negs	r4, r4
    3482:	46a3      	mov	fp, r4
    3484:	464a      	mov	r2, r9
    3486:	4643      	mov	r3, r8
    3488:	4648      	mov	r0, r9
    348a:	4641      	mov	r1, r8
    348c:	f003 ffe6 	bl	745c <__aeabi_dmul>
    3490:	1c06      	adds	r6, r0, #0
    3492:	1c0f      	adds	r7, r1, #0
    3494:	1c32      	adds	r2, r6, #0
    3496:	1c3b      	adds	r3, r7, #0
    3498:	f003 ffe0 	bl	745c <__aeabi_dmul>
    349c:	4b8f      	ldr	r3, [pc, #572]	; (36dc <atan+0x2a4>)
    349e:	4a8e      	ldr	r2, [pc, #568]	; (36d8 <atan+0x2a0>)
    34a0:	1c04      	adds	r4, r0, #0
    34a2:	1c0d      	adds	r5, r1, #0
    34a4:	f003 ffda 	bl	745c <__aeabi_dmul>
    34a8:	4a8d      	ldr	r2, [pc, #564]	; (36e0 <atan+0x2a8>)
    34aa:	4b8e      	ldr	r3, [pc, #568]	; (36e4 <atan+0x2ac>)
    34ac:	f003 f84a 	bl	6544 <__aeabi_dadd>
    34b0:	1c22      	adds	r2, r4, #0
    34b2:	1c2b      	adds	r3, r5, #0
    34b4:	f003 ffd2 	bl	745c <__aeabi_dmul>
    34b8:	4a8b      	ldr	r2, [pc, #556]	; (36e8 <atan+0x2b0>)
    34ba:	4b8c      	ldr	r3, [pc, #560]	; (36ec <atan+0x2b4>)
    34bc:	f003 f842 	bl	6544 <__aeabi_dadd>
    34c0:	1c22      	adds	r2, r4, #0
    34c2:	1c2b      	adds	r3, r5, #0
    34c4:	f003 ffca 	bl	745c <__aeabi_dmul>
    34c8:	4a89      	ldr	r2, [pc, #548]	; (36f0 <atan+0x2b8>)
    34ca:	4b8a      	ldr	r3, [pc, #552]	; (36f4 <atan+0x2bc>)
    34cc:	f003 f83a 	bl	6544 <__aeabi_dadd>
    34d0:	1c22      	adds	r2, r4, #0
    34d2:	1c2b      	adds	r3, r5, #0
    34d4:	f003 ffc2 	bl	745c <__aeabi_dmul>
    34d8:	4a87      	ldr	r2, [pc, #540]	; (36f8 <atan+0x2c0>)
    34da:	4b88      	ldr	r3, [pc, #544]	; (36fc <atan+0x2c4>)
    34dc:	f003 f832 	bl	6544 <__aeabi_dadd>
    34e0:	1c22      	adds	r2, r4, #0
    34e2:	1c2b      	adds	r3, r5, #0
    34e4:	f003 ffba 	bl	745c <__aeabi_dmul>
    34e8:	4a85      	ldr	r2, [pc, #532]	; (3700 <atan+0x2c8>)
    34ea:	4b86      	ldr	r3, [pc, #536]	; (3704 <atan+0x2cc>)
    34ec:	f003 f82a 	bl	6544 <__aeabi_dadd>
    34f0:	1c32      	adds	r2, r6, #0
    34f2:	1c3b      	adds	r3, r7, #0
    34f4:	f003 ffb2 	bl	745c <__aeabi_dmul>
    34f8:	4a83      	ldr	r2, [pc, #524]	; (3708 <atan+0x2d0>)
    34fa:	4b84      	ldr	r3, [pc, #528]	; (370c <atan+0x2d4>)
    34fc:	1c06      	adds	r6, r0, #0
    34fe:	1c0f      	adds	r7, r1, #0
    3500:	1c20      	adds	r0, r4, #0
    3502:	1c29      	adds	r1, r5, #0
    3504:	f003 ffaa 	bl	745c <__aeabi_dmul>
    3508:	4a81      	ldr	r2, [pc, #516]	; (3710 <atan+0x2d8>)
    350a:	4b82      	ldr	r3, [pc, #520]	; (3714 <atan+0x2dc>)
    350c:	f004 fa36 	bl	797c <__aeabi_dsub>
    3510:	1c22      	adds	r2, r4, #0
    3512:	1c2b      	adds	r3, r5, #0
    3514:	f003 ffa2 	bl	745c <__aeabi_dmul>
    3518:	4a7f      	ldr	r2, [pc, #508]	; (3718 <atan+0x2e0>)
    351a:	4b80      	ldr	r3, [pc, #512]	; (371c <atan+0x2e4>)
    351c:	f004 fa2e 	bl	797c <__aeabi_dsub>
    3520:	1c22      	adds	r2, r4, #0
    3522:	1c2b      	adds	r3, r5, #0
    3524:	f003 ff9a 	bl	745c <__aeabi_dmul>
    3528:	4a7d      	ldr	r2, [pc, #500]	; (3720 <atan+0x2e8>)
    352a:	4b7e      	ldr	r3, [pc, #504]	; (3724 <atan+0x2ec>)
    352c:	f004 fa26 	bl	797c <__aeabi_dsub>
    3530:	1c22      	adds	r2, r4, #0
    3532:	1c2b      	adds	r3, r5, #0
    3534:	f003 ff92 	bl	745c <__aeabi_dmul>
    3538:	4a7b      	ldr	r2, [pc, #492]	; (3728 <atan+0x2f0>)
    353a:	4b7c      	ldr	r3, [pc, #496]	; (372c <atan+0x2f4>)
    353c:	f004 fa1e 	bl	797c <__aeabi_dsub>
    3540:	1c22      	adds	r2, r4, #0
    3542:	1c2b      	adds	r3, r5, #0
    3544:	f003 ff8a 	bl	745c <__aeabi_dmul>
    3548:	1c02      	adds	r2, r0, #0
    354a:	4658      	mov	r0, fp
    354c:	1c0b      	adds	r3, r1, #0
    354e:	3001      	adds	r0, #1
    3550:	d100      	bne.n	3554 <atan+0x11c>
    3552:	e070      	b.n	3636 <atan+0x1fe>
    3554:	4659      	mov	r1, fp
    3556:	00cc      	lsls	r4, r1, #3
    3558:	1c30      	adds	r0, r6, #0
    355a:	1c39      	adds	r1, r7, #0
    355c:	f002 fff2 	bl	6544 <__aeabi_dadd>
    3560:	464a      	mov	r2, r9
    3562:	4643      	mov	r3, r8
    3564:	f003 ff7a 	bl	745c <__aeabi_dmul>
    3568:	4d81      	ldr	r5, [pc, #516]	; (3770 <atan+0x338>)
    356a:	1c0b      	adds	r3, r1, #0
    356c:	4981      	ldr	r1, [pc, #516]	; (3774 <atan+0x33c>)
    356e:	192d      	adds	r5, r5, r4
    3570:	1c02      	adds	r2, r0, #0
    3572:	190c      	adds	r4, r1, r4
    3574:	1c10      	adds	r0, r2, #0
    3576:	1c19      	adds	r1, r3, #0
    3578:	6822      	ldr	r2, [r4, #0]
    357a:	6863      	ldr	r3, [r4, #4]
    357c:	f004 f9fe 	bl	797c <__aeabi_dsub>
    3580:	464a      	mov	r2, r9
    3582:	4643      	mov	r3, r8
    3584:	f004 f9fa 	bl	797c <__aeabi_dsub>
    3588:	1c02      	adds	r2, r0, #0
    358a:	1c0b      	adds	r3, r1, #0
    358c:	6828      	ldr	r0, [r5, #0]
    358e:	6869      	ldr	r1, [r5, #4]
    3590:	f004 f9f4 	bl	797c <__aeabi_dsub>
    3594:	1c02      	adds	r2, r0, #0
    3596:	4650      	mov	r0, sl
    3598:	1c0b      	adds	r3, r1, #0
    359a:	2800      	cmp	r0, #0
    359c:	da0e      	bge.n	35bc <atan+0x184>
    359e:	2080      	movs	r0, #128	; 0x80
    35a0:	0600      	lsls	r0, r0, #24
    35a2:	180b      	adds	r3, r1, r0
    35a4:	e00a      	b.n	35bc <atan+0x184>
    35a6:	2800      	cmp	r0, #0
    35a8:	d100      	bne.n	35ac <atan+0x174>
    35aa:	e759      	b.n	3460 <atan+0x28>
    35ac:	464a      	mov	r2, r9
    35ae:	4643      	mov	r3, r8
    35b0:	4648      	mov	r0, r9
    35b2:	4641      	mov	r1, r8
    35b4:	f002 ffc6 	bl	6544 <__aeabi_dadd>
    35b8:	1c02      	adds	r2, r0, #0
    35ba:	1c0b      	adds	r3, r1, #0
    35bc:	1c10      	adds	r0, r2, #0
    35be:	1c19      	adds	r1, r3, #0
    35c0:	bc3c      	pop	{r2, r3, r4, r5}
    35c2:	4690      	mov	r8, r2
    35c4:	4699      	mov	r9, r3
    35c6:	46a2      	mov	sl, r4
    35c8:	46ab      	mov	fp, r5
    35ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    35cc:	4a58      	ldr	r2, [pc, #352]	; (3730 <atan+0x2f8>)
    35ce:	4b59      	ldr	r3, [pc, #356]	; (3734 <atan+0x2fc>)
    35d0:	f002 ffb8 	bl	6544 <__aeabi_dadd>
    35d4:	4a58      	ldr	r2, [pc, #352]	; (3738 <atan+0x300>)
    35d6:	4b59      	ldr	r3, [pc, #356]	; (373c <atan+0x304>)
    35d8:	f002 f892 	bl	5700 <__aeabi_dcmpgt>
    35dc:	2800      	cmp	r0, #0
    35de:	d100      	bne.n	35e2 <atan+0x1aa>
    35e0:	e74d      	b.n	347e <atan+0x46>
    35e2:	464a      	mov	r2, r9
    35e4:	4643      	mov	r3, r8
    35e6:	e7e9      	b.n	35bc <atan+0x184>
    35e8:	f000 f8ce 	bl	3788 <fabs>
    35ec:	4b62      	ldr	r3, [pc, #392]	; (3778 <atan+0x340>)
    35ee:	1c04      	adds	r4, r0, #0
    35f0:	1c0d      	adds	r5, r1, #0
    35f2:	429e      	cmp	r6, r3
    35f4:	dc30      	bgt.n	3658 <atan+0x220>
    35f6:	4b61      	ldr	r3, [pc, #388]	; (377c <atan+0x344>)
    35f8:	429e      	cmp	r6, r3
    35fa:	dc56      	bgt.n	36aa <atan+0x272>
    35fc:	1c22      	adds	r2, r4, #0
    35fe:	1c2b      	adds	r3, r5, #0
    3600:	f002 ffa0 	bl	6544 <__aeabi_dadd>
    3604:	4a4c      	ldr	r2, [pc, #304]	; (3738 <atan+0x300>)
    3606:	4b4d      	ldr	r3, [pc, #308]	; (373c <atan+0x304>)
    3608:	f004 f9b8 	bl	797c <__aeabi_dsub>
    360c:	4a4c      	ldr	r2, [pc, #304]	; (3740 <atan+0x308>)
    360e:	4b4d      	ldr	r3, [pc, #308]	; (3744 <atan+0x30c>)
    3610:	1c06      	adds	r6, r0, #0
    3612:	1c0f      	adds	r7, r1, #0
    3614:	1c20      	adds	r0, r4, #0
    3616:	1c29      	adds	r1, r5, #0
    3618:	f002 ff94 	bl	6544 <__aeabi_dadd>
    361c:	1c02      	adds	r2, r0, #0
    361e:	1c0b      	adds	r3, r1, #0
    3620:	1c30      	adds	r0, r6, #0
    3622:	1c39      	adds	r1, r7, #0
    3624:	f003 fab0 	bl	6b88 <__aeabi_ddiv>
    3628:	4688      	mov	r8, r1
    362a:	2100      	movs	r1, #0
    362c:	4681      	mov	r9, r0
    362e:	468b      	mov	fp, r1
    3630:	e728      	b.n	3484 <atan+0x4c>
    3632:	4b53      	ldr	r3, [pc, #332]	; (3780 <atan+0x348>)
    3634:	e7c2      	b.n	35bc <atan+0x184>
    3636:	1c30      	adds	r0, r6, #0
    3638:	1c39      	adds	r1, r7, #0
    363a:	f002 ff83 	bl	6544 <__aeabi_dadd>
    363e:	464a      	mov	r2, r9
    3640:	4643      	mov	r3, r8
    3642:	f003 ff0b 	bl	745c <__aeabi_dmul>
    3646:	1c02      	adds	r2, r0, #0
    3648:	1c0b      	adds	r3, r1, #0
    364a:	4648      	mov	r0, r9
    364c:	4641      	mov	r1, r8
    364e:	f004 f995 	bl	797c <__aeabi_dsub>
    3652:	1c02      	adds	r2, r0, #0
    3654:	1c0b      	adds	r3, r1, #0
    3656:	e7b1      	b.n	35bc <atan+0x184>
    3658:	4b4a      	ldr	r3, [pc, #296]	; (3784 <atan+0x34c>)
    365a:	429e      	cmp	r6, r3
    365c:	dc1a      	bgt.n	3694 <atan+0x25c>
    365e:	4a3a      	ldr	r2, [pc, #232]	; (3748 <atan+0x310>)
    3660:	4b3a      	ldr	r3, [pc, #232]	; (374c <atan+0x314>)
    3662:	f004 f98b 	bl	797c <__aeabi_dsub>
    3666:	4a38      	ldr	r2, [pc, #224]	; (3748 <atan+0x310>)
    3668:	4b38      	ldr	r3, [pc, #224]	; (374c <atan+0x314>)
    366a:	1c06      	adds	r6, r0, #0
    366c:	1c0f      	adds	r7, r1, #0
    366e:	1c20      	adds	r0, r4, #0
    3670:	1c29      	adds	r1, r5, #0
    3672:	f003 fef3 	bl	745c <__aeabi_dmul>
    3676:	4a30      	ldr	r2, [pc, #192]	; (3738 <atan+0x300>)
    3678:	4b30      	ldr	r3, [pc, #192]	; (373c <atan+0x304>)
    367a:	f002 ff63 	bl	6544 <__aeabi_dadd>
    367e:	1c02      	adds	r2, r0, #0
    3680:	1c0b      	adds	r3, r1, #0
    3682:	1c30      	adds	r0, r6, #0
    3684:	1c39      	adds	r1, r7, #0
    3686:	f003 fa7f 	bl	6b88 <__aeabi_ddiv>
    368a:	4681      	mov	r9, r0
    368c:	2002      	movs	r0, #2
    368e:	4688      	mov	r8, r1
    3690:	4683      	mov	fp, r0
    3692:	e6f7      	b.n	3484 <atan+0x4c>
    3694:	482e      	ldr	r0, [pc, #184]	; (3750 <atan+0x318>)
    3696:	492f      	ldr	r1, [pc, #188]	; (3754 <atan+0x31c>)
    3698:	1c22      	adds	r2, r4, #0
    369a:	1c2b      	adds	r3, r5, #0
    369c:	f003 fa74 	bl	6b88 <__aeabi_ddiv>
    36a0:	4688      	mov	r8, r1
    36a2:	2103      	movs	r1, #3
    36a4:	4681      	mov	r9, r0
    36a6:	468b      	mov	fp, r1
    36a8:	e6ec      	b.n	3484 <atan+0x4c>
    36aa:	4a23      	ldr	r2, [pc, #140]	; (3738 <atan+0x300>)
    36ac:	4b23      	ldr	r3, [pc, #140]	; (373c <atan+0x304>)
    36ae:	f004 f965 	bl	797c <__aeabi_dsub>
    36b2:	4a21      	ldr	r2, [pc, #132]	; (3738 <atan+0x300>)
    36b4:	4b21      	ldr	r3, [pc, #132]	; (373c <atan+0x304>)
    36b6:	1c06      	adds	r6, r0, #0
    36b8:	1c0f      	adds	r7, r1, #0
    36ba:	1c20      	adds	r0, r4, #0
    36bc:	1c29      	adds	r1, r5, #0
    36be:	f002 ff41 	bl	6544 <__aeabi_dadd>
    36c2:	1c0b      	adds	r3, r1, #0
    36c4:	1c02      	adds	r2, r0, #0
    36c6:	1c39      	adds	r1, r7, #0
    36c8:	1c30      	adds	r0, r6, #0
    36ca:	f003 fa5d 	bl	6b88 <__aeabi_ddiv>
    36ce:	2301      	movs	r3, #1
    36d0:	4681      	mov	r9, r0
    36d2:	4688      	mov	r8, r1
    36d4:	469b      	mov	fp, r3
    36d6:	e6d5      	b.n	3484 <atan+0x4c>
    36d8:	e322da11 	.word	0xe322da11
    36dc:	3f90ad3a 	.word	0x3f90ad3a
    36e0:	24760deb 	.word	0x24760deb
    36e4:	3fa97b4b 	.word	0x3fa97b4b
    36e8:	a0d03d51 	.word	0xa0d03d51
    36ec:	3fb10d66 	.word	0x3fb10d66
    36f0:	c54c206e 	.word	0xc54c206e
    36f4:	3fb745cd 	.word	0x3fb745cd
    36f8:	920083ff 	.word	0x920083ff
    36fc:	3fc24924 	.word	0x3fc24924
    3700:	5555550d 	.word	0x5555550d
    3704:	3fd55555 	.word	0x3fd55555
    3708:	2c6a6c2f 	.word	0x2c6a6c2f
    370c:	bfa2b444 	.word	0xbfa2b444
    3710:	52defd9a 	.word	0x52defd9a
    3714:	3fadde2d 	.word	0x3fadde2d
    3718:	af749a6d 	.word	0xaf749a6d
    371c:	3fb3b0f2 	.word	0x3fb3b0f2
    3720:	fe231671 	.word	0xfe231671
    3724:	3fbc71c6 	.word	0x3fbc71c6
    3728:	9998ebc4 	.word	0x9998ebc4
    372c:	3fc99999 	.word	0x3fc99999
    3730:	8800759c 	.word	0x8800759c
    3734:	7e37e43c 	.word	0x7e37e43c
    3738:	00000000 	.word	0x00000000
    373c:	3ff00000 	.word	0x3ff00000
    3740:	00000000 	.word	0x00000000
    3744:	40000000 	.word	0x40000000
    3748:	00000000 	.word	0x00000000
    374c:	3ff80000 	.word	0x3ff80000
    3750:	00000000 	.word	0x00000000
    3754:	bff00000 	.word	0xbff00000
    3758:	440fffff 	.word	0x440fffff
    375c:	7ff00000 	.word	0x7ff00000
    3760:	54442d18 	.word	0x54442d18
    3764:	3ff921fb 	.word	0x3ff921fb
    3768:	3fdbffff 	.word	0x3fdbffff
    376c:	3e1fffff 	.word	0x3e1fffff
    3770:	00008630 	.word	0x00008630
    3774:	00008610 	.word	0x00008610
    3778:	3ff2ffff 	.word	0x3ff2ffff
    377c:	3fe5ffff 	.word	0x3fe5ffff
    3780:	bff921fb 	.word	0xbff921fb
    3784:	40037fff 	.word	0x40037fff

00003788 <fabs>:
    3788:	004b      	lsls	r3, r1, #1
    378a:	0859      	lsrs	r1, r3, #1
    378c:	4770      	bx	lr
    378e:	46c0      	nop			; (mov r8, r8)

00003790 <sqrt>:
    3790:	b5f0      	push	{r4, r5, r6, r7, lr}
    3792:	4647      	mov	r7, r8
    3794:	b480      	push	{r7}
    3796:	b08a      	sub	sp, #40	; 0x28
    3798:	1c04      	adds	r4, r0, #0
    379a:	1c0d      	adds	r5, r1, #0
    379c:	f000 f858 	bl	3850 <__ieee754_sqrt>
    37a0:	4a29      	ldr	r2, [pc, #164]	; (3848 <sqrt+0xb8>)
    37a2:	2300      	movs	r3, #0
    37a4:	56d3      	ldrsb	r3, [r2, r3]
    37a6:	4690      	mov	r8, r2
    37a8:	1c06      	adds	r6, r0, #0
    37aa:	1c0f      	adds	r7, r1, #0
    37ac:	3301      	adds	r3, #1
    37ae:	d00d      	beq.n	37cc <sqrt+0x3c>
    37b0:	1c20      	adds	r0, r4, #0
    37b2:	1c29      	adds	r1, r5, #0
    37b4:	f000 f932 	bl	3a1c <__fpclassifyd>
    37b8:	2800      	cmp	r0, #0
    37ba:	d007      	beq.n	37cc <sqrt+0x3c>
    37bc:	1c20      	adds	r0, r4, #0
    37be:	1c29      	adds	r1, r5, #0
    37c0:	4b20      	ldr	r3, [pc, #128]	; (3844 <sqrt+0xb4>)
    37c2:	4a1f      	ldr	r2, [pc, #124]	; (3840 <sqrt+0xb0>)
    37c4:	f001 ff88 	bl	56d8 <__aeabi_dcmplt>
    37c8:	2800      	cmp	r0, #0
    37ca:	d105      	bne.n	37d8 <sqrt+0x48>
    37cc:	1c30      	adds	r0, r6, #0
    37ce:	1c39      	adds	r1, r7, #0
    37d0:	b00a      	add	sp, #40	; 0x28
    37d2:	bc04      	pop	{r2}
    37d4:	4690      	mov	r8, r2
    37d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    37d8:	2301      	movs	r3, #1
    37da:	9300      	str	r3, [sp, #0]
    37dc:	4b1b      	ldr	r3, [pc, #108]	; (384c <sqrt+0xbc>)
    37de:	9404      	str	r4, [sp, #16]
    37e0:	9505      	str	r5, [sp, #20]
    37e2:	9301      	str	r3, [sp, #4]
    37e4:	2300      	movs	r3, #0
    37e6:	9308      	str	r3, [sp, #32]
    37e8:	4643      	mov	r3, r8
    37ea:	9402      	str	r4, [sp, #8]
    37ec:	9503      	str	r5, [sp, #12]
    37ee:	781c      	ldrb	r4, [r3, #0]
    37f0:	2c00      	cmp	r4, #0
    37f2:	d10e      	bne.n	3812 <sqrt+0x82>
    37f4:	4b13      	ldr	r3, [pc, #76]	; (3844 <sqrt+0xb4>)
    37f6:	4a12      	ldr	r2, [pc, #72]	; (3840 <sqrt+0xb0>)
    37f8:	9206      	str	r2, [sp, #24]
    37fa:	9307      	str	r3, [sp, #28]
    37fc:	4668      	mov	r0, sp
    37fe:	f000 f93d 	bl	3a7c <matherr>
    3802:	2800      	cmp	r0, #0
    3804:	d00f      	beq.n	3826 <sqrt+0x96>
    3806:	9b08      	ldr	r3, [sp, #32]
    3808:	2b00      	cmp	r3, #0
    380a:	d111      	bne.n	3830 <sqrt+0xa0>
    380c:	9e06      	ldr	r6, [sp, #24]
    380e:	9f07      	ldr	r7, [sp, #28]
    3810:	e7dc      	b.n	37cc <sqrt+0x3c>
    3812:	490c      	ldr	r1, [pc, #48]	; (3844 <sqrt+0xb4>)
    3814:	480a      	ldr	r0, [pc, #40]	; (3840 <sqrt+0xb0>)
    3816:	1c02      	adds	r2, r0, #0
    3818:	1c0b      	adds	r3, r1, #0
    381a:	f003 f9b5 	bl	6b88 <__aeabi_ddiv>
    381e:	9006      	str	r0, [sp, #24]
    3820:	9107      	str	r1, [sp, #28]
    3822:	2c02      	cmp	r4, #2
    3824:	d1ea      	bne.n	37fc <sqrt+0x6c>
    3826:	f000 f92b 	bl	3a80 <__errno>
    382a:	2321      	movs	r3, #33	; 0x21
    382c:	6003      	str	r3, [r0, #0]
    382e:	e7ea      	b.n	3806 <sqrt+0x76>
    3830:	f000 f926 	bl	3a80 <__errno>
    3834:	9c08      	ldr	r4, [sp, #32]
    3836:	6004      	str	r4, [r0, #0]
    3838:	e7e8      	b.n	380c <sqrt+0x7c>
    383a:	46c0      	nop			; (mov r8, r8)
    383c:	46c0      	nop			; (mov r8, r8)
    383e:	46c0      	nop			; (mov r8, r8)
	...
    3848:	2000000d 	.word	0x2000000d
    384c:	00008650 	.word	0x00008650

00003850 <__ieee754_sqrt>:
    3850:	b5f0      	push	{r4, r5, r6, r7, lr}
    3852:	465f      	mov	r7, fp
    3854:	4656      	mov	r6, sl
    3856:	464d      	mov	r5, r9
    3858:	4644      	mov	r4, r8
    385a:	b4f0      	push	{r4, r5, r6, r7}
    385c:	4e6c      	ldr	r6, [pc, #432]	; (3a10 <__ieee754_sqrt+0x1c0>)
    385e:	1c0d      	adds	r5, r1, #0
    3860:	1c37      	adds	r7, r6, #0
    3862:	b083      	sub	sp, #12
    3864:	1c04      	adds	r4, r0, #0
    3866:	1c02      	adds	r2, r0, #0
    3868:	1c0b      	adds	r3, r1, #0
    386a:	402f      	ands	r7, r5
    386c:	42b7      	cmp	r7, r6
    386e:	d100      	bne.n	3872 <__ieee754_sqrt+0x22>
    3870:	e0ad      	b.n	39ce <__ieee754_sqrt+0x17e>
    3872:	2900      	cmp	r1, #0
    3874:	dc00      	bgt.n	3878 <__ieee754_sqrt+0x28>
    3876:	e08b      	b.n	3990 <__ieee754_sqrt+0x140>
    3878:	152f      	asrs	r7, r5, #20
    387a:	d100      	bne.n	387e <__ieee754_sqrt+0x2e>
    387c:	e094      	b.n	39a8 <__ieee754_sqrt+0x158>
    387e:	4d65      	ldr	r5, [pc, #404]	; (3a14 <__ieee754_sqrt+0x1c4>)
    3880:	0309      	lsls	r1, r1, #12
    3882:	2380      	movs	r3, #128	; 0x80
    3884:	0b09      	lsrs	r1, r1, #12
    3886:	035b      	lsls	r3, r3, #13
    3888:	197f      	adds	r7, r7, r5
    388a:	430b      	orrs	r3, r1
    388c:	07fe      	lsls	r6, r7, #31
    388e:	d500      	bpl.n	3892 <__ieee754_sqrt+0x42>
    3890:	e070      	b.n	3974 <__ieee754_sqrt+0x124>
    3892:	107f      	asrs	r7, r7, #1
    3894:	0fc2      	lsrs	r2, r0, #31
    3896:	46b8      	mov	r8, r7
    3898:	005b      	lsls	r3, r3, #1
    389a:	2700      	movs	r7, #0
    389c:	2180      	movs	r1, #128	; 0x80
    389e:	189b      	adds	r3, r3, r2
    38a0:	2416      	movs	r4, #22
    38a2:	0042      	lsls	r2, r0, #1
    38a4:	9700      	str	r7, [sp, #0]
    38a6:	2000      	movs	r0, #0
    38a8:	0389      	lsls	r1, r1, #14
    38aa:	1845      	adds	r5, r0, r1
    38ac:	429d      	cmp	r5, r3
    38ae:	dc04      	bgt.n	38ba <__ieee754_sqrt+0x6a>
    38b0:	1868      	adds	r0, r5, r1
    38b2:	1b5b      	subs	r3, r3, r5
    38b4:	9d00      	ldr	r5, [sp, #0]
    38b6:	186d      	adds	r5, r5, r1
    38b8:	9500      	str	r5, [sp, #0]
    38ba:	0fd5      	lsrs	r5, r2, #31
    38bc:	005b      	lsls	r3, r3, #1
    38be:	3c01      	subs	r4, #1
    38c0:	195b      	adds	r3, r3, r5
    38c2:	0052      	lsls	r2, r2, #1
    38c4:	0849      	lsrs	r1, r1, #1
    38c6:	2c00      	cmp	r4, #0
    38c8:	d1ef      	bne.n	38aa <__ieee754_sqrt+0x5a>
    38ca:	2180      	movs	r1, #128	; 0x80
    38cc:	2600      	movs	r6, #0
    38ce:	0609      	lsls	r1, r1, #24
    38d0:	2520      	movs	r5, #32
    38d2:	9601      	str	r6, [sp, #4]
    38d4:	46b4      	mov	ip, r6
    38d6:	4689      	mov	r9, r1
    38d8:	e009      	b.n	38ee <__ieee754_sqrt+0x9e>
    38da:	4283      	cmp	r3, r0
    38dc:	d046      	beq.n	396c <__ieee754_sqrt+0x11c>
    38de:	0fd4      	lsrs	r4, r2, #31
    38e0:	005b      	lsls	r3, r3, #1
    38e2:	3d01      	subs	r5, #1
    38e4:	191b      	adds	r3, r3, r4
    38e6:	0052      	lsls	r2, r2, #1
    38e8:	0849      	lsrs	r1, r1, #1
    38ea:	2d00      	cmp	r5, #0
    38ec:	d01c      	beq.n	3928 <__ieee754_sqrt+0xd8>
    38ee:	4666      	mov	r6, ip
    38f0:	198c      	adds	r4, r1, r6
    38f2:	4283      	cmp	r3, r0
    38f4:	ddf1      	ble.n	38da <__ieee754_sqrt+0x8a>
    38f6:	1867      	adds	r7, r4, r1
    38f8:	0fe6      	lsrs	r6, r4, #31
    38fa:	46bc      	mov	ip, r7
    38fc:	07f6      	lsls	r6, r6, #31
    38fe:	4682      	mov	sl, r0
    3900:	454e      	cmp	r6, r9
    3902:	d02c      	beq.n	395e <__ieee754_sqrt+0x10e>
    3904:	1a1b      	subs	r3, r3, r0
    3906:	42a2      	cmp	r2, r4
    3908:	4180      	sbcs	r0, r0
    390a:	4240      	negs	r0, r0
    390c:	9f01      	ldr	r7, [sp, #4]
    390e:	1a1b      	subs	r3, r3, r0
    3910:	1b12      	subs	r2, r2, r4
    3912:	187f      	adds	r7, r7, r1
    3914:	0fd4      	lsrs	r4, r2, #31
    3916:	005b      	lsls	r3, r3, #1
    3918:	3d01      	subs	r5, #1
    391a:	9701      	str	r7, [sp, #4]
    391c:	4650      	mov	r0, sl
    391e:	191b      	adds	r3, r3, r4
    3920:	0052      	lsls	r2, r2, #1
    3922:	0849      	lsrs	r1, r1, #1
    3924:	2d00      	cmp	r5, #0
    3926:	d1e2      	bne.n	38ee <__ieee754_sqrt+0x9e>
    3928:	4313      	orrs	r3, r2
    392a:	d128      	bne.n	397e <__ieee754_sqrt+0x12e>
    392c:	9801      	ldr	r0, [sp, #4]
    392e:	0843      	lsrs	r3, r0, #1
    3930:	9d00      	ldr	r5, [sp, #0]
    3932:	4e39      	ldr	r6, [pc, #228]	; (3a18 <__ieee754_sqrt+0x1c8>)
    3934:	106a      	asrs	r2, r5, #1
    3936:	1992      	adds	r2, r2, r6
    3938:	07ed      	lsls	r5, r5, #31
    393a:	d502      	bpl.n	3942 <__ieee754_sqrt+0xf2>
    393c:	2180      	movs	r1, #128	; 0x80
    393e:	0609      	lsls	r1, r1, #24
    3940:	430b      	orrs	r3, r1
    3942:	4640      	mov	r0, r8
    3944:	0507      	lsls	r7, r0, #20
    3946:	18b9      	adds	r1, r7, r2
    3948:	1c1c      	adds	r4, r3, #0
    394a:	1c0d      	adds	r5, r1, #0
    394c:	1c20      	adds	r0, r4, #0
    394e:	1c29      	adds	r1, r5, #0
    3950:	b003      	add	sp, #12
    3952:	bc3c      	pop	{r2, r3, r4, r5}
    3954:	4690      	mov	r8, r2
    3956:	4699      	mov	r9, r3
    3958:	46a2      	mov	sl, r4
    395a:	46ab      	mov	fp, r5
    395c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    395e:	0fff      	lsrs	r7, r7, #31
    3960:	07ff      	lsls	r7, r7, #31
    3962:	427e      	negs	r6, r7
    3964:	417e      	adcs	r6, r7
    3966:	46b2      	mov	sl, r6
    3968:	4482      	add	sl, r0
    396a:	e7cb      	b.n	3904 <__ieee754_sqrt+0xb4>
    396c:	4294      	cmp	r4, r2
    396e:	d9c2      	bls.n	38f6 <__ieee754_sqrt+0xa6>
    3970:	1c18      	adds	r0, r3, #0
    3972:	e7b4      	b.n	38de <__ieee754_sqrt+0x8e>
    3974:	0fc2      	lsrs	r2, r0, #31
    3976:	005b      	lsls	r3, r3, #1
    3978:	189b      	adds	r3, r3, r2
    397a:	0040      	lsls	r0, r0, #1
    397c:	e789      	b.n	3892 <__ieee754_sqrt+0x42>
    397e:	9901      	ldr	r1, [sp, #4]
    3980:	3101      	adds	r1, #1
    3982:	d02f      	beq.n	39e4 <__ieee754_sqrt+0x194>
    3984:	9c01      	ldr	r4, [sp, #4]
    3986:	2301      	movs	r3, #1
    3988:	4023      	ands	r3, r4
    398a:	191b      	adds	r3, r3, r4
    398c:	085b      	lsrs	r3, r3, #1
    398e:	e7cf      	b.n	3930 <__ieee754_sqrt+0xe0>
    3990:	006b      	lsls	r3, r5, #1
    3992:	085b      	lsrs	r3, r3, #1
    3994:	431a      	orrs	r2, r3
    3996:	d0d9      	beq.n	394c <__ieee754_sqrt+0xfc>
    3998:	2700      	movs	r7, #0
    399a:	2900      	cmp	r1, #0
    399c:	d12b      	bne.n	39f6 <__ieee754_sqrt+0x1a6>
    399e:	0ac1      	lsrs	r1, r0, #11
    39a0:	3f15      	subs	r7, #21
    39a2:	0540      	lsls	r0, r0, #21
    39a4:	2900      	cmp	r1, #0
    39a6:	d0fa      	beq.n	399e <__ieee754_sqrt+0x14e>
    39a8:	2280      	movs	r2, #128	; 0x80
    39aa:	0352      	lsls	r2, r2, #13
    39ac:	4211      	tst	r1, r2
    39ae:	d11e      	bne.n	39ee <__ieee754_sqrt+0x19e>
    39b0:	2300      	movs	r3, #0
    39b2:	0049      	lsls	r1, r1, #1
    39b4:	3301      	adds	r3, #1
    39b6:	4211      	tst	r1, r2
    39b8:	d0fb      	beq.n	39b2 <__ieee754_sqrt+0x162>
    39ba:	2401      	movs	r4, #1
    39bc:	2220      	movs	r2, #32
    39be:	1ae4      	subs	r4, r4, r3
    39c0:	1ad2      	subs	r2, r2, r3
    39c2:	193f      	adds	r7, r7, r4
    39c4:	1c04      	adds	r4, r0, #0
    39c6:	40d4      	lsrs	r4, r2
    39c8:	4321      	orrs	r1, r4
    39ca:	4098      	lsls	r0, r3
    39cc:	e757      	b.n	387e <__ieee754_sqrt+0x2e>
    39ce:	1c20      	adds	r0, r4, #0
    39d0:	1c29      	adds	r1, r5, #0
    39d2:	f003 fd43 	bl	745c <__aeabi_dmul>
    39d6:	1c22      	adds	r2, r4, #0
    39d8:	1c2b      	adds	r3, r5, #0
    39da:	f002 fdb3 	bl	6544 <__aeabi_dadd>
    39de:	1c04      	adds	r4, r0, #0
    39e0:	1c0d      	adds	r5, r1, #0
    39e2:	e7b3      	b.n	394c <__ieee754_sqrt+0xfc>
    39e4:	9a00      	ldr	r2, [sp, #0]
    39e6:	2300      	movs	r3, #0
    39e8:	3201      	adds	r2, #1
    39ea:	9200      	str	r2, [sp, #0]
    39ec:	e7a0      	b.n	3930 <__ieee754_sqrt+0xe0>
    39ee:	2220      	movs	r2, #32
    39f0:	2401      	movs	r4, #1
    39f2:	2300      	movs	r3, #0
    39f4:	e7e5      	b.n	39c2 <__ieee754_sqrt+0x172>
    39f6:	1c22      	adds	r2, r4, #0
    39f8:	1c2b      	adds	r3, r5, #0
    39fa:	1c20      	adds	r0, r4, #0
    39fc:	1c29      	adds	r1, r5, #0
    39fe:	f003 ffbd 	bl	797c <__aeabi_dsub>
    3a02:	1c02      	adds	r2, r0, #0
    3a04:	1c0b      	adds	r3, r1, #0
    3a06:	f003 f8bf 	bl	6b88 <__aeabi_ddiv>
    3a0a:	1c04      	adds	r4, r0, #0
    3a0c:	1c0d      	adds	r5, r1, #0
    3a0e:	e79d      	b.n	394c <__ieee754_sqrt+0xfc>
    3a10:	7ff00000 	.word	0x7ff00000
    3a14:	fffffc01 	.word	0xfffffc01
    3a18:	3fe00000 	.word	0x3fe00000

00003a1c <__fpclassifyd>:
    3a1c:	1c0b      	adds	r3, r1, #0
    3a1e:	1c01      	adds	r1, r0, #0
    3a20:	1c02      	adds	r2, r0, #0
    3a22:	b530      	push	{r4, r5, lr}
    3a24:	4319      	orrs	r1, r3
    3a26:	2002      	movs	r0, #2
    3a28:	2900      	cmp	r1, #0
    3a2a:	d100      	bne.n	3a2e <__fpclassifyd+0x12>
    3a2c:	bd30      	pop	{r4, r5, pc}
    3a2e:	2180      	movs	r1, #128	; 0x80
    3a30:	0609      	lsls	r1, r1, #24
    3a32:	428b      	cmp	r3, r1
    3a34:	d016      	beq.n	3a64 <__fpclassifyd+0x48>
    3a36:	490d      	ldr	r1, [pc, #52]	; (3a6c <__fpclassifyd+0x50>)
    3a38:	2004      	movs	r0, #4
    3a3a:	185c      	adds	r4, r3, r1
    3a3c:	490c      	ldr	r1, [pc, #48]	; (3a70 <__fpclassifyd+0x54>)
    3a3e:	428c      	cmp	r4, r1
    3a40:	d9f4      	bls.n	3a2c <__fpclassifyd+0x10>
    3a42:	4d0c      	ldr	r5, [pc, #48]	; (3a74 <__fpclassifyd+0x58>)
    3a44:	195c      	adds	r4, r3, r5
    3a46:	428c      	cmp	r4, r1
    3a48:	d9f0      	bls.n	3a2c <__fpclassifyd+0x10>
    3a4a:	4c0b      	ldr	r4, [pc, #44]	; (3a78 <__fpclassifyd+0x5c>)
    3a4c:	0059      	lsls	r1, r3, #1
    3a4e:	0849      	lsrs	r1, r1, #1
    3a50:	2003      	movs	r0, #3
    3a52:	42a1      	cmp	r1, r4
    3a54:	d9ea      	bls.n	3a2c <__fpclassifyd+0x10>
    3a56:	4c07      	ldr	r4, [pc, #28]	; (3a74 <__fpclassifyd+0x58>)
    3a58:	2000      	movs	r0, #0
    3a5a:	42a1      	cmp	r1, r4
    3a5c:	d1e6      	bne.n	3a2c <__fpclassifyd+0x10>
    3a5e:	4250      	negs	r0, r2
    3a60:	4150      	adcs	r0, r2
    3a62:	e7e3      	b.n	3a2c <__fpclassifyd+0x10>
    3a64:	2a00      	cmp	r2, #0
    3a66:	d0e1      	beq.n	3a2c <__fpclassifyd+0x10>
    3a68:	e7ef      	b.n	3a4a <__fpclassifyd+0x2e>
    3a6a:	46c0      	nop			; (mov r8, r8)
    3a6c:	fff00000 	.word	0xfff00000
    3a70:	7fdfffff 	.word	0x7fdfffff
    3a74:	7ff00000 	.word	0x7ff00000
    3a78:	000fffff 	.word	0x000fffff

00003a7c <matherr>:
    3a7c:	2000      	movs	r0, #0
    3a7e:	4770      	bx	lr

00003a80 <__errno>:
    3a80:	4b01      	ldr	r3, [pc, #4]	; (3a88 <__errno+0x8>)
    3a82:	6818      	ldr	r0, [r3, #0]
    3a84:	4770      	bx	lr
    3a86:	46c0      	nop			; (mov r8, r8)
    3a88:	20000070 	.word	0x20000070

00003a8c <__libc_init_array>:
    3a8c:	b570      	push	{r4, r5, r6, lr}
    3a8e:	4b0e      	ldr	r3, [pc, #56]	; (3ac8 <__libc_init_array+0x3c>)
    3a90:	4d0e      	ldr	r5, [pc, #56]	; (3acc <__libc_init_array+0x40>)
    3a92:	2400      	movs	r4, #0
    3a94:	1aed      	subs	r5, r5, r3
    3a96:	10ad      	asrs	r5, r5, #2
    3a98:	1c1e      	adds	r6, r3, #0
    3a9a:	42ac      	cmp	r4, r5
    3a9c:	d004      	beq.n	3aa8 <__libc_init_array+0x1c>
    3a9e:	00a3      	lsls	r3, r4, #2
    3aa0:	58f3      	ldr	r3, [r6, r3]
    3aa2:	4798      	blx	r3
    3aa4:	3401      	adds	r4, #1
    3aa6:	e7f8      	b.n	3a9a <__libc_init_array+0xe>
    3aa8:	f004 ff1c 	bl	88e4 <_init>
    3aac:	4b08      	ldr	r3, [pc, #32]	; (3ad0 <__libc_init_array+0x44>)
    3aae:	4d09      	ldr	r5, [pc, #36]	; (3ad4 <__libc_init_array+0x48>)
    3ab0:	2400      	movs	r4, #0
    3ab2:	1aed      	subs	r5, r5, r3
    3ab4:	10ad      	asrs	r5, r5, #2
    3ab6:	1c1e      	adds	r6, r3, #0
    3ab8:	42ac      	cmp	r4, r5
    3aba:	d004      	beq.n	3ac6 <__libc_init_array+0x3a>
    3abc:	00a3      	lsls	r3, r4, #2
    3abe:	58f3      	ldr	r3, [r6, r3]
    3ac0:	4798      	blx	r3
    3ac2:	3401      	adds	r4, #1
    3ac4:	e7f8      	b.n	3ab8 <__libc_init_array+0x2c>
    3ac6:	bd70      	pop	{r4, r5, r6, pc}
    3ac8:	000088f0 	.word	0x000088f0
    3acc:	000088f0 	.word	0x000088f0
    3ad0:	000088f0 	.word	0x000088f0
    3ad4:	000088f4 	.word	0x000088f4

00003ad8 <memcpy>:
    3ad8:	b510      	push	{r4, lr}
    3ada:	2300      	movs	r3, #0
    3adc:	4293      	cmp	r3, r2
    3ade:	d003      	beq.n	3ae8 <memcpy+0x10>
    3ae0:	5ccc      	ldrb	r4, [r1, r3]
    3ae2:	54c4      	strb	r4, [r0, r3]
    3ae4:	3301      	adds	r3, #1
    3ae6:	e7f9      	b.n	3adc <memcpy+0x4>
    3ae8:	bd10      	pop	{r4, pc}

00003aea <memset>:
    3aea:	1c03      	adds	r3, r0, #0
    3aec:	1882      	adds	r2, r0, r2
    3aee:	4293      	cmp	r3, r2
    3af0:	d002      	beq.n	3af8 <memset+0xe>
    3af2:	7019      	strb	r1, [r3, #0]
    3af4:	3301      	adds	r3, #1
    3af6:	e7fa      	b.n	3aee <memset+0x4>
    3af8:	4770      	bx	lr

00003afa <strlen>:
    3afa:	2300      	movs	r3, #0
    3afc:	5cc2      	ldrb	r2, [r0, r3]
    3afe:	3301      	adds	r3, #1
    3b00:	2a00      	cmp	r2, #0
    3b02:	d1fb      	bne.n	3afc <strlen+0x2>
    3b04:	1e58      	subs	r0, r3, #1
    3b06:	4770      	bx	lr

00003b08 <__cvt>:
    3b08:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b0a:	b08b      	sub	sp, #44	; 0x2c
    3b0c:	1c16      	adds	r6, r2, #0
    3b0e:	1c1c      	adds	r4, r3, #0
    3b10:	9912      	ldr	r1, [sp, #72]	; 0x48
    3b12:	d504      	bpl.n	3b1e <__cvt+0x16>
    3b14:	2280      	movs	r2, #128	; 0x80
    3b16:	0612      	lsls	r2, r2, #24
    3b18:	18a4      	adds	r4, r4, r2
    3b1a:	232d      	movs	r3, #45	; 0x2d
    3b1c:	e000      	b.n	3b20 <__cvt+0x18>
    3b1e:	2300      	movs	r3, #0
    3b20:	9f14      	ldr	r7, [sp, #80]	; 0x50
    3b22:	700b      	strb	r3, [r1, #0]
    3b24:	2320      	movs	r3, #32
    3b26:	439f      	bics	r7, r3
    3b28:	2f46      	cmp	r7, #70	; 0x46
    3b2a:	d008      	beq.n	3b3e <__cvt+0x36>
    3b2c:	1c3a      	adds	r2, r7, #0
    3b2e:	3a45      	subs	r2, #69	; 0x45
    3b30:	4251      	negs	r1, r2
    3b32:	414a      	adcs	r2, r1
    3b34:	9910      	ldr	r1, [sp, #64]	; 0x40
    3b36:	2302      	movs	r3, #2
    3b38:	1889      	adds	r1, r1, r2
    3b3a:	9110      	str	r1, [sp, #64]	; 0x40
    3b3c:	e000      	b.n	3b40 <__cvt+0x38>
    3b3e:	2303      	movs	r3, #3
    3b40:	9300      	str	r3, [sp, #0]
    3b42:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    3b44:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3b46:	9302      	str	r3, [sp, #8]
    3b48:	ab08      	add	r3, sp, #32
    3b4a:	9303      	str	r3, [sp, #12]
    3b4c:	ab09      	add	r3, sp, #36	; 0x24
    3b4e:	9201      	str	r2, [sp, #4]
    3b50:	9304      	str	r3, [sp, #16]
    3b52:	1c32      	adds	r2, r6, #0
    3b54:	1c23      	adds	r3, r4, #0
    3b56:	f000 fba3 	bl	42a0 <_dtoa_r>
    3b5a:	1c05      	adds	r5, r0, #0
    3b5c:	2f47      	cmp	r7, #71	; 0x47
    3b5e:	d102      	bne.n	3b66 <__cvt+0x5e>
    3b60:	9911      	ldr	r1, [sp, #68]	; 0x44
    3b62:	07c9      	lsls	r1, r1, #31
    3b64:	d52c      	bpl.n	3bc0 <__cvt+0xb8>
    3b66:	9910      	ldr	r1, [sp, #64]	; 0x40
    3b68:	1869      	adds	r1, r5, r1
    3b6a:	9107      	str	r1, [sp, #28]
    3b6c:	2f46      	cmp	r7, #70	; 0x46
    3b6e:	d114      	bne.n	3b9a <__cvt+0x92>
    3b70:	782b      	ldrb	r3, [r5, #0]
    3b72:	2b30      	cmp	r3, #48	; 0x30
    3b74:	d10c      	bne.n	3b90 <__cvt+0x88>
    3b76:	1c30      	adds	r0, r6, #0
    3b78:	1c21      	adds	r1, r4, #0
    3b7a:	4b16      	ldr	r3, [pc, #88]	; (3bd4 <__cvt+0xcc>)
    3b7c:	4a14      	ldr	r2, [pc, #80]	; (3bd0 <__cvt+0xc8>)
    3b7e:	f001 fda5 	bl	56cc <__aeabi_dcmpeq>
    3b82:	2800      	cmp	r0, #0
    3b84:	d104      	bne.n	3b90 <__cvt+0x88>
    3b86:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3b88:	2301      	movs	r3, #1
    3b8a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3b8c:	1a9b      	subs	r3, r3, r2
    3b8e:	600b      	str	r3, [r1, #0]
    3b90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    3b92:	9907      	ldr	r1, [sp, #28]
    3b94:	6813      	ldr	r3, [r2, #0]
    3b96:	18c9      	adds	r1, r1, r3
    3b98:	9107      	str	r1, [sp, #28]
    3b9a:	1c30      	adds	r0, r6, #0
    3b9c:	1c21      	adds	r1, r4, #0
    3b9e:	4b0d      	ldr	r3, [pc, #52]	; (3bd4 <__cvt+0xcc>)
    3ba0:	4a0b      	ldr	r2, [pc, #44]	; (3bd0 <__cvt+0xc8>)
    3ba2:	f001 fd93 	bl	56cc <__aeabi_dcmpeq>
    3ba6:	2800      	cmp	r0, #0
    3ba8:	d001      	beq.n	3bae <__cvt+0xa6>
    3baa:	9a07      	ldr	r2, [sp, #28]
    3bac:	9209      	str	r2, [sp, #36]	; 0x24
    3bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3bb0:	9907      	ldr	r1, [sp, #28]
    3bb2:	428b      	cmp	r3, r1
    3bb4:	d204      	bcs.n	3bc0 <__cvt+0xb8>
    3bb6:	1c5a      	adds	r2, r3, #1
    3bb8:	9209      	str	r2, [sp, #36]	; 0x24
    3bba:	2230      	movs	r2, #48	; 0x30
    3bbc:	701a      	strb	r2, [r3, #0]
    3bbe:	e7f6      	b.n	3bae <__cvt+0xa6>
    3bc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3bc2:	1c28      	adds	r0, r5, #0
    3bc4:	1b5a      	subs	r2, r3, r5
    3bc6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    3bc8:	601a      	str	r2, [r3, #0]
    3bca:	b00b      	add	sp, #44	; 0x2c
    3bcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3bce:	46c0      	nop			; (mov r8, r8)
	...

00003bd8 <__exponent>:
    3bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3bda:	232b      	movs	r3, #43	; 0x2b
    3bdc:	b085      	sub	sp, #20
    3bde:	1c05      	adds	r5, r0, #0
    3be0:	1c0c      	adds	r4, r1, #0
    3be2:	7002      	strb	r2, [r0, #0]
    3be4:	1c86      	adds	r6, r0, #2
    3be6:	2900      	cmp	r1, #0
    3be8:	da01      	bge.n	3bee <__exponent+0x16>
    3bea:	424c      	negs	r4, r1
    3bec:	232d      	movs	r3, #45	; 0x2d
    3bee:	706b      	strb	r3, [r5, #1]
    3bf0:	2c09      	cmp	r4, #9
    3bf2:	dd1e      	ble.n	3c32 <__exponent+0x5a>
    3bf4:	466f      	mov	r7, sp
    3bf6:	370e      	adds	r7, #14
    3bf8:	1c20      	adds	r0, r4, #0
    3bfa:	210a      	movs	r1, #10
    3bfc:	9701      	str	r7, [sp, #4]
    3bfe:	f001 fd49 	bl	5694 <__aeabi_idivmod>
    3c02:	3130      	adds	r1, #48	; 0x30
    3c04:	7039      	strb	r1, [r7, #0]
    3c06:	1c20      	adds	r0, r4, #0
    3c08:	210a      	movs	r1, #10
    3c0a:	f001 fced 	bl	55e8 <__aeabi_idiv>
    3c0e:	3f01      	subs	r7, #1
    3c10:	1e04      	subs	r4, r0, #0
    3c12:	2c09      	cmp	r4, #9
    3c14:	dcf0      	bgt.n	3bf8 <__exponent+0x20>
    3c16:	9b01      	ldr	r3, [sp, #4]
    3c18:	3430      	adds	r4, #48	; 0x30
    3c1a:	3b01      	subs	r3, #1
    3c1c:	701c      	strb	r4, [r3, #0]
    3c1e:	466a      	mov	r2, sp
    3c20:	320f      	adds	r2, #15
    3c22:	1c30      	adds	r0, r6, #0
    3c24:	4293      	cmp	r3, r2
    3c26:	d209      	bcs.n	3c3c <__exponent+0x64>
    3c28:	781a      	ldrb	r2, [r3, #0]
    3c2a:	3301      	adds	r3, #1
    3c2c:	7032      	strb	r2, [r6, #0]
    3c2e:	3601      	adds	r6, #1
    3c30:	e7f5      	b.n	3c1e <__exponent+0x46>
    3c32:	2330      	movs	r3, #48	; 0x30
    3c34:	18e4      	adds	r4, r4, r3
    3c36:	7033      	strb	r3, [r6, #0]
    3c38:	1cb0      	adds	r0, r6, #2
    3c3a:	7074      	strb	r4, [r6, #1]
    3c3c:	1b40      	subs	r0, r0, r5
    3c3e:	b005      	add	sp, #20
    3c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3c42:	0000      	movs	r0, r0
    3c44:	0000      	movs	r0, r0
	...

00003c48 <_printf_float>:
    3c48:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c4a:	b093      	sub	sp, #76	; 0x4c
    3c4c:	1c0c      	adds	r4, r1, #0
    3c4e:	920a      	str	r2, [sp, #40]	; 0x28
    3c50:	930b      	str	r3, [sp, #44]	; 0x2c
    3c52:	9e18      	ldr	r6, [sp, #96]	; 0x60
    3c54:	1c05      	adds	r5, r0, #0
    3c56:	f001 f8ff 	bl	4e58 <_localeconv_r>
    3c5a:	6800      	ldr	r0, [r0, #0]
    3c5c:	900c      	str	r0, [sp, #48]	; 0x30
    3c5e:	f7ff ff4c 	bl	3afa <strlen>
    3c62:	2300      	movs	r3, #0
    3c64:	9310      	str	r3, [sp, #64]	; 0x40
    3c66:	6833      	ldr	r3, [r6, #0]
    3c68:	2207      	movs	r2, #7
    3c6a:	3307      	adds	r3, #7
    3c6c:	4393      	bics	r3, r2
    3c6e:	1c1a      	adds	r2, r3, #0
    3c70:	3208      	adds	r2, #8
    3c72:	900d      	str	r0, [sp, #52]	; 0x34
    3c74:	7e27      	ldrb	r7, [r4, #24]
    3c76:	6818      	ldr	r0, [r3, #0]
    3c78:	6859      	ldr	r1, [r3, #4]
    3c7a:	6032      	str	r2, [r6, #0]
    3c7c:	64a0      	str	r0, [r4, #72]	; 0x48
    3c7e:	64e1      	str	r1, [r4, #76]	; 0x4c
    3c80:	f7ff fecc 	bl	3a1c <__fpclassifyd>
    3c84:	2801      	cmp	r0, #1
    3c86:	d119      	bne.n	3cbc <_printf_float+0x74>
    3c88:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3c8a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3c8c:	4bb9      	ldr	r3, [pc, #740]	; (3f74 <_printf_float+0x32c>)
    3c8e:	4ab8      	ldr	r2, [pc, #736]	; (3f70 <_printf_float+0x328>)
    3c90:	f001 fd22 	bl	56d8 <__aeabi_dcmplt>
    3c94:	2800      	cmp	r0, #0
    3c96:	d003      	beq.n	3ca0 <_printf_float+0x58>
    3c98:	1c23      	adds	r3, r4, #0
    3c9a:	222d      	movs	r2, #45	; 0x2d
    3c9c:	3343      	adds	r3, #67	; 0x43
    3c9e:	701a      	strb	r2, [r3, #0]
    3ca0:	2f47      	cmp	r7, #71	; 0x47
    3ca2:	d801      	bhi.n	3ca8 <_printf_float+0x60>
    3ca4:	4eb4      	ldr	r6, [pc, #720]	; (3f78 <_printf_float+0x330>)
    3ca6:	e000      	b.n	3caa <_printf_float+0x62>
    3ca8:	4eb4      	ldr	r6, [pc, #720]	; (3f7c <_printf_float+0x334>)
    3caa:	2303      	movs	r3, #3
    3cac:	6820      	ldr	r0, [r4, #0]
    3cae:	6123      	str	r3, [r4, #16]
    3cb0:	2304      	movs	r3, #4
    3cb2:	4398      	bics	r0, r3
    3cb4:	2100      	movs	r1, #0
    3cb6:	6020      	str	r0, [r4, #0]
    3cb8:	9109      	str	r1, [sp, #36]	; 0x24
    3cba:	e091      	b.n	3de0 <_printf_float+0x198>
    3cbc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3cbe:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3cc0:	f7ff feac 	bl	3a1c <__fpclassifyd>
    3cc4:	6823      	ldr	r3, [r4, #0]
    3cc6:	2800      	cmp	r0, #0
    3cc8:	d10c      	bne.n	3ce4 <_printf_float+0x9c>
    3cca:	2f47      	cmp	r7, #71	; 0x47
    3ccc:	d801      	bhi.n	3cd2 <_printf_float+0x8a>
    3cce:	4eac      	ldr	r6, [pc, #688]	; (3f80 <_printf_float+0x338>)
    3cd0:	e000      	b.n	3cd4 <_printf_float+0x8c>
    3cd2:	4eac      	ldr	r6, [pc, #688]	; (3f84 <_printf_float+0x33c>)
    3cd4:	2203      	movs	r2, #3
    3cd6:	6122      	str	r2, [r4, #16]
    3cd8:	2204      	movs	r2, #4
    3cda:	4393      	bics	r3, r2
    3cdc:	2200      	movs	r2, #0
    3cde:	6023      	str	r3, [r4, #0]
    3ce0:	9209      	str	r2, [sp, #36]	; 0x24
    3ce2:	e07d      	b.n	3de0 <_printf_float+0x198>
    3ce4:	6862      	ldr	r2, [r4, #4]
    3ce6:	1c56      	adds	r6, r2, #1
    3ce8:	d101      	bne.n	3cee <_printf_float+0xa6>
    3cea:	2206      	movs	r2, #6
    3cec:	e007      	b.n	3cfe <_printf_float+0xb6>
    3cee:	2120      	movs	r1, #32
    3cf0:	1c38      	adds	r0, r7, #0
    3cf2:	4388      	bics	r0, r1
    3cf4:	2847      	cmp	r0, #71	; 0x47
    3cf6:	d103      	bne.n	3d00 <_printf_float+0xb8>
    3cf8:	2a00      	cmp	r2, #0
    3cfa:	d101      	bne.n	3d00 <_printf_float+0xb8>
    3cfc:	2201      	movs	r2, #1
    3cfe:	6062      	str	r2, [r4, #4]
    3d00:	2280      	movs	r2, #128	; 0x80
    3d02:	00d2      	lsls	r2, r2, #3
    3d04:	4313      	orrs	r3, r2
    3d06:	6023      	str	r3, [r4, #0]
    3d08:	9301      	str	r3, [sp, #4]
    3d0a:	466b      	mov	r3, sp
    3d0c:	333b      	adds	r3, #59	; 0x3b
    3d0e:	9302      	str	r3, [sp, #8]
    3d10:	ab0f      	add	r3, sp, #60	; 0x3c
    3d12:	6861      	ldr	r1, [r4, #4]
    3d14:	9303      	str	r3, [sp, #12]
    3d16:	ab10      	add	r3, sp, #64	; 0x40
    3d18:	9305      	str	r3, [sp, #20]
    3d1a:	2300      	movs	r3, #0
    3d1c:	9100      	str	r1, [sp, #0]
    3d1e:	9306      	str	r3, [sp, #24]
    3d20:	9704      	str	r7, [sp, #16]
    3d22:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    3d24:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    3d26:	1c28      	adds	r0, r5, #0
    3d28:	f7ff feee 	bl	3b08 <__cvt>
    3d2c:	2320      	movs	r3, #32
    3d2e:	1c3a      	adds	r2, r7, #0
    3d30:	1c06      	adds	r6, r0, #0
    3d32:	439a      	bics	r2, r3
    3d34:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3d36:	2a47      	cmp	r2, #71	; 0x47
    3d38:	d107      	bne.n	3d4a <_printf_float+0x102>
    3d3a:	1ccb      	adds	r3, r1, #3
    3d3c:	db02      	blt.n	3d44 <_printf_float+0xfc>
    3d3e:	6860      	ldr	r0, [r4, #4]
    3d40:	4281      	cmp	r1, r0
    3d42:	dd2e      	ble.n	3da2 <_printf_float+0x15a>
    3d44:	3f02      	subs	r7, #2
    3d46:	b2ff      	uxtb	r7, r7
    3d48:	e001      	b.n	3d4e <_printf_float+0x106>
    3d4a:	2f65      	cmp	r7, #101	; 0x65
    3d4c:	d812      	bhi.n	3d74 <_printf_float+0x12c>
    3d4e:	1c20      	adds	r0, r4, #0
    3d50:	3901      	subs	r1, #1
    3d52:	1c3a      	adds	r2, r7, #0
    3d54:	3050      	adds	r0, #80	; 0x50
    3d56:	910f      	str	r1, [sp, #60]	; 0x3c
    3d58:	f7ff ff3e 	bl	3bd8 <__exponent>
    3d5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3d5e:	9009      	str	r0, [sp, #36]	; 0x24
    3d60:	18c2      	adds	r2, r0, r3
    3d62:	6122      	str	r2, [r4, #16]
    3d64:	2b01      	cmp	r3, #1
    3d66:	dc02      	bgt.n	3d6e <_printf_float+0x126>
    3d68:	6821      	ldr	r1, [r4, #0]
    3d6a:	07c9      	lsls	r1, r1, #31
    3d6c:	d52f      	bpl.n	3dce <_printf_float+0x186>
    3d6e:	3201      	adds	r2, #1
    3d70:	6122      	str	r2, [r4, #16]
    3d72:	e02c      	b.n	3dce <_printf_float+0x186>
    3d74:	2f66      	cmp	r7, #102	; 0x66
    3d76:	d115      	bne.n	3da4 <_printf_float+0x15c>
    3d78:	6863      	ldr	r3, [r4, #4]
    3d7a:	2900      	cmp	r1, #0
    3d7c:	dd08      	ble.n	3d90 <_printf_float+0x148>
    3d7e:	6121      	str	r1, [r4, #16]
    3d80:	2b00      	cmp	r3, #0
    3d82:	d102      	bne.n	3d8a <_printf_float+0x142>
    3d84:	6822      	ldr	r2, [r4, #0]
    3d86:	07d2      	lsls	r2, r2, #31
    3d88:	d51d      	bpl.n	3dc6 <_printf_float+0x17e>
    3d8a:	3301      	adds	r3, #1
    3d8c:	18c9      	adds	r1, r1, r3
    3d8e:	e011      	b.n	3db4 <_printf_float+0x16c>
    3d90:	2b00      	cmp	r3, #0
    3d92:	d103      	bne.n	3d9c <_printf_float+0x154>
    3d94:	6820      	ldr	r0, [r4, #0]
    3d96:	2201      	movs	r2, #1
    3d98:	4210      	tst	r0, r2
    3d9a:	d000      	beq.n	3d9e <_printf_float+0x156>
    3d9c:	1c9a      	adds	r2, r3, #2
    3d9e:	6122      	str	r2, [r4, #16]
    3da0:	e011      	b.n	3dc6 <_printf_float+0x17e>
    3da2:	2767      	movs	r7, #103	; 0x67
    3da4:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3da6:	4291      	cmp	r1, r2
    3da8:	db06      	blt.n	3db8 <_printf_float+0x170>
    3daa:	6822      	ldr	r2, [r4, #0]
    3dac:	6121      	str	r1, [r4, #16]
    3dae:	07d2      	lsls	r2, r2, #31
    3db0:	d509      	bpl.n	3dc6 <_printf_float+0x17e>
    3db2:	3101      	adds	r1, #1
    3db4:	6121      	str	r1, [r4, #16]
    3db6:	e006      	b.n	3dc6 <_printf_float+0x17e>
    3db8:	2301      	movs	r3, #1
    3dba:	2900      	cmp	r1, #0
    3dbc:	dc01      	bgt.n	3dc2 <_printf_float+0x17a>
    3dbe:	2302      	movs	r3, #2
    3dc0:	1a5b      	subs	r3, r3, r1
    3dc2:	18d3      	adds	r3, r2, r3
    3dc4:	6123      	str	r3, [r4, #16]
    3dc6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3dc8:	2000      	movs	r0, #0
    3dca:	65a3      	str	r3, [r4, #88]	; 0x58
    3dcc:	9009      	str	r0, [sp, #36]	; 0x24
    3dce:	466b      	mov	r3, sp
    3dd0:	333b      	adds	r3, #59	; 0x3b
    3dd2:	781b      	ldrb	r3, [r3, #0]
    3dd4:	2b00      	cmp	r3, #0
    3dd6:	d003      	beq.n	3de0 <_printf_float+0x198>
    3dd8:	1c23      	adds	r3, r4, #0
    3dda:	222d      	movs	r2, #45	; 0x2d
    3ddc:	3343      	adds	r3, #67	; 0x43
    3dde:	701a      	strb	r2, [r3, #0]
    3de0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3de2:	1c28      	adds	r0, r5, #0
    3de4:	9100      	str	r1, [sp, #0]
    3de6:	aa11      	add	r2, sp, #68	; 0x44
    3de8:	1c21      	adds	r1, r4, #0
    3dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3dec:	f000 f958 	bl	40a0 <_printf_common>
    3df0:	3001      	adds	r0, #1
    3df2:	d102      	bne.n	3dfa <_printf_float+0x1b2>
    3df4:	2001      	movs	r0, #1
    3df6:	4240      	negs	r0, r0
    3df8:	e14c      	b.n	4094 <_printf_float+0x44c>
    3dfa:	6822      	ldr	r2, [r4, #0]
    3dfc:	0553      	lsls	r3, r2, #21
    3dfe:	d404      	bmi.n	3e0a <_printf_float+0x1c2>
    3e00:	1c28      	adds	r0, r5, #0
    3e02:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e04:	1c32      	adds	r2, r6, #0
    3e06:	6923      	ldr	r3, [r4, #16]
    3e08:	e067      	b.n	3eda <_printf_float+0x292>
    3e0a:	2f65      	cmp	r7, #101	; 0x65
    3e0c:	d800      	bhi.n	3e10 <_printf_float+0x1c8>
    3e0e:	e0e0      	b.n	3fd2 <_printf_float+0x38a>
    3e10:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3e12:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3e14:	4b57      	ldr	r3, [pc, #348]	; (3f74 <_printf_float+0x32c>)
    3e16:	4a56      	ldr	r2, [pc, #344]	; (3f70 <_printf_float+0x328>)
    3e18:	f001 fc58 	bl	56cc <__aeabi_dcmpeq>
    3e1c:	2800      	cmp	r0, #0
    3e1e:	d02b      	beq.n	3e78 <_printf_float+0x230>
    3e20:	1c28      	adds	r0, r5, #0
    3e22:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e24:	4a58      	ldr	r2, [pc, #352]	; (3f88 <_printf_float+0x340>)
    3e26:	2301      	movs	r3, #1
    3e28:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3e2a:	47b0      	blx	r6
    3e2c:	3001      	adds	r0, #1
    3e2e:	d0e1      	beq.n	3df4 <_printf_float+0x1ac>
    3e30:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    3e32:	9810      	ldr	r0, [sp, #64]	; 0x40
    3e34:	4287      	cmp	r7, r0
    3e36:	db07      	blt.n	3e48 <_printf_float+0x200>
    3e38:	6821      	ldr	r1, [r4, #0]
    3e3a:	07c9      	lsls	r1, r1, #31
    3e3c:	d404      	bmi.n	3e48 <_printf_float+0x200>
    3e3e:	6827      	ldr	r7, [r4, #0]
    3e40:	07bf      	lsls	r7, r7, #30
    3e42:	d500      	bpl.n	3e46 <_printf_float+0x1fe>
    3e44:	e10e      	b.n	4064 <_printf_float+0x41c>
    3e46:	e113      	b.n	4070 <_printf_float+0x428>
    3e48:	1c28      	adds	r0, r5, #0
    3e4a:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3e4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3e50:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3e52:	47b0      	blx	r6
    3e54:	3001      	adds	r0, #1
    3e56:	d0cd      	beq.n	3df4 <_printf_float+0x1ac>
    3e58:	2600      	movs	r6, #0
    3e5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3e5c:	3b01      	subs	r3, #1
    3e5e:	429e      	cmp	r6, r3
    3e60:	daed      	bge.n	3e3e <_printf_float+0x1f6>
    3e62:	1c22      	adds	r2, r4, #0
    3e64:	1c28      	adds	r0, r5, #0
    3e66:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e68:	321a      	adds	r2, #26
    3e6a:	2301      	movs	r3, #1
    3e6c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3e6e:	47b8      	blx	r7
    3e70:	3001      	adds	r0, #1
    3e72:	d0bf      	beq.n	3df4 <_printf_float+0x1ac>
    3e74:	3601      	adds	r6, #1
    3e76:	e7f0      	b.n	3e5a <_printf_float+0x212>
    3e78:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3e7a:	2800      	cmp	r0, #0
    3e7c:	dc30      	bgt.n	3ee0 <_printf_float+0x298>
    3e7e:	1c28      	adds	r0, r5, #0
    3e80:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e82:	4a41      	ldr	r2, [pc, #260]	; (3f88 <_printf_float+0x340>)
    3e84:	2301      	movs	r3, #1
    3e86:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3e88:	47b8      	blx	r7
    3e8a:	3001      	adds	r0, #1
    3e8c:	d0b2      	beq.n	3df4 <_printf_float+0x1ac>
    3e8e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3e90:	2800      	cmp	r0, #0
    3e92:	d105      	bne.n	3ea0 <_printf_float+0x258>
    3e94:	9910      	ldr	r1, [sp, #64]	; 0x40
    3e96:	2900      	cmp	r1, #0
    3e98:	d102      	bne.n	3ea0 <_printf_float+0x258>
    3e9a:	6822      	ldr	r2, [r4, #0]
    3e9c:	07d2      	lsls	r2, r2, #31
    3e9e:	d5ce      	bpl.n	3e3e <_printf_float+0x1f6>
    3ea0:	1c28      	adds	r0, r5, #0
    3ea2:	990a      	ldr	r1, [sp, #40]	; 0x28
    3ea4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3ea6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3ea8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3eaa:	47b8      	blx	r7
    3eac:	3001      	adds	r0, #1
    3eae:	d0a1      	beq.n	3df4 <_printf_float+0x1ac>
    3eb0:	2700      	movs	r7, #0
    3eb2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3eb4:	9709      	str	r7, [sp, #36]	; 0x24
    3eb6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3eb8:	4243      	negs	r3, r0
    3eba:	990a      	ldr	r1, [sp, #40]	; 0x28
    3ebc:	1c28      	adds	r0, r5, #0
    3ebe:	429f      	cmp	r7, r3
    3ec0:	da09      	bge.n	3ed6 <_printf_float+0x28e>
    3ec2:	1c22      	adds	r2, r4, #0
    3ec4:	321a      	adds	r2, #26
    3ec6:	2301      	movs	r3, #1
    3ec8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3eca:	47b8      	blx	r7
    3ecc:	3001      	adds	r0, #1
    3ece:	d091      	beq.n	3df4 <_printf_float+0x1ac>
    3ed0:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3ed2:	3701      	adds	r7, #1
    3ed4:	e7ed      	b.n	3eb2 <_printf_float+0x26a>
    3ed6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3ed8:	1c32      	adds	r2, r6, #0
    3eda:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3edc:	47b0      	blx	r6
    3ede:	e0b5      	b.n	404c <_printf_float+0x404>
    3ee0:	9f10      	ldr	r7, [sp, #64]	; 0x40
    3ee2:	6da3      	ldr	r3, [r4, #88]	; 0x58
    3ee4:	9708      	str	r7, [sp, #32]
    3ee6:	429f      	cmp	r7, r3
    3ee8:	dd00      	ble.n	3eec <_printf_float+0x2a4>
    3eea:	9308      	str	r3, [sp, #32]
    3eec:	9f08      	ldr	r7, [sp, #32]
    3eee:	2f00      	cmp	r7, #0
    3ef0:	dc01      	bgt.n	3ef6 <_printf_float+0x2ae>
    3ef2:	2700      	movs	r7, #0
    3ef4:	e014      	b.n	3f20 <_printf_float+0x2d8>
    3ef6:	1c28      	adds	r0, r5, #0
    3ef8:	990a      	ldr	r1, [sp, #40]	; 0x28
    3efa:	1c32      	adds	r2, r6, #0
    3efc:	9b08      	ldr	r3, [sp, #32]
    3efe:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f00:	47b8      	blx	r7
    3f02:	3001      	adds	r0, #1
    3f04:	d1f5      	bne.n	3ef2 <_printf_float+0x2aa>
    3f06:	e775      	b.n	3df4 <_printf_float+0x1ac>
    3f08:	1c22      	adds	r2, r4, #0
    3f0a:	1c28      	adds	r0, r5, #0
    3f0c:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f0e:	321a      	adds	r2, #26
    3f10:	2301      	movs	r3, #1
    3f12:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f14:	47b8      	blx	r7
    3f16:	3001      	adds	r0, #1
    3f18:	d100      	bne.n	3f1c <_printf_float+0x2d4>
    3f1a:	e76b      	b.n	3df4 <_printf_float+0x1ac>
    3f1c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3f1e:	3701      	adds	r7, #1
    3f20:	9709      	str	r7, [sp, #36]	; 0x24
    3f22:	9f08      	ldr	r7, [sp, #32]
    3f24:	6da3      	ldr	r3, [r4, #88]	; 0x58
    3f26:	43fa      	mvns	r2, r7
    3f28:	17d2      	asrs	r2, r2, #31
    3f2a:	403a      	ands	r2, r7
    3f2c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3f2e:	1a9a      	subs	r2, r3, r2
    3f30:	4297      	cmp	r7, r2
    3f32:	dbe9      	blt.n	3f08 <_printf_float+0x2c0>
    3f34:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3f36:	9910      	ldr	r1, [sp, #64]	; 0x40
    3f38:	18f3      	adds	r3, r6, r3
    3f3a:	9309      	str	r3, [sp, #36]	; 0x24
    3f3c:	4288      	cmp	r0, r1
    3f3e:	db0e      	blt.n	3f5e <_printf_float+0x316>
    3f40:	6822      	ldr	r2, [r4, #0]
    3f42:	07d2      	lsls	r2, r2, #31
    3f44:	d40b      	bmi.n	3f5e <_printf_float+0x316>
    3f46:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3f48:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    3f4a:	18f6      	adds	r6, r6, r3
    3f4c:	1bdb      	subs	r3, r3, r7
    3f4e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3f50:	1bf6      	subs	r6, r6, r7
    3f52:	429e      	cmp	r6, r3
    3f54:	dd00      	ble.n	3f58 <_printf_float+0x310>
    3f56:	1c1e      	adds	r6, r3, #0
    3f58:	2e00      	cmp	r6, #0
    3f5a:	dc17      	bgt.n	3f8c <_printf_float+0x344>
    3f5c:	e01f      	b.n	3f9e <_printf_float+0x356>
    3f5e:	1c28      	adds	r0, r5, #0
    3f60:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f62:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3f64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3f66:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f68:	47b8      	blx	r7
    3f6a:	3001      	adds	r0, #1
    3f6c:	d1eb      	bne.n	3f46 <_printf_float+0x2fe>
    3f6e:	e741      	b.n	3df4 <_printf_float+0x1ac>
	...
    3f78:	0000865a 	.word	0x0000865a
    3f7c:	0000865e 	.word	0x0000865e
    3f80:	00008662 	.word	0x00008662
    3f84:	00008666 	.word	0x00008666
    3f88:	0000866a 	.word	0x0000866a
    3f8c:	1c28      	adds	r0, r5, #0
    3f8e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f90:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3f92:	1c33      	adds	r3, r6, #0
    3f94:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f96:	47b8      	blx	r7
    3f98:	3001      	adds	r0, #1
    3f9a:	d100      	bne.n	3f9e <_printf_float+0x356>
    3f9c:	e72a      	b.n	3df4 <_printf_float+0x1ac>
    3f9e:	2700      	movs	r7, #0
    3fa0:	e00b      	b.n	3fba <_printf_float+0x372>
    3fa2:	1c22      	adds	r2, r4, #0
    3fa4:	1c28      	adds	r0, r5, #0
    3fa6:	990a      	ldr	r1, [sp, #40]	; 0x28
    3fa8:	321a      	adds	r2, #26
    3faa:	2301      	movs	r3, #1
    3fac:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3fae:	47b8      	blx	r7
    3fb0:	3001      	adds	r0, #1
    3fb2:	d100      	bne.n	3fb6 <_printf_float+0x36e>
    3fb4:	e71e      	b.n	3df4 <_printf_float+0x1ac>
    3fb6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3fb8:	3701      	adds	r7, #1
    3fba:	9709      	str	r7, [sp, #36]	; 0x24
    3fbc:	9810      	ldr	r0, [sp, #64]	; 0x40
    3fbe:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3fc0:	43f3      	mvns	r3, r6
    3fc2:	17db      	asrs	r3, r3, #31
    3fc4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3fc6:	1a42      	subs	r2, r0, r1
    3fc8:	4033      	ands	r3, r6
    3fca:	1ad3      	subs	r3, r2, r3
    3fcc:	429f      	cmp	r7, r3
    3fce:	dbe8      	blt.n	3fa2 <_printf_float+0x35a>
    3fd0:	e735      	b.n	3e3e <_printf_float+0x1f6>
    3fd2:	9810      	ldr	r0, [sp, #64]	; 0x40
    3fd4:	2801      	cmp	r0, #1
    3fd6:	dc02      	bgt.n	3fde <_printf_float+0x396>
    3fd8:	2301      	movs	r3, #1
    3fda:	421a      	tst	r2, r3
    3fdc:	d03a      	beq.n	4054 <_printf_float+0x40c>
    3fde:	1c28      	adds	r0, r5, #0
    3fe0:	990a      	ldr	r1, [sp, #40]	; 0x28
    3fe2:	1c32      	adds	r2, r6, #0
    3fe4:	2301      	movs	r3, #1
    3fe6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3fe8:	47b8      	blx	r7
    3fea:	3001      	adds	r0, #1
    3fec:	d100      	bne.n	3ff0 <_printf_float+0x3a8>
    3fee:	e701      	b.n	3df4 <_printf_float+0x1ac>
    3ff0:	1c28      	adds	r0, r5, #0
    3ff2:	990a      	ldr	r1, [sp, #40]	; 0x28
    3ff4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3ff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3ff8:	47b8      	blx	r7
    3ffa:	3001      	adds	r0, #1
    3ffc:	d100      	bne.n	4000 <_printf_float+0x3b8>
    3ffe:	e6f9      	b.n	3df4 <_printf_float+0x1ac>
    4000:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    4002:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    4004:	4b25      	ldr	r3, [pc, #148]	; (409c <_printf_float+0x454>)
    4006:	4a24      	ldr	r2, [pc, #144]	; (4098 <_printf_float+0x450>)
    4008:	f001 fb60 	bl	56cc <__aeabi_dcmpeq>
    400c:	2800      	cmp	r0, #0
    400e:	d001      	beq.n	4014 <_printf_float+0x3cc>
    4010:	2600      	movs	r6, #0
    4012:	e010      	b.n	4036 <_printf_float+0x3ee>
    4014:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4016:	1c72      	adds	r2, r6, #1
    4018:	3b01      	subs	r3, #1
    401a:	1c28      	adds	r0, r5, #0
    401c:	990a      	ldr	r1, [sp, #40]	; 0x28
    401e:	e01c      	b.n	405a <_printf_float+0x412>
    4020:	1c22      	adds	r2, r4, #0
    4022:	1c28      	adds	r0, r5, #0
    4024:	990a      	ldr	r1, [sp, #40]	; 0x28
    4026:	321a      	adds	r2, #26
    4028:	2301      	movs	r3, #1
    402a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    402c:	47b8      	blx	r7
    402e:	3001      	adds	r0, #1
    4030:	d100      	bne.n	4034 <_printf_float+0x3ec>
    4032:	e6df      	b.n	3df4 <_printf_float+0x1ac>
    4034:	3601      	adds	r6, #1
    4036:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4038:	3b01      	subs	r3, #1
    403a:	429e      	cmp	r6, r3
    403c:	dbf0      	blt.n	4020 <_printf_float+0x3d8>
    403e:	1c22      	adds	r2, r4, #0
    4040:	1c28      	adds	r0, r5, #0
    4042:	990a      	ldr	r1, [sp, #40]	; 0x28
    4044:	3250      	adds	r2, #80	; 0x50
    4046:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4048:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    404a:	47b8      	blx	r7
    404c:	3001      	adds	r0, #1
    404e:	d000      	beq.n	4052 <_printf_float+0x40a>
    4050:	e6f5      	b.n	3e3e <_printf_float+0x1f6>
    4052:	e6cf      	b.n	3df4 <_printf_float+0x1ac>
    4054:	990a      	ldr	r1, [sp, #40]	; 0x28
    4056:	1c28      	adds	r0, r5, #0
    4058:	1c32      	adds	r2, r6, #0
    405a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    405c:	47b0      	blx	r6
    405e:	3001      	adds	r0, #1
    4060:	d1ed      	bne.n	403e <_printf_float+0x3f6>
    4062:	e6c7      	b.n	3df4 <_printf_float+0x1ac>
    4064:	2600      	movs	r6, #0
    4066:	68e0      	ldr	r0, [r4, #12]
    4068:	9911      	ldr	r1, [sp, #68]	; 0x44
    406a:	1a43      	subs	r3, r0, r1
    406c:	429e      	cmp	r6, r3
    406e:	db05      	blt.n	407c <_printf_float+0x434>
    4070:	9b11      	ldr	r3, [sp, #68]	; 0x44
    4072:	68e0      	ldr	r0, [r4, #12]
    4074:	4298      	cmp	r0, r3
    4076:	da0d      	bge.n	4094 <_printf_float+0x44c>
    4078:	1c18      	adds	r0, r3, #0
    407a:	e00b      	b.n	4094 <_printf_float+0x44c>
    407c:	1c22      	adds	r2, r4, #0
    407e:	1c28      	adds	r0, r5, #0
    4080:	990a      	ldr	r1, [sp, #40]	; 0x28
    4082:	3219      	adds	r2, #25
    4084:	2301      	movs	r3, #1
    4086:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    4088:	47b8      	blx	r7
    408a:	3001      	adds	r0, #1
    408c:	d100      	bne.n	4090 <_printf_float+0x448>
    408e:	e6b1      	b.n	3df4 <_printf_float+0x1ac>
    4090:	3601      	adds	r6, #1
    4092:	e7e8      	b.n	4066 <_printf_float+0x41e>
    4094:	b013      	add	sp, #76	; 0x4c
    4096:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000040a0 <_printf_common>:
    40a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    40a2:	1c15      	adds	r5, r2, #0
    40a4:	9301      	str	r3, [sp, #4]
    40a6:	690a      	ldr	r2, [r1, #16]
    40a8:	688b      	ldr	r3, [r1, #8]
    40aa:	1c06      	adds	r6, r0, #0
    40ac:	1c0c      	adds	r4, r1, #0
    40ae:	4293      	cmp	r3, r2
    40b0:	da00      	bge.n	40b4 <_printf_common+0x14>
    40b2:	1c13      	adds	r3, r2, #0
    40b4:	1c22      	adds	r2, r4, #0
    40b6:	602b      	str	r3, [r5, #0]
    40b8:	3243      	adds	r2, #67	; 0x43
    40ba:	7812      	ldrb	r2, [r2, #0]
    40bc:	2a00      	cmp	r2, #0
    40be:	d001      	beq.n	40c4 <_printf_common+0x24>
    40c0:	3301      	adds	r3, #1
    40c2:	602b      	str	r3, [r5, #0]
    40c4:	6820      	ldr	r0, [r4, #0]
    40c6:	0680      	lsls	r0, r0, #26
    40c8:	d502      	bpl.n	40d0 <_printf_common+0x30>
    40ca:	682b      	ldr	r3, [r5, #0]
    40cc:	3302      	adds	r3, #2
    40ce:	602b      	str	r3, [r5, #0]
    40d0:	6821      	ldr	r1, [r4, #0]
    40d2:	2706      	movs	r7, #6
    40d4:	400f      	ands	r7, r1
    40d6:	d01f      	beq.n	4118 <_printf_common+0x78>
    40d8:	1c23      	adds	r3, r4, #0
    40da:	3343      	adds	r3, #67	; 0x43
    40dc:	781b      	ldrb	r3, [r3, #0]
    40de:	1e5a      	subs	r2, r3, #1
    40e0:	4193      	sbcs	r3, r2
    40e2:	6822      	ldr	r2, [r4, #0]
    40e4:	0692      	lsls	r2, r2, #26
    40e6:	d51f      	bpl.n	4128 <_printf_common+0x88>
    40e8:	18e1      	adds	r1, r4, r3
    40ea:	3140      	adds	r1, #64	; 0x40
    40ec:	2030      	movs	r0, #48	; 0x30
    40ee:	70c8      	strb	r0, [r1, #3]
    40f0:	1c21      	adds	r1, r4, #0
    40f2:	1c5a      	adds	r2, r3, #1
    40f4:	3145      	adds	r1, #69	; 0x45
    40f6:	7809      	ldrb	r1, [r1, #0]
    40f8:	18a2      	adds	r2, r4, r2
    40fa:	3240      	adds	r2, #64	; 0x40
    40fc:	3302      	adds	r3, #2
    40fe:	70d1      	strb	r1, [r2, #3]
    4100:	e012      	b.n	4128 <_printf_common+0x88>
    4102:	1c22      	adds	r2, r4, #0
    4104:	1c30      	adds	r0, r6, #0
    4106:	9901      	ldr	r1, [sp, #4]
    4108:	3219      	adds	r2, #25
    410a:	2301      	movs	r3, #1
    410c:	9f08      	ldr	r7, [sp, #32]
    410e:	47b8      	blx	r7
    4110:	3001      	adds	r0, #1
    4112:	d011      	beq.n	4138 <_printf_common+0x98>
    4114:	9f00      	ldr	r7, [sp, #0]
    4116:	3701      	adds	r7, #1
    4118:	9700      	str	r7, [sp, #0]
    411a:	68e0      	ldr	r0, [r4, #12]
    411c:	6829      	ldr	r1, [r5, #0]
    411e:	9f00      	ldr	r7, [sp, #0]
    4120:	1a43      	subs	r3, r0, r1
    4122:	429f      	cmp	r7, r3
    4124:	dbed      	blt.n	4102 <_printf_common+0x62>
    4126:	e7d7      	b.n	40d8 <_printf_common+0x38>
    4128:	1c22      	adds	r2, r4, #0
    412a:	1c30      	adds	r0, r6, #0
    412c:	9901      	ldr	r1, [sp, #4]
    412e:	3243      	adds	r2, #67	; 0x43
    4130:	9f08      	ldr	r7, [sp, #32]
    4132:	47b8      	blx	r7
    4134:	3001      	adds	r0, #1
    4136:	d102      	bne.n	413e <_printf_common+0x9e>
    4138:	2001      	movs	r0, #1
    413a:	4240      	negs	r0, r0
    413c:	e023      	b.n	4186 <_printf_common+0xe6>
    413e:	6820      	ldr	r0, [r4, #0]
    4140:	2106      	movs	r1, #6
    4142:	682b      	ldr	r3, [r5, #0]
    4144:	68e2      	ldr	r2, [r4, #12]
    4146:	4001      	ands	r1, r0
    4148:	2500      	movs	r5, #0
    414a:	2904      	cmp	r1, #4
    414c:	d103      	bne.n	4156 <_printf_common+0xb6>
    414e:	1ad5      	subs	r5, r2, r3
    4150:	43eb      	mvns	r3, r5
    4152:	17db      	asrs	r3, r3, #31
    4154:	401d      	ands	r5, r3
    4156:	68a2      	ldr	r2, [r4, #8]
    4158:	6923      	ldr	r3, [r4, #16]
    415a:	429a      	cmp	r2, r3
    415c:	dd01      	ble.n	4162 <_printf_common+0xc2>
    415e:	1ad3      	subs	r3, r2, r3
    4160:	18ed      	adds	r5, r5, r3
    4162:	2700      	movs	r7, #0
    4164:	9700      	str	r7, [sp, #0]
    4166:	9f00      	ldr	r7, [sp, #0]
    4168:	42af      	cmp	r7, r5
    416a:	da0b      	bge.n	4184 <_printf_common+0xe4>
    416c:	1c22      	adds	r2, r4, #0
    416e:	1c30      	adds	r0, r6, #0
    4170:	9901      	ldr	r1, [sp, #4]
    4172:	321a      	adds	r2, #26
    4174:	2301      	movs	r3, #1
    4176:	9f08      	ldr	r7, [sp, #32]
    4178:	47b8      	blx	r7
    417a:	3001      	adds	r0, #1
    417c:	d0dc      	beq.n	4138 <_printf_common+0x98>
    417e:	9f00      	ldr	r7, [sp, #0]
    4180:	3701      	adds	r7, #1
    4182:	e7ef      	b.n	4164 <_printf_common+0xc4>
    4184:	2000      	movs	r0, #0
    4186:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004188 <quorem>:
    4188:	b5f0      	push	{r4, r5, r6, r7, lr}
    418a:	b089      	sub	sp, #36	; 0x24
    418c:	9106      	str	r1, [sp, #24]
    418e:	690b      	ldr	r3, [r1, #16]
    4190:	6901      	ldr	r1, [r0, #16]
    4192:	1c05      	adds	r5, r0, #0
    4194:	2600      	movs	r6, #0
    4196:	4299      	cmp	r1, r3
    4198:	db7f      	blt.n	429a <quorem+0x112>
    419a:	9c06      	ldr	r4, [sp, #24]
    419c:	1e5f      	subs	r7, r3, #1
    419e:	3414      	adds	r4, #20
    41a0:	9404      	str	r4, [sp, #16]
    41a2:	9904      	ldr	r1, [sp, #16]
    41a4:	00bc      	lsls	r4, r7, #2
    41a6:	1909      	adds	r1, r1, r4
    41a8:	1c02      	adds	r2, r0, #0
    41aa:	680b      	ldr	r3, [r1, #0]
    41ac:	3214      	adds	r2, #20
    41ae:	9105      	str	r1, [sp, #20]
    41b0:	1914      	adds	r4, r2, r4
    41b2:	1c19      	adds	r1, r3, #0
    41b4:	3101      	adds	r1, #1
    41b6:	6820      	ldr	r0, [r4, #0]
    41b8:	9203      	str	r2, [sp, #12]
    41ba:	f001 f9c7 	bl	554c <__aeabi_uidiv>
    41be:	9002      	str	r0, [sp, #8]
    41c0:	42b0      	cmp	r0, r6
    41c2:	d038      	beq.n	4236 <quorem+0xae>
    41c4:	9904      	ldr	r1, [sp, #16]
    41c6:	9b03      	ldr	r3, [sp, #12]
    41c8:	468c      	mov	ip, r1
    41ca:	9601      	str	r6, [sp, #4]
    41cc:	9607      	str	r6, [sp, #28]
    41ce:	4662      	mov	r2, ip
    41d0:	3204      	adds	r2, #4
    41d2:	4694      	mov	ip, r2
    41d4:	3a04      	subs	r2, #4
    41d6:	ca40      	ldmia	r2!, {r6}
    41d8:	9902      	ldr	r1, [sp, #8]
    41da:	b2b0      	uxth	r0, r6
    41dc:	4348      	muls	r0, r1
    41de:	0c31      	lsrs	r1, r6, #16
    41e0:	9e02      	ldr	r6, [sp, #8]
    41e2:	9a01      	ldr	r2, [sp, #4]
    41e4:	4371      	muls	r1, r6
    41e6:	1810      	adds	r0, r2, r0
    41e8:	0c02      	lsrs	r2, r0, #16
    41ea:	1851      	adds	r1, r2, r1
    41ec:	0c0a      	lsrs	r2, r1, #16
    41ee:	9201      	str	r2, [sp, #4]
    41f0:	681a      	ldr	r2, [r3, #0]
    41f2:	b280      	uxth	r0, r0
    41f4:	b296      	uxth	r6, r2
    41f6:	9a07      	ldr	r2, [sp, #28]
    41f8:	b289      	uxth	r1, r1
    41fa:	18b6      	adds	r6, r6, r2
    41fc:	1a30      	subs	r0, r6, r0
    41fe:	681e      	ldr	r6, [r3, #0]
    4200:	0c32      	lsrs	r2, r6, #16
    4202:	1a52      	subs	r2, r2, r1
    4204:	1406      	asrs	r6, r0, #16
    4206:	1992      	adds	r2, r2, r6
    4208:	1411      	asrs	r1, r2, #16
    420a:	b280      	uxth	r0, r0
    420c:	0412      	lsls	r2, r2, #16
    420e:	9e05      	ldr	r6, [sp, #20]
    4210:	4310      	orrs	r0, r2
    4212:	9107      	str	r1, [sp, #28]
    4214:	c301      	stmia	r3!, {r0}
    4216:	4566      	cmp	r6, ip
    4218:	d2d9      	bcs.n	41ce <quorem+0x46>
    421a:	6821      	ldr	r1, [r4, #0]
    421c:	2900      	cmp	r1, #0
    421e:	d10a      	bne.n	4236 <quorem+0xae>
    4220:	9e03      	ldr	r6, [sp, #12]
    4222:	3c04      	subs	r4, #4
    4224:	42b4      	cmp	r4, r6
    4226:	d801      	bhi.n	422c <quorem+0xa4>
    4228:	612f      	str	r7, [r5, #16]
    422a:	e004      	b.n	4236 <quorem+0xae>
    422c:	6821      	ldr	r1, [r4, #0]
    422e:	2900      	cmp	r1, #0
    4230:	d1fa      	bne.n	4228 <quorem+0xa0>
    4232:	3f01      	subs	r7, #1
    4234:	e7f4      	b.n	4220 <quorem+0x98>
    4236:	1c28      	adds	r0, r5, #0
    4238:	9906      	ldr	r1, [sp, #24]
    423a:	f001 f82f 	bl	529c <__mcmp>
    423e:	2800      	cmp	r0, #0
    4240:	db2a      	blt.n	4298 <quorem+0x110>
    4242:	9c02      	ldr	r4, [sp, #8]
    4244:	9a03      	ldr	r2, [sp, #12]
    4246:	3401      	adds	r4, #1
    4248:	9b04      	ldr	r3, [sp, #16]
    424a:	9402      	str	r4, [sp, #8]
    424c:	2400      	movs	r4, #0
    424e:	6811      	ldr	r1, [r2, #0]
    4250:	cb40      	ldmia	r3!, {r6}
    4252:	b288      	uxth	r0, r1
    4254:	1900      	adds	r0, r0, r4
    4256:	6814      	ldr	r4, [r2, #0]
    4258:	b2b1      	uxth	r1, r6
    425a:	1a40      	subs	r0, r0, r1
    425c:	0c36      	lsrs	r6, r6, #16
    425e:	0c21      	lsrs	r1, r4, #16
    4260:	1b89      	subs	r1, r1, r6
    4262:	1404      	asrs	r4, r0, #16
    4264:	1909      	adds	r1, r1, r4
    4266:	140c      	asrs	r4, r1, #16
    4268:	b280      	uxth	r0, r0
    426a:	0409      	lsls	r1, r1, #16
    426c:	9e05      	ldr	r6, [sp, #20]
    426e:	4301      	orrs	r1, r0
    4270:	c202      	stmia	r2!, {r1}
    4272:	429e      	cmp	r6, r3
    4274:	d2eb      	bcs.n	424e <quorem+0xc6>
    4276:	9c03      	ldr	r4, [sp, #12]
    4278:	00bb      	lsls	r3, r7, #2
    427a:	18e3      	adds	r3, r4, r3
    427c:	681e      	ldr	r6, [r3, #0]
    427e:	2e00      	cmp	r6, #0
    4280:	d10a      	bne.n	4298 <quorem+0x110>
    4282:	9c03      	ldr	r4, [sp, #12]
    4284:	3b04      	subs	r3, #4
    4286:	42a3      	cmp	r3, r4
    4288:	d801      	bhi.n	428e <quorem+0x106>
    428a:	612f      	str	r7, [r5, #16]
    428c:	e004      	b.n	4298 <quorem+0x110>
    428e:	681e      	ldr	r6, [r3, #0]
    4290:	2e00      	cmp	r6, #0
    4292:	d1fa      	bne.n	428a <quorem+0x102>
    4294:	3f01      	subs	r7, #1
    4296:	e7f4      	b.n	4282 <quorem+0xfa>
    4298:	9e02      	ldr	r6, [sp, #8]
    429a:	1c30      	adds	r0, r6, #0
    429c:	b009      	add	sp, #36	; 0x24
    429e:	bdf0      	pop	{r4, r5, r6, r7, pc}

000042a0 <_dtoa_r>:
    42a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    42a2:	6a44      	ldr	r4, [r0, #36]	; 0x24
    42a4:	b09b      	sub	sp, #108	; 0x6c
    42a6:	9007      	str	r0, [sp, #28]
    42a8:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    42aa:	9204      	str	r2, [sp, #16]
    42ac:	9305      	str	r3, [sp, #20]
    42ae:	2c00      	cmp	r4, #0
    42b0:	d108      	bne.n	42c4 <_dtoa_r+0x24>
    42b2:	2010      	movs	r0, #16
    42b4:	f000 fdd4 	bl	4e60 <malloc>
    42b8:	9907      	ldr	r1, [sp, #28]
    42ba:	6248      	str	r0, [r1, #36]	; 0x24
    42bc:	6044      	str	r4, [r0, #4]
    42be:	6084      	str	r4, [r0, #8]
    42c0:	6004      	str	r4, [r0, #0]
    42c2:	60c4      	str	r4, [r0, #12]
    42c4:	9c07      	ldr	r4, [sp, #28]
    42c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    42c8:	6819      	ldr	r1, [r3, #0]
    42ca:	2900      	cmp	r1, #0
    42cc:	d00a      	beq.n	42e4 <_dtoa_r+0x44>
    42ce:	685b      	ldr	r3, [r3, #4]
    42d0:	2201      	movs	r2, #1
    42d2:	409a      	lsls	r2, r3
    42d4:	604b      	str	r3, [r1, #4]
    42d6:	608a      	str	r2, [r1, #8]
    42d8:	1c20      	adds	r0, r4, #0
    42da:	f000 fe03 	bl	4ee4 <_Bfree>
    42de:	6a63      	ldr	r3, [r4, #36]	; 0x24
    42e0:	2200      	movs	r2, #0
    42e2:	601a      	str	r2, [r3, #0]
    42e4:	9805      	ldr	r0, [sp, #20]
    42e6:	2800      	cmp	r0, #0
    42e8:	da05      	bge.n	42f6 <_dtoa_r+0x56>
    42ea:	2301      	movs	r3, #1
    42ec:	602b      	str	r3, [r5, #0]
    42ee:	0043      	lsls	r3, r0, #1
    42f0:	085b      	lsrs	r3, r3, #1
    42f2:	9305      	str	r3, [sp, #20]
    42f4:	e001      	b.n	42fa <_dtoa_r+0x5a>
    42f6:	2300      	movs	r3, #0
    42f8:	602b      	str	r3, [r5, #0]
    42fa:	9e05      	ldr	r6, [sp, #20]
    42fc:	4bbe      	ldr	r3, [pc, #760]	; (45f8 <_dtoa_r+0x358>)
    42fe:	1c32      	adds	r2, r6, #0
    4300:	401a      	ands	r2, r3
    4302:	429a      	cmp	r2, r3
    4304:	d118      	bne.n	4338 <_dtoa_r+0x98>
    4306:	4bbd      	ldr	r3, [pc, #756]	; (45fc <_dtoa_r+0x35c>)
    4308:	9c22      	ldr	r4, [sp, #136]	; 0x88
    430a:	9d04      	ldr	r5, [sp, #16]
    430c:	6023      	str	r3, [r4, #0]
    430e:	2d00      	cmp	r5, #0
    4310:	d101      	bne.n	4316 <_dtoa_r+0x76>
    4312:	0336      	lsls	r6, r6, #12
    4314:	d001      	beq.n	431a <_dtoa_r+0x7a>
    4316:	48ba      	ldr	r0, [pc, #744]	; (4600 <_dtoa_r+0x360>)
    4318:	e000      	b.n	431c <_dtoa_r+0x7c>
    431a:	48ba      	ldr	r0, [pc, #744]	; (4604 <_dtoa_r+0x364>)
    431c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    431e:	2c00      	cmp	r4, #0
    4320:	d101      	bne.n	4326 <_dtoa_r+0x86>
    4322:	f000 fd93 	bl	4e4c <_dtoa_r+0xbac>
    4326:	78c2      	ldrb	r2, [r0, #3]
    4328:	1cc3      	adds	r3, r0, #3
    432a:	2a00      	cmp	r2, #0
    432c:	d000      	beq.n	4330 <_dtoa_r+0x90>
    432e:	3305      	adds	r3, #5
    4330:	9d24      	ldr	r5, [sp, #144]	; 0x90
    4332:	602b      	str	r3, [r5, #0]
    4334:	f000 fd8a 	bl	4e4c <_dtoa_r+0xbac>
    4338:	9c04      	ldr	r4, [sp, #16]
    433a:	9d05      	ldr	r5, [sp, #20]
    433c:	4ba5      	ldr	r3, [pc, #660]	; (45d4 <_dtoa_r+0x334>)
    433e:	4aa4      	ldr	r2, [pc, #656]	; (45d0 <_dtoa_r+0x330>)
    4340:	1c20      	adds	r0, r4, #0
    4342:	1c29      	adds	r1, r5, #0
    4344:	f001 f9c2 	bl	56cc <__aeabi_dcmpeq>
    4348:	1e07      	subs	r7, r0, #0
    434a:	d00c      	beq.n	4366 <_dtoa_r+0xc6>
    434c:	9c22      	ldr	r4, [sp, #136]	; 0x88
    434e:	9d24      	ldr	r5, [sp, #144]	; 0x90
    4350:	2301      	movs	r3, #1
    4352:	6023      	str	r3, [r4, #0]
    4354:	2d00      	cmp	r5, #0
    4356:	d101      	bne.n	435c <_dtoa_r+0xbc>
    4358:	f000 fd75 	bl	4e46 <_dtoa_r+0xba6>
    435c:	48aa      	ldr	r0, [pc, #680]	; (4608 <_dtoa_r+0x368>)
    435e:	6028      	str	r0, [r5, #0]
    4360:	3801      	subs	r0, #1
    4362:	f000 fd73 	bl	4e4c <_dtoa_r+0xbac>
    4366:	ab19      	add	r3, sp, #100	; 0x64
    4368:	9300      	str	r3, [sp, #0]
    436a:	ab18      	add	r3, sp, #96	; 0x60
    436c:	9301      	str	r3, [sp, #4]
    436e:	9807      	ldr	r0, [sp, #28]
    4370:	1c2b      	adds	r3, r5, #0
    4372:	1c22      	adds	r2, r4, #0
    4374:	f001 f814 	bl	53a0 <__d2b>
    4378:	0073      	lsls	r3, r6, #1
    437a:	900a      	str	r0, [sp, #40]	; 0x28
    437c:	0d5b      	lsrs	r3, r3, #21
    437e:	d009      	beq.n	4394 <_dtoa_r+0xf4>
    4380:	1c20      	adds	r0, r4, #0
    4382:	4ca2      	ldr	r4, [pc, #648]	; (460c <_dtoa_r+0x36c>)
    4384:	032a      	lsls	r2, r5, #12
    4386:	0b12      	lsrs	r2, r2, #12
    4388:	1c21      	adds	r1, r4, #0
    438a:	4311      	orrs	r1, r2
    438c:	4aa0      	ldr	r2, [pc, #640]	; (4610 <_dtoa_r+0x370>)
    438e:	9716      	str	r7, [sp, #88]	; 0x58
    4390:	189e      	adds	r6, r3, r2
    4392:	e01b      	b.n	43cc <_dtoa_r+0x12c>
    4394:	9b18      	ldr	r3, [sp, #96]	; 0x60
    4396:	9c19      	ldr	r4, [sp, #100]	; 0x64
    4398:	191d      	adds	r5, r3, r4
    439a:	4b9e      	ldr	r3, [pc, #632]	; (4614 <_dtoa_r+0x374>)
    439c:	429d      	cmp	r5, r3
    439e:	db09      	blt.n	43b4 <_dtoa_r+0x114>
    43a0:	499d      	ldr	r1, [pc, #628]	; (4618 <_dtoa_r+0x378>)
    43a2:	9a04      	ldr	r2, [sp, #16]
    43a4:	4b9d      	ldr	r3, [pc, #628]	; (461c <_dtoa_r+0x37c>)
    43a6:	1868      	adds	r0, r5, r1
    43a8:	40c2      	lsrs	r2, r0
    43aa:	1b5b      	subs	r3, r3, r5
    43ac:	1c10      	adds	r0, r2, #0
    43ae:	409e      	lsls	r6, r3
    43b0:	4330      	orrs	r0, r6
    43b2:	e004      	b.n	43be <_dtoa_r+0x11e>
    43b4:	489a      	ldr	r0, [pc, #616]	; (4620 <_dtoa_r+0x380>)
    43b6:	9b04      	ldr	r3, [sp, #16]
    43b8:	1b40      	subs	r0, r0, r5
    43ba:	4083      	lsls	r3, r0
    43bc:	1c18      	adds	r0, r3, #0
    43be:	f003 fe83 	bl	80c8 <__aeabi_ui2d>
    43c2:	4c98      	ldr	r4, [pc, #608]	; (4624 <_dtoa_r+0x384>)
    43c4:	1e6e      	subs	r6, r5, #1
    43c6:	2501      	movs	r5, #1
    43c8:	1909      	adds	r1, r1, r4
    43ca:	9516      	str	r5, [sp, #88]	; 0x58
    43cc:	4a82      	ldr	r2, [pc, #520]	; (45d8 <_dtoa_r+0x338>)
    43ce:	4b83      	ldr	r3, [pc, #524]	; (45dc <_dtoa_r+0x33c>)
    43d0:	f003 fad4 	bl	797c <__aeabi_dsub>
    43d4:	4a82      	ldr	r2, [pc, #520]	; (45e0 <_dtoa_r+0x340>)
    43d6:	4b83      	ldr	r3, [pc, #524]	; (45e4 <_dtoa_r+0x344>)
    43d8:	f003 f840 	bl	745c <__aeabi_dmul>
    43dc:	4a82      	ldr	r2, [pc, #520]	; (45e8 <_dtoa_r+0x348>)
    43de:	4b83      	ldr	r3, [pc, #524]	; (45ec <_dtoa_r+0x34c>)
    43e0:	f002 f8b0 	bl	6544 <__aeabi_dadd>
    43e4:	1c04      	adds	r4, r0, #0
    43e6:	1c30      	adds	r0, r6, #0
    43e8:	1c0d      	adds	r5, r1, #0
    43ea:	f003 fe2f 	bl	804c <__aeabi_i2d>
    43ee:	4a80      	ldr	r2, [pc, #512]	; (45f0 <_dtoa_r+0x350>)
    43f0:	4b80      	ldr	r3, [pc, #512]	; (45f4 <_dtoa_r+0x354>)
    43f2:	f003 f833 	bl	745c <__aeabi_dmul>
    43f6:	1c02      	adds	r2, r0, #0
    43f8:	1c0b      	adds	r3, r1, #0
    43fa:	1c20      	adds	r0, r4, #0
    43fc:	1c29      	adds	r1, r5, #0
    43fe:	f002 f8a1 	bl	6544 <__aeabi_dadd>
    4402:	1c04      	adds	r4, r0, #0
    4404:	1c0d      	adds	r5, r1, #0
    4406:	f003 fded 	bl	7fe4 <__aeabi_d2iz>
    440a:	4b72      	ldr	r3, [pc, #456]	; (45d4 <_dtoa_r+0x334>)
    440c:	4a70      	ldr	r2, [pc, #448]	; (45d0 <_dtoa_r+0x330>)
    440e:	9006      	str	r0, [sp, #24]
    4410:	1c29      	adds	r1, r5, #0
    4412:	1c20      	adds	r0, r4, #0
    4414:	f001 f960 	bl	56d8 <__aeabi_dcmplt>
    4418:	2800      	cmp	r0, #0
    441a:	d00d      	beq.n	4438 <_dtoa_r+0x198>
    441c:	9806      	ldr	r0, [sp, #24]
    441e:	f003 fe15 	bl	804c <__aeabi_i2d>
    4422:	1c0b      	adds	r3, r1, #0
    4424:	1c02      	adds	r2, r0, #0
    4426:	1c29      	adds	r1, r5, #0
    4428:	1c20      	adds	r0, r4, #0
    442a:	f001 f94f 	bl	56cc <__aeabi_dcmpeq>
    442e:	9c06      	ldr	r4, [sp, #24]
    4430:	4243      	negs	r3, r0
    4432:	4143      	adcs	r3, r0
    4434:	1ae4      	subs	r4, r4, r3
    4436:	9406      	str	r4, [sp, #24]
    4438:	9c06      	ldr	r4, [sp, #24]
    443a:	2501      	movs	r5, #1
    443c:	9513      	str	r5, [sp, #76]	; 0x4c
    443e:	2c16      	cmp	r4, #22
    4440:	d810      	bhi.n	4464 <_dtoa_r+0x1c4>
    4442:	4a79      	ldr	r2, [pc, #484]	; (4628 <_dtoa_r+0x388>)
    4444:	00e3      	lsls	r3, r4, #3
    4446:	18d3      	adds	r3, r2, r3
    4448:	6818      	ldr	r0, [r3, #0]
    444a:	6859      	ldr	r1, [r3, #4]
    444c:	9a04      	ldr	r2, [sp, #16]
    444e:	9b05      	ldr	r3, [sp, #20]
    4450:	f001 f956 	bl	5700 <__aeabi_dcmpgt>
    4454:	2800      	cmp	r0, #0
    4456:	d004      	beq.n	4462 <_dtoa_r+0x1c2>
    4458:	3c01      	subs	r4, #1
    445a:	2500      	movs	r5, #0
    445c:	9406      	str	r4, [sp, #24]
    445e:	9513      	str	r5, [sp, #76]	; 0x4c
    4460:	e000      	b.n	4464 <_dtoa_r+0x1c4>
    4462:	9013      	str	r0, [sp, #76]	; 0x4c
    4464:	9818      	ldr	r0, [sp, #96]	; 0x60
    4466:	2400      	movs	r4, #0
    4468:	1b86      	subs	r6, r0, r6
    446a:	1c35      	adds	r5, r6, #0
    446c:	9402      	str	r4, [sp, #8]
    446e:	3d01      	subs	r5, #1
    4470:	9509      	str	r5, [sp, #36]	; 0x24
    4472:	d504      	bpl.n	447e <_dtoa_r+0x1de>
    4474:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4476:	2500      	movs	r5, #0
    4478:	4264      	negs	r4, r4
    447a:	9402      	str	r4, [sp, #8]
    447c:	9509      	str	r5, [sp, #36]	; 0x24
    447e:	9c06      	ldr	r4, [sp, #24]
    4480:	2c00      	cmp	r4, #0
    4482:	db06      	blt.n	4492 <_dtoa_r+0x1f2>
    4484:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4486:	9412      	str	r4, [sp, #72]	; 0x48
    4488:	192d      	adds	r5, r5, r4
    448a:	2400      	movs	r4, #0
    448c:	9509      	str	r5, [sp, #36]	; 0x24
    448e:	940d      	str	r4, [sp, #52]	; 0x34
    4490:	e007      	b.n	44a2 <_dtoa_r+0x202>
    4492:	9c06      	ldr	r4, [sp, #24]
    4494:	9d02      	ldr	r5, [sp, #8]
    4496:	1b2d      	subs	r5, r5, r4
    4498:	9502      	str	r5, [sp, #8]
    449a:	4265      	negs	r5, r4
    449c:	2400      	movs	r4, #0
    449e:	950d      	str	r5, [sp, #52]	; 0x34
    44a0:	9412      	str	r4, [sp, #72]	; 0x48
    44a2:	9d20      	ldr	r5, [sp, #128]	; 0x80
    44a4:	2401      	movs	r4, #1
    44a6:	2d09      	cmp	r5, #9
    44a8:	d824      	bhi.n	44f4 <_dtoa_r+0x254>
    44aa:	2d05      	cmp	r5, #5
    44ac:	dd02      	ble.n	44b4 <_dtoa_r+0x214>
    44ae:	3d04      	subs	r5, #4
    44b0:	9520      	str	r5, [sp, #128]	; 0x80
    44b2:	2400      	movs	r4, #0
    44b4:	9820      	ldr	r0, [sp, #128]	; 0x80
    44b6:	3802      	subs	r0, #2
    44b8:	2803      	cmp	r0, #3
    44ba:	d823      	bhi.n	4504 <_dtoa_r+0x264>
    44bc:	f001 f83c 	bl	5538 <__gnu_thumb1_case_uqi>
    44c0:	04020e06 	.word	0x04020e06
    44c4:	2501      	movs	r5, #1
    44c6:	e002      	b.n	44ce <_dtoa_r+0x22e>
    44c8:	2501      	movs	r5, #1
    44ca:	e008      	b.n	44de <_dtoa_r+0x23e>
    44cc:	2500      	movs	r5, #0
    44ce:	9510      	str	r5, [sp, #64]	; 0x40
    44d0:	9d21      	ldr	r5, [sp, #132]	; 0x84
    44d2:	2d00      	cmp	r5, #0
    44d4:	dd1f      	ble.n	4516 <_dtoa_r+0x276>
    44d6:	950c      	str	r5, [sp, #48]	; 0x30
    44d8:	9508      	str	r5, [sp, #32]
    44da:	e009      	b.n	44f0 <_dtoa_r+0x250>
    44dc:	2500      	movs	r5, #0
    44de:	9510      	str	r5, [sp, #64]	; 0x40
    44e0:	9806      	ldr	r0, [sp, #24]
    44e2:	9d21      	ldr	r5, [sp, #132]	; 0x84
    44e4:	182d      	adds	r5, r5, r0
    44e6:	950c      	str	r5, [sp, #48]	; 0x30
    44e8:	3501      	adds	r5, #1
    44ea:	9508      	str	r5, [sp, #32]
    44ec:	2d00      	cmp	r5, #0
    44ee:	dd18      	ble.n	4522 <_dtoa_r+0x282>
    44f0:	1c2b      	adds	r3, r5, #0
    44f2:	e017      	b.n	4524 <_dtoa_r+0x284>
    44f4:	4263      	negs	r3, r4
    44f6:	2500      	movs	r5, #0
    44f8:	930c      	str	r3, [sp, #48]	; 0x30
    44fa:	9308      	str	r3, [sp, #32]
    44fc:	9520      	str	r5, [sp, #128]	; 0x80
    44fe:	9410      	str	r4, [sp, #64]	; 0x40
    4500:	2312      	movs	r3, #18
    4502:	e006      	b.n	4512 <_dtoa_r+0x272>
    4504:	2501      	movs	r5, #1
    4506:	426b      	negs	r3, r5
    4508:	9510      	str	r5, [sp, #64]	; 0x40
    450a:	930c      	str	r3, [sp, #48]	; 0x30
    450c:	9308      	str	r3, [sp, #32]
    450e:	2500      	movs	r5, #0
    4510:	2312      	movs	r3, #18
    4512:	9521      	str	r5, [sp, #132]	; 0x84
    4514:	e006      	b.n	4524 <_dtoa_r+0x284>
    4516:	2501      	movs	r5, #1
    4518:	950c      	str	r5, [sp, #48]	; 0x30
    451a:	9508      	str	r5, [sp, #32]
    451c:	1c2b      	adds	r3, r5, #0
    451e:	9521      	str	r5, [sp, #132]	; 0x84
    4520:	e000      	b.n	4524 <_dtoa_r+0x284>
    4522:	2301      	movs	r3, #1
    4524:	9807      	ldr	r0, [sp, #28]
    4526:	2200      	movs	r2, #0
    4528:	6a45      	ldr	r5, [r0, #36]	; 0x24
    452a:	606a      	str	r2, [r5, #4]
    452c:	2204      	movs	r2, #4
    452e:	1c10      	adds	r0, r2, #0
    4530:	3014      	adds	r0, #20
    4532:	6869      	ldr	r1, [r5, #4]
    4534:	4298      	cmp	r0, r3
    4536:	d803      	bhi.n	4540 <_dtoa_r+0x2a0>
    4538:	3101      	adds	r1, #1
    453a:	6069      	str	r1, [r5, #4]
    453c:	0052      	lsls	r2, r2, #1
    453e:	e7f6      	b.n	452e <_dtoa_r+0x28e>
    4540:	9807      	ldr	r0, [sp, #28]
    4542:	f000 fc97 	bl	4e74 <_Balloc>
    4546:	6028      	str	r0, [r5, #0]
    4548:	9d07      	ldr	r5, [sp, #28]
    454a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    454c:	9d08      	ldr	r5, [sp, #32]
    454e:	681b      	ldr	r3, [r3, #0]
    4550:	930b      	str	r3, [sp, #44]	; 0x2c
    4552:	2d0e      	cmp	r5, #14
    4554:	d900      	bls.n	4558 <_dtoa_r+0x2b8>
    4556:	e187      	b.n	4868 <_dtoa_r+0x5c8>
    4558:	2c00      	cmp	r4, #0
    455a:	d100      	bne.n	455e <_dtoa_r+0x2be>
    455c:	e184      	b.n	4868 <_dtoa_r+0x5c8>
    455e:	9c04      	ldr	r4, [sp, #16]
    4560:	9d05      	ldr	r5, [sp, #20]
    4562:	9414      	str	r4, [sp, #80]	; 0x50
    4564:	9515      	str	r5, [sp, #84]	; 0x54
    4566:	9d06      	ldr	r5, [sp, #24]
    4568:	2d00      	cmp	r5, #0
    456a:	dd61      	ble.n	4630 <_dtoa_r+0x390>
    456c:	1c2a      	adds	r2, r5, #0
    456e:	230f      	movs	r3, #15
    4570:	401a      	ands	r2, r3
    4572:	492d      	ldr	r1, [pc, #180]	; (4628 <_dtoa_r+0x388>)
    4574:	00d2      	lsls	r2, r2, #3
    4576:	188a      	adds	r2, r1, r2
    4578:	6814      	ldr	r4, [r2, #0]
    457a:	6855      	ldr	r5, [r2, #4]
    457c:	940e      	str	r4, [sp, #56]	; 0x38
    457e:	950f      	str	r5, [sp, #60]	; 0x3c
    4580:	9d06      	ldr	r5, [sp, #24]
    4582:	4c2a      	ldr	r4, [pc, #168]	; (462c <_dtoa_r+0x38c>)
    4584:	112f      	asrs	r7, r5, #4
    4586:	2502      	movs	r5, #2
    4588:	06f8      	lsls	r0, r7, #27
    458a:	d517      	bpl.n	45bc <_dtoa_r+0x31c>
    458c:	401f      	ands	r7, r3
    458e:	9814      	ldr	r0, [sp, #80]	; 0x50
    4590:	9915      	ldr	r1, [sp, #84]	; 0x54
    4592:	6a22      	ldr	r2, [r4, #32]
    4594:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4596:	f002 faf7 	bl	6b88 <__aeabi_ddiv>
    459a:	2503      	movs	r5, #3
    459c:	9004      	str	r0, [sp, #16]
    459e:	9105      	str	r1, [sp, #20]
    45a0:	e00c      	b.n	45bc <_dtoa_r+0x31c>
    45a2:	07f9      	lsls	r1, r7, #31
    45a4:	d508      	bpl.n	45b8 <_dtoa_r+0x318>
    45a6:	980e      	ldr	r0, [sp, #56]	; 0x38
    45a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    45aa:	6822      	ldr	r2, [r4, #0]
    45ac:	6863      	ldr	r3, [r4, #4]
    45ae:	f002 ff55 	bl	745c <__aeabi_dmul>
    45b2:	900e      	str	r0, [sp, #56]	; 0x38
    45b4:	910f      	str	r1, [sp, #60]	; 0x3c
    45b6:	3501      	adds	r5, #1
    45b8:	107f      	asrs	r7, r7, #1
    45ba:	3408      	adds	r4, #8
    45bc:	2f00      	cmp	r7, #0
    45be:	d1f0      	bne.n	45a2 <_dtoa_r+0x302>
    45c0:	9804      	ldr	r0, [sp, #16]
    45c2:	9905      	ldr	r1, [sp, #20]
    45c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    45c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    45c8:	f002 fade 	bl	6b88 <__aeabi_ddiv>
    45cc:	e04e      	b.n	466c <_dtoa_r+0x3cc>
    45ce:	46c0      	nop			; (mov r8, r8)
	...
    45dc:	3ff80000 	.word	0x3ff80000
    45e0:	636f4361 	.word	0x636f4361
    45e4:	3fd287a7 	.word	0x3fd287a7
    45e8:	8b60c8b3 	.word	0x8b60c8b3
    45ec:	3fc68a28 	.word	0x3fc68a28
    45f0:	509f79fb 	.word	0x509f79fb
    45f4:	3fd34413 	.word	0x3fd34413
    45f8:	7ff00000 	.word	0x7ff00000
    45fc:	0000270f 	.word	0x0000270f
    4600:	00008675 	.word	0x00008675
    4604:	0000866c 	.word	0x0000866c
    4608:	0000866b 	.word	0x0000866b
    460c:	3ff00000 	.word	0x3ff00000
    4610:	fffffc01 	.word	0xfffffc01
    4614:	fffffbef 	.word	0xfffffbef
    4618:	00000412 	.word	0x00000412
    461c:	fffffc0e 	.word	0xfffffc0e
    4620:	fffffbee 	.word	0xfffffbee
    4624:	fe100000 	.word	0xfe100000
    4628:	000086e8 	.word	0x000086e8
    462c:	000087b0 	.word	0x000087b0
    4630:	9c06      	ldr	r4, [sp, #24]
    4632:	2502      	movs	r5, #2
    4634:	4267      	negs	r7, r4
    4636:	2f00      	cmp	r7, #0
    4638:	d01a      	beq.n	4670 <_dtoa_r+0x3d0>
    463a:	230f      	movs	r3, #15
    463c:	403b      	ands	r3, r7
    463e:	4acc      	ldr	r2, [pc, #816]	; (4970 <_dtoa_r+0x6d0>)
    4640:	00db      	lsls	r3, r3, #3
    4642:	18d3      	adds	r3, r2, r3
    4644:	9814      	ldr	r0, [sp, #80]	; 0x50
    4646:	9915      	ldr	r1, [sp, #84]	; 0x54
    4648:	681a      	ldr	r2, [r3, #0]
    464a:	685b      	ldr	r3, [r3, #4]
    464c:	f002 ff06 	bl	745c <__aeabi_dmul>
    4650:	4ec8      	ldr	r6, [pc, #800]	; (4974 <_dtoa_r+0x6d4>)
    4652:	113f      	asrs	r7, r7, #4
    4654:	2f00      	cmp	r7, #0
    4656:	d009      	beq.n	466c <_dtoa_r+0x3cc>
    4658:	07fa      	lsls	r2, r7, #31
    465a:	d504      	bpl.n	4666 <_dtoa_r+0x3c6>
    465c:	6832      	ldr	r2, [r6, #0]
    465e:	6873      	ldr	r3, [r6, #4]
    4660:	3501      	adds	r5, #1
    4662:	f002 fefb 	bl	745c <__aeabi_dmul>
    4666:	107f      	asrs	r7, r7, #1
    4668:	3608      	adds	r6, #8
    466a:	e7f3      	b.n	4654 <_dtoa_r+0x3b4>
    466c:	9004      	str	r0, [sp, #16]
    466e:	9105      	str	r1, [sp, #20]
    4670:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    4672:	2c00      	cmp	r4, #0
    4674:	d01e      	beq.n	46b4 <_dtoa_r+0x414>
    4676:	9e04      	ldr	r6, [sp, #16]
    4678:	9f05      	ldr	r7, [sp, #20]
    467a:	4bb4      	ldr	r3, [pc, #720]	; (494c <_dtoa_r+0x6ac>)
    467c:	4ab2      	ldr	r2, [pc, #712]	; (4948 <_dtoa_r+0x6a8>)
    467e:	1c30      	adds	r0, r6, #0
    4680:	1c39      	adds	r1, r7, #0
    4682:	f001 f829 	bl	56d8 <__aeabi_dcmplt>
    4686:	2800      	cmp	r0, #0
    4688:	d014      	beq.n	46b4 <_dtoa_r+0x414>
    468a:	9c08      	ldr	r4, [sp, #32]
    468c:	2c00      	cmp	r4, #0
    468e:	d011      	beq.n	46b4 <_dtoa_r+0x414>
    4690:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4692:	2c00      	cmp	r4, #0
    4694:	dc00      	bgt.n	4698 <_dtoa_r+0x3f8>
    4696:	e0e3      	b.n	4860 <_dtoa_r+0x5c0>
    4698:	9c06      	ldr	r4, [sp, #24]
    469a:	1c30      	adds	r0, r6, #0
    469c:	3c01      	subs	r4, #1
    469e:	1c39      	adds	r1, r7, #0
    46a0:	4aab      	ldr	r2, [pc, #684]	; (4950 <_dtoa_r+0x6b0>)
    46a2:	4bac      	ldr	r3, [pc, #688]	; (4954 <_dtoa_r+0x6b4>)
    46a4:	9411      	str	r4, [sp, #68]	; 0x44
    46a6:	f002 fed9 	bl	745c <__aeabi_dmul>
    46aa:	3501      	adds	r5, #1
    46ac:	9004      	str	r0, [sp, #16]
    46ae:	9105      	str	r1, [sp, #20]
    46b0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    46b2:	e002      	b.n	46ba <_dtoa_r+0x41a>
    46b4:	9c06      	ldr	r4, [sp, #24]
    46b6:	9411      	str	r4, [sp, #68]	; 0x44
    46b8:	9c08      	ldr	r4, [sp, #32]
    46ba:	1c28      	adds	r0, r5, #0
    46bc:	9e04      	ldr	r6, [sp, #16]
    46be:	9f05      	ldr	r7, [sp, #20]
    46c0:	940e      	str	r4, [sp, #56]	; 0x38
    46c2:	f003 fcc3 	bl	804c <__aeabi_i2d>
    46c6:	1c32      	adds	r2, r6, #0
    46c8:	1c3b      	adds	r3, r7, #0
    46ca:	f002 fec7 	bl	745c <__aeabi_dmul>
    46ce:	4aa2      	ldr	r2, [pc, #648]	; (4958 <_dtoa_r+0x6b8>)
    46d0:	4ba2      	ldr	r3, [pc, #648]	; (495c <_dtoa_r+0x6bc>)
    46d2:	f001 ff37 	bl	6544 <__aeabi_dadd>
    46d6:	1c04      	adds	r4, r0, #0
    46d8:	48a7      	ldr	r0, [pc, #668]	; (4978 <_dtoa_r+0x6d8>)
    46da:	1808      	adds	r0, r1, r0
    46dc:	990e      	ldr	r1, [sp, #56]	; 0x38
    46de:	9004      	str	r0, [sp, #16]
    46e0:	1c05      	adds	r5, r0, #0
    46e2:	2900      	cmp	r1, #0
    46e4:	d11b      	bne.n	471e <_dtoa_r+0x47e>
    46e6:	4a9e      	ldr	r2, [pc, #632]	; (4960 <_dtoa_r+0x6c0>)
    46e8:	4b9e      	ldr	r3, [pc, #632]	; (4964 <_dtoa_r+0x6c4>)
    46ea:	1c30      	adds	r0, r6, #0
    46ec:	1c39      	adds	r1, r7, #0
    46ee:	f003 f945 	bl	797c <__aeabi_dsub>
    46f2:	1c22      	adds	r2, r4, #0
    46f4:	9b04      	ldr	r3, [sp, #16]
    46f6:	1c06      	adds	r6, r0, #0
    46f8:	1c0f      	adds	r7, r1, #0
    46fa:	f001 f801 	bl	5700 <__aeabi_dcmpgt>
    46fe:	2800      	cmp	r0, #0
    4700:	d000      	beq.n	4704 <_dtoa_r+0x464>
    4702:	e25c      	b.n	4bbe <_dtoa_r+0x91e>
    4704:	1c22      	adds	r2, r4, #0
    4706:	2580      	movs	r5, #128	; 0x80
    4708:	9c04      	ldr	r4, [sp, #16]
    470a:	062d      	lsls	r5, r5, #24
    470c:	1c30      	adds	r0, r6, #0
    470e:	1c39      	adds	r1, r7, #0
    4710:	1963      	adds	r3, r4, r5
    4712:	f000 ffe1 	bl	56d8 <__aeabi_dcmplt>
    4716:	2800      	cmp	r0, #0
    4718:	d000      	beq.n	471c <_dtoa_r+0x47c>
    471a:	e247      	b.n	4bac <_dtoa_r+0x90c>
    471c:	e0a0      	b.n	4860 <_dtoa_r+0x5c0>
    471e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4720:	4b93      	ldr	r3, [pc, #588]	; (4970 <_dtoa_r+0x6d0>)
    4722:	3a01      	subs	r2, #1
    4724:	9810      	ldr	r0, [sp, #64]	; 0x40
    4726:	00d2      	lsls	r2, r2, #3
    4728:	189b      	adds	r3, r3, r2
    472a:	2800      	cmp	r0, #0
    472c:	d049      	beq.n	47c2 <_dtoa_r+0x522>
    472e:	681a      	ldr	r2, [r3, #0]
    4730:	685b      	ldr	r3, [r3, #4]
    4732:	488d      	ldr	r0, [pc, #564]	; (4968 <_dtoa_r+0x6c8>)
    4734:	498d      	ldr	r1, [pc, #564]	; (496c <_dtoa_r+0x6cc>)
    4736:	f002 fa27 	bl	6b88 <__aeabi_ddiv>
    473a:	1c2b      	adds	r3, r5, #0
    473c:	1c22      	adds	r2, r4, #0
    473e:	f003 f91d 	bl	797c <__aeabi_dsub>
    4742:	9004      	str	r0, [sp, #16]
    4744:	9105      	str	r1, [sp, #20]
    4746:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4748:	1c39      	adds	r1, r7, #0
    474a:	1c30      	adds	r0, r6, #0
    474c:	f003 fc4a 	bl	7fe4 <__aeabi_d2iz>
    4750:	1c04      	adds	r4, r0, #0
    4752:	f003 fc7b 	bl	804c <__aeabi_i2d>
    4756:	1c02      	adds	r2, r0, #0
    4758:	1c0b      	adds	r3, r1, #0
    475a:	1c30      	adds	r0, r6, #0
    475c:	1c39      	adds	r1, r7, #0
    475e:	f003 f90d 	bl	797c <__aeabi_dsub>
    4762:	3501      	adds	r5, #1
    4764:	1e6b      	subs	r3, r5, #1
    4766:	3430      	adds	r4, #48	; 0x30
    4768:	701c      	strb	r4, [r3, #0]
    476a:	9a04      	ldr	r2, [sp, #16]
    476c:	9b05      	ldr	r3, [sp, #20]
    476e:	1c06      	adds	r6, r0, #0
    4770:	1c0f      	adds	r7, r1, #0
    4772:	f000 ffb1 	bl	56d8 <__aeabi_dcmplt>
    4776:	2800      	cmp	r0, #0
    4778:	d000      	beq.n	477c <_dtoa_r+0x4dc>
    477a:	e353      	b.n	4e24 <_dtoa_r+0xb84>
    477c:	1c32      	adds	r2, r6, #0
    477e:	1c3b      	adds	r3, r7, #0
    4780:	4972      	ldr	r1, [pc, #456]	; (494c <_dtoa_r+0x6ac>)
    4782:	4871      	ldr	r0, [pc, #452]	; (4948 <_dtoa_r+0x6a8>)
    4784:	f003 f8fa 	bl	797c <__aeabi_dsub>
    4788:	9a04      	ldr	r2, [sp, #16]
    478a:	9b05      	ldr	r3, [sp, #20]
    478c:	f000 ffa4 	bl	56d8 <__aeabi_dcmplt>
    4790:	2800      	cmp	r0, #0
    4792:	d000      	beq.n	4796 <_dtoa_r+0x4f6>
    4794:	e0cb      	b.n	492e <_dtoa_r+0x68e>
    4796:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4798:	1b2b      	subs	r3, r5, r4
    479a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    479c:	42a3      	cmp	r3, r4
    479e:	da5f      	bge.n	4860 <_dtoa_r+0x5c0>
    47a0:	9804      	ldr	r0, [sp, #16]
    47a2:	9905      	ldr	r1, [sp, #20]
    47a4:	4a6a      	ldr	r2, [pc, #424]	; (4950 <_dtoa_r+0x6b0>)
    47a6:	4b6b      	ldr	r3, [pc, #428]	; (4954 <_dtoa_r+0x6b4>)
    47a8:	f002 fe58 	bl	745c <__aeabi_dmul>
    47ac:	4a68      	ldr	r2, [pc, #416]	; (4950 <_dtoa_r+0x6b0>)
    47ae:	4b69      	ldr	r3, [pc, #420]	; (4954 <_dtoa_r+0x6b4>)
    47b0:	9004      	str	r0, [sp, #16]
    47b2:	9105      	str	r1, [sp, #20]
    47b4:	1c30      	adds	r0, r6, #0
    47b6:	1c39      	adds	r1, r7, #0
    47b8:	f002 fe50 	bl	745c <__aeabi_dmul>
    47bc:	1c06      	adds	r6, r0, #0
    47be:	1c0f      	adds	r7, r1, #0
    47c0:	e7c2      	b.n	4748 <_dtoa_r+0x4a8>
    47c2:	6818      	ldr	r0, [r3, #0]
    47c4:	6859      	ldr	r1, [r3, #4]
    47c6:	1c22      	adds	r2, r4, #0
    47c8:	1c2b      	adds	r3, r5, #0
    47ca:	f002 fe47 	bl	745c <__aeabi_dmul>
    47ce:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    47d0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    47d2:	9004      	str	r0, [sp, #16]
    47d4:	9105      	str	r1, [sp, #20]
    47d6:	1965      	adds	r5, r4, r5
    47d8:	9517      	str	r5, [sp, #92]	; 0x5c
    47da:	1c39      	adds	r1, r7, #0
    47dc:	1c30      	adds	r0, r6, #0
    47de:	f003 fc01 	bl	7fe4 <__aeabi_d2iz>
    47e2:	1c05      	adds	r5, r0, #0
    47e4:	f003 fc32 	bl	804c <__aeabi_i2d>
    47e8:	1c02      	adds	r2, r0, #0
    47ea:	1c0b      	adds	r3, r1, #0
    47ec:	1c30      	adds	r0, r6, #0
    47ee:	1c39      	adds	r1, r7, #0
    47f0:	f003 f8c4 	bl	797c <__aeabi_dsub>
    47f4:	3530      	adds	r5, #48	; 0x30
    47f6:	7025      	strb	r5, [r4, #0]
    47f8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    47fa:	3401      	adds	r4, #1
    47fc:	1c06      	adds	r6, r0, #0
    47fe:	1c0f      	adds	r7, r1, #0
    4800:	42ac      	cmp	r4, r5
    4802:	d126      	bne.n	4852 <_dtoa_r+0x5b2>
    4804:	980e      	ldr	r0, [sp, #56]	; 0x38
    4806:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4808:	4a57      	ldr	r2, [pc, #348]	; (4968 <_dtoa_r+0x6c8>)
    480a:	4b58      	ldr	r3, [pc, #352]	; (496c <_dtoa_r+0x6cc>)
    480c:	1825      	adds	r5, r4, r0
    480e:	9804      	ldr	r0, [sp, #16]
    4810:	9905      	ldr	r1, [sp, #20]
    4812:	f001 fe97 	bl	6544 <__aeabi_dadd>
    4816:	1c02      	adds	r2, r0, #0
    4818:	1c0b      	adds	r3, r1, #0
    481a:	1c30      	adds	r0, r6, #0
    481c:	1c39      	adds	r1, r7, #0
    481e:	f000 ff6f 	bl	5700 <__aeabi_dcmpgt>
    4822:	2800      	cmp	r0, #0
    4824:	d000      	beq.n	4828 <_dtoa_r+0x588>
    4826:	e082      	b.n	492e <_dtoa_r+0x68e>
    4828:	9a04      	ldr	r2, [sp, #16]
    482a:	9b05      	ldr	r3, [sp, #20]
    482c:	484e      	ldr	r0, [pc, #312]	; (4968 <_dtoa_r+0x6c8>)
    482e:	494f      	ldr	r1, [pc, #316]	; (496c <_dtoa_r+0x6cc>)
    4830:	f003 f8a4 	bl	797c <__aeabi_dsub>
    4834:	1c02      	adds	r2, r0, #0
    4836:	1c0b      	adds	r3, r1, #0
    4838:	1c30      	adds	r0, r6, #0
    483a:	1c39      	adds	r1, r7, #0
    483c:	f000 ff4c 	bl	56d8 <__aeabi_dcmplt>
    4840:	2800      	cmp	r0, #0
    4842:	d00d      	beq.n	4860 <_dtoa_r+0x5c0>
    4844:	1e6b      	subs	r3, r5, #1
    4846:	781a      	ldrb	r2, [r3, #0]
    4848:	2a30      	cmp	r2, #48	; 0x30
    484a:	d000      	beq.n	484e <_dtoa_r+0x5ae>
    484c:	e2ea      	b.n	4e24 <_dtoa_r+0xb84>
    484e:	1c1d      	adds	r5, r3, #0
    4850:	e7f8      	b.n	4844 <_dtoa_r+0x5a4>
    4852:	4a3f      	ldr	r2, [pc, #252]	; (4950 <_dtoa_r+0x6b0>)
    4854:	4b3f      	ldr	r3, [pc, #252]	; (4954 <_dtoa_r+0x6b4>)
    4856:	f002 fe01 	bl	745c <__aeabi_dmul>
    485a:	1c06      	adds	r6, r0, #0
    485c:	1c0f      	adds	r7, r1, #0
    485e:	e7bc      	b.n	47da <_dtoa_r+0x53a>
    4860:	9c14      	ldr	r4, [sp, #80]	; 0x50
    4862:	9d15      	ldr	r5, [sp, #84]	; 0x54
    4864:	9404      	str	r4, [sp, #16]
    4866:	9505      	str	r5, [sp, #20]
    4868:	9b19      	ldr	r3, [sp, #100]	; 0x64
    486a:	2b00      	cmp	r3, #0
    486c:	da00      	bge.n	4870 <_dtoa_r+0x5d0>
    486e:	e09f      	b.n	49b0 <_dtoa_r+0x710>
    4870:	9d06      	ldr	r5, [sp, #24]
    4872:	2d0e      	cmp	r5, #14
    4874:	dd00      	ble.n	4878 <_dtoa_r+0x5d8>
    4876:	e09b      	b.n	49b0 <_dtoa_r+0x710>
    4878:	4a3d      	ldr	r2, [pc, #244]	; (4970 <_dtoa_r+0x6d0>)
    487a:	00eb      	lsls	r3, r5, #3
    487c:	18d3      	adds	r3, r2, r3
    487e:	681c      	ldr	r4, [r3, #0]
    4880:	685d      	ldr	r5, [r3, #4]
    4882:	9402      	str	r4, [sp, #8]
    4884:	9503      	str	r5, [sp, #12]
    4886:	9d21      	ldr	r5, [sp, #132]	; 0x84
    4888:	2d00      	cmp	r5, #0
    488a:	da14      	bge.n	48b6 <_dtoa_r+0x616>
    488c:	9c08      	ldr	r4, [sp, #32]
    488e:	2c00      	cmp	r4, #0
    4890:	dc11      	bgt.n	48b6 <_dtoa_r+0x616>
    4892:	d000      	beq.n	4896 <_dtoa_r+0x5f6>
    4894:	e18c      	b.n	4bb0 <_dtoa_r+0x910>
    4896:	4a32      	ldr	r2, [pc, #200]	; (4960 <_dtoa_r+0x6c0>)
    4898:	4b32      	ldr	r3, [pc, #200]	; (4964 <_dtoa_r+0x6c4>)
    489a:	9802      	ldr	r0, [sp, #8]
    489c:	9903      	ldr	r1, [sp, #12]
    489e:	f002 fddd 	bl	745c <__aeabi_dmul>
    48a2:	9a04      	ldr	r2, [sp, #16]
    48a4:	9b05      	ldr	r3, [sp, #20]
    48a6:	f000 ff35 	bl	5714 <__aeabi_dcmpge>
    48aa:	9f08      	ldr	r7, [sp, #32]
    48ac:	1c3e      	adds	r6, r7, #0
    48ae:	2800      	cmp	r0, #0
    48b0:	d000      	beq.n	48b4 <_dtoa_r+0x614>
    48b2:	e17f      	b.n	4bb4 <_dtoa_r+0x914>
    48b4:	e187      	b.n	4bc6 <_dtoa_r+0x926>
    48b6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    48b8:	9e04      	ldr	r6, [sp, #16]
    48ba:	9f05      	ldr	r7, [sp, #20]
    48bc:	9a02      	ldr	r2, [sp, #8]
    48be:	9b03      	ldr	r3, [sp, #12]
    48c0:	1c30      	adds	r0, r6, #0
    48c2:	1c39      	adds	r1, r7, #0
    48c4:	f002 f960 	bl	6b88 <__aeabi_ddiv>
    48c8:	f003 fb8c 	bl	7fe4 <__aeabi_d2iz>
    48cc:	1c04      	adds	r4, r0, #0
    48ce:	f003 fbbd 	bl	804c <__aeabi_i2d>
    48d2:	9a02      	ldr	r2, [sp, #8]
    48d4:	9b03      	ldr	r3, [sp, #12]
    48d6:	f002 fdc1 	bl	745c <__aeabi_dmul>
    48da:	1c02      	adds	r2, r0, #0
    48dc:	1c0b      	adds	r3, r1, #0
    48de:	1c30      	adds	r0, r6, #0
    48e0:	1c39      	adds	r1, r7, #0
    48e2:	f003 f84b 	bl	797c <__aeabi_dsub>
    48e6:	3501      	adds	r5, #1
    48e8:	1c02      	adds	r2, r0, #0
    48ea:	1c20      	adds	r0, r4, #0
    48ec:	3030      	adds	r0, #48	; 0x30
    48ee:	1c0b      	adds	r3, r1, #0
    48f0:	1e69      	subs	r1, r5, #1
    48f2:	7008      	strb	r0, [r1, #0]
    48f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    48f6:	1a29      	subs	r1, r5, r0
    48f8:	9808      	ldr	r0, [sp, #32]
    48fa:	4281      	cmp	r1, r0
    48fc:	d148      	bne.n	4990 <_dtoa_r+0x6f0>
    48fe:	1c10      	adds	r0, r2, #0
    4900:	1c19      	adds	r1, r3, #0
    4902:	f001 fe1f 	bl	6544 <__aeabi_dadd>
    4906:	9a02      	ldr	r2, [sp, #8]
    4908:	9b03      	ldr	r3, [sp, #12]
    490a:	1c06      	adds	r6, r0, #0
    490c:	1c0f      	adds	r7, r1, #0
    490e:	f000 fef7 	bl	5700 <__aeabi_dcmpgt>
    4912:	2800      	cmp	r0, #0
    4914:	d10d      	bne.n	4932 <_dtoa_r+0x692>
    4916:	1c30      	adds	r0, r6, #0
    4918:	1c39      	adds	r1, r7, #0
    491a:	9a02      	ldr	r2, [sp, #8]
    491c:	9b03      	ldr	r3, [sp, #12]
    491e:	f000 fed5 	bl	56cc <__aeabi_dcmpeq>
    4922:	2800      	cmp	r0, #0
    4924:	d100      	bne.n	4928 <_dtoa_r+0x688>
    4926:	e27f      	b.n	4e28 <_dtoa_r+0xb88>
    4928:	07e1      	lsls	r1, r4, #31
    492a:	d402      	bmi.n	4932 <_dtoa_r+0x692>
    492c:	e27c      	b.n	4e28 <_dtoa_r+0xb88>
    492e:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4930:	9406      	str	r4, [sp, #24]
    4932:	1e6b      	subs	r3, r5, #1
    4934:	781a      	ldrb	r2, [r3, #0]
    4936:	2a39      	cmp	r2, #57	; 0x39
    4938:	d126      	bne.n	4988 <_dtoa_r+0x6e8>
    493a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    493c:	42a3      	cmp	r3, r4
    493e:	d01d      	beq.n	497c <_dtoa_r+0x6dc>
    4940:	1c1d      	adds	r5, r3, #0
    4942:	e7f6      	b.n	4932 <_dtoa_r+0x692>
    4944:	46c0      	nop			; (mov r8, r8)
    4946:	46c0      	nop			; (mov r8, r8)
    4948:	00000000 	.word	0x00000000
    494c:	3ff00000 	.word	0x3ff00000
    4950:	00000000 	.word	0x00000000
    4954:	40240000 	.word	0x40240000
    4958:	00000000 	.word	0x00000000
    495c:	401c0000 	.word	0x401c0000
    4960:	00000000 	.word	0x00000000
    4964:	40140000 	.word	0x40140000
    4968:	00000000 	.word	0x00000000
    496c:	3fe00000 	.word	0x3fe00000
    4970:	000086e8 	.word	0x000086e8
    4974:	000087b0 	.word	0x000087b0
    4978:	fcc00000 	.word	0xfcc00000
    497c:	9c06      	ldr	r4, [sp, #24]
    497e:	2230      	movs	r2, #48	; 0x30
    4980:	3401      	adds	r4, #1
    4982:	9406      	str	r4, [sp, #24]
    4984:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4986:	7022      	strb	r2, [r4, #0]
    4988:	781a      	ldrb	r2, [r3, #0]
    498a:	3201      	adds	r2, #1
    498c:	701a      	strb	r2, [r3, #0]
    498e:	e24b      	b.n	4e28 <_dtoa_r+0xb88>
    4990:	1c10      	adds	r0, r2, #0
    4992:	1c19      	adds	r1, r3, #0
    4994:	4bc9      	ldr	r3, [pc, #804]	; (4cbc <_dtoa_r+0xa1c>)
    4996:	4ac8      	ldr	r2, [pc, #800]	; (4cb8 <_dtoa_r+0xa18>)
    4998:	f002 fd60 	bl	745c <__aeabi_dmul>
    499c:	4ac8      	ldr	r2, [pc, #800]	; (4cc0 <_dtoa_r+0xa20>)
    499e:	4bc9      	ldr	r3, [pc, #804]	; (4cc4 <_dtoa_r+0xa24>)
    49a0:	1c06      	adds	r6, r0, #0
    49a2:	1c0f      	adds	r7, r1, #0
    49a4:	f000 fe92 	bl	56cc <__aeabi_dcmpeq>
    49a8:	2800      	cmp	r0, #0
    49aa:	d100      	bne.n	49ae <_dtoa_r+0x70e>
    49ac:	e786      	b.n	48bc <_dtoa_r+0x61c>
    49ae:	e23b      	b.n	4e28 <_dtoa_r+0xb88>
    49b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    49b2:	2d00      	cmp	r5, #0
    49b4:	d031      	beq.n	4a1a <_dtoa_r+0x77a>
    49b6:	9c20      	ldr	r4, [sp, #128]	; 0x80
    49b8:	2c01      	cmp	r4, #1
    49ba:	dc0b      	bgt.n	49d4 <_dtoa_r+0x734>
    49bc:	9d16      	ldr	r5, [sp, #88]	; 0x58
    49be:	2d00      	cmp	r5, #0
    49c0:	d002      	beq.n	49c8 <_dtoa_r+0x728>
    49c2:	48c1      	ldr	r0, [pc, #772]	; (4cc8 <_dtoa_r+0xa28>)
    49c4:	181b      	adds	r3, r3, r0
    49c6:	e002      	b.n	49ce <_dtoa_r+0x72e>
    49c8:	9918      	ldr	r1, [sp, #96]	; 0x60
    49ca:	2336      	movs	r3, #54	; 0x36
    49cc:	1a5b      	subs	r3, r3, r1
    49ce:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    49d0:	9c02      	ldr	r4, [sp, #8]
    49d2:	e016      	b.n	4a02 <_dtoa_r+0x762>
    49d4:	9d08      	ldr	r5, [sp, #32]
    49d6:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    49d8:	3d01      	subs	r5, #1
    49da:	42ac      	cmp	r4, r5
    49dc:	db01      	blt.n	49e2 <_dtoa_r+0x742>
    49de:	1b65      	subs	r5, r4, r5
    49e0:	e006      	b.n	49f0 <_dtoa_r+0x750>
    49e2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    49e4:	950d      	str	r5, [sp, #52]	; 0x34
    49e6:	1b2b      	subs	r3, r5, r4
    49e8:	9c12      	ldr	r4, [sp, #72]	; 0x48
    49ea:	2500      	movs	r5, #0
    49ec:	18e4      	adds	r4, r4, r3
    49ee:	9412      	str	r4, [sp, #72]	; 0x48
    49f0:	9c08      	ldr	r4, [sp, #32]
    49f2:	2c00      	cmp	r4, #0
    49f4:	da03      	bge.n	49fe <_dtoa_r+0x75e>
    49f6:	9802      	ldr	r0, [sp, #8]
    49f8:	2300      	movs	r3, #0
    49fa:	1b04      	subs	r4, r0, r4
    49fc:	e001      	b.n	4a02 <_dtoa_r+0x762>
    49fe:	9c02      	ldr	r4, [sp, #8]
    4a00:	9b08      	ldr	r3, [sp, #32]
    4a02:	9902      	ldr	r1, [sp, #8]
    4a04:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4a06:	18c9      	adds	r1, r1, r3
    4a08:	9102      	str	r1, [sp, #8]
    4a0a:	18d2      	adds	r2, r2, r3
    4a0c:	9807      	ldr	r0, [sp, #28]
    4a0e:	2101      	movs	r1, #1
    4a10:	9209      	str	r2, [sp, #36]	; 0x24
    4a12:	f000 fb07 	bl	5024 <__i2b>
    4a16:	1c06      	adds	r6, r0, #0
    4a18:	e002      	b.n	4a20 <_dtoa_r+0x780>
    4a1a:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    4a1c:	9c02      	ldr	r4, [sp, #8]
    4a1e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    4a20:	2c00      	cmp	r4, #0
    4a22:	d00c      	beq.n	4a3e <_dtoa_r+0x79e>
    4a24:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4a26:	2b00      	cmp	r3, #0
    4a28:	dd09      	ble.n	4a3e <_dtoa_r+0x79e>
    4a2a:	42a3      	cmp	r3, r4
    4a2c:	dd00      	ble.n	4a30 <_dtoa_r+0x790>
    4a2e:	1c23      	adds	r3, r4, #0
    4a30:	9802      	ldr	r0, [sp, #8]
    4a32:	9909      	ldr	r1, [sp, #36]	; 0x24
    4a34:	1ac0      	subs	r0, r0, r3
    4a36:	1ac9      	subs	r1, r1, r3
    4a38:	9002      	str	r0, [sp, #8]
    4a3a:	1ae4      	subs	r4, r4, r3
    4a3c:	9109      	str	r1, [sp, #36]	; 0x24
    4a3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4a40:	2a00      	cmp	r2, #0
    4a42:	dd21      	ble.n	4a88 <_dtoa_r+0x7e8>
    4a44:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4a46:	2b00      	cmp	r3, #0
    4a48:	d018      	beq.n	4a7c <_dtoa_r+0x7dc>
    4a4a:	2d00      	cmp	r5, #0
    4a4c:	dd10      	ble.n	4a70 <_dtoa_r+0x7d0>
    4a4e:	1c31      	adds	r1, r6, #0
    4a50:	1c2a      	adds	r2, r5, #0
    4a52:	9807      	ldr	r0, [sp, #28]
    4a54:	f000 fb7e 	bl	5154 <__pow5mult>
    4a58:	1c06      	adds	r6, r0, #0
    4a5a:	1c31      	adds	r1, r6, #0
    4a5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4a5e:	9807      	ldr	r0, [sp, #28]
    4a60:	f000 fae9 	bl	5036 <__multiply>
    4a64:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a66:	1c07      	adds	r7, r0, #0
    4a68:	9807      	ldr	r0, [sp, #28]
    4a6a:	f000 fa3b 	bl	4ee4 <_Bfree>
    4a6e:	970a      	str	r7, [sp, #40]	; 0x28
    4a70:	980d      	ldr	r0, [sp, #52]	; 0x34
    4a72:	1b42      	subs	r2, r0, r5
    4a74:	d008      	beq.n	4a88 <_dtoa_r+0x7e8>
    4a76:	9807      	ldr	r0, [sp, #28]
    4a78:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a7a:	e002      	b.n	4a82 <_dtoa_r+0x7e2>
    4a7c:	9807      	ldr	r0, [sp, #28]
    4a7e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4a82:	f000 fb67 	bl	5154 <__pow5mult>
    4a86:	900a      	str	r0, [sp, #40]	; 0x28
    4a88:	9807      	ldr	r0, [sp, #28]
    4a8a:	2101      	movs	r1, #1
    4a8c:	f000 faca 	bl	5024 <__i2b>
    4a90:	9d12      	ldr	r5, [sp, #72]	; 0x48
    4a92:	1c07      	adds	r7, r0, #0
    4a94:	2d00      	cmp	r5, #0
    4a96:	dd05      	ble.n	4aa4 <_dtoa_r+0x804>
    4a98:	1c39      	adds	r1, r7, #0
    4a9a:	9807      	ldr	r0, [sp, #28]
    4a9c:	1c2a      	adds	r2, r5, #0
    4a9e:	f000 fb59 	bl	5154 <__pow5mult>
    4aa2:	1c07      	adds	r7, r0, #0
    4aa4:	9820      	ldr	r0, [sp, #128]	; 0x80
    4aa6:	2500      	movs	r5, #0
    4aa8:	2801      	cmp	r0, #1
    4aaa:	dc10      	bgt.n	4ace <_dtoa_r+0x82e>
    4aac:	9904      	ldr	r1, [sp, #16]
    4aae:	42a9      	cmp	r1, r5
    4ab0:	d10d      	bne.n	4ace <_dtoa_r+0x82e>
    4ab2:	9a05      	ldr	r2, [sp, #20]
    4ab4:	0313      	lsls	r3, r2, #12
    4ab6:	42ab      	cmp	r3, r5
    4ab8:	d109      	bne.n	4ace <_dtoa_r+0x82e>
    4aba:	4b84      	ldr	r3, [pc, #528]	; (4ccc <_dtoa_r+0xa2c>)
    4abc:	4213      	tst	r3, r2
    4abe:	d006      	beq.n	4ace <_dtoa_r+0x82e>
    4ac0:	9d02      	ldr	r5, [sp, #8]
    4ac2:	3501      	adds	r5, #1
    4ac4:	9502      	str	r5, [sp, #8]
    4ac6:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4ac8:	3501      	adds	r5, #1
    4aca:	9509      	str	r5, [sp, #36]	; 0x24
    4acc:	2501      	movs	r5, #1
    4ace:	9912      	ldr	r1, [sp, #72]	; 0x48
    4ad0:	2001      	movs	r0, #1
    4ad2:	2900      	cmp	r1, #0
    4ad4:	d008      	beq.n	4ae8 <_dtoa_r+0x848>
    4ad6:	693b      	ldr	r3, [r7, #16]
    4ad8:	3303      	adds	r3, #3
    4ada:	009b      	lsls	r3, r3, #2
    4adc:	18fb      	adds	r3, r7, r3
    4ade:	6858      	ldr	r0, [r3, #4]
    4ae0:	f000 fa57 	bl	4f92 <__hi0bits>
    4ae4:	2320      	movs	r3, #32
    4ae6:	1a18      	subs	r0, r3, r0
    4ae8:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4aea:	231f      	movs	r3, #31
    4aec:	1880      	adds	r0, r0, r2
    4aee:	4018      	ands	r0, r3
    4af0:	d00d      	beq.n	4b0e <_dtoa_r+0x86e>
    4af2:	2320      	movs	r3, #32
    4af4:	1a1b      	subs	r3, r3, r0
    4af6:	2b04      	cmp	r3, #4
    4af8:	dd06      	ble.n	4b08 <_dtoa_r+0x868>
    4afa:	231c      	movs	r3, #28
    4afc:	1a18      	subs	r0, r3, r0
    4afe:	9b02      	ldr	r3, [sp, #8]
    4b00:	1824      	adds	r4, r4, r0
    4b02:	181b      	adds	r3, r3, r0
    4b04:	9302      	str	r3, [sp, #8]
    4b06:	e008      	b.n	4b1a <_dtoa_r+0x87a>
    4b08:	2b04      	cmp	r3, #4
    4b0a:	d008      	beq.n	4b1e <_dtoa_r+0x87e>
    4b0c:	1c18      	adds	r0, r3, #0
    4b0e:	9902      	ldr	r1, [sp, #8]
    4b10:	301c      	adds	r0, #28
    4b12:	1809      	adds	r1, r1, r0
    4b14:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4b16:	9102      	str	r1, [sp, #8]
    4b18:	1824      	adds	r4, r4, r0
    4b1a:	1812      	adds	r2, r2, r0
    4b1c:	9209      	str	r2, [sp, #36]	; 0x24
    4b1e:	9b02      	ldr	r3, [sp, #8]
    4b20:	2b00      	cmp	r3, #0
    4b22:	dd05      	ble.n	4b30 <_dtoa_r+0x890>
    4b24:	9807      	ldr	r0, [sp, #28]
    4b26:	990a      	ldr	r1, [sp, #40]	; 0x28
    4b28:	1c1a      	adds	r2, r3, #0
    4b2a:	f000 fb65 	bl	51f8 <__lshift>
    4b2e:	900a      	str	r0, [sp, #40]	; 0x28
    4b30:	9809      	ldr	r0, [sp, #36]	; 0x24
    4b32:	2800      	cmp	r0, #0
    4b34:	dd05      	ble.n	4b42 <_dtoa_r+0x8a2>
    4b36:	1c39      	adds	r1, r7, #0
    4b38:	9807      	ldr	r0, [sp, #28]
    4b3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4b3c:	f000 fb5c 	bl	51f8 <__lshift>
    4b40:	1c07      	adds	r7, r0, #0
    4b42:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4b44:	2900      	cmp	r1, #0
    4b46:	d01b      	beq.n	4b80 <_dtoa_r+0x8e0>
    4b48:	980a      	ldr	r0, [sp, #40]	; 0x28
    4b4a:	1c39      	adds	r1, r7, #0
    4b4c:	f000 fba6 	bl	529c <__mcmp>
    4b50:	2800      	cmp	r0, #0
    4b52:	da15      	bge.n	4b80 <_dtoa_r+0x8e0>
    4b54:	9a06      	ldr	r2, [sp, #24]
    4b56:	2300      	movs	r3, #0
    4b58:	3a01      	subs	r2, #1
    4b5a:	9206      	str	r2, [sp, #24]
    4b5c:	9807      	ldr	r0, [sp, #28]
    4b5e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4b60:	220a      	movs	r2, #10
    4b62:	f000 f9d8 	bl	4f16 <__multadd>
    4b66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4b68:	900a      	str	r0, [sp, #40]	; 0x28
    4b6a:	9810      	ldr	r0, [sp, #64]	; 0x40
    4b6c:	9308      	str	r3, [sp, #32]
    4b6e:	2800      	cmp	r0, #0
    4b70:	d006      	beq.n	4b80 <_dtoa_r+0x8e0>
    4b72:	1c31      	adds	r1, r6, #0
    4b74:	9807      	ldr	r0, [sp, #28]
    4b76:	220a      	movs	r2, #10
    4b78:	2300      	movs	r3, #0
    4b7a:	f000 f9cc 	bl	4f16 <__multadd>
    4b7e:	1c06      	adds	r6, r0, #0
    4b80:	9908      	ldr	r1, [sp, #32]
    4b82:	2900      	cmp	r1, #0
    4b84:	dc2a      	bgt.n	4bdc <_dtoa_r+0x93c>
    4b86:	9a20      	ldr	r2, [sp, #128]	; 0x80
    4b88:	2a02      	cmp	r2, #2
    4b8a:	dd27      	ble.n	4bdc <_dtoa_r+0x93c>
    4b8c:	2900      	cmp	r1, #0
    4b8e:	d111      	bne.n	4bb4 <_dtoa_r+0x914>
    4b90:	1c39      	adds	r1, r7, #0
    4b92:	9807      	ldr	r0, [sp, #28]
    4b94:	2205      	movs	r2, #5
    4b96:	9b08      	ldr	r3, [sp, #32]
    4b98:	f000 f9bd 	bl	4f16 <__multadd>
    4b9c:	1c07      	adds	r7, r0, #0
    4b9e:	1c39      	adds	r1, r7, #0
    4ba0:	980a      	ldr	r0, [sp, #40]	; 0x28
    4ba2:	f000 fb7b 	bl	529c <__mcmp>
    4ba6:	2800      	cmp	r0, #0
    4ba8:	dc0d      	bgt.n	4bc6 <_dtoa_r+0x926>
    4baa:	e003      	b.n	4bb4 <_dtoa_r+0x914>
    4bac:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4bae:	e000      	b.n	4bb2 <_dtoa_r+0x912>
    4bb0:	2700      	movs	r7, #0
    4bb2:	1c3e      	adds	r6, r7, #0
    4bb4:	9c21      	ldr	r4, [sp, #132]	; 0x84
    4bb6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4bb8:	43e4      	mvns	r4, r4
    4bba:	9406      	str	r4, [sp, #24]
    4bbc:	e00b      	b.n	4bd6 <_dtoa_r+0x936>
    4bbe:	9d11      	ldr	r5, [sp, #68]	; 0x44
    4bc0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4bc2:	9506      	str	r5, [sp, #24]
    4bc4:	1c3e      	adds	r6, r7, #0
    4bc6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4bc8:	2331      	movs	r3, #49	; 0x31
    4bca:	7023      	strb	r3, [r4, #0]
    4bcc:	9c06      	ldr	r4, [sp, #24]
    4bce:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4bd0:	3401      	adds	r4, #1
    4bd2:	3501      	adds	r5, #1
    4bd4:	9406      	str	r4, [sp, #24]
    4bd6:	9602      	str	r6, [sp, #8]
    4bd8:	2600      	movs	r6, #0
    4bda:	e10f      	b.n	4dfc <_dtoa_r+0xb5c>
    4bdc:	9810      	ldr	r0, [sp, #64]	; 0x40
    4bde:	2800      	cmp	r0, #0
    4be0:	d100      	bne.n	4be4 <_dtoa_r+0x944>
    4be2:	e0c5      	b.n	4d70 <_dtoa_r+0xad0>
    4be4:	2c00      	cmp	r4, #0
    4be6:	dd05      	ble.n	4bf4 <_dtoa_r+0x954>
    4be8:	1c31      	adds	r1, r6, #0
    4bea:	9807      	ldr	r0, [sp, #28]
    4bec:	1c22      	adds	r2, r4, #0
    4bee:	f000 fb03 	bl	51f8 <__lshift>
    4bf2:	1c06      	adds	r6, r0, #0
    4bf4:	9602      	str	r6, [sp, #8]
    4bf6:	2d00      	cmp	r5, #0
    4bf8:	d012      	beq.n	4c20 <_dtoa_r+0x980>
    4bfa:	6871      	ldr	r1, [r6, #4]
    4bfc:	9807      	ldr	r0, [sp, #28]
    4bfe:	f000 f939 	bl	4e74 <_Balloc>
    4c02:	6932      	ldr	r2, [r6, #16]
    4c04:	1c31      	adds	r1, r6, #0
    4c06:	3202      	adds	r2, #2
    4c08:	1c04      	adds	r4, r0, #0
    4c0a:	0092      	lsls	r2, r2, #2
    4c0c:	310c      	adds	r1, #12
    4c0e:	300c      	adds	r0, #12
    4c10:	f7fe ff62 	bl	3ad8 <memcpy>
    4c14:	9807      	ldr	r0, [sp, #28]
    4c16:	1c21      	adds	r1, r4, #0
    4c18:	2201      	movs	r2, #1
    4c1a:	f000 faed 	bl	51f8 <__lshift>
    4c1e:	9002      	str	r0, [sp, #8]
    4c20:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4c22:	9d08      	ldr	r5, [sp, #32]
    4c24:	1c23      	adds	r3, r4, #0
    4c26:	3b01      	subs	r3, #1
    4c28:	195b      	adds	r3, r3, r5
    4c2a:	9409      	str	r4, [sp, #36]	; 0x24
    4c2c:	9310      	str	r3, [sp, #64]	; 0x40
    4c2e:	1c39      	adds	r1, r7, #0
    4c30:	980a      	ldr	r0, [sp, #40]	; 0x28
    4c32:	f7ff faa9 	bl	4188 <quorem>
    4c36:	1c31      	adds	r1, r6, #0
    4c38:	900d      	str	r0, [sp, #52]	; 0x34
    4c3a:	1c04      	adds	r4, r0, #0
    4c3c:	980a      	ldr	r0, [sp, #40]	; 0x28
    4c3e:	f000 fb2d 	bl	529c <__mcmp>
    4c42:	1c39      	adds	r1, r7, #0
    4c44:	900c      	str	r0, [sp, #48]	; 0x30
    4c46:	9a02      	ldr	r2, [sp, #8]
    4c48:	9807      	ldr	r0, [sp, #28]
    4c4a:	f000 fb42 	bl	52d2 <__mdiff>
    4c4e:	1c05      	adds	r5, r0, #0
    4c50:	68c0      	ldr	r0, [r0, #12]
    4c52:	3430      	adds	r4, #48	; 0x30
    4c54:	2800      	cmp	r0, #0
    4c56:	d105      	bne.n	4c64 <_dtoa_r+0x9c4>
    4c58:	980a      	ldr	r0, [sp, #40]	; 0x28
    4c5a:	1c29      	adds	r1, r5, #0
    4c5c:	f000 fb1e 	bl	529c <__mcmp>
    4c60:	9008      	str	r0, [sp, #32]
    4c62:	e001      	b.n	4c68 <_dtoa_r+0x9c8>
    4c64:	2101      	movs	r1, #1
    4c66:	9108      	str	r1, [sp, #32]
    4c68:	1c29      	adds	r1, r5, #0
    4c6a:	9807      	ldr	r0, [sp, #28]
    4c6c:	f000 f93a 	bl	4ee4 <_Bfree>
    4c70:	9b08      	ldr	r3, [sp, #32]
    4c72:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4c74:	432b      	orrs	r3, r5
    4c76:	d10d      	bne.n	4c94 <_dtoa_r+0x9f4>
    4c78:	9804      	ldr	r0, [sp, #16]
    4c7a:	2301      	movs	r3, #1
    4c7c:	4203      	tst	r3, r0
    4c7e:	d109      	bne.n	4c94 <_dtoa_r+0x9f4>
    4c80:	2c39      	cmp	r4, #57	; 0x39
    4c82:	d044      	beq.n	4d0e <_dtoa_r+0xa6e>
    4c84:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4c86:	2d00      	cmp	r5, #0
    4c88:	dd01      	ble.n	4c8e <_dtoa_r+0x9ee>
    4c8a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4c8c:	3431      	adds	r4, #49	; 0x31
    4c8e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4c90:	3501      	adds	r5, #1
    4c92:	e044      	b.n	4d1e <_dtoa_r+0xa7e>
    4c94:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4c96:	2d00      	cmp	r5, #0
    4c98:	da03      	bge.n	4ca2 <_dtoa_r+0xa02>
    4c9a:	9d08      	ldr	r5, [sp, #32]
    4c9c:	2d00      	cmp	r5, #0
    4c9e:	dc17      	bgt.n	4cd0 <_dtoa_r+0xa30>
    4ca0:	e028      	b.n	4cf4 <_dtoa_r+0xa54>
    4ca2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4ca4:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4ca6:	432b      	orrs	r3, r5
    4ca8:	d129      	bne.n	4cfe <_dtoa_r+0xa5e>
    4caa:	9804      	ldr	r0, [sp, #16]
    4cac:	2301      	movs	r3, #1
    4cae:	4203      	tst	r3, r0
    4cb0:	d125      	bne.n	4cfe <_dtoa_r+0xa5e>
    4cb2:	e7f2      	b.n	4c9a <_dtoa_r+0x9fa>
    4cb4:	46c0      	nop			; (mov r8, r8)
    4cb6:	46c0      	nop			; (mov r8, r8)
    4cb8:	00000000 	.word	0x00000000
    4cbc:	40240000 	.word	0x40240000
	...
    4cc8:	00000433 	.word	0x00000433
    4ccc:	7ff00000 	.word	0x7ff00000
    4cd0:	990a      	ldr	r1, [sp, #40]	; 0x28
    4cd2:	9807      	ldr	r0, [sp, #28]
    4cd4:	2201      	movs	r2, #1
    4cd6:	f000 fa8f 	bl	51f8 <__lshift>
    4cda:	1c39      	adds	r1, r7, #0
    4cdc:	900a      	str	r0, [sp, #40]	; 0x28
    4cde:	f000 fadd 	bl	529c <__mcmp>
    4ce2:	2800      	cmp	r0, #0
    4ce4:	dc02      	bgt.n	4cec <_dtoa_r+0xa4c>
    4ce6:	d105      	bne.n	4cf4 <_dtoa_r+0xa54>
    4ce8:	07e1      	lsls	r1, r4, #31
    4cea:	d503      	bpl.n	4cf4 <_dtoa_r+0xa54>
    4cec:	2c39      	cmp	r4, #57	; 0x39
    4cee:	d00e      	beq.n	4d0e <_dtoa_r+0xa6e>
    4cf0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4cf2:	3431      	adds	r4, #49	; 0x31
    4cf4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4cf6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4cf8:	3501      	adds	r5, #1
    4cfa:	7014      	strb	r4, [r2, #0]
    4cfc:	e07e      	b.n	4dfc <_dtoa_r+0xb5c>
    4cfe:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4d00:	3501      	adds	r5, #1
    4d02:	950c      	str	r5, [sp, #48]	; 0x30
    4d04:	9d08      	ldr	r5, [sp, #32]
    4d06:	2d00      	cmp	r5, #0
    4d08:	dd0c      	ble.n	4d24 <_dtoa_r+0xa84>
    4d0a:	2c39      	cmp	r4, #57	; 0x39
    4d0c:	d105      	bne.n	4d1a <_dtoa_r+0xa7a>
    4d0e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4d10:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4d12:	2339      	movs	r3, #57	; 0x39
    4d14:	3501      	adds	r5, #1
    4d16:	7023      	strb	r3, [r4, #0]
    4d18:	e05b      	b.n	4dd2 <_dtoa_r+0xb32>
    4d1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4d1c:	3401      	adds	r4, #1
    4d1e:	9809      	ldr	r0, [sp, #36]	; 0x24
    4d20:	7004      	strb	r4, [r0, #0]
    4d22:	e06b      	b.n	4dfc <_dtoa_r+0xb5c>
    4d24:	9909      	ldr	r1, [sp, #36]	; 0x24
    4d26:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4d28:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4d2a:	700c      	strb	r4, [r1, #0]
    4d2c:	4291      	cmp	r1, r2
    4d2e:	d03d      	beq.n	4dac <_dtoa_r+0xb0c>
    4d30:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d32:	220a      	movs	r2, #10
    4d34:	2300      	movs	r3, #0
    4d36:	9807      	ldr	r0, [sp, #28]
    4d38:	f000 f8ed 	bl	4f16 <__multadd>
    4d3c:	9c02      	ldr	r4, [sp, #8]
    4d3e:	900a      	str	r0, [sp, #40]	; 0x28
    4d40:	1c31      	adds	r1, r6, #0
    4d42:	9807      	ldr	r0, [sp, #28]
    4d44:	220a      	movs	r2, #10
    4d46:	2300      	movs	r3, #0
    4d48:	42a6      	cmp	r6, r4
    4d4a:	d104      	bne.n	4d56 <_dtoa_r+0xab6>
    4d4c:	f000 f8e3 	bl	4f16 <__multadd>
    4d50:	1c06      	adds	r6, r0, #0
    4d52:	9002      	str	r0, [sp, #8]
    4d54:	e009      	b.n	4d6a <_dtoa_r+0xaca>
    4d56:	f000 f8de 	bl	4f16 <__multadd>
    4d5a:	9902      	ldr	r1, [sp, #8]
    4d5c:	1c06      	adds	r6, r0, #0
    4d5e:	220a      	movs	r2, #10
    4d60:	9807      	ldr	r0, [sp, #28]
    4d62:	2300      	movs	r3, #0
    4d64:	f000 f8d7 	bl	4f16 <__multadd>
    4d68:	9002      	str	r0, [sp, #8]
    4d6a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4d6c:	9509      	str	r5, [sp, #36]	; 0x24
    4d6e:	e75e      	b.n	4c2e <_dtoa_r+0x98e>
    4d70:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4d72:	1c39      	adds	r1, r7, #0
    4d74:	980a      	ldr	r0, [sp, #40]	; 0x28
    4d76:	f7ff fa07 	bl	4188 <quorem>
    4d7a:	1c04      	adds	r4, r0, #0
    4d7c:	3430      	adds	r4, #48	; 0x30
    4d7e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4d80:	9908      	ldr	r1, [sp, #32]
    4d82:	702c      	strb	r4, [r5, #0]
    4d84:	3501      	adds	r5, #1
    4d86:	1a2b      	subs	r3, r5, r0
    4d88:	428b      	cmp	r3, r1
    4d8a:	db07      	blt.n	4d9c <_dtoa_r+0xafc>
    4d8c:	1e0b      	subs	r3, r1, #0
    4d8e:	dc00      	bgt.n	4d92 <_dtoa_r+0xaf2>
    4d90:	2301      	movs	r3, #1
    4d92:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4d94:	9602      	str	r6, [sp, #8]
    4d96:	18d5      	adds	r5, r2, r3
    4d98:	2600      	movs	r6, #0
    4d9a:	e007      	b.n	4dac <_dtoa_r+0xb0c>
    4d9c:	9807      	ldr	r0, [sp, #28]
    4d9e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4da0:	220a      	movs	r2, #10
    4da2:	2300      	movs	r3, #0
    4da4:	f000 f8b7 	bl	4f16 <__multadd>
    4da8:	900a      	str	r0, [sp, #40]	; 0x28
    4daa:	e7e2      	b.n	4d72 <_dtoa_r+0xad2>
    4dac:	990a      	ldr	r1, [sp, #40]	; 0x28
    4dae:	9807      	ldr	r0, [sp, #28]
    4db0:	2201      	movs	r2, #1
    4db2:	f000 fa21 	bl	51f8 <__lshift>
    4db6:	1c39      	adds	r1, r7, #0
    4db8:	900a      	str	r0, [sp, #40]	; 0x28
    4dba:	f000 fa6f 	bl	529c <__mcmp>
    4dbe:	2800      	cmp	r0, #0
    4dc0:	dc07      	bgt.n	4dd2 <_dtoa_r+0xb32>
    4dc2:	d115      	bne.n	4df0 <_dtoa_r+0xb50>
    4dc4:	07e3      	lsls	r3, r4, #31
    4dc6:	d404      	bmi.n	4dd2 <_dtoa_r+0xb32>
    4dc8:	e012      	b.n	4df0 <_dtoa_r+0xb50>
    4dca:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4dcc:	42a3      	cmp	r3, r4
    4dce:	d005      	beq.n	4ddc <_dtoa_r+0xb3c>
    4dd0:	1c1d      	adds	r5, r3, #0
    4dd2:	1e6b      	subs	r3, r5, #1
    4dd4:	781a      	ldrb	r2, [r3, #0]
    4dd6:	2a39      	cmp	r2, #57	; 0x39
    4dd8:	d0f7      	beq.n	4dca <_dtoa_r+0xb2a>
    4dda:	e006      	b.n	4dea <_dtoa_r+0xb4a>
    4ddc:	9c06      	ldr	r4, [sp, #24]
    4dde:	2331      	movs	r3, #49	; 0x31
    4de0:	3401      	adds	r4, #1
    4de2:	9406      	str	r4, [sp, #24]
    4de4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4de6:	7023      	strb	r3, [r4, #0]
    4de8:	e008      	b.n	4dfc <_dtoa_r+0xb5c>
    4dea:	3201      	adds	r2, #1
    4dec:	701a      	strb	r2, [r3, #0]
    4dee:	e005      	b.n	4dfc <_dtoa_r+0xb5c>
    4df0:	1e6b      	subs	r3, r5, #1
    4df2:	781a      	ldrb	r2, [r3, #0]
    4df4:	2a30      	cmp	r2, #48	; 0x30
    4df6:	d101      	bne.n	4dfc <_dtoa_r+0xb5c>
    4df8:	1c1d      	adds	r5, r3, #0
    4dfa:	e7f9      	b.n	4df0 <_dtoa_r+0xb50>
    4dfc:	9807      	ldr	r0, [sp, #28]
    4dfe:	1c39      	adds	r1, r7, #0
    4e00:	f000 f870 	bl	4ee4 <_Bfree>
    4e04:	9c02      	ldr	r4, [sp, #8]
    4e06:	2c00      	cmp	r4, #0
    4e08:	d00e      	beq.n	4e28 <_dtoa_r+0xb88>
    4e0a:	2e00      	cmp	r6, #0
    4e0c:	d005      	beq.n	4e1a <_dtoa_r+0xb7a>
    4e0e:	42a6      	cmp	r6, r4
    4e10:	d003      	beq.n	4e1a <_dtoa_r+0xb7a>
    4e12:	9807      	ldr	r0, [sp, #28]
    4e14:	1c31      	adds	r1, r6, #0
    4e16:	f000 f865 	bl	4ee4 <_Bfree>
    4e1a:	9807      	ldr	r0, [sp, #28]
    4e1c:	9902      	ldr	r1, [sp, #8]
    4e1e:	f000 f861 	bl	4ee4 <_Bfree>
    4e22:	e001      	b.n	4e28 <_dtoa_r+0xb88>
    4e24:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4e26:	9406      	str	r4, [sp, #24]
    4e28:	9807      	ldr	r0, [sp, #28]
    4e2a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e2c:	f000 f85a 	bl	4ee4 <_Bfree>
    4e30:	2300      	movs	r3, #0
    4e32:	702b      	strb	r3, [r5, #0]
    4e34:	9b06      	ldr	r3, [sp, #24]
    4e36:	9c22      	ldr	r4, [sp, #136]	; 0x88
    4e38:	3301      	adds	r3, #1
    4e3a:	6023      	str	r3, [r4, #0]
    4e3c:	9c24      	ldr	r4, [sp, #144]	; 0x90
    4e3e:	2c00      	cmp	r4, #0
    4e40:	d003      	beq.n	4e4a <_dtoa_r+0xbaa>
    4e42:	6025      	str	r5, [r4, #0]
    4e44:	e001      	b.n	4e4a <_dtoa_r+0xbaa>
    4e46:	4802      	ldr	r0, [pc, #8]	; (4e50 <_dtoa_r+0xbb0>)
    4e48:	e000      	b.n	4e4c <_dtoa_r+0xbac>
    4e4a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4e4c:	b01b      	add	sp, #108	; 0x6c
    4e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4e50:	0000866a 	.word	0x0000866a
    4e54:	46c0      	nop			; (mov r8, r8)
    4e56:	46c0      	nop			; (mov r8, r8)

00004e58 <_localeconv_r>:
    4e58:	4800      	ldr	r0, [pc, #0]	; (4e5c <_localeconv_r+0x4>)
    4e5a:	4770      	bx	lr
    4e5c:	20000074 	.word	0x20000074

00004e60 <malloc>:
    4e60:	b508      	push	{r3, lr}
    4e62:	4b03      	ldr	r3, [pc, #12]	; (4e70 <malloc+0x10>)
    4e64:	1c01      	adds	r1, r0, #0
    4e66:	6818      	ldr	r0, [r3, #0]
    4e68:	f000 fb00 	bl	546c <_malloc_r>
    4e6c:	bd08      	pop	{r3, pc}
    4e6e:	46c0      	nop			; (mov r8, r8)
    4e70:	20000070 	.word	0x20000070

00004e74 <_Balloc>:
    4e74:	b570      	push	{r4, r5, r6, lr}
    4e76:	6a45      	ldr	r5, [r0, #36]	; 0x24
    4e78:	1c04      	adds	r4, r0, #0
    4e7a:	1c0e      	adds	r6, r1, #0
    4e7c:	2d00      	cmp	r5, #0
    4e7e:	d107      	bne.n	4e90 <_Balloc+0x1c>
    4e80:	2010      	movs	r0, #16
    4e82:	f7ff ffed 	bl	4e60 <malloc>
    4e86:	6260      	str	r0, [r4, #36]	; 0x24
    4e88:	6045      	str	r5, [r0, #4]
    4e8a:	6085      	str	r5, [r0, #8]
    4e8c:	6005      	str	r5, [r0, #0]
    4e8e:	60c5      	str	r5, [r0, #12]
    4e90:	6a65      	ldr	r5, [r4, #36]	; 0x24
    4e92:	68eb      	ldr	r3, [r5, #12]
    4e94:	2b00      	cmp	r3, #0
    4e96:	d009      	beq.n	4eac <_Balloc+0x38>
    4e98:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4e9a:	00b2      	lsls	r2, r6, #2
    4e9c:	68db      	ldr	r3, [r3, #12]
    4e9e:	189a      	adds	r2, r3, r2
    4ea0:	6810      	ldr	r0, [r2, #0]
    4ea2:	2800      	cmp	r0, #0
    4ea4:	d00e      	beq.n	4ec4 <_Balloc+0x50>
    4ea6:	6803      	ldr	r3, [r0, #0]
    4ea8:	6013      	str	r3, [r2, #0]
    4eaa:	e017      	b.n	4edc <_Balloc+0x68>
    4eac:	1c20      	adds	r0, r4, #0
    4eae:	2104      	movs	r1, #4
    4eb0:	2221      	movs	r2, #33	; 0x21
    4eb2:	f000 facd 	bl	5450 <_calloc_r>
    4eb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4eb8:	60e8      	str	r0, [r5, #12]
    4eba:	68db      	ldr	r3, [r3, #12]
    4ebc:	2b00      	cmp	r3, #0
    4ebe:	d1eb      	bne.n	4e98 <_Balloc+0x24>
    4ec0:	2000      	movs	r0, #0
    4ec2:	e00e      	b.n	4ee2 <_Balloc+0x6e>
    4ec4:	2101      	movs	r1, #1
    4ec6:	1c0d      	adds	r5, r1, #0
    4ec8:	40b5      	lsls	r5, r6
    4eca:	1d6a      	adds	r2, r5, #5
    4ecc:	0092      	lsls	r2, r2, #2
    4ece:	1c20      	adds	r0, r4, #0
    4ed0:	f000 fabe 	bl	5450 <_calloc_r>
    4ed4:	2800      	cmp	r0, #0
    4ed6:	d0f3      	beq.n	4ec0 <_Balloc+0x4c>
    4ed8:	6046      	str	r6, [r0, #4]
    4eda:	6085      	str	r5, [r0, #8]
    4edc:	2200      	movs	r2, #0
    4ede:	6102      	str	r2, [r0, #16]
    4ee0:	60c2      	str	r2, [r0, #12]
    4ee2:	bd70      	pop	{r4, r5, r6, pc}

00004ee4 <_Bfree>:
    4ee4:	b570      	push	{r4, r5, r6, lr}
    4ee6:	6a44      	ldr	r4, [r0, #36]	; 0x24
    4ee8:	1c06      	adds	r6, r0, #0
    4eea:	1c0d      	adds	r5, r1, #0
    4eec:	2c00      	cmp	r4, #0
    4eee:	d107      	bne.n	4f00 <_Bfree+0x1c>
    4ef0:	2010      	movs	r0, #16
    4ef2:	f7ff ffb5 	bl	4e60 <malloc>
    4ef6:	6270      	str	r0, [r6, #36]	; 0x24
    4ef8:	6044      	str	r4, [r0, #4]
    4efa:	6084      	str	r4, [r0, #8]
    4efc:	6004      	str	r4, [r0, #0]
    4efe:	60c4      	str	r4, [r0, #12]
    4f00:	2d00      	cmp	r5, #0
    4f02:	d007      	beq.n	4f14 <_Bfree+0x30>
    4f04:	6a72      	ldr	r2, [r6, #36]	; 0x24
    4f06:	6869      	ldr	r1, [r5, #4]
    4f08:	68d2      	ldr	r2, [r2, #12]
    4f0a:	008b      	lsls	r3, r1, #2
    4f0c:	18d3      	adds	r3, r2, r3
    4f0e:	681a      	ldr	r2, [r3, #0]
    4f10:	602a      	str	r2, [r5, #0]
    4f12:	601d      	str	r5, [r3, #0]
    4f14:	bd70      	pop	{r4, r5, r6, pc}

00004f16 <__multadd>:
    4f16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    4f18:	1c0c      	adds	r4, r1, #0
    4f1a:	1c1e      	adds	r6, r3, #0
    4f1c:	690d      	ldr	r5, [r1, #16]
    4f1e:	1c07      	adds	r7, r0, #0
    4f20:	3114      	adds	r1, #20
    4f22:	2300      	movs	r3, #0
    4f24:	6808      	ldr	r0, [r1, #0]
    4f26:	3301      	adds	r3, #1
    4f28:	b280      	uxth	r0, r0
    4f2a:	4350      	muls	r0, r2
    4f2c:	1980      	adds	r0, r0, r6
    4f2e:	4684      	mov	ip, r0
    4f30:	0c06      	lsrs	r6, r0, #16
    4f32:	6808      	ldr	r0, [r1, #0]
    4f34:	0c00      	lsrs	r0, r0, #16
    4f36:	4350      	muls	r0, r2
    4f38:	1830      	adds	r0, r6, r0
    4f3a:	0c06      	lsrs	r6, r0, #16
    4f3c:	0400      	lsls	r0, r0, #16
    4f3e:	9001      	str	r0, [sp, #4]
    4f40:	4660      	mov	r0, ip
    4f42:	b280      	uxth	r0, r0
    4f44:	4684      	mov	ip, r0
    4f46:	9801      	ldr	r0, [sp, #4]
    4f48:	4484      	add	ip, r0
    4f4a:	4660      	mov	r0, ip
    4f4c:	c101      	stmia	r1!, {r0}
    4f4e:	42ab      	cmp	r3, r5
    4f50:	dbe8      	blt.n	4f24 <__multadd+0xe>
    4f52:	2e00      	cmp	r6, #0
    4f54:	d01b      	beq.n	4f8e <__multadd+0x78>
    4f56:	68a3      	ldr	r3, [r4, #8]
    4f58:	429d      	cmp	r5, r3
    4f5a:	db12      	blt.n	4f82 <__multadd+0x6c>
    4f5c:	6861      	ldr	r1, [r4, #4]
    4f5e:	1c38      	adds	r0, r7, #0
    4f60:	3101      	adds	r1, #1
    4f62:	f7ff ff87 	bl	4e74 <_Balloc>
    4f66:	6922      	ldr	r2, [r4, #16]
    4f68:	1c21      	adds	r1, r4, #0
    4f6a:	3202      	adds	r2, #2
    4f6c:	9001      	str	r0, [sp, #4]
    4f6e:	310c      	adds	r1, #12
    4f70:	0092      	lsls	r2, r2, #2
    4f72:	300c      	adds	r0, #12
    4f74:	f7fe fdb0 	bl	3ad8 <memcpy>
    4f78:	1c21      	adds	r1, r4, #0
    4f7a:	1c38      	adds	r0, r7, #0
    4f7c:	f7ff ffb2 	bl	4ee4 <_Bfree>
    4f80:	9c01      	ldr	r4, [sp, #4]
    4f82:	1d2b      	adds	r3, r5, #4
    4f84:	009b      	lsls	r3, r3, #2
    4f86:	18e3      	adds	r3, r4, r3
    4f88:	3501      	adds	r5, #1
    4f8a:	605e      	str	r6, [r3, #4]
    4f8c:	6125      	str	r5, [r4, #16]
    4f8e:	1c20      	adds	r0, r4, #0
    4f90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004f92 <__hi0bits>:
    4f92:	2200      	movs	r2, #0
    4f94:	1c03      	adds	r3, r0, #0
    4f96:	0c01      	lsrs	r1, r0, #16
    4f98:	4291      	cmp	r1, r2
    4f9a:	d101      	bne.n	4fa0 <__hi0bits+0xe>
    4f9c:	0403      	lsls	r3, r0, #16
    4f9e:	2210      	movs	r2, #16
    4fa0:	0e19      	lsrs	r1, r3, #24
    4fa2:	d101      	bne.n	4fa8 <__hi0bits+0x16>
    4fa4:	3208      	adds	r2, #8
    4fa6:	021b      	lsls	r3, r3, #8
    4fa8:	0f19      	lsrs	r1, r3, #28
    4faa:	d101      	bne.n	4fb0 <__hi0bits+0x1e>
    4fac:	3204      	adds	r2, #4
    4fae:	011b      	lsls	r3, r3, #4
    4fb0:	0f99      	lsrs	r1, r3, #30
    4fb2:	d101      	bne.n	4fb8 <__hi0bits+0x26>
    4fb4:	3202      	adds	r2, #2
    4fb6:	009b      	lsls	r3, r3, #2
    4fb8:	2b00      	cmp	r3, #0
    4fba:	db04      	blt.n	4fc6 <__hi0bits+0x34>
    4fbc:	2020      	movs	r0, #32
    4fbe:	0059      	lsls	r1, r3, #1
    4fc0:	d502      	bpl.n	4fc8 <__hi0bits+0x36>
    4fc2:	1c50      	adds	r0, r2, #1
    4fc4:	e000      	b.n	4fc8 <__hi0bits+0x36>
    4fc6:	1c10      	adds	r0, r2, #0
    4fc8:	4770      	bx	lr

00004fca <__lo0bits>:
    4fca:	6803      	ldr	r3, [r0, #0]
    4fcc:	2207      	movs	r2, #7
    4fce:	1c01      	adds	r1, r0, #0
    4fd0:	401a      	ands	r2, r3
    4fd2:	d00b      	beq.n	4fec <__lo0bits+0x22>
    4fd4:	2201      	movs	r2, #1
    4fd6:	2000      	movs	r0, #0
    4fd8:	4213      	tst	r3, r2
    4fda:	d122      	bne.n	5022 <__lo0bits+0x58>
    4fdc:	2002      	movs	r0, #2
    4fde:	4203      	tst	r3, r0
    4fe0:	d001      	beq.n	4fe6 <__lo0bits+0x1c>
    4fe2:	40d3      	lsrs	r3, r2
    4fe4:	e01b      	b.n	501e <__lo0bits+0x54>
    4fe6:	089b      	lsrs	r3, r3, #2
    4fe8:	600b      	str	r3, [r1, #0]
    4fea:	e01a      	b.n	5022 <__lo0bits+0x58>
    4fec:	b298      	uxth	r0, r3
    4fee:	2800      	cmp	r0, #0
    4ff0:	d101      	bne.n	4ff6 <__lo0bits+0x2c>
    4ff2:	0c1b      	lsrs	r3, r3, #16
    4ff4:	2210      	movs	r2, #16
    4ff6:	b2d8      	uxtb	r0, r3
    4ff8:	2800      	cmp	r0, #0
    4ffa:	d101      	bne.n	5000 <__lo0bits+0x36>
    4ffc:	3208      	adds	r2, #8
    4ffe:	0a1b      	lsrs	r3, r3, #8
    5000:	0718      	lsls	r0, r3, #28
    5002:	d101      	bne.n	5008 <__lo0bits+0x3e>
    5004:	3204      	adds	r2, #4
    5006:	091b      	lsrs	r3, r3, #4
    5008:	0798      	lsls	r0, r3, #30
    500a:	d101      	bne.n	5010 <__lo0bits+0x46>
    500c:	3202      	adds	r2, #2
    500e:	089b      	lsrs	r3, r3, #2
    5010:	07d8      	lsls	r0, r3, #31
    5012:	d404      	bmi.n	501e <__lo0bits+0x54>
    5014:	085b      	lsrs	r3, r3, #1
    5016:	2020      	movs	r0, #32
    5018:	2b00      	cmp	r3, #0
    501a:	d002      	beq.n	5022 <__lo0bits+0x58>
    501c:	3201      	adds	r2, #1
    501e:	600b      	str	r3, [r1, #0]
    5020:	1c10      	adds	r0, r2, #0
    5022:	4770      	bx	lr

00005024 <__i2b>:
    5024:	b510      	push	{r4, lr}
    5026:	1c0c      	adds	r4, r1, #0
    5028:	2101      	movs	r1, #1
    502a:	f7ff ff23 	bl	4e74 <_Balloc>
    502e:	2301      	movs	r3, #1
    5030:	6144      	str	r4, [r0, #20]
    5032:	6103      	str	r3, [r0, #16]
    5034:	bd10      	pop	{r4, pc}

00005036 <__multiply>:
    5036:	b5f0      	push	{r4, r5, r6, r7, lr}
    5038:	1c0c      	adds	r4, r1, #0
    503a:	1c15      	adds	r5, r2, #0
    503c:	6909      	ldr	r1, [r1, #16]
    503e:	6912      	ldr	r2, [r2, #16]
    5040:	b08b      	sub	sp, #44	; 0x2c
    5042:	4291      	cmp	r1, r2
    5044:	da02      	bge.n	504c <__multiply+0x16>
    5046:	1c23      	adds	r3, r4, #0
    5048:	1c2c      	adds	r4, r5, #0
    504a:	1c1d      	adds	r5, r3, #0
    504c:	6927      	ldr	r7, [r4, #16]
    504e:	692e      	ldr	r6, [r5, #16]
    5050:	68a2      	ldr	r2, [r4, #8]
    5052:	19bb      	adds	r3, r7, r6
    5054:	6861      	ldr	r1, [r4, #4]
    5056:	9302      	str	r3, [sp, #8]
    5058:	4293      	cmp	r3, r2
    505a:	dd00      	ble.n	505e <__multiply+0x28>
    505c:	3101      	adds	r1, #1
    505e:	f7ff ff09 	bl	4e74 <_Balloc>
    5062:	1c03      	adds	r3, r0, #0
    5064:	9003      	str	r0, [sp, #12]
    5066:	9802      	ldr	r0, [sp, #8]
    5068:	3314      	adds	r3, #20
    506a:	0082      	lsls	r2, r0, #2
    506c:	189a      	adds	r2, r3, r2
    506e:	1c19      	adds	r1, r3, #0
    5070:	4291      	cmp	r1, r2
    5072:	d202      	bcs.n	507a <__multiply+0x44>
    5074:	2000      	movs	r0, #0
    5076:	c101      	stmia	r1!, {r0}
    5078:	e7fa      	b.n	5070 <__multiply+0x3a>
    507a:	3514      	adds	r5, #20
    507c:	3414      	adds	r4, #20
    507e:	00bf      	lsls	r7, r7, #2
    5080:	46ac      	mov	ip, r5
    5082:	00b6      	lsls	r6, r6, #2
    5084:	19e7      	adds	r7, r4, r7
    5086:	4466      	add	r6, ip
    5088:	9404      	str	r4, [sp, #16]
    508a:	9707      	str	r7, [sp, #28]
    508c:	9609      	str	r6, [sp, #36]	; 0x24
    508e:	9e09      	ldr	r6, [sp, #36]	; 0x24
    5090:	45b4      	cmp	ip, r6
    5092:	d256      	bcs.n	5142 <__multiply+0x10c>
    5094:	4665      	mov	r5, ip
    5096:	882d      	ldrh	r5, [r5, #0]
    5098:	9505      	str	r5, [sp, #20]
    509a:	2d00      	cmp	r5, #0
    509c:	d01f      	beq.n	50de <__multiply+0xa8>
    509e:	9c04      	ldr	r4, [sp, #16]
    50a0:	1c19      	adds	r1, r3, #0
    50a2:	2000      	movs	r0, #0
    50a4:	680f      	ldr	r7, [r1, #0]
    50a6:	cc40      	ldmia	r4!, {r6}
    50a8:	b2bf      	uxth	r7, r7
    50aa:	9d05      	ldr	r5, [sp, #20]
    50ac:	9706      	str	r7, [sp, #24]
    50ae:	b2b7      	uxth	r7, r6
    50b0:	436f      	muls	r7, r5
    50b2:	9d06      	ldr	r5, [sp, #24]
    50b4:	0c36      	lsrs	r6, r6, #16
    50b6:	19ef      	adds	r7, r5, r7
    50b8:	183f      	adds	r7, r7, r0
    50ba:	6808      	ldr	r0, [r1, #0]
    50bc:	9108      	str	r1, [sp, #32]
    50be:	0c05      	lsrs	r5, r0, #16
    50c0:	9805      	ldr	r0, [sp, #20]
    50c2:	4346      	muls	r6, r0
    50c4:	0c38      	lsrs	r0, r7, #16
    50c6:	19ad      	adds	r5, r5, r6
    50c8:	182d      	adds	r5, r5, r0
    50ca:	0c28      	lsrs	r0, r5, #16
    50cc:	b2bf      	uxth	r7, r7
    50ce:	042d      	lsls	r5, r5, #16
    50d0:	433d      	orrs	r5, r7
    50d2:	c120      	stmia	r1!, {r5}
    50d4:	9d07      	ldr	r5, [sp, #28]
    50d6:	42ac      	cmp	r4, r5
    50d8:	d3e4      	bcc.n	50a4 <__multiply+0x6e>
    50da:	9e08      	ldr	r6, [sp, #32]
    50dc:	6070      	str	r0, [r6, #4]
    50de:	4667      	mov	r7, ip
    50e0:	887d      	ldrh	r5, [r7, #2]
    50e2:	2d00      	cmp	r5, #0
    50e4:	d022      	beq.n	512c <__multiply+0xf6>
    50e6:	2600      	movs	r6, #0
    50e8:	6818      	ldr	r0, [r3, #0]
    50ea:	9c04      	ldr	r4, [sp, #16]
    50ec:	1c19      	adds	r1, r3, #0
    50ee:	9601      	str	r6, [sp, #4]
    50f0:	8827      	ldrh	r7, [r4, #0]
    50f2:	b280      	uxth	r0, r0
    50f4:	436f      	muls	r7, r5
    50f6:	9706      	str	r7, [sp, #24]
    50f8:	9e06      	ldr	r6, [sp, #24]
    50fa:	884f      	ldrh	r7, [r1, #2]
    50fc:	9105      	str	r1, [sp, #20]
    50fe:	19f6      	adds	r6, r6, r7
    5100:	9f01      	ldr	r7, [sp, #4]
    5102:	19f7      	adds	r7, r6, r7
    5104:	9706      	str	r7, [sp, #24]
    5106:	043f      	lsls	r7, r7, #16
    5108:	4338      	orrs	r0, r7
    510a:	6008      	str	r0, [r1, #0]
    510c:	cc01      	ldmia	r4!, {r0}
    510e:	888f      	ldrh	r7, [r1, #4]
    5110:	0c00      	lsrs	r0, r0, #16
    5112:	4368      	muls	r0, r5
    5114:	19c0      	adds	r0, r0, r7
    5116:	9f06      	ldr	r7, [sp, #24]
    5118:	3104      	adds	r1, #4
    511a:	0c3e      	lsrs	r6, r7, #16
    511c:	1980      	adds	r0, r0, r6
    511e:	9f07      	ldr	r7, [sp, #28]
    5120:	0c06      	lsrs	r6, r0, #16
    5122:	9601      	str	r6, [sp, #4]
    5124:	42a7      	cmp	r7, r4
    5126:	d8e3      	bhi.n	50f0 <__multiply+0xba>
    5128:	9905      	ldr	r1, [sp, #20]
    512a:	6048      	str	r0, [r1, #4]
    512c:	2504      	movs	r5, #4
    512e:	44ac      	add	ip, r5
    5130:	195b      	adds	r3, r3, r5
    5132:	e7ac      	b.n	508e <__multiply+0x58>
    5134:	3a04      	subs	r2, #4
    5136:	6810      	ldr	r0, [r2, #0]
    5138:	2800      	cmp	r0, #0
    513a:	d105      	bne.n	5148 <__multiply+0x112>
    513c:	9f02      	ldr	r7, [sp, #8]
    513e:	3f01      	subs	r7, #1
    5140:	9702      	str	r7, [sp, #8]
    5142:	9d02      	ldr	r5, [sp, #8]
    5144:	2d00      	cmp	r5, #0
    5146:	dcf5      	bgt.n	5134 <__multiply+0xfe>
    5148:	9f03      	ldr	r7, [sp, #12]
    514a:	9e02      	ldr	r6, [sp, #8]
    514c:	1c38      	adds	r0, r7, #0
    514e:	613e      	str	r6, [r7, #16]
    5150:	b00b      	add	sp, #44	; 0x2c
    5152:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005154 <__pow5mult>:
    5154:	2303      	movs	r3, #3
    5156:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5158:	4013      	ands	r3, r2
    515a:	1c05      	adds	r5, r0, #0
    515c:	1c0e      	adds	r6, r1, #0
    515e:	1c14      	adds	r4, r2, #0
    5160:	2b00      	cmp	r3, #0
    5162:	d007      	beq.n	5174 <__pow5mult+0x20>
    5164:	4a22      	ldr	r2, [pc, #136]	; (51f0 <__pow5mult+0x9c>)
    5166:	3b01      	subs	r3, #1
    5168:	009b      	lsls	r3, r3, #2
    516a:	589a      	ldr	r2, [r3, r2]
    516c:	2300      	movs	r3, #0
    516e:	f7ff fed2 	bl	4f16 <__multadd>
    5172:	1c06      	adds	r6, r0, #0
    5174:	10a4      	asrs	r4, r4, #2
    5176:	9401      	str	r4, [sp, #4]
    5178:	d037      	beq.n	51ea <__pow5mult+0x96>
    517a:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    517c:	2c00      	cmp	r4, #0
    517e:	d107      	bne.n	5190 <__pow5mult+0x3c>
    5180:	2010      	movs	r0, #16
    5182:	f7ff fe6d 	bl	4e60 <malloc>
    5186:	6268      	str	r0, [r5, #36]	; 0x24
    5188:	6044      	str	r4, [r0, #4]
    518a:	6084      	str	r4, [r0, #8]
    518c:	6004      	str	r4, [r0, #0]
    518e:	60c4      	str	r4, [r0, #12]
    5190:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    5192:	68bc      	ldr	r4, [r7, #8]
    5194:	2c00      	cmp	r4, #0
    5196:	d110      	bne.n	51ba <__pow5mult+0x66>
    5198:	1c28      	adds	r0, r5, #0
    519a:	4916      	ldr	r1, [pc, #88]	; (51f4 <__pow5mult+0xa0>)
    519c:	f7ff ff42 	bl	5024 <__i2b>
    51a0:	2300      	movs	r3, #0
    51a2:	60b8      	str	r0, [r7, #8]
    51a4:	1c04      	adds	r4, r0, #0
    51a6:	6003      	str	r3, [r0, #0]
    51a8:	e007      	b.n	51ba <__pow5mult+0x66>
    51aa:	9b01      	ldr	r3, [sp, #4]
    51ac:	105b      	asrs	r3, r3, #1
    51ae:	9301      	str	r3, [sp, #4]
    51b0:	d01b      	beq.n	51ea <__pow5mult+0x96>
    51b2:	6820      	ldr	r0, [r4, #0]
    51b4:	2800      	cmp	r0, #0
    51b6:	d00f      	beq.n	51d8 <__pow5mult+0x84>
    51b8:	1c04      	adds	r4, r0, #0
    51ba:	9b01      	ldr	r3, [sp, #4]
    51bc:	07db      	lsls	r3, r3, #31
    51be:	d5f4      	bpl.n	51aa <__pow5mult+0x56>
    51c0:	1c31      	adds	r1, r6, #0
    51c2:	1c22      	adds	r2, r4, #0
    51c4:	1c28      	adds	r0, r5, #0
    51c6:	f7ff ff36 	bl	5036 <__multiply>
    51ca:	1c31      	adds	r1, r6, #0
    51cc:	1c07      	adds	r7, r0, #0
    51ce:	1c28      	adds	r0, r5, #0
    51d0:	f7ff fe88 	bl	4ee4 <_Bfree>
    51d4:	1c3e      	adds	r6, r7, #0
    51d6:	e7e8      	b.n	51aa <__pow5mult+0x56>
    51d8:	1c28      	adds	r0, r5, #0
    51da:	1c21      	adds	r1, r4, #0
    51dc:	1c22      	adds	r2, r4, #0
    51de:	f7ff ff2a 	bl	5036 <__multiply>
    51e2:	2300      	movs	r3, #0
    51e4:	6020      	str	r0, [r4, #0]
    51e6:	6003      	str	r3, [r0, #0]
    51e8:	e7e6      	b.n	51b8 <__pow5mult+0x64>
    51ea:	1c30      	adds	r0, r6, #0
    51ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    51ee:	46c0      	nop			; (mov r8, r8)
    51f0:	000087d8 	.word	0x000087d8
    51f4:	00000271 	.word	0x00000271

000051f8 <__lshift>:
    51f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    51fa:	1c0c      	adds	r4, r1, #0
    51fc:	b085      	sub	sp, #20
    51fe:	9003      	str	r0, [sp, #12]
    5200:	6920      	ldr	r0, [r4, #16]
    5202:	1155      	asrs	r5, r2, #5
    5204:	1828      	adds	r0, r5, r0
    5206:	9002      	str	r0, [sp, #8]
    5208:	6849      	ldr	r1, [r1, #4]
    520a:	3001      	adds	r0, #1
    520c:	68a3      	ldr	r3, [r4, #8]
    520e:	1c17      	adds	r7, r2, #0
    5210:	9000      	str	r0, [sp, #0]
    5212:	9a00      	ldr	r2, [sp, #0]
    5214:	429a      	cmp	r2, r3
    5216:	dd02      	ble.n	521e <__lshift+0x26>
    5218:	3101      	adds	r1, #1
    521a:	005b      	lsls	r3, r3, #1
    521c:	e7f9      	b.n	5212 <__lshift+0x1a>
    521e:	9803      	ldr	r0, [sp, #12]
    5220:	f7ff fe28 	bl	4e74 <_Balloc>
    5224:	1c02      	adds	r2, r0, #0
    5226:	1c06      	adds	r6, r0, #0
    5228:	3214      	adds	r2, #20
    522a:	2300      	movs	r3, #0
    522c:	42ab      	cmp	r3, r5
    522e:	da04      	bge.n	523a <__lshift+0x42>
    5230:	0099      	lsls	r1, r3, #2
    5232:	2000      	movs	r0, #0
    5234:	5050      	str	r0, [r2, r1]
    5236:	3301      	adds	r3, #1
    5238:	e7f8      	b.n	522c <__lshift+0x34>
    523a:	43eb      	mvns	r3, r5
    523c:	17db      	asrs	r3, r3, #31
    523e:	401d      	ands	r5, r3
    5240:	00ad      	lsls	r5, r5, #2
    5242:	6920      	ldr	r0, [r4, #16]
    5244:	1955      	adds	r5, r2, r5
    5246:	1c22      	adds	r2, r4, #0
    5248:	3214      	adds	r2, #20
    524a:	0083      	lsls	r3, r0, #2
    524c:	189b      	adds	r3, r3, r2
    524e:	469c      	mov	ip, r3
    5250:	231f      	movs	r3, #31
    5252:	401f      	ands	r7, r3
    5254:	d014      	beq.n	5280 <__lshift+0x88>
    5256:	2320      	movs	r3, #32
    5258:	1bdb      	subs	r3, r3, r7
    525a:	9301      	str	r3, [sp, #4]
    525c:	2300      	movs	r3, #0
    525e:	6810      	ldr	r0, [r2, #0]
    5260:	1c29      	adds	r1, r5, #0
    5262:	40b8      	lsls	r0, r7
    5264:	4303      	orrs	r3, r0
    5266:	c508      	stmia	r5!, {r3}
    5268:	ca08      	ldmia	r2!, {r3}
    526a:	9801      	ldr	r0, [sp, #4]
    526c:	40c3      	lsrs	r3, r0
    526e:	4594      	cmp	ip, r2
    5270:	d8f5      	bhi.n	525e <__lshift+0x66>
    5272:	604b      	str	r3, [r1, #4]
    5274:	2b00      	cmp	r3, #0
    5276:	d007      	beq.n	5288 <__lshift+0x90>
    5278:	9902      	ldr	r1, [sp, #8]
    527a:	3102      	adds	r1, #2
    527c:	9100      	str	r1, [sp, #0]
    527e:	e003      	b.n	5288 <__lshift+0x90>
    5280:	ca08      	ldmia	r2!, {r3}
    5282:	c508      	stmia	r5!, {r3}
    5284:	4594      	cmp	ip, r2
    5286:	d8fb      	bhi.n	5280 <__lshift+0x88>
    5288:	9b00      	ldr	r3, [sp, #0]
    528a:	9803      	ldr	r0, [sp, #12]
    528c:	3b01      	subs	r3, #1
    528e:	6133      	str	r3, [r6, #16]
    5290:	1c21      	adds	r1, r4, #0
    5292:	f7ff fe27 	bl	4ee4 <_Bfree>
    5296:	1c30      	adds	r0, r6, #0
    5298:	b005      	add	sp, #20
    529a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000529c <__mcmp>:
    529c:	b510      	push	{r4, lr}
    529e:	6902      	ldr	r2, [r0, #16]
    52a0:	690c      	ldr	r4, [r1, #16]
    52a2:	1c03      	adds	r3, r0, #0
    52a4:	1b10      	subs	r0, r2, r4
    52a6:	d113      	bne.n	52d0 <__mcmp+0x34>
    52a8:	1c1a      	adds	r2, r3, #0
    52aa:	00a0      	lsls	r0, r4, #2
    52ac:	3214      	adds	r2, #20
    52ae:	3114      	adds	r1, #20
    52b0:	1813      	adds	r3, r2, r0
    52b2:	1809      	adds	r1, r1, r0
    52b4:	3b04      	subs	r3, #4
    52b6:	3904      	subs	r1, #4
    52b8:	681c      	ldr	r4, [r3, #0]
    52ba:	6808      	ldr	r0, [r1, #0]
    52bc:	4284      	cmp	r4, r0
    52be:	d004      	beq.n	52ca <__mcmp+0x2e>
    52c0:	4284      	cmp	r4, r0
    52c2:	4180      	sbcs	r0, r0
    52c4:	2301      	movs	r3, #1
    52c6:	4318      	orrs	r0, r3
    52c8:	e002      	b.n	52d0 <__mcmp+0x34>
    52ca:	4293      	cmp	r3, r2
    52cc:	d8f2      	bhi.n	52b4 <__mcmp+0x18>
    52ce:	2000      	movs	r0, #0
    52d0:	bd10      	pop	{r4, pc}

000052d2 <__mdiff>:
    52d2:	b5f0      	push	{r4, r5, r6, r7, lr}
    52d4:	1c07      	adds	r7, r0, #0
    52d6:	b085      	sub	sp, #20
    52d8:	1c08      	adds	r0, r1, #0
    52da:	1c0d      	adds	r5, r1, #0
    52dc:	1c11      	adds	r1, r2, #0
    52de:	1c14      	adds	r4, r2, #0
    52e0:	f7ff ffdc 	bl	529c <__mcmp>
    52e4:	1e06      	subs	r6, r0, #0
    52e6:	d107      	bne.n	52f8 <__mdiff+0x26>
    52e8:	1c38      	adds	r0, r7, #0
    52ea:	1c31      	adds	r1, r6, #0
    52ec:	f7ff fdc2 	bl	4e74 <_Balloc>
    52f0:	2301      	movs	r3, #1
    52f2:	6103      	str	r3, [r0, #16]
    52f4:	6146      	str	r6, [r0, #20]
    52f6:	e050      	b.n	539a <__mdiff+0xc8>
    52f8:	2800      	cmp	r0, #0
    52fa:	db01      	blt.n	5300 <__mdiff+0x2e>
    52fc:	2600      	movs	r6, #0
    52fe:	e003      	b.n	5308 <__mdiff+0x36>
    5300:	1c2b      	adds	r3, r5, #0
    5302:	2601      	movs	r6, #1
    5304:	1c25      	adds	r5, r4, #0
    5306:	1c1c      	adds	r4, r3, #0
    5308:	6869      	ldr	r1, [r5, #4]
    530a:	1c38      	adds	r0, r7, #0
    530c:	f7ff fdb2 	bl	4e74 <_Balloc>
    5310:	692a      	ldr	r2, [r5, #16]
    5312:	1c2b      	adds	r3, r5, #0
    5314:	3314      	adds	r3, #20
    5316:	0091      	lsls	r1, r2, #2
    5318:	1859      	adds	r1, r3, r1
    531a:	9102      	str	r1, [sp, #8]
    531c:	6921      	ldr	r1, [r4, #16]
    531e:	1c25      	adds	r5, r4, #0
    5320:	3514      	adds	r5, #20
    5322:	0089      	lsls	r1, r1, #2
    5324:	1869      	adds	r1, r5, r1
    5326:	1c04      	adds	r4, r0, #0
    5328:	9103      	str	r1, [sp, #12]
    532a:	60c6      	str	r6, [r0, #12]
    532c:	3414      	adds	r4, #20
    532e:	2100      	movs	r1, #0
    5330:	cb40      	ldmia	r3!, {r6}
    5332:	cd80      	ldmia	r5!, {r7}
    5334:	46b4      	mov	ip, r6
    5336:	b2b6      	uxth	r6, r6
    5338:	1871      	adds	r1, r6, r1
    533a:	b2be      	uxth	r6, r7
    533c:	1b8e      	subs	r6, r1, r6
    533e:	4661      	mov	r1, ip
    5340:	9601      	str	r6, [sp, #4]
    5342:	0c3f      	lsrs	r7, r7, #16
    5344:	0c0e      	lsrs	r6, r1, #16
    5346:	1bf7      	subs	r7, r6, r7
    5348:	9e01      	ldr	r6, [sp, #4]
    534a:	3404      	adds	r4, #4
    534c:	1431      	asrs	r1, r6, #16
    534e:	187f      	adds	r7, r7, r1
    5350:	1439      	asrs	r1, r7, #16
    5352:	043f      	lsls	r7, r7, #16
    5354:	9700      	str	r7, [sp, #0]
    5356:	9f01      	ldr	r7, [sp, #4]
    5358:	1f26      	subs	r6, r4, #4
    535a:	46b4      	mov	ip, r6
    535c:	b2be      	uxth	r6, r7
    535e:	9f00      	ldr	r7, [sp, #0]
    5360:	4337      	orrs	r7, r6
    5362:	4666      	mov	r6, ip
    5364:	6037      	str	r7, [r6, #0]
    5366:	9f03      	ldr	r7, [sp, #12]
    5368:	42bd      	cmp	r5, r7
    536a:	d3e1      	bcc.n	5330 <__mdiff+0x5e>
    536c:	9e02      	ldr	r6, [sp, #8]
    536e:	1c25      	adds	r5, r4, #0
    5370:	42b3      	cmp	r3, r6
    5372:	d20b      	bcs.n	538c <__mdiff+0xba>
    5374:	cb80      	ldmia	r3!, {r7}
    5376:	b2bd      	uxth	r5, r7
    5378:	186d      	adds	r5, r5, r1
    537a:	142e      	asrs	r6, r5, #16
    537c:	0c3f      	lsrs	r7, r7, #16
    537e:	19f6      	adds	r6, r6, r7
    5380:	1431      	asrs	r1, r6, #16
    5382:	b2ad      	uxth	r5, r5
    5384:	0436      	lsls	r6, r6, #16
    5386:	4335      	orrs	r5, r6
    5388:	c420      	stmia	r4!, {r5}
    538a:	e7ef      	b.n	536c <__mdiff+0x9a>
    538c:	3d04      	subs	r5, #4
    538e:	682f      	ldr	r7, [r5, #0]
    5390:	2f00      	cmp	r7, #0
    5392:	d101      	bne.n	5398 <__mdiff+0xc6>
    5394:	3a01      	subs	r2, #1
    5396:	e7f9      	b.n	538c <__mdiff+0xba>
    5398:	6102      	str	r2, [r0, #16]
    539a:	b005      	add	sp, #20
    539c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

000053a0 <__d2b>:
    53a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    53a2:	2101      	movs	r1, #1
    53a4:	1c1d      	adds	r5, r3, #0
    53a6:	1c14      	adds	r4, r2, #0
    53a8:	f7ff fd64 	bl	4e74 <_Balloc>
    53ac:	006f      	lsls	r7, r5, #1
    53ae:	032b      	lsls	r3, r5, #12
    53b0:	1c06      	adds	r6, r0, #0
    53b2:	0b1b      	lsrs	r3, r3, #12
    53b4:	0d7f      	lsrs	r7, r7, #21
    53b6:	d002      	beq.n	53be <__d2b+0x1e>
    53b8:	2280      	movs	r2, #128	; 0x80
    53ba:	0352      	lsls	r2, r2, #13
    53bc:	4313      	orrs	r3, r2
    53be:	9301      	str	r3, [sp, #4]
    53c0:	2c00      	cmp	r4, #0
    53c2:	d019      	beq.n	53f8 <__d2b+0x58>
    53c4:	4668      	mov	r0, sp
    53c6:	9400      	str	r4, [sp, #0]
    53c8:	f7ff fdff 	bl	4fca <__lo0bits>
    53cc:	9a00      	ldr	r2, [sp, #0]
    53ce:	2800      	cmp	r0, #0
    53d0:	d009      	beq.n	53e6 <__d2b+0x46>
    53d2:	9b01      	ldr	r3, [sp, #4]
    53d4:	2120      	movs	r1, #32
    53d6:	1c1c      	adds	r4, r3, #0
    53d8:	1a09      	subs	r1, r1, r0
    53da:	408c      	lsls	r4, r1
    53dc:	4322      	orrs	r2, r4
    53de:	40c3      	lsrs	r3, r0
    53e0:	6172      	str	r2, [r6, #20]
    53e2:	9301      	str	r3, [sp, #4]
    53e4:	e000      	b.n	53e8 <__d2b+0x48>
    53e6:	6172      	str	r2, [r6, #20]
    53e8:	9c01      	ldr	r4, [sp, #4]
    53ea:	61b4      	str	r4, [r6, #24]
    53ec:	4263      	negs	r3, r4
    53ee:	4163      	adcs	r3, r4
    53f0:	2402      	movs	r4, #2
    53f2:	1ae4      	subs	r4, r4, r3
    53f4:	6134      	str	r4, [r6, #16]
    53f6:	e007      	b.n	5408 <__d2b+0x68>
    53f8:	a801      	add	r0, sp, #4
    53fa:	f7ff fde6 	bl	4fca <__lo0bits>
    53fe:	9901      	ldr	r1, [sp, #4]
    5400:	2401      	movs	r4, #1
    5402:	6171      	str	r1, [r6, #20]
    5404:	6134      	str	r4, [r6, #16]
    5406:	3020      	adds	r0, #32
    5408:	2f00      	cmp	r7, #0
    540a:	d009      	beq.n	5420 <__d2b+0x80>
    540c:	4a0d      	ldr	r2, [pc, #52]	; (5444 <__d2b+0xa4>)
    540e:	9c08      	ldr	r4, [sp, #32]
    5410:	18bf      	adds	r7, r7, r2
    5412:	183f      	adds	r7, r7, r0
    5414:	6027      	str	r7, [r4, #0]
    5416:	2335      	movs	r3, #53	; 0x35
    5418:	9c09      	ldr	r4, [sp, #36]	; 0x24
    541a:	1a18      	subs	r0, r3, r0
    541c:	6020      	str	r0, [r4, #0]
    541e:	e00e      	b.n	543e <__d2b+0x9e>
    5420:	4909      	ldr	r1, [pc, #36]	; (5448 <__d2b+0xa8>)
    5422:	9a08      	ldr	r2, [sp, #32]
    5424:	1840      	adds	r0, r0, r1
    5426:	4909      	ldr	r1, [pc, #36]	; (544c <__d2b+0xac>)
    5428:	6010      	str	r0, [r2, #0]
    542a:	1863      	adds	r3, r4, r1
    542c:	009b      	lsls	r3, r3, #2
    542e:	18f3      	adds	r3, r6, r3
    5430:	6958      	ldr	r0, [r3, #20]
    5432:	f7ff fdae 	bl	4f92 <__hi0bits>
    5436:	0164      	lsls	r4, r4, #5
    5438:	9a09      	ldr	r2, [sp, #36]	; 0x24
    543a:	1a24      	subs	r4, r4, r0
    543c:	6014      	str	r4, [r2, #0]
    543e:	1c30      	adds	r0, r6, #0
    5440:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5442:	46c0      	nop			; (mov r8, r8)
    5444:	fffffbcd 	.word	0xfffffbcd
    5448:	fffffbce 	.word	0xfffffbce
    544c:	3fffffff 	.word	0x3fffffff

00005450 <_calloc_r>:
    5450:	b538      	push	{r3, r4, r5, lr}
    5452:	1c15      	adds	r5, r2, #0
    5454:	434d      	muls	r5, r1
    5456:	1c29      	adds	r1, r5, #0
    5458:	f000 f808 	bl	546c <_malloc_r>
    545c:	1e04      	subs	r4, r0, #0
    545e:	d003      	beq.n	5468 <_calloc_r+0x18>
    5460:	2100      	movs	r1, #0
    5462:	1c2a      	adds	r2, r5, #0
    5464:	f7fe fb41 	bl	3aea <memset>
    5468:	1c20      	adds	r0, r4, #0
    546a:	bd38      	pop	{r3, r4, r5, pc}

0000546c <_malloc_r>:
    546c:	b570      	push	{r4, r5, r6, lr}
    546e:	2303      	movs	r3, #3
    5470:	1ccd      	adds	r5, r1, #3
    5472:	439d      	bics	r5, r3
    5474:	3508      	adds	r5, #8
    5476:	1c06      	adds	r6, r0, #0
    5478:	2d0c      	cmp	r5, #12
    547a:	d201      	bcs.n	5480 <_malloc_r+0x14>
    547c:	250c      	movs	r5, #12
    547e:	e001      	b.n	5484 <_malloc_r+0x18>
    5480:	2d00      	cmp	r5, #0
    5482:	db3f      	blt.n	5504 <_malloc_r+0x98>
    5484:	428d      	cmp	r5, r1
    5486:	d33d      	bcc.n	5504 <_malloc_r+0x98>
    5488:	4b20      	ldr	r3, [pc, #128]	; (550c <_malloc_r+0xa0>)
    548a:	681c      	ldr	r4, [r3, #0]
    548c:	1c1a      	adds	r2, r3, #0
    548e:	1c21      	adds	r1, r4, #0
    5490:	2900      	cmp	r1, #0
    5492:	d013      	beq.n	54bc <_malloc_r+0x50>
    5494:	6808      	ldr	r0, [r1, #0]
    5496:	1b43      	subs	r3, r0, r5
    5498:	d40d      	bmi.n	54b6 <_malloc_r+0x4a>
    549a:	2b0b      	cmp	r3, #11
    549c:	d902      	bls.n	54a4 <_malloc_r+0x38>
    549e:	600b      	str	r3, [r1, #0]
    54a0:	18cc      	adds	r4, r1, r3
    54a2:	e01e      	b.n	54e2 <_malloc_r+0x76>
    54a4:	428c      	cmp	r4, r1
    54a6:	d102      	bne.n	54ae <_malloc_r+0x42>
    54a8:	6863      	ldr	r3, [r4, #4]
    54aa:	6013      	str	r3, [r2, #0]
    54ac:	e01a      	b.n	54e4 <_malloc_r+0x78>
    54ae:	6848      	ldr	r0, [r1, #4]
    54b0:	6060      	str	r0, [r4, #4]
    54b2:	1c0c      	adds	r4, r1, #0
    54b4:	e016      	b.n	54e4 <_malloc_r+0x78>
    54b6:	1c0c      	adds	r4, r1, #0
    54b8:	6849      	ldr	r1, [r1, #4]
    54ba:	e7e9      	b.n	5490 <_malloc_r+0x24>
    54bc:	4c14      	ldr	r4, [pc, #80]	; (5510 <_malloc_r+0xa4>)
    54be:	6820      	ldr	r0, [r4, #0]
    54c0:	2800      	cmp	r0, #0
    54c2:	d103      	bne.n	54cc <_malloc_r+0x60>
    54c4:	1c30      	adds	r0, r6, #0
    54c6:	f000 f825 	bl	5514 <_sbrk_r>
    54ca:	6020      	str	r0, [r4, #0]
    54cc:	1c30      	adds	r0, r6, #0
    54ce:	1c29      	adds	r1, r5, #0
    54d0:	f000 f820 	bl	5514 <_sbrk_r>
    54d4:	1c43      	adds	r3, r0, #1
    54d6:	d015      	beq.n	5504 <_malloc_r+0x98>
    54d8:	1cc4      	adds	r4, r0, #3
    54da:	2303      	movs	r3, #3
    54dc:	439c      	bics	r4, r3
    54de:	4284      	cmp	r4, r0
    54e0:	d10a      	bne.n	54f8 <_malloc_r+0x8c>
    54e2:	6025      	str	r5, [r4, #0]
    54e4:	1c20      	adds	r0, r4, #0
    54e6:	300b      	adds	r0, #11
    54e8:	2207      	movs	r2, #7
    54ea:	1d23      	adds	r3, r4, #4
    54ec:	4390      	bics	r0, r2
    54ee:	1ac3      	subs	r3, r0, r3
    54f0:	d00b      	beq.n	550a <_malloc_r+0x9e>
    54f2:	425a      	negs	r2, r3
    54f4:	50e2      	str	r2, [r4, r3]
    54f6:	e008      	b.n	550a <_malloc_r+0x9e>
    54f8:	1a21      	subs	r1, r4, r0
    54fa:	1c30      	adds	r0, r6, #0
    54fc:	f000 f80a 	bl	5514 <_sbrk_r>
    5500:	3001      	adds	r0, #1
    5502:	d1ee      	bne.n	54e2 <_malloc_r+0x76>
    5504:	230c      	movs	r3, #12
    5506:	6033      	str	r3, [r6, #0]
    5508:	2000      	movs	r0, #0
    550a:	bd70      	pop	{r4, r5, r6, pc}
    550c:	200001f4 	.word	0x200001f4
    5510:	200001f0 	.word	0x200001f0

00005514 <_sbrk_r>:
    5514:	b538      	push	{r3, r4, r5, lr}
    5516:	4c07      	ldr	r4, [pc, #28]	; (5534 <_sbrk_r+0x20>)
    5518:	2300      	movs	r3, #0
    551a:	1c05      	adds	r5, r0, #0
    551c:	1c08      	adds	r0, r1, #0
    551e:	6023      	str	r3, [r4, #0]
    5520:	f7fd ff14 	bl	334c <_sbrk>
    5524:	1c43      	adds	r3, r0, #1
    5526:	d103      	bne.n	5530 <_sbrk_r+0x1c>
    5528:	6823      	ldr	r3, [r4, #0]
    552a:	2b00      	cmp	r3, #0
    552c:	d000      	beq.n	5530 <_sbrk_r+0x1c>
    552e:	602b      	str	r3, [r5, #0]
    5530:	bd38      	pop	{r3, r4, r5, pc}
    5532:	46c0      	nop			; (mov r8, r8)
    5534:	20000b2c 	.word	0x20000b2c

00005538 <__gnu_thumb1_case_uqi>:
    5538:	b402      	push	{r1}
    553a:	4671      	mov	r1, lr
    553c:	0849      	lsrs	r1, r1, #1
    553e:	0049      	lsls	r1, r1, #1
    5540:	5c09      	ldrb	r1, [r1, r0]
    5542:	0049      	lsls	r1, r1, #1
    5544:	448e      	add	lr, r1
    5546:	bc02      	pop	{r1}
    5548:	4770      	bx	lr
    554a:	46c0      	nop			; (mov r8, r8)

0000554c <__aeabi_uidiv>:
    554c:	2900      	cmp	r1, #0
    554e:	d034      	beq.n	55ba <.udivsi3_skip_div0_test+0x6a>

00005550 <.udivsi3_skip_div0_test>:
    5550:	2301      	movs	r3, #1
    5552:	2200      	movs	r2, #0
    5554:	b410      	push	{r4}
    5556:	4288      	cmp	r0, r1
    5558:	d32c      	bcc.n	55b4 <.udivsi3_skip_div0_test+0x64>
    555a:	2401      	movs	r4, #1
    555c:	0724      	lsls	r4, r4, #28
    555e:	42a1      	cmp	r1, r4
    5560:	d204      	bcs.n	556c <.udivsi3_skip_div0_test+0x1c>
    5562:	4281      	cmp	r1, r0
    5564:	d202      	bcs.n	556c <.udivsi3_skip_div0_test+0x1c>
    5566:	0109      	lsls	r1, r1, #4
    5568:	011b      	lsls	r3, r3, #4
    556a:	e7f8      	b.n	555e <.udivsi3_skip_div0_test+0xe>
    556c:	00e4      	lsls	r4, r4, #3
    556e:	42a1      	cmp	r1, r4
    5570:	d204      	bcs.n	557c <.udivsi3_skip_div0_test+0x2c>
    5572:	4281      	cmp	r1, r0
    5574:	d202      	bcs.n	557c <.udivsi3_skip_div0_test+0x2c>
    5576:	0049      	lsls	r1, r1, #1
    5578:	005b      	lsls	r3, r3, #1
    557a:	e7f8      	b.n	556e <.udivsi3_skip_div0_test+0x1e>
    557c:	4288      	cmp	r0, r1
    557e:	d301      	bcc.n	5584 <.udivsi3_skip_div0_test+0x34>
    5580:	1a40      	subs	r0, r0, r1
    5582:	431a      	orrs	r2, r3
    5584:	084c      	lsrs	r4, r1, #1
    5586:	42a0      	cmp	r0, r4
    5588:	d302      	bcc.n	5590 <.udivsi3_skip_div0_test+0x40>
    558a:	1b00      	subs	r0, r0, r4
    558c:	085c      	lsrs	r4, r3, #1
    558e:	4322      	orrs	r2, r4
    5590:	088c      	lsrs	r4, r1, #2
    5592:	42a0      	cmp	r0, r4
    5594:	d302      	bcc.n	559c <.udivsi3_skip_div0_test+0x4c>
    5596:	1b00      	subs	r0, r0, r4
    5598:	089c      	lsrs	r4, r3, #2
    559a:	4322      	orrs	r2, r4
    559c:	08cc      	lsrs	r4, r1, #3
    559e:	42a0      	cmp	r0, r4
    55a0:	d302      	bcc.n	55a8 <.udivsi3_skip_div0_test+0x58>
    55a2:	1b00      	subs	r0, r0, r4
    55a4:	08dc      	lsrs	r4, r3, #3
    55a6:	4322      	orrs	r2, r4
    55a8:	2800      	cmp	r0, #0
    55aa:	d003      	beq.n	55b4 <.udivsi3_skip_div0_test+0x64>
    55ac:	091b      	lsrs	r3, r3, #4
    55ae:	d001      	beq.n	55b4 <.udivsi3_skip_div0_test+0x64>
    55b0:	0909      	lsrs	r1, r1, #4
    55b2:	e7e3      	b.n	557c <.udivsi3_skip_div0_test+0x2c>
    55b4:	1c10      	adds	r0, r2, #0
    55b6:	bc10      	pop	{r4}
    55b8:	4770      	bx	lr
    55ba:	2800      	cmp	r0, #0
    55bc:	d001      	beq.n	55c2 <.udivsi3_skip_div0_test+0x72>
    55be:	2000      	movs	r0, #0
    55c0:	43c0      	mvns	r0, r0
    55c2:	b407      	push	{r0, r1, r2}
    55c4:	4802      	ldr	r0, [pc, #8]	; (55d0 <.udivsi3_skip_div0_test+0x80>)
    55c6:	a102      	add	r1, pc, #8	; (adr r1, 55d0 <.udivsi3_skip_div0_test+0x80>)
    55c8:	1840      	adds	r0, r0, r1
    55ca:	9002      	str	r0, [sp, #8]
    55cc:	bd03      	pop	{r0, r1, pc}
    55ce:	46c0      	nop			; (mov r8, r8)
    55d0:	000000d9 	.word	0x000000d9

000055d4 <__aeabi_uidivmod>:
    55d4:	2900      	cmp	r1, #0
    55d6:	d0f0      	beq.n	55ba <.udivsi3_skip_div0_test+0x6a>
    55d8:	b503      	push	{r0, r1, lr}
    55da:	f7ff ffb9 	bl	5550 <.udivsi3_skip_div0_test>
    55de:	bc0e      	pop	{r1, r2, r3}
    55e0:	4342      	muls	r2, r0
    55e2:	1a89      	subs	r1, r1, r2
    55e4:	4718      	bx	r3
    55e6:	46c0      	nop			; (mov r8, r8)

000055e8 <__aeabi_idiv>:
    55e8:	2900      	cmp	r1, #0
    55ea:	d041      	beq.n	5670 <.divsi3_skip_div0_test+0x84>

000055ec <.divsi3_skip_div0_test>:
    55ec:	b410      	push	{r4}
    55ee:	1c04      	adds	r4, r0, #0
    55f0:	404c      	eors	r4, r1
    55f2:	46a4      	mov	ip, r4
    55f4:	2301      	movs	r3, #1
    55f6:	2200      	movs	r2, #0
    55f8:	2900      	cmp	r1, #0
    55fa:	d500      	bpl.n	55fe <.divsi3_skip_div0_test+0x12>
    55fc:	4249      	negs	r1, r1
    55fe:	2800      	cmp	r0, #0
    5600:	d500      	bpl.n	5604 <.divsi3_skip_div0_test+0x18>
    5602:	4240      	negs	r0, r0
    5604:	4288      	cmp	r0, r1
    5606:	d32c      	bcc.n	5662 <.divsi3_skip_div0_test+0x76>
    5608:	2401      	movs	r4, #1
    560a:	0724      	lsls	r4, r4, #28
    560c:	42a1      	cmp	r1, r4
    560e:	d204      	bcs.n	561a <.divsi3_skip_div0_test+0x2e>
    5610:	4281      	cmp	r1, r0
    5612:	d202      	bcs.n	561a <.divsi3_skip_div0_test+0x2e>
    5614:	0109      	lsls	r1, r1, #4
    5616:	011b      	lsls	r3, r3, #4
    5618:	e7f8      	b.n	560c <.divsi3_skip_div0_test+0x20>
    561a:	00e4      	lsls	r4, r4, #3
    561c:	42a1      	cmp	r1, r4
    561e:	d204      	bcs.n	562a <.divsi3_skip_div0_test+0x3e>
    5620:	4281      	cmp	r1, r0
    5622:	d202      	bcs.n	562a <.divsi3_skip_div0_test+0x3e>
    5624:	0049      	lsls	r1, r1, #1
    5626:	005b      	lsls	r3, r3, #1
    5628:	e7f8      	b.n	561c <.divsi3_skip_div0_test+0x30>
    562a:	4288      	cmp	r0, r1
    562c:	d301      	bcc.n	5632 <.divsi3_skip_div0_test+0x46>
    562e:	1a40      	subs	r0, r0, r1
    5630:	431a      	orrs	r2, r3
    5632:	084c      	lsrs	r4, r1, #1
    5634:	42a0      	cmp	r0, r4
    5636:	d302      	bcc.n	563e <.divsi3_skip_div0_test+0x52>
    5638:	1b00      	subs	r0, r0, r4
    563a:	085c      	lsrs	r4, r3, #1
    563c:	4322      	orrs	r2, r4
    563e:	088c      	lsrs	r4, r1, #2
    5640:	42a0      	cmp	r0, r4
    5642:	d302      	bcc.n	564a <.divsi3_skip_div0_test+0x5e>
    5644:	1b00      	subs	r0, r0, r4
    5646:	089c      	lsrs	r4, r3, #2
    5648:	4322      	orrs	r2, r4
    564a:	08cc      	lsrs	r4, r1, #3
    564c:	42a0      	cmp	r0, r4
    564e:	d302      	bcc.n	5656 <.divsi3_skip_div0_test+0x6a>
    5650:	1b00      	subs	r0, r0, r4
    5652:	08dc      	lsrs	r4, r3, #3
    5654:	4322      	orrs	r2, r4
    5656:	2800      	cmp	r0, #0
    5658:	d003      	beq.n	5662 <.divsi3_skip_div0_test+0x76>
    565a:	091b      	lsrs	r3, r3, #4
    565c:	d001      	beq.n	5662 <.divsi3_skip_div0_test+0x76>
    565e:	0909      	lsrs	r1, r1, #4
    5660:	e7e3      	b.n	562a <.divsi3_skip_div0_test+0x3e>
    5662:	1c10      	adds	r0, r2, #0
    5664:	4664      	mov	r4, ip
    5666:	2c00      	cmp	r4, #0
    5668:	d500      	bpl.n	566c <.divsi3_skip_div0_test+0x80>
    566a:	4240      	negs	r0, r0
    566c:	bc10      	pop	{r4}
    566e:	4770      	bx	lr
    5670:	2800      	cmp	r0, #0
    5672:	d006      	beq.n	5682 <.divsi3_skip_div0_test+0x96>
    5674:	db03      	blt.n	567e <.divsi3_skip_div0_test+0x92>
    5676:	2000      	movs	r0, #0
    5678:	43c0      	mvns	r0, r0
    567a:	0840      	lsrs	r0, r0, #1
    567c:	e001      	b.n	5682 <.divsi3_skip_div0_test+0x96>
    567e:	2080      	movs	r0, #128	; 0x80
    5680:	0600      	lsls	r0, r0, #24
    5682:	b407      	push	{r0, r1, r2}
    5684:	4802      	ldr	r0, [pc, #8]	; (5690 <.divsi3_skip_div0_test+0xa4>)
    5686:	a102      	add	r1, pc, #8	; (adr r1, 5690 <.divsi3_skip_div0_test+0xa4>)
    5688:	1840      	adds	r0, r0, r1
    568a:	9002      	str	r0, [sp, #8]
    568c:	bd03      	pop	{r0, r1, pc}
    568e:	46c0      	nop			; (mov r8, r8)
    5690:	00000019 	.word	0x00000019

00005694 <__aeabi_idivmod>:
    5694:	2900      	cmp	r1, #0
    5696:	d0eb      	beq.n	5670 <.divsi3_skip_div0_test+0x84>
    5698:	b503      	push	{r0, r1, lr}
    569a:	f7ff ffa7 	bl	55ec <.divsi3_skip_div0_test>
    569e:	bc0e      	pop	{r1, r2, r3}
    56a0:	4342      	muls	r2, r0
    56a2:	1a89      	subs	r1, r1, r2
    56a4:	4718      	bx	r3
    56a6:	46c0      	nop			; (mov r8, r8)

000056a8 <__aeabi_idiv0>:
    56a8:	4770      	bx	lr
    56aa:	46c0      	nop			; (mov r8, r8)

000056ac <__aeabi_cdrcmple>:
    56ac:	4684      	mov	ip, r0
    56ae:	1c10      	adds	r0, r2, #0
    56b0:	4662      	mov	r2, ip
    56b2:	468c      	mov	ip, r1
    56b4:	1c19      	adds	r1, r3, #0
    56b6:	4663      	mov	r3, ip
    56b8:	e000      	b.n	56bc <__aeabi_cdcmpeq>
    56ba:	46c0      	nop			; (mov r8, r8)

000056bc <__aeabi_cdcmpeq>:
    56bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    56be:	f001 fe4f 	bl	7360 <__ledf2>
    56c2:	2800      	cmp	r0, #0
    56c4:	d401      	bmi.n	56ca <__aeabi_cdcmpeq+0xe>
    56c6:	2100      	movs	r1, #0
    56c8:	42c8      	cmn	r0, r1
    56ca:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000056cc <__aeabi_dcmpeq>:
    56cc:	b510      	push	{r4, lr}
    56ce:	f001 fd7f 	bl	71d0 <__eqdf2>
    56d2:	4240      	negs	r0, r0
    56d4:	3001      	adds	r0, #1
    56d6:	bd10      	pop	{r4, pc}

000056d8 <__aeabi_dcmplt>:
    56d8:	b510      	push	{r4, lr}
    56da:	f001 fe41 	bl	7360 <__ledf2>
    56de:	2800      	cmp	r0, #0
    56e0:	db01      	blt.n	56e6 <__aeabi_dcmplt+0xe>
    56e2:	2000      	movs	r0, #0
    56e4:	bd10      	pop	{r4, pc}
    56e6:	2001      	movs	r0, #1
    56e8:	bd10      	pop	{r4, pc}
    56ea:	46c0      	nop			; (mov r8, r8)

000056ec <__aeabi_dcmple>:
    56ec:	b510      	push	{r4, lr}
    56ee:	f001 fe37 	bl	7360 <__ledf2>
    56f2:	2800      	cmp	r0, #0
    56f4:	dd01      	ble.n	56fa <__aeabi_dcmple+0xe>
    56f6:	2000      	movs	r0, #0
    56f8:	bd10      	pop	{r4, pc}
    56fa:	2001      	movs	r0, #1
    56fc:	bd10      	pop	{r4, pc}
    56fe:	46c0      	nop			; (mov r8, r8)

00005700 <__aeabi_dcmpgt>:
    5700:	b510      	push	{r4, lr}
    5702:	f001 fdaf 	bl	7264 <__gedf2>
    5706:	2800      	cmp	r0, #0
    5708:	dc01      	bgt.n	570e <__aeabi_dcmpgt+0xe>
    570a:	2000      	movs	r0, #0
    570c:	bd10      	pop	{r4, pc}
    570e:	2001      	movs	r0, #1
    5710:	bd10      	pop	{r4, pc}
    5712:	46c0      	nop			; (mov r8, r8)

00005714 <__aeabi_dcmpge>:
    5714:	b510      	push	{r4, lr}
    5716:	f001 fda5 	bl	7264 <__gedf2>
    571a:	2800      	cmp	r0, #0
    571c:	da01      	bge.n	5722 <__aeabi_dcmpge+0xe>
    571e:	2000      	movs	r0, #0
    5720:	bd10      	pop	{r4, pc}
    5722:	2001      	movs	r0, #1
    5724:	bd10      	pop	{r4, pc}
    5726:	46c0      	nop			; (mov r8, r8)

00005728 <__aeabi_cfrcmple>:
    5728:	4684      	mov	ip, r0
    572a:	1c08      	adds	r0, r1, #0
    572c:	4661      	mov	r1, ip
    572e:	e7ff      	b.n	5730 <__aeabi_cfcmpeq>

00005730 <__aeabi_cfcmpeq>:
    5730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    5732:	f000 fb4f 	bl	5dd4 <__lesf2>
    5736:	2800      	cmp	r0, #0
    5738:	d401      	bmi.n	573e <__aeabi_cfcmpeq+0xe>
    573a:	2100      	movs	r1, #0
    573c:	42c8      	cmn	r0, r1
    573e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00005740 <__aeabi_fcmpeq>:
    5740:	b510      	push	{r4, lr}
    5742:	f000 fad5 	bl	5cf0 <__eqsf2>
    5746:	4240      	negs	r0, r0
    5748:	3001      	adds	r0, #1
    574a:	bd10      	pop	{r4, pc}

0000574c <__aeabi_fcmplt>:
    574c:	b510      	push	{r4, lr}
    574e:	f000 fb41 	bl	5dd4 <__lesf2>
    5752:	2800      	cmp	r0, #0
    5754:	db01      	blt.n	575a <__aeabi_fcmplt+0xe>
    5756:	2000      	movs	r0, #0
    5758:	bd10      	pop	{r4, pc}
    575a:	2001      	movs	r0, #1
    575c:	bd10      	pop	{r4, pc}
    575e:	46c0      	nop			; (mov r8, r8)

00005760 <__aeabi_fcmple>:
    5760:	b510      	push	{r4, lr}
    5762:	f000 fb37 	bl	5dd4 <__lesf2>
    5766:	2800      	cmp	r0, #0
    5768:	dd01      	ble.n	576e <__aeabi_fcmple+0xe>
    576a:	2000      	movs	r0, #0
    576c:	bd10      	pop	{r4, pc}
    576e:	2001      	movs	r0, #1
    5770:	bd10      	pop	{r4, pc}
    5772:	46c0      	nop			; (mov r8, r8)

00005774 <__aeabi_fcmpgt>:
    5774:	b510      	push	{r4, lr}
    5776:	f000 fae5 	bl	5d44 <__gesf2>
    577a:	2800      	cmp	r0, #0
    577c:	dc01      	bgt.n	5782 <__aeabi_fcmpgt+0xe>
    577e:	2000      	movs	r0, #0
    5780:	bd10      	pop	{r4, pc}
    5782:	2001      	movs	r0, #1
    5784:	bd10      	pop	{r4, pc}
    5786:	46c0      	nop			; (mov r8, r8)

00005788 <__aeabi_fcmpge>:
    5788:	b510      	push	{r4, lr}
    578a:	f000 fadb 	bl	5d44 <__gesf2>
    578e:	2800      	cmp	r0, #0
    5790:	da01      	bge.n	5796 <__aeabi_fcmpge+0xe>
    5792:	2000      	movs	r0, #0
    5794:	bd10      	pop	{r4, pc}
    5796:	2001      	movs	r0, #1
    5798:	bd10      	pop	{r4, pc}
    579a:	46c0      	nop			; (mov r8, r8)

0000579c <__aeabi_f2uiz>:
    579c:	219e      	movs	r1, #158	; 0x9e
    579e:	b510      	push	{r4, lr}
    57a0:	05c9      	lsls	r1, r1, #23
    57a2:	1c04      	adds	r4, r0, #0
    57a4:	f7ff fff0 	bl	5788 <__aeabi_fcmpge>
    57a8:	2800      	cmp	r0, #0
    57aa:	d103      	bne.n	57b4 <__aeabi_f2uiz+0x18>
    57ac:	1c20      	adds	r0, r4, #0
    57ae:	f000 fdfd 	bl	63ac <__aeabi_f2iz>
    57b2:	bd10      	pop	{r4, pc}
    57b4:	219e      	movs	r1, #158	; 0x9e
    57b6:	05c9      	lsls	r1, r1, #23
    57b8:	1c20      	adds	r0, r4, #0
    57ba:	f000 fc81 	bl	60c0 <__aeabi_fsub>
    57be:	f000 fdf5 	bl	63ac <__aeabi_f2iz>
    57c2:	2380      	movs	r3, #128	; 0x80
    57c4:	061b      	lsls	r3, r3, #24
    57c6:	18c0      	adds	r0, r0, r3
    57c8:	e7f3      	b.n	57b2 <__aeabi_f2uiz+0x16>
    57ca:	46c0      	nop			; (mov r8, r8)

000057cc <__aeabi_fadd>:
    57cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57ce:	0243      	lsls	r3, r0, #9
    57d0:	0044      	lsls	r4, r0, #1
    57d2:	0fc5      	lsrs	r5, r0, #31
    57d4:	024e      	lsls	r6, r1, #9
    57d6:	0048      	lsls	r0, r1, #1
    57d8:	0e24      	lsrs	r4, r4, #24
    57da:	1c2a      	adds	r2, r5, #0
    57dc:	099b      	lsrs	r3, r3, #6
    57de:	0e00      	lsrs	r0, r0, #24
    57e0:	0fc9      	lsrs	r1, r1, #31
    57e2:	09b6      	lsrs	r6, r6, #6
    57e4:	428d      	cmp	r5, r1
    57e6:	d05b      	beq.n	58a0 <__aeabi_fadd+0xd4>
    57e8:	1a22      	subs	r2, r4, r0
    57ea:	2a00      	cmp	r2, #0
    57ec:	dc00      	bgt.n	57f0 <__aeabi_fadd+0x24>
    57ee:	e089      	b.n	5904 <__aeabi_fadd+0x138>
    57f0:	2800      	cmp	r0, #0
    57f2:	d11d      	bne.n	5830 <__aeabi_fadd+0x64>
    57f4:	2e00      	cmp	r6, #0
    57f6:	d000      	beq.n	57fa <__aeabi_fadd+0x2e>
    57f8:	e075      	b.n	58e6 <__aeabi_fadd+0x11a>
    57fa:	0758      	lsls	r0, r3, #29
    57fc:	d004      	beq.n	5808 <__aeabi_fadd+0x3c>
    57fe:	220f      	movs	r2, #15
    5800:	401a      	ands	r2, r3
    5802:	2a04      	cmp	r2, #4
    5804:	d000      	beq.n	5808 <__aeabi_fadd+0x3c>
    5806:	3304      	adds	r3, #4
    5808:	2180      	movs	r1, #128	; 0x80
    580a:	04c9      	lsls	r1, r1, #19
    580c:	4019      	ands	r1, r3
    580e:	1c2a      	adds	r2, r5, #0
    5810:	2900      	cmp	r1, #0
    5812:	d03a      	beq.n	588a <__aeabi_fadd+0xbe>
    5814:	3401      	adds	r4, #1
    5816:	2cff      	cmp	r4, #255	; 0xff
    5818:	d100      	bne.n	581c <__aeabi_fadd+0x50>
    581a:	e07f      	b.n	591c <__aeabi_fadd+0x150>
    581c:	019b      	lsls	r3, r3, #6
    581e:	0a5b      	lsrs	r3, r3, #9
    5820:	025b      	lsls	r3, r3, #9
    5822:	b2e4      	uxtb	r4, r4
    5824:	05e4      	lsls	r4, r4, #23
    5826:	0a58      	lsrs	r0, r3, #9
    5828:	07d2      	lsls	r2, r2, #31
    582a:	4320      	orrs	r0, r4
    582c:	4310      	orrs	r0, r2
    582e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5830:	2cff      	cmp	r4, #255	; 0xff
    5832:	d0e2      	beq.n	57fa <__aeabi_fadd+0x2e>
    5834:	2180      	movs	r1, #128	; 0x80
    5836:	04c9      	lsls	r1, r1, #19
    5838:	430e      	orrs	r6, r1
    583a:	2a1b      	cmp	r2, #27
    583c:	dd00      	ble.n	5840 <__aeabi_fadd+0x74>
    583e:	e12d      	b.n	5a9c <__aeabi_fadd+0x2d0>
    5840:	1c31      	adds	r1, r6, #0
    5842:	2020      	movs	r0, #32
    5844:	40d1      	lsrs	r1, r2
    5846:	1a82      	subs	r2, r0, r2
    5848:	4096      	lsls	r6, r2
    584a:	1e72      	subs	r2, r6, #1
    584c:	4196      	sbcs	r6, r2
    584e:	430e      	orrs	r6, r1
    5850:	1b9b      	subs	r3, r3, r6
    5852:	0158      	lsls	r0, r3, #5
    5854:	d5d1      	bpl.n	57fa <__aeabi_fadd+0x2e>
    5856:	019b      	lsls	r3, r3, #6
    5858:	099f      	lsrs	r7, r3, #6
    585a:	1c38      	adds	r0, r7, #0
    585c:	f002 fd46 	bl	82ec <__clzsi2>
    5860:	1f42      	subs	r2, r0, #5
    5862:	4097      	lsls	r7, r2
    5864:	4294      	cmp	r4, r2
    5866:	dc5b      	bgt.n	5920 <__aeabi_fadd+0x154>
    5868:	1b14      	subs	r4, r2, r4
    586a:	231f      	movs	r3, #31
    586c:	1b1b      	subs	r3, r3, r4
    586e:	1c3a      	adds	r2, r7, #0
    5870:	409f      	lsls	r7, r3
    5872:	1c61      	adds	r1, r4, #1
    5874:	1c3b      	adds	r3, r7, #0
    5876:	40ca      	lsrs	r2, r1
    5878:	1e5f      	subs	r7, r3, #1
    587a:	41bb      	sbcs	r3, r7
    587c:	4313      	orrs	r3, r2
    587e:	2400      	movs	r4, #0
    5880:	e7bb      	b.n	57fa <__aeabi_fadd+0x2e>
    5882:	1e13      	subs	r3, r2, #0
    5884:	d1b9      	bne.n	57fa <__aeabi_fadd+0x2e>
    5886:	2300      	movs	r3, #0
    5888:	2200      	movs	r2, #0
    588a:	08db      	lsrs	r3, r3, #3
    588c:	2cff      	cmp	r4, #255	; 0xff
    588e:	d104      	bne.n	589a <__aeabi_fadd+0xce>
    5890:	2b00      	cmp	r3, #0
    5892:	d043      	beq.n	591c <__aeabi_fadd+0x150>
    5894:	2080      	movs	r0, #128	; 0x80
    5896:	03c0      	lsls	r0, r0, #15
    5898:	4303      	orrs	r3, r0
    589a:	025b      	lsls	r3, r3, #9
    589c:	0a5b      	lsrs	r3, r3, #9
    589e:	e7bf      	b.n	5820 <__aeabi_fadd+0x54>
    58a0:	1a21      	subs	r1, r4, r0
    58a2:	2900      	cmp	r1, #0
    58a4:	dd40      	ble.n	5928 <__aeabi_fadd+0x15c>
    58a6:	2800      	cmp	r0, #0
    58a8:	d023      	beq.n	58f2 <__aeabi_fadd+0x126>
    58aa:	2cff      	cmp	r4, #255	; 0xff
    58ac:	d0a5      	beq.n	57fa <__aeabi_fadd+0x2e>
    58ae:	2080      	movs	r0, #128	; 0x80
    58b0:	04c0      	lsls	r0, r0, #19
    58b2:	4306      	orrs	r6, r0
    58b4:	291b      	cmp	r1, #27
    58b6:	dd00      	ble.n	58ba <__aeabi_fadd+0xee>
    58b8:	e0ee      	b.n	5a98 <__aeabi_fadd+0x2cc>
    58ba:	1c30      	adds	r0, r6, #0
    58bc:	2720      	movs	r7, #32
    58be:	40c8      	lsrs	r0, r1
    58c0:	1a79      	subs	r1, r7, r1
    58c2:	408e      	lsls	r6, r1
    58c4:	1e71      	subs	r1, r6, #1
    58c6:	418e      	sbcs	r6, r1
    58c8:	4306      	orrs	r6, r0
    58ca:	199b      	adds	r3, r3, r6
    58cc:	0159      	lsls	r1, r3, #5
    58ce:	d400      	bmi.n	58d2 <__aeabi_fadd+0x106>
    58d0:	e793      	b.n	57fa <__aeabi_fadd+0x2e>
    58d2:	3401      	adds	r4, #1
    58d4:	2cff      	cmp	r4, #255	; 0xff
    58d6:	d055      	beq.n	5984 <__aeabi_fadd+0x1b8>
    58d8:	4971      	ldr	r1, [pc, #452]	; (5aa0 <__aeabi_fadd+0x2d4>)
    58da:	2201      	movs	r2, #1
    58dc:	401a      	ands	r2, r3
    58de:	400b      	ands	r3, r1
    58e0:	085b      	lsrs	r3, r3, #1
    58e2:	4313      	orrs	r3, r2
    58e4:	e789      	b.n	57fa <__aeabi_fadd+0x2e>
    58e6:	3a01      	subs	r2, #1
    58e8:	2a00      	cmp	r2, #0
    58ea:	d0b1      	beq.n	5850 <__aeabi_fadd+0x84>
    58ec:	2cff      	cmp	r4, #255	; 0xff
    58ee:	d1a4      	bne.n	583a <__aeabi_fadd+0x6e>
    58f0:	e783      	b.n	57fa <__aeabi_fadd+0x2e>
    58f2:	2e00      	cmp	r6, #0
    58f4:	d100      	bne.n	58f8 <__aeabi_fadd+0x12c>
    58f6:	e780      	b.n	57fa <__aeabi_fadd+0x2e>
    58f8:	3901      	subs	r1, #1
    58fa:	2900      	cmp	r1, #0
    58fc:	d0e5      	beq.n	58ca <__aeabi_fadd+0xfe>
    58fe:	2cff      	cmp	r4, #255	; 0xff
    5900:	d1d8      	bne.n	58b4 <__aeabi_fadd+0xe8>
    5902:	e77a      	b.n	57fa <__aeabi_fadd+0x2e>
    5904:	2a00      	cmp	r2, #0
    5906:	d11b      	bne.n	5940 <__aeabi_fadd+0x174>
    5908:	1c62      	adds	r2, r4, #1
    590a:	b2d2      	uxtb	r2, r2
    590c:	2a01      	cmp	r2, #1
    590e:	dd4b      	ble.n	59a8 <__aeabi_fadd+0x1dc>
    5910:	1b9f      	subs	r7, r3, r6
    5912:	017a      	lsls	r2, r7, #5
    5914:	d523      	bpl.n	595e <__aeabi_fadd+0x192>
    5916:	1af7      	subs	r7, r6, r3
    5918:	1c0d      	adds	r5, r1, #0
    591a:	e79e      	b.n	585a <__aeabi_fadd+0x8e>
    591c:	2300      	movs	r3, #0
    591e:	e77f      	b.n	5820 <__aeabi_fadd+0x54>
    5920:	4b5f      	ldr	r3, [pc, #380]	; (5aa0 <__aeabi_fadd+0x2d4>)
    5922:	1aa4      	subs	r4, r4, r2
    5924:	403b      	ands	r3, r7
    5926:	e768      	b.n	57fa <__aeabi_fadd+0x2e>
    5928:	2900      	cmp	r1, #0
    592a:	d146      	bne.n	59ba <__aeabi_fadd+0x1ee>
    592c:	1c61      	adds	r1, r4, #1
    592e:	b2c8      	uxtb	r0, r1
    5930:	2801      	cmp	r0, #1
    5932:	dd29      	ble.n	5988 <__aeabi_fadd+0x1bc>
    5934:	29ff      	cmp	r1, #255	; 0xff
    5936:	d024      	beq.n	5982 <__aeabi_fadd+0x1b6>
    5938:	18f3      	adds	r3, r6, r3
    593a:	085b      	lsrs	r3, r3, #1
    593c:	1c0c      	adds	r4, r1, #0
    593e:	e75c      	b.n	57fa <__aeabi_fadd+0x2e>
    5940:	2c00      	cmp	r4, #0
    5942:	d013      	beq.n	596c <__aeabi_fadd+0x1a0>
    5944:	28ff      	cmp	r0, #255	; 0xff
    5946:	d018      	beq.n	597a <__aeabi_fadd+0x1ae>
    5948:	2480      	movs	r4, #128	; 0x80
    594a:	04e4      	lsls	r4, r4, #19
    594c:	4252      	negs	r2, r2
    594e:	4323      	orrs	r3, r4
    5950:	2a1b      	cmp	r2, #27
    5952:	dd4d      	ble.n	59f0 <__aeabi_fadd+0x224>
    5954:	2301      	movs	r3, #1
    5956:	1af3      	subs	r3, r6, r3
    5958:	1c04      	adds	r4, r0, #0
    595a:	1c0d      	adds	r5, r1, #0
    595c:	e779      	b.n	5852 <__aeabi_fadd+0x86>
    595e:	2f00      	cmp	r7, #0
    5960:	d000      	beq.n	5964 <__aeabi_fadd+0x198>
    5962:	e77a      	b.n	585a <__aeabi_fadd+0x8e>
    5964:	2300      	movs	r3, #0
    5966:	2200      	movs	r2, #0
    5968:	2400      	movs	r4, #0
    596a:	e78e      	b.n	588a <__aeabi_fadd+0xbe>
    596c:	2b00      	cmp	r3, #0
    596e:	d03b      	beq.n	59e8 <__aeabi_fadd+0x21c>
    5970:	43d2      	mvns	r2, r2
    5972:	2a00      	cmp	r2, #0
    5974:	d0ef      	beq.n	5956 <__aeabi_fadd+0x18a>
    5976:	28ff      	cmp	r0, #255	; 0xff
    5978:	d1ea      	bne.n	5950 <__aeabi_fadd+0x184>
    597a:	1c33      	adds	r3, r6, #0
    597c:	24ff      	movs	r4, #255	; 0xff
    597e:	1c0d      	adds	r5, r1, #0
    5980:	e73b      	b.n	57fa <__aeabi_fadd+0x2e>
    5982:	24ff      	movs	r4, #255	; 0xff
    5984:	2300      	movs	r3, #0
    5986:	e780      	b.n	588a <__aeabi_fadd+0xbe>
    5988:	2c00      	cmp	r4, #0
    598a:	d15c      	bne.n	5a46 <__aeabi_fadd+0x27a>
    598c:	2b00      	cmp	r3, #0
    598e:	d100      	bne.n	5992 <__aeabi_fadd+0x1c6>
    5990:	e080      	b.n	5a94 <__aeabi_fadd+0x2c8>
    5992:	2e00      	cmp	r6, #0
    5994:	d100      	bne.n	5998 <__aeabi_fadd+0x1cc>
    5996:	e730      	b.n	57fa <__aeabi_fadd+0x2e>
    5998:	199b      	adds	r3, r3, r6
    599a:	0158      	lsls	r0, r3, #5
    599c:	d400      	bmi.n	59a0 <__aeabi_fadd+0x1d4>
    599e:	e72c      	b.n	57fa <__aeabi_fadd+0x2e>
    59a0:	4a3f      	ldr	r2, [pc, #252]	; (5aa0 <__aeabi_fadd+0x2d4>)
    59a2:	2401      	movs	r4, #1
    59a4:	4013      	ands	r3, r2
    59a6:	e728      	b.n	57fa <__aeabi_fadd+0x2e>
    59a8:	2c00      	cmp	r4, #0
    59aa:	d115      	bne.n	59d8 <__aeabi_fadd+0x20c>
    59ac:	2b00      	cmp	r3, #0
    59ae:	d140      	bne.n	5a32 <__aeabi_fadd+0x266>
    59b0:	2e00      	cmp	r6, #0
    59b2:	d063      	beq.n	5a7c <__aeabi_fadd+0x2b0>
    59b4:	1c33      	adds	r3, r6, #0
    59b6:	1c0d      	adds	r5, r1, #0
    59b8:	e71f      	b.n	57fa <__aeabi_fadd+0x2e>
    59ba:	2c00      	cmp	r4, #0
    59bc:	d121      	bne.n	5a02 <__aeabi_fadd+0x236>
    59be:	2b00      	cmp	r3, #0
    59c0:	d054      	beq.n	5a6c <__aeabi_fadd+0x2a0>
    59c2:	43c9      	mvns	r1, r1
    59c4:	2900      	cmp	r1, #0
    59c6:	d004      	beq.n	59d2 <__aeabi_fadd+0x206>
    59c8:	28ff      	cmp	r0, #255	; 0xff
    59ca:	d04c      	beq.n	5a66 <__aeabi_fadd+0x29a>
    59cc:	291b      	cmp	r1, #27
    59ce:	dd58      	ble.n	5a82 <__aeabi_fadd+0x2b6>
    59d0:	2301      	movs	r3, #1
    59d2:	199b      	adds	r3, r3, r6
    59d4:	1c04      	adds	r4, r0, #0
    59d6:	e779      	b.n	58cc <__aeabi_fadd+0x100>
    59d8:	2b00      	cmp	r3, #0
    59da:	d119      	bne.n	5a10 <__aeabi_fadd+0x244>
    59dc:	2e00      	cmp	r6, #0
    59de:	d048      	beq.n	5a72 <__aeabi_fadd+0x2a6>
    59e0:	1c33      	adds	r3, r6, #0
    59e2:	1c0d      	adds	r5, r1, #0
    59e4:	24ff      	movs	r4, #255	; 0xff
    59e6:	e708      	b.n	57fa <__aeabi_fadd+0x2e>
    59e8:	1c33      	adds	r3, r6, #0
    59ea:	1c04      	adds	r4, r0, #0
    59ec:	1c0d      	adds	r5, r1, #0
    59ee:	e704      	b.n	57fa <__aeabi_fadd+0x2e>
    59f0:	1c1c      	adds	r4, r3, #0
    59f2:	2520      	movs	r5, #32
    59f4:	40d4      	lsrs	r4, r2
    59f6:	1aaa      	subs	r2, r5, r2
    59f8:	4093      	lsls	r3, r2
    59fa:	1e5a      	subs	r2, r3, #1
    59fc:	4193      	sbcs	r3, r2
    59fe:	4323      	orrs	r3, r4
    5a00:	e7a9      	b.n	5956 <__aeabi_fadd+0x18a>
    5a02:	28ff      	cmp	r0, #255	; 0xff
    5a04:	d02f      	beq.n	5a66 <__aeabi_fadd+0x29a>
    5a06:	2480      	movs	r4, #128	; 0x80
    5a08:	04e4      	lsls	r4, r4, #19
    5a0a:	4249      	negs	r1, r1
    5a0c:	4323      	orrs	r3, r4
    5a0e:	e7dd      	b.n	59cc <__aeabi_fadd+0x200>
    5a10:	24ff      	movs	r4, #255	; 0xff
    5a12:	2e00      	cmp	r6, #0
    5a14:	d100      	bne.n	5a18 <__aeabi_fadd+0x24c>
    5a16:	e6f0      	b.n	57fa <__aeabi_fadd+0x2e>
    5a18:	2280      	movs	r2, #128	; 0x80
    5a1a:	08db      	lsrs	r3, r3, #3
    5a1c:	03d2      	lsls	r2, r2, #15
    5a1e:	4213      	tst	r3, r2
    5a20:	d004      	beq.n	5a2c <__aeabi_fadd+0x260>
    5a22:	08f6      	lsrs	r6, r6, #3
    5a24:	4216      	tst	r6, r2
    5a26:	d101      	bne.n	5a2c <__aeabi_fadd+0x260>
    5a28:	1c33      	adds	r3, r6, #0
    5a2a:	1c0d      	adds	r5, r1, #0
    5a2c:	00db      	lsls	r3, r3, #3
    5a2e:	24ff      	movs	r4, #255	; 0xff
    5a30:	e6e3      	b.n	57fa <__aeabi_fadd+0x2e>
    5a32:	2e00      	cmp	r6, #0
    5a34:	d100      	bne.n	5a38 <__aeabi_fadd+0x26c>
    5a36:	e6e0      	b.n	57fa <__aeabi_fadd+0x2e>
    5a38:	1b9a      	subs	r2, r3, r6
    5a3a:	0150      	lsls	r0, r2, #5
    5a3c:	d400      	bmi.n	5a40 <__aeabi_fadd+0x274>
    5a3e:	e720      	b.n	5882 <__aeabi_fadd+0xb6>
    5a40:	1af3      	subs	r3, r6, r3
    5a42:	1c0d      	adds	r5, r1, #0
    5a44:	e6d9      	b.n	57fa <__aeabi_fadd+0x2e>
    5a46:	2b00      	cmp	r3, #0
    5a48:	d00d      	beq.n	5a66 <__aeabi_fadd+0x29a>
    5a4a:	24ff      	movs	r4, #255	; 0xff
    5a4c:	2e00      	cmp	r6, #0
    5a4e:	d100      	bne.n	5a52 <__aeabi_fadd+0x286>
    5a50:	e6d3      	b.n	57fa <__aeabi_fadd+0x2e>
    5a52:	2280      	movs	r2, #128	; 0x80
    5a54:	08db      	lsrs	r3, r3, #3
    5a56:	03d2      	lsls	r2, r2, #15
    5a58:	4213      	tst	r3, r2
    5a5a:	d0e7      	beq.n	5a2c <__aeabi_fadd+0x260>
    5a5c:	08f6      	lsrs	r6, r6, #3
    5a5e:	4216      	tst	r6, r2
    5a60:	d1e4      	bne.n	5a2c <__aeabi_fadd+0x260>
    5a62:	1c33      	adds	r3, r6, #0
    5a64:	e7e2      	b.n	5a2c <__aeabi_fadd+0x260>
    5a66:	1c33      	adds	r3, r6, #0
    5a68:	24ff      	movs	r4, #255	; 0xff
    5a6a:	e6c6      	b.n	57fa <__aeabi_fadd+0x2e>
    5a6c:	1c33      	adds	r3, r6, #0
    5a6e:	1c04      	adds	r4, r0, #0
    5a70:	e6c3      	b.n	57fa <__aeabi_fadd+0x2e>
    5a72:	2380      	movs	r3, #128	; 0x80
    5a74:	2200      	movs	r2, #0
    5a76:	049b      	lsls	r3, r3, #18
    5a78:	24ff      	movs	r4, #255	; 0xff
    5a7a:	e706      	b.n	588a <__aeabi_fadd+0xbe>
    5a7c:	1c23      	adds	r3, r4, #0
    5a7e:	2200      	movs	r2, #0
    5a80:	e703      	b.n	588a <__aeabi_fadd+0xbe>
    5a82:	1c1c      	adds	r4, r3, #0
    5a84:	2720      	movs	r7, #32
    5a86:	40cc      	lsrs	r4, r1
    5a88:	1a79      	subs	r1, r7, r1
    5a8a:	408b      	lsls	r3, r1
    5a8c:	1e59      	subs	r1, r3, #1
    5a8e:	418b      	sbcs	r3, r1
    5a90:	4323      	orrs	r3, r4
    5a92:	e79e      	b.n	59d2 <__aeabi_fadd+0x206>
    5a94:	1c33      	adds	r3, r6, #0
    5a96:	e6b0      	b.n	57fa <__aeabi_fadd+0x2e>
    5a98:	2601      	movs	r6, #1
    5a9a:	e716      	b.n	58ca <__aeabi_fadd+0xfe>
    5a9c:	2601      	movs	r6, #1
    5a9e:	e6d7      	b.n	5850 <__aeabi_fadd+0x84>
    5aa0:	fbffffff 	.word	0xfbffffff

00005aa4 <__aeabi_fdiv>:
    5aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
    5aa6:	465f      	mov	r7, fp
    5aa8:	4656      	mov	r6, sl
    5aaa:	464d      	mov	r5, r9
    5aac:	4644      	mov	r4, r8
    5aae:	b4f0      	push	{r4, r5, r6, r7}
    5ab0:	0246      	lsls	r6, r0, #9
    5ab2:	0045      	lsls	r5, r0, #1
    5ab4:	0fc0      	lsrs	r0, r0, #31
    5ab6:	b085      	sub	sp, #20
    5ab8:	1c0f      	adds	r7, r1, #0
    5aba:	0a76      	lsrs	r6, r6, #9
    5abc:	0e2d      	lsrs	r5, r5, #24
    5abe:	4680      	mov	r8, r0
    5ac0:	d041      	beq.n	5b46 <__aeabi_fdiv+0xa2>
    5ac2:	2dff      	cmp	r5, #255	; 0xff
    5ac4:	d026      	beq.n	5b14 <__aeabi_fdiv+0x70>
    5ac6:	2480      	movs	r4, #128	; 0x80
    5ac8:	0424      	lsls	r4, r4, #16
    5aca:	2100      	movs	r1, #0
    5acc:	4326      	orrs	r6, r4
    5ace:	00f6      	lsls	r6, r6, #3
    5ad0:	3d7f      	subs	r5, #127	; 0x7f
    5ad2:	4689      	mov	r9, r1
    5ad4:	468b      	mov	fp, r1
    5ad6:	0ff9      	lsrs	r1, r7, #31
    5ad8:	027c      	lsls	r4, r7, #9
    5ada:	0078      	lsls	r0, r7, #1
    5adc:	0a64      	lsrs	r4, r4, #9
    5ade:	0e00      	lsrs	r0, r0, #24
    5ae0:	9100      	str	r1, [sp, #0]
    5ae2:	468a      	mov	sl, r1
    5ae4:	d03c      	beq.n	5b60 <__aeabi_fdiv+0xbc>
    5ae6:	28ff      	cmp	r0, #255	; 0xff
    5ae8:	d034      	beq.n	5b54 <__aeabi_fdiv+0xb0>
    5aea:	2380      	movs	r3, #128	; 0x80
    5aec:	041b      	lsls	r3, r3, #16
    5aee:	431c      	orrs	r4, r3
    5af0:	2300      	movs	r3, #0
    5af2:	00e4      	lsls	r4, r4, #3
    5af4:	387f      	subs	r0, #127	; 0x7f
    5af6:	9301      	str	r3, [sp, #4]
    5af8:	9f00      	ldr	r7, [sp, #0]
    5afa:	4643      	mov	r3, r8
    5afc:	9a01      	ldr	r2, [sp, #4]
    5afe:	407b      	eors	r3, r7
    5b00:	4649      	mov	r1, r9
    5b02:	469c      	mov	ip, r3
    5b04:	4311      	orrs	r1, r2
    5b06:	290f      	cmp	r1, #15
    5b08:	d900      	bls.n	5b0c <__aeabi_fdiv+0x68>
    5b0a:	e071      	b.n	5bf0 <__aeabi_fdiv+0x14c>
    5b0c:	4f76      	ldr	r7, [pc, #472]	; (5ce8 <__aeabi_fdiv+0x244>)
    5b0e:	0089      	lsls	r1, r1, #2
    5b10:	587f      	ldr	r7, [r7, r1]
    5b12:	46bf      	mov	pc, r7
    5b14:	2e00      	cmp	r6, #0
    5b16:	d13e      	bne.n	5b96 <__aeabi_fdiv+0xf2>
    5b18:	2208      	movs	r2, #8
    5b1a:	2302      	movs	r3, #2
    5b1c:	4691      	mov	r9, r2
    5b1e:	469b      	mov	fp, r3
    5b20:	e7d9      	b.n	5ad6 <__aeabi_fdiv+0x32>
    5b22:	465a      	mov	r2, fp
    5b24:	1c34      	adds	r4, r6, #0
    5b26:	46c2      	mov	sl, r8
    5b28:	9201      	str	r2, [sp, #4]
    5b2a:	9901      	ldr	r1, [sp, #4]
    5b2c:	2902      	cmp	r1, #2
    5b2e:	d037      	beq.n	5ba0 <__aeabi_fdiv+0xfc>
    5b30:	2903      	cmp	r1, #3
    5b32:	d100      	bne.n	5b36 <__aeabi_fdiv+0x92>
    5b34:	e0cf      	b.n	5cd6 <__aeabi_fdiv+0x232>
    5b36:	2901      	cmp	r1, #1
    5b38:	d000      	beq.n	5b3c <__aeabi_fdiv+0x98>
    5b3a:	e0ab      	b.n	5c94 <__aeabi_fdiv+0x1f0>
    5b3c:	4653      	mov	r3, sl
    5b3e:	400b      	ands	r3, r1
    5b40:	2200      	movs	r2, #0
    5b42:	2600      	movs	r6, #0
    5b44:	e032      	b.n	5bac <__aeabi_fdiv+0x108>
    5b46:	2e00      	cmp	r6, #0
    5b48:	d119      	bne.n	5b7e <__aeabi_fdiv+0xda>
    5b4a:	2104      	movs	r1, #4
    5b4c:	2201      	movs	r2, #1
    5b4e:	4689      	mov	r9, r1
    5b50:	4693      	mov	fp, r2
    5b52:	e7c0      	b.n	5ad6 <__aeabi_fdiv+0x32>
    5b54:	1c22      	adds	r2, r4, #0
    5b56:	1e53      	subs	r3, r2, #1
    5b58:	419a      	sbcs	r2, r3
    5b5a:	3202      	adds	r2, #2
    5b5c:	9201      	str	r2, [sp, #4]
    5b5e:	e7cb      	b.n	5af8 <__aeabi_fdiv+0x54>
    5b60:	2701      	movs	r7, #1
    5b62:	9701      	str	r7, [sp, #4]
    5b64:	2c00      	cmp	r4, #0
    5b66:	d0c7      	beq.n	5af8 <__aeabi_fdiv+0x54>
    5b68:	1c20      	adds	r0, r4, #0
    5b6a:	f002 fbbf 	bl	82ec <__clzsi2>
    5b6e:	1f43      	subs	r3, r0, #5
    5b70:	409c      	lsls	r4, r3
    5b72:	2376      	movs	r3, #118	; 0x76
    5b74:	425b      	negs	r3, r3
    5b76:	2100      	movs	r1, #0
    5b78:	1a18      	subs	r0, r3, r0
    5b7a:	9101      	str	r1, [sp, #4]
    5b7c:	e7bc      	b.n	5af8 <__aeabi_fdiv+0x54>
    5b7e:	1c30      	adds	r0, r6, #0
    5b80:	f002 fbb4 	bl	82ec <__clzsi2>
    5b84:	2576      	movs	r5, #118	; 0x76
    5b86:	1f43      	subs	r3, r0, #5
    5b88:	409e      	lsls	r6, r3
    5b8a:	426d      	negs	r5, r5
    5b8c:	2300      	movs	r3, #0
    5b8e:	1a2d      	subs	r5, r5, r0
    5b90:	4699      	mov	r9, r3
    5b92:	469b      	mov	fp, r3
    5b94:	e79f      	b.n	5ad6 <__aeabi_fdiv+0x32>
    5b96:	230c      	movs	r3, #12
    5b98:	2103      	movs	r1, #3
    5b9a:	4699      	mov	r9, r3
    5b9c:	468b      	mov	fp, r1
    5b9e:	e79a      	b.n	5ad6 <__aeabi_fdiv+0x32>
    5ba0:	46d4      	mov	ip, sl
    5ba2:	2301      	movs	r3, #1
    5ba4:	4667      	mov	r7, ip
    5ba6:	403b      	ands	r3, r7
    5ba8:	22ff      	movs	r2, #255	; 0xff
    5baa:	2600      	movs	r6, #0
    5bac:	0276      	lsls	r6, r6, #9
    5bae:	05d2      	lsls	r2, r2, #23
    5bb0:	0a70      	lsrs	r0, r6, #9
    5bb2:	07db      	lsls	r3, r3, #31
    5bb4:	4310      	orrs	r0, r2
    5bb6:	4318      	orrs	r0, r3
    5bb8:	b005      	add	sp, #20
    5bba:	bc3c      	pop	{r2, r3, r4, r5}
    5bbc:	4690      	mov	r8, r2
    5bbe:	4699      	mov	r9, r3
    5bc0:	46a2      	mov	sl, r4
    5bc2:	46ab      	mov	fp, r5
    5bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5bc6:	2680      	movs	r6, #128	; 0x80
    5bc8:	2300      	movs	r3, #0
    5bca:	03f6      	lsls	r6, r6, #15
    5bcc:	22ff      	movs	r2, #255	; 0xff
    5bce:	e7ed      	b.n	5bac <__aeabi_fdiv+0x108>
    5bd0:	2200      	movs	r2, #0
    5bd2:	2600      	movs	r6, #0
    5bd4:	e7ea      	b.n	5bac <__aeabi_fdiv+0x108>
    5bd6:	2080      	movs	r0, #128	; 0x80
    5bd8:	03c0      	lsls	r0, r0, #15
    5bda:	4206      	tst	r6, r0
    5bdc:	d03b      	beq.n	5c56 <__aeabi_fdiv+0x1b2>
    5bde:	4204      	tst	r4, r0
    5be0:	d139      	bne.n	5c56 <__aeabi_fdiv+0x1b2>
    5be2:	1c06      	adds	r6, r0, #0
    5be4:	4326      	orrs	r6, r4
    5be6:	0276      	lsls	r6, r6, #9
    5be8:	0a76      	lsrs	r6, r6, #9
    5bea:	9b00      	ldr	r3, [sp, #0]
    5bec:	22ff      	movs	r2, #255	; 0xff
    5bee:	e7dd      	b.n	5bac <__aeabi_fdiv+0x108>
    5bf0:	1a28      	subs	r0, r5, r0
    5bf2:	9003      	str	r0, [sp, #12]
    5bf4:	0176      	lsls	r6, r6, #5
    5bf6:	0164      	lsls	r4, r4, #5
    5bf8:	42a6      	cmp	r6, r4
    5bfa:	d339      	bcc.n	5c70 <__aeabi_fdiv+0x1cc>
    5bfc:	1b36      	subs	r6, r6, r4
    5bfe:	221a      	movs	r2, #26
    5c00:	2301      	movs	r3, #1
    5c02:	2001      	movs	r0, #1
    5c04:	1c31      	adds	r1, r6, #0
    5c06:	005b      	lsls	r3, r3, #1
    5c08:	0076      	lsls	r6, r6, #1
    5c0a:	2900      	cmp	r1, #0
    5c0c:	db01      	blt.n	5c12 <__aeabi_fdiv+0x16e>
    5c0e:	42b4      	cmp	r4, r6
    5c10:	d801      	bhi.n	5c16 <__aeabi_fdiv+0x172>
    5c12:	1b36      	subs	r6, r6, r4
    5c14:	4303      	orrs	r3, r0
    5c16:	3a01      	subs	r2, #1
    5c18:	2a00      	cmp	r2, #0
    5c1a:	dcf3      	bgt.n	5c04 <__aeabi_fdiv+0x160>
    5c1c:	1e74      	subs	r4, r6, #1
    5c1e:	41a6      	sbcs	r6, r4
    5c20:	1c34      	adds	r4, r6, #0
    5c22:	431c      	orrs	r4, r3
    5c24:	9a03      	ldr	r2, [sp, #12]
    5c26:	327f      	adds	r2, #127	; 0x7f
    5c28:	2a00      	cmp	r2, #0
    5c2a:	dd27      	ble.n	5c7c <__aeabi_fdiv+0x1d8>
    5c2c:	0763      	lsls	r3, r4, #29
    5c2e:	d004      	beq.n	5c3a <__aeabi_fdiv+0x196>
    5c30:	230f      	movs	r3, #15
    5c32:	4023      	ands	r3, r4
    5c34:	2b04      	cmp	r3, #4
    5c36:	d000      	beq.n	5c3a <__aeabi_fdiv+0x196>
    5c38:	3404      	adds	r4, #4
    5c3a:	0127      	lsls	r7, r4, #4
    5c3c:	d503      	bpl.n	5c46 <__aeabi_fdiv+0x1a2>
    5c3e:	4b2b      	ldr	r3, [pc, #172]	; (5cec <__aeabi_fdiv+0x248>)
    5c40:	9a03      	ldr	r2, [sp, #12]
    5c42:	401c      	ands	r4, r3
    5c44:	3280      	adds	r2, #128	; 0x80
    5c46:	2afe      	cmp	r2, #254	; 0xfe
    5c48:	dd0b      	ble.n	5c62 <__aeabi_fdiv+0x1be>
    5c4a:	2301      	movs	r3, #1
    5c4c:	4661      	mov	r1, ip
    5c4e:	400b      	ands	r3, r1
    5c50:	22ff      	movs	r2, #255	; 0xff
    5c52:	2600      	movs	r6, #0
    5c54:	e7aa      	b.n	5bac <__aeabi_fdiv+0x108>
    5c56:	4306      	orrs	r6, r0
    5c58:	0276      	lsls	r6, r6, #9
    5c5a:	0a76      	lsrs	r6, r6, #9
    5c5c:	4643      	mov	r3, r8
    5c5e:	22ff      	movs	r2, #255	; 0xff
    5c60:	e7a4      	b.n	5bac <__aeabi_fdiv+0x108>
    5c62:	01a4      	lsls	r4, r4, #6
    5c64:	2301      	movs	r3, #1
    5c66:	4667      	mov	r7, ip
    5c68:	0a66      	lsrs	r6, r4, #9
    5c6a:	b2d2      	uxtb	r2, r2
    5c6c:	403b      	ands	r3, r7
    5c6e:	e79d      	b.n	5bac <__aeabi_fdiv+0x108>
    5c70:	9f03      	ldr	r7, [sp, #12]
    5c72:	221b      	movs	r2, #27
    5c74:	3f01      	subs	r7, #1
    5c76:	9703      	str	r7, [sp, #12]
    5c78:	2300      	movs	r3, #0
    5c7a:	e7c2      	b.n	5c02 <__aeabi_fdiv+0x15e>
    5c7c:	237e      	movs	r3, #126	; 0x7e
    5c7e:	9f03      	ldr	r7, [sp, #12]
    5c80:	425b      	negs	r3, r3
    5c82:	1bdb      	subs	r3, r3, r7
    5c84:	2b1b      	cmp	r3, #27
    5c86:	dd07      	ble.n	5c98 <__aeabi_fdiv+0x1f4>
    5c88:	2301      	movs	r3, #1
    5c8a:	4661      	mov	r1, ip
    5c8c:	400b      	ands	r3, r1
    5c8e:	2200      	movs	r2, #0
    5c90:	2600      	movs	r6, #0
    5c92:	e78b      	b.n	5bac <__aeabi_fdiv+0x108>
    5c94:	46d4      	mov	ip, sl
    5c96:	e7c5      	b.n	5c24 <__aeabi_fdiv+0x180>
    5c98:	1c22      	adds	r2, r4, #0
    5c9a:	40da      	lsrs	r2, r3
    5c9c:	9b03      	ldr	r3, [sp, #12]
    5c9e:	339e      	adds	r3, #158	; 0x9e
    5ca0:	409c      	lsls	r4, r3
    5ca2:	1c23      	adds	r3, r4, #0
    5ca4:	1e5c      	subs	r4, r3, #1
    5ca6:	41a3      	sbcs	r3, r4
    5ca8:	4313      	orrs	r3, r2
    5caa:	075a      	lsls	r2, r3, #29
    5cac:	d004      	beq.n	5cb8 <__aeabi_fdiv+0x214>
    5cae:	220f      	movs	r2, #15
    5cb0:	401a      	ands	r2, r3
    5cb2:	2a04      	cmp	r2, #4
    5cb4:	d000      	beq.n	5cb8 <__aeabi_fdiv+0x214>
    5cb6:	3304      	adds	r3, #4
    5cb8:	015f      	lsls	r7, r3, #5
    5cba:	d505      	bpl.n	5cc8 <__aeabi_fdiv+0x224>
    5cbc:	2301      	movs	r3, #1
    5cbe:	4661      	mov	r1, ip
    5cc0:	400b      	ands	r3, r1
    5cc2:	2201      	movs	r2, #1
    5cc4:	2600      	movs	r6, #0
    5cc6:	e771      	b.n	5bac <__aeabi_fdiv+0x108>
    5cc8:	019e      	lsls	r6, r3, #6
    5cca:	4662      	mov	r2, ip
    5ccc:	2301      	movs	r3, #1
    5cce:	4013      	ands	r3, r2
    5cd0:	0a76      	lsrs	r6, r6, #9
    5cd2:	2200      	movs	r2, #0
    5cd4:	e76a      	b.n	5bac <__aeabi_fdiv+0x108>
    5cd6:	2680      	movs	r6, #128	; 0x80
    5cd8:	03f6      	lsls	r6, r6, #15
    5cda:	4326      	orrs	r6, r4
    5cdc:	0276      	lsls	r6, r6, #9
    5cde:	0a76      	lsrs	r6, r6, #9
    5ce0:	4653      	mov	r3, sl
    5ce2:	22ff      	movs	r2, #255	; 0xff
    5ce4:	e762      	b.n	5bac <__aeabi_fdiv+0x108>
    5ce6:	46c0      	nop			; (mov r8, r8)
    5ce8:	000087e4 	.word	0x000087e4
    5cec:	f7ffffff 	.word	0xf7ffffff

00005cf0 <__eqsf2>:
    5cf0:	024a      	lsls	r2, r1, #9
    5cf2:	0243      	lsls	r3, r0, #9
    5cf4:	b570      	push	{r4, r5, r6, lr}
    5cf6:	0a5c      	lsrs	r4, r3, #9
    5cf8:	0a55      	lsrs	r5, r2, #9
    5cfa:	0043      	lsls	r3, r0, #1
    5cfc:	004a      	lsls	r2, r1, #1
    5cfe:	0e1b      	lsrs	r3, r3, #24
    5d00:	0fc6      	lsrs	r6, r0, #31
    5d02:	0e12      	lsrs	r2, r2, #24
    5d04:	0fc9      	lsrs	r1, r1, #31
    5d06:	2bff      	cmp	r3, #255	; 0xff
    5d08:	d005      	beq.n	5d16 <__eqsf2+0x26>
    5d0a:	2aff      	cmp	r2, #255	; 0xff
    5d0c:	d008      	beq.n	5d20 <__eqsf2+0x30>
    5d0e:	2001      	movs	r0, #1
    5d10:	4293      	cmp	r3, r2
    5d12:	d00b      	beq.n	5d2c <__eqsf2+0x3c>
    5d14:	bd70      	pop	{r4, r5, r6, pc}
    5d16:	2001      	movs	r0, #1
    5d18:	2c00      	cmp	r4, #0
    5d1a:	d1fb      	bne.n	5d14 <__eqsf2+0x24>
    5d1c:	2aff      	cmp	r2, #255	; 0xff
    5d1e:	d1f6      	bne.n	5d0e <__eqsf2+0x1e>
    5d20:	2001      	movs	r0, #1
    5d22:	2d00      	cmp	r5, #0
    5d24:	d1f6      	bne.n	5d14 <__eqsf2+0x24>
    5d26:	2001      	movs	r0, #1
    5d28:	4293      	cmp	r3, r2
    5d2a:	d1f3      	bne.n	5d14 <__eqsf2+0x24>
    5d2c:	42ac      	cmp	r4, r5
    5d2e:	d1f1      	bne.n	5d14 <__eqsf2+0x24>
    5d30:	428e      	cmp	r6, r1
    5d32:	d005      	beq.n	5d40 <__eqsf2+0x50>
    5d34:	2b00      	cmp	r3, #0
    5d36:	d1ed      	bne.n	5d14 <__eqsf2+0x24>
    5d38:	1c20      	adds	r0, r4, #0
    5d3a:	1e44      	subs	r4, r0, #1
    5d3c:	41a0      	sbcs	r0, r4
    5d3e:	e7e9      	b.n	5d14 <__eqsf2+0x24>
    5d40:	2000      	movs	r0, #0
    5d42:	e7e7      	b.n	5d14 <__eqsf2+0x24>

00005d44 <__gesf2>:
    5d44:	024a      	lsls	r2, r1, #9
    5d46:	0243      	lsls	r3, r0, #9
    5d48:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d4a:	0a5c      	lsrs	r4, r3, #9
    5d4c:	0a55      	lsrs	r5, r2, #9
    5d4e:	0043      	lsls	r3, r0, #1
    5d50:	004a      	lsls	r2, r1, #1
    5d52:	0e1b      	lsrs	r3, r3, #24
    5d54:	0fc6      	lsrs	r6, r0, #31
    5d56:	0e12      	lsrs	r2, r2, #24
    5d58:	0fc9      	lsrs	r1, r1, #31
    5d5a:	2bff      	cmp	r3, #255	; 0xff
    5d5c:	d031      	beq.n	5dc2 <__gesf2+0x7e>
    5d5e:	2aff      	cmp	r2, #255	; 0xff
    5d60:	d034      	beq.n	5dcc <__gesf2+0x88>
    5d62:	2b00      	cmp	r3, #0
    5d64:	d116      	bne.n	5d94 <__gesf2+0x50>
    5d66:	4260      	negs	r0, r4
    5d68:	4160      	adcs	r0, r4
    5d6a:	4684      	mov	ip, r0
    5d6c:	2a00      	cmp	r2, #0
    5d6e:	d014      	beq.n	5d9a <__gesf2+0x56>
    5d70:	2800      	cmp	r0, #0
    5d72:	d120      	bne.n	5db6 <__gesf2+0x72>
    5d74:	428e      	cmp	r6, r1
    5d76:	d117      	bne.n	5da8 <__gesf2+0x64>
    5d78:	4293      	cmp	r3, r2
    5d7a:	dc15      	bgt.n	5da8 <__gesf2+0x64>
    5d7c:	db04      	blt.n	5d88 <__gesf2+0x44>
    5d7e:	42ac      	cmp	r4, r5
    5d80:	d812      	bhi.n	5da8 <__gesf2+0x64>
    5d82:	2000      	movs	r0, #0
    5d84:	42ac      	cmp	r4, r5
    5d86:	d212      	bcs.n	5dae <__gesf2+0x6a>
    5d88:	4270      	negs	r0, r6
    5d8a:	4170      	adcs	r0, r6
    5d8c:	4240      	negs	r0, r0
    5d8e:	2301      	movs	r3, #1
    5d90:	4318      	orrs	r0, r3
    5d92:	e00c      	b.n	5dae <__gesf2+0x6a>
    5d94:	2a00      	cmp	r2, #0
    5d96:	d1ed      	bne.n	5d74 <__gesf2+0x30>
    5d98:	4694      	mov	ip, r2
    5d9a:	426f      	negs	r7, r5
    5d9c:	416f      	adcs	r7, r5
    5d9e:	4660      	mov	r0, ip
    5da0:	2800      	cmp	r0, #0
    5da2:	d105      	bne.n	5db0 <__gesf2+0x6c>
    5da4:	2f00      	cmp	r7, #0
    5da6:	d0e5      	beq.n	5d74 <__gesf2+0x30>
    5da8:	4270      	negs	r0, r6
    5daa:	2301      	movs	r3, #1
    5dac:	4318      	orrs	r0, r3
    5dae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5db0:	2000      	movs	r0, #0
    5db2:	2f00      	cmp	r7, #0
    5db4:	d1fb      	bne.n	5dae <__gesf2+0x6a>
    5db6:	4248      	negs	r0, r1
    5db8:	4148      	adcs	r0, r1
    5dba:	4240      	negs	r0, r0
    5dbc:	2301      	movs	r3, #1
    5dbe:	4318      	orrs	r0, r3
    5dc0:	e7f5      	b.n	5dae <__gesf2+0x6a>
    5dc2:	2c00      	cmp	r4, #0
    5dc4:	d0cb      	beq.n	5d5e <__gesf2+0x1a>
    5dc6:	2002      	movs	r0, #2
    5dc8:	4240      	negs	r0, r0
    5dca:	e7f0      	b.n	5dae <__gesf2+0x6a>
    5dcc:	2d00      	cmp	r5, #0
    5dce:	d0c8      	beq.n	5d62 <__gesf2+0x1e>
    5dd0:	e7f9      	b.n	5dc6 <__gesf2+0x82>
    5dd2:	46c0      	nop			; (mov r8, r8)

00005dd4 <__lesf2>:
    5dd4:	024a      	lsls	r2, r1, #9
    5dd6:	0243      	lsls	r3, r0, #9
    5dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5dda:	0a5c      	lsrs	r4, r3, #9
    5ddc:	0a55      	lsrs	r5, r2, #9
    5dde:	0043      	lsls	r3, r0, #1
    5de0:	004a      	lsls	r2, r1, #1
    5de2:	0e1b      	lsrs	r3, r3, #24
    5de4:	0fc6      	lsrs	r6, r0, #31
    5de6:	0e12      	lsrs	r2, r2, #24
    5de8:	0fc9      	lsrs	r1, r1, #31
    5dea:	2bff      	cmp	r3, #255	; 0xff
    5dec:	d027      	beq.n	5e3e <__lesf2+0x6a>
    5dee:	2aff      	cmp	r2, #255	; 0xff
    5df0:	d029      	beq.n	5e46 <__lesf2+0x72>
    5df2:	2b00      	cmp	r3, #0
    5df4:	d010      	beq.n	5e18 <__lesf2+0x44>
    5df6:	2a00      	cmp	r2, #0
    5df8:	d115      	bne.n	5e26 <__lesf2+0x52>
    5dfa:	4694      	mov	ip, r2
    5dfc:	426f      	negs	r7, r5
    5dfe:	416f      	adcs	r7, r5
    5e00:	4660      	mov	r0, ip
    5e02:	2800      	cmp	r0, #0
    5e04:	d015      	beq.n	5e32 <__lesf2+0x5e>
    5e06:	2000      	movs	r0, #0
    5e08:	2f00      	cmp	r7, #0
    5e0a:	d104      	bne.n	5e16 <__lesf2+0x42>
    5e0c:	4248      	negs	r0, r1
    5e0e:	4148      	adcs	r0, r1
    5e10:	4240      	negs	r0, r0
    5e12:	2301      	movs	r3, #1
    5e14:	4318      	orrs	r0, r3
    5e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e18:	4260      	negs	r0, r4
    5e1a:	4160      	adcs	r0, r4
    5e1c:	4684      	mov	ip, r0
    5e1e:	2a00      	cmp	r2, #0
    5e20:	d0ec      	beq.n	5dfc <__lesf2+0x28>
    5e22:	2800      	cmp	r0, #0
    5e24:	d1f2      	bne.n	5e0c <__lesf2+0x38>
    5e26:	428e      	cmp	r6, r1
    5e28:	d011      	beq.n	5e4e <__lesf2+0x7a>
    5e2a:	4270      	negs	r0, r6
    5e2c:	2301      	movs	r3, #1
    5e2e:	4318      	orrs	r0, r3
    5e30:	e7f1      	b.n	5e16 <__lesf2+0x42>
    5e32:	2f00      	cmp	r7, #0
    5e34:	d0f7      	beq.n	5e26 <__lesf2+0x52>
    5e36:	4270      	negs	r0, r6
    5e38:	2301      	movs	r3, #1
    5e3a:	4318      	orrs	r0, r3
    5e3c:	e7eb      	b.n	5e16 <__lesf2+0x42>
    5e3e:	2002      	movs	r0, #2
    5e40:	2c00      	cmp	r4, #0
    5e42:	d1e8      	bne.n	5e16 <__lesf2+0x42>
    5e44:	e7d3      	b.n	5dee <__lesf2+0x1a>
    5e46:	2002      	movs	r0, #2
    5e48:	2d00      	cmp	r5, #0
    5e4a:	d1e4      	bne.n	5e16 <__lesf2+0x42>
    5e4c:	e7d1      	b.n	5df2 <__lesf2+0x1e>
    5e4e:	4293      	cmp	r3, r2
    5e50:	dceb      	bgt.n	5e2a <__lesf2+0x56>
    5e52:	db04      	blt.n	5e5e <__lesf2+0x8a>
    5e54:	42ac      	cmp	r4, r5
    5e56:	d8e8      	bhi.n	5e2a <__lesf2+0x56>
    5e58:	2000      	movs	r0, #0
    5e5a:	42ac      	cmp	r4, r5
    5e5c:	d2db      	bcs.n	5e16 <__lesf2+0x42>
    5e5e:	4270      	negs	r0, r6
    5e60:	4170      	adcs	r0, r6
    5e62:	4240      	negs	r0, r0
    5e64:	2301      	movs	r3, #1
    5e66:	4318      	orrs	r0, r3
    5e68:	e7d5      	b.n	5e16 <__lesf2+0x42>
    5e6a:	46c0      	nop			; (mov r8, r8)

00005e6c <__aeabi_fmul>:
    5e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e6e:	465f      	mov	r7, fp
    5e70:	4656      	mov	r6, sl
    5e72:	464d      	mov	r5, r9
    5e74:	4644      	mov	r4, r8
    5e76:	b4f0      	push	{r4, r5, r6, r7}
    5e78:	0244      	lsls	r4, r0, #9
    5e7a:	0046      	lsls	r6, r0, #1
    5e7c:	b083      	sub	sp, #12
    5e7e:	1c0f      	adds	r7, r1, #0
    5e80:	0a64      	lsrs	r4, r4, #9
    5e82:	0e36      	lsrs	r6, r6, #24
    5e84:	0fc5      	lsrs	r5, r0, #31
    5e86:	2e00      	cmp	r6, #0
    5e88:	d041      	beq.n	5f0e <__aeabi_fmul+0xa2>
    5e8a:	2eff      	cmp	r6, #255	; 0xff
    5e8c:	d022      	beq.n	5ed4 <__aeabi_fmul+0x68>
    5e8e:	2380      	movs	r3, #128	; 0x80
    5e90:	041b      	lsls	r3, r3, #16
    5e92:	2000      	movs	r0, #0
    5e94:	431c      	orrs	r4, r3
    5e96:	00e4      	lsls	r4, r4, #3
    5e98:	3e7f      	subs	r6, #127	; 0x7f
    5e9a:	4682      	mov	sl, r0
    5e9c:	4680      	mov	r8, r0
    5e9e:	1c39      	adds	r1, r7, #0
    5ea0:	004b      	lsls	r3, r1, #1
    5ea2:	027f      	lsls	r7, r7, #9
    5ea4:	0fc9      	lsrs	r1, r1, #31
    5ea6:	0a7f      	lsrs	r7, r7, #9
    5ea8:	0e1b      	lsrs	r3, r3, #24
    5eaa:	468b      	mov	fp, r1
    5eac:	d03b      	beq.n	5f26 <__aeabi_fmul+0xba>
    5eae:	2bff      	cmp	r3, #255	; 0xff
    5eb0:	d034      	beq.n	5f1c <__aeabi_fmul+0xb0>
    5eb2:	2280      	movs	r2, #128	; 0x80
    5eb4:	0412      	lsls	r2, r2, #16
    5eb6:	4317      	orrs	r7, r2
    5eb8:	00ff      	lsls	r7, r7, #3
    5eba:	3b7f      	subs	r3, #127	; 0x7f
    5ebc:	2100      	movs	r1, #0
    5ebe:	465a      	mov	r2, fp
    5ec0:	406a      	eors	r2, r5
    5ec2:	9201      	str	r2, [sp, #4]
    5ec4:	4652      	mov	r2, sl
    5ec6:	430a      	orrs	r2, r1
    5ec8:	2a0f      	cmp	r2, #15
    5eca:	d863      	bhi.n	5f94 <__aeabi_fmul+0x128>
    5ecc:	487a      	ldr	r0, [pc, #488]	; (60b8 <__aeabi_fmul+0x24c>)
    5ece:	0092      	lsls	r2, r2, #2
    5ed0:	5882      	ldr	r2, [r0, r2]
    5ed2:	4697      	mov	pc, r2
    5ed4:	2c00      	cmp	r4, #0
    5ed6:	d13f      	bne.n	5f58 <__aeabi_fmul+0xec>
    5ed8:	2208      	movs	r2, #8
    5eda:	2302      	movs	r3, #2
    5edc:	4692      	mov	sl, r2
    5ede:	4698      	mov	r8, r3
    5ee0:	e7dd      	b.n	5e9e <__aeabi_fmul+0x32>
    5ee2:	9501      	str	r5, [sp, #4]
    5ee4:	4640      	mov	r0, r8
    5ee6:	2802      	cmp	r0, #2
    5ee8:	d12a      	bne.n	5f40 <__aeabi_fmul+0xd4>
    5eea:	9a01      	ldr	r2, [sp, #4]
    5eec:	2501      	movs	r5, #1
    5eee:	4015      	ands	r5, r2
    5ef0:	23ff      	movs	r3, #255	; 0xff
    5ef2:	2400      	movs	r4, #0
    5ef4:	0264      	lsls	r4, r4, #9
    5ef6:	05db      	lsls	r3, r3, #23
    5ef8:	0a60      	lsrs	r0, r4, #9
    5efa:	07ed      	lsls	r5, r5, #31
    5efc:	4318      	orrs	r0, r3
    5efe:	4328      	orrs	r0, r5
    5f00:	b003      	add	sp, #12
    5f02:	bc3c      	pop	{r2, r3, r4, r5}
    5f04:	4690      	mov	r8, r2
    5f06:	4699      	mov	r9, r3
    5f08:	46a2      	mov	sl, r4
    5f0a:	46ab      	mov	fp, r5
    5f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f0e:	2c00      	cmp	r4, #0
    5f10:	d127      	bne.n	5f62 <__aeabi_fmul+0xf6>
    5f12:	2004      	movs	r0, #4
    5f14:	2201      	movs	r2, #1
    5f16:	4682      	mov	sl, r0
    5f18:	4690      	mov	r8, r2
    5f1a:	e7c0      	b.n	5e9e <__aeabi_fmul+0x32>
    5f1c:	1c39      	adds	r1, r7, #0
    5f1e:	1e4a      	subs	r2, r1, #1
    5f20:	4191      	sbcs	r1, r2
    5f22:	3102      	adds	r1, #2
    5f24:	e7cb      	b.n	5ebe <__aeabi_fmul+0x52>
    5f26:	2101      	movs	r1, #1
    5f28:	2f00      	cmp	r7, #0
    5f2a:	d0c8      	beq.n	5ebe <__aeabi_fmul+0x52>
    5f2c:	1c38      	adds	r0, r7, #0
    5f2e:	f002 f9dd 	bl	82ec <__clzsi2>
    5f32:	1f43      	subs	r3, r0, #5
    5f34:	409f      	lsls	r7, r3
    5f36:	2376      	movs	r3, #118	; 0x76
    5f38:	425b      	negs	r3, r3
    5f3a:	1a1b      	subs	r3, r3, r0
    5f3c:	2100      	movs	r1, #0
    5f3e:	e7be      	b.n	5ebe <__aeabi_fmul+0x52>
    5f40:	2803      	cmp	r0, #3
    5f42:	d100      	bne.n	5f46 <__aeabi_fmul+0xda>
    5f44:	e0ae      	b.n	60a4 <__aeabi_fmul+0x238>
    5f46:	2801      	cmp	r0, #1
    5f48:	d14f      	bne.n	5fea <__aeabi_fmul+0x17e>
    5f4a:	9801      	ldr	r0, [sp, #4]
    5f4c:	4642      	mov	r2, r8
    5f4e:	4010      	ands	r0, r2
    5f50:	b2c5      	uxtb	r5, r0
    5f52:	2300      	movs	r3, #0
    5f54:	2400      	movs	r4, #0
    5f56:	e7cd      	b.n	5ef4 <__aeabi_fmul+0x88>
    5f58:	230c      	movs	r3, #12
    5f5a:	2003      	movs	r0, #3
    5f5c:	469a      	mov	sl, r3
    5f5e:	4680      	mov	r8, r0
    5f60:	e79d      	b.n	5e9e <__aeabi_fmul+0x32>
    5f62:	1c20      	adds	r0, r4, #0
    5f64:	f002 f9c2 	bl	82ec <__clzsi2>
    5f68:	2676      	movs	r6, #118	; 0x76
    5f6a:	1f43      	subs	r3, r0, #5
    5f6c:	409c      	lsls	r4, r3
    5f6e:	4276      	negs	r6, r6
    5f70:	2300      	movs	r3, #0
    5f72:	1a36      	subs	r6, r6, r0
    5f74:	469a      	mov	sl, r3
    5f76:	4698      	mov	r8, r3
    5f78:	e791      	b.n	5e9e <__aeabi_fmul+0x32>
    5f7a:	2480      	movs	r4, #128	; 0x80
    5f7c:	2500      	movs	r5, #0
    5f7e:	03e4      	lsls	r4, r4, #15
    5f80:	23ff      	movs	r3, #255	; 0xff
    5f82:	e7b7      	b.n	5ef4 <__aeabi_fmul+0x88>
    5f84:	465b      	mov	r3, fp
    5f86:	1c3c      	adds	r4, r7, #0
    5f88:	9301      	str	r3, [sp, #4]
    5f8a:	4688      	mov	r8, r1
    5f8c:	e7aa      	b.n	5ee4 <__aeabi_fmul+0x78>
    5f8e:	1c3c      	adds	r4, r7, #0
    5f90:	4688      	mov	r8, r1
    5f92:	e7a7      	b.n	5ee4 <__aeabi_fmul+0x78>
    5f94:	0c25      	lsrs	r5, r4, #16
    5f96:	0424      	lsls	r4, r4, #16
    5f98:	0c3a      	lsrs	r2, r7, #16
    5f9a:	0c24      	lsrs	r4, r4, #16
    5f9c:	043f      	lsls	r7, r7, #16
    5f9e:	18f6      	adds	r6, r6, r3
    5fa0:	0c3f      	lsrs	r7, r7, #16
    5fa2:	1c21      	adds	r1, r4, #0
    5fa4:	1c23      	adds	r3, r4, #0
    5fa6:	4379      	muls	r1, r7
    5fa8:	4353      	muls	r3, r2
    5faa:	436f      	muls	r7, r5
    5fac:	4355      	muls	r5, r2
    5fae:	18fb      	adds	r3, r7, r3
    5fb0:	0c0a      	lsrs	r2, r1, #16
    5fb2:	189b      	adds	r3, r3, r2
    5fb4:	46b1      	mov	r9, r6
    5fb6:	429f      	cmp	r7, r3
    5fb8:	d902      	bls.n	5fc0 <__aeabi_fmul+0x154>
    5fba:	2280      	movs	r2, #128	; 0x80
    5fbc:	0252      	lsls	r2, r2, #9
    5fbe:	18ad      	adds	r5, r5, r2
    5fc0:	0409      	lsls	r1, r1, #16
    5fc2:	041a      	lsls	r2, r3, #16
    5fc4:	0c09      	lsrs	r1, r1, #16
    5fc6:	1852      	adds	r2, r2, r1
    5fc8:	0194      	lsls	r4, r2, #6
    5fca:	0c1b      	lsrs	r3, r3, #16
    5fcc:	1e61      	subs	r1, r4, #1
    5fce:	418c      	sbcs	r4, r1
    5fd0:	0e92      	lsrs	r2, r2, #26
    5fd2:	18ed      	adds	r5, r5, r3
    5fd4:	4314      	orrs	r4, r2
    5fd6:	01ad      	lsls	r5, r5, #6
    5fd8:	432c      	orrs	r4, r5
    5fda:	0123      	lsls	r3, r4, #4
    5fdc:	d505      	bpl.n	5fea <__aeabi_fmul+0x17e>
    5fde:	2201      	movs	r2, #1
    5fe0:	0863      	lsrs	r3, r4, #1
    5fe2:	2001      	movs	r0, #1
    5fe4:	4014      	ands	r4, r2
    5fe6:	4481      	add	r9, r0
    5fe8:	431c      	orrs	r4, r3
    5fea:	464b      	mov	r3, r9
    5fec:	337f      	adds	r3, #127	; 0x7f
    5fee:	2b00      	cmp	r3, #0
    5ff0:	dd2d      	ble.n	604e <__aeabi_fmul+0x1e2>
    5ff2:	0760      	lsls	r0, r4, #29
    5ff4:	d004      	beq.n	6000 <__aeabi_fmul+0x194>
    5ff6:	220f      	movs	r2, #15
    5ff8:	4022      	ands	r2, r4
    5ffa:	2a04      	cmp	r2, #4
    5ffc:	d000      	beq.n	6000 <__aeabi_fmul+0x194>
    5ffe:	3404      	adds	r4, #4
    6000:	0122      	lsls	r2, r4, #4
    6002:	d503      	bpl.n	600c <__aeabi_fmul+0x1a0>
    6004:	4b2d      	ldr	r3, [pc, #180]	; (60bc <__aeabi_fmul+0x250>)
    6006:	401c      	ands	r4, r3
    6008:	464b      	mov	r3, r9
    600a:	3380      	adds	r3, #128	; 0x80
    600c:	2bfe      	cmp	r3, #254	; 0xfe
    600e:	dd17      	ble.n	6040 <__aeabi_fmul+0x1d4>
    6010:	9b01      	ldr	r3, [sp, #4]
    6012:	2501      	movs	r5, #1
    6014:	401d      	ands	r5, r3
    6016:	2400      	movs	r4, #0
    6018:	23ff      	movs	r3, #255	; 0xff
    601a:	e76b      	b.n	5ef4 <__aeabi_fmul+0x88>
    601c:	2080      	movs	r0, #128	; 0x80
    601e:	03c0      	lsls	r0, r0, #15
    6020:	4204      	tst	r4, r0
    6022:	d008      	beq.n	6036 <__aeabi_fmul+0x1ca>
    6024:	4207      	tst	r7, r0
    6026:	d106      	bne.n	6036 <__aeabi_fmul+0x1ca>
    6028:	1c04      	adds	r4, r0, #0
    602a:	433c      	orrs	r4, r7
    602c:	0264      	lsls	r4, r4, #9
    602e:	0a64      	lsrs	r4, r4, #9
    6030:	465d      	mov	r5, fp
    6032:	23ff      	movs	r3, #255	; 0xff
    6034:	e75e      	b.n	5ef4 <__aeabi_fmul+0x88>
    6036:	4304      	orrs	r4, r0
    6038:	0264      	lsls	r4, r4, #9
    603a:	0a64      	lsrs	r4, r4, #9
    603c:	23ff      	movs	r3, #255	; 0xff
    603e:	e759      	b.n	5ef4 <__aeabi_fmul+0x88>
    6040:	9801      	ldr	r0, [sp, #4]
    6042:	01a4      	lsls	r4, r4, #6
    6044:	2501      	movs	r5, #1
    6046:	0a64      	lsrs	r4, r4, #9
    6048:	b2db      	uxtb	r3, r3
    604a:	4005      	ands	r5, r0
    604c:	e752      	b.n	5ef4 <__aeabi_fmul+0x88>
    604e:	237e      	movs	r3, #126	; 0x7e
    6050:	425b      	negs	r3, r3
    6052:	464a      	mov	r2, r9
    6054:	1a9b      	subs	r3, r3, r2
    6056:	2b1b      	cmp	r3, #27
    6058:	dd05      	ble.n	6066 <__aeabi_fmul+0x1fa>
    605a:	9b01      	ldr	r3, [sp, #4]
    605c:	2501      	movs	r5, #1
    605e:	401d      	ands	r5, r3
    6060:	2400      	movs	r4, #0
    6062:	2300      	movs	r3, #0
    6064:	e746      	b.n	5ef4 <__aeabi_fmul+0x88>
    6066:	1c22      	adds	r2, r4, #0
    6068:	40da      	lsrs	r2, r3
    606a:	464b      	mov	r3, r9
    606c:	339e      	adds	r3, #158	; 0x9e
    606e:	409c      	lsls	r4, r3
    6070:	1c23      	adds	r3, r4, #0
    6072:	1e5c      	subs	r4, r3, #1
    6074:	41a3      	sbcs	r3, r4
    6076:	4313      	orrs	r3, r2
    6078:	0758      	lsls	r0, r3, #29
    607a:	d004      	beq.n	6086 <__aeabi_fmul+0x21a>
    607c:	220f      	movs	r2, #15
    607e:	401a      	ands	r2, r3
    6080:	2a04      	cmp	r2, #4
    6082:	d000      	beq.n	6086 <__aeabi_fmul+0x21a>
    6084:	3304      	adds	r3, #4
    6086:	015a      	lsls	r2, r3, #5
    6088:	d505      	bpl.n	6096 <__aeabi_fmul+0x22a>
    608a:	9b01      	ldr	r3, [sp, #4]
    608c:	2501      	movs	r5, #1
    608e:	401d      	ands	r5, r3
    6090:	2400      	movs	r4, #0
    6092:	2301      	movs	r3, #1
    6094:	e72e      	b.n	5ef4 <__aeabi_fmul+0x88>
    6096:	9801      	ldr	r0, [sp, #4]
    6098:	019c      	lsls	r4, r3, #6
    609a:	2501      	movs	r5, #1
    609c:	0a64      	lsrs	r4, r4, #9
    609e:	4005      	ands	r5, r0
    60a0:	2300      	movs	r3, #0
    60a2:	e727      	b.n	5ef4 <__aeabi_fmul+0x88>
    60a4:	2780      	movs	r7, #128	; 0x80
    60a6:	03ff      	lsls	r7, r7, #15
    60a8:	9b01      	ldr	r3, [sp, #4]
    60aa:	433c      	orrs	r4, r7
    60ac:	0264      	lsls	r4, r4, #9
    60ae:	2501      	movs	r5, #1
    60b0:	401d      	ands	r5, r3
    60b2:	0a64      	lsrs	r4, r4, #9
    60b4:	23ff      	movs	r3, #255	; 0xff
    60b6:	e71d      	b.n	5ef4 <__aeabi_fmul+0x88>
    60b8:	00008824 	.word	0x00008824
    60bc:	f7ffffff 	.word	0xf7ffffff

000060c0 <__aeabi_fsub>:
    60c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    60c2:	0fc2      	lsrs	r2, r0, #31
    60c4:	0243      	lsls	r3, r0, #9
    60c6:	0044      	lsls	r4, r0, #1
    60c8:	024d      	lsls	r5, r1, #9
    60ca:	0048      	lsls	r0, r1, #1
    60cc:	0e24      	lsrs	r4, r4, #24
    60ce:	1c16      	adds	r6, r2, #0
    60d0:	099b      	lsrs	r3, r3, #6
    60d2:	0e00      	lsrs	r0, r0, #24
    60d4:	0fc9      	lsrs	r1, r1, #31
    60d6:	09ad      	lsrs	r5, r5, #6
    60d8:	28ff      	cmp	r0, #255	; 0xff
    60da:	d100      	bne.n	60de <__aeabi_fsub+0x1e>
    60dc:	e083      	b.n	61e6 <__aeabi_fsub+0x126>
    60de:	2701      	movs	r7, #1
    60e0:	4079      	eors	r1, r7
    60e2:	428a      	cmp	r2, r1
    60e4:	d05c      	beq.n	61a0 <__aeabi_fsub+0xe0>
    60e6:	1a22      	subs	r2, r4, r0
    60e8:	2a00      	cmp	r2, #0
    60ea:	dc00      	bgt.n	60ee <__aeabi_fsub+0x2e>
    60ec:	e08e      	b.n	620c <__aeabi_fsub+0x14c>
    60ee:	2800      	cmp	r0, #0
    60f0:	d11e      	bne.n	6130 <__aeabi_fsub+0x70>
    60f2:	2d00      	cmp	r5, #0
    60f4:	d000      	beq.n	60f8 <__aeabi_fsub+0x38>
    60f6:	e07a      	b.n	61ee <__aeabi_fsub+0x12e>
    60f8:	0758      	lsls	r0, r3, #29
    60fa:	d004      	beq.n	6106 <__aeabi_fsub+0x46>
    60fc:	220f      	movs	r2, #15
    60fe:	401a      	ands	r2, r3
    6100:	2a04      	cmp	r2, #4
    6102:	d000      	beq.n	6106 <__aeabi_fsub+0x46>
    6104:	3304      	adds	r3, #4
    6106:	2180      	movs	r1, #128	; 0x80
    6108:	04c9      	lsls	r1, r1, #19
    610a:	2201      	movs	r2, #1
    610c:	4019      	ands	r1, r3
    610e:	4032      	ands	r2, r6
    6110:	2900      	cmp	r1, #0
    6112:	d03a      	beq.n	618a <__aeabi_fsub+0xca>
    6114:	3401      	adds	r4, #1
    6116:	2cff      	cmp	r4, #255	; 0xff
    6118:	d100      	bne.n	611c <__aeabi_fsub+0x5c>
    611a:	e083      	b.n	6224 <__aeabi_fsub+0x164>
    611c:	019b      	lsls	r3, r3, #6
    611e:	0a5b      	lsrs	r3, r3, #9
    6120:	025b      	lsls	r3, r3, #9
    6122:	b2e4      	uxtb	r4, r4
    6124:	05e4      	lsls	r4, r4, #23
    6126:	0a58      	lsrs	r0, r3, #9
    6128:	07d2      	lsls	r2, r2, #31
    612a:	4320      	orrs	r0, r4
    612c:	4310      	orrs	r0, r2
    612e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6130:	2cff      	cmp	r4, #255	; 0xff
    6132:	d0e1      	beq.n	60f8 <__aeabi_fsub+0x38>
    6134:	2180      	movs	r1, #128	; 0x80
    6136:	04c9      	lsls	r1, r1, #19
    6138:	430d      	orrs	r5, r1
    613a:	2a1b      	cmp	r2, #27
    613c:	dd00      	ble.n	6140 <__aeabi_fsub+0x80>
    613e:	e131      	b.n	63a4 <__aeabi_fsub+0x2e4>
    6140:	1c29      	adds	r1, r5, #0
    6142:	2020      	movs	r0, #32
    6144:	40d1      	lsrs	r1, r2
    6146:	1a82      	subs	r2, r0, r2
    6148:	4095      	lsls	r5, r2
    614a:	1e6a      	subs	r2, r5, #1
    614c:	4195      	sbcs	r5, r2
    614e:	430d      	orrs	r5, r1
    6150:	1b5b      	subs	r3, r3, r5
    6152:	0158      	lsls	r0, r3, #5
    6154:	d5d0      	bpl.n	60f8 <__aeabi_fsub+0x38>
    6156:	019b      	lsls	r3, r3, #6
    6158:	099f      	lsrs	r7, r3, #6
    615a:	1c38      	adds	r0, r7, #0
    615c:	f002 f8c6 	bl	82ec <__clzsi2>
    6160:	1f42      	subs	r2, r0, #5
    6162:	4097      	lsls	r7, r2
    6164:	4294      	cmp	r4, r2
    6166:	dc5f      	bgt.n	6228 <__aeabi_fsub+0x168>
    6168:	1b14      	subs	r4, r2, r4
    616a:	231f      	movs	r3, #31
    616c:	1b1b      	subs	r3, r3, r4
    616e:	1c3a      	adds	r2, r7, #0
    6170:	409f      	lsls	r7, r3
    6172:	1c61      	adds	r1, r4, #1
    6174:	1c3b      	adds	r3, r7, #0
    6176:	40ca      	lsrs	r2, r1
    6178:	1e5f      	subs	r7, r3, #1
    617a:	41bb      	sbcs	r3, r7
    617c:	4313      	orrs	r3, r2
    617e:	2400      	movs	r4, #0
    6180:	e7ba      	b.n	60f8 <__aeabi_fsub+0x38>
    6182:	1e13      	subs	r3, r2, #0
    6184:	d1b8      	bne.n	60f8 <__aeabi_fsub+0x38>
    6186:	2300      	movs	r3, #0
    6188:	2200      	movs	r2, #0
    618a:	08db      	lsrs	r3, r3, #3
    618c:	2cff      	cmp	r4, #255	; 0xff
    618e:	d104      	bne.n	619a <__aeabi_fsub+0xda>
    6190:	2b00      	cmp	r3, #0
    6192:	d047      	beq.n	6224 <__aeabi_fsub+0x164>
    6194:	2080      	movs	r0, #128	; 0x80
    6196:	03c0      	lsls	r0, r0, #15
    6198:	4303      	orrs	r3, r0
    619a:	025b      	lsls	r3, r3, #9
    619c:	0a5b      	lsrs	r3, r3, #9
    619e:	e7bf      	b.n	6120 <__aeabi_fsub+0x60>
    61a0:	1a21      	subs	r1, r4, r0
    61a2:	2900      	cmp	r1, #0
    61a4:	dd44      	ble.n	6230 <__aeabi_fsub+0x170>
    61a6:	2800      	cmp	r0, #0
    61a8:	d027      	beq.n	61fa <__aeabi_fsub+0x13a>
    61aa:	2cff      	cmp	r4, #255	; 0xff
    61ac:	d0a4      	beq.n	60f8 <__aeabi_fsub+0x38>
    61ae:	2080      	movs	r0, #128	; 0x80
    61b0:	04c0      	lsls	r0, r0, #19
    61b2:	4305      	orrs	r5, r0
    61b4:	291b      	cmp	r1, #27
    61b6:	dd00      	ble.n	61ba <__aeabi_fsub+0xfa>
    61b8:	e0f2      	b.n	63a0 <__aeabi_fsub+0x2e0>
    61ba:	1c28      	adds	r0, r5, #0
    61bc:	2720      	movs	r7, #32
    61be:	40c8      	lsrs	r0, r1
    61c0:	1a79      	subs	r1, r7, r1
    61c2:	408d      	lsls	r5, r1
    61c4:	1e69      	subs	r1, r5, #1
    61c6:	418d      	sbcs	r5, r1
    61c8:	4305      	orrs	r5, r0
    61ca:	195b      	adds	r3, r3, r5
    61cc:	0159      	lsls	r1, r3, #5
    61ce:	d400      	bmi.n	61d2 <__aeabi_fsub+0x112>
    61d0:	e792      	b.n	60f8 <__aeabi_fsub+0x38>
    61d2:	3401      	adds	r4, #1
    61d4:	2cff      	cmp	r4, #255	; 0xff
    61d6:	d059      	beq.n	628c <__aeabi_fsub+0x1cc>
    61d8:	4973      	ldr	r1, [pc, #460]	; (63a8 <__aeabi_fsub+0x2e8>)
    61da:	2201      	movs	r2, #1
    61dc:	401a      	ands	r2, r3
    61de:	400b      	ands	r3, r1
    61e0:	085b      	lsrs	r3, r3, #1
    61e2:	4313      	orrs	r3, r2
    61e4:	e788      	b.n	60f8 <__aeabi_fsub+0x38>
    61e6:	2d00      	cmp	r5, #0
    61e8:	d000      	beq.n	61ec <__aeabi_fsub+0x12c>
    61ea:	e77a      	b.n	60e2 <__aeabi_fsub+0x22>
    61ec:	e777      	b.n	60de <__aeabi_fsub+0x1e>
    61ee:	3a01      	subs	r2, #1
    61f0:	2a00      	cmp	r2, #0
    61f2:	d0ad      	beq.n	6150 <__aeabi_fsub+0x90>
    61f4:	2cff      	cmp	r4, #255	; 0xff
    61f6:	d1a0      	bne.n	613a <__aeabi_fsub+0x7a>
    61f8:	e77e      	b.n	60f8 <__aeabi_fsub+0x38>
    61fa:	2d00      	cmp	r5, #0
    61fc:	d100      	bne.n	6200 <__aeabi_fsub+0x140>
    61fe:	e77b      	b.n	60f8 <__aeabi_fsub+0x38>
    6200:	3901      	subs	r1, #1
    6202:	2900      	cmp	r1, #0
    6204:	d0e1      	beq.n	61ca <__aeabi_fsub+0x10a>
    6206:	2cff      	cmp	r4, #255	; 0xff
    6208:	d1d4      	bne.n	61b4 <__aeabi_fsub+0xf4>
    620a:	e775      	b.n	60f8 <__aeabi_fsub+0x38>
    620c:	2a00      	cmp	r2, #0
    620e:	d11b      	bne.n	6248 <__aeabi_fsub+0x188>
    6210:	1c62      	adds	r2, r4, #1
    6212:	b2d2      	uxtb	r2, r2
    6214:	2a01      	cmp	r2, #1
    6216:	dd4b      	ble.n	62b0 <__aeabi_fsub+0x1f0>
    6218:	1b5f      	subs	r7, r3, r5
    621a:	017a      	lsls	r2, r7, #5
    621c:	d523      	bpl.n	6266 <__aeabi_fsub+0x1a6>
    621e:	1aef      	subs	r7, r5, r3
    6220:	1c0e      	adds	r6, r1, #0
    6222:	e79a      	b.n	615a <__aeabi_fsub+0x9a>
    6224:	2300      	movs	r3, #0
    6226:	e77b      	b.n	6120 <__aeabi_fsub+0x60>
    6228:	4b5f      	ldr	r3, [pc, #380]	; (63a8 <__aeabi_fsub+0x2e8>)
    622a:	1aa4      	subs	r4, r4, r2
    622c:	403b      	ands	r3, r7
    622e:	e763      	b.n	60f8 <__aeabi_fsub+0x38>
    6230:	2900      	cmp	r1, #0
    6232:	d146      	bne.n	62c2 <__aeabi_fsub+0x202>
    6234:	1c61      	adds	r1, r4, #1
    6236:	b2c8      	uxtb	r0, r1
    6238:	2801      	cmp	r0, #1
    623a:	dd29      	ble.n	6290 <__aeabi_fsub+0x1d0>
    623c:	29ff      	cmp	r1, #255	; 0xff
    623e:	d024      	beq.n	628a <__aeabi_fsub+0x1ca>
    6240:	18eb      	adds	r3, r5, r3
    6242:	085b      	lsrs	r3, r3, #1
    6244:	1c0c      	adds	r4, r1, #0
    6246:	e757      	b.n	60f8 <__aeabi_fsub+0x38>
    6248:	2c00      	cmp	r4, #0
    624a:	d013      	beq.n	6274 <__aeabi_fsub+0x1b4>
    624c:	28ff      	cmp	r0, #255	; 0xff
    624e:	d018      	beq.n	6282 <__aeabi_fsub+0x1c2>
    6250:	2480      	movs	r4, #128	; 0x80
    6252:	04e4      	lsls	r4, r4, #19
    6254:	4252      	negs	r2, r2
    6256:	4323      	orrs	r3, r4
    6258:	2a1b      	cmp	r2, #27
    625a:	dd4d      	ble.n	62f8 <__aeabi_fsub+0x238>
    625c:	2301      	movs	r3, #1
    625e:	1aeb      	subs	r3, r5, r3
    6260:	1c04      	adds	r4, r0, #0
    6262:	1c0e      	adds	r6, r1, #0
    6264:	e775      	b.n	6152 <__aeabi_fsub+0x92>
    6266:	2f00      	cmp	r7, #0
    6268:	d000      	beq.n	626c <__aeabi_fsub+0x1ac>
    626a:	e776      	b.n	615a <__aeabi_fsub+0x9a>
    626c:	2300      	movs	r3, #0
    626e:	2200      	movs	r2, #0
    6270:	2400      	movs	r4, #0
    6272:	e78a      	b.n	618a <__aeabi_fsub+0xca>
    6274:	2b00      	cmp	r3, #0
    6276:	d03b      	beq.n	62f0 <__aeabi_fsub+0x230>
    6278:	43d2      	mvns	r2, r2
    627a:	2a00      	cmp	r2, #0
    627c:	d0ef      	beq.n	625e <__aeabi_fsub+0x19e>
    627e:	28ff      	cmp	r0, #255	; 0xff
    6280:	d1ea      	bne.n	6258 <__aeabi_fsub+0x198>
    6282:	1c2b      	adds	r3, r5, #0
    6284:	24ff      	movs	r4, #255	; 0xff
    6286:	1c0e      	adds	r6, r1, #0
    6288:	e736      	b.n	60f8 <__aeabi_fsub+0x38>
    628a:	24ff      	movs	r4, #255	; 0xff
    628c:	2300      	movs	r3, #0
    628e:	e77c      	b.n	618a <__aeabi_fsub+0xca>
    6290:	2c00      	cmp	r4, #0
    6292:	d15c      	bne.n	634e <__aeabi_fsub+0x28e>
    6294:	2b00      	cmp	r3, #0
    6296:	d100      	bne.n	629a <__aeabi_fsub+0x1da>
    6298:	e080      	b.n	639c <__aeabi_fsub+0x2dc>
    629a:	2d00      	cmp	r5, #0
    629c:	d100      	bne.n	62a0 <__aeabi_fsub+0x1e0>
    629e:	e72b      	b.n	60f8 <__aeabi_fsub+0x38>
    62a0:	195b      	adds	r3, r3, r5
    62a2:	0158      	lsls	r0, r3, #5
    62a4:	d400      	bmi.n	62a8 <__aeabi_fsub+0x1e8>
    62a6:	e727      	b.n	60f8 <__aeabi_fsub+0x38>
    62a8:	4a3f      	ldr	r2, [pc, #252]	; (63a8 <__aeabi_fsub+0x2e8>)
    62aa:	2401      	movs	r4, #1
    62ac:	4013      	ands	r3, r2
    62ae:	e723      	b.n	60f8 <__aeabi_fsub+0x38>
    62b0:	2c00      	cmp	r4, #0
    62b2:	d115      	bne.n	62e0 <__aeabi_fsub+0x220>
    62b4:	2b00      	cmp	r3, #0
    62b6:	d140      	bne.n	633a <__aeabi_fsub+0x27a>
    62b8:	2d00      	cmp	r5, #0
    62ba:	d063      	beq.n	6384 <__aeabi_fsub+0x2c4>
    62bc:	1c2b      	adds	r3, r5, #0
    62be:	1c0e      	adds	r6, r1, #0
    62c0:	e71a      	b.n	60f8 <__aeabi_fsub+0x38>
    62c2:	2c00      	cmp	r4, #0
    62c4:	d121      	bne.n	630a <__aeabi_fsub+0x24a>
    62c6:	2b00      	cmp	r3, #0
    62c8:	d054      	beq.n	6374 <__aeabi_fsub+0x2b4>
    62ca:	43c9      	mvns	r1, r1
    62cc:	2900      	cmp	r1, #0
    62ce:	d004      	beq.n	62da <__aeabi_fsub+0x21a>
    62d0:	28ff      	cmp	r0, #255	; 0xff
    62d2:	d04c      	beq.n	636e <__aeabi_fsub+0x2ae>
    62d4:	291b      	cmp	r1, #27
    62d6:	dd58      	ble.n	638a <__aeabi_fsub+0x2ca>
    62d8:	2301      	movs	r3, #1
    62da:	195b      	adds	r3, r3, r5
    62dc:	1c04      	adds	r4, r0, #0
    62de:	e775      	b.n	61cc <__aeabi_fsub+0x10c>
    62e0:	2b00      	cmp	r3, #0
    62e2:	d119      	bne.n	6318 <__aeabi_fsub+0x258>
    62e4:	2d00      	cmp	r5, #0
    62e6:	d048      	beq.n	637a <__aeabi_fsub+0x2ba>
    62e8:	1c2b      	adds	r3, r5, #0
    62ea:	1c0e      	adds	r6, r1, #0
    62ec:	24ff      	movs	r4, #255	; 0xff
    62ee:	e703      	b.n	60f8 <__aeabi_fsub+0x38>
    62f0:	1c2b      	adds	r3, r5, #0
    62f2:	1c04      	adds	r4, r0, #0
    62f4:	1c0e      	adds	r6, r1, #0
    62f6:	e6ff      	b.n	60f8 <__aeabi_fsub+0x38>
    62f8:	1c1c      	adds	r4, r3, #0
    62fa:	2620      	movs	r6, #32
    62fc:	40d4      	lsrs	r4, r2
    62fe:	1ab2      	subs	r2, r6, r2
    6300:	4093      	lsls	r3, r2
    6302:	1e5a      	subs	r2, r3, #1
    6304:	4193      	sbcs	r3, r2
    6306:	4323      	orrs	r3, r4
    6308:	e7a9      	b.n	625e <__aeabi_fsub+0x19e>
    630a:	28ff      	cmp	r0, #255	; 0xff
    630c:	d02f      	beq.n	636e <__aeabi_fsub+0x2ae>
    630e:	2480      	movs	r4, #128	; 0x80
    6310:	04e4      	lsls	r4, r4, #19
    6312:	4249      	negs	r1, r1
    6314:	4323      	orrs	r3, r4
    6316:	e7dd      	b.n	62d4 <__aeabi_fsub+0x214>
    6318:	24ff      	movs	r4, #255	; 0xff
    631a:	2d00      	cmp	r5, #0
    631c:	d100      	bne.n	6320 <__aeabi_fsub+0x260>
    631e:	e6eb      	b.n	60f8 <__aeabi_fsub+0x38>
    6320:	2280      	movs	r2, #128	; 0x80
    6322:	08db      	lsrs	r3, r3, #3
    6324:	03d2      	lsls	r2, r2, #15
    6326:	4213      	tst	r3, r2
    6328:	d004      	beq.n	6334 <__aeabi_fsub+0x274>
    632a:	08ed      	lsrs	r5, r5, #3
    632c:	4215      	tst	r5, r2
    632e:	d101      	bne.n	6334 <__aeabi_fsub+0x274>
    6330:	1c2b      	adds	r3, r5, #0
    6332:	1c0e      	adds	r6, r1, #0
    6334:	00db      	lsls	r3, r3, #3
    6336:	24ff      	movs	r4, #255	; 0xff
    6338:	e6de      	b.n	60f8 <__aeabi_fsub+0x38>
    633a:	2d00      	cmp	r5, #0
    633c:	d100      	bne.n	6340 <__aeabi_fsub+0x280>
    633e:	e6db      	b.n	60f8 <__aeabi_fsub+0x38>
    6340:	1b5a      	subs	r2, r3, r5
    6342:	0150      	lsls	r0, r2, #5
    6344:	d400      	bmi.n	6348 <__aeabi_fsub+0x288>
    6346:	e71c      	b.n	6182 <__aeabi_fsub+0xc2>
    6348:	1aeb      	subs	r3, r5, r3
    634a:	1c0e      	adds	r6, r1, #0
    634c:	e6d4      	b.n	60f8 <__aeabi_fsub+0x38>
    634e:	2b00      	cmp	r3, #0
    6350:	d00d      	beq.n	636e <__aeabi_fsub+0x2ae>
    6352:	24ff      	movs	r4, #255	; 0xff
    6354:	2d00      	cmp	r5, #0
    6356:	d100      	bne.n	635a <__aeabi_fsub+0x29a>
    6358:	e6ce      	b.n	60f8 <__aeabi_fsub+0x38>
    635a:	2280      	movs	r2, #128	; 0x80
    635c:	08db      	lsrs	r3, r3, #3
    635e:	03d2      	lsls	r2, r2, #15
    6360:	4213      	tst	r3, r2
    6362:	d0e7      	beq.n	6334 <__aeabi_fsub+0x274>
    6364:	08ed      	lsrs	r5, r5, #3
    6366:	4215      	tst	r5, r2
    6368:	d1e4      	bne.n	6334 <__aeabi_fsub+0x274>
    636a:	1c2b      	adds	r3, r5, #0
    636c:	e7e2      	b.n	6334 <__aeabi_fsub+0x274>
    636e:	1c2b      	adds	r3, r5, #0
    6370:	24ff      	movs	r4, #255	; 0xff
    6372:	e6c1      	b.n	60f8 <__aeabi_fsub+0x38>
    6374:	1c2b      	adds	r3, r5, #0
    6376:	1c04      	adds	r4, r0, #0
    6378:	e6be      	b.n	60f8 <__aeabi_fsub+0x38>
    637a:	2380      	movs	r3, #128	; 0x80
    637c:	2200      	movs	r2, #0
    637e:	049b      	lsls	r3, r3, #18
    6380:	24ff      	movs	r4, #255	; 0xff
    6382:	e702      	b.n	618a <__aeabi_fsub+0xca>
    6384:	1c23      	adds	r3, r4, #0
    6386:	2200      	movs	r2, #0
    6388:	e6ff      	b.n	618a <__aeabi_fsub+0xca>
    638a:	1c1c      	adds	r4, r3, #0
    638c:	2720      	movs	r7, #32
    638e:	40cc      	lsrs	r4, r1
    6390:	1a79      	subs	r1, r7, r1
    6392:	408b      	lsls	r3, r1
    6394:	1e59      	subs	r1, r3, #1
    6396:	418b      	sbcs	r3, r1
    6398:	4323      	orrs	r3, r4
    639a:	e79e      	b.n	62da <__aeabi_fsub+0x21a>
    639c:	1c2b      	adds	r3, r5, #0
    639e:	e6ab      	b.n	60f8 <__aeabi_fsub+0x38>
    63a0:	2501      	movs	r5, #1
    63a2:	e712      	b.n	61ca <__aeabi_fsub+0x10a>
    63a4:	2501      	movs	r5, #1
    63a6:	e6d3      	b.n	6150 <__aeabi_fsub+0x90>
    63a8:	fbffffff 	.word	0xfbffffff

000063ac <__aeabi_f2iz>:
    63ac:	0243      	lsls	r3, r0, #9
    63ae:	0a59      	lsrs	r1, r3, #9
    63b0:	0043      	lsls	r3, r0, #1
    63b2:	0fc2      	lsrs	r2, r0, #31
    63b4:	0e1b      	lsrs	r3, r3, #24
    63b6:	2000      	movs	r0, #0
    63b8:	2b7e      	cmp	r3, #126	; 0x7e
    63ba:	dd0d      	ble.n	63d8 <__aeabi_f2iz+0x2c>
    63bc:	2b9d      	cmp	r3, #157	; 0x9d
    63be:	dc0c      	bgt.n	63da <__aeabi_f2iz+0x2e>
    63c0:	2080      	movs	r0, #128	; 0x80
    63c2:	0400      	lsls	r0, r0, #16
    63c4:	4301      	orrs	r1, r0
    63c6:	2b95      	cmp	r3, #149	; 0x95
    63c8:	dc0a      	bgt.n	63e0 <__aeabi_f2iz+0x34>
    63ca:	2096      	movs	r0, #150	; 0x96
    63cc:	1ac3      	subs	r3, r0, r3
    63ce:	40d9      	lsrs	r1, r3
    63d0:	4248      	negs	r0, r1
    63d2:	2a00      	cmp	r2, #0
    63d4:	d100      	bne.n	63d8 <__aeabi_f2iz+0x2c>
    63d6:	1c08      	adds	r0, r1, #0
    63d8:	4770      	bx	lr
    63da:	4b03      	ldr	r3, [pc, #12]	; (63e8 <__aeabi_f2iz+0x3c>)
    63dc:	18d0      	adds	r0, r2, r3
    63de:	e7fb      	b.n	63d8 <__aeabi_f2iz+0x2c>
    63e0:	3b96      	subs	r3, #150	; 0x96
    63e2:	4099      	lsls	r1, r3
    63e4:	e7f4      	b.n	63d0 <__aeabi_f2iz+0x24>
    63e6:	46c0      	nop			; (mov r8, r8)
    63e8:	7fffffff 	.word	0x7fffffff

000063ec <__aeabi_i2f>:
    63ec:	b570      	push	{r4, r5, r6, lr}
    63ee:	1e04      	subs	r4, r0, #0
    63f0:	d03c      	beq.n	646c <__aeabi_i2f+0x80>
    63f2:	0fc6      	lsrs	r6, r0, #31
    63f4:	d000      	beq.n	63f8 <__aeabi_i2f+0xc>
    63f6:	4244      	negs	r4, r0
    63f8:	1c20      	adds	r0, r4, #0
    63fa:	f001 ff77 	bl	82ec <__clzsi2>
    63fe:	239e      	movs	r3, #158	; 0x9e
    6400:	1c25      	adds	r5, r4, #0
    6402:	1a1b      	subs	r3, r3, r0
    6404:	2b96      	cmp	r3, #150	; 0x96
    6406:	dc0c      	bgt.n	6422 <__aeabi_i2f+0x36>
    6408:	3808      	subs	r0, #8
    640a:	4084      	lsls	r4, r0
    640c:	0264      	lsls	r4, r4, #9
    640e:	0a64      	lsrs	r4, r4, #9
    6410:	b2db      	uxtb	r3, r3
    6412:	1c32      	adds	r2, r6, #0
    6414:	0264      	lsls	r4, r4, #9
    6416:	05db      	lsls	r3, r3, #23
    6418:	0a60      	lsrs	r0, r4, #9
    641a:	07d2      	lsls	r2, r2, #31
    641c:	4318      	orrs	r0, r3
    641e:	4310      	orrs	r0, r2
    6420:	bd70      	pop	{r4, r5, r6, pc}
    6422:	2b99      	cmp	r3, #153	; 0x99
    6424:	dd0a      	ble.n	643c <__aeabi_i2f+0x50>
    6426:	2205      	movs	r2, #5
    6428:	1a12      	subs	r2, r2, r0
    642a:	1c21      	adds	r1, r4, #0
    642c:	40d1      	lsrs	r1, r2
    642e:	1c0a      	adds	r2, r1, #0
    6430:	1c01      	adds	r1, r0, #0
    6432:	311b      	adds	r1, #27
    6434:	408d      	lsls	r5, r1
    6436:	1e69      	subs	r1, r5, #1
    6438:	418d      	sbcs	r5, r1
    643a:	4315      	orrs	r5, r2
    643c:	2805      	cmp	r0, #5
    643e:	dd01      	ble.n	6444 <__aeabi_i2f+0x58>
    6440:	1f42      	subs	r2, r0, #5
    6442:	4095      	lsls	r5, r2
    6444:	4c16      	ldr	r4, [pc, #88]	; (64a0 <__aeabi_i2f+0xb4>)
    6446:	402c      	ands	r4, r5
    6448:	076a      	lsls	r2, r5, #29
    644a:	d004      	beq.n	6456 <__aeabi_i2f+0x6a>
    644c:	220f      	movs	r2, #15
    644e:	4015      	ands	r5, r2
    6450:	2d04      	cmp	r5, #4
    6452:	d000      	beq.n	6456 <__aeabi_i2f+0x6a>
    6454:	3404      	adds	r4, #4
    6456:	0161      	lsls	r1, r4, #5
    6458:	d50c      	bpl.n	6474 <__aeabi_i2f+0x88>
    645a:	239f      	movs	r3, #159	; 0x9f
    645c:	1a18      	subs	r0, r3, r0
    645e:	28ff      	cmp	r0, #255	; 0xff
    6460:	d01a      	beq.n	6498 <__aeabi_i2f+0xac>
    6462:	01a4      	lsls	r4, r4, #6
    6464:	0a64      	lsrs	r4, r4, #9
    6466:	b2c3      	uxtb	r3, r0
    6468:	1c32      	adds	r2, r6, #0
    646a:	e7d3      	b.n	6414 <__aeabi_i2f+0x28>
    646c:	2200      	movs	r2, #0
    646e:	2300      	movs	r3, #0
    6470:	2400      	movs	r4, #0
    6472:	e7cf      	b.n	6414 <__aeabi_i2f+0x28>
    6474:	08e4      	lsrs	r4, r4, #3
    6476:	2bff      	cmp	r3, #255	; 0xff
    6478:	d004      	beq.n	6484 <__aeabi_i2f+0x98>
    647a:	0264      	lsls	r4, r4, #9
    647c:	0a64      	lsrs	r4, r4, #9
    647e:	b2db      	uxtb	r3, r3
    6480:	1c32      	adds	r2, r6, #0
    6482:	e7c7      	b.n	6414 <__aeabi_i2f+0x28>
    6484:	2c00      	cmp	r4, #0
    6486:	d004      	beq.n	6492 <__aeabi_i2f+0xa6>
    6488:	2080      	movs	r0, #128	; 0x80
    648a:	03c0      	lsls	r0, r0, #15
    648c:	4304      	orrs	r4, r0
    648e:	0264      	lsls	r4, r4, #9
    6490:	0a64      	lsrs	r4, r4, #9
    6492:	1c32      	adds	r2, r6, #0
    6494:	23ff      	movs	r3, #255	; 0xff
    6496:	e7bd      	b.n	6414 <__aeabi_i2f+0x28>
    6498:	1c32      	adds	r2, r6, #0
    649a:	23ff      	movs	r3, #255	; 0xff
    649c:	2400      	movs	r4, #0
    649e:	e7b9      	b.n	6414 <__aeabi_i2f+0x28>
    64a0:	fbffffff 	.word	0xfbffffff

000064a4 <__aeabi_ui2f>:
    64a4:	b510      	push	{r4, lr}
    64a6:	1e04      	subs	r4, r0, #0
    64a8:	d033      	beq.n	6512 <__aeabi_ui2f+0x6e>
    64aa:	f001 ff1f 	bl	82ec <__clzsi2>
    64ae:	239e      	movs	r3, #158	; 0x9e
    64b0:	1a1b      	subs	r3, r3, r0
    64b2:	2b96      	cmp	r3, #150	; 0x96
    64b4:	dc09      	bgt.n	64ca <__aeabi_ui2f+0x26>
    64b6:	3808      	subs	r0, #8
    64b8:	4084      	lsls	r4, r0
    64ba:	0264      	lsls	r4, r4, #9
    64bc:	0a64      	lsrs	r4, r4, #9
    64be:	b2db      	uxtb	r3, r3
    64c0:	0264      	lsls	r4, r4, #9
    64c2:	05db      	lsls	r3, r3, #23
    64c4:	0a60      	lsrs	r0, r4, #9
    64c6:	4318      	orrs	r0, r3
    64c8:	bd10      	pop	{r4, pc}
    64ca:	2b99      	cmp	r3, #153	; 0x99
    64cc:	dd0a      	ble.n	64e4 <__aeabi_ui2f+0x40>
    64ce:	2205      	movs	r2, #5
    64d0:	1a12      	subs	r2, r2, r0
    64d2:	1c21      	adds	r1, r4, #0
    64d4:	40d1      	lsrs	r1, r2
    64d6:	1c0a      	adds	r2, r1, #0
    64d8:	1c01      	adds	r1, r0, #0
    64da:	311b      	adds	r1, #27
    64dc:	408c      	lsls	r4, r1
    64de:	1e61      	subs	r1, r4, #1
    64e0:	418c      	sbcs	r4, r1
    64e2:	4314      	orrs	r4, r2
    64e4:	2805      	cmp	r0, #5
    64e6:	dd01      	ble.n	64ec <__aeabi_ui2f+0x48>
    64e8:	1f42      	subs	r2, r0, #5
    64ea:	4094      	lsls	r4, r2
    64ec:	4a14      	ldr	r2, [pc, #80]	; (6540 <__aeabi_ui2f+0x9c>)
    64ee:	4022      	ands	r2, r4
    64f0:	0761      	lsls	r1, r4, #29
    64f2:	d004      	beq.n	64fe <__aeabi_ui2f+0x5a>
    64f4:	210f      	movs	r1, #15
    64f6:	400c      	ands	r4, r1
    64f8:	2c04      	cmp	r4, #4
    64fa:	d000      	beq.n	64fe <__aeabi_ui2f+0x5a>
    64fc:	3204      	adds	r2, #4
    64fe:	0151      	lsls	r1, r2, #5
    6500:	d50a      	bpl.n	6518 <__aeabi_ui2f+0x74>
    6502:	239f      	movs	r3, #159	; 0x9f
    6504:	1a18      	subs	r0, r3, r0
    6506:	28ff      	cmp	r0, #255	; 0xff
    6508:	d016      	beq.n	6538 <__aeabi_ui2f+0x94>
    650a:	0194      	lsls	r4, r2, #6
    650c:	0a64      	lsrs	r4, r4, #9
    650e:	b2c3      	uxtb	r3, r0
    6510:	e7d6      	b.n	64c0 <__aeabi_ui2f+0x1c>
    6512:	2300      	movs	r3, #0
    6514:	2400      	movs	r4, #0
    6516:	e7d3      	b.n	64c0 <__aeabi_ui2f+0x1c>
    6518:	08d2      	lsrs	r2, r2, #3
    651a:	2bff      	cmp	r3, #255	; 0xff
    651c:	d003      	beq.n	6526 <__aeabi_ui2f+0x82>
    651e:	0254      	lsls	r4, r2, #9
    6520:	0a64      	lsrs	r4, r4, #9
    6522:	b2db      	uxtb	r3, r3
    6524:	e7cc      	b.n	64c0 <__aeabi_ui2f+0x1c>
    6526:	2a00      	cmp	r2, #0
    6528:	d006      	beq.n	6538 <__aeabi_ui2f+0x94>
    652a:	2480      	movs	r4, #128	; 0x80
    652c:	03e4      	lsls	r4, r4, #15
    652e:	4314      	orrs	r4, r2
    6530:	0264      	lsls	r4, r4, #9
    6532:	0a64      	lsrs	r4, r4, #9
    6534:	23ff      	movs	r3, #255	; 0xff
    6536:	e7c3      	b.n	64c0 <__aeabi_ui2f+0x1c>
    6538:	23ff      	movs	r3, #255	; 0xff
    653a:	2400      	movs	r4, #0
    653c:	e7c0      	b.n	64c0 <__aeabi_ui2f+0x1c>
    653e:	46c0      	nop			; (mov r8, r8)
    6540:	fbffffff 	.word	0xfbffffff

00006544 <__aeabi_dadd>:
    6544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6546:	465f      	mov	r7, fp
    6548:	4656      	mov	r6, sl
    654a:	4644      	mov	r4, r8
    654c:	464d      	mov	r5, r9
    654e:	b4f0      	push	{r4, r5, r6, r7}
    6550:	030c      	lsls	r4, r1, #12
    6552:	004d      	lsls	r5, r1, #1
    6554:	0fce      	lsrs	r6, r1, #31
    6556:	0a61      	lsrs	r1, r4, #9
    6558:	0f44      	lsrs	r4, r0, #29
    655a:	4321      	orrs	r1, r4
    655c:	00c4      	lsls	r4, r0, #3
    655e:	0318      	lsls	r0, r3, #12
    6560:	4680      	mov	r8, r0
    6562:	0058      	lsls	r0, r3, #1
    6564:	0d40      	lsrs	r0, r0, #21
    6566:	4682      	mov	sl, r0
    6568:	0fd8      	lsrs	r0, r3, #31
    656a:	4684      	mov	ip, r0
    656c:	4640      	mov	r0, r8
    656e:	0a40      	lsrs	r0, r0, #9
    6570:	0f53      	lsrs	r3, r2, #29
    6572:	4303      	orrs	r3, r0
    6574:	00d0      	lsls	r0, r2, #3
    6576:	0d6d      	lsrs	r5, r5, #21
    6578:	1c37      	adds	r7, r6, #0
    657a:	4683      	mov	fp, r0
    657c:	4652      	mov	r2, sl
    657e:	4566      	cmp	r6, ip
    6580:	d100      	bne.n	6584 <__aeabi_dadd+0x40>
    6582:	e0a4      	b.n	66ce <__aeabi_dadd+0x18a>
    6584:	1aaf      	subs	r7, r5, r2
    6586:	2f00      	cmp	r7, #0
    6588:	dc00      	bgt.n	658c <__aeabi_dadd+0x48>
    658a:	e109      	b.n	67a0 <__aeabi_dadd+0x25c>
    658c:	2a00      	cmp	r2, #0
    658e:	d13b      	bne.n	6608 <__aeabi_dadd+0xc4>
    6590:	4318      	orrs	r0, r3
    6592:	d000      	beq.n	6596 <__aeabi_dadd+0x52>
    6594:	e0ea      	b.n	676c <__aeabi_dadd+0x228>
    6596:	0763      	lsls	r3, r4, #29
    6598:	d100      	bne.n	659c <__aeabi_dadd+0x58>
    659a:	e087      	b.n	66ac <__aeabi_dadd+0x168>
    659c:	230f      	movs	r3, #15
    659e:	4023      	ands	r3, r4
    65a0:	2b04      	cmp	r3, #4
    65a2:	d100      	bne.n	65a6 <__aeabi_dadd+0x62>
    65a4:	e082      	b.n	66ac <__aeabi_dadd+0x168>
    65a6:	1d22      	adds	r2, r4, #4
    65a8:	42a2      	cmp	r2, r4
    65aa:	41a4      	sbcs	r4, r4
    65ac:	4264      	negs	r4, r4
    65ae:	2380      	movs	r3, #128	; 0x80
    65b0:	1909      	adds	r1, r1, r4
    65b2:	041b      	lsls	r3, r3, #16
    65b4:	400b      	ands	r3, r1
    65b6:	1c37      	adds	r7, r6, #0
    65b8:	1c14      	adds	r4, r2, #0
    65ba:	2b00      	cmp	r3, #0
    65bc:	d100      	bne.n	65c0 <__aeabi_dadd+0x7c>
    65be:	e07c      	b.n	66ba <__aeabi_dadd+0x176>
    65c0:	4bce      	ldr	r3, [pc, #824]	; (68fc <__aeabi_dadd+0x3b8>)
    65c2:	3501      	adds	r5, #1
    65c4:	429d      	cmp	r5, r3
    65c6:	d100      	bne.n	65ca <__aeabi_dadd+0x86>
    65c8:	e105      	b.n	67d6 <__aeabi_dadd+0x292>
    65ca:	4bcd      	ldr	r3, [pc, #820]	; (6900 <__aeabi_dadd+0x3bc>)
    65cc:	08e4      	lsrs	r4, r4, #3
    65ce:	4019      	ands	r1, r3
    65d0:	0748      	lsls	r0, r1, #29
    65d2:	0249      	lsls	r1, r1, #9
    65d4:	4304      	orrs	r4, r0
    65d6:	0b0b      	lsrs	r3, r1, #12
    65d8:	2000      	movs	r0, #0
    65da:	2100      	movs	r1, #0
    65dc:	031b      	lsls	r3, r3, #12
    65de:	0b1a      	lsrs	r2, r3, #12
    65e0:	0d0b      	lsrs	r3, r1, #20
    65e2:	056d      	lsls	r5, r5, #21
    65e4:	051b      	lsls	r3, r3, #20
    65e6:	4313      	orrs	r3, r2
    65e8:	086a      	lsrs	r2, r5, #1
    65ea:	4dc6      	ldr	r5, [pc, #792]	; (6904 <__aeabi_dadd+0x3c0>)
    65ec:	07ff      	lsls	r7, r7, #31
    65ee:	401d      	ands	r5, r3
    65f0:	4315      	orrs	r5, r2
    65f2:	006d      	lsls	r5, r5, #1
    65f4:	086d      	lsrs	r5, r5, #1
    65f6:	1c29      	adds	r1, r5, #0
    65f8:	4339      	orrs	r1, r7
    65fa:	1c20      	adds	r0, r4, #0
    65fc:	bc3c      	pop	{r2, r3, r4, r5}
    65fe:	4690      	mov	r8, r2
    6600:	4699      	mov	r9, r3
    6602:	46a2      	mov	sl, r4
    6604:	46ab      	mov	fp, r5
    6606:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6608:	48bc      	ldr	r0, [pc, #752]	; (68fc <__aeabi_dadd+0x3b8>)
    660a:	4285      	cmp	r5, r0
    660c:	d0c3      	beq.n	6596 <__aeabi_dadd+0x52>
    660e:	2080      	movs	r0, #128	; 0x80
    6610:	0400      	lsls	r0, r0, #16
    6612:	4303      	orrs	r3, r0
    6614:	2f38      	cmp	r7, #56	; 0x38
    6616:	dd00      	ble.n	661a <__aeabi_dadd+0xd6>
    6618:	e0f0      	b.n	67fc <__aeabi_dadd+0x2b8>
    661a:	2f1f      	cmp	r7, #31
    661c:	dd00      	ble.n	6620 <__aeabi_dadd+0xdc>
    661e:	e124      	b.n	686a <__aeabi_dadd+0x326>
    6620:	2020      	movs	r0, #32
    6622:	1bc0      	subs	r0, r0, r7
    6624:	1c1a      	adds	r2, r3, #0
    6626:	4681      	mov	r9, r0
    6628:	4082      	lsls	r2, r0
    662a:	4658      	mov	r0, fp
    662c:	40f8      	lsrs	r0, r7
    662e:	4302      	orrs	r2, r0
    6630:	4694      	mov	ip, r2
    6632:	4658      	mov	r0, fp
    6634:	464a      	mov	r2, r9
    6636:	4090      	lsls	r0, r2
    6638:	1e42      	subs	r2, r0, #1
    663a:	4190      	sbcs	r0, r2
    663c:	40fb      	lsrs	r3, r7
    663e:	4662      	mov	r2, ip
    6640:	4302      	orrs	r2, r0
    6642:	1c1f      	adds	r7, r3, #0
    6644:	1aa2      	subs	r2, r4, r2
    6646:	4294      	cmp	r4, r2
    6648:	41a4      	sbcs	r4, r4
    664a:	4264      	negs	r4, r4
    664c:	1bc9      	subs	r1, r1, r7
    664e:	1b09      	subs	r1, r1, r4
    6650:	1c14      	adds	r4, r2, #0
    6652:	020b      	lsls	r3, r1, #8
    6654:	d59f      	bpl.n	6596 <__aeabi_dadd+0x52>
    6656:	0249      	lsls	r1, r1, #9
    6658:	0a4f      	lsrs	r7, r1, #9
    665a:	2f00      	cmp	r7, #0
    665c:	d100      	bne.n	6660 <__aeabi_dadd+0x11c>
    665e:	e0c8      	b.n	67f2 <__aeabi_dadd+0x2ae>
    6660:	1c38      	adds	r0, r7, #0
    6662:	f001 fe43 	bl	82ec <__clzsi2>
    6666:	1c02      	adds	r2, r0, #0
    6668:	3a08      	subs	r2, #8
    666a:	2a1f      	cmp	r2, #31
    666c:	dd00      	ble.n	6670 <__aeabi_dadd+0x12c>
    666e:	e0b5      	b.n	67dc <__aeabi_dadd+0x298>
    6670:	2128      	movs	r1, #40	; 0x28
    6672:	1a09      	subs	r1, r1, r0
    6674:	1c20      	adds	r0, r4, #0
    6676:	4097      	lsls	r7, r2
    6678:	40c8      	lsrs	r0, r1
    667a:	4307      	orrs	r7, r0
    667c:	4094      	lsls	r4, r2
    667e:	4295      	cmp	r5, r2
    6680:	dd00      	ble.n	6684 <__aeabi_dadd+0x140>
    6682:	e0b2      	b.n	67ea <__aeabi_dadd+0x2a6>
    6684:	1b55      	subs	r5, r2, r5
    6686:	1c69      	adds	r1, r5, #1
    6688:	291f      	cmp	r1, #31
    668a:	dd00      	ble.n	668e <__aeabi_dadd+0x14a>
    668c:	e0dc      	b.n	6848 <__aeabi_dadd+0x304>
    668e:	221f      	movs	r2, #31
    6690:	1b55      	subs	r5, r2, r5
    6692:	1c3b      	adds	r3, r7, #0
    6694:	1c22      	adds	r2, r4, #0
    6696:	40ab      	lsls	r3, r5
    6698:	40ca      	lsrs	r2, r1
    669a:	40ac      	lsls	r4, r5
    669c:	1e65      	subs	r5, r4, #1
    669e:	41ac      	sbcs	r4, r5
    66a0:	4313      	orrs	r3, r2
    66a2:	40cf      	lsrs	r7, r1
    66a4:	431c      	orrs	r4, r3
    66a6:	1c39      	adds	r1, r7, #0
    66a8:	2500      	movs	r5, #0
    66aa:	e774      	b.n	6596 <__aeabi_dadd+0x52>
    66ac:	2380      	movs	r3, #128	; 0x80
    66ae:	041b      	lsls	r3, r3, #16
    66b0:	400b      	ands	r3, r1
    66b2:	1c37      	adds	r7, r6, #0
    66b4:	2b00      	cmp	r3, #0
    66b6:	d000      	beq.n	66ba <__aeabi_dadd+0x176>
    66b8:	e782      	b.n	65c0 <__aeabi_dadd+0x7c>
    66ba:	4b90      	ldr	r3, [pc, #576]	; (68fc <__aeabi_dadd+0x3b8>)
    66bc:	0748      	lsls	r0, r1, #29
    66be:	08e4      	lsrs	r4, r4, #3
    66c0:	4304      	orrs	r4, r0
    66c2:	08c9      	lsrs	r1, r1, #3
    66c4:	429d      	cmp	r5, r3
    66c6:	d048      	beq.n	675a <__aeabi_dadd+0x216>
    66c8:	0309      	lsls	r1, r1, #12
    66ca:	0b0b      	lsrs	r3, r1, #12
    66cc:	e784      	b.n	65d8 <__aeabi_dadd+0x94>
    66ce:	1aaa      	subs	r2, r5, r2
    66d0:	4694      	mov	ip, r2
    66d2:	2a00      	cmp	r2, #0
    66d4:	dc00      	bgt.n	66d8 <__aeabi_dadd+0x194>
    66d6:	e098      	b.n	680a <__aeabi_dadd+0x2c6>
    66d8:	4650      	mov	r0, sl
    66da:	2800      	cmp	r0, #0
    66dc:	d052      	beq.n	6784 <__aeabi_dadd+0x240>
    66de:	4887      	ldr	r0, [pc, #540]	; (68fc <__aeabi_dadd+0x3b8>)
    66e0:	4285      	cmp	r5, r0
    66e2:	d100      	bne.n	66e6 <__aeabi_dadd+0x1a2>
    66e4:	e757      	b.n	6596 <__aeabi_dadd+0x52>
    66e6:	2080      	movs	r0, #128	; 0x80
    66e8:	0400      	lsls	r0, r0, #16
    66ea:	4303      	orrs	r3, r0
    66ec:	4662      	mov	r2, ip
    66ee:	2a38      	cmp	r2, #56	; 0x38
    66f0:	dd00      	ble.n	66f4 <__aeabi_dadd+0x1b0>
    66f2:	e0fc      	b.n	68ee <__aeabi_dadd+0x3aa>
    66f4:	2a1f      	cmp	r2, #31
    66f6:	dd00      	ble.n	66fa <__aeabi_dadd+0x1b6>
    66f8:	e14a      	b.n	6990 <__aeabi_dadd+0x44c>
    66fa:	2220      	movs	r2, #32
    66fc:	4660      	mov	r0, ip
    66fe:	1a10      	subs	r0, r2, r0
    6700:	1c1a      	adds	r2, r3, #0
    6702:	4082      	lsls	r2, r0
    6704:	4682      	mov	sl, r0
    6706:	4691      	mov	r9, r2
    6708:	4658      	mov	r0, fp
    670a:	4662      	mov	r2, ip
    670c:	40d0      	lsrs	r0, r2
    670e:	464a      	mov	r2, r9
    6710:	4302      	orrs	r2, r0
    6712:	4690      	mov	r8, r2
    6714:	4658      	mov	r0, fp
    6716:	4652      	mov	r2, sl
    6718:	4090      	lsls	r0, r2
    671a:	1e42      	subs	r2, r0, #1
    671c:	4190      	sbcs	r0, r2
    671e:	4642      	mov	r2, r8
    6720:	4302      	orrs	r2, r0
    6722:	4660      	mov	r0, ip
    6724:	40c3      	lsrs	r3, r0
    6726:	1912      	adds	r2, r2, r4
    6728:	42a2      	cmp	r2, r4
    672a:	41a4      	sbcs	r4, r4
    672c:	4264      	negs	r4, r4
    672e:	1859      	adds	r1, r3, r1
    6730:	1909      	adds	r1, r1, r4
    6732:	1c14      	adds	r4, r2, #0
    6734:	0208      	lsls	r0, r1, #8
    6736:	d400      	bmi.n	673a <__aeabi_dadd+0x1f6>
    6738:	e72d      	b.n	6596 <__aeabi_dadd+0x52>
    673a:	4b70      	ldr	r3, [pc, #448]	; (68fc <__aeabi_dadd+0x3b8>)
    673c:	3501      	adds	r5, #1
    673e:	429d      	cmp	r5, r3
    6740:	d100      	bne.n	6744 <__aeabi_dadd+0x200>
    6742:	e122      	b.n	698a <__aeabi_dadd+0x446>
    6744:	4b6e      	ldr	r3, [pc, #440]	; (6900 <__aeabi_dadd+0x3bc>)
    6746:	0860      	lsrs	r0, r4, #1
    6748:	4019      	ands	r1, r3
    674a:	2301      	movs	r3, #1
    674c:	4023      	ands	r3, r4
    674e:	1c1c      	adds	r4, r3, #0
    6750:	4304      	orrs	r4, r0
    6752:	07cb      	lsls	r3, r1, #31
    6754:	431c      	orrs	r4, r3
    6756:	0849      	lsrs	r1, r1, #1
    6758:	e71d      	b.n	6596 <__aeabi_dadd+0x52>
    675a:	1c23      	adds	r3, r4, #0
    675c:	430b      	orrs	r3, r1
    675e:	d03a      	beq.n	67d6 <__aeabi_dadd+0x292>
    6760:	2380      	movs	r3, #128	; 0x80
    6762:	031b      	lsls	r3, r3, #12
    6764:	430b      	orrs	r3, r1
    6766:	031b      	lsls	r3, r3, #12
    6768:	0b1b      	lsrs	r3, r3, #12
    676a:	e735      	b.n	65d8 <__aeabi_dadd+0x94>
    676c:	3f01      	subs	r7, #1
    676e:	2f00      	cmp	r7, #0
    6770:	d165      	bne.n	683e <__aeabi_dadd+0x2fa>
    6772:	4658      	mov	r0, fp
    6774:	1a22      	subs	r2, r4, r0
    6776:	4294      	cmp	r4, r2
    6778:	41a4      	sbcs	r4, r4
    677a:	4264      	negs	r4, r4
    677c:	1ac9      	subs	r1, r1, r3
    677e:	1b09      	subs	r1, r1, r4
    6780:	1c14      	adds	r4, r2, #0
    6782:	e766      	b.n	6652 <__aeabi_dadd+0x10e>
    6784:	4658      	mov	r0, fp
    6786:	4318      	orrs	r0, r3
    6788:	d100      	bne.n	678c <__aeabi_dadd+0x248>
    678a:	e704      	b.n	6596 <__aeabi_dadd+0x52>
    678c:	2201      	movs	r2, #1
    678e:	4252      	negs	r2, r2
    6790:	4494      	add	ip, r2
    6792:	4660      	mov	r0, ip
    6794:	2800      	cmp	r0, #0
    6796:	d000      	beq.n	679a <__aeabi_dadd+0x256>
    6798:	e0c5      	b.n	6926 <__aeabi_dadd+0x3e2>
    679a:	4658      	mov	r0, fp
    679c:	1902      	adds	r2, r0, r4
    679e:	e7c3      	b.n	6728 <__aeabi_dadd+0x1e4>
    67a0:	2f00      	cmp	r7, #0
    67a2:	d173      	bne.n	688c <__aeabi_dadd+0x348>
    67a4:	1c68      	adds	r0, r5, #1
    67a6:	0540      	lsls	r0, r0, #21
    67a8:	0d40      	lsrs	r0, r0, #21
    67aa:	2801      	cmp	r0, #1
    67ac:	dc00      	bgt.n	67b0 <__aeabi_dadd+0x26c>
    67ae:	e0de      	b.n	696e <__aeabi_dadd+0x42a>
    67b0:	465a      	mov	r2, fp
    67b2:	1aa2      	subs	r2, r4, r2
    67b4:	4294      	cmp	r4, r2
    67b6:	41bf      	sbcs	r7, r7
    67b8:	1ac8      	subs	r0, r1, r3
    67ba:	427f      	negs	r7, r7
    67bc:	1bc7      	subs	r7, r0, r7
    67be:	0238      	lsls	r0, r7, #8
    67c0:	d400      	bmi.n	67c4 <__aeabi_dadd+0x280>
    67c2:	e089      	b.n	68d8 <__aeabi_dadd+0x394>
    67c4:	465a      	mov	r2, fp
    67c6:	1b14      	subs	r4, r2, r4
    67c8:	45a3      	cmp	fp, r4
    67ca:	4192      	sbcs	r2, r2
    67cc:	1a59      	subs	r1, r3, r1
    67ce:	4252      	negs	r2, r2
    67d0:	1a8f      	subs	r7, r1, r2
    67d2:	4666      	mov	r6, ip
    67d4:	e741      	b.n	665a <__aeabi_dadd+0x116>
    67d6:	2300      	movs	r3, #0
    67d8:	2400      	movs	r4, #0
    67da:	e6fd      	b.n	65d8 <__aeabi_dadd+0x94>
    67dc:	1c27      	adds	r7, r4, #0
    67de:	3828      	subs	r0, #40	; 0x28
    67e0:	4087      	lsls	r7, r0
    67e2:	2400      	movs	r4, #0
    67e4:	4295      	cmp	r5, r2
    67e6:	dc00      	bgt.n	67ea <__aeabi_dadd+0x2a6>
    67e8:	e74c      	b.n	6684 <__aeabi_dadd+0x140>
    67ea:	4945      	ldr	r1, [pc, #276]	; (6900 <__aeabi_dadd+0x3bc>)
    67ec:	1aad      	subs	r5, r5, r2
    67ee:	4039      	ands	r1, r7
    67f0:	e6d1      	b.n	6596 <__aeabi_dadd+0x52>
    67f2:	1c20      	adds	r0, r4, #0
    67f4:	f001 fd7a 	bl	82ec <__clzsi2>
    67f8:	3020      	adds	r0, #32
    67fa:	e734      	b.n	6666 <__aeabi_dadd+0x122>
    67fc:	465a      	mov	r2, fp
    67fe:	431a      	orrs	r2, r3
    6800:	1e53      	subs	r3, r2, #1
    6802:	419a      	sbcs	r2, r3
    6804:	b2d2      	uxtb	r2, r2
    6806:	2700      	movs	r7, #0
    6808:	e71c      	b.n	6644 <__aeabi_dadd+0x100>
    680a:	2a00      	cmp	r2, #0
    680c:	d000      	beq.n	6810 <__aeabi_dadd+0x2cc>
    680e:	e0dc      	b.n	69ca <__aeabi_dadd+0x486>
    6810:	1c68      	adds	r0, r5, #1
    6812:	0542      	lsls	r2, r0, #21
    6814:	0d52      	lsrs	r2, r2, #21
    6816:	2a01      	cmp	r2, #1
    6818:	dc00      	bgt.n	681c <__aeabi_dadd+0x2d8>
    681a:	e08d      	b.n	6938 <__aeabi_dadd+0x3f4>
    681c:	4d37      	ldr	r5, [pc, #220]	; (68fc <__aeabi_dadd+0x3b8>)
    681e:	42a8      	cmp	r0, r5
    6820:	d100      	bne.n	6824 <__aeabi_dadd+0x2e0>
    6822:	e0f3      	b.n	6a0c <__aeabi_dadd+0x4c8>
    6824:	465d      	mov	r5, fp
    6826:	192a      	adds	r2, r5, r4
    6828:	42a2      	cmp	r2, r4
    682a:	41a4      	sbcs	r4, r4
    682c:	4264      	negs	r4, r4
    682e:	1859      	adds	r1, r3, r1
    6830:	1909      	adds	r1, r1, r4
    6832:	07cc      	lsls	r4, r1, #31
    6834:	0852      	lsrs	r2, r2, #1
    6836:	4314      	orrs	r4, r2
    6838:	0849      	lsrs	r1, r1, #1
    683a:	1c05      	adds	r5, r0, #0
    683c:	e6ab      	b.n	6596 <__aeabi_dadd+0x52>
    683e:	482f      	ldr	r0, [pc, #188]	; (68fc <__aeabi_dadd+0x3b8>)
    6840:	4285      	cmp	r5, r0
    6842:	d000      	beq.n	6846 <__aeabi_dadd+0x302>
    6844:	e6e6      	b.n	6614 <__aeabi_dadd+0xd0>
    6846:	e6a6      	b.n	6596 <__aeabi_dadd+0x52>
    6848:	1c2b      	adds	r3, r5, #0
    684a:	3b1f      	subs	r3, #31
    684c:	1c3a      	adds	r2, r7, #0
    684e:	40da      	lsrs	r2, r3
    6850:	1c13      	adds	r3, r2, #0
    6852:	2920      	cmp	r1, #32
    6854:	d06c      	beq.n	6930 <__aeabi_dadd+0x3ec>
    6856:	223f      	movs	r2, #63	; 0x3f
    6858:	1b55      	subs	r5, r2, r5
    685a:	40af      	lsls	r7, r5
    685c:	433c      	orrs	r4, r7
    685e:	1e60      	subs	r0, r4, #1
    6860:	4184      	sbcs	r4, r0
    6862:	431c      	orrs	r4, r3
    6864:	2100      	movs	r1, #0
    6866:	2500      	movs	r5, #0
    6868:	e695      	b.n	6596 <__aeabi_dadd+0x52>
    686a:	1c38      	adds	r0, r7, #0
    686c:	3820      	subs	r0, #32
    686e:	1c1a      	adds	r2, r3, #0
    6870:	40c2      	lsrs	r2, r0
    6872:	1c10      	adds	r0, r2, #0
    6874:	2f20      	cmp	r7, #32
    6876:	d05d      	beq.n	6934 <__aeabi_dadd+0x3f0>
    6878:	2240      	movs	r2, #64	; 0x40
    687a:	1bd7      	subs	r7, r2, r7
    687c:	40bb      	lsls	r3, r7
    687e:	465a      	mov	r2, fp
    6880:	431a      	orrs	r2, r3
    6882:	1e53      	subs	r3, r2, #1
    6884:	419a      	sbcs	r2, r3
    6886:	4302      	orrs	r2, r0
    6888:	2700      	movs	r7, #0
    688a:	e6db      	b.n	6644 <__aeabi_dadd+0x100>
    688c:	2d00      	cmp	r5, #0
    688e:	d03b      	beq.n	6908 <__aeabi_dadd+0x3c4>
    6890:	4d1a      	ldr	r5, [pc, #104]	; (68fc <__aeabi_dadd+0x3b8>)
    6892:	45aa      	cmp	sl, r5
    6894:	d100      	bne.n	6898 <__aeabi_dadd+0x354>
    6896:	e093      	b.n	69c0 <__aeabi_dadd+0x47c>
    6898:	2580      	movs	r5, #128	; 0x80
    689a:	042d      	lsls	r5, r5, #16
    689c:	427f      	negs	r7, r7
    689e:	4329      	orrs	r1, r5
    68a0:	2f38      	cmp	r7, #56	; 0x38
    68a2:	dd00      	ble.n	68a6 <__aeabi_dadd+0x362>
    68a4:	e0ac      	b.n	6a00 <__aeabi_dadd+0x4bc>
    68a6:	2f1f      	cmp	r7, #31
    68a8:	dd00      	ble.n	68ac <__aeabi_dadd+0x368>
    68aa:	e129      	b.n	6b00 <__aeabi_dadd+0x5bc>
    68ac:	2520      	movs	r5, #32
    68ae:	1bed      	subs	r5, r5, r7
    68b0:	1c08      	adds	r0, r1, #0
    68b2:	1c26      	adds	r6, r4, #0
    68b4:	40a8      	lsls	r0, r5
    68b6:	40fe      	lsrs	r6, r7
    68b8:	40ac      	lsls	r4, r5
    68ba:	4306      	orrs	r6, r0
    68bc:	1e65      	subs	r5, r4, #1
    68be:	41ac      	sbcs	r4, r5
    68c0:	4334      	orrs	r4, r6
    68c2:	40f9      	lsrs	r1, r7
    68c4:	465d      	mov	r5, fp
    68c6:	1b2c      	subs	r4, r5, r4
    68c8:	45a3      	cmp	fp, r4
    68ca:	4192      	sbcs	r2, r2
    68cc:	1a5b      	subs	r3, r3, r1
    68ce:	4252      	negs	r2, r2
    68d0:	1a99      	subs	r1, r3, r2
    68d2:	4655      	mov	r5, sl
    68d4:	4666      	mov	r6, ip
    68d6:	e6bc      	b.n	6652 <__aeabi_dadd+0x10e>
    68d8:	1c13      	adds	r3, r2, #0
    68da:	433b      	orrs	r3, r7
    68dc:	1c14      	adds	r4, r2, #0
    68de:	2b00      	cmp	r3, #0
    68e0:	d000      	beq.n	68e4 <__aeabi_dadd+0x3a0>
    68e2:	e6ba      	b.n	665a <__aeabi_dadd+0x116>
    68e4:	2700      	movs	r7, #0
    68e6:	2100      	movs	r1, #0
    68e8:	2500      	movs	r5, #0
    68ea:	2400      	movs	r4, #0
    68ec:	e6e5      	b.n	66ba <__aeabi_dadd+0x176>
    68ee:	465a      	mov	r2, fp
    68f0:	431a      	orrs	r2, r3
    68f2:	1e53      	subs	r3, r2, #1
    68f4:	419a      	sbcs	r2, r3
    68f6:	b2d2      	uxtb	r2, r2
    68f8:	2300      	movs	r3, #0
    68fa:	e714      	b.n	6726 <__aeabi_dadd+0x1e2>
    68fc:	000007ff 	.word	0x000007ff
    6900:	ff7fffff 	.word	0xff7fffff
    6904:	800fffff 	.word	0x800fffff
    6908:	1c0d      	adds	r5, r1, #0
    690a:	4325      	orrs	r5, r4
    690c:	d058      	beq.n	69c0 <__aeabi_dadd+0x47c>
    690e:	43ff      	mvns	r7, r7
    6910:	2f00      	cmp	r7, #0
    6912:	d151      	bne.n	69b8 <__aeabi_dadd+0x474>
    6914:	1b04      	subs	r4, r0, r4
    6916:	45a3      	cmp	fp, r4
    6918:	4192      	sbcs	r2, r2
    691a:	1a59      	subs	r1, r3, r1
    691c:	4252      	negs	r2, r2
    691e:	1a89      	subs	r1, r1, r2
    6920:	4655      	mov	r5, sl
    6922:	4666      	mov	r6, ip
    6924:	e695      	b.n	6652 <__aeabi_dadd+0x10e>
    6926:	4896      	ldr	r0, [pc, #600]	; (6b80 <__aeabi_dadd+0x63c>)
    6928:	4285      	cmp	r5, r0
    692a:	d000      	beq.n	692e <__aeabi_dadd+0x3ea>
    692c:	e6de      	b.n	66ec <__aeabi_dadd+0x1a8>
    692e:	e632      	b.n	6596 <__aeabi_dadd+0x52>
    6930:	2700      	movs	r7, #0
    6932:	e793      	b.n	685c <__aeabi_dadd+0x318>
    6934:	2300      	movs	r3, #0
    6936:	e7a2      	b.n	687e <__aeabi_dadd+0x33a>
    6938:	1c08      	adds	r0, r1, #0
    693a:	4320      	orrs	r0, r4
    693c:	2d00      	cmp	r5, #0
    693e:	d000      	beq.n	6942 <__aeabi_dadd+0x3fe>
    6940:	e0c4      	b.n	6acc <__aeabi_dadd+0x588>
    6942:	2800      	cmp	r0, #0
    6944:	d100      	bne.n	6948 <__aeabi_dadd+0x404>
    6946:	e0f7      	b.n	6b38 <__aeabi_dadd+0x5f4>
    6948:	4658      	mov	r0, fp
    694a:	4318      	orrs	r0, r3
    694c:	d100      	bne.n	6950 <__aeabi_dadd+0x40c>
    694e:	e622      	b.n	6596 <__aeabi_dadd+0x52>
    6950:	4658      	mov	r0, fp
    6952:	1902      	adds	r2, r0, r4
    6954:	42a2      	cmp	r2, r4
    6956:	41a4      	sbcs	r4, r4
    6958:	4264      	negs	r4, r4
    695a:	1859      	adds	r1, r3, r1
    695c:	1909      	adds	r1, r1, r4
    695e:	1c14      	adds	r4, r2, #0
    6960:	020a      	lsls	r2, r1, #8
    6962:	d400      	bmi.n	6966 <__aeabi_dadd+0x422>
    6964:	e617      	b.n	6596 <__aeabi_dadd+0x52>
    6966:	4b87      	ldr	r3, [pc, #540]	; (6b84 <__aeabi_dadd+0x640>)
    6968:	2501      	movs	r5, #1
    696a:	4019      	ands	r1, r3
    696c:	e613      	b.n	6596 <__aeabi_dadd+0x52>
    696e:	1c08      	adds	r0, r1, #0
    6970:	4320      	orrs	r0, r4
    6972:	2d00      	cmp	r5, #0
    6974:	d139      	bne.n	69ea <__aeabi_dadd+0x4a6>
    6976:	2800      	cmp	r0, #0
    6978:	d171      	bne.n	6a5e <__aeabi_dadd+0x51a>
    697a:	4659      	mov	r1, fp
    697c:	4319      	orrs	r1, r3
    697e:	d003      	beq.n	6988 <__aeabi_dadd+0x444>
    6980:	1c19      	adds	r1, r3, #0
    6982:	465c      	mov	r4, fp
    6984:	4666      	mov	r6, ip
    6986:	e606      	b.n	6596 <__aeabi_dadd+0x52>
    6988:	2700      	movs	r7, #0
    698a:	2100      	movs	r1, #0
    698c:	2400      	movs	r4, #0
    698e:	e694      	b.n	66ba <__aeabi_dadd+0x176>
    6990:	4660      	mov	r0, ip
    6992:	3820      	subs	r0, #32
    6994:	1c1a      	adds	r2, r3, #0
    6996:	40c2      	lsrs	r2, r0
    6998:	4660      	mov	r0, ip
    699a:	4691      	mov	r9, r2
    699c:	2820      	cmp	r0, #32
    699e:	d100      	bne.n	69a2 <__aeabi_dadd+0x45e>
    69a0:	e0ac      	b.n	6afc <__aeabi_dadd+0x5b8>
    69a2:	2240      	movs	r2, #64	; 0x40
    69a4:	1a12      	subs	r2, r2, r0
    69a6:	4093      	lsls	r3, r2
    69a8:	465a      	mov	r2, fp
    69aa:	431a      	orrs	r2, r3
    69ac:	1e53      	subs	r3, r2, #1
    69ae:	419a      	sbcs	r2, r3
    69b0:	464b      	mov	r3, r9
    69b2:	431a      	orrs	r2, r3
    69b4:	2300      	movs	r3, #0
    69b6:	e6b6      	b.n	6726 <__aeabi_dadd+0x1e2>
    69b8:	4d71      	ldr	r5, [pc, #452]	; (6b80 <__aeabi_dadd+0x63c>)
    69ba:	45aa      	cmp	sl, r5
    69bc:	d000      	beq.n	69c0 <__aeabi_dadd+0x47c>
    69be:	e76f      	b.n	68a0 <__aeabi_dadd+0x35c>
    69c0:	1c19      	adds	r1, r3, #0
    69c2:	465c      	mov	r4, fp
    69c4:	4655      	mov	r5, sl
    69c6:	4666      	mov	r6, ip
    69c8:	e5e5      	b.n	6596 <__aeabi_dadd+0x52>
    69ca:	2d00      	cmp	r5, #0
    69cc:	d122      	bne.n	6a14 <__aeabi_dadd+0x4d0>
    69ce:	1c0d      	adds	r5, r1, #0
    69d0:	4325      	orrs	r5, r4
    69d2:	d077      	beq.n	6ac4 <__aeabi_dadd+0x580>
    69d4:	43d5      	mvns	r5, r2
    69d6:	2d00      	cmp	r5, #0
    69d8:	d171      	bne.n	6abe <__aeabi_dadd+0x57a>
    69da:	445c      	add	r4, fp
    69dc:	455c      	cmp	r4, fp
    69de:	4192      	sbcs	r2, r2
    69e0:	1859      	adds	r1, r3, r1
    69e2:	4252      	negs	r2, r2
    69e4:	1889      	adds	r1, r1, r2
    69e6:	4655      	mov	r5, sl
    69e8:	e6a4      	b.n	6734 <__aeabi_dadd+0x1f0>
    69ea:	2800      	cmp	r0, #0
    69ec:	d14d      	bne.n	6a8a <__aeabi_dadd+0x546>
    69ee:	4659      	mov	r1, fp
    69f0:	4319      	orrs	r1, r3
    69f2:	d100      	bne.n	69f6 <__aeabi_dadd+0x4b2>
    69f4:	e094      	b.n	6b20 <__aeabi_dadd+0x5dc>
    69f6:	1c19      	adds	r1, r3, #0
    69f8:	465c      	mov	r4, fp
    69fa:	4666      	mov	r6, ip
    69fc:	4d60      	ldr	r5, [pc, #384]	; (6b80 <__aeabi_dadd+0x63c>)
    69fe:	e5ca      	b.n	6596 <__aeabi_dadd+0x52>
    6a00:	430c      	orrs	r4, r1
    6a02:	1e61      	subs	r1, r4, #1
    6a04:	418c      	sbcs	r4, r1
    6a06:	b2e4      	uxtb	r4, r4
    6a08:	2100      	movs	r1, #0
    6a0a:	e75b      	b.n	68c4 <__aeabi_dadd+0x380>
    6a0c:	1c05      	adds	r5, r0, #0
    6a0e:	2100      	movs	r1, #0
    6a10:	2400      	movs	r4, #0
    6a12:	e652      	b.n	66ba <__aeabi_dadd+0x176>
    6a14:	4d5a      	ldr	r5, [pc, #360]	; (6b80 <__aeabi_dadd+0x63c>)
    6a16:	45aa      	cmp	sl, r5
    6a18:	d054      	beq.n	6ac4 <__aeabi_dadd+0x580>
    6a1a:	4255      	negs	r5, r2
    6a1c:	2280      	movs	r2, #128	; 0x80
    6a1e:	0410      	lsls	r0, r2, #16
    6a20:	4301      	orrs	r1, r0
    6a22:	2d38      	cmp	r5, #56	; 0x38
    6a24:	dd00      	ble.n	6a28 <__aeabi_dadd+0x4e4>
    6a26:	e081      	b.n	6b2c <__aeabi_dadd+0x5e8>
    6a28:	2d1f      	cmp	r5, #31
    6a2a:	dd00      	ble.n	6a2e <__aeabi_dadd+0x4ea>
    6a2c:	e092      	b.n	6b54 <__aeabi_dadd+0x610>
    6a2e:	2220      	movs	r2, #32
    6a30:	1b50      	subs	r0, r2, r5
    6a32:	1c0a      	adds	r2, r1, #0
    6a34:	4684      	mov	ip, r0
    6a36:	4082      	lsls	r2, r0
    6a38:	1c20      	adds	r0, r4, #0
    6a3a:	40e8      	lsrs	r0, r5
    6a3c:	4302      	orrs	r2, r0
    6a3e:	4690      	mov	r8, r2
    6a40:	4662      	mov	r2, ip
    6a42:	4094      	lsls	r4, r2
    6a44:	1e60      	subs	r0, r4, #1
    6a46:	4184      	sbcs	r4, r0
    6a48:	4642      	mov	r2, r8
    6a4a:	4314      	orrs	r4, r2
    6a4c:	40e9      	lsrs	r1, r5
    6a4e:	445c      	add	r4, fp
    6a50:	455c      	cmp	r4, fp
    6a52:	4192      	sbcs	r2, r2
    6a54:	18cb      	adds	r3, r1, r3
    6a56:	4252      	negs	r2, r2
    6a58:	1899      	adds	r1, r3, r2
    6a5a:	4655      	mov	r5, sl
    6a5c:	e66a      	b.n	6734 <__aeabi_dadd+0x1f0>
    6a5e:	4658      	mov	r0, fp
    6a60:	4318      	orrs	r0, r3
    6a62:	d100      	bne.n	6a66 <__aeabi_dadd+0x522>
    6a64:	e597      	b.n	6596 <__aeabi_dadd+0x52>
    6a66:	4658      	mov	r0, fp
    6a68:	1a27      	subs	r7, r4, r0
    6a6a:	42bc      	cmp	r4, r7
    6a6c:	4192      	sbcs	r2, r2
    6a6e:	1ac8      	subs	r0, r1, r3
    6a70:	4252      	negs	r2, r2
    6a72:	1a80      	subs	r0, r0, r2
    6a74:	0202      	lsls	r2, r0, #8
    6a76:	d566      	bpl.n	6b46 <__aeabi_dadd+0x602>
    6a78:	4658      	mov	r0, fp
    6a7a:	1b04      	subs	r4, r0, r4
    6a7c:	45a3      	cmp	fp, r4
    6a7e:	4192      	sbcs	r2, r2
    6a80:	1a59      	subs	r1, r3, r1
    6a82:	4252      	negs	r2, r2
    6a84:	1a89      	subs	r1, r1, r2
    6a86:	4666      	mov	r6, ip
    6a88:	e585      	b.n	6596 <__aeabi_dadd+0x52>
    6a8a:	4658      	mov	r0, fp
    6a8c:	4318      	orrs	r0, r3
    6a8e:	d033      	beq.n	6af8 <__aeabi_dadd+0x5b4>
    6a90:	0748      	lsls	r0, r1, #29
    6a92:	08e4      	lsrs	r4, r4, #3
    6a94:	4304      	orrs	r4, r0
    6a96:	2080      	movs	r0, #128	; 0x80
    6a98:	08c9      	lsrs	r1, r1, #3
    6a9a:	0300      	lsls	r0, r0, #12
    6a9c:	4201      	tst	r1, r0
    6a9e:	d008      	beq.n	6ab2 <__aeabi_dadd+0x56e>
    6aa0:	08dd      	lsrs	r5, r3, #3
    6aa2:	4205      	tst	r5, r0
    6aa4:	d105      	bne.n	6ab2 <__aeabi_dadd+0x56e>
    6aa6:	4659      	mov	r1, fp
    6aa8:	08ca      	lsrs	r2, r1, #3
    6aaa:	075c      	lsls	r4, r3, #29
    6aac:	4314      	orrs	r4, r2
    6aae:	1c29      	adds	r1, r5, #0
    6ab0:	4666      	mov	r6, ip
    6ab2:	0f63      	lsrs	r3, r4, #29
    6ab4:	00c9      	lsls	r1, r1, #3
    6ab6:	4319      	orrs	r1, r3
    6ab8:	00e4      	lsls	r4, r4, #3
    6aba:	4d31      	ldr	r5, [pc, #196]	; (6b80 <__aeabi_dadd+0x63c>)
    6abc:	e56b      	b.n	6596 <__aeabi_dadd+0x52>
    6abe:	4a30      	ldr	r2, [pc, #192]	; (6b80 <__aeabi_dadd+0x63c>)
    6ac0:	4592      	cmp	sl, r2
    6ac2:	d1ae      	bne.n	6a22 <__aeabi_dadd+0x4de>
    6ac4:	1c19      	adds	r1, r3, #0
    6ac6:	465c      	mov	r4, fp
    6ac8:	4655      	mov	r5, sl
    6aca:	e564      	b.n	6596 <__aeabi_dadd+0x52>
    6acc:	2800      	cmp	r0, #0
    6ace:	d036      	beq.n	6b3e <__aeabi_dadd+0x5fa>
    6ad0:	4658      	mov	r0, fp
    6ad2:	4318      	orrs	r0, r3
    6ad4:	d010      	beq.n	6af8 <__aeabi_dadd+0x5b4>
    6ad6:	2580      	movs	r5, #128	; 0x80
    6ad8:	0748      	lsls	r0, r1, #29
    6ada:	08e4      	lsrs	r4, r4, #3
    6adc:	08c9      	lsrs	r1, r1, #3
    6ade:	032d      	lsls	r5, r5, #12
    6ae0:	4304      	orrs	r4, r0
    6ae2:	4229      	tst	r1, r5
    6ae4:	d0e5      	beq.n	6ab2 <__aeabi_dadd+0x56e>
    6ae6:	08d8      	lsrs	r0, r3, #3
    6ae8:	4228      	tst	r0, r5
    6aea:	d1e2      	bne.n	6ab2 <__aeabi_dadd+0x56e>
    6aec:	465d      	mov	r5, fp
    6aee:	08ea      	lsrs	r2, r5, #3
    6af0:	075c      	lsls	r4, r3, #29
    6af2:	4314      	orrs	r4, r2
    6af4:	1c01      	adds	r1, r0, #0
    6af6:	e7dc      	b.n	6ab2 <__aeabi_dadd+0x56e>
    6af8:	4d21      	ldr	r5, [pc, #132]	; (6b80 <__aeabi_dadd+0x63c>)
    6afa:	e54c      	b.n	6596 <__aeabi_dadd+0x52>
    6afc:	2300      	movs	r3, #0
    6afe:	e753      	b.n	69a8 <__aeabi_dadd+0x464>
    6b00:	1c3d      	adds	r5, r7, #0
    6b02:	3d20      	subs	r5, #32
    6b04:	1c0a      	adds	r2, r1, #0
    6b06:	40ea      	lsrs	r2, r5
    6b08:	1c15      	adds	r5, r2, #0
    6b0a:	2f20      	cmp	r7, #32
    6b0c:	d034      	beq.n	6b78 <__aeabi_dadd+0x634>
    6b0e:	2640      	movs	r6, #64	; 0x40
    6b10:	1bf7      	subs	r7, r6, r7
    6b12:	40b9      	lsls	r1, r7
    6b14:	430c      	orrs	r4, r1
    6b16:	1e61      	subs	r1, r4, #1
    6b18:	418c      	sbcs	r4, r1
    6b1a:	432c      	orrs	r4, r5
    6b1c:	2100      	movs	r1, #0
    6b1e:	e6d1      	b.n	68c4 <__aeabi_dadd+0x380>
    6b20:	2180      	movs	r1, #128	; 0x80
    6b22:	2700      	movs	r7, #0
    6b24:	03c9      	lsls	r1, r1, #15
    6b26:	4d16      	ldr	r5, [pc, #88]	; (6b80 <__aeabi_dadd+0x63c>)
    6b28:	2400      	movs	r4, #0
    6b2a:	e5c6      	b.n	66ba <__aeabi_dadd+0x176>
    6b2c:	430c      	orrs	r4, r1
    6b2e:	1e61      	subs	r1, r4, #1
    6b30:	418c      	sbcs	r4, r1
    6b32:	b2e4      	uxtb	r4, r4
    6b34:	2100      	movs	r1, #0
    6b36:	e78a      	b.n	6a4e <__aeabi_dadd+0x50a>
    6b38:	1c19      	adds	r1, r3, #0
    6b3a:	465c      	mov	r4, fp
    6b3c:	e52b      	b.n	6596 <__aeabi_dadd+0x52>
    6b3e:	1c19      	adds	r1, r3, #0
    6b40:	465c      	mov	r4, fp
    6b42:	4d0f      	ldr	r5, [pc, #60]	; (6b80 <__aeabi_dadd+0x63c>)
    6b44:	e527      	b.n	6596 <__aeabi_dadd+0x52>
    6b46:	1c03      	adds	r3, r0, #0
    6b48:	433b      	orrs	r3, r7
    6b4a:	d100      	bne.n	6b4e <__aeabi_dadd+0x60a>
    6b4c:	e71c      	b.n	6988 <__aeabi_dadd+0x444>
    6b4e:	1c01      	adds	r1, r0, #0
    6b50:	1c3c      	adds	r4, r7, #0
    6b52:	e520      	b.n	6596 <__aeabi_dadd+0x52>
    6b54:	2020      	movs	r0, #32
    6b56:	4240      	negs	r0, r0
    6b58:	1940      	adds	r0, r0, r5
    6b5a:	1c0a      	adds	r2, r1, #0
    6b5c:	40c2      	lsrs	r2, r0
    6b5e:	4690      	mov	r8, r2
    6b60:	2d20      	cmp	r5, #32
    6b62:	d00b      	beq.n	6b7c <__aeabi_dadd+0x638>
    6b64:	2040      	movs	r0, #64	; 0x40
    6b66:	1b45      	subs	r5, r0, r5
    6b68:	40a9      	lsls	r1, r5
    6b6a:	430c      	orrs	r4, r1
    6b6c:	1e61      	subs	r1, r4, #1
    6b6e:	418c      	sbcs	r4, r1
    6b70:	4645      	mov	r5, r8
    6b72:	432c      	orrs	r4, r5
    6b74:	2100      	movs	r1, #0
    6b76:	e76a      	b.n	6a4e <__aeabi_dadd+0x50a>
    6b78:	2100      	movs	r1, #0
    6b7a:	e7cb      	b.n	6b14 <__aeabi_dadd+0x5d0>
    6b7c:	2100      	movs	r1, #0
    6b7e:	e7f4      	b.n	6b6a <__aeabi_dadd+0x626>
    6b80:	000007ff 	.word	0x000007ff
    6b84:	ff7fffff 	.word	0xff7fffff

00006b88 <__aeabi_ddiv>:
    6b88:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b8a:	4656      	mov	r6, sl
    6b8c:	4644      	mov	r4, r8
    6b8e:	465f      	mov	r7, fp
    6b90:	464d      	mov	r5, r9
    6b92:	b4f0      	push	{r4, r5, r6, r7}
    6b94:	1c1f      	adds	r7, r3, #0
    6b96:	030b      	lsls	r3, r1, #12
    6b98:	0b1b      	lsrs	r3, r3, #12
    6b9a:	4698      	mov	r8, r3
    6b9c:	004b      	lsls	r3, r1, #1
    6b9e:	b087      	sub	sp, #28
    6ba0:	1c04      	adds	r4, r0, #0
    6ba2:	4681      	mov	r9, r0
    6ba4:	0d5b      	lsrs	r3, r3, #21
    6ba6:	0fc8      	lsrs	r0, r1, #31
    6ba8:	1c16      	adds	r6, r2, #0
    6baa:	469a      	mov	sl, r3
    6bac:	9000      	str	r0, [sp, #0]
    6bae:	2b00      	cmp	r3, #0
    6bb0:	d051      	beq.n	6c56 <__aeabi_ddiv+0xce>
    6bb2:	4b6a      	ldr	r3, [pc, #424]	; (6d5c <__aeabi_ddiv+0x1d4>)
    6bb4:	459a      	cmp	sl, r3
    6bb6:	d031      	beq.n	6c1c <__aeabi_ddiv+0x94>
    6bb8:	2280      	movs	r2, #128	; 0x80
    6bba:	4641      	mov	r1, r8
    6bbc:	0352      	lsls	r2, r2, #13
    6bbe:	430a      	orrs	r2, r1
    6bc0:	0f63      	lsrs	r3, r4, #29
    6bc2:	00d2      	lsls	r2, r2, #3
    6bc4:	431a      	orrs	r2, r3
    6bc6:	4b66      	ldr	r3, [pc, #408]	; (6d60 <__aeabi_ddiv+0x1d8>)
    6bc8:	4690      	mov	r8, r2
    6bca:	2500      	movs	r5, #0
    6bcc:	00e2      	lsls	r2, r4, #3
    6bce:	4691      	mov	r9, r2
    6bd0:	449a      	add	sl, r3
    6bd2:	2400      	movs	r4, #0
    6bd4:	9502      	str	r5, [sp, #8]
    6bd6:	033b      	lsls	r3, r7, #12
    6bd8:	0b1b      	lsrs	r3, r3, #12
    6bda:	469b      	mov	fp, r3
    6bdc:	0ffd      	lsrs	r5, r7, #31
    6bde:	007b      	lsls	r3, r7, #1
    6be0:	1c31      	adds	r1, r6, #0
    6be2:	0d5b      	lsrs	r3, r3, #21
    6be4:	9501      	str	r5, [sp, #4]
    6be6:	d060      	beq.n	6caa <__aeabi_ddiv+0x122>
    6be8:	4a5c      	ldr	r2, [pc, #368]	; (6d5c <__aeabi_ddiv+0x1d4>)
    6bea:	4293      	cmp	r3, r2
    6bec:	d054      	beq.n	6c98 <__aeabi_ddiv+0x110>
    6bee:	2180      	movs	r1, #128	; 0x80
    6bf0:	4658      	mov	r0, fp
    6bf2:	0349      	lsls	r1, r1, #13
    6bf4:	4301      	orrs	r1, r0
    6bf6:	0f72      	lsrs	r2, r6, #29
    6bf8:	00c9      	lsls	r1, r1, #3
    6bfa:	4311      	orrs	r1, r2
    6bfc:	4a58      	ldr	r2, [pc, #352]	; (6d60 <__aeabi_ddiv+0x1d8>)
    6bfe:	468b      	mov	fp, r1
    6c00:	189b      	adds	r3, r3, r2
    6c02:	00f1      	lsls	r1, r6, #3
    6c04:	2000      	movs	r0, #0
    6c06:	9a00      	ldr	r2, [sp, #0]
    6c08:	4304      	orrs	r4, r0
    6c0a:	406a      	eors	r2, r5
    6c0c:	9203      	str	r2, [sp, #12]
    6c0e:	2c0f      	cmp	r4, #15
    6c10:	d900      	bls.n	6c14 <__aeabi_ddiv+0x8c>
    6c12:	e0ad      	b.n	6d70 <__aeabi_ddiv+0x1e8>
    6c14:	4e53      	ldr	r6, [pc, #332]	; (6d64 <__aeabi_ddiv+0x1dc>)
    6c16:	00a4      	lsls	r4, r4, #2
    6c18:	5934      	ldr	r4, [r6, r4]
    6c1a:	46a7      	mov	pc, r4
    6c1c:	4640      	mov	r0, r8
    6c1e:	4304      	orrs	r4, r0
    6c20:	d16e      	bne.n	6d00 <__aeabi_ddiv+0x178>
    6c22:	2100      	movs	r1, #0
    6c24:	2502      	movs	r5, #2
    6c26:	2408      	movs	r4, #8
    6c28:	4688      	mov	r8, r1
    6c2a:	4689      	mov	r9, r1
    6c2c:	9502      	str	r5, [sp, #8]
    6c2e:	e7d2      	b.n	6bd6 <__aeabi_ddiv+0x4e>
    6c30:	9c00      	ldr	r4, [sp, #0]
    6c32:	9802      	ldr	r0, [sp, #8]
    6c34:	46c3      	mov	fp, r8
    6c36:	4649      	mov	r1, r9
    6c38:	9401      	str	r4, [sp, #4]
    6c3a:	2802      	cmp	r0, #2
    6c3c:	d064      	beq.n	6d08 <__aeabi_ddiv+0x180>
    6c3e:	2803      	cmp	r0, #3
    6c40:	d100      	bne.n	6c44 <__aeabi_ddiv+0xbc>
    6c42:	e2ab      	b.n	719c <__aeabi_ddiv+0x614>
    6c44:	2801      	cmp	r0, #1
    6c46:	d000      	beq.n	6c4a <__aeabi_ddiv+0xc2>
    6c48:	e238      	b.n	70bc <__aeabi_ddiv+0x534>
    6c4a:	9a01      	ldr	r2, [sp, #4]
    6c4c:	2400      	movs	r4, #0
    6c4e:	4002      	ands	r2, r0
    6c50:	2500      	movs	r5, #0
    6c52:	46a1      	mov	r9, r4
    6c54:	e060      	b.n	6d18 <__aeabi_ddiv+0x190>
    6c56:	4643      	mov	r3, r8
    6c58:	4323      	orrs	r3, r4
    6c5a:	d04a      	beq.n	6cf2 <__aeabi_ddiv+0x16a>
    6c5c:	4640      	mov	r0, r8
    6c5e:	2800      	cmp	r0, #0
    6c60:	d100      	bne.n	6c64 <__aeabi_ddiv+0xdc>
    6c62:	e1c0      	b.n	6fe6 <__aeabi_ddiv+0x45e>
    6c64:	f001 fb42 	bl	82ec <__clzsi2>
    6c68:	1e03      	subs	r3, r0, #0
    6c6a:	2b27      	cmp	r3, #39	; 0x27
    6c6c:	dd00      	ble.n	6c70 <__aeabi_ddiv+0xe8>
    6c6e:	e1b3      	b.n	6fd8 <__aeabi_ddiv+0x450>
    6c70:	2128      	movs	r1, #40	; 0x28
    6c72:	1a0d      	subs	r5, r1, r0
    6c74:	1c21      	adds	r1, r4, #0
    6c76:	3b08      	subs	r3, #8
    6c78:	4642      	mov	r2, r8
    6c7a:	40e9      	lsrs	r1, r5
    6c7c:	409a      	lsls	r2, r3
    6c7e:	1c0d      	adds	r5, r1, #0
    6c80:	4315      	orrs	r5, r2
    6c82:	1c22      	adds	r2, r4, #0
    6c84:	409a      	lsls	r2, r3
    6c86:	46a8      	mov	r8, r5
    6c88:	4691      	mov	r9, r2
    6c8a:	4b37      	ldr	r3, [pc, #220]	; (6d68 <__aeabi_ddiv+0x1e0>)
    6c8c:	2500      	movs	r5, #0
    6c8e:	1a1b      	subs	r3, r3, r0
    6c90:	469a      	mov	sl, r3
    6c92:	2400      	movs	r4, #0
    6c94:	9502      	str	r5, [sp, #8]
    6c96:	e79e      	b.n	6bd6 <__aeabi_ddiv+0x4e>
    6c98:	465a      	mov	r2, fp
    6c9a:	4316      	orrs	r6, r2
    6c9c:	2003      	movs	r0, #3
    6c9e:	2e00      	cmp	r6, #0
    6ca0:	d1b1      	bne.n	6c06 <__aeabi_ddiv+0x7e>
    6ca2:	46b3      	mov	fp, r6
    6ca4:	2100      	movs	r1, #0
    6ca6:	2002      	movs	r0, #2
    6ca8:	e7ad      	b.n	6c06 <__aeabi_ddiv+0x7e>
    6caa:	465a      	mov	r2, fp
    6cac:	4332      	orrs	r2, r6
    6cae:	d01b      	beq.n	6ce8 <__aeabi_ddiv+0x160>
    6cb0:	465b      	mov	r3, fp
    6cb2:	2b00      	cmp	r3, #0
    6cb4:	d100      	bne.n	6cb8 <__aeabi_ddiv+0x130>
    6cb6:	e18a      	b.n	6fce <__aeabi_ddiv+0x446>
    6cb8:	4658      	mov	r0, fp
    6cba:	f001 fb17 	bl	82ec <__clzsi2>
    6cbe:	2827      	cmp	r0, #39	; 0x27
    6cc0:	dd00      	ble.n	6cc4 <__aeabi_ddiv+0x13c>
    6cc2:	e17d      	b.n	6fc0 <__aeabi_ddiv+0x438>
    6cc4:	2228      	movs	r2, #40	; 0x28
    6cc6:	1a17      	subs	r7, r2, r0
    6cc8:	1c01      	adds	r1, r0, #0
    6cca:	1c32      	adds	r2, r6, #0
    6ccc:	3908      	subs	r1, #8
    6cce:	465b      	mov	r3, fp
    6cd0:	40fa      	lsrs	r2, r7
    6cd2:	408b      	lsls	r3, r1
    6cd4:	1c17      	adds	r7, r2, #0
    6cd6:	431f      	orrs	r7, r3
    6cd8:	1c33      	adds	r3, r6, #0
    6cda:	408b      	lsls	r3, r1
    6cdc:	46bb      	mov	fp, r7
    6cde:	1c19      	adds	r1, r3, #0
    6ce0:	4b21      	ldr	r3, [pc, #132]	; (6d68 <__aeabi_ddiv+0x1e0>)
    6ce2:	1a1b      	subs	r3, r3, r0
    6ce4:	2000      	movs	r0, #0
    6ce6:	e78e      	b.n	6c06 <__aeabi_ddiv+0x7e>
    6ce8:	2700      	movs	r7, #0
    6cea:	46bb      	mov	fp, r7
    6cec:	2100      	movs	r1, #0
    6cee:	2001      	movs	r0, #1
    6cf0:	e789      	b.n	6c06 <__aeabi_ddiv+0x7e>
    6cf2:	2000      	movs	r0, #0
    6cf4:	2501      	movs	r5, #1
    6cf6:	2404      	movs	r4, #4
    6cf8:	4680      	mov	r8, r0
    6cfa:	4681      	mov	r9, r0
    6cfc:	9502      	str	r5, [sp, #8]
    6cfe:	e76a      	b.n	6bd6 <__aeabi_ddiv+0x4e>
    6d00:	2503      	movs	r5, #3
    6d02:	240c      	movs	r4, #12
    6d04:	9502      	str	r5, [sp, #8]
    6d06:	e766      	b.n	6bd6 <__aeabi_ddiv+0x4e>
    6d08:	9c01      	ldr	r4, [sp, #4]
    6d0a:	9403      	str	r4, [sp, #12]
    6d0c:	9d03      	ldr	r5, [sp, #12]
    6d0e:	2201      	movs	r2, #1
    6d10:	402a      	ands	r2, r5
    6d12:	2400      	movs	r4, #0
    6d14:	4d11      	ldr	r5, [pc, #68]	; (6d5c <__aeabi_ddiv+0x1d4>)
    6d16:	46a1      	mov	r9, r4
    6d18:	2000      	movs	r0, #0
    6d1a:	2100      	movs	r1, #0
    6d1c:	0324      	lsls	r4, r4, #12
    6d1e:	0b26      	lsrs	r6, r4, #12
    6d20:	0d0c      	lsrs	r4, r1, #20
    6d22:	0524      	lsls	r4, r4, #20
    6d24:	4b11      	ldr	r3, [pc, #68]	; (6d6c <__aeabi_ddiv+0x1e4>)
    6d26:	4334      	orrs	r4, r6
    6d28:	052d      	lsls	r5, r5, #20
    6d2a:	4023      	ands	r3, r4
    6d2c:	432b      	orrs	r3, r5
    6d2e:	005b      	lsls	r3, r3, #1
    6d30:	085b      	lsrs	r3, r3, #1
    6d32:	07d2      	lsls	r2, r2, #31
    6d34:	1c19      	adds	r1, r3, #0
    6d36:	4648      	mov	r0, r9
    6d38:	4311      	orrs	r1, r2
    6d3a:	b007      	add	sp, #28
    6d3c:	bc3c      	pop	{r2, r3, r4, r5}
    6d3e:	4690      	mov	r8, r2
    6d40:	4699      	mov	r9, r3
    6d42:	46a2      	mov	sl, r4
    6d44:	46ab      	mov	fp, r5
    6d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d48:	2200      	movs	r2, #0
    6d4a:	2480      	movs	r4, #128	; 0x80
    6d4c:	0324      	lsls	r4, r4, #12
    6d4e:	4691      	mov	r9, r2
    6d50:	4d02      	ldr	r5, [pc, #8]	; (6d5c <__aeabi_ddiv+0x1d4>)
    6d52:	e7e1      	b.n	6d18 <__aeabi_ddiv+0x190>
    6d54:	2400      	movs	r4, #0
    6d56:	2500      	movs	r5, #0
    6d58:	46a1      	mov	r9, r4
    6d5a:	e7dd      	b.n	6d18 <__aeabi_ddiv+0x190>
    6d5c:	000007ff 	.word	0x000007ff
    6d60:	fffffc01 	.word	0xfffffc01
    6d64:	00008864 	.word	0x00008864
    6d68:	fffffc0d 	.word	0xfffffc0d
    6d6c:	800fffff 	.word	0x800fffff
    6d70:	4655      	mov	r5, sl
    6d72:	1aed      	subs	r5, r5, r3
    6d74:	9504      	str	r5, [sp, #16]
    6d76:	45d8      	cmp	r8, fp
    6d78:	d900      	bls.n	6d7c <__aeabi_ddiv+0x1f4>
    6d7a:	e153      	b.n	7024 <__aeabi_ddiv+0x49c>
    6d7c:	d100      	bne.n	6d80 <__aeabi_ddiv+0x1f8>
    6d7e:	e14e      	b.n	701e <__aeabi_ddiv+0x496>
    6d80:	9c04      	ldr	r4, [sp, #16]
    6d82:	2500      	movs	r5, #0
    6d84:	3c01      	subs	r4, #1
    6d86:	464e      	mov	r6, r9
    6d88:	9404      	str	r4, [sp, #16]
    6d8a:	4647      	mov	r7, r8
    6d8c:	46a9      	mov	r9, r5
    6d8e:	4658      	mov	r0, fp
    6d90:	0203      	lsls	r3, r0, #8
    6d92:	0e0c      	lsrs	r4, r1, #24
    6d94:	431c      	orrs	r4, r3
    6d96:	0209      	lsls	r1, r1, #8
    6d98:	0c25      	lsrs	r5, r4, #16
    6d9a:	0423      	lsls	r3, r4, #16
    6d9c:	0c1b      	lsrs	r3, r3, #16
    6d9e:	9100      	str	r1, [sp, #0]
    6da0:	1c38      	adds	r0, r7, #0
    6da2:	1c29      	adds	r1, r5, #0
    6da4:	9301      	str	r3, [sp, #4]
    6da6:	f7fe fbd1 	bl	554c <__aeabi_uidiv>
    6daa:	9901      	ldr	r1, [sp, #4]
    6dac:	4683      	mov	fp, r0
    6dae:	4341      	muls	r1, r0
    6db0:	1c38      	adds	r0, r7, #0
    6db2:	468a      	mov	sl, r1
    6db4:	1c29      	adds	r1, r5, #0
    6db6:	f7fe fc0d 	bl	55d4 <__aeabi_uidivmod>
    6dba:	0c33      	lsrs	r3, r6, #16
    6dbc:	0409      	lsls	r1, r1, #16
    6dbe:	4319      	orrs	r1, r3
    6dc0:	458a      	cmp	sl, r1
    6dc2:	d90c      	bls.n	6dde <__aeabi_ddiv+0x256>
    6dc4:	465b      	mov	r3, fp
    6dc6:	1909      	adds	r1, r1, r4
    6dc8:	3b01      	subs	r3, #1
    6dca:	428c      	cmp	r4, r1
    6dcc:	d900      	bls.n	6dd0 <__aeabi_ddiv+0x248>
    6dce:	e147      	b.n	7060 <__aeabi_ddiv+0x4d8>
    6dd0:	458a      	cmp	sl, r1
    6dd2:	d800      	bhi.n	6dd6 <__aeabi_ddiv+0x24e>
    6dd4:	e144      	b.n	7060 <__aeabi_ddiv+0x4d8>
    6dd6:	2202      	movs	r2, #2
    6dd8:	4252      	negs	r2, r2
    6dda:	4493      	add	fp, r2
    6ddc:	1909      	adds	r1, r1, r4
    6dde:	4653      	mov	r3, sl
    6de0:	1acb      	subs	r3, r1, r3
    6de2:	1c18      	adds	r0, r3, #0
    6de4:	1c29      	adds	r1, r5, #0
    6de6:	4698      	mov	r8, r3
    6de8:	f7fe fbb0 	bl	554c <__aeabi_uidiv>
    6dec:	1c07      	adds	r7, r0, #0
    6dee:	9801      	ldr	r0, [sp, #4]
    6df0:	1c29      	adds	r1, r5, #0
    6df2:	4378      	muls	r0, r7
    6df4:	4682      	mov	sl, r0
    6df6:	4640      	mov	r0, r8
    6df8:	f7fe fbec 	bl	55d4 <__aeabi_uidivmod>
    6dfc:	0436      	lsls	r6, r6, #16
    6dfe:	040b      	lsls	r3, r1, #16
    6e00:	0c36      	lsrs	r6, r6, #16
    6e02:	4333      	orrs	r3, r6
    6e04:	459a      	cmp	sl, r3
    6e06:	d909      	bls.n	6e1c <__aeabi_ddiv+0x294>
    6e08:	191b      	adds	r3, r3, r4
    6e0a:	1e7a      	subs	r2, r7, #1
    6e0c:	429c      	cmp	r4, r3
    6e0e:	d900      	bls.n	6e12 <__aeabi_ddiv+0x28a>
    6e10:	e124      	b.n	705c <__aeabi_ddiv+0x4d4>
    6e12:	459a      	cmp	sl, r3
    6e14:	d800      	bhi.n	6e18 <__aeabi_ddiv+0x290>
    6e16:	e121      	b.n	705c <__aeabi_ddiv+0x4d4>
    6e18:	3f02      	subs	r7, #2
    6e1a:	191b      	adds	r3, r3, r4
    6e1c:	465e      	mov	r6, fp
    6e1e:	0432      	lsls	r2, r6, #16
    6e20:	4317      	orrs	r7, r2
    6e22:	0c38      	lsrs	r0, r7, #16
    6e24:	46bb      	mov	fp, r7
    6e26:	9e00      	ldr	r6, [sp, #0]
    6e28:	9f00      	ldr	r7, [sp, #0]
    6e2a:	4651      	mov	r1, sl
    6e2c:	0c3f      	lsrs	r7, r7, #16
    6e2e:	0432      	lsls	r2, r6, #16
    6e30:	1a5b      	subs	r3, r3, r1
    6e32:	4659      	mov	r1, fp
    6e34:	46ba      	mov	sl, r7
    6e36:	0c12      	lsrs	r2, r2, #16
    6e38:	040f      	lsls	r7, r1, #16
    6e3a:	0c3f      	lsrs	r7, r7, #16
    6e3c:	4690      	mov	r8, r2
    6e3e:	4651      	mov	r1, sl
    6e40:	437a      	muls	r2, r7
    6e42:	434f      	muls	r7, r1
    6e44:	4641      	mov	r1, r8
    6e46:	4341      	muls	r1, r0
    6e48:	4656      	mov	r6, sl
    6e4a:	4370      	muls	r0, r6
    6e4c:	19cf      	adds	r7, r1, r7
    6e4e:	0c16      	lsrs	r6, r2, #16
    6e50:	19be      	adds	r6, r7, r6
    6e52:	42b1      	cmp	r1, r6
    6e54:	d902      	bls.n	6e5c <__aeabi_ddiv+0x2d4>
    6e56:	2780      	movs	r7, #128	; 0x80
    6e58:	027f      	lsls	r7, r7, #9
    6e5a:	19c0      	adds	r0, r0, r7
    6e5c:	0c31      	lsrs	r1, r6, #16
    6e5e:	0412      	lsls	r2, r2, #16
    6e60:	0436      	lsls	r6, r6, #16
    6e62:	0c12      	lsrs	r2, r2, #16
    6e64:	1840      	adds	r0, r0, r1
    6e66:	18b6      	adds	r6, r6, r2
    6e68:	4283      	cmp	r3, r0
    6e6a:	d200      	bcs.n	6e6e <__aeabi_ddiv+0x2e6>
    6e6c:	e0c4      	b.n	6ff8 <__aeabi_ddiv+0x470>
    6e6e:	d100      	bne.n	6e72 <__aeabi_ddiv+0x2ea>
    6e70:	e0be      	b.n	6ff0 <__aeabi_ddiv+0x468>
    6e72:	1a19      	subs	r1, r3, r0
    6e74:	4648      	mov	r0, r9
    6e76:	1b86      	subs	r6, r0, r6
    6e78:	45b1      	cmp	r9, r6
    6e7a:	41bf      	sbcs	r7, r7
    6e7c:	427f      	negs	r7, r7
    6e7e:	1bcf      	subs	r7, r1, r7
    6e80:	42a7      	cmp	r7, r4
    6e82:	d100      	bne.n	6e86 <__aeabi_ddiv+0x2fe>
    6e84:	e113      	b.n	70ae <__aeabi_ddiv+0x526>
    6e86:	1c29      	adds	r1, r5, #0
    6e88:	1c38      	adds	r0, r7, #0
    6e8a:	f7fe fb5f 	bl	554c <__aeabi_uidiv>
    6e8e:	9901      	ldr	r1, [sp, #4]
    6e90:	9002      	str	r0, [sp, #8]
    6e92:	4341      	muls	r1, r0
    6e94:	1c38      	adds	r0, r7, #0
    6e96:	4689      	mov	r9, r1
    6e98:	1c29      	adds	r1, r5, #0
    6e9a:	f7fe fb9b 	bl	55d4 <__aeabi_uidivmod>
    6e9e:	0c33      	lsrs	r3, r6, #16
    6ea0:	0409      	lsls	r1, r1, #16
    6ea2:	4319      	orrs	r1, r3
    6ea4:	4589      	cmp	r9, r1
    6ea6:	d90c      	bls.n	6ec2 <__aeabi_ddiv+0x33a>
    6ea8:	9b02      	ldr	r3, [sp, #8]
    6eaa:	1909      	adds	r1, r1, r4
    6eac:	3b01      	subs	r3, #1
    6eae:	428c      	cmp	r4, r1
    6eb0:	d900      	bls.n	6eb4 <__aeabi_ddiv+0x32c>
    6eb2:	e0ff      	b.n	70b4 <__aeabi_ddiv+0x52c>
    6eb4:	4589      	cmp	r9, r1
    6eb6:	d800      	bhi.n	6eba <__aeabi_ddiv+0x332>
    6eb8:	e0fc      	b.n	70b4 <__aeabi_ddiv+0x52c>
    6eba:	9f02      	ldr	r7, [sp, #8]
    6ebc:	1909      	adds	r1, r1, r4
    6ebe:	3f02      	subs	r7, #2
    6ec0:	9702      	str	r7, [sp, #8]
    6ec2:	464f      	mov	r7, r9
    6ec4:	1bcf      	subs	r7, r1, r7
    6ec6:	1c38      	adds	r0, r7, #0
    6ec8:	1c29      	adds	r1, r5, #0
    6eca:	9705      	str	r7, [sp, #20]
    6ecc:	f7fe fb3e 	bl	554c <__aeabi_uidiv>
    6ed0:	1c07      	adds	r7, r0, #0
    6ed2:	9801      	ldr	r0, [sp, #4]
    6ed4:	1c29      	adds	r1, r5, #0
    6ed6:	4378      	muls	r0, r7
    6ed8:	4681      	mov	r9, r0
    6eda:	9805      	ldr	r0, [sp, #20]
    6edc:	f7fe fb7a 	bl	55d4 <__aeabi_uidivmod>
    6ee0:	0436      	lsls	r6, r6, #16
    6ee2:	0409      	lsls	r1, r1, #16
    6ee4:	0c36      	lsrs	r6, r6, #16
    6ee6:	430e      	orrs	r6, r1
    6ee8:	45b1      	cmp	r9, r6
    6eea:	d909      	bls.n	6f00 <__aeabi_ddiv+0x378>
    6eec:	1936      	adds	r6, r6, r4
    6eee:	1e7b      	subs	r3, r7, #1
    6ef0:	42b4      	cmp	r4, r6
    6ef2:	d900      	bls.n	6ef6 <__aeabi_ddiv+0x36e>
    6ef4:	e0e0      	b.n	70b8 <__aeabi_ddiv+0x530>
    6ef6:	45b1      	cmp	r9, r6
    6ef8:	d800      	bhi.n	6efc <__aeabi_ddiv+0x374>
    6efa:	e0dd      	b.n	70b8 <__aeabi_ddiv+0x530>
    6efc:	3f02      	subs	r7, #2
    6efe:	1936      	adds	r6, r6, r4
    6f00:	9d02      	ldr	r5, [sp, #8]
    6f02:	4649      	mov	r1, r9
    6f04:	1a76      	subs	r6, r6, r1
    6f06:	0429      	lsls	r1, r5, #16
    6f08:	4339      	orrs	r1, r7
    6f0a:	040b      	lsls	r3, r1, #16
    6f0c:	4657      	mov	r7, sl
    6f0e:	0c0a      	lsrs	r2, r1, #16
    6f10:	0c1b      	lsrs	r3, r3, #16
    6f12:	4640      	mov	r0, r8
    6f14:	4645      	mov	r5, r8
    6f16:	4358      	muls	r0, r3
    6f18:	4355      	muls	r5, r2
    6f1a:	437b      	muls	r3, r7
    6f1c:	437a      	muls	r2, r7
    6f1e:	18eb      	adds	r3, r5, r3
    6f20:	0c07      	lsrs	r7, r0, #16
    6f22:	19db      	adds	r3, r3, r7
    6f24:	429d      	cmp	r5, r3
    6f26:	d902      	bls.n	6f2e <__aeabi_ddiv+0x3a6>
    6f28:	2580      	movs	r5, #128	; 0x80
    6f2a:	026d      	lsls	r5, r5, #9
    6f2c:	1952      	adds	r2, r2, r5
    6f2e:	0c1d      	lsrs	r5, r3, #16
    6f30:	0400      	lsls	r0, r0, #16
    6f32:	041b      	lsls	r3, r3, #16
    6f34:	0c00      	lsrs	r0, r0, #16
    6f36:	1952      	adds	r2, r2, r5
    6f38:	181b      	adds	r3, r3, r0
    6f3a:	4296      	cmp	r6, r2
    6f3c:	d335      	bcc.n	6faa <__aeabi_ddiv+0x422>
    6f3e:	d100      	bne.n	6f42 <__aeabi_ddiv+0x3ba>
    6f40:	e0fc      	b.n	713c <__aeabi_ddiv+0x5b4>
    6f42:	2301      	movs	r3, #1
    6f44:	4319      	orrs	r1, r3
    6f46:	9e04      	ldr	r6, [sp, #16]
    6f48:	4f99      	ldr	r7, [pc, #612]	; (71b0 <__aeabi_ddiv+0x628>)
    6f4a:	19f5      	adds	r5, r6, r7
    6f4c:	2d00      	cmp	r5, #0
    6f4e:	dc00      	bgt.n	6f52 <__aeabi_ddiv+0x3ca>
    6f50:	e0a1      	b.n	7096 <__aeabi_ddiv+0x50e>
    6f52:	0748      	lsls	r0, r1, #29
    6f54:	d009      	beq.n	6f6a <__aeabi_ddiv+0x3e2>
    6f56:	230f      	movs	r3, #15
    6f58:	400b      	ands	r3, r1
    6f5a:	2b04      	cmp	r3, #4
    6f5c:	d005      	beq.n	6f6a <__aeabi_ddiv+0x3e2>
    6f5e:	1d0b      	adds	r3, r1, #4
    6f60:	428b      	cmp	r3, r1
    6f62:	4189      	sbcs	r1, r1
    6f64:	4249      	negs	r1, r1
    6f66:	448b      	add	fp, r1
    6f68:	1c19      	adds	r1, r3, #0
    6f6a:	465a      	mov	r2, fp
    6f6c:	01d2      	lsls	r2, r2, #7
    6f6e:	d507      	bpl.n	6f80 <__aeabi_ddiv+0x3f8>
    6f70:	4b90      	ldr	r3, [pc, #576]	; (71b4 <__aeabi_ddiv+0x62c>)
    6f72:	465c      	mov	r4, fp
    6f74:	9e04      	ldr	r6, [sp, #16]
    6f76:	2780      	movs	r7, #128	; 0x80
    6f78:	401c      	ands	r4, r3
    6f7a:	00ff      	lsls	r7, r7, #3
    6f7c:	46a3      	mov	fp, r4
    6f7e:	19f5      	adds	r5, r6, r7
    6f80:	4b8d      	ldr	r3, [pc, #564]	; (71b8 <__aeabi_ddiv+0x630>)
    6f82:	429d      	cmp	r5, r3
    6f84:	dd7a      	ble.n	707c <__aeabi_ddiv+0x4f4>
    6f86:	9c03      	ldr	r4, [sp, #12]
    6f88:	2201      	movs	r2, #1
    6f8a:	4022      	ands	r2, r4
    6f8c:	2400      	movs	r4, #0
    6f8e:	4d8b      	ldr	r5, [pc, #556]	; (71bc <__aeabi_ddiv+0x634>)
    6f90:	46a1      	mov	r9, r4
    6f92:	e6c1      	b.n	6d18 <__aeabi_ddiv+0x190>
    6f94:	2480      	movs	r4, #128	; 0x80
    6f96:	0324      	lsls	r4, r4, #12
    6f98:	4647      	mov	r7, r8
    6f9a:	4227      	tst	r7, r4
    6f9c:	d14c      	bne.n	7038 <__aeabi_ddiv+0x4b0>
    6f9e:	433c      	orrs	r4, r7
    6fa0:	0324      	lsls	r4, r4, #12
    6fa2:	0b24      	lsrs	r4, r4, #12
    6fa4:	9a00      	ldr	r2, [sp, #0]
    6fa6:	4d85      	ldr	r5, [pc, #532]	; (71bc <__aeabi_ddiv+0x634>)
    6fa8:	e6b6      	b.n	6d18 <__aeabi_ddiv+0x190>
    6faa:	1936      	adds	r6, r6, r4
    6fac:	1e48      	subs	r0, r1, #1
    6fae:	42b4      	cmp	r4, r6
    6fb0:	d95e      	bls.n	7070 <__aeabi_ddiv+0x4e8>
    6fb2:	1c01      	adds	r1, r0, #0
    6fb4:	4296      	cmp	r6, r2
    6fb6:	d1c4      	bne.n	6f42 <__aeabi_ddiv+0x3ba>
    6fb8:	9e00      	ldr	r6, [sp, #0]
    6fba:	429e      	cmp	r6, r3
    6fbc:	d1c1      	bne.n	6f42 <__aeabi_ddiv+0x3ba>
    6fbe:	e7c2      	b.n	6f46 <__aeabi_ddiv+0x3be>
    6fc0:	1c03      	adds	r3, r0, #0
    6fc2:	3b28      	subs	r3, #40	; 0x28
    6fc4:	1c31      	adds	r1, r6, #0
    6fc6:	4099      	lsls	r1, r3
    6fc8:	468b      	mov	fp, r1
    6fca:	2100      	movs	r1, #0
    6fcc:	e688      	b.n	6ce0 <__aeabi_ddiv+0x158>
    6fce:	1c30      	adds	r0, r6, #0
    6fd0:	f001 f98c 	bl	82ec <__clzsi2>
    6fd4:	3020      	adds	r0, #32
    6fd6:	e672      	b.n	6cbe <__aeabi_ddiv+0x136>
    6fd8:	3b28      	subs	r3, #40	; 0x28
    6fda:	1c21      	adds	r1, r4, #0
    6fdc:	4099      	lsls	r1, r3
    6fde:	2200      	movs	r2, #0
    6fe0:	4688      	mov	r8, r1
    6fe2:	4691      	mov	r9, r2
    6fe4:	e651      	b.n	6c8a <__aeabi_ddiv+0x102>
    6fe6:	1c20      	adds	r0, r4, #0
    6fe8:	f001 f980 	bl	82ec <__clzsi2>
    6fec:	3020      	adds	r0, #32
    6fee:	e63b      	b.n	6c68 <__aeabi_ddiv+0xe0>
    6ff0:	2100      	movs	r1, #0
    6ff2:	45b1      	cmp	r9, r6
    6ff4:	d300      	bcc.n	6ff8 <__aeabi_ddiv+0x470>
    6ff6:	e73d      	b.n	6e74 <__aeabi_ddiv+0x2ec>
    6ff8:	9f00      	ldr	r7, [sp, #0]
    6ffa:	465a      	mov	r2, fp
    6ffc:	44b9      	add	r9, r7
    6ffe:	45b9      	cmp	r9, r7
    7000:	41bf      	sbcs	r7, r7
    7002:	427f      	negs	r7, r7
    7004:	193f      	adds	r7, r7, r4
    7006:	18fb      	adds	r3, r7, r3
    7008:	3a01      	subs	r2, #1
    700a:	429c      	cmp	r4, r3
    700c:	d21e      	bcs.n	704c <__aeabi_ddiv+0x4c4>
    700e:	4298      	cmp	r0, r3
    7010:	d900      	bls.n	7014 <__aeabi_ddiv+0x48c>
    7012:	e07e      	b.n	7112 <__aeabi_ddiv+0x58a>
    7014:	d100      	bne.n	7018 <__aeabi_ddiv+0x490>
    7016:	e0b5      	b.n	7184 <__aeabi_ddiv+0x5fc>
    7018:	1a19      	subs	r1, r3, r0
    701a:	4693      	mov	fp, r2
    701c:	e72a      	b.n	6e74 <__aeabi_ddiv+0x2ec>
    701e:	4589      	cmp	r9, r1
    7020:	d800      	bhi.n	7024 <__aeabi_ddiv+0x49c>
    7022:	e6ad      	b.n	6d80 <__aeabi_ddiv+0x1f8>
    7024:	4648      	mov	r0, r9
    7026:	4646      	mov	r6, r8
    7028:	4642      	mov	r2, r8
    702a:	0877      	lsrs	r7, r6, #1
    702c:	07d3      	lsls	r3, r2, #31
    702e:	0846      	lsrs	r6, r0, #1
    7030:	07c0      	lsls	r0, r0, #31
    7032:	431e      	orrs	r6, r3
    7034:	4681      	mov	r9, r0
    7036:	e6aa      	b.n	6d8e <__aeabi_ddiv+0x206>
    7038:	4658      	mov	r0, fp
    703a:	4220      	tst	r0, r4
    703c:	d112      	bne.n	7064 <__aeabi_ddiv+0x4dc>
    703e:	4304      	orrs	r4, r0
    7040:	0324      	lsls	r4, r4, #12
    7042:	1c2a      	adds	r2, r5, #0
    7044:	0b24      	lsrs	r4, r4, #12
    7046:	4689      	mov	r9, r1
    7048:	4d5c      	ldr	r5, [pc, #368]	; (71bc <__aeabi_ddiv+0x634>)
    704a:	e665      	b.n	6d18 <__aeabi_ddiv+0x190>
    704c:	42a3      	cmp	r3, r4
    704e:	d1e3      	bne.n	7018 <__aeabi_ddiv+0x490>
    7050:	9f00      	ldr	r7, [sp, #0]
    7052:	454f      	cmp	r7, r9
    7054:	d9db      	bls.n	700e <__aeabi_ddiv+0x486>
    7056:	1a21      	subs	r1, r4, r0
    7058:	4693      	mov	fp, r2
    705a:	e70b      	b.n	6e74 <__aeabi_ddiv+0x2ec>
    705c:	1c17      	adds	r7, r2, #0
    705e:	e6dd      	b.n	6e1c <__aeabi_ddiv+0x294>
    7060:	469b      	mov	fp, r3
    7062:	e6bc      	b.n	6dde <__aeabi_ddiv+0x256>
    7064:	433c      	orrs	r4, r7
    7066:	0324      	lsls	r4, r4, #12
    7068:	0b24      	lsrs	r4, r4, #12
    706a:	9a00      	ldr	r2, [sp, #0]
    706c:	4d53      	ldr	r5, [pc, #332]	; (71bc <__aeabi_ddiv+0x634>)
    706e:	e653      	b.n	6d18 <__aeabi_ddiv+0x190>
    7070:	42b2      	cmp	r2, r6
    7072:	d859      	bhi.n	7128 <__aeabi_ddiv+0x5a0>
    7074:	d100      	bne.n	7078 <__aeabi_ddiv+0x4f0>
    7076:	e08a      	b.n	718e <__aeabi_ddiv+0x606>
    7078:	1c01      	adds	r1, r0, #0
    707a:	e762      	b.n	6f42 <__aeabi_ddiv+0x3ba>
    707c:	465f      	mov	r7, fp
    707e:	08c9      	lsrs	r1, r1, #3
    7080:	077b      	lsls	r3, r7, #29
    7082:	9e03      	ldr	r6, [sp, #12]
    7084:	430b      	orrs	r3, r1
    7086:	027c      	lsls	r4, r7, #9
    7088:	056d      	lsls	r5, r5, #21
    708a:	2201      	movs	r2, #1
    708c:	4699      	mov	r9, r3
    708e:	0b24      	lsrs	r4, r4, #12
    7090:	0d6d      	lsrs	r5, r5, #21
    7092:	4032      	ands	r2, r6
    7094:	e640      	b.n	6d18 <__aeabi_ddiv+0x190>
    7096:	4b4a      	ldr	r3, [pc, #296]	; (71c0 <__aeabi_ddiv+0x638>)
    7098:	9f04      	ldr	r7, [sp, #16]
    709a:	1bdb      	subs	r3, r3, r7
    709c:	2b38      	cmp	r3, #56	; 0x38
    709e:	dd10      	ble.n	70c2 <__aeabi_ddiv+0x53a>
    70a0:	9c03      	ldr	r4, [sp, #12]
    70a2:	2201      	movs	r2, #1
    70a4:	4022      	ands	r2, r4
    70a6:	2400      	movs	r4, #0
    70a8:	2500      	movs	r5, #0
    70aa:	46a1      	mov	r9, r4
    70ac:	e634      	b.n	6d18 <__aeabi_ddiv+0x190>
    70ae:	2101      	movs	r1, #1
    70b0:	4249      	negs	r1, r1
    70b2:	e748      	b.n	6f46 <__aeabi_ddiv+0x3be>
    70b4:	9302      	str	r3, [sp, #8]
    70b6:	e704      	b.n	6ec2 <__aeabi_ddiv+0x33a>
    70b8:	1c1f      	adds	r7, r3, #0
    70ba:	e721      	b.n	6f00 <__aeabi_ddiv+0x378>
    70bc:	9c01      	ldr	r4, [sp, #4]
    70be:	9403      	str	r4, [sp, #12]
    70c0:	e741      	b.n	6f46 <__aeabi_ddiv+0x3be>
    70c2:	2b1f      	cmp	r3, #31
    70c4:	dc40      	bgt.n	7148 <__aeabi_ddiv+0x5c0>
    70c6:	483f      	ldr	r0, [pc, #252]	; (71c4 <__aeabi_ddiv+0x63c>)
    70c8:	9f04      	ldr	r7, [sp, #16]
    70ca:	1c0c      	adds	r4, r1, #0
    70cc:	183a      	adds	r2, r7, r0
    70ce:	4658      	mov	r0, fp
    70d0:	4091      	lsls	r1, r2
    70d2:	40dc      	lsrs	r4, r3
    70d4:	4090      	lsls	r0, r2
    70d6:	4320      	orrs	r0, r4
    70d8:	1c0a      	adds	r2, r1, #0
    70da:	1e51      	subs	r1, r2, #1
    70dc:	418a      	sbcs	r2, r1
    70de:	1c01      	adds	r1, r0, #0
    70e0:	4311      	orrs	r1, r2
    70e2:	465a      	mov	r2, fp
    70e4:	40da      	lsrs	r2, r3
    70e6:	1c13      	adds	r3, r2, #0
    70e8:	0748      	lsls	r0, r1, #29
    70ea:	d009      	beq.n	7100 <__aeabi_ddiv+0x578>
    70ec:	220f      	movs	r2, #15
    70ee:	400a      	ands	r2, r1
    70f0:	2a04      	cmp	r2, #4
    70f2:	d005      	beq.n	7100 <__aeabi_ddiv+0x578>
    70f4:	1d0a      	adds	r2, r1, #4
    70f6:	428a      	cmp	r2, r1
    70f8:	4189      	sbcs	r1, r1
    70fa:	4249      	negs	r1, r1
    70fc:	185b      	adds	r3, r3, r1
    70fe:	1c11      	adds	r1, r2, #0
    7100:	021a      	lsls	r2, r3, #8
    7102:	d534      	bpl.n	716e <__aeabi_ddiv+0x5e6>
    7104:	9c03      	ldr	r4, [sp, #12]
    7106:	2201      	movs	r2, #1
    7108:	4022      	ands	r2, r4
    710a:	2400      	movs	r4, #0
    710c:	2501      	movs	r5, #1
    710e:	46a1      	mov	r9, r4
    7110:	e602      	b.n	6d18 <__aeabi_ddiv+0x190>
    7112:	9f00      	ldr	r7, [sp, #0]
    7114:	2102      	movs	r1, #2
    7116:	4249      	negs	r1, r1
    7118:	44b9      	add	r9, r7
    711a:	448b      	add	fp, r1
    711c:	45b9      	cmp	r9, r7
    711e:	4189      	sbcs	r1, r1
    7120:	4249      	negs	r1, r1
    7122:	1909      	adds	r1, r1, r4
    7124:	18cb      	adds	r3, r1, r3
    7126:	e6a4      	b.n	6e72 <__aeabi_ddiv+0x2ea>
    7128:	9d00      	ldr	r5, [sp, #0]
    712a:	1e88      	subs	r0, r1, #2
    712c:	0069      	lsls	r1, r5, #1
    712e:	42a9      	cmp	r1, r5
    7130:	41ad      	sbcs	r5, r5
    7132:	426d      	negs	r5, r5
    7134:	192c      	adds	r4, r5, r4
    7136:	1936      	adds	r6, r6, r4
    7138:	9100      	str	r1, [sp, #0]
    713a:	e73a      	b.n	6fb2 <__aeabi_ddiv+0x42a>
    713c:	2b00      	cmp	r3, #0
    713e:	d000      	beq.n	7142 <__aeabi_ddiv+0x5ba>
    7140:	e733      	b.n	6faa <__aeabi_ddiv+0x422>
    7142:	2400      	movs	r4, #0
    7144:	9400      	str	r4, [sp, #0]
    7146:	e737      	b.n	6fb8 <__aeabi_ddiv+0x430>
    7148:	4a1f      	ldr	r2, [pc, #124]	; (71c8 <__aeabi_ddiv+0x640>)
    714a:	9c04      	ldr	r4, [sp, #16]
    714c:	465d      	mov	r5, fp
    714e:	1b12      	subs	r2, r2, r4
    7150:	40d5      	lsrs	r5, r2
    7152:	1c2a      	adds	r2, r5, #0
    7154:	2b20      	cmp	r3, #32
    7156:	d01f      	beq.n	7198 <__aeabi_ddiv+0x610>
    7158:	4e1c      	ldr	r6, [pc, #112]	; (71cc <__aeabi_ddiv+0x644>)
    715a:	465f      	mov	r7, fp
    715c:	19a3      	adds	r3, r4, r6
    715e:	409f      	lsls	r7, r3
    7160:	1c3b      	adds	r3, r7, #0
    7162:	4319      	orrs	r1, r3
    7164:	1e4b      	subs	r3, r1, #1
    7166:	4199      	sbcs	r1, r3
    7168:	4311      	orrs	r1, r2
    716a:	2300      	movs	r3, #0
    716c:	e7bc      	b.n	70e8 <__aeabi_ddiv+0x560>
    716e:	075a      	lsls	r2, r3, #29
    7170:	08c9      	lsrs	r1, r1, #3
    7172:	430a      	orrs	r2, r1
    7174:	9f03      	ldr	r7, [sp, #12]
    7176:	4691      	mov	r9, r2
    7178:	025b      	lsls	r3, r3, #9
    717a:	2201      	movs	r2, #1
    717c:	0b1c      	lsrs	r4, r3, #12
    717e:	403a      	ands	r2, r7
    7180:	2500      	movs	r5, #0
    7182:	e5c9      	b.n	6d18 <__aeabi_ddiv+0x190>
    7184:	454e      	cmp	r6, r9
    7186:	d8c4      	bhi.n	7112 <__aeabi_ddiv+0x58a>
    7188:	4693      	mov	fp, r2
    718a:	2100      	movs	r1, #0
    718c:	e672      	b.n	6e74 <__aeabi_ddiv+0x2ec>
    718e:	9f00      	ldr	r7, [sp, #0]
    7190:	429f      	cmp	r7, r3
    7192:	d3c9      	bcc.n	7128 <__aeabi_ddiv+0x5a0>
    7194:	1c01      	adds	r1, r0, #0
    7196:	e70f      	b.n	6fb8 <__aeabi_ddiv+0x430>
    7198:	2300      	movs	r3, #0
    719a:	e7e2      	b.n	7162 <__aeabi_ddiv+0x5da>
    719c:	2480      	movs	r4, #128	; 0x80
    719e:	0324      	lsls	r4, r4, #12
    71a0:	465f      	mov	r7, fp
    71a2:	433c      	orrs	r4, r7
    71a4:	0324      	lsls	r4, r4, #12
    71a6:	0b24      	lsrs	r4, r4, #12
    71a8:	9a01      	ldr	r2, [sp, #4]
    71aa:	4689      	mov	r9, r1
    71ac:	4d03      	ldr	r5, [pc, #12]	; (71bc <__aeabi_ddiv+0x634>)
    71ae:	e5b3      	b.n	6d18 <__aeabi_ddiv+0x190>
    71b0:	000003ff 	.word	0x000003ff
    71b4:	feffffff 	.word	0xfeffffff
    71b8:	000007fe 	.word	0x000007fe
    71bc:	000007ff 	.word	0x000007ff
    71c0:	fffffc02 	.word	0xfffffc02
    71c4:	0000041e 	.word	0x0000041e
    71c8:	fffffbe2 	.word	0xfffffbe2
    71cc:	0000043e 	.word	0x0000043e

000071d0 <__eqdf2>:
    71d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    71d2:	465f      	mov	r7, fp
    71d4:	4656      	mov	r6, sl
    71d6:	464d      	mov	r5, r9
    71d8:	4644      	mov	r4, r8
    71da:	b4f0      	push	{r4, r5, r6, r7}
    71dc:	1c0d      	adds	r5, r1, #0
    71de:	1c04      	adds	r4, r0, #0
    71e0:	4680      	mov	r8, r0
    71e2:	0fe8      	lsrs	r0, r5, #31
    71e4:	4681      	mov	r9, r0
    71e6:	0318      	lsls	r0, r3, #12
    71e8:	030f      	lsls	r7, r1, #12
    71ea:	0b00      	lsrs	r0, r0, #12
    71ec:	0b3f      	lsrs	r7, r7, #12
    71ee:	b083      	sub	sp, #12
    71f0:	4684      	mov	ip, r0
    71f2:	481b      	ldr	r0, [pc, #108]	; (7260 <__eqdf2+0x90>)
    71f4:	9700      	str	r7, [sp, #0]
    71f6:	0049      	lsls	r1, r1, #1
    71f8:	005e      	lsls	r6, r3, #1
    71fa:	0fdf      	lsrs	r7, r3, #31
    71fc:	0d49      	lsrs	r1, r1, #21
    71fe:	4692      	mov	sl, r2
    7200:	0d76      	lsrs	r6, r6, #21
    7202:	46bb      	mov	fp, r7
    7204:	4281      	cmp	r1, r0
    7206:	d00c      	beq.n	7222 <__eqdf2+0x52>
    7208:	4815      	ldr	r0, [pc, #84]	; (7260 <__eqdf2+0x90>)
    720a:	4286      	cmp	r6, r0
    720c:	d010      	beq.n	7230 <__eqdf2+0x60>
    720e:	2001      	movs	r0, #1
    7210:	42b1      	cmp	r1, r6
    7212:	d015      	beq.n	7240 <__eqdf2+0x70>
    7214:	b003      	add	sp, #12
    7216:	bc3c      	pop	{r2, r3, r4, r5}
    7218:	4690      	mov	r8, r2
    721a:	4699      	mov	r9, r3
    721c:	46a2      	mov	sl, r4
    721e:	46ab      	mov	fp, r5
    7220:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7222:	9f00      	ldr	r7, [sp, #0]
    7224:	2001      	movs	r0, #1
    7226:	4327      	orrs	r7, r4
    7228:	d1f4      	bne.n	7214 <__eqdf2+0x44>
    722a:	480d      	ldr	r0, [pc, #52]	; (7260 <__eqdf2+0x90>)
    722c:	4286      	cmp	r6, r0
    722e:	d1ee      	bne.n	720e <__eqdf2+0x3e>
    7230:	4660      	mov	r0, ip
    7232:	4302      	orrs	r2, r0
    7234:	2001      	movs	r0, #1
    7236:	2a00      	cmp	r2, #0
    7238:	d1ec      	bne.n	7214 <__eqdf2+0x44>
    723a:	2001      	movs	r0, #1
    723c:	42b1      	cmp	r1, r6
    723e:	d1e9      	bne.n	7214 <__eqdf2+0x44>
    7240:	9b00      	ldr	r3, [sp, #0]
    7242:	4563      	cmp	r3, ip
    7244:	d1e6      	bne.n	7214 <__eqdf2+0x44>
    7246:	45d0      	cmp	r8, sl
    7248:	d1e4      	bne.n	7214 <__eqdf2+0x44>
    724a:	45d9      	cmp	r9, fp
    724c:	d006      	beq.n	725c <__eqdf2+0x8c>
    724e:	2900      	cmp	r1, #0
    7250:	d1e0      	bne.n	7214 <__eqdf2+0x44>
    7252:	431c      	orrs	r4, r3
    7254:	1c20      	adds	r0, r4, #0
    7256:	1e44      	subs	r4, r0, #1
    7258:	41a0      	sbcs	r0, r4
    725a:	e7db      	b.n	7214 <__eqdf2+0x44>
    725c:	2000      	movs	r0, #0
    725e:	e7d9      	b.n	7214 <__eqdf2+0x44>
    7260:	000007ff 	.word	0x000007ff

00007264 <__gedf2>:
    7264:	b5f0      	push	{r4, r5, r6, r7, lr}
    7266:	465f      	mov	r7, fp
    7268:	4656      	mov	r6, sl
    726a:	464d      	mov	r5, r9
    726c:	4644      	mov	r4, r8
    726e:	b4f0      	push	{r4, r5, r6, r7}
    7270:	0fcd      	lsrs	r5, r1, #31
    7272:	0fde      	lsrs	r6, r3, #31
    7274:	46ac      	mov	ip, r5
    7276:	031d      	lsls	r5, r3, #12
    7278:	0b2d      	lsrs	r5, r5, #12
    727a:	46b1      	mov	r9, r6
    727c:	4e37      	ldr	r6, [pc, #220]	; (735c <__gedf2+0xf8>)
    727e:	030f      	lsls	r7, r1, #12
    7280:	004c      	lsls	r4, r1, #1
    7282:	46ab      	mov	fp, r5
    7284:	005d      	lsls	r5, r3, #1
    7286:	4680      	mov	r8, r0
    7288:	0b3f      	lsrs	r7, r7, #12
    728a:	0d64      	lsrs	r4, r4, #21
    728c:	4692      	mov	sl, r2
    728e:	0d6d      	lsrs	r5, r5, #21
    7290:	42b4      	cmp	r4, r6
    7292:	d032      	beq.n	72fa <__gedf2+0x96>
    7294:	4e31      	ldr	r6, [pc, #196]	; (735c <__gedf2+0xf8>)
    7296:	42b5      	cmp	r5, r6
    7298:	d035      	beq.n	7306 <__gedf2+0xa2>
    729a:	2c00      	cmp	r4, #0
    729c:	d10e      	bne.n	72bc <__gedf2+0x58>
    729e:	4338      	orrs	r0, r7
    72a0:	4241      	negs	r1, r0
    72a2:	4141      	adcs	r1, r0
    72a4:	1c08      	adds	r0, r1, #0
    72a6:	2d00      	cmp	r5, #0
    72a8:	d00b      	beq.n	72c2 <__gedf2+0x5e>
    72aa:	2900      	cmp	r1, #0
    72ac:	d119      	bne.n	72e2 <__gedf2+0x7e>
    72ae:	45cc      	cmp	ip, r9
    72b0:	d02d      	beq.n	730e <__gedf2+0xaa>
    72b2:	4665      	mov	r5, ip
    72b4:	4268      	negs	r0, r5
    72b6:	2301      	movs	r3, #1
    72b8:	4318      	orrs	r0, r3
    72ba:	e018      	b.n	72ee <__gedf2+0x8a>
    72bc:	2d00      	cmp	r5, #0
    72be:	d1f6      	bne.n	72ae <__gedf2+0x4a>
    72c0:	1c28      	adds	r0, r5, #0
    72c2:	4659      	mov	r1, fp
    72c4:	430a      	orrs	r2, r1
    72c6:	4253      	negs	r3, r2
    72c8:	4153      	adcs	r3, r2
    72ca:	2800      	cmp	r0, #0
    72cc:	d106      	bne.n	72dc <__gedf2+0x78>
    72ce:	2b00      	cmp	r3, #0
    72d0:	d0ed      	beq.n	72ae <__gedf2+0x4a>
    72d2:	4663      	mov	r3, ip
    72d4:	4258      	negs	r0, r3
    72d6:	2301      	movs	r3, #1
    72d8:	4318      	orrs	r0, r3
    72da:	e008      	b.n	72ee <__gedf2+0x8a>
    72dc:	2000      	movs	r0, #0
    72de:	2b00      	cmp	r3, #0
    72e0:	d105      	bne.n	72ee <__gedf2+0x8a>
    72e2:	464a      	mov	r2, r9
    72e4:	4250      	negs	r0, r2
    72e6:	4150      	adcs	r0, r2
    72e8:	4240      	negs	r0, r0
    72ea:	2301      	movs	r3, #1
    72ec:	4318      	orrs	r0, r3
    72ee:	bc3c      	pop	{r2, r3, r4, r5}
    72f0:	4690      	mov	r8, r2
    72f2:	4699      	mov	r9, r3
    72f4:	46a2      	mov	sl, r4
    72f6:	46ab      	mov	fp, r5
    72f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    72fa:	1c3e      	adds	r6, r7, #0
    72fc:	4306      	orrs	r6, r0
    72fe:	d0c9      	beq.n	7294 <__gedf2+0x30>
    7300:	2002      	movs	r0, #2
    7302:	4240      	negs	r0, r0
    7304:	e7f3      	b.n	72ee <__gedf2+0x8a>
    7306:	465e      	mov	r6, fp
    7308:	4316      	orrs	r6, r2
    730a:	d0c6      	beq.n	729a <__gedf2+0x36>
    730c:	e7f8      	b.n	7300 <__gedf2+0x9c>
    730e:	42ac      	cmp	r4, r5
    7310:	dc07      	bgt.n	7322 <__gedf2+0xbe>
    7312:	da0b      	bge.n	732c <__gedf2+0xc8>
    7314:	4661      	mov	r1, ip
    7316:	4248      	negs	r0, r1
    7318:	4148      	adcs	r0, r1
    731a:	4240      	negs	r0, r0
    731c:	2301      	movs	r3, #1
    731e:	4318      	orrs	r0, r3
    7320:	e7e5      	b.n	72ee <__gedf2+0x8a>
    7322:	4666      	mov	r6, ip
    7324:	4270      	negs	r0, r6
    7326:	2301      	movs	r3, #1
    7328:	4318      	orrs	r0, r3
    732a:	e7e0      	b.n	72ee <__gedf2+0x8a>
    732c:	455f      	cmp	r7, fp
    732e:	d80a      	bhi.n	7346 <__gedf2+0xe2>
    7330:	d00e      	beq.n	7350 <__gedf2+0xec>
    7332:	2000      	movs	r0, #0
    7334:	455f      	cmp	r7, fp
    7336:	d2da      	bcs.n	72ee <__gedf2+0x8a>
    7338:	4665      	mov	r5, ip
    733a:	4268      	negs	r0, r5
    733c:	4168      	adcs	r0, r5
    733e:	4240      	negs	r0, r0
    7340:	2301      	movs	r3, #1
    7342:	4318      	orrs	r0, r3
    7344:	e7d3      	b.n	72ee <__gedf2+0x8a>
    7346:	4662      	mov	r2, ip
    7348:	4250      	negs	r0, r2
    734a:	2301      	movs	r3, #1
    734c:	4318      	orrs	r0, r3
    734e:	e7ce      	b.n	72ee <__gedf2+0x8a>
    7350:	45d0      	cmp	r8, sl
    7352:	d8f8      	bhi.n	7346 <__gedf2+0xe2>
    7354:	2000      	movs	r0, #0
    7356:	45d0      	cmp	r8, sl
    7358:	d3ee      	bcc.n	7338 <__gedf2+0xd4>
    735a:	e7c8      	b.n	72ee <__gedf2+0x8a>
    735c:	000007ff 	.word	0x000007ff

00007360 <__ledf2>:
    7360:	b5f0      	push	{r4, r5, r6, r7, lr}
    7362:	4656      	mov	r6, sl
    7364:	464d      	mov	r5, r9
    7366:	4644      	mov	r4, r8
    7368:	465f      	mov	r7, fp
    736a:	b4f0      	push	{r4, r5, r6, r7}
    736c:	1c0d      	adds	r5, r1, #0
    736e:	b083      	sub	sp, #12
    7370:	1c04      	adds	r4, r0, #0
    7372:	9001      	str	r0, [sp, #4]
    7374:	0fe8      	lsrs	r0, r5, #31
    7376:	4681      	mov	r9, r0
    7378:	0318      	lsls	r0, r3, #12
    737a:	030f      	lsls	r7, r1, #12
    737c:	0b00      	lsrs	r0, r0, #12
    737e:	0b3f      	lsrs	r7, r7, #12
    7380:	4684      	mov	ip, r0
    7382:	4835      	ldr	r0, [pc, #212]	; (7458 <__ledf2+0xf8>)
    7384:	9700      	str	r7, [sp, #0]
    7386:	0049      	lsls	r1, r1, #1
    7388:	005e      	lsls	r6, r3, #1
    738a:	0fdf      	lsrs	r7, r3, #31
    738c:	0d49      	lsrs	r1, r1, #21
    738e:	4692      	mov	sl, r2
    7390:	0d76      	lsrs	r6, r6, #21
    7392:	46b8      	mov	r8, r7
    7394:	4281      	cmp	r1, r0
    7396:	d034      	beq.n	7402 <__ledf2+0xa2>
    7398:	482f      	ldr	r0, [pc, #188]	; (7458 <__ledf2+0xf8>)
    739a:	4286      	cmp	r6, r0
    739c:	d036      	beq.n	740c <__ledf2+0xac>
    739e:	2900      	cmp	r1, #0
    73a0:	d018      	beq.n	73d4 <__ledf2+0x74>
    73a2:	2e00      	cmp	r6, #0
    73a4:	d11f      	bne.n	73e6 <__ledf2+0x86>
    73a6:	1c34      	adds	r4, r6, #0
    73a8:	4667      	mov	r7, ip
    73aa:	433a      	orrs	r2, r7
    73ac:	4253      	negs	r3, r2
    73ae:	4153      	adcs	r3, r2
    73b0:	2c00      	cmp	r4, #0
    73b2:	d01f      	beq.n	73f4 <__ledf2+0x94>
    73b4:	2000      	movs	r0, #0
    73b6:	2b00      	cmp	r3, #0
    73b8:	d105      	bne.n	73c6 <__ledf2+0x66>
    73ba:	4642      	mov	r2, r8
    73bc:	4250      	negs	r0, r2
    73be:	4150      	adcs	r0, r2
    73c0:	4240      	negs	r0, r0
    73c2:	2301      	movs	r3, #1
    73c4:	4318      	orrs	r0, r3
    73c6:	b003      	add	sp, #12
    73c8:	bc3c      	pop	{r2, r3, r4, r5}
    73ca:	4690      	mov	r8, r2
    73cc:	4699      	mov	r9, r3
    73ce:	46a2      	mov	sl, r4
    73d0:	46ab      	mov	fp, r5
    73d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    73d4:	9800      	ldr	r0, [sp, #0]
    73d6:	4304      	orrs	r4, r0
    73d8:	4260      	negs	r0, r4
    73da:	4160      	adcs	r0, r4
    73dc:	1c04      	adds	r4, r0, #0
    73de:	2e00      	cmp	r6, #0
    73e0:	d0e2      	beq.n	73a8 <__ledf2+0x48>
    73e2:	2800      	cmp	r0, #0
    73e4:	d1e9      	bne.n	73ba <__ledf2+0x5a>
    73e6:	45c1      	cmp	r9, r8
    73e8:	d015      	beq.n	7416 <__ledf2+0xb6>
    73ea:	464f      	mov	r7, r9
    73ec:	4278      	negs	r0, r7
    73ee:	2301      	movs	r3, #1
    73f0:	4318      	orrs	r0, r3
    73f2:	e7e8      	b.n	73c6 <__ledf2+0x66>
    73f4:	2b00      	cmp	r3, #0
    73f6:	d0f6      	beq.n	73e6 <__ledf2+0x86>
    73f8:	464b      	mov	r3, r9
    73fa:	4258      	negs	r0, r3
    73fc:	2301      	movs	r3, #1
    73fe:	4318      	orrs	r0, r3
    7400:	e7e1      	b.n	73c6 <__ledf2+0x66>
    7402:	9f00      	ldr	r7, [sp, #0]
    7404:	2002      	movs	r0, #2
    7406:	4327      	orrs	r7, r4
    7408:	d1dd      	bne.n	73c6 <__ledf2+0x66>
    740a:	e7c5      	b.n	7398 <__ledf2+0x38>
    740c:	4667      	mov	r7, ip
    740e:	2002      	movs	r0, #2
    7410:	4317      	orrs	r7, r2
    7412:	d1d8      	bne.n	73c6 <__ledf2+0x66>
    7414:	e7c3      	b.n	739e <__ledf2+0x3e>
    7416:	42b1      	cmp	r1, r6
    7418:	dd04      	ble.n	7424 <__ledf2+0xc4>
    741a:	464a      	mov	r2, r9
    741c:	4250      	negs	r0, r2
    741e:	2301      	movs	r3, #1
    7420:	4318      	orrs	r0, r3
    7422:	e7d0      	b.n	73c6 <__ledf2+0x66>
    7424:	42b1      	cmp	r1, r6
    7426:	db07      	blt.n	7438 <__ledf2+0xd8>
    7428:	9800      	ldr	r0, [sp, #0]
    742a:	4560      	cmp	r0, ip
    742c:	d8e4      	bhi.n	73f8 <__ledf2+0x98>
    742e:	d00a      	beq.n	7446 <__ledf2+0xe6>
    7430:	9f00      	ldr	r7, [sp, #0]
    7432:	2000      	movs	r0, #0
    7434:	4567      	cmp	r7, ip
    7436:	d2c6      	bcs.n	73c6 <__ledf2+0x66>
    7438:	464f      	mov	r7, r9
    743a:	4278      	negs	r0, r7
    743c:	4178      	adcs	r0, r7
    743e:	4240      	negs	r0, r0
    7440:	2301      	movs	r3, #1
    7442:	4318      	orrs	r0, r3
    7444:	e7bf      	b.n	73c6 <__ledf2+0x66>
    7446:	9a01      	ldr	r2, [sp, #4]
    7448:	4552      	cmp	r2, sl
    744a:	d8d5      	bhi.n	73f8 <__ledf2+0x98>
    744c:	9a01      	ldr	r2, [sp, #4]
    744e:	2000      	movs	r0, #0
    7450:	4552      	cmp	r2, sl
    7452:	d3f1      	bcc.n	7438 <__ledf2+0xd8>
    7454:	e7b7      	b.n	73c6 <__ledf2+0x66>
    7456:	46c0      	nop			; (mov r8, r8)
    7458:	000007ff 	.word	0x000007ff

0000745c <__aeabi_dmul>:
    745c:	b5f0      	push	{r4, r5, r6, r7, lr}
    745e:	4656      	mov	r6, sl
    7460:	4644      	mov	r4, r8
    7462:	465f      	mov	r7, fp
    7464:	464d      	mov	r5, r9
    7466:	b4f0      	push	{r4, r5, r6, r7}
    7468:	1c1f      	adds	r7, r3, #0
    746a:	030b      	lsls	r3, r1, #12
    746c:	0b1b      	lsrs	r3, r3, #12
    746e:	469a      	mov	sl, r3
    7470:	004b      	lsls	r3, r1, #1
    7472:	b087      	sub	sp, #28
    7474:	1c04      	adds	r4, r0, #0
    7476:	4680      	mov	r8, r0
    7478:	0d5b      	lsrs	r3, r3, #21
    747a:	0fc8      	lsrs	r0, r1, #31
    747c:	1c16      	adds	r6, r2, #0
    747e:	9302      	str	r3, [sp, #8]
    7480:	4681      	mov	r9, r0
    7482:	2b00      	cmp	r3, #0
    7484:	d068      	beq.n	7558 <__aeabi_dmul+0xfc>
    7486:	4b69      	ldr	r3, [pc, #420]	; (762c <__aeabi_dmul+0x1d0>)
    7488:	9902      	ldr	r1, [sp, #8]
    748a:	4299      	cmp	r1, r3
    748c:	d032      	beq.n	74f4 <__aeabi_dmul+0x98>
    748e:	2280      	movs	r2, #128	; 0x80
    7490:	4653      	mov	r3, sl
    7492:	0352      	lsls	r2, r2, #13
    7494:	431a      	orrs	r2, r3
    7496:	00d2      	lsls	r2, r2, #3
    7498:	0f63      	lsrs	r3, r4, #29
    749a:	431a      	orrs	r2, r3
    749c:	4692      	mov	sl, r2
    749e:	4a64      	ldr	r2, [pc, #400]	; (7630 <__aeabi_dmul+0x1d4>)
    74a0:	00e0      	lsls	r0, r4, #3
    74a2:	1889      	adds	r1, r1, r2
    74a4:	4680      	mov	r8, r0
    74a6:	9102      	str	r1, [sp, #8]
    74a8:	2400      	movs	r4, #0
    74aa:	2500      	movs	r5, #0
    74ac:	033b      	lsls	r3, r7, #12
    74ae:	0b1b      	lsrs	r3, r3, #12
    74b0:	469b      	mov	fp, r3
    74b2:	0078      	lsls	r0, r7, #1
    74b4:	0ffb      	lsrs	r3, r7, #31
    74b6:	1c32      	adds	r2, r6, #0
    74b8:	0d40      	lsrs	r0, r0, #21
    74ba:	9303      	str	r3, [sp, #12]
    74bc:	d100      	bne.n	74c0 <__aeabi_dmul+0x64>
    74be:	e075      	b.n	75ac <__aeabi_dmul+0x150>
    74c0:	4b5a      	ldr	r3, [pc, #360]	; (762c <__aeabi_dmul+0x1d0>)
    74c2:	4298      	cmp	r0, r3
    74c4:	d069      	beq.n	759a <__aeabi_dmul+0x13e>
    74c6:	2280      	movs	r2, #128	; 0x80
    74c8:	4659      	mov	r1, fp
    74ca:	0352      	lsls	r2, r2, #13
    74cc:	430a      	orrs	r2, r1
    74ce:	0f73      	lsrs	r3, r6, #29
    74d0:	00d2      	lsls	r2, r2, #3
    74d2:	431a      	orrs	r2, r3
    74d4:	4b56      	ldr	r3, [pc, #344]	; (7630 <__aeabi_dmul+0x1d4>)
    74d6:	4693      	mov	fp, r2
    74d8:	18c0      	adds	r0, r0, r3
    74da:	00f2      	lsls	r2, r6, #3
    74dc:	2300      	movs	r3, #0
    74de:	9903      	ldr	r1, [sp, #12]
    74e0:	464e      	mov	r6, r9
    74e2:	4071      	eors	r1, r6
    74e4:	431c      	orrs	r4, r3
    74e6:	2c0f      	cmp	r4, #15
    74e8:	d900      	bls.n	74ec <__aeabi_dmul+0x90>
    74ea:	e0a9      	b.n	7640 <__aeabi_dmul+0x1e4>
    74ec:	4e51      	ldr	r6, [pc, #324]	; (7634 <__aeabi_dmul+0x1d8>)
    74ee:	00a4      	lsls	r4, r4, #2
    74f0:	5934      	ldr	r4, [r6, r4]
    74f2:	46a7      	mov	pc, r4
    74f4:	4653      	mov	r3, sl
    74f6:	431c      	orrs	r4, r3
    74f8:	d000      	beq.n	74fc <__aeabi_dmul+0xa0>
    74fa:	e087      	b.n	760c <__aeabi_dmul+0x1b0>
    74fc:	2500      	movs	r5, #0
    74fe:	46aa      	mov	sl, r5
    7500:	46a8      	mov	r8, r5
    7502:	2408      	movs	r4, #8
    7504:	2502      	movs	r5, #2
    7506:	e7d1      	b.n	74ac <__aeabi_dmul+0x50>
    7508:	4649      	mov	r1, r9
    750a:	2d02      	cmp	r5, #2
    750c:	d06c      	beq.n	75e8 <__aeabi_dmul+0x18c>
    750e:	2d03      	cmp	r5, #3
    7510:	d100      	bne.n	7514 <__aeabi_dmul+0xb8>
    7512:	e217      	b.n	7944 <__aeabi_dmul+0x4e8>
    7514:	2d01      	cmp	r5, #1
    7516:	d000      	beq.n	751a <__aeabi_dmul+0xbe>
    7518:	e158      	b.n	77cc <__aeabi_dmul+0x370>
    751a:	400d      	ands	r5, r1
    751c:	b2ed      	uxtb	r5, r5
    751e:	2400      	movs	r4, #0
    7520:	46a9      	mov	r9, r5
    7522:	2300      	movs	r3, #0
    7524:	46a0      	mov	r8, r4
    7526:	2000      	movs	r0, #0
    7528:	2100      	movs	r1, #0
    752a:	0325      	lsls	r5, r4, #12
    752c:	0d0a      	lsrs	r2, r1, #20
    752e:	051c      	lsls	r4, r3, #20
    7530:	0b2d      	lsrs	r5, r5, #12
    7532:	0512      	lsls	r2, r2, #20
    7534:	4b40      	ldr	r3, [pc, #256]	; (7638 <__aeabi_dmul+0x1dc>)
    7536:	432a      	orrs	r2, r5
    7538:	4013      	ands	r3, r2
    753a:	4323      	orrs	r3, r4
    753c:	005b      	lsls	r3, r3, #1
    753e:	464c      	mov	r4, r9
    7540:	085b      	lsrs	r3, r3, #1
    7542:	07e2      	lsls	r2, r4, #31
    7544:	1c19      	adds	r1, r3, #0
    7546:	4640      	mov	r0, r8
    7548:	4311      	orrs	r1, r2
    754a:	b007      	add	sp, #28
    754c:	bc3c      	pop	{r2, r3, r4, r5}
    754e:	4690      	mov	r8, r2
    7550:	4699      	mov	r9, r3
    7552:	46a2      	mov	sl, r4
    7554:	46ab      	mov	fp, r5
    7556:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7558:	4653      	mov	r3, sl
    755a:	4323      	orrs	r3, r4
    755c:	d050      	beq.n	7600 <__aeabi_dmul+0x1a4>
    755e:	4653      	mov	r3, sl
    7560:	2b00      	cmp	r3, #0
    7562:	d100      	bne.n	7566 <__aeabi_dmul+0x10a>
    7564:	e184      	b.n	7870 <__aeabi_dmul+0x414>
    7566:	4650      	mov	r0, sl
    7568:	f000 fec0 	bl	82ec <__clzsi2>
    756c:	1e03      	subs	r3, r0, #0
    756e:	2b27      	cmp	r3, #39	; 0x27
    7570:	dd00      	ble.n	7574 <__aeabi_dmul+0x118>
    7572:	e176      	b.n	7862 <__aeabi_dmul+0x406>
    7574:	2128      	movs	r1, #40	; 0x28
    7576:	1a0d      	subs	r5, r1, r0
    7578:	1c21      	adds	r1, r4, #0
    757a:	3b08      	subs	r3, #8
    757c:	4652      	mov	r2, sl
    757e:	40e9      	lsrs	r1, r5
    7580:	409a      	lsls	r2, r3
    7582:	1c0d      	adds	r5, r1, #0
    7584:	4315      	orrs	r5, r2
    7586:	1c22      	adds	r2, r4, #0
    7588:	409a      	lsls	r2, r3
    758a:	46aa      	mov	sl, r5
    758c:	4690      	mov	r8, r2
    758e:	4b2b      	ldr	r3, [pc, #172]	; (763c <__aeabi_dmul+0x1e0>)
    7590:	2400      	movs	r4, #0
    7592:	1a1b      	subs	r3, r3, r0
    7594:	9302      	str	r3, [sp, #8]
    7596:	2500      	movs	r5, #0
    7598:	e788      	b.n	74ac <__aeabi_dmul+0x50>
    759a:	465b      	mov	r3, fp
    759c:	431e      	orrs	r6, r3
    759e:	2303      	movs	r3, #3
    75a0:	2e00      	cmp	r6, #0
    75a2:	d19c      	bne.n	74de <__aeabi_dmul+0x82>
    75a4:	46b3      	mov	fp, r6
    75a6:	2200      	movs	r2, #0
    75a8:	2302      	movs	r3, #2
    75aa:	e798      	b.n	74de <__aeabi_dmul+0x82>
    75ac:	465b      	mov	r3, fp
    75ae:	4333      	orrs	r3, r6
    75b0:	d021      	beq.n	75f6 <__aeabi_dmul+0x19a>
    75b2:	4658      	mov	r0, fp
    75b4:	2800      	cmp	r0, #0
    75b6:	d100      	bne.n	75ba <__aeabi_dmul+0x15e>
    75b8:	e14e      	b.n	7858 <__aeabi_dmul+0x3fc>
    75ba:	f000 fe97 	bl	82ec <__clzsi2>
    75be:	2827      	cmp	r0, #39	; 0x27
    75c0:	dd00      	ble.n	75c4 <__aeabi_dmul+0x168>
    75c2:	e142      	b.n	784a <__aeabi_dmul+0x3ee>
    75c4:	2128      	movs	r1, #40	; 0x28
    75c6:	1a0f      	subs	r7, r1, r0
    75c8:	1c02      	adds	r2, r0, #0
    75ca:	1c31      	adds	r1, r6, #0
    75cc:	3a08      	subs	r2, #8
    75ce:	465b      	mov	r3, fp
    75d0:	40f9      	lsrs	r1, r7
    75d2:	4093      	lsls	r3, r2
    75d4:	1c0f      	adds	r7, r1, #0
    75d6:	431f      	orrs	r7, r3
    75d8:	1c33      	adds	r3, r6, #0
    75da:	4093      	lsls	r3, r2
    75dc:	46bb      	mov	fp, r7
    75de:	1c1a      	adds	r2, r3, #0
    75e0:	4b16      	ldr	r3, [pc, #88]	; (763c <__aeabi_dmul+0x1e0>)
    75e2:	1a18      	subs	r0, r3, r0
    75e4:	2300      	movs	r3, #0
    75e6:	e77a      	b.n	74de <__aeabi_dmul+0x82>
    75e8:	2301      	movs	r3, #1
    75ea:	400b      	ands	r3, r1
    75ec:	2400      	movs	r4, #0
    75ee:	4699      	mov	r9, r3
    75f0:	46a0      	mov	r8, r4
    75f2:	4b0e      	ldr	r3, [pc, #56]	; (762c <__aeabi_dmul+0x1d0>)
    75f4:	e797      	b.n	7526 <__aeabi_dmul+0xca>
    75f6:	2700      	movs	r7, #0
    75f8:	46bb      	mov	fp, r7
    75fa:	2200      	movs	r2, #0
    75fc:	2301      	movs	r3, #1
    75fe:	e76e      	b.n	74de <__aeabi_dmul+0x82>
    7600:	2100      	movs	r1, #0
    7602:	2404      	movs	r4, #4
    7604:	468a      	mov	sl, r1
    7606:	4688      	mov	r8, r1
    7608:	2501      	movs	r5, #1
    760a:	e74f      	b.n	74ac <__aeabi_dmul+0x50>
    760c:	240c      	movs	r4, #12
    760e:	2503      	movs	r5, #3
    7610:	e74c      	b.n	74ac <__aeabi_dmul+0x50>
    7612:	2500      	movs	r5, #0
    7614:	2480      	movs	r4, #128	; 0x80
    7616:	46a9      	mov	r9, r5
    7618:	0324      	lsls	r4, r4, #12
    761a:	46a8      	mov	r8, r5
    761c:	4b03      	ldr	r3, [pc, #12]	; (762c <__aeabi_dmul+0x1d0>)
    761e:	e782      	b.n	7526 <__aeabi_dmul+0xca>
    7620:	46da      	mov	sl, fp
    7622:	4690      	mov	r8, r2
    7624:	9903      	ldr	r1, [sp, #12]
    7626:	1c1d      	adds	r5, r3, #0
    7628:	e76f      	b.n	750a <__aeabi_dmul+0xae>
    762a:	46c0      	nop			; (mov r8, r8)
    762c:	000007ff 	.word	0x000007ff
    7630:	fffffc01 	.word	0xfffffc01
    7634:	000088a4 	.word	0x000088a4
    7638:	800fffff 	.word	0x800fffff
    763c:	fffffc0d 	.word	0xfffffc0d
    7640:	9f02      	ldr	r7, [sp, #8]
    7642:	0c16      	lsrs	r6, r2, #16
    7644:	1838      	adds	r0, r7, r0
    7646:	9004      	str	r0, [sp, #16]
    7648:	4640      	mov	r0, r8
    764a:	0c07      	lsrs	r7, r0, #16
    764c:	0400      	lsls	r0, r0, #16
    764e:	0c00      	lsrs	r0, r0, #16
    7650:	0412      	lsls	r2, r2, #16
    7652:	0c12      	lsrs	r2, r2, #16
    7654:	1c03      	adds	r3, r0, #0
    7656:	4353      	muls	r3, r2
    7658:	1c04      	adds	r4, r0, #0
    765a:	1c3d      	adds	r5, r7, #0
    765c:	4374      	muls	r4, r6
    765e:	4355      	muls	r5, r2
    7660:	4698      	mov	r8, r3
    7662:	1c3b      	adds	r3, r7, #0
    7664:	4373      	muls	r3, r6
    7666:	1964      	adds	r4, r4, r5
    7668:	46a4      	mov	ip, r4
    766a:	4644      	mov	r4, r8
    766c:	9302      	str	r3, [sp, #8]
    766e:	0c23      	lsrs	r3, r4, #16
    7670:	4463      	add	r3, ip
    7672:	429d      	cmp	r5, r3
    7674:	d904      	bls.n	7680 <__aeabi_dmul+0x224>
    7676:	9d02      	ldr	r5, [sp, #8]
    7678:	2480      	movs	r4, #128	; 0x80
    767a:	0264      	lsls	r4, r4, #9
    767c:	192d      	adds	r5, r5, r4
    767e:	9502      	str	r5, [sp, #8]
    7680:	0c1d      	lsrs	r5, r3, #16
    7682:	9503      	str	r5, [sp, #12]
    7684:	4645      	mov	r5, r8
    7686:	042c      	lsls	r4, r5, #16
    7688:	041b      	lsls	r3, r3, #16
    768a:	0c24      	lsrs	r4, r4, #16
    768c:	191c      	adds	r4, r3, r4
    768e:	9405      	str	r4, [sp, #20]
    7690:	465c      	mov	r4, fp
    7692:	0c23      	lsrs	r3, r4, #16
    7694:	1c05      	adds	r5, r0, #0
    7696:	4358      	muls	r0, r3
    7698:	0424      	lsls	r4, r4, #16
    769a:	0c24      	lsrs	r4, r4, #16
    769c:	4684      	mov	ip, r0
    769e:	1c38      	adds	r0, r7, #0
    76a0:	4360      	muls	r0, r4
    76a2:	4365      	muls	r5, r4
    76a4:	435f      	muls	r7, r3
    76a6:	4681      	mov	r9, r0
    76a8:	44cc      	add	ip, r9
    76aa:	0c28      	lsrs	r0, r5, #16
    76ac:	4460      	add	r0, ip
    76ae:	46bb      	mov	fp, r7
    76b0:	4581      	cmp	r9, r0
    76b2:	d902      	bls.n	76ba <__aeabi_dmul+0x25e>
    76b4:	2780      	movs	r7, #128	; 0x80
    76b6:	027f      	lsls	r7, r7, #9
    76b8:	44bb      	add	fp, r7
    76ba:	042d      	lsls	r5, r5, #16
    76bc:	0c07      	lsrs	r7, r0, #16
    76be:	0c2d      	lsrs	r5, r5, #16
    76c0:	0400      	lsls	r0, r0, #16
    76c2:	1940      	adds	r0, r0, r5
    76c4:	4655      	mov	r5, sl
    76c6:	46bc      	mov	ip, r7
    76c8:	042f      	lsls	r7, r5, #16
    76ca:	44e3      	add	fp, ip
    76cc:	4684      	mov	ip, r0
    76ce:	0c28      	lsrs	r0, r5, #16
    76d0:	0c3d      	lsrs	r5, r7, #16
    76d2:	1c2f      	adds	r7, r5, #0
    76d4:	4357      	muls	r7, r2
    76d6:	46b8      	mov	r8, r7
    76d8:	1c2f      	adds	r7, r5, #0
    76da:	4377      	muls	r7, r6
    76dc:	4342      	muls	r2, r0
    76de:	46b9      	mov	r9, r7
    76e0:	4647      	mov	r7, r8
    76e2:	0c3f      	lsrs	r7, r7, #16
    76e4:	4491      	add	r9, r2
    76e6:	46ba      	mov	sl, r7
    76e8:	44d1      	add	r9, sl
    76ea:	4346      	muls	r6, r0
    76ec:	454a      	cmp	r2, r9
    76ee:	d902      	bls.n	76f6 <__aeabi_dmul+0x29a>
    76f0:	2280      	movs	r2, #128	; 0x80
    76f2:	0252      	lsls	r2, r2, #9
    76f4:	18b6      	adds	r6, r6, r2
    76f6:	464f      	mov	r7, r9
    76f8:	0c3a      	lsrs	r2, r7, #16
    76fa:	18b6      	adds	r6, r6, r2
    76fc:	043a      	lsls	r2, r7, #16
    76fe:	4647      	mov	r7, r8
    7700:	043f      	lsls	r7, r7, #16
    7702:	0c3f      	lsrs	r7, r7, #16
    7704:	46b8      	mov	r8, r7
    7706:	1c2f      	adds	r7, r5, #0
    7708:	4367      	muls	r7, r4
    770a:	435d      	muls	r5, r3
    770c:	4344      	muls	r4, r0
    770e:	4358      	muls	r0, r3
    7710:	1965      	adds	r5, r4, r5
    7712:	9001      	str	r0, [sp, #4]
    7714:	0c38      	lsrs	r0, r7, #16
    7716:	182d      	adds	r5, r5, r0
    7718:	4442      	add	r2, r8
    771a:	46b8      	mov	r8, r7
    771c:	42ac      	cmp	r4, r5
    771e:	d904      	bls.n	772a <__aeabi_dmul+0x2ce>
    7720:	9801      	ldr	r0, [sp, #4]
    7722:	2380      	movs	r3, #128	; 0x80
    7724:	025b      	lsls	r3, r3, #9
    7726:	18c0      	adds	r0, r0, r3
    7728:	9001      	str	r0, [sp, #4]
    772a:	9c03      	ldr	r4, [sp, #12]
    772c:	9f02      	ldr	r7, [sp, #8]
    772e:	1c20      	adds	r0, r4, #0
    7730:	4460      	add	r0, ip
    7732:	19c0      	adds	r0, r0, r7
    7734:	4560      	cmp	r0, ip
    7736:	41a4      	sbcs	r4, r4
    7738:	4647      	mov	r7, r8
    773a:	4264      	negs	r4, r4
    773c:	46a4      	mov	ip, r4
    773e:	042b      	lsls	r3, r5, #16
    7740:	043c      	lsls	r4, r7, #16
    7742:	4699      	mov	r9, r3
    7744:	0c24      	lsrs	r4, r4, #16
    7746:	444c      	add	r4, r9
    7748:	46a0      	mov	r8, r4
    774a:	44d8      	add	r8, fp
    774c:	1880      	adds	r0, r0, r2
    774e:	46c2      	mov	sl, r8
    7750:	44e2      	add	sl, ip
    7752:	4290      	cmp	r0, r2
    7754:	4192      	sbcs	r2, r2
    7756:	4657      	mov	r7, sl
    7758:	4252      	negs	r2, r2
    775a:	4691      	mov	r9, r2
    775c:	19f2      	adds	r2, r6, r7
    775e:	45e2      	cmp	sl, ip
    7760:	41bf      	sbcs	r7, r7
    7762:	427f      	negs	r7, r7
    7764:	464b      	mov	r3, r9
    7766:	46bc      	mov	ip, r7
    7768:	45d8      	cmp	r8, fp
    776a:	41bf      	sbcs	r7, r7
    776c:	18d4      	adds	r4, r2, r3
    776e:	427f      	negs	r7, r7
    7770:	4663      	mov	r3, ip
    7772:	431f      	orrs	r7, r3
    7774:	0c2d      	lsrs	r5, r5, #16
    7776:	197f      	adds	r7, r7, r5
    7778:	42b2      	cmp	r2, r6
    777a:	4192      	sbcs	r2, r2
    777c:	454c      	cmp	r4, r9
    777e:	41ad      	sbcs	r5, r5
    7780:	4252      	negs	r2, r2
    7782:	426d      	negs	r5, r5
    7784:	4315      	orrs	r5, r2
    7786:	9e01      	ldr	r6, [sp, #4]
    7788:	197d      	adds	r5, r7, r5
    778a:	19ab      	adds	r3, r5, r6
    778c:	0de2      	lsrs	r2, r4, #23
    778e:	025b      	lsls	r3, r3, #9
    7790:	9f05      	ldr	r7, [sp, #20]
    7792:	4313      	orrs	r3, r2
    7794:	0242      	lsls	r2, r0, #9
    7796:	433a      	orrs	r2, r7
    7798:	469a      	mov	sl, r3
    779a:	1e53      	subs	r3, r2, #1
    779c:	419a      	sbcs	r2, r3
    779e:	0dc3      	lsrs	r3, r0, #23
    77a0:	1c10      	adds	r0, r2, #0
    77a2:	4318      	orrs	r0, r3
    77a4:	0264      	lsls	r4, r4, #9
    77a6:	4320      	orrs	r0, r4
    77a8:	4680      	mov	r8, r0
    77aa:	4650      	mov	r0, sl
    77ac:	01c0      	lsls	r0, r0, #7
    77ae:	d50d      	bpl.n	77cc <__aeabi_dmul+0x370>
    77b0:	4645      	mov	r5, r8
    77b2:	2201      	movs	r2, #1
    77b4:	4656      	mov	r6, sl
    77b6:	9c04      	ldr	r4, [sp, #16]
    77b8:	086b      	lsrs	r3, r5, #1
    77ba:	402a      	ands	r2, r5
    77bc:	431a      	orrs	r2, r3
    77be:	07f3      	lsls	r3, r6, #31
    77c0:	3401      	adds	r4, #1
    77c2:	431a      	orrs	r2, r3
    77c4:	0876      	lsrs	r6, r6, #1
    77c6:	9404      	str	r4, [sp, #16]
    77c8:	4690      	mov	r8, r2
    77ca:	46b2      	mov	sl, r6
    77cc:	9e04      	ldr	r6, [sp, #16]
    77ce:	4f63      	ldr	r7, [pc, #396]	; (795c <__aeabi_dmul+0x500>)
    77d0:	19f3      	adds	r3, r6, r7
    77d2:	2b00      	cmp	r3, #0
    77d4:	dd61      	ble.n	789a <__aeabi_dmul+0x43e>
    77d6:	4640      	mov	r0, r8
    77d8:	0740      	lsls	r0, r0, #29
    77da:	d00b      	beq.n	77f4 <__aeabi_dmul+0x398>
    77dc:	220f      	movs	r2, #15
    77de:	4644      	mov	r4, r8
    77e0:	4022      	ands	r2, r4
    77e2:	2a04      	cmp	r2, #4
    77e4:	d006      	beq.n	77f4 <__aeabi_dmul+0x398>
    77e6:	4642      	mov	r2, r8
    77e8:	3204      	adds	r2, #4
    77ea:	4542      	cmp	r2, r8
    77ec:	4180      	sbcs	r0, r0
    77ee:	4240      	negs	r0, r0
    77f0:	4482      	add	sl, r0
    77f2:	4690      	mov	r8, r2
    77f4:	4655      	mov	r5, sl
    77f6:	01ed      	lsls	r5, r5, #7
    77f8:	d507      	bpl.n	780a <__aeabi_dmul+0x3ae>
    77fa:	4b59      	ldr	r3, [pc, #356]	; (7960 <__aeabi_dmul+0x504>)
    77fc:	4656      	mov	r6, sl
    77fe:	9f04      	ldr	r7, [sp, #16]
    7800:	2080      	movs	r0, #128	; 0x80
    7802:	401e      	ands	r6, r3
    7804:	00c0      	lsls	r0, r0, #3
    7806:	46b2      	mov	sl, r6
    7808:	183b      	adds	r3, r7, r0
    780a:	4a56      	ldr	r2, [pc, #344]	; (7964 <__aeabi_dmul+0x508>)
    780c:	4293      	cmp	r3, r2
    780e:	dd00      	ble.n	7812 <__aeabi_dmul+0x3b6>
    7810:	e6ea      	b.n	75e8 <__aeabi_dmul+0x18c>
    7812:	4644      	mov	r4, r8
    7814:	4655      	mov	r5, sl
    7816:	08e2      	lsrs	r2, r4, #3
    7818:	0768      	lsls	r0, r5, #29
    781a:	4310      	orrs	r0, r2
    781c:	2201      	movs	r2, #1
    781e:	026c      	lsls	r4, r5, #9
    7820:	055b      	lsls	r3, r3, #21
    7822:	400a      	ands	r2, r1
    7824:	4680      	mov	r8, r0
    7826:	0b24      	lsrs	r4, r4, #12
    7828:	0d5b      	lsrs	r3, r3, #21
    782a:	4691      	mov	r9, r2
    782c:	e67b      	b.n	7526 <__aeabi_dmul+0xca>
    782e:	46da      	mov	sl, fp
    7830:	4690      	mov	r8, r2
    7832:	1c1d      	adds	r5, r3, #0
    7834:	e669      	b.n	750a <__aeabi_dmul+0xae>
    7836:	2480      	movs	r4, #128	; 0x80
    7838:	0324      	lsls	r4, r4, #12
    783a:	4657      	mov	r7, sl
    783c:	4227      	tst	r7, r4
    783e:	d11c      	bne.n	787a <__aeabi_dmul+0x41e>
    7840:	433c      	orrs	r4, r7
    7842:	0324      	lsls	r4, r4, #12
    7844:	0b24      	lsrs	r4, r4, #12
    7846:	4b48      	ldr	r3, [pc, #288]	; (7968 <__aeabi_dmul+0x50c>)
    7848:	e66d      	b.n	7526 <__aeabi_dmul+0xca>
    784a:	1c03      	adds	r3, r0, #0
    784c:	3b28      	subs	r3, #40	; 0x28
    784e:	1c31      	adds	r1, r6, #0
    7850:	4099      	lsls	r1, r3
    7852:	468b      	mov	fp, r1
    7854:	2200      	movs	r2, #0
    7856:	e6c3      	b.n	75e0 <__aeabi_dmul+0x184>
    7858:	1c30      	adds	r0, r6, #0
    785a:	f000 fd47 	bl	82ec <__clzsi2>
    785e:	3020      	adds	r0, #32
    7860:	e6ad      	b.n	75be <__aeabi_dmul+0x162>
    7862:	3b28      	subs	r3, #40	; 0x28
    7864:	1c21      	adds	r1, r4, #0
    7866:	4099      	lsls	r1, r3
    7868:	2200      	movs	r2, #0
    786a:	468a      	mov	sl, r1
    786c:	4690      	mov	r8, r2
    786e:	e68e      	b.n	758e <__aeabi_dmul+0x132>
    7870:	1c20      	adds	r0, r4, #0
    7872:	f000 fd3b 	bl	82ec <__clzsi2>
    7876:	3020      	adds	r0, #32
    7878:	e678      	b.n	756c <__aeabi_dmul+0x110>
    787a:	4658      	mov	r0, fp
    787c:	4220      	tst	r0, r4
    787e:	d107      	bne.n	7890 <__aeabi_dmul+0x434>
    7880:	4304      	orrs	r4, r0
    7882:	9903      	ldr	r1, [sp, #12]
    7884:	0324      	lsls	r4, r4, #12
    7886:	0b24      	lsrs	r4, r4, #12
    7888:	4689      	mov	r9, r1
    788a:	4690      	mov	r8, r2
    788c:	4b36      	ldr	r3, [pc, #216]	; (7968 <__aeabi_dmul+0x50c>)
    788e:	e64a      	b.n	7526 <__aeabi_dmul+0xca>
    7890:	433c      	orrs	r4, r7
    7892:	0324      	lsls	r4, r4, #12
    7894:	0b24      	lsrs	r4, r4, #12
    7896:	4b34      	ldr	r3, [pc, #208]	; (7968 <__aeabi_dmul+0x50c>)
    7898:	e645      	b.n	7526 <__aeabi_dmul+0xca>
    789a:	4b34      	ldr	r3, [pc, #208]	; (796c <__aeabi_dmul+0x510>)
    789c:	9e04      	ldr	r6, [sp, #16]
    789e:	1b9b      	subs	r3, r3, r6
    78a0:	2b38      	cmp	r3, #56	; 0x38
    78a2:	dd06      	ble.n	78b2 <__aeabi_dmul+0x456>
    78a4:	2301      	movs	r3, #1
    78a6:	400b      	ands	r3, r1
    78a8:	2400      	movs	r4, #0
    78aa:	4699      	mov	r9, r3
    78ac:	46a0      	mov	r8, r4
    78ae:	2300      	movs	r3, #0
    78b0:	e639      	b.n	7526 <__aeabi_dmul+0xca>
    78b2:	2b1f      	cmp	r3, #31
    78b4:	dc25      	bgt.n	7902 <__aeabi_dmul+0x4a6>
    78b6:	9c04      	ldr	r4, [sp, #16]
    78b8:	4d2d      	ldr	r5, [pc, #180]	; (7970 <__aeabi_dmul+0x514>)
    78ba:	4646      	mov	r6, r8
    78bc:	1960      	adds	r0, r4, r5
    78be:	4652      	mov	r2, sl
    78c0:	4644      	mov	r4, r8
    78c2:	4086      	lsls	r6, r0
    78c4:	40dc      	lsrs	r4, r3
    78c6:	4082      	lsls	r2, r0
    78c8:	4657      	mov	r7, sl
    78ca:	1c30      	adds	r0, r6, #0
    78cc:	4322      	orrs	r2, r4
    78ce:	40df      	lsrs	r7, r3
    78d0:	1e44      	subs	r4, r0, #1
    78d2:	41a0      	sbcs	r0, r4
    78d4:	4302      	orrs	r2, r0
    78d6:	1c3b      	adds	r3, r7, #0
    78d8:	0754      	lsls	r4, r2, #29
    78da:	d009      	beq.n	78f0 <__aeabi_dmul+0x494>
    78dc:	200f      	movs	r0, #15
    78de:	4010      	ands	r0, r2
    78e0:	2804      	cmp	r0, #4
    78e2:	d005      	beq.n	78f0 <__aeabi_dmul+0x494>
    78e4:	1d10      	adds	r0, r2, #4
    78e6:	4290      	cmp	r0, r2
    78e8:	4192      	sbcs	r2, r2
    78ea:	4252      	negs	r2, r2
    78ec:	189b      	adds	r3, r3, r2
    78ee:	1c02      	adds	r2, r0, #0
    78f0:	021d      	lsls	r5, r3, #8
    78f2:	d51a      	bpl.n	792a <__aeabi_dmul+0x4ce>
    78f4:	2301      	movs	r3, #1
    78f6:	400b      	ands	r3, r1
    78f8:	2400      	movs	r4, #0
    78fa:	4699      	mov	r9, r3
    78fc:	46a0      	mov	r8, r4
    78fe:	2301      	movs	r3, #1
    7900:	e611      	b.n	7526 <__aeabi_dmul+0xca>
    7902:	481c      	ldr	r0, [pc, #112]	; (7974 <__aeabi_dmul+0x518>)
    7904:	9c04      	ldr	r4, [sp, #16]
    7906:	4655      	mov	r5, sl
    7908:	1b00      	subs	r0, r0, r4
    790a:	40c5      	lsrs	r5, r0
    790c:	1c28      	adds	r0, r5, #0
    790e:	2b20      	cmp	r3, #32
    7910:	d016      	beq.n	7940 <__aeabi_dmul+0x4e4>
    7912:	4e19      	ldr	r6, [pc, #100]	; (7978 <__aeabi_dmul+0x51c>)
    7914:	4657      	mov	r7, sl
    7916:	19a2      	adds	r2, r4, r6
    7918:	4097      	lsls	r7, r2
    791a:	1c3a      	adds	r2, r7, #0
    791c:	4643      	mov	r3, r8
    791e:	431a      	orrs	r2, r3
    7920:	1e53      	subs	r3, r2, #1
    7922:	419a      	sbcs	r2, r3
    7924:	4302      	orrs	r2, r0
    7926:	2300      	movs	r3, #0
    7928:	e7d6      	b.n	78d8 <__aeabi_dmul+0x47c>
    792a:	0758      	lsls	r0, r3, #29
    792c:	025b      	lsls	r3, r3, #9
    792e:	08d2      	lsrs	r2, r2, #3
    7930:	0b1c      	lsrs	r4, r3, #12
    7932:	2301      	movs	r3, #1
    7934:	400b      	ands	r3, r1
    7936:	4310      	orrs	r0, r2
    7938:	4699      	mov	r9, r3
    793a:	4680      	mov	r8, r0
    793c:	2300      	movs	r3, #0
    793e:	e5f2      	b.n	7526 <__aeabi_dmul+0xca>
    7940:	2200      	movs	r2, #0
    7942:	e7eb      	b.n	791c <__aeabi_dmul+0x4c0>
    7944:	2480      	movs	r4, #128	; 0x80
    7946:	0324      	lsls	r4, r4, #12
    7948:	4650      	mov	r0, sl
    794a:	2301      	movs	r3, #1
    794c:	4304      	orrs	r4, r0
    794e:	4019      	ands	r1, r3
    7950:	0324      	lsls	r4, r4, #12
    7952:	0b24      	lsrs	r4, r4, #12
    7954:	4689      	mov	r9, r1
    7956:	4b04      	ldr	r3, [pc, #16]	; (7968 <__aeabi_dmul+0x50c>)
    7958:	e5e5      	b.n	7526 <__aeabi_dmul+0xca>
    795a:	46c0      	nop			; (mov r8, r8)
    795c:	000003ff 	.word	0x000003ff
    7960:	feffffff 	.word	0xfeffffff
    7964:	000007fe 	.word	0x000007fe
    7968:	000007ff 	.word	0x000007ff
    796c:	fffffc02 	.word	0xfffffc02
    7970:	0000041e 	.word	0x0000041e
    7974:	fffffbe2 	.word	0xfffffbe2
    7978:	0000043e 	.word	0x0000043e

0000797c <__aeabi_dsub>:
    797c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    797e:	465f      	mov	r7, fp
    7980:	4656      	mov	r6, sl
    7982:	4644      	mov	r4, r8
    7984:	464d      	mov	r5, r9
    7986:	b4f0      	push	{r4, r5, r6, r7}
    7988:	030c      	lsls	r4, r1, #12
    798a:	004d      	lsls	r5, r1, #1
    798c:	0fcf      	lsrs	r7, r1, #31
    798e:	0a61      	lsrs	r1, r4, #9
    7990:	0f44      	lsrs	r4, r0, #29
    7992:	4321      	orrs	r1, r4
    7994:	00c4      	lsls	r4, r0, #3
    7996:	0318      	lsls	r0, r3, #12
    7998:	0fde      	lsrs	r6, r3, #31
    799a:	4680      	mov	r8, r0
    799c:	46b4      	mov	ip, r6
    799e:	4646      	mov	r6, r8
    79a0:	0058      	lsls	r0, r3, #1
    79a2:	0a76      	lsrs	r6, r6, #9
    79a4:	0f53      	lsrs	r3, r2, #29
    79a6:	4333      	orrs	r3, r6
    79a8:	00d6      	lsls	r6, r2, #3
    79aa:	4ad1      	ldr	r2, [pc, #836]	; (7cf0 <__aeabi_dsub+0x374>)
    79ac:	0d6d      	lsrs	r5, r5, #21
    79ae:	46ba      	mov	sl, r7
    79b0:	0d40      	lsrs	r0, r0, #21
    79b2:	46b3      	mov	fp, r6
    79b4:	4290      	cmp	r0, r2
    79b6:	d100      	bne.n	79ba <__aeabi_dsub+0x3e>
    79b8:	e0f5      	b.n	7ba6 <__aeabi_dsub+0x22a>
    79ba:	4662      	mov	r2, ip
    79bc:	2601      	movs	r6, #1
    79be:	4072      	eors	r2, r6
    79c0:	4694      	mov	ip, r2
    79c2:	4567      	cmp	r7, ip
    79c4:	d100      	bne.n	79c8 <__aeabi_dsub+0x4c>
    79c6:	e0ab      	b.n	7b20 <__aeabi_dsub+0x1a4>
    79c8:	1a2f      	subs	r7, r5, r0
    79ca:	2f00      	cmp	r7, #0
    79cc:	dc00      	bgt.n	79d0 <__aeabi_dsub+0x54>
    79ce:	e111      	b.n	7bf4 <__aeabi_dsub+0x278>
    79d0:	2800      	cmp	r0, #0
    79d2:	d13e      	bne.n	7a52 <__aeabi_dsub+0xd6>
    79d4:	4658      	mov	r0, fp
    79d6:	4318      	orrs	r0, r3
    79d8:	d000      	beq.n	79dc <__aeabi_dsub+0x60>
    79da:	e0f1      	b.n	7bc0 <__aeabi_dsub+0x244>
    79dc:	0760      	lsls	r0, r4, #29
    79de:	d100      	bne.n	79e2 <__aeabi_dsub+0x66>
    79e0:	e097      	b.n	7b12 <__aeabi_dsub+0x196>
    79e2:	230f      	movs	r3, #15
    79e4:	4023      	ands	r3, r4
    79e6:	2b04      	cmp	r3, #4
    79e8:	d100      	bne.n	79ec <__aeabi_dsub+0x70>
    79ea:	e122      	b.n	7c32 <__aeabi_dsub+0x2b6>
    79ec:	1d22      	adds	r2, r4, #4
    79ee:	42a2      	cmp	r2, r4
    79f0:	41a4      	sbcs	r4, r4
    79f2:	4264      	negs	r4, r4
    79f4:	2380      	movs	r3, #128	; 0x80
    79f6:	1909      	adds	r1, r1, r4
    79f8:	041b      	lsls	r3, r3, #16
    79fa:	2701      	movs	r7, #1
    79fc:	4650      	mov	r0, sl
    79fe:	400b      	ands	r3, r1
    7a00:	4007      	ands	r7, r0
    7a02:	1c14      	adds	r4, r2, #0
    7a04:	2b00      	cmp	r3, #0
    7a06:	d100      	bne.n	7a0a <__aeabi_dsub+0x8e>
    7a08:	e079      	b.n	7afe <__aeabi_dsub+0x182>
    7a0a:	4bb9      	ldr	r3, [pc, #740]	; (7cf0 <__aeabi_dsub+0x374>)
    7a0c:	3501      	adds	r5, #1
    7a0e:	429d      	cmp	r5, r3
    7a10:	d100      	bne.n	7a14 <__aeabi_dsub+0x98>
    7a12:	e10b      	b.n	7c2c <__aeabi_dsub+0x2b0>
    7a14:	4bb7      	ldr	r3, [pc, #732]	; (7cf4 <__aeabi_dsub+0x378>)
    7a16:	08e4      	lsrs	r4, r4, #3
    7a18:	4019      	ands	r1, r3
    7a1a:	0748      	lsls	r0, r1, #29
    7a1c:	0249      	lsls	r1, r1, #9
    7a1e:	4304      	orrs	r4, r0
    7a20:	0b0b      	lsrs	r3, r1, #12
    7a22:	2000      	movs	r0, #0
    7a24:	2100      	movs	r1, #0
    7a26:	031b      	lsls	r3, r3, #12
    7a28:	0b1a      	lsrs	r2, r3, #12
    7a2a:	0d0b      	lsrs	r3, r1, #20
    7a2c:	056d      	lsls	r5, r5, #21
    7a2e:	051b      	lsls	r3, r3, #20
    7a30:	4313      	orrs	r3, r2
    7a32:	086a      	lsrs	r2, r5, #1
    7a34:	4db0      	ldr	r5, [pc, #704]	; (7cf8 <__aeabi_dsub+0x37c>)
    7a36:	07ff      	lsls	r7, r7, #31
    7a38:	401d      	ands	r5, r3
    7a3a:	4315      	orrs	r5, r2
    7a3c:	006d      	lsls	r5, r5, #1
    7a3e:	086d      	lsrs	r5, r5, #1
    7a40:	1c29      	adds	r1, r5, #0
    7a42:	4339      	orrs	r1, r7
    7a44:	1c20      	adds	r0, r4, #0
    7a46:	bc3c      	pop	{r2, r3, r4, r5}
    7a48:	4690      	mov	r8, r2
    7a4a:	4699      	mov	r9, r3
    7a4c:	46a2      	mov	sl, r4
    7a4e:	46ab      	mov	fp, r5
    7a50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7a52:	48a7      	ldr	r0, [pc, #668]	; (7cf0 <__aeabi_dsub+0x374>)
    7a54:	4285      	cmp	r5, r0
    7a56:	d0c1      	beq.n	79dc <__aeabi_dsub+0x60>
    7a58:	2080      	movs	r0, #128	; 0x80
    7a5a:	0400      	lsls	r0, r0, #16
    7a5c:	4303      	orrs	r3, r0
    7a5e:	2f38      	cmp	r7, #56	; 0x38
    7a60:	dd00      	ble.n	7a64 <__aeabi_dsub+0xe8>
    7a62:	e0fd      	b.n	7c60 <__aeabi_dsub+0x2e4>
    7a64:	2f1f      	cmp	r7, #31
    7a66:	dd00      	ble.n	7a6a <__aeabi_dsub+0xee>
    7a68:	e131      	b.n	7cce <__aeabi_dsub+0x352>
    7a6a:	2020      	movs	r0, #32
    7a6c:	1bc0      	subs	r0, r0, r7
    7a6e:	1c1a      	adds	r2, r3, #0
    7a70:	465e      	mov	r6, fp
    7a72:	4082      	lsls	r2, r0
    7a74:	40fe      	lsrs	r6, r7
    7a76:	4332      	orrs	r2, r6
    7a78:	4694      	mov	ip, r2
    7a7a:	465a      	mov	r2, fp
    7a7c:	4082      	lsls	r2, r0
    7a7e:	1c10      	adds	r0, r2, #0
    7a80:	1e42      	subs	r2, r0, #1
    7a82:	4190      	sbcs	r0, r2
    7a84:	40fb      	lsrs	r3, r7
    7a86:	4662      	mov	r2, ip
    7a88:	4302      	orrs	r2, r0
    7a8a:	1c1f      	adds	r7, r3, #0
    7a8c:	1aa2      	subs	r2, r4, r2
    7a8e:	4294      	cmp	r4, r2
    7a90:	41a4      	sbcs	r4, r4
    7a92:	4264      	negs	r4, r4
    7a94:	1bc9      	subs	r1, r1, r7
    7a96:	1b09      	subs	r1, r1, r4
    7a98:	1c14      	adds	r4, r2, #0
    7a9a:	020a      	lsls	r2, r1, #8
    7a9c:	d59e      	bpl.n	79dc <__aeabi_dsub+0x60>
    7a9e:	0249      	lsls	r1, r1, #9
    7aa0:	0a4f      	lsrs	r7, r1, #9
    7aa2:	2f00      	cmp	r7, #0
    7aa4:	d100      	bne.n	7aa8 <__aeabi_dsub+0x12c>
    7aa6:	e0d6      	b.n	7c56 <__aeabi_dsub+0x2da>
    7aa8:	1c38      	adds	r0, r7, #0
    7aaa:	f000 fc1f 	bl	82ec <__clzsi2>
    7aae:	1c02      	adds	r2, r0, #0
    7ab0:	3a08      	subs	r2, #8
    7ab2:	2a1f      	cmp	r2, #31
    7ab4:	dd00      	ble.n	7ab8 <__aeabi_dsub+0x13c>
    7ab6:	e0c3      	b.n	7c40 <__aeabi_dsub+0x2c4>
    7ab8:	2128      	movs	r1, #40	; 0x28
    7aba:	1c23      	adds	r3, r4, #0
    7abc:	1a09      	subs	r1, r1, r0
    7abe:	4097      	lsls	r7, r2
    7ac0:	40cb      	lsrs	r3, r1
    7ac2:	431f      	orrs	r7, r3
    7ac4:	4094      	lsls	r4, r2
    7ac6:	4295      	cmp	r5, r2
    7ac8:	dd00      	ble.n	7acc <__aeabi_dsub+0x150>
    7aca:	e0c0      	b.n	7c4e <__aeabi_dsub+0x2d2>
    7acc:	1b55      	subs	r5, r2, r5
    7ace:	1c69      	adds	r1, r5, #1
    7ad0:	291f      	cmp	r1, #31
    7ad2:	dd00      	ble.n	7ad6 <__aeabi_dsub+0x15a>
    7ad4:	e0ea      	b.n	7cac <__aeabi_dsub+0x330>
    7ad6:	221f      	movs	r2, #31
    7ad8:	1b55      	subs	r5, r2, r5
    7ada:	1c3b      	adds	r3, r7, #0
    7adc:	1c22      	adds	r2, r4, #0
    7ade:	40ab      	lsls	r3, r5
    7ae0:	40ca      	lsrs	r2, r1
    7ae2:	40ac      	lsls	r4, r5
    7ae4:	1e65      	subs	r5, r4, #1
    7ae6:	41ac      	sbcs	r4, r5
    7ae8:	4313      	orrs	r3, r2
    7aea:	40cf      	lsrs	r7, r1
    7aec:	431c      	orrs	r4, r3
    7aee:	1c39      	adds	r1, r7, #0
    7af0:	2500      	movs	r5, #0
    7af2:	e773      	b.n	79dc <__aeabi_dsub+0x60>
    7af4:	2180      	movs	r1, #128	; 0x80
    7af6:	4d7e      	ldr	r5, [pc, #504]	; (7cf0 <__aeabi_dsub+0x374>)
    7af8:	2700      	movs	r7, #0
    7afa:	03c9      	lsls	r1, r1, #15
    7afc:	2400      	movs	r4, #0
    7afe:	4b7c      	ldr	r3, [pc, #496]	; (7cf0 <__aeabi_dsub+0x374>)
    7b00:	0748      	lsls	r0, r1, #29
    7b02:	08e4      	lsrs	r4, r4, #3
    7b04:	4304      	orrs	r4, r0
    7b06:	08c9      	lsrs	r1, r1, #3
    7b08:	429d      	cmp	r5, r3
    7b0a:	d050      	beq.n	7bae <__aeabi_dsub+0x232>
    7b0c:	0309      	lsls	r1, r1, #12
    7b0e:	0b0b      	lsrs	r3, r1, #12
    7b10:	e787      	b.n	7a22 <__aeabi_dsub+0xa6>
    7b12:	2380      	movs	r3, #128	; 0x80
    7b14:	041b      	lsls	r3, r3, #16
    7b16:	2701      	movs	r7, #1
    7b18:	4652      	mov	r2, sl
    7b1a:	400b      	ands	r3, r1
    7b1c:	4017      	ands	r7, r2
    7b1e:	e771      	b.n	7a04 <__aeabi_dsub+0x88>
    7b20:	1a2a      	subs	r2, r5, r0
    7b22:	4694      	mov	ip, r2
    7b24:	2a00      	cmp	r2, #0
    7b26:	dc00      	bgt.n	7b2a <__aeabi_dsub+0x1ae>
    7b28:	e0a1      	b.n	7c6e <__aeabi_dsub+0x2f2>
    7b2a:	2800      	cmp	r0, #0
    7b2c:	d054      	beq.n	7bd8 <__aeabi_dsub+0x25c>
    7b2e:	4870      	ldr	r0, [pc, #448]	; (7cf0 <__aeabi_dsub+0x374>)
    7b30:	4285      	cmp	r5, r0
    7b32:	d100      	bne.n	7b36 <__aeabi_dsub+0x1ba>
    7b34:	e752      	b.n	79dc <__aeabi_dsub+0x60>
    7b36:	2080      	movs	r0, #128	; 0x80
    7b38:	0400      	lsls	r0, r0, #16
    7b3a:	4303      	orrs	r3, r0
    7b3c:	4660      	mov	r0, ip
    7b3e:	2838      	cmp	r0, #56	; 0x38
    7b40:	dd00      	ble.n	7b44 <__aeabi_dsub+0x1c8>
    7b42:	e10e      	b.n	7d62 <__aeabi_dsub+0x3e6>
    7b44:	281f      	cmp	r0, #31
    7b46:	dd00      	ble.n	7b4a <__aeabi_dsub+0x1ce>
    7b48:	e157      	b.n	7dfa <__aeabi_dsub+0x47e>
    7b4a:	4662      	mov	r2, ip
    7b4c:	2020      	movs	r0, #32
    7b4e:	1a80      	subs	r0, r0, r2
    7b50:	1c1e      	adds	r6, r3, #0
    7b52:	4086      	lsls	r6, r0
    7b54:	46b1      	mov	r9, r6
    7b56:	465e      	mov	r6, fp
    7b58:	40d6      	lsrs	r6, r2
    7b5a:	464a      	mov	r2, r9
    7b5c:	4332      	orrs	r2, r6
    7b5e:	465e      	mov	r6, fp
    7b60:	4086      	lsls	r6, r0
    7b62:	4690      	mov	r8, r2
    7b64:	1c30      	adds	r0, r6, #0
    7b66:	1e42      	subs	r2, r0, #1
    7b68:	4190      	sbcs	r0, r2
    7b6a:	4642      	mov	r2, r8
    7b6c:	4302      	orrs	r2, r0
    7b6e:	4660      	mov	r0, ip
    7b70:	40c3      	lsrs	r3, r0
    7b72:	1912      	adds	r2, r2, r4
    7b74:	42a2      	cmp	r2, r4
    7b76:	41a4      	sbcs	r4, r4
    7b78:	4264      	negs	r4, r4
    7b7a:	1859      	adds	r1, r3, r1
    7b7c:	1909      	adds	r1, r1, r4
    7b7e:	1c14      	adds	r4, r2, #0
    7b80:	0208      	lsls	r0, r1, #8
    7b82:	d400      	bmi.n	7b86 <__aeabi_dsub+0x20a>
    7b84:	e72a      	b.n	79dc <__aeabi_dsub+0x60>
    7b86:	4b5a      	ldr	r3, [pc, #360]	; (7cf0 <__aeabi_dsub+0x374>)
    7b88:	3501      	adds	r5, #1
    7b8a:	429d      	cmp	r5, r3
    7b8c:	d100      	bne.n	7b90 <__aeabi_dsub+0x214>
    7b8e:	e131      	b.n	7df4 <__aeabi_dsub+0x478>
    7b90:	4b58      	ldr	r3, [pc, #352]	; (7cf4 <__aeabi_dsub+0x378>)
    7b92:	0860      	lsrs	r0, r4, #1
    7b94:	4019      	ands	r1, r3
    7b96:	2301      	movs	r3, #1
    7b98:	4023      	ands	r3, r4
    7b9a:	1c1c      	adds	r4, r3, #0
    7b9c:	4304      	orrs	r4, r0
    7b9e:	07cb      	lsls	r3, r1, #31
    7ba0:	431c      	orrs	r4, r3
    7ba2:	0849      	lsrs	r1, r1, #1
    7ba4:	e71a      	b.n	79dc <__aeabi_dsub+0x60>
    7ba6:	431e      	orrs	r6, r3
    7ba8:	d000      	beq.n	7bac <__aeabi_dsub+0x230>
    7baa:	e70a      	b.n	79c2 <__aeabi_dsub+0x46>
    7bac:	e705      	b.n	79ba <__aeabi_dsub+0x3e>
    7bae:	1c23      	adds	r3, r4, #0
    7bb0:	430b      	orrs	r3, r1
    7bb2:	d03b      	beq.n	7c2c <__aeabi_dsub+0x2b0>
    7bb4:	2380      	movs	r3, #128	; 0x80
    7bb6:	031b      	lsls	r3, r3, #12
    7bb8:	430b      	orrs	r3, r1
    7bba:	031b      	lsls	r3, r3, #12
    7bbc:	0b1b      	lsrs	r3, r3, #12
    7bbe:	e730      	b.n	7a22 <__aeabi_dsub+0xa6>
    7bc0:	3f01      	subs	r7, #1
    7bc2:	2f00      	cmp	r7, #0
    7bc4:	d16d      	bne.n	7ca2 <__aeabi_dsub+0x326>
    7bc6:	465e      	mov	r6, fp
    7bc8:	1ba2      	subs	r2, r4, r6
    7bca:	4294      	cmp	r4, r2
    7bcc:	41a4      	sbcs	r4, r4
    7bce:	4264      	negs	r4, r4
    7bd0:	1ac9      	subs	r1, r1, r3
    7bd2:	1b09      	subs	r1, r1, r4
    7bd4:	1c14      	adds	r4, r2, #0
    7bd6:	e760      	b.n	7a9a <__aeabi_dsub+0x11e>
    7bd8:	4658      	mov	r0, fp
    7bda:	4318      	orrs	r0, r3
    7bdc:	d100      	bne.n	7be0 <__aeabi_dsub+0x264>
    7bde:	e6fd      	b.n	79dc <__aeabi_dsub+0x60>
    7be0:	2601      	movs	r6, #1
    7be2:	4276      	negs	r6, r6
    7be4:	44b4      	add	ip, r6
    7be6:	4660      	mov	r0, ip
    7be8:	2800      	cmp	r0, #0
    7bea:	d000      	beq.n	7bee <__aeabi_dsub+0x272>
    7bec:	e0d0      	b.n	7d90 <__aeabi_dsub+0x414>
    7bee:	465e      	mov	r6, fp
    7bf0:	1932      	adds	r2, r6, r4
    7bf2:	e7bf      	b.n	7b74 <__aeabi_dsub+0x1f8>
    7bf4:	2f00      	cmp	r7, #0
    7bf6:	d000      	beq.n	7bfa <__aeabi_dsub+0x27e>
    7bf8:	e080      	b.n	7cfc <__aeabi_dsub+0x380>
    7bfa:	1c68      	adds	r0, r5, #1
    7bfc:	0540      	lsls	r0, r0, #21
    7bfe:	0d40      	lsrs	r0, r0, #21
    7c00:	2801      	cmp	r0, #1
    7c02:	dc00      	bgt.n	7c06 <__aeabi_dsub+0x28a>
    7c04:	e0e8      	b.n	7dd8 <__aeabi_dsub+0x45c>
    7c06:	465a      	mov	r2, fp
    7c08:	1aa2      	subs	r2, r4, r2
    7c0a:	4294      	cmp	r4, r2
    7c0c:	41bf      	sbcs	r7, r7
    7c0e:	1ac8      	subs	r0, r1, r3
    7c10:	427f      	negs	r7, r7
    7c12:	1bc7      	subs	r7, r0, r7
    7c14:	023e      	lsls	r6, r7, #8
    7c16:	d400      	bmi.n	7c1a <__aeabi_dsub+0x29e>
    7c18:	e098      	b.n	7d4c <__aeabi_dsub+0x3d0>
    7c1a:	4658      	mov	r0, fp
    7c1c:	1b04      	subs	r4, r0, r4
    7c1e:	45a3      	cmp	fp, r4
    7c20:	4192      	sbcs	r2, r2
    7c22:	1a59      	subs	r1, r3, r1
    7c24:	4252      	negs	r2, r2
    7c26:	1a8f      	subs	r7, r1, r2
    7c28:	46e2      	mov	sl, ip
    7c2a:	e73a      	b.n	7aa2 <__aeabi_dsub+0x126>
    7c2c:	2300      	movs	r3, #0
    7c2e:	2400      	movs	r4, #0
    7c30:	e6f7      	b.n	7a22 <__aeabi_dsub+0xa6>
    7c32:	2380      	movs	r3, #128	; 0x80
    7c34:	041b      	lsls	r3, r3, #16
    7c36:	2701      	movs	r7, #1
    7c38:	4656      	mov	r6, sl
    7c3a:	400b      	ands	r3, r1
    7c3c:	4037      	ands	r7, r6
    7c3e:	e6e1      	b.n	7a04 <__aeabi_dsub+0x88>
    7c40:	1c27      	adds	r7, r4, #0
    7c42:	3828      	subs	r0, #40	; 0x28
    7c44:	4087      	lsls	r7, r0
    7c46:	2400      	movs	r4, #0
    7c48:	4295      	cmp	r5, r2
    7c4a:	dc00      	bgt.n	7c4e <__aeabi_dsub+0x2d2>
    7c4c:	e73e      	b.n	7acc <__aeabi_dsub+0x150>
    7c4e:	4929      	ldr	r1, [pc, #164]	; (7cf4 <__aeabi_dsub+0x378>)
    7c50:	1aad      	subs	r5, r5, r2
    7c52:	4039      	ands	r1, r7
    7c54:	e6c2      	b.n	79dc <__aeabi_dsub+0x60>
    7c56:	1c20      	adds	r0, r4, #0
    7c58:	f000 fb48 	bl	82ec <__clzsi2>
    7c5c:	3020      	adds	r0, #32
    7c5e:	e726      	b.n	7aae <__aeabi_dsub+0x132>
    7c60:	465a      	mov	r2, fp
    7c62:	431a      	orrs	r2, r3
    7c64:	1e53      	subs	r3, r2, #1
    7c66:	419a      	sbcs	r2, r3
    7c68:	b2d2      	uxtb	r2, r2
    7c6a:	2700      	movs	r7, #0
    7c6c:	e70e      	b.n	7a8c <__aeabi_dsub+0x110>
    7c6e:	2a00      	cmp	r2, #0
    7c70:	d000      	beq.n	7c74 <__aeabi_dsub+0x2f8>
    7c72:	e0de      	b.n	7e32 <__aeabi_dsub+0x4b6>
    7c74:	1c68      	adds	r0, r5, #1
    7c76:	0546      	lsls	r6, r0, #21
    7c78:	0d76      	lsrs	r6, r6, #21
    7c7a:	2e01      	cmp	r6, #1
    7c7c:	dc00      	bgt.n	7c80 <__aeabi_dsub+0x304>
    7c7e:	e090      	b.n	7da2 <__aeabi_dsub+0x426>
    7c80:	4d1b      	ldr	r5, [pc, #108]	; (7cf0 <__aeabi_dsub+0x374>)
    7c82:	42a8      	cmp	r0, r5
    7c84:	d100      	bne.n	7c88 <__aeabi_dsub+0x30c>
    7c86:	e0f5      	b.n	7e74 <__aeabi_dsub+0x4f8>
    7c88:	465e      	mov	r6, fp
    7c8a:	1932      	adds	r2, r6, r4
    7c8c:	42a2      	cmp	r2, r4
    7c8e:	41a4      	sbcs	r4, r4
    7c90:	4264      	negs	r4, r4
    7c92:	1859      	adds	r1, r3, r1
    7c94:	1909      	adds	r1, r1, r4
    7c96:	07cc      	lsls	r4, r1, #31
    7c98:	0852      	lsrs	r2, r2, #1
    7c9a:	4314      	orrs	r4, r2
    7c9c:	0849      	lsrs	r1, r1, #1
    7c9e:	1c05      	adds	r5, r0, #0
    7ca0:	e69c      	b.n	79dc <__aeabi_dsub+0x60>
    7ca2:	4813      	ldr	r0, [pc, #76]	; (7cf0 <__aeabi_dsub+0x374>)
    7ca4:	4285      	cmp	r5, r0
    7ca6:	d000      	beq.n	7caa <__aeabi_dsub+0x32e>
    7ca8:	e6d9      	b.n	7a5e <__aeabi_dsub+0xe2>
    7caa:	e697      	b.n	79dc <__aeabi_dsub+0x60>
    7cac:	1c2b      	adds	r3, r5, #0
    7cae:	3b1f      	subs	r3, #31
    7cb0:	1c3e      	adds	r6, r7, #0
    7cb2:	40de      	lsrs	r6, r3
    7cb4:	1c33      	adds	r3, r6, #0
    7cb6:	2920      	cmp	r1, #32
    7cb8:	d06f      	beq.n	7d9a <__aeabi_dsub+0x41e>
    7cba:	223f      	movs	r2, #63	; 0x3f
    7cbc:	1b55      	subs	r5, r2, r5
    7cbe:	40af      	lsls	r7, r5
    7cc0:	433c      	orrs	r4, r7
    7cc2:	1e60      	subs	r0, r4, #1
    7cc4:	4184      	sbcs	r4, r0
    7cc6:	431c      	orrs	r4, r3
    7cc8:	2100      	movs	r1, #0
    7cca:	2500      	movs	r5, #0
    7ccc:	e686      	b.n	79dc <__aeabi_dsub+0x60>
    7cce:	1c38      	adds	r0, r7, #0
    7cd0:	3820      	subs	r0, #32
    7cd2:	1c1e      	adds	r6, r3, #0
    7cd4:	40c6      	lsrs	r6, r0
    7cd6:	1c30      	adds	r0, r6, #0
    7cd8:	2f20      	cmp	r7, #32
    7cda:	d060      	beq.n	7d9e <__aeabi_dsub+0x422>
    7cdc:	2240      	movs	r2, #64	; 0x40
    7cde:	1bd7      	subs	r7, r2, r7
    7ce0:	40bb      	lsls	r3, r7
    7ce2:	465a      	mov	r2, fp
    7ce4:	431a      	orrs	r2, r3
    7ce6:	1e53      	subs	r3, r2, #1
    7ce8:	419a      	sbcs	r2, r3
    7cea:	4302      	orrs	r2, r0
    7cec:	2700      	movs	r7, #0
    7cee:	e6cd      	b.n	7a8c <__aeabi_dsub+0x110>
    7cf0:	000007ff 	.word	0x000007ff
    7cf4:	ff7fffff 	.word	0xff7fffff
    7cf8:	800fffff 	.word	0x800fffff
    7cfc:	2d00      	cmp	r5, #0
    7cfe:	d037      	beq.n	7d70 <__aeabi_dsub+0x3f4>
    7d00:	4db6      	ldr	r5, [pc, #728]	; (7fdc <__aeabi_dsub+0x660>)
    7d02:	42a8      	cmp	r0, r5
    7d04:	d100      	bne.n	7d08 <__aeabi_dsub+0x38c>
    7d06:	e08f      	b.n	7e28 <__aeabi_dsub+0x4ac>
    7d08:	2580      	movs	r5, #128	; 0x80
    7d0a:	042d      	lsls	r5, r5, #16
    7d0c:	427f      	negs	r7, r7
    7d0e:	4329      	orrs	r1, r5
    7d10:	2f38      	cmp	r7, #56	; 0x38
    7d12:	dd00      	ble.n	7d16 <__aeabi_dsub+0x39a>
    7d14:	e0a8      	b.n	7e68 <__aeabi_dsub+0x4ec>
    7d16:	2f1f      	cmp	r7, #31
    7d18:	dd00      	ble.n	7d1c <__aeabi_dsub+0x3a0>
    7d1a:	e124      	b.n	7f66 <__aeabi_dsub+0x5ea>
    7d1c:	2520      	movs	r5, #32
    7d1e:	1bed      	subs	r5, r5, r7
    7d20:	1c0e      	adds	r6, r1, #0
    7d22:	40ae      	lsls	r6, r5
    7d24:	46b0      	mov	r8, r6
    7d26:	1c26      	adds	r6, r4, #0
    7d28:	40fe      	lsrs	r6, r7
    7d2a:	4642      	mov	r2, r8
    7d2c:	40ac      	lsls	r4, r5
    7d2e:	4316      	orrs	r6, r2
    7d30:	1e65      	subs	r5, r4, #1
    7d32:	41ac      	sbcs	r4, r5
    7d34:	4334      	orrs	r4, r6
    7d36:	40f9      	lsrs	r1, r7
    7d38:	465a      	mov	r2, fp
    7d3a:	1b14      	subs	r4, r2, r4
    7d3c:	45a3      	cmp	fp, r4
    7d3e:	4192      	sbcs	r2, r2
    7d40:	1a5b      	subs	r3, r3, r1
    7d42:	4252      	negs	r2, r2
    7d44:	1a99      	subs	r1, r3, r2
    7d46:	1c05      	adds	r5, r0, #0
    7d48:	46e2      	mov	sl, ip
    7d4a:	e6a6      	b.n	7a9a <__aeabi_dsub+0x11e>
    7d4c:	1c13      	adds	r3, r2, #0
    7d4e:	433b      	orrs	r3, r7
    7d50:	1c14      	adds	r4, r2, #0
    7d52:	2b00      	cmp	r3, #0
    7d54:	d000      	beq.n	7d58 <__aeabi_dsub+0x3dc>
    7d56:	e6a4      	b.n	7aa2 <__aeabi_dsub+0x126>
    7d58:	2700      	movs	r7, #0
    7d5a:	2100      	movs	r1, #0
    7d5c:	2500      	movs	r5, #0
    7d5e:	2400      	movs	r4, #0
    7d60:	e6cd      	b.n	7afe <__aeabi_dsub+0x182>
    7d62:	465a      	mov	r2, fp
    7d64:	431a      	orrs	r2, r3
    7d66:	1e53      	subs	r3, r2, #1
    7d68:	419a      	sbcs	r2, r3
    7d6a:	b2d2      	uxtb	r2, r2
    7d6c:	2300      	movs	r3, #0
    7d6e:	e700      	b.n	7b72 <__aeabi_dsub+0x1f6>
    7d70:	1c0d      	adds	r5, r1, #0
    7d72:	4325      	orrs	r5, r4
    7d74:	d058      	beq.n	7e28 <__aeabi_dsub+0x4ac>
    7d76:	43ff      	mvns	r7, r7
    7d78:	2f00      	cmp	r7, #0
    7d7a:	d151      	bne.n	7e20 <__aeabi_dsub+0x4a4>
    7d7c:	465a      	mov	r2, fp
    7d7e:	1b14      	subs	r4, r2, r4
    7d80:	45a3      	cmp	fp, r4
    7d82:	4192      	sbcs	r2, r2
    7d84:	1a59      	subs	r1, r3, r1
    7d86:	4252      	negs	r2, r2
    7d88:	1a89      	subs	r1, r1, r2
    7d8a:	1c05      	adds	r5, r0, #0
    7d8c:	46e2      	mov	sl, ip
    7d8e:	e684      	b.n	7a9a <__aeabi_dsub+0x11e>
    7d90:	4892      	ldr	r0, [pc, #584]	; (7fdc <__aeabi_dsub+0x660>)
    7d92:	4285      	cmp	r5, r0
    7d94:	d000      	beq.n	7d98 <__aeabi_dsub+0x41c>
    7d96:	e6d1      	b.n	7b3c <__aeabi_dsub+0x1c0>
    7d98:	e620      	b.n	79dc <__aeabi_dsub+0x60>
    7d9a:	2700      	movs	r7, #0
    7d9c:	e790      	b.n	7cc0 <__aeabi_dsub+0x344>
    7d9e:	2300      	movs	r3, #0
    7da0:	e79f      	b.n	7ce2 <__aeabi_dsub+0x366>
    7da2:	1c08      	adds	r0, r1, #0
    7da4:	4320      	orrs	r0, r4
    7da6:	2d00      	cmp	r5, #0
    7da8:	d000      	beq.n	7dac <__aeabi_dsub+0x430>
    7daa:	e0c2      	b.n	7f32 <__aeabi_dsub+0x5b6>
    7dac:	2800      	cmp	r0, #0
    7dae:	d100      	bne.n	7db2 <__aeabi_dsub+0x436>
    7db0:	e0ef      	b.n	7f92 <__aeabi_dsub+0x616>
    7db2:	4658      	mov	r0, fp
    7db4:	4318      	orrs	r0, r3
    7db6:	d100      	bne.n	7dba <__aeabi_dsub+0x43e>
    7db8:	e610      	b.n	79dc <__aeabi_dsub+0x60>
    7dba:	4658      	mov	r0, fp
    7dbc:	1902      	adds	r2, r0, r4
    7dbe:	42a2      	cmp	r2, r4
    7dc0:	41a4      	sbcs	r4, r4
    7dc2:	4264      	negs	r4, r4
    7dc4:	1859      	adds	r1, r3, r1
    7dc6:	1909      	adds	r1, r1, r4
    7dc8:	1c14      	adds	r4, r2, #0
    7dca:	020a      	lsls	r2, r1, #8
    7dcc:	d400      	bmi.n	7dd0 <__aeabi_dsub+0x454>
    7dce:	e605      	b.n	79dc <__aeabi_dsub+0x60>
    7dd0:	4b83      	ldr	r3, [pc, #524]	; (7fe0 <__aeabi_dsub+0x664>)
    7dd2:	2501      	movs	r5, #1
    7dd4:	4019      	ands	r1, r3
    7dd6:	e601      	b.n	79dc <__aeabi_dsub+0x60>
    7dd8:	1c08      	adds	r0, r1, #0
    7dda:	4320      	orrs	r0, r4
    7ddc:	2d00      	cmp	r5, #0
    7dde:	d138      	bne.n	7e52 <__aeabi_dsub+0x4d6>
    7de0:	2800      	cmp	r0, #0
    7de2:	d16f      	bne.n	7ec4 <__aeabi_dsub+0x548>
    7de4:	4659      	mov	r1, fp
    7de6:	4319      	orrs	r1, r3
    7de8:	d003      	beq.n	7df2 <__aeabi_dsub+0x476>
    7dea:	1c19      	adds	r1, r3, #0
    7dec:	465c      	mov	r4, fp
    7dee:	46e2      	mov	sl, ip
    7df0:	e5f4      	b.n	79dc <__aeabi_dsub+0x60>
    7df2:	2700      	movs	r7, #0
    7df4:	2100      	movs	r1, #0
    7df6:	2400      	movs	r4, #0
    7df8:	e681      	b.n	7afe <__aeabi_dsub+0x182>
    7dfa:	4660      	mov	r0, ip
    7dfc:	3820      	subs	r0, #32
    7dfe:	1c1a      	adds	r2, r3, #0
    7e00:	40c2      	lsrs	r2, r0
    7e02:	4666      	mov	r6, ip
    7e04:	1c10      	adds	r0, r2, #0
    7e06:	2e20      	cmp	r6, #32
    7e08:	d100      	bne.n	7e0c <__aeabi_dsub+0x490>
    7e0a:	e0aa      	b.n	7f62 <__aeabi_dsub+0x5e6>
    7e0c:	2240      	movs	r2, #64	; 0x40
    7e0e:	1b92      	subs	r2, r2, r6
    7e10:	4093      	lsls	r3, r2
    7e12:	465a      	mov	r2, fp
    7e14:	431a      	orrs	r2, r3
    7e16:	1e53      	subs	r3, r2, #1
    7e18:	419a      	sbcs	r2, r3
    7e1a:	4302      	orrs	r2, r0
    7e1c:	2300      	movs	r3, #0
    7e1e:	e6a8      	b.n	7b72 <__aeabi_dsub+0x1f6>
    7e20:	4d6e      	ldr	r5, [pc, #440]	; (7fdc <__aeabi_dsub+0x660>)
    7e22:	42a8      	cmp	r0, r5
    7e24:	d000      	beq.n	7e28 <__aeabi_dsub+0x4ac>
    7e26:	e773      	b.n	7d10 <__aeabi_dsub+0x394>
    7e28:	1c19      	adds	r1, r3, #0
    7e2a:	465c      	mov	r4, fp
    7e2c:	1c05      	adds	r5, r0, #0
    7e2e:	46e2      	mov	sl, ip
    7e30:	e5d4      	b.n	79dc <__aeabi_dsub+0x60>
    7e32:	2d00      	cmp	r5, #0
    7e34:	d122      	bne.n	7e7c <__aeabi_dsub+0x500>
    7e36:	1c0d      	adds	r5, r1, #0
    7e38:	4325      	orrs	r5, r4
    7e3a:	d076      	beq.n	7f2a <__aeabi_dsub+0x5ae>
    7e3c:	43d5      	mvns	r5, r2
    7e3e:	2d00      	cmp	r5, #0
    7e40:	d170      	bne.n	7f24 <__aeabi_dsub+0x5a8>
    7e42:	445c      	add	r4, fp
    7e44:	455c      	cmp	r4, fp
    7e46:	4192      	sbcs	r2, r2
    7e48:	1859      	adds	r1, r3, r1
    7e4a:	4252      	negs	r2, r2
    7e4c:	1889      	adds	r1, r1, r2
    7e4e:	1c05      	adds	r5, r0, #0
    7e50:	e696      	b.n	7b80 <__aeabi_dsub+0x204>
    7e52:	2800      	cmp	r0, #0
    7e54:	d14c      	bne.n	7ef0 <__aeabi_dsub+0x574>
    7e56:	4659      	mov	r1, fp
    7e58:	4319      	orrs	r1, r3
    7e5a:	d100      	bne.n	7e5e <__aeabi_dsub+0x4e2>
    7e5c:	e64a      	b.n	7af4 <__aeabi_dsub+0x178>
    7e5e:	1c19      	adds	r1, r3, #0
    7e60:	465c      	mov	r4, fp
    7e62:	46e2      	mov	sl, ip
    7e64:	4d5d      	ldr	r5, [pc, #372]	; (7fdc <__aeabi_dsub+0x660>)
    7e66:	e5b9      	b.n	79dc <__aeabi_dsub+0x60>
    7e68:	430c      	orrs	r4, r1
    7e6a:	1e61      	subs	r1, r4, #1
    7e6c:	418c      	sbcs	r4, r1
    7e6e:	b2e4      	uxtb	r4, r4
    7e70:	2100      	movs	r1, #0
    7e72:	e761      	b.n	7d38 <__aeabi_dsub+0x3bc>
    7e74:	1c05      	adds	r5, r0, #0
    7e76:	2100      	movs	r1, #0
    7e78:	2400      	movs	r4, #0
    7e7a:	e640      	b.n	7afe <__aeabi_dsub+0x182>
    7e7c:	4d57      	ldr	r5, [pc, #348]	; (7fdc <__aeabi_dsub+0x660>)
    7e7e:	42a8      	cmp	r0, r5
    7e80:	d053      	beq.n	7f2a <__aeabi_dsub+0x5ae>
    7e82:	4255      	negs	r5, r2
    7e84:	2280      	movs	r2, #128	; 0x80
    7e86:	0416      	lsls	r6, r2, #16
    7e88:	4331      	orrs	r1, r6
    7e8a:	2d38      	cmp	r5, #56	; 0x38
    7e8c:	dc7b      	bgt.n	7f86 <__aeabi_dsub+0x60a>
    7e8e:	2d1f      	cmp	r5, #31
    7e90:	dd00      	ble.n	7e94 <__aeabi_dsub+0x518>
    7e92:	e08c      	b.n	7fae <__aeabi_dsub+0x632>
    7e94:	2220      	movs	r2, #32
    7e96:	1b56      	subs	r6, r2, r5
    7e98:	1c0a      	adds	r2, r1, #0
    7e9a:	46b4      	mov	ip, r6
    7e9c:	40b2      	lsls	r2, r6
    7e9e:	1c26      	adds	r6, r4, #0
    7ea0:	40ee      	lsrs	r6, r5
    7ea2:	4332      	orrs	r2, r6
    7ea4:	4690      	mov	r8, r2
    7ea6:	4662      	mov	r2, ip
    7ea8:	4094      	lsls	r4, r2
    7eaa:	1e66      	subs	r6, r4, #1
    7eac:	41b4      	sbcs	r4, r6
    7eae:	4642      	mov	r2, r8
    7eb0:	4314      	orrs	r4, r2
    7eb2:	40e9      	lsrs	r1, r5
    7eb4:	445c      	add	r4, fp
    7eb6:	455c      	cmp	r4, fp
    7eb8:	4192      	sbcs	r2, r2
    7eba:	18cb      	adds	r3, r1, r3
    7ebc:	4252      	negs	r2, r2
    7ebe:	1899      	adds	r1, r3, r2
    7ec0:	1c05      	adds	r5, r0, #0
    7ec2:	e65d      	b.n	7b80 <__aeabi_dsub+0x204>
    7ec4:	4658      	mov	r0, fp
    7ec6:	4318      	orrs	r0, r3
    7ec8:	d100      	bne.n	7ecc <__aeabi_dsub+0x550>
    7eca:	e587      	b.n	79dc <__aeabi_dsub+0x60>
    7ecc:	465e      	mov	r6, fp
    7ece:	1ba7      	subs	r7, r4, r6
    7ed0:	42bc      	cmp	r4, r7
    7ed2:	4192      	sbcs	r2, r2
    7ed4:	1ac8      	subs	r0, r1, r3
    7ed6:	4252      	negs	r2, r2
    7ed8:	1a80      	subs	r0, r0, r2
    7eda:	0206      	lsls	r6, r0, #8
    7edc:	d560      	bpl.n	7fa0 <__aeabi_dsub+0x624>
    7ede:	4658      	mov	r0, fp
    7ee0:	1b04      	subs	r4, r0, r4
    7ee2:	45a3      	cmp	fp, r4
    7ee4:	4192      	sbcs	r2, r2
    7ee6:	1a59      	subs	r1, r3, r1
    7ee8:	4252      	negs	r2, r2
    7eea:	1a89      	subs	r1, r1, r2
    7eec:	46e2      	mov	sl, ip
    7eee:	e575      	b.n	79dc <__aeabi_dsub+0x60>
    7ef0:	4658      	mov	r0, fp
    7ef2:	4318      	orrs	r0, r3
    7ef4:	d033      	beq.n	7f5e <__aeabi_dsub+0x5e2>
    7ef6:	0748      	lsls	r0, r1, #29
    7ef8:	08e4      	lsrs	r4, r4, #3
    7efa:	4304      	orrs	r4, r0
    7efc:	2080      	movs	r0, #128	; 0x80
    7efe:	08c9      	lsrs	r1, r1, #3
    7f00:	0300      	lsls	r0, r0, #12
    7f02:	4201      	tst	r1, r0
    7f04:	d008      	beq.n	7f18 <__aeabi_dsub+0x59c>
    7f06:	08dd      	lsrs	r5, r3, #3
    7f08:	4205      	tst	r5, r0
    7f0a:	d105      	bne.n	7f18 <__aeabi_dsub+0x59c>
    7f0c:	4659      	mov	r1, fp
    7f0e:	08ca      	lsrs	r2, r1, #3
    7f10:	075c      	lsls	r4, r3, #29
    7f12:	4314      	orrs	r4, r2
    7f14:	1c29      	adds	r1, r5, #0
    7f16:	46e2      	mov	sl, ip
    7f18:	0f63      	lsrs	r3, r4, #29
    7f1a:	00c9      	lsls	r1, r1, #3
    7f1c:	4319      	orrs	r1, r3
    7f1e:	00e4      	lsls	r4, r4, #3
    7f20:	4d2e      	ldr	r5, [pc, #184]	; (7fdc <__aeabi_dsub+0x660>)
    7f22:	e55b      	b.n	79dc <__aeabi_dsub+0x60>
    7f24:	4a2d      	ldr	r2, [pc, #180]	; (7fdc <__aeabi_dsub+0x660>)
    7f26:	4290      	cmp	r0, r2
    7f28:	d1af      	bne.n	7e8a <__aeabi_dsub+0x50e>
    7f2a:	1c19      	adds	r1, r3, #0
    7f2c:	465c      	mov	r4, fp
    7f2e:	1c05      	adds	r5, r0, #0
    7f30:	e554      	b.n	79dc <__aeabi_dsub+0x60>
    7f32:	2800      	cmp	r0, #0
    7f34:	d030      	beq.n	7f98 <__aeabi_dsub+0x61c>
    7f36:	4658      	mov	r0, fp
    7f38:	4318      	orrs	r0, r3
    7f3a:	d010      	beq.n	7f5e <__aeabi_dsub+0x5e2>
    7f3c:	2580      	movs	r5, #128	; 0x80
    7f3e:	0748      	lsls	r0, r1, #29
    7f40:	08e4      	lsrs	r4, r4, #3
    7f42:	08c9      	lsrs	r1, r1, #3
    7f44:	032d      	lsls	r5, r5, #12
    7f46:	4304      	orrs	r4, r0
    7f48:	4229      	tst	r1, r5
    7f4a:	d0e5      	beq.n	7f18 <__aeabi_dsub+0x59c>
    7f4c:	08d8      	lsrs	r0, r3, #3
    7f4e:	4228      	tst	r0, r5
    7f50:	d1e2      	bne.n	7f18 <__aeabi_dsub+0x59c>
    7f52:	465d      	mov	r5, fp
    7f54:	08ea      	lsrs	r2, r5, #3
    7f56:	075c      	lsls	r4, r3, #29
    7f58:	4314      	orrs	r4, r2
    7f5a:	1c01      	adds	r1, r0, #0
    7f5c:	e7dc      	b.n	7f18 <__aeabi_dsub+0x59c>
    7f5e:	4d1f      	ldr	r5, [pc, #124]	; (7fdc <__aeabi_dsub+0x660>)
    7f60:	e53c      	b.n	79dc <__aeabi_dsub+0x60>
    7f62:	2300      	movs	r3, #0
    7f64:	e755      	b.n	7e12 <__aeabi_dsub+0x496>
    7f66:	1c3d      	adds	r5, r7, #0
    7f68:	3d20      	subs	r5, #32
    7f6a:	1c0e      	adds	r6, r1, #0
    7f6c:	40ee      	lsrs	r6, r5
    7f6e:	1c35      	adds	r5, r6, #0
    7f70:	2f20      	cmp	r7, #32
    7f72:	d02e      	beq.n	7fd2 <__aeabi_dsub+0x656>
    7f74:	2640      	movs	r6, #64	; 0x40
    7f76:	1bf7      	subs	r7, r6, r7
    7f78:	40b9      	lsls	r1, r7
    7f7a:	430c      	orrs	r4, r1
    7f7c:	1e61      	subs	r1, r4, #1
    7f7e:	418c      	sbcs	r4, r1
    7f80:	432c      	orrs	r4, r5
    7f82:	2100      	movs	r1, #0
    7f84:	e6d8      	b.n	7d38 <__aeabi_dsub+0x3bc>
    7f86:	430c      	orrs	r4, r1
    7f88:	1e61      	subs	r1, r4, #1
    7f8a:	418c      	sbcs	r4, r1
    7f8c:	b2e4      	uxtb	r4, r4
    7f8e:	2100      	movs	r1, #0
    7f90:	e790      	b.n	7eb4 <__aeabi_dsub+0x538>
    7f92:	1c19      	adds	r1, r3, #0
    7f94:	465c      	mov	r4, fp
    7f96:	e521      	b.n	79dc <__aeabi_dsub+0x60>
    7f98:	1c19      	adds	r1, r3, #0
    7f9a:	465c      	mov	r4, fp
    7f9c:	4d0f      	ldr	r5, [pc, #60]	; (7fdc <__aeabi_dsub+0x660>)
    7f9e:	e51d      	b.n	79dc <__aeabi_dsub+0x60>
    7fa0:	1c03      	adds	r3, r0, #0
    7fa2:	433b      	orrs	r3, r7
    7fa4:	d100      	bne.n	7fa8 <__aeabi_dsub+0x62c>
    7fa6:	e724      	b.n	7df2 <__aeabi_dsub+0x476>
    7fa8:	1c01      	adds	r1, r0, #0
    7faa:	1c3c      	adds	r4, r7, #0
    7fac:	e516      	b.n	79dc <__aeabi_dsub+0x60>
    7fae:	2620      	movs	r6, #32
    7fb0:	4276      	negs	r6, r6
    7fb2:	1976      	adds	r6, r6, r5
    7fb4:	1c0a      	adds	r2, r1, #0
    7fb6:	40f2      	lsrs	r2, r6
    7fb8:	4690      	mov	r8, r2
    7fba:	2d20      	cmp	r5, #32
    7fbc:	d00b      	beq.n	7fd6 <__aeabi_dsub+0x65a>
    7fbe:	2640      	movs	r6, #64	; 0x40
    7fc0:	1b75      	subs	r5, r6, r5
    7fc2:	40a9      	lsls	r1, r5
    7fc4:	430c      	orrs	r4, r1
    7fc6:	1e61      	subs	r1, r4, #1
    7fc8:	418c      	sbcs	r4, r1
    7fca:	4645      	mov	r5, r8
    7fcc:	432c      	orrs	r4, r5
    7fce:	2100      	movs	r1, #0
    7fd0:	e770      	b.n	7eb4 <__aeabi_dsub+0x538>
    7fd2:	2100      	movs	r1, #0
    7fd4:	e7d1      	b.n	7f7a <__aeabi_dsub+0x5fe>
    7fd6:	2100      	movs	r1, #0
    7fd8:	e7f4      	b.n	7fc4 <__aeabi_dsub+0x648>
    7fda:	46c0      	nop			; (mov r8, r8)
    7fdc:	000007ff 	.word	0x000007ff
    7fe0:	ff7fffff 	.word	0xff7fffff

00007fe4 <__aeabi_d2iz>:
    7fe4:	b570      	push	{r4, r5, r6, lr}
    7fe6:	1c0b      	adds	r3, r1, #0
    7fe8:	4c12      	ldr	r4, [pc, #72]	; (8034 <__aeabi_d2iz+0x50>)
    7fea:	0309      	lsls	r1, r1, #12
    7fec:	0b0e      	lsrs	r6, r1, #12
    7fee:	0059      	lsls	r1, r3, #1
    7ff0:	1c02      	adds	r2, r0, #0
    7ff2:	0d49      	lsrs	r1, r1, #21
    7ff4:	0fdd      	lsrs	r5, r3, #31
    7ff6:	2000      	movs	r0, #0
    7ff8:	42a1      	cmp	r1, r4
    7ffa:	dd11      	ble.n	8020 <__aeabi_d2iz+0x3c>
    7ffc:	480e      	ldr	r0, [pc, #56]	; (8038 <__aeabi_d2iz+0x54>)
    7ffe:	4281      	cmp	r1, r0
    8000:	dc0f      	bgt.n	8022 <__aeabi_d2iz+0x3e>
    8002:	2080      	movs	r0, #128	; 0x80
    8004:	0340      	lsls	r0, r0, #13
    8006:	4306      	orrs	r6, r0
    8008:	480c      	ldr	r0, [pc, #48]	; (803c <__aeabi_d2iz+0x58>)
    800a:	1a40      	subs	r0, r0, r1
    800c:	281f      	cmp	r0, #31
    800e:	dd0b      	ble.n	8028 <__aeabi_d2iz+0x44>
    8010:	4a0b      	ldr	r2, [pc, #44]	; (8040 <__aeabi_d2iz+0x5c>)
    8012:	1a52      	subs	r2, r2, r1
    8014:	40d6      	lsrs	r6, r2
    8016:	1c32      	adds	r2, r6, #0
    8018:	4250      	negs	r0, r2
    801a:	2d00      	cmp	r5, #0
    801c:	d100      	bne.n	8020 <__aeabi_d2iz+0x3c>
    801e:	1c10      	adds	r0, r2, #0
    8020:	bd70      	pop	{r4, r5, r6, pc}
    8022:	4b08      	ldr	r3, [pc, #32]	; (8044 <__aeabi_d2iz+0x60>)
    8024:	18e8      	adds	r0, r5, r3
    8026:	e7fb      	b.n	8020 <__aeabi_d2iz+0x3c>
    8028:	4b07      	ldr	r3, [pc, #28]	; (8048 <__aeabi_d2iz+0x64>)
    802a:	40c2      	lsrs	r2, r0
    802c:	18c9      	adds	r1, r1, r3
    802e:	408e      	lsls	r6, r1
    8030:	4332      	orrs	r2, r6
    8032:	e7f1      	b.n	8018 <__aeabi_d2iz+0x34>
    8034:	000003fe 	.word	0x000003fe
    8038:	0000041d 	.word	0x0000041d
    803c:	00000433 	.word	0x00000433
    8040:	00000413 	.word	0x00000413
    8044:	7fffffff 	.word	0x7fffffff
    8048:	fffffbed 	.word	0xfffffbed

0000804c <__aeabi_i2d>:
    804c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    804e:	1e04      	subs	r4, r0, #0
    8050:	d031      	beq.n	80b6 <__aeabi_i2d+0x6a>
    8052:	0fc7      	lsrs	r7, r0, #31
    8054:	d000      	beq.n	8058 <__aeabi_i2d+0xc>
    8056:	4244      	negs	r4, r0
    8058:	1c20      	adds	r0, r4, #0
    805a:	f000 f947 	bl	82ec <__clzsi2>
    805e:	4d18      	ldr	r5, [pc, #96]	; (80c0 <__aeabi_i2d+0x74>)
    8060:	1a2d      	subs	r5, r5, r0
    8062:	280a      	cmp	r0, #10
    8064:	dd19      	ble.n	809a <__aeabi_i2d+0x4e>
    8066:	380b      	subs	r0, #11
    8068:	4084      	lsls	r4, r0
    806a:	0324      	lsls	r4, r4, #12
    806c:	056d      	lsls	r5, r5, #21
    806e:	0b24      	lsrs	r4, r4, #12
    8070:	0d6d      	lsrs	r5, r5, #21
    8072:	1c3a      	adds	r2, r7, #0
    8074:	2600      	movs	r6, #0
    8076:	2000      	movs	r0, #0
    8078:	2100      	movs	r1, #0
    807a:	0d0b      	lsrs	r3, r1, #20
    807c:	0324      	lsls	r4, r4, #12
    807e:	0b24      	lsrs	r4, r4, #12
    8080:	051b      	lsls	r3, r3, #20
    8082:	4323      	orrs	r3, r4
    8084:	4c0f      	ldr	r4, [pc, #60]	; (80c4 <__aeabi_i2d+0x78>)
    8086:	052d      	lsls	r5, r5, #20
    8088:	401c      	ands	r4, r3
    808a:	432c      	orrs	r4, r5
    808c:	0064      	lsls	r4, r4, #1
    808e:	0864      	lsrs	r4, r4, #1
    8090:	07d3      	lsls	r3, r2, #31
    8092:	1c21      	adds	r1, r4, #0
    8094:	1c30      	adds	r0, r6, #0
    8096:	4319      	orrs	r1, r3
    8098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    809a:	1c06      	adds	r6, r0, #0
    809c:	3615      	adds	r6, #21
    809e:	1c23      	adds	r3, r4, #0
    80a0:	40b3      	lsls	r3, r6
    80a2:	1c1e      	adds	r6, r3, #0
    80a4:	230b      	movs	r3, #11
    80a6:	1a18      	subs	r0, r3, r0
    80a8:	40c4      	lsrs	r4, r0
    80aa:	0324      	lsls	r4, r4, #12
    80ac:	056d      	lsls	r5, r5, #21
    80ae:	0b24      	lsrs	r4, r4, #12
    80b0:	0d6d      	lsrs	r5, r5, #21
    80b2:	1c3a      	adds	r2, r7, #0
    80b4:	e7df      	b.n	8076 <__aeabi_i2d+0x2a>
    80b6:	2200      	movs	r2, #0
    80b8:	2500      	movs	r5, #0
    80ba:	2400      	movs	r4, #0
    80bc:	2600      	movs	r6, #0
    80be:	e7da      	b.n	8076 <__aeabi_i2d+0x2a>
    80c0:	0000041e 	.word	0x0000041e
    80c4:	800fffff 	.word	0x800fffff

000080c8 <__aeabi_ui2d>:
    80c8:	b510      	push	{r4, lr}
    80ca:	1e04      	subs	r4, r0, #0
    80cc:	d028      	beq.n	8120 <__aeabi_ui2d+0x58>
    80ce:	f000 f90d 	bl	82ec <__clzsi2>
    80d2:	4a15      	ldr	r2, [pc, #84]	; (8128 <__aeabi_ui2d+0x60>)
    80d4:	1a12      	subs	r2, r2, r0
    80d6:	280a      	cmp	r0, #10
    80d8:	dd15      	ble.n	8106 <__aeabi_ui2d+0x3e>
    80da:	380b      	subs	r0, #11
    80dc:	4084      	lsls	r4, r0
    80de:	0324      	lsls	r4, r4, #12
    80e0:	0552      	lsls	r2, r2, #21
    80e2:	0b24      	lsrs	r4, r4, #12
    80e4:	0d52      	lsrs	r2, r2, #21
    80e6:	2300      	movs	r3, #0
    80e8:	2000      	movs	r0, #0
    80ea:	2100      	movs	r1, #0
    80ec:	0324      	lsls	r4, r4, #12
    80ee:	1c18      	adds	r0, r3, #0
    80f0:	0d0b      	lsrs	r3, r1, #20
    80f2:	0b24      	lsrs	r4, r4, #12
    80f4:	051b      	lsls	r3, r3, #20
    80f6:	4323      	orrs	r3, r4
    80f8:	4c0c      	ldr	r4, [pc, #48]	; (812c <__aeabi_ui2d+0x64>)
    80fa:	0512      	lsls	r2, r2, #20
    80fc:	401c      	ands	r4, r3
    80fe:	4314      	orrs	r4, r2
    8100:	0064      	lsls	r4, r4, #1
    8102:	0861      	lsrs	r1, r4, #1
    8104:	bd10      	pop	{r4, pc}
    8106:	1c03      	adds	r3, r0, #0
    8108:	3315      	adds	r3, #21
    810a:	1c21      	adds	r1, r4, #0
    810c:	4099      	lsls	r1, r3
    810e:	1c0b      	adds	r3, r1, #0
    8110:	210b      	movs	r1, #11
    8112:	1a08      	subs	r0, r1, r0
    8114:	40c4      	lsrs	r4, r0
    8116:	0324      	lsls	r4, r4, #12
    8118:	0552      	lsls	r2, r2, #21
    811a:	0b24      	lsrs	r4, r4, #12
    811c:	0d52      	lsrs	r2, r2, #21
    811e:	e7e3      	b.n	80e8 <__aeabi_ui2d+0x20>
    8120:	2200      	movs	r2, #0
    8122:	2400      	movs	r4, #0
    8124:	2300      	movs	r3, #0
    8126:	e7df      	b.n	80e8 <__aeabi_ui2d+0x20>
    8128:	0000041e 	.word	0x0000041e
    812c:	800fffff 	.word	0x800fffff

00008130 <__aeabi_f2d>:
    8130:	0043      	lsls	r3, r0, #1
    8132:	0e1b      	lsrs	r3, r3, #24
    8134:	1c5a      	adds	r2, r3, #1
    8136:	0241      	lsls	r1, r0, #9
    8138:	b2d2      	uxtb	r2, r2
    813a:	b570      	push	{r4, r5, r6, lr}
    813c:	0a4c      	lsrs	r4, r1, #9
    813e:	0fc5      	lsrs	r5, r0, #31
    8140:	2a01      	cmp	r2, #1
    8142:	dd17      	ble.n	8174 <__aeabi_f2d+0x44>
    8144:	22e0      	movs	r2, #224	; 0xe0
    8146:	0092      	lsls	r2, r2, #2
    8148:	0764      	lsls	r4, r4, #29
    814a:	0b09      	lsrs	r1, r1, #12
    814c:	1898      	adds	r0, r3, r2
    814e:	2200      	movs	r2, #0
    8150:	2300      	movs	r3, #0
    8152:	0d1e      	lsrs	r6, r3, #20
    8154:	1c22      	adds	r2, r4, #0
    8156:	0534      	lsls	r4, r6, #20
    8158:	430c      	orrs	r4, r1
    815a:	491b      	ldr	r1, [pc, #108]	; (81c8 <__aeabi_f2d+0x98>)
    815c:	0540      	lsls	r0, r0, #21
    815e:	0840      	lsrs	r0, r0, #1
    8160:	4021      	ands	r1, r4
    8162:	4301      	orrs	r1, r0
    8164:	0049      	lsls	r1, r1, #1
    8166:	0849      	lsrs	r1, r1, #1
    8168:	07ed      	lsls	r5, r5, #31
    816a:	1c0b      	adds	r3, r1, #0
    816c:	432b      	orrs	r3, r5
    816e:	1c10      	adds	r0, r2, #0
    8170:	1c19      	adds	r1, r3, #0
    8172:	bd70      	pop	{r4, r5, r6, pc}
    8174:	2b00      	cmp	r3, #0
    8176:	d115      	bne.n	81a4 <__aeabi_f2d+0x74>
    8178:	2c00      	cmp	r4, #0
    817a:	d01c      	beq.n	81b6 <__aeabi_f2d+0x86>
    817c:	1c20      	adds	r0, r4, #0
    817e:	f000 f8b5 	bl	82ec <__clzsi2>
    8182:	280a      	cmp	r0, #10
    8184:	dc1a      	bgt.n	81bc <__aeabi_f2d+0x8c>
    8186:	210b      	movs	r1, #11
    8188:	1a09      	subs	r1, r1, r0
    818a:	1c23      	adds	r3, r4, #0
    818c:	40cb      	lsrs	r3, r1
    818e:	1c19      	adds	r1, r3, #0
    8190:	1c03      	adds	r3, r0, #0
    8192:	3315      	adds	r3, #21
    8194:	409c      	lsls	r4, r3
    8196:	4b0d      	ldr	r3, [pc, #52]	; (81cc <__aeabi_f2d+0x9c>)
    8198:	0309      	lsls	r1, r1, #12
    819a:	1a18      	subs	r0, r3, r0
    819c:	0540      	lsls	r0, r0, #21
    819e:	0b09      	lsrs	r1, r1, #12
    81a0:	0d40      	lsrs	r0, r0, #21
    81a2:	e7d4      	b.n	814e <__aeabi_f2d+0x1e>
    81a4:	2c00      	cmp	r4, #0
    81a6:	d003      	beq.n	81b0 <__aeabi_f2d+0x80>
    81a8:	0764      	lsls	r4, r4, #29
    81aa:	0b09      	lsrs	r1, r1, #12
    81ac:	4808      	ldr	r0, [pc, #32]	; (81d0 <__aeabi_f2d+0xa0>)
    81ae:	e7ce      	b.n	814e <__aeabi_f2d+0x1e>
    81b0:	4807      	ldr	r0, [pc, #28]	; (81d0 <__aeabi_f2d+0xa0>)
    81b2:	2100      	movs	r1, #0
    81b4:	e7cb      	b.n	814e <__aeabi_f2d+0x1e>
    81b6:	2000      	movs	r0, #0
    81b8:	2100      	movs	r1, #0
    81ba:	e7c8      	b.n	814e <__aeabi_f2d+0x1e>
    81bc:	1c01      	adds	r1, r0, #0
    81be:	390b      	subs	r1, #11
    81c0:	408c      	lsls	r4, r1
    81c2:	1c21      	adds	r1, r4, #0
    81c4:	2400      	movs	r4, #0
    81c6:	e7e6      	b.n	8196 <__aeabi_f2d+0x66>
    81c8:	800fffff 	.word	0x800fffff
    81cc:	00000389 	.word	0x00000389
    81d0:	000007ff 	.word	0x000007ff

000081d4 <__aeabi_d2f>:
    81d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    81d6:	004b      	lsls	r3, r1, #1
    81d8:	030d      	lsls	r5, r1, #12
    81da:	0f42      	lsrs	r2, r0, #29
    81dc:	0d5b      	lsrs	r3, r3, #21
    81de:	0a6d      	lsrs	r5, r5, #9
    81e0:	4315      	orrs	r5, r2
    81e2:	1c5a      	adds	r2, r3, #1
    81e4:	0552      	lsls	r2, r2, #21
    81e6:	0fcc      	lsrs	r4, r1, #31
    81e8:	00c6      	lsls	r6, r0, #3
    81ea:	0d52      	lsrs	r2, r2, #21
    81ec:	2a01      	cmp	r2, #1
    81ee:	dd27      	ble.n	8240 <__aeabi_d2f+0x6c>
    81f0:	4f39      	ldr	r7, [pc, #228]	; (82d8 <__aeabi_d2f+0x104>)
    81f2:	19da      	adds	r2, r3, r7
    81f4:	2afe      	cmp	r2, #254	; 0xfe
    81f6:	dc1a      	bgt.n	822e <__aeabi_d2f+0x5a>
    81f8:	2a00      	cmp	r2, #0
    81fa:	dd35      	ble.n	8268 <__aeabi_d2f+0x94>
    81fc:	0180      	lsls	r0, r0, #6
    81fe:	00ed      	lsls	r5, r5, #3
    8200:	1e43      	subs	r3, r0, #1
    8202:	4198      	sbcs	r0, r3
    8204:	4328      	orrs	r0, r5
    8206:	0f76      	lsrs	r6, r6, #29
    8208:	4330      	orrs	r0, r6
    820a:	0743      	lsls	r3, r0, #29
    820c:	d004      	beq.n	8218 <__aeabi_d2f+0x44>
    820e:	230f      	movs	r3, #15
    8210:	4003      	ands	r3, r0
    8212:	2b04      	cmp	r3, #4
    8214:	d000      	beq.n	8218 <__aeabi_d2f+0x44>
    8216:	3004      	adds	r0, #4
    8218:	2180      	movs	r1, #128	; 0x80
    821a:	04c9      	lsls	r1, r1, #19
    821c:	4001      	ands	r1, r0
    821e:	d027      	beq.n	8270 <__aeabi_d2f+0x9c>
    8220:	3201      	adds	r2, #1
    8222:	2aff      	cmp	r2, #255	; 0xff
    8224:	d01d      	beq.n	8262 <__aeabi_d2f+0x8e>
    8226:	0183      	lsls	r3, r0, #6
    8228:	0a5b      	lsrs	r3, r3, #9
    822a:	b2d1      	uxtb	r1, r2
    822c:	e001      	b.n	8232 <__aeabi_d2f+0x5e>
    822e:	21ff      	movs	r1, #255	; 0xff
    8230:	2300      	movs	r3, #0
    8232:	0258      	lsls	r0, r3, #9
    8234:	05c9      	lsls	r1, r1, #23
    8236:	0a40      	lsrs	r0, r0, #9
    8238:	07e4      	lsls	r4, r4, #31
    823a:	4308      	orrs	r0, r1
    823c:	4320      	orrs	r0, r4
    823e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8240:	2b00      	cmp	r3, #0
    8242:	d106      	bne.n	8252 <__aeabi_d2f+0x7e>
    8244:	4335      	orrs	r5, r6
    8246:	d111      	bne.n	826c <__aeabi_d2f+0x98>
    8248:	2100      	movs	r1, #0
    824a:	2000      	movs	r0, #0
    824c:	0243      	lsls	r3, r0, #9
    824e:	0a5b      	lsrs	r3, r3, #9
    8250:	e7ef      	b.n	8232 <__aeabi_d2f+0x5e>
    8252:	432e      	orrs	r6, r5
    8254:	d0eb      	beq.n	822e <__aeabi_d2f+0x5a>
    8256:	2080      	movs	r0, #128	; 0x80
    8258:	00ed      	lsls	r5, r5, #3
    825a:	0480      	lsls	r0, r0, #18
    825c:	4328      	orrs	r0, r5
    825e:	22ff      	movs	r2, #255	; 0xff
    8260:	e7d3      	b.n	820a <__aeabi_d2f+0x36>
    8262:	21ff      	movs	r1, #255	; 0xff
    8264:	2300      	movs	r3, #0
    8266:	e7e4      	b.n	8232 <__aeabi_d2f+0x5e>
    8268:	3217      	adds	r2, #23
    826a:	da0d      	bge.n	8288 <__aeabi_d2f+0xb4>
    826c:	2005      	movs	r0, #5
    826e:	2200      	movs	r2, #0
    8270:	08c0      	lsrs	r0, r0, #3
    8272:	b2d1      	uxtb	r1, r2
    8274:	2aff      	cmp	r2, #255	; 0xff
    8276:	d1e9      	bne.n	824c <__aeabi_d2f+0x78>
    8278:	2800      	cmp	r0, #0
    827a:	d0d9      	beq.n	8230 <__aeabi_d2f+0x5c>
    827c:	2380      	movs	r3, #128	; 0x80
    827e:	03db      	lsls	r3, r3, #15
    8280:	4303      	orrs	r3, r0
    8282:	025b      	lsls	r3, r3, #9
    8284:	0a5b      	lsrs	r3, r3, #9
    8286:	e7d4      	b.n	8232 <__aeabi_d2f+0x5e>
    8288:	2280      	movs	r2, #128	; 0x80
    828a:	4914      	ldr	r1, [pc, #80]	; (82dc <__aeabi_d2f+0x108>)
    828c:	0412      	lsls	r2, r2, #16
    828e:	4315      	orrs	r5, r2
    8290:	1ac9      	subs	r1, r1, r3
    8292:	291f      	cmp	r1, #31
    8294:	dc0d      	bgt.n	82b2 <__aeabi_d2f+0xde>
    8296:	4a12      	ldr	r2, [pc, #72]	; (82e0 <__aeabi_d2f+0x10c>)
    8298:	1c37      	adds	r7, r6, #0
    829a:	189b      	adds	r3, r3, r2
    829c:	1c28      	adds	r0, r5, #0
    829e:	409f      	lsls	r7, r3
    82a0:	4098      	lsls	r0, r3
    82a2:	1c3b      	adds	r3, r7, #0
    82a4:	1e5a      	subs	r2, r3, #1
    82a6:	4193      	sbcs	r3, r2
    82a8:	4318      	orrs	r0, r3
    82aa:	40ce      	lsrs	r6, r1
    82ac:	4330      	orrs	r0, r6
    82ae:	2200      	movs	r2, #0
    82b0:	e7ab      	b.n	820a <__aeabi_d2f+0x36>
    82b2:	4f0c      	ldr	r7, [pc, #48]	; (82e4 <__aeabi_d2f+0x110>)
    82b4:	1c2a      	adds	r2, r5, #0
    82b6:	1aff      	subs	r7, r7, r3
    82b8:	40fa      	lsrs	r2, r7
    82ba:	1c17      	adds	r7, r2, #0
    82bc:	2920      	cmp	r1, #32
    82be:	d009      	beq.n	82d4 <__aeabi_d2f+0x100>
    82c0:	4a09      	ldr	r2, [pc, #36]	; (82e8 <__aeabi_d2f+0x114>)
    82c2:	1898      	adds	r0, r3, r2
    82c4:	4085      	lsls	r5, r0
    82c6:	1c28      	adds	r0, r5, #0
    82c8:	4330      	orrs	r0, r6
    82ca:	1e46      	subs	r6, r0, #1
    82cc:	41b0      	sbcs	r0, r6
    82ce:	4338      	orrs	r0, r7
    82d0:	2200      	movs	r2, #0
    82d2:	e79a      	b.n	820a <__aeabi_d2f+0x36>
    82d4:	2000      	movs	r0, #0
    82d6:	e7f7      	b.n	82c8 <__aeabi_d2f+0xf4>
    82d8:	fffffc80 	.word	0xfffffc80
    82dc:	0000039e 	.word	0x0000039e
    82e0:	fffffc82 	.word	0xfffffc82
    82e4:	0000037e 	.word	0x0000037e
    82e8:	fffffca2 	.word	0xfffffca2

000082ec <__clzsi2>:
    82ec:	211c      	movs	r1, #28
    82ee:	2301      	movs	r3, #1
    82f0:	041b      	lsls	r3, r3, #16
    82f2:	4298      	cmp	r0, r3
    82f4:	d301      	bcc.n	82fa <__clzsi2+0xe>
    82f6:	0c00      	lsrs	r0, r0, #16
    82f8:	3910      	subs	r1, #16
    82fa:	0a1b      	lsrs	r3, r3, #8
    82fc:	4298      	cmp	r0, r3
    82fe:	d301      	bcc.n	8304 <__clzsi2+0x18>
    8300:	0a00      	lsrs	r0, r0, #8
    8302:	3908      	subs	r1, #8
    8304:	091b      	lsrs	r3, r3, #4
    8306:	4298      	cmp	r0, r3
    8308:	d301      	bcc.n	830e <__clzsi2+0x22>
    830a:	0900      	lsrs	r0, r0, #4
    830c:	3904      	subs	r1, #4
    830e:	a202      	add	r2, pc, #8	; (adr r2, 8318 <__clzsi2+0x2c>)
    8310:	5c10      	ldrb	r0, [r2, r0]
    8312:	1840      	adds	r0, r0, r1
    8314:	4770      	bx	lr
    8316:	46c0      	nop			; (mov r8, r8)
    8318:	02020304 	.word	0x02020304
    831c:	01010101 	.word	0x01010101
	...

00008328 <inputs.13849>:
    8328:	06050400 00000c16 00000c0e 00000c1e     ................
    8338:	00000c26 00000c30 00000c3a              &...0...:...

00008344 <DISPLAY1.16714>:
    8344:	4f5b063f 077d6d66 0000677f              ?.[Ofm}..g..

00008350 <tc_interrupt_vectors.13799>:
    8350:	00141312 00001466 000016b0 000016b0     ....f...........
    8360:	000016b0 000016b0 000016b0 000016b0     ................
    8370:	000016b0 000016b0 000016b0 000016b0     ................
    8380:	000016b0 000016b0 000016b0 000016b0     ................
    8390:	000016b0 0000144e 000016b0 000016b0     ....N...........
    83a0:	000016b0 000016b0 000016b0 000016b0     ................
    83b0:	000016b0 000016b0 000016b0 000016b0     ................
    83c0:	000016b0 000016b0 000016b0 000016b0     ................
    83d0:	000016b0 0000145e 000016b0 000016b0     ....^...........
    83e0:	000016b0 000016b0 000016b0 000016b0     ................
    83f0:	000016b0 000016b0 000016b0 000016b0     ................
    8400:	000016b0 000016b0 000016b0 000016b0     ................
    8410:	000016b0 00001456 00001436 0000146e     ....V...6...n...
    8420:	00001446 0000143e 00000002 00000003     F...>...........
    8430:	0000ffff 0000ffff 00000004 00000005     ................
    8440:	00000006 00000007 0000ffff 0000ffff     ................
    8450:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    8460:	0000ffff 0000ffff 00000008 00000009     ................
    8470:	0000000a 0000000b 00001906 00001906     ................
    8480:	000018e2 00001906 000018e2 000018ce     ................
    8490:	000018ce 00001906 00001906 00001906     ................
    84a0:	00001906 00001906 00001906 00001906     ................
    84b0:	00001906 00001906 00001906 00001906     ................
    84c0:	00001906 00001906 00001906 00001906     ................
    84d0:	00001906 00001906 00001906 00001906     ................
    84e0:	00001906 00001906 00001906 00001906     ................
    84f0:	00001906 00001906 00001906 00001906     ................
    8500:	00001906 00001906 00001906 00001906     ................
    8510:	00001906 00001906 00001906 00001906     ................
    8520:	00001906 00001906 00001906 00001906     ................
    8530:	00001906 00001906 00001906 00001906     ................
    8540:	00001906 00001906 00001906 00001906     ................
    8550:	00001906 00001906 00001906 00001906     ................
    8560:	00001906 00001906 00001906 00001906     ................
    8570:	00001906 00001906 000018e2 000018e2     ................
    8580:	000018ea 000018ea 000018ea 000018ea     ................
    8590:	42000800 42000c00 42001000 42001400     ...B...B...B...B
    85a0:	0c0b0a09 00002338 00002394 00002394     ....8#...#...#..
    85b0:	00002332 00002332 0000234e 0000233e     2#..2#..N#..>#..
    85c0:	00002354 00002382 0000249c 00002508     T#...#...$...%..
    85d0:	00002508 0000247c 0000248e 000024aa     .%..|$...$...$..
    85e0:	00002480 000024b8 000024f8 42002c00     .$...$...$...,.B
    85f0:	42003000 42003400 001c1c1b 10000800     .0.B.4.B........
    8600:	00002000 41744545 50524f4d 456d752e     . ..EEtAMORP.umE

00008610 <atanlo>:
    8610:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
    8620:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00008630 <atanhi>:
    8630:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
    8640:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
    8650:	74727173 00000000 4e490043 6e690046     sqrt....C.INF.in
    8660:	414e0066 616e004e 0030006e 69666e49     f.NAN.nan.0.Infi
    8670:	7974696e 4e614e00 00000000              nity.NaN....

0000867c <__sf_fake_stdin>:
	...

0000869c <__sf_fake_stdout>:
	...

000086bc <__sf_fake_stderr>:
	...
    86dc:	49534f50 002e0058 00000000              POSIX.......

000086e8 <__mprec_tens>:
    86e8:	00000000 3ff00000 00000000 40240000     .......?......$@
    86f8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    8708:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    8718:	00000000 412e8480 00000000 416312d0     .......A......cA
    8728:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    8738:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    8748:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    8758:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    8768:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    8778:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    8788:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    8798:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    87a8:	79d99db4 44ea7843                       ...yCx.D

000087b0 <__mprec_bigtens>:
    87b0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    87c0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    87d0:	7f73bf3c 75154fdd                       <.s..O.u

000087d8 <p05.5281>:
    87d8:	00000005 00000019 0000007d 00005bf0     ........}....[..
    87e8:	00005ba2 00005bd0 00005b2a 00005bd0     .[...[..*[...[..
    87f8:	00005bc6 00005bd0 00005b2a 00005ba2     .[...[..*[...[..
    8808:	00005ba2 00005bc6 00005b2a 00005b22     .[...[..*[.."[..
    8818:	00005b22 00005b22 00005bd6 00005f94     "[.."[...[..._..
    8828:	00005f8e 00005f8e 00005f84 00005ee4     ._..._..._...^..
    8838:	00005ee4 00005f7a 00005f84 00005ee4     .^..z_..._...^..
    8848:	00005f7a 00005ee4 00005f84 00005ee2     z_...^..._...^..
    8858:	00005ee2 00005ee2 0000601c 00006d70     .^...^...`..pm..
    8868:	00006d0c 00006d54 00006c3a 00006d54     .m..Tm..:l..Tm..
    8878:	00006d48 00006d54 00006c3a 00006d0c     Hm..Tm..:l...m..
    8888:	00006d0c 00006d48 00006c3a 00006c30     .m..Hm..:l..0l..
    8898:	00006c30 00006c30 00006f94 00007640     0l..0l...o..@v..
    88a8:	0000782e 0000782e 00007620 0000750a     .x...x.. v...u..
    88b8:	0000750a 00007612 00007620 0000750a     .u...v.. v...u..
    88c8:	00007612 0000750a 00007620 00007508     .v...u.. v...u..
    88d8:	00007508 00007508 00007836              .u...u..6x..

000088e4 <_init>:
    88e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    88e6:	46c0      	nop			; (mov r8, r8)
    88e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    88ea:	bc08      	pop	{r3}
    88ec:	469e      	mov	lr, r3
    88ee:	4770      	bx	lr

000088f0 <__init_array_start>:
    88f0:	000000d9 	.word	0x000000d9

000088f4 <_fini>:
    88f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    88f6:	46c0      	nop			; (mov r8, r8)
    88f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    88fa:	bc08      	pop	{r3}
    88fc:	469e      	mov	lr, r3
    88fe:	4770      	bx	lr

00008900 <__fini_array_start>:
    8900:	000000b1 	.word	0x000000b1
