
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
Options:	
Date:		Sun Apr 18 01:05:20 2021
Host:		ensc-esil-01 (x86_64 w/Linux 3.10.0-1127.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-4770S CPU @ 3.10GHz 8192KB)
OS:		CentOS Linux release 7.8.2003 (Core)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set defOutLefVia 1
<CMD> set lefDefOutVersion 5.5
<CMD> floorPlan -su 1 0.8 4 4 4 4
**ERROR: Design must be in memory before running "floorPlan"
Design must be in memory before running "floorPlan"
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set init_mmmc_file Default.view
<CMD> set init_oa_search_lib {}
<CMD> set init_original_verilog_files inputs/aesbuffer.ref.v
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell aesbuffer
<CMD> set init_verilog inputs/aesbuffer.ref.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 31
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
#% Begin Load MMMC data ... (date=04/18 01:05:59, mem=413.9M)
#% End Load MMMC data ... (date=04/18 01:05:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=414.0M, current mem=414.0M)
nangate45nm_caps

Loading LEF file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sun Apr 18 01:05:59 2021
viaInitial ends at Sun Apr 18 01:05:59 2021
Loading view definition file from Default.view
Reading nangate45nm_ls timing library '/ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /ensc/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_slow.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.00min, real=0.02min, mem=18.8M, fe_cpu=0.21min, fe_real=0.67min, fe_mem=592.0M) ***
#% Begin Load netlist data ... (date=04/18 01:06:00, mem=428.1M)
*** Begin netlist parsing (mem=592.0M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'inputs/aesbuffer.ref.v'

*** Memory Usage v#1 (Current mem = 595.992M, initial mem = 251.465M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=596.0M) ***
#% End Load netlist data ... (date=04/18 01:06:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=436.9M, current mem=436.9M)
Set top cell to aesbuffer.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell aesbuffer ...
*** Netlist is unique.
** info: there are 136 modules.
** info: there are 13376 stdCell insts.

*** Memory Usage v#1 (Current mem = 638.918M, initial mem = 251.465M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: rgb_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'inputs/aesbuffer.sdc' ...
Current (total cpu=0:00:12.9, real=0:00:40.0, peak res=572.2M, current mem=571.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File inputs/aesbuffer.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File inputs/aesbuffer.sdc, Line 43).

INFO (CTE): Reading of timing constraints file inputs/aesbuffer.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=610.6M, current mem=610.6M)
Current (total cpu=0:00:13.0, real=0:00:40.0, peak res=610.6M, current mem=610.6M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 22 warning(s), 2 error(s)

<CMD> set defOutLefVia 1
<CMD> set lefDefOutVersion 5.5
<CMD> floorPlan -su 1 0.8 4 4 4 4
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> editPin -fixedPin 1 -snap TRACK -side Top -unit TRACK -layer 2 -spreadType center -spacing 5.0 -pin {resetn clk {addr_in[0]} {addr_in[1]} {addr_in[2]} {addr_in[3]} {addr_in[4]} {addr_in[5]} {addr_in[6]} {addr_in[7]} {addr_in[8]} {addr_in[9]} {addr_in[10]} {addr_in[11]} {addr_in[12]} {addr_in[13]} {addr_in[14]} {addr_in[15]} {addr_in[16]} {addr_in[17]} {addr_in[18]} {addr_in[19]} {addr_in[20]} {addr_in[21]} {addr_in[22]} {addr_in[23]} {addr_in[24]} {addr_in[25]} {addr_in[26]} {addr_in[27]} {addr_in[28]} {addr_in[29]} {addr_in[30]} {addr_in[31]} mr mw {data_in[0]} {data_in[1]} {data_in[2]} {data_in[3]} {data_in[4]} {data_in[5]} {data_in[6]} {data_in[7]} {data_in[8]} {data_in[9]} {data_in[10]} {data_in[11]} {data_in[12]} {data_in[13]} {data_in[14]} {data_in[15]} {data_in[16]} {data_in[17]} {data_in[18]} {data_in[19]} {data_in[20]} {data_in[21]} {data_in[22]} {data_in[23]} {data_in[24]} {data_in[25]} {data_in[26]} {data_in[27]} {data_in[28]} {data_in[29]} {data_in[30]} {data_in[31]}}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [68] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 812.6M).
<CMD> editPin -fixedPin 1 -snap TRACK -side Right -use TIELOW -unit TRACK -layer 2 -spreadType center -spacing 10.0 -pin {{data_out[0]} {data_out[1]} {data_out[2]} {data_out[3]} {data_out[4]} {data_out[5]} {data_out[6]} {data_out[7]} {data_out[8]} {data_out[9]} {data_out[10]} {data_out[11]} {data_out[12]} {data_out[13]} {data_out[14]} {data_out[15]} {data_out[16]} {data_out[17]} {data_out[18]} {data_out[19]} {data_out[20]} {data_out[21]} {data_out[22]} {data_out[23]} {data_out[24]} {data_out[25]} {data_out[26]} {data_out[27]} {data_out[28]} {data_out[29]} {data_out[30]} {data_out[31]}}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 812.6M).
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
#% Begin addRing (date=04/18 01:06:01, mem=630.0M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |        4       |       NA       |
|  via6  |        8       |        0       |
| metal7 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/18 01:06:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=631.4M, current mem=631.4M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5
#% Begin addStripe (date=04/18 01:06:01, mem=631.4M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 61 wires.
ViaGen created 122 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |       61       |       NA       |
|  via6  |       122      |        0       |
+--------+----------------+----------------+
#% End addStripe (date=04/18 01:06:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=632.1M, current mem=632.1M)
<CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5
#% Begin addStripe (date=04/18 01:06:01, mem=632.1M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 60 wires.
ViaGen created 1950 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via6  |      1950      |        0       |
| metal7 |       60       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/18 01:06:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=632.2M, current mem=632.2M)
<CMD> sroute -connect { blockPin corePin floatingStripe } -routingEffort allowShortJogs -nets {VDD VSS}
#% Begin sroute (date=04/18 01:06:01, mem=632.2M)
*** Begin SPECIAL ROUTE on Sun Apr 18 01:06:01 2021 ***
SPECIAL ROUTE ran on directory: /local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/BE_045
SPECIAL ROUTE ran on machine: ensc-esil-01 (Linux 3.10.0-1127.el7.x86_64 x86_64 3.79Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteRoutingEffort set to 3
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1551.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 50 used
Read in 50 components
  50 core components: 50 unplaced, 0 placed, 0 fixed
Read in 100 physical pins
  100 physical pins: 0 unplaced, 0 placed, 100 fixed
Read in 100 nets
Read in 2 special nets, 2 routed
Read in 100 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 214
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 107
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 1568.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 100 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 321 wires.
ViaGen created 17385 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       321      |       NA       |
|  via1  |      3477      |        0       |
|  via2  |      3477      |        0       |
|  via3  |      3477      |        0       |
|  via4  |      3477      |        0       |
|  via5  |      3477      |        0       |
+--------+----------------+----------------+
#% End sroute (date=04/18 01:06:01, total cpu=0:00:00.6, real=0:00:00.0, peak res=652.6M, current mem=652.6M)
<CMD> defOut -floorplan -noStdCells results/aesbuffer_floor.def
Writing DEF file 'results/aesbuffer_floor.def', current time is Sun Apr 18 01:06:01 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/aesbuffer_floor.def' is written, current time is Sun Apr 18 01:06:01 2021 ...
<CMD> saveDesign ./DBS/03-floorplan.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:06:01, mem=652.8M)
% Begin Save ccopt configuration ... (date=04/18 01:06:01, mem=652.8M)
% End Save ccopt configuration ... (date=04/18 01:06:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=653.4M, current mem=653.4M)
% Begin Save netlist data ... (date=04/18 01:06:01, mem=653.4M)
Writing Binary DB to ./DBS/03-floorplan.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:06:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=654.3M, current mem=654.3M)
Saving congestion map file ./DBS/03-floorplan.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:06:02, mem=654.4M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:06:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=654.4M, current mem=654.4M)
% Begin Save clock tree data ... (date=04/18 01:06:02, mem=654.8M)
% End Save clock tree data ... (date=04/18 01:06:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=654.8M, current mem=654.8M)
Saving preference file ./DBS/03-floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:06:02, mem=655.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:06:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=655.1M, current mem=655.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:06:02, mem=655.1M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:06:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=655.2M, current mem=655.2M)
% Begin Save routing data ... (date=04/18 01:06:02, mem=655.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=835.9M) ***
% End Save routing data ... (date=04/18 01:06:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=655.3M, current mem=655.3M)
Saving property file ./DBS/03-floorplan.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=835.9M) ***
% Begin Save power constraints data ... (date=04/18 01:06:02, mem=655.6M)
% End Save power constraints data ... (date=04/18 01:06:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=655.7M, current mem=655.7M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 03-floorplan.enc.dat.tmp
#% End save design ... (date=04/18 01:06:02, total cpu=0:00:00.3, real=0:00:01.0, peak res=662.7M, current mem=650.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> summaryReport -outfile results/summary/03-floorplan.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.

**WARN: (IMPDB-1270):	Some nets (13453) did not have valid net lengths.
Analyze timing ... 
Report saved in file results/summary/03-floorplan.rpt.
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=901.93 CPU=0:00:00.1 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 463 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.8) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.15057 -from {0xcd 0xd0} -to 0xd1 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.15057 -from {0xd4 0xd7} -to 0xd8 -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.15057 -from 0xda -to 0xdb
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.15057 -from 0xde -to 0xdf
<CMD> setPathGroupOptions reg2reg_tmp.15057 -effortLevel high
Effort level <high> specified for reg2reg_tmp.15057 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=928.758)
Total number of fetched objects 13807
End delay calculation. (MEM=1012.32 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1000.78 CPU=0:00:01.5 REAL=0:00:02.0)
<CMD> reset_path_group -name reg2out_tmp.15057
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.15057
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=986.4M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=986.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=986.4M) ***
No user-set net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=12922 (0 fixed + 12922 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12999 #term=50030 #term/net=3.85, #fixedIo=0, #floatIo=0, #fixedPin=100, #floatPin=0
stdCell: 12922 single + 0 double + 0 multi
Total standard cell length = 12.5284 (mm), area = 0.0175 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.788.
Density for the design = 0.788.
       = stdcell_area 65939 sites (17540 um^2) / alloc_area 83725 sites (22271 um^2).
Pin Density = 0.5959.
            = total # of pins 50030 / total area 83952.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.616e+04 (7.55e+03 8.61e+03)
              Est.  stn bbox = 1.768e+04 (8.23e+03 9.45e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 961.4M
Iteration  2: Total net bbox = 1.616e+04 (7.55e+03 8.61e+03)
              Est.  stn bbox = 1.768e+04 (8.23e+03 9.45e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 961.4M
Iteration  3: Total net bbox = 1.646e+04 (7.82e+03 8.64e+03)
              Est.  stn bbox = 1.964e+04 (9.53e+03 1.01e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 982.4M
Active setup views:
    rgb_av
Iteration  4: Total net bbox = 8.592e+04 (4.44e+04 4.15e+04)
              Est.  stn bbox = 1.050e+05 (5.44e+04 5.06e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 982.4M
Iteration  5: Total net bbox = 7.884e+04 (4.05e+04 3.83e+04)
              Est.  stn bbox = 9.874e+04 (5.09e+04 4.78e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 982.4M
Iteration  6: Total net bbox = 1.305e+05 (6.82e+04 6.23e+04)
              Est.  stn bbox = 1.622e+05 (8.49e+04 7.72e+04)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 985.9M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 1.319e+05 (6.93e+04 6.25e+04)
              Est.  stn bbox = 1.636e+05 (8.62e+04 7.75e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 993.5M
Iteration  8: Total net bbox = 1.319e+05 (6.93e+04 6.25e+04)
              Est.  stn bbox = 1.636e+05 (8.62e+04 7.75e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1017.5M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 1.466e+05 (7.53e+04 7.13e+04)
              Est.  stn bbox = 1.817e+05 (9.35e+04 8.82e+04)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 1026.0M
Iteration 10: Total net bbox = 1.466e+05 (7.53e+04 7.13e+04)
              Est.  stn bbox = 1.817e+05 (9.35e+04 8.82e+04)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1026.0M
Iteration 11: Total net bbox = 1.508e+05 (7.79e+04 7.30e+04)
              Est.  stn bbox = 1.861e+05 (9.63e+04 8.98e+04)
              cpu = 0:00:07.3 real = 0:00:08.0 mem = 1026.0M
Iteration 12: Total net bbox = 1.508e+05 (7.79e+04 7.30e+04)
              Est.  stn bbox = 1.861e+05 (9.63e+04 8.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1026.0M
Iteration 13: Total net bbox = 1.508e+05 (7.79e+04 7.30e+04)
              Est.  stn bbox = 1.861e+05 (9.63e+04 8.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1026.0M
*** cost = 1.508e+05 (7.79e+04 7.30e+04) (cpu for global=0:00:25.4) real=0:00:27.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
net ignore based on current view = 0
Solver runtime cpu: 0:00:18.0 real: 0:00:17.8
Core Placement runtime cpu: 0:00:18.8 real: 0:00:21.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:44.1 mem=1026.0M) ***
Total net bbox length = 1.508e+05 (7.787e+04 7.297e+04) (ext = 1.307e+03)
Move report: Detail placement moves 12922 insts, mean move: 1.01 um, max move: 19.73 um
	Max move on inst (aes128keyrun/U6148): (100.31, 43.14) --> (103.36, 26.46)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1026.0MB
Summary Report:
Instances move: 12922 (out of 12922 movable)
Instances flipped: 0
Mean displacement: 1.01 um
Max displacement: 19.73 um (Instance: aes128keyrun/U6148) (100.311, 43.1435) -> (103.36, 26.46)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 1.477e+05 (7.420e+04 7.346e+04) (ext = 1.272e+03)
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 1026.0MB
*** Finished refinePlace (0:00:46.0 mem=1026.0M) ***
*** End of Placement (cpu=0:00:28.4, real=0:00:30.0, mem=1026.0M) ***
default core: bins with density > 0.750 = 66.94 % ( 81 / 121 )
Density distribution unevenness ratio = 4.140%
*** Free Virtual Timing Model ...(mem=1026.0M)
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> um::enable_metric
<CMD> congRepair

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 35582 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=35582 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12999  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12999 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12999 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.55% H + 5.74% V. EstWL: 1.777944e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)      1139( 9.16%)       132( 1.06%)         5( 0.04%)   (10.26%) 
[NR-eGR]  metal3  (3)       179( 1.44%)        18( 0.14%)         0( 0.00%)   ( 1.58%) 
[NR-eGR]  metal4  (4)       850( 6.84%)        46( 0.37%)         0( 0.00%)   ( 7.21%) 
[NR-eGR]  metal5  (5)       148( 1.19%)         2( 0.02%)         0( 0.00%)   ( 1.21%) 
[NR-eGR]  metal6  (6)       107( 1.06%)         2( 0.02%)         0( 0.00%)   ( 1.08%) 
[NR-eGR]  metal7  (7)         2( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2425( 2.41%)       200( 0.20%)         5( 0.00%)   ( 2.61%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.22% H + 0.84% V
[NR-eGR] Overflow after earlyGlobalRoute 0.25% H + 1.04% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1011.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 49930
[NR-eGR] metal2  (2V) length: 4.563038e+04um, number of vias: 66317
[NR-eGR] metal3  (3H) length: 6.981272e+04um, number of vias: 25327
[NR-eGR] metal4  (4V) length: 3.451286e+04um, number of vias: 7981
[NR-eGR] metal5  (5H) length: 2.441790e+04um, number of vias: 5257
[NR-eGR] metal6  (6V) length: 1.879244e+04um, number of vias: 483
[NR-eGR] metal7  (7H) length: 1.486327e+03um, number of vias: 240
[NR-eGR] metal8  (8V) length: 1.893213e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 6.090000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.965519e+05um, number of vias: 155537
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.657735e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.22 seconds, mem = 995.1M
End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> reset_path_group -name reg2reg_tmp.15057
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.15057
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
**placeDesign ... cpu = 0: 0:32, real = 0: 0:33, mem = 993.9M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine preRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> checkPlace
Begin checking placement ... (start mem=993.9M, init mem=993.9M)
*info: Placed = 12922         
*info: Unplaced = 0           
Placement Density:78.54%(17540/22331)
Placement Density (including fixed std cells):78.54%(17540/22331)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=993.9M)
<CMD> saveNetlist results/verilog/aesbuffer.place.v
Writing Netlist "results/verilog/aesbuffer.place.v" ...
<CMD> saveDesign ./DBS/04-place.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:06:35, mem=718.9M)
% Begin Save ccopt configuration ... (date=04/18 01:06:35, mem=718.9M)
% End Save ccopt configuration ... (date=04/18 01:06:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=719.0M, current mem=719.0M)
% Begin Save netlist data ... (date=04/18 01:06:35, mem=719.0M)
Writing Binary DB to ./DBS/04-place.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:06:36, total cpu=0:00:00.0, real=0:00:01.0, peak res=720.2M, current mem=720.2M)
Saving congestion map file ./DBS/04-place.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:06:36, mem=720.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:06:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.6M, current mem=720.6M)
% Begin Save clock tree data ... (date=04/18 01:06:36, mem=720.6M)
% End Save clock tree data ... (date=04/18 01:06:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.6M, current mem=720.6M)
Saving preference file ./DBS/04-place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:06:36, mem=720.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:06:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.6M, current mem=720.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:06:36, mem=720.6M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:06:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=720.9M, current mem=720.9M)
% Begin Save routing data ... (date=04/18 01:06:36, mem=720.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1001.0M) ***
% End Save routing data ... (date=04/18 01:06:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=721.8M, current mem=721.8M)
Saving property file ./DBS/04-place.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1001.0M) ***
% Begin Save power constraints data ... (date=04/18 01:06:36, mem=721.8M)
% End Save power constraints data ... (date=04/18 01:06:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=721.8M, current mem=721.8M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 04-place.enc.dat.tmp
#% End save design ... (date=04/18 01:06:36, total cpu=0:00:00.4, real=0:00:01.0, peak res=721.8M, current mem=720.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1002.0M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 0.29% H + 19.35% V (0:00:00.2 1005.0M)

Phase 1e-1f Overflow: 0.04% H + 3.43% V (0:00:00.1 1005.0M)

Phase 1l Overflow: 22.55% H + 53.40% V (0:00:00.4 1013.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	169	 1.83%	753	 8.17%
 -4:	165	 1.79%	377	 4.09%
 -3:	265	 2.88%	448	 4.86%
 -2:	359	 3.90%	570	 6.19%
 -1:	387	 4.20%	591	 6.42%
--------------------------------------
  0:	424	 4.60%	576	 6.25%
  1:	419	 4.55%	468	 5.08%
  2:	426	 4.62%	465	 5.05%
  3:	436	 4.73%	400	 4.34%
  4:	446	 4.84%	430	 4.67%
  5:	5716	62.05%	4134	44.88%


Total length: 2.142e+05um, number of vias: 132181
M1(H) length: 6.797e+03um, number of vias: 49891
M2(V) length: 5.153e+04um, number of vias: 38956
M3(H) length: 6.730e+04um, number of vias: 18930
M4(V) length: 2.729e+04um, number of vias: 10824
M5(H) length: 2.359e+04um, number of vias: 8276
M6(V) length: 2.209e+04um, number of vias: 2489
M7(H) length: 4.578e+03um, number of vias: 1823
M8(V) length: 6.350e+03um, number of vias: 736
M9(H) length: 3.237e+03um, number of vias: 256
M10(V) length: 1.403e+03um

Peak Memory Usage was 1013.0M 
*** Finished trialRoute (cpu=0:00:01.5 mem=1013.0M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=12922 and nets=13004 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1013.027M)
<CMD> setAnalysisMode -checktype setup -skew true -clockPropagation sdcControl
<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/04-place-timeDesign.setup
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1021.86)
Total number of fetched objects 13807
End delay calculation. (MEM=1101.89 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1101.89 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:00:51.8 mem=1101.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):| -7.111  | -3.761  | -7.111  |
|           TNS (ns):| -2087.9 | -1135.4 |-952.584 |
|    Violating Paths:|   544   |   384   |   160   |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              | -7.111  | -3.761  | -7.111  |
|                    | -2087.9 | -1135.4 |-952.584 |
|                    |   544   |   384   |   160   |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     81 (81)      |   -0.547   |     81 (81)      |
|   max_tran     |    414 (3154)    |   -5.130   |    416 (3439)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.544%
------------------------------------------------------------
Reported timing to dir results/timing/04-place-timeDesign.setup
Total CPU time: 3.64 sec
Total Real time: 4.0 sec
Total Memory Usage: 1061.34375 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/04-place.setup.rpt
<CMD> summaryReport -outfile results/summary/04-place.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/04-place.rpt.
<CMD> initECO ipo1.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1059.3M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.29% H + 19.35% V (0:00:00.2 1061.3M)

Phase 1e-1h Overflow: 0.02% H + 1.31% V (0:00:00.2 1061.3M)

Phase 1l Overflow: 23.99% H + 52.64% V (0:00:00.4 1069.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	172	 1.87%	750	 8.14%
 -4:	212	 2.30%	360	 3.91%
 -3:	281	 3.05%	432	 4.69%
 -2:	338	 3.67%	562	 6.10%
 -1:	419	 4.55%	607	 6.59%
--------------------------------------
  0:	409	 4.44%	611	 6.63%
  1:	450	 4.88%	504	 5.47%
  2:	408	 4.43%	477	 5.18%
  3:	432	 4.69%	401	 4.35%
  4:	463	 5.03%	413	 4.48%
  5:	5628	61.09%	4095	44.45%


Total length: 2.159e+05um, number of vias: 132740
M1(H) length: 6.750e+03um, number of vias: 49898
M2(V) length: 5.151e+04um, number of vias: 39023
M3(H) length: 6.764e+04um, number of vias: 18980
M4(V) length: 2.709e+04um, number of vias: 11022
M5(H) length: 2.467e+04um, number of vias: 8401
M6(V) length: 2.265e+04um, number of vias: 2548
M7(H) length: 4.796e+03um, number of vias: 1850
M8(V) length: 6.183e+03um, number of vias: 749
M9(H) length: 3.180e+03um, number of vias: 269
M10(V) length: 1.379e+03um

Peak Memory Usage was 1069.3M 
*** Finished trialRoute (cpu=0:00:01.7 mem=1069.3M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=12922 and nets=13004 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1054.984M)
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 747.7M, totSessionCpu=0:00:55 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1037.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 35582 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=35582 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12999  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12999 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12999 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.44% H + 5.24% V. EstWL: 1.801030e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)      1146( 9.22%)       150( 1.21%)         6( 0.05%)   (10.47%) 
[NR-eGR]  metal3  (3)       181( 1.46%)        24( 0.19%)         0( 0.00%)   ( 1.65%) 
[NR-eGR]  metal4  (4)       815( 6.56%)        47( 0.38%)         1( 0.01%)   ( 6.94%) 
[NR-eGR]  metal5  (5)       178( 1.43%)         1( 0.01%)         0( 0.00%)   ( 1.44%) 
[NR-eGR]  metal6  (6)       142( 1.41%)         1( 0.01%)         0( 0.00%)   ( 1.42%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2463( 2.45%)       223( 0.22%)         7( 0.01%)   ( 2.68%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.24% H + 0.82% V
[NR-eGR] Overflow after earlyGlobalRoute 0.30% H + 0.96% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 49930
[NR-eGR] metal2  (2V) length: 4.650516e+04um, number of vias: 66233
[NR-eGR] metal3  (3H) length: 7.106755e+04um, number of vias: 25301
[NR-eGR] metal4  (4V) length: 3.459426e+04um, number of vias: 8078
[NR-eGR] metal5  (5H) length: 2.466630e+04um, number of vias: 5270
[NR-eGR] metal6  (6V) length: 1.863860e+04um, number of vias: 489
[NR-eGR] metal7  (7H) length: 1.474295e+03um, number of vias: 244
[NR-eGR] metal8  (8V) length: 2.071798e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.990188e+05um, number of vias: 155547
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.824045e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1043.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.42 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'aesbuffer' of instances=12922 and nets=13004 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1041.414M)
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1051.7)
Total number of fetched objects 13807
End delay calculation. (MEM=1115.72 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1115.72 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:00:59.2 mem=1115.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.062  |
|           TNS (ns):| -2103.5 |
|    Violating Paths:|   544   |
|          All Paths:|   813   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     79 (79)      |   -0.559   |     79 (79)      |
|   max_tran     |    410 (3107)    |   -5.107   |    411 (3362)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.544%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 778.2M, totSessionCpu=0:00:59 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1070.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1070.5M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    78.54%|        -|  -7.062|-2103.534|   0:00:00.0| 1165.7M|
|    78.54%|        -|  -7.062|-2103.534|   0:00:00.0| 1165.7M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1165.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   542|  5494|    -5.21|   176|   176|    -0.57|     0|     0|     0|     0|    -7.06| -2103.53|       0|       0|       0|  78.54|          |         |
|     1|     6|    -0.02|     1|     1|    -0.00|     0|     0|     0|     0|     1.04|     0.00|     135|       0|     110|  79.12| 0:00:06.0|  1214.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.04|     0.00|       1|       0|       0|  79.13| 0:00:00.0|  1214.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:06.4 real=0:00:06.0 mem=1214.8M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 876.0M, totSessionCpu=0:01:09 **

Active setup views:
 rgb_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------+
|   0.000|   0.000|    79.13%|   0:00:00.0| 1192.7M|    rgb_av|       NA| NA                                  |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1192.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1192.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 79.13
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    79.13%|        -|   0.000|   0.000|   0:00:00.0| 1192.7M|
|    79.13%|        0|   0.000|   0.000|   0:00:00.0| 1192.7M|
|    79.12%|        1|   0.000|   0.000|   0:00:00.0| 1230.8M|
|    79.12%|        0|   0.000|   0.000|   0:00:00.0| 1230.8M|
|    78.94%|      138|   0.000|   0.000|   0:00:01.0| 1230.8M|
|    78.93%|        1|   0.000|   0.000|   0:00:00.0| 1230.8M|
|    78.93%|        0|   0.000|   0.000|   0:00:01.0| 1230.8M|
|    78.93%|        0|   0.000|   0.000|   0:00:00.0| 1230.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 78.93
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:03.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1157.61M, totSessionCpu=0:01:13).
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 35582 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=35582 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13134  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13134 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13134 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.77% H + 6.32% V. EstWL: 1.781136e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)      1160( 9.33%)       132( 1.06%)         3( 0.02%)   (10.42%) 
[NR-eGR]  metal3  (3)       171( 1.38%)        10( 0.08%)         0( 0.00%)   ( 1.46%) 
[NR-eGR]  metal4  (4)       857( 6.89%)        43( 0.35%)         0( 0.00%)   ( 7.24%) 
[NR-eGR]  metal5  (5)       159( 1.28%)         2( 0.02%)         0( 0.00%)   ( 1.29%) 
[NR-eGR]  metal6  (6)       139( 1.38%)         1( 0.01%)         0( 0.00%)   ( 1.39%) 
[NR-eGR]  metal7  (7)         2( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2488( 2.47%)       188( 0.19%)         3( 0.00%)   ( 2.66%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.74% V
[NR-eGR] Overflow after earlyGlobalRoute 0.19% H + 0.95% V
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1167.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  6: Total net bbox = 1.232e+05 (6.29e+04 6.03e+04)
              Est.  stn bbox = 1.519e+05 (7.77e+04 7.42e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1220.2M
Iteration  7: Total net bbox = 1.482e+05 (7.48e+04 7.34e+04)
              Est.  stn bbox = 1.829e+05 (9.25e+04 9.03e+04)
              cpu = 0:00:04.5 real = 0:00:04.0 mem = 1223.8M
Iteration  8: Total net bbox = 1.490e+05 (7.51e+04 7.39e+04)
              Est.  stn bbox = 1.840e+05 (9.29e+04 9.11e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 1229.3M
Iteration  9: Total net bbox = 1.533e+05 (7.71e+04 7.62e+04)
              Est.  stn bbox = 1.887e+05 (9.51e+04 9.36e+04)
              cpu = 0:00:03.8 real = 0:00:04.0 mem = 1245.2M
Iteration 10: Total net bbox = 1.525e+05 (7.77e+04 7.48e+04)
              Est.  stn bbox = 1.871e+05 (9.56e+04 9.15e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1251.7M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1251.7M)
SKP cleared!

*** Starting refinePlace (0:01:31 mem=1219.7M) ***
Total net bbox length = 1.539e+05 (7.894e+04 7.496e+04) (ext = 1.209e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13057 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 13057 insts, mean move: 0.81 um, max move: 11.59 um
	Max move on inst (U1619): (140.31, 93.95) --> (129.01, 93.66)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1219.7MB
Summary Report:
Instances move: 13057 (out of 13057 movable)
Instances flipped: 0
Mean displacement: 0.81 um
Max displacement: 11.59 um (Instance: U1619) (140.31, 93.947) -> (129.01, 93.66)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
Total net bbox length = 1.512e+05 (7.529e+04 7.596e+04) (ext = 1.183e+03)
Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 1219.7MB
*** Finished refinePlace (0:01:33 mem=1219.7M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 35582 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=35582 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13134  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13134 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13134 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.74% H + 5.39% V. EstWL: 1.798832e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       900( 7.24%)       102( 0.82%)         1( 0.01%)   ( 8.07%) 
[NR-eGR]  metal3  (3)       152( 1.22%)        10( 0.08%)         0( 0.00%)   ( 1.30%) 
[NR-eGR]  metal4  (4)       714( 5.74%)        35( 0.28%)         2( 0.02%)   ( 6.04%) 
[NR-eGR]  metal5  (5)       117( 0.94%)         0( 0.00%)         0( 0.00%)   ( 0.94%) 
[NR-eGR]  metal6  (6)       136( 1.35%)         1( 0.01%)         0( 0.00%)   ( 1.36%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2020( 2.01%)       148( 0.15%)         3( 0.00%)   ( 2.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.62% V
[NR-eGR] Overflow after earlyGlobalRoute 0.19% H + 0.77% V
Early Global Route congestion estimation runtime: 0.16 seconds, mem = 1219.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 50199
[NR-eGR] metal2  (2V) length: 4.609494e+04um, number of vias: 66709
[NR-eGR] metal3  (3H) length: 7.084788e+04um, number of vias: 25226
[NR-eGR] metal4  (4V) length: 3.454322e+04um, number of vias: 7557
[NR-eGR] metal5  (5H) length: 2.341185e+04um, number of vias: 5074
[NR-eGR] metal6  (6V) length: 1.942092e+04um, number of vias: 497
[NR-eGR] metal7  (7H) length: 1.709337e+03um, number of vias: 266
[NR-eGR] metal8  (8V) length: 2.460388e+03um, number of vias: 4
[NR-eGR] metal9  (9H) length: 1.680000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.984902e+05um, number of vias: 155532
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.653000e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.26 seconds, mem = 1164.1M

*** Finished incrementalPlace (cpu=0:00:19.6, real=0:00:19.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1164.1M)
Extraction called for design 'aesbuffer' of instances=13057 and nets=13139 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1164.105M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 852.4M, totSessionCpu=0:01:34 **
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1161.89)
Total number of fetched objects 13942
End delay calculation. (MEM=1225.92 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1225.92 CPU=0:00:02.1 REAL=0:00:03.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    78.93%|        -|   0.000|   0.000|   0:00:00.0| 1245.0M|
|    78.93%|        0|   0.000|   0.000|   0:00:00.0| 1245.0M|
|    78.93%|        0|   0.000|   0.000|   0:00:00.0| 1245.0M|
|    78.93%|        3|   0.000|   0.000|   0:00:01.0| 1245.0M|
|    78.93%|        0|   0.000|   0.000|   0:00:00.0| 1245.0M|
|    78.93%|        0|   0.000|   0.000|   0:00:00.0| 1245.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 78.93
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
*** Starting refinePlace (0:01:39 mem=1261.0M) ***
Total net bbox length = 1.512e+05 (7.529e+04 7.596e+04) (ext = 1.183e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13057 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1261.0MB
Summary Report:
Instances move: 0 (out of 13057 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.512e+05 (7.529e+04 7.596e+04) (ext = 1.183e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1261.0MB
*** Finished refinePlace (0:01:39 mem=1261.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1261.0M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1261.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1187.77M, totSessionCpu=0:01:39).

Active setup views:
 rgb_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aesbuffer' of instances=13057 and nets=13139 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1169.418M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 35582 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=35582 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13134  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13134 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13134 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.74% H + 5.39% V. EstWL: 1.798832e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       900( 7.24%)       102( 0.82%)         1( 0.01%)   ( 8.07%) 
[NR-eGR]  metal3  (3)       152( 1.22%)        10( 0.08%)         0( 0.00%)   ( 1.30%) 
[NR-eGR]  metal4  (4)       714( 5.74%)        35( 0.28%)         2( 0.02%)   ( 6.04%) 
[NR-eGR]  metal5  (5)       117( 0.94%)         0( 0.00%)         0( 0.00%)   ( 0.94%) 
[NR-eGR]  metal6  (6)       136( 1.35%)         1( 0.01%)         0( 0.00%)   ( 1.36%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2020( 2.01%)       148( 0.15%)         3( 0.00%)   ( 2.16%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.62% V
[NR-eGR] Overflow after earlyGlobalRoute 0.19% H + 0.77% V
[NR-eGR] End Peak syMemory usage = 1169.4 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.18 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          1.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   141.38    46.06   146.98    51.66 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1167.42)
Total number of fetched objects 13942
End delay calculation. (MEM=1231.45 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1231.45 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:01:42 mem=1231.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 889.6M, totSessionCpu=0:01:43 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.979  |  2.078  |  0.979  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |   557   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.930%
Routing Overflow: 0.19% H and 0.77% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 887.8M, totSessionCpu=0:01:43 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:48, real = 0:00:49, mem = 1098.9M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-5140           2  Global net connect rules have not been c...
WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 7 warning(s), 0 error(s)

<CMD> endECO
<CMD> saveNetlist results/verilog/aesbuffer.postplaceopt.v
Writing Netlist "results/verilog/aesbuffer.postplaceopt.v" ...
<CMD> saveDesign ./DBS/05-postPlaceOpt.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:07:33, mem=805.2M)
% Begin Save ccopt configuration ... (date=04/18 01:07:33, mem=805.2M)
% End Save ccopt configuration ... (date=04/18 01:07:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=805.4M, current mem=805.4M)
% Begin Save netlist data ... (date=04/18 01:07:33, mem=805.4M)
Writing Binary DB to ./DBS/05-postPlaceOpt.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:07:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=806.6M, current mem=806.6M)
Saving congestion map file ./DBS/05-postPlaceOpt.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:07:33, mem=807.3M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:07:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=807.3M, current mem=807.3M)
% Begin Save clock tree data ... (date=04/18 01:07:33, mem=807.5M)
% End Save clock tree data ... (date=04/18 01:07:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=807.5M, current mem=807.5M)
Saving preference file ./DBS/05-postPlaceOpt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:07:33, mem=807.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:07:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=807.6M, current mem=807.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:07:33, mem=807.6M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:07:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=807.9M, current mem=807.9M)
% Begin Save routing data ... (date=04/18 01:07:33, mem=807.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1104.9M) ***
% End Save routing data ... (date=04/18 01:07:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=808.9M, current mem=808.9M)
Saving property file ./DBS/05-postPlaceOpt.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1104.9M) ***
% Begin Save power constraints data ... (date=04/18 01:07:33, mem=808.9M)
% End Save power constraints data ... (date=04/18 01:07:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=808.9M, current mem=808.9M)
Saving rc congestion map ./DBS/05-postPlaceOpt.enc.dat.tmp/aesbuffer.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 05-postPlaceOpt.enc.dat.tmp
#% End save design ... (date=04/18 01:07:34, total cpu=0:00:00.5, real=0:00:01.0, peak res=808.9M, current mem=805.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/05-postPlaceOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1081.52)
Total number of fetched objects 13942
End delay calculation. (MEM=1145.55 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1145.55 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:01:47 mem=1145.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.979  |  0.979  |  2.078  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.979  |  0.979  |  2.078  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.930%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-postPlaceOpt-timeDesign.setup
Total CPU time: 3.4 sec
Total Real time: 3.0 sec
Total Memory Usage: 1097.851562 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/05-postPlaceOpt.rpt
<CMD> summaryReport -outfile results/summary/05_postPlaceOpt.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/05_postPlaceOpt.rpt.
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Checking spec file integrity...

Reading clock tree spec file 'inputs/aesbuffer.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View rgb_av :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.02023(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View rgb_av :
Est. Cap                : 0.11735(V=0.1261 H=0.1086) (ff/um) [5.8675e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 5(ohm) [10]
Est. Via Cap            : 0.02023(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.14(um) es=0.21(um) cap=0.118(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.106(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.0238705(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.14(um) es=0.21(um) cap=0.109(ff/um) res=3.57(ohm/um) viaRes=5(ohm) viaCap=0.022806(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.126(ff/um) res=1.5(ohm/um) viaRes=5(ohm) viaCap=0.02023(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.015855(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.1(ff/um) res=1.5(ohm/um) viaRes=3(ohm) viaCap=0.014056(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.133(ff/um) res=0.188(ohm/um) viaRes=3(ohm) viaCap=0.033688(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.1(ff/um) res=0.188(ohm/um) viaRes=1(ohm) viaCap=0.0467(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.123(ff/um) res=0.0375(ohm/um) viaRes=1(ohm) viaCap=0.0692(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.0811(ff/um) res=0.0375(ohm/um) viaRes=0.5(ohm) viaCap=0.0816(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 rgb_av
Default Analysis Views is rgb_av


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# MaxDepth         10
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1107.9M) ***
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command changeClockStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=1107.9M) ***
<CMD> clockDesign -specFile inputs/aesbuffer.cts -outDir results/timing -prefix 06-cts
**ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
**WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**Info: In 11.1, the new grid-based RC model is used for extraction of parasitic extraction during Pre-Route and Clk-Route-Only analysis mode of CTS. If you save a design in EDI 10.1 and restore it in EDI 11.1, you will expect to see different timing results for Pre-Route and Clk-Route-Only mode. To revert to the old behavior EDI in 11.1, do 'setCTSMode -rcCorrelationAutoMode false' before clock tree synthesis or reporting.
**WARN: (IMPCK-951):	Net clk have 814 pins.
**WARN: (IMPCK-951):	Net clk have 814 pins.
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  IndexA_reg[0]/CK  IndexA_reg[3]/CK  IndexA_reg[1]/CK  IndexA_reg[2]/CK  aeskey_reg[28]/CK  aeskey_reg[27]/CK  aeskey_reg[26]/CK  aeskey_reg[25]/CK  aeskey_reg[24]/CK  aeskey_reg[23]/CK  aeskey_reg[22]/CK  aeskey_reg[21]/CK  aeskey_reg[20]/CK  aeskey_reg[19]/CK  aeskey_reg[18]/CK  aeskey_reg[17]/CK  aeskey_reg[16]/CK  aeskey_reg[15]/CK  aeskey_reg[14]/CK  aeskey_reg[13]/CK  aeskey_reg[12]/CK  aeskey_reg[11]/CK  aeskey_reg[10]/CK  aeskey_reg[9]/CK  aeskey_reg[8]/CK  aeskey_reg[7]/CK  aeskey_reg[6]/CK  aeskey_reg[5]/CK  aeskey_reg[4]/CK  aeskey_reg[3]/CK  aeskey_reg[1]/CK  aeskey_reg[2]/CK  aeskey_reg[0]/CK  aeskey_reg[29]/CK  aeskey_reg[30]/CK  aeskey_reg[31]/CK  aeskey_reg[32]/CK  aeskey_reg[33]/CK  aeskey_reg[34]/CK  aeskey_reg[35]/CK  aeskey_reg[36]/CK  aeskey_reg[37]/CK  aeskey_reg[38]/CK  aeskey_reg[39]/CK  aeskey_reg[40]/CK  aeskey_reg[41]/CK  aeskey_reg[42]/CK  aeskey_reg[43]/CK  aeskey_reg[44]/CK  aeskey_reg[45]/CK  aeskey_reg[46]/CK  aeskey_reg[47]/CK  aeskey_reg[48]/CK  aeskey_reg[49]/CK  aeskey_reg[50]/CK  aeskey_reg[51]/CK  aeskey_reg[52]/CK  aeskey_reg[53]/CK  aeskey_reg[54]/CK  aeskey_reg[55]/CK  aeskey_reg[56]/CK  aeskey_reg[57]/CK  aeskey_reg[58]/CK  aeskey_reg[59]/CK  aeskey_reg[60]/CK  aeskey_reg[61]/CK  aeskey_reg[62]/CK  aeskey_reg[63]/CK  aeskey_reg[64]/CK  aeskey_reg[65]/CK  aeskey_reg[66]/CK  aeskey_reg[67]/CK  aeskey_reg[68]/CK  aeskey_reg[69]/CK  aeskey_reg[70]/CK  aeskey_reg[71]/CK  aeskey_reg[72]/CK  aeskey_reg[73]/CK  aeskey_reg[74]/CK  aeskey_reg[75]/CK  aeskey_reg[76]/CK  aeskey_reg[77]/CK  aeskey_reg[78]/CK  aeskey_reg[79]/CK  aeskey_reg[80]/CK  aeskey_reg[81]/CK  aeskey_reg[82]/CK  aeskey_reg[83]/CK  aeskey_reg[84]/CK  aeskey_reg[85]/CK  aeskey_reg[86]/CK  aeskey_reg[87]/CK  aeskey_reg[88]/CK  aeskey_reg[89]/CK  aeskey_reg[90]/CK  aeskey_reg[91]/CK  aeskey_reg[92]/CK  aeskey_reg[93]/CK  aeskey_reg[94]/CK  aeskey_reg[95]/CK  aeskey_reg[96]/CK  aeskey_reg[97]/CK  aeskey_reg[98]/CK  aeskey_reg[99]/CK  aeskey_reg[100]/CK  aeskey_reg[101]/CK  aeskey_reg[102]/CK  aeskey_reg[103]/CK  aeskey_reg[104]/CK  aeskey_reg[105]/CK  aeskey_reg[106]/CK  aeskey_reg[107]/CK  aeskey_reg[108]/CK  aeskey_reg[109]/CK  aeskey_reg[110]/CK  aeskey_reg[111]/CK  aeskey_reg[112]/CK  aeskey_reg[113]/CK  aeskey_reg[114]/CK  aeskey_reg[115]/CK  aeskey_reg[116]/CK  aeskey_reg[117]/CK  aeskey_reg[118]/CK  aeskey_reg[119]/CK  aeskey_reg[120]/CK  aeskey_reg[121]/CK  aeskey_reg[122]/CK  aeskey_reg[123]/CK  aeskey_reg[124]/CK  aeskey_reg[125]/CK  aeskey_reg[126]/CK  aeskey_reg[127]/CK  aesplain_reg[28]/CK  aesplain1_reg[28]/CK  aesplain_reg[27]/CK  aesplain1_reg[27]/CK  aesplain_reg[26]/CK  aesplain1_reg[26]/CK  aesplain_reg[25]/CK  aesplain1_reg[25]/CK  aesplain_reg[24]/CK  aesplain1_reg[24]/CK  aesplain_reg[23]/CK  aesplain1_reg[23]/CK  aesplain_reg[22]/CK  aesplain1_reg[22]/CK  aesplain_reg[21]/CK  aesplain1_reg[21]/CK  aesplain_reg[20]/CK  aesplain1_reg[20]/CK  aesplain_reg[19]/CK  aesplain1_reg[19]/CK  aesplain_reg[18]/CK  aesplain1_reg[18]/CK  aesplain_reg[17]/CK  aesplain1_reg[17]/CK  aesplain_reg[16]/CK  aesplain1_reg[16]/CK  aesplain_reg[15]/CK  aesplain1_reg[15]/CK  aesplain_reg[14]/CK  aesplain1_reg[14]/CK  aesplain_reg[13]/CK  aesplain1_reg[13]/CK  aesplain_reg[12]/CK  aesplain1_reg[12]/CK  aesplain_reg[11]/CK  aesplain1_reg[11]/CK  aesplain_reg[10]/CK  aesplain1_reg[10]/CK  aesplain_reg[9]/CK  aesplain1_reg[9]/CK  aesplain_reg[8]/CK  aesplain1_reg[8]/CK  aesplain_reg[7]/CK  aesplain1_reg[7]/CK  aesplain_reg[6]/CK  aesplain1_reg[6]/CK  aesplain_reg[5]/CK  aesplain1_reg[5]/CK  aesplain_reg[4]/CK  aesplain1_reg[4]/CK  aesplain_reg[3]/CK  aesplain1_reg[3]/CK  aesplain_reg[2]/CK  aesplain1_reg[2]/CK  aesplain_reg[1]/CK  aesplain1_reg[1]/CK  aesplain_reg[0]/CK  aesplain1_reg[0]/CK  aesplain_reg[29]/CK  aesplain1_reg[29]/CK  aesplain_reg[30]/CK  aesplain1_reg[30]/CK  aesplain_reg[31]/CK  aesplain1_reg[31]/CK  aesplain_reg[32]/CK  aesplain1_reg[32]/CK  aesplain_reg[33]/CK  aesplain1_reg[33]/CK  aesplain_reg[34]/CK  aesplain1_reg[34]/CK  aesplain_reg[35]/CK  aesplain1_reg[35]/CK  aesplain_reg[36]/CK  aesplain1_reg[36]/CK  aesplain_reg[37]/CK  aesplain1_reg[37]/CK  aesplain_reg[38]/CK  aesplain1_reg[38]/CK  aesplain_reg[39]/CK  aesplain1_reg[39]/CK  aesplain_reg[40]/CK  aesplain1_reg[40]/CK  aesplain_reg[41]/CK  aesplain1_reg[41]/CK  aesplain_reg[42]/CK  aesplain1_reg[42]/CK  aesplain_reg[43]/CK  aesplain1_reg[43]/CK  aesplain_reg[44]/CK  aesplain1_reg[44]/CK  aesplain_reg[45]/CK  aesplain1_reg[45]/CK  aesplain_reg[46]/CK  aesplain1_reg[46]/CK  aesplain_reg[47]/CK  aesplain1_reg[47]/CK  aesplain_reg[48]/CK  aesplain1_reg[48]/CK  aesplain_reg[49]/CK  aesplain1_reg[49]/CK  aesplain_reg[50]/CK  aesplain1_reg[50]/CK  aesplain_reg[51]/CK  aesplain1_reg[51]/CK  aesplain_reg[52]/CK  aesplain1_reg[52]/CK  aesplain_reg[53]/CK  aesplain1_reg[53]/CK  aesplain_reg[54]/CK  aesplain1_reg[54]/CK  aesplain_reg[55]/CK  aesplain1_reg[55]/CK  aesplain_reg[56]/CK  aesplain1_reg[56]/CK  aesplain_reg[57]/CK  aesplain1_reg[57]/CK  aesplain_reg[58]/CK  aesplain1_reg[58]/CK  aesplain_reg[59]/CK  aesplain1_reg[59]/CK  aesplain_reg[60]/CK  aesplain1_reg[60]/CK  aesplain_reg[61]/CK  aesplain1_reg[61]/CK  aesplain_reg[62]/CK  aesplain1_reg[62]/CK  aesplain_reg[63]/CK  aesplain1_reg[63]/CK  aesplain_reg[64]/CK  aesplain1_reg[64]/CK  aesplain_reg[65]/CK  aesplain1_reg[65]/CK  aesplain_reg[66]/CK  aesplain1_reg[66]/CK  aesplain_reg[67]/CK  aesplain1_reg[67]/CK  aesplain_reg[68]/CK  aesplain1_reg[68]/CK  aesplain_reg[69]/CK  aesplain1_reg[69]/CK  aesplain_reg[70]/CK  aesplain1_reg[70]/CK  aesplain_reg[71]/CK  aesplain1_reg[71]/CK  aesplain_reg[72]/CK  aesplain1_reg[72]/CK  aesplain_reg[73]/CK  aesplain1_reg[73]/CK  aesplain_reg[74]/CK  aesplain1_reg[74]/CK  aesplain_reg[75]/CK  aesplain1_reg[75]/CK  aesplain_reg[76]/CK  aesplain1_reg[76]/CK  aesplain_reg[77]/CK  aesplain1_reg[77]/CK  aesplain_reg[78]/CK  aesplain1_reg[78]/CK  aesplain_reg[79]/CK  aesplain1_reg[79]/CK  aesplain_reg[80]/CK  aesplain1_reg[80]/CK  aesplain_reg[81]/CK  aesplain1_reg[81]/CK  aesplain_reg[82]/CK  aesplain1_reg[82]/CK  aesplain_reg[83]/CK  aesplain1_reg[83]/CK  aesplain_reg[84]/CK  aesplain1_reg[84]/CK  aesplain_reg[85]/CK  aesplain1_reg[85]/CK  aesplain_reg[86]/CK  aesplain1_reg[86]/CK  aesplain_reg[87]/CK  aesplain1_reg[87]/CK  aesplain_reg[88]/CK  aesplain1_reg[88]/CK  aesplain_reg[89]/CK  aesplain1_reg[89]/CK  aesplain_reg[90]/CK  aesplain1_reg[90]/CK  aesplain_reg[91]/CK  aesplain1_reg[91]/CK  aesplain_reg[92]/CK  aesplain1_reg[92]/CK  aesplain_reg[93]/CK  aesplain1_reg[93]/CK  aesplain_reg[94]/CK  aesplain1_reg[94]/CK  aesplain_reg[95]/CK  aesplain1_reg[95]/CK  aesplain_reg[96]/CK  aesplain1_reg[96]/CK  aesplain_reg[97]/CK  aesplain1_reg[97]/CK  aesplain_reg[98]/CK  aesplain1_reg[98]/CK  aesplain_reg[99]/CK  aesplain1_reg[99]/CK  aesplain_reg[100]/CK  aesplain1_reg[100]/CK  aesplain_reg[101]/CK  aesplain1_reg[101]/CK  aesplain_reg[102]/CK  aesplain1_reg[102]/CK  aesplain_reg[103]/CK  aesplain1_reg[103]/CK  aesplain_reg[104]/CK  aesplain1_reg[104]/CK  aesplain_reg[105]/CK  aesplain1_reg[105]/CK  aesplain_reg[106]/CK  aesplain1_reg[106]/CK  aesplain_reg[107]/CK  aesplain1_reg[107]/CK  aesplain_reg[108]/CK  aesplain1_reg[108]/CK  aesplain_reg[109]/CK  aesplain1_reg[109]/CK  aesplain_reg[110]/CK  aesplain1_reg[110]/CK  aesplain_reg[111]/CK  aesplain1_reg[111]/CK  aesplain_reg[112]/CK  aesplain1_reg[112]/CK  aesplain_reg[113]/CK  aesplain1_reg[113]/CK  aesplain_reg[114]/CK  aesplain1_reg[114]/CK  aesplain_reg[115]/CK  aesplain1_reg[115]/CK  aesplain_reg[116]/CK  aesplain1_reg[116]/CK  aesplain_reg[117]/CK  aesplain1_reg[117]/CK  aesplain_reg[118]/CK  aesplain1_reg[118]/CK  aesplain_reg[119]/CK  aesplain1_reg[119]/CK  aesplain_reg[120]/CK  aesplain1_reg[120]/CK  aesplain_reg[121]/CK  aesplain1_reg[121]/CK  aesplain_reg[122]/CK  aesplain1_reg[122]/CK  aesplain_reg[123]/CK  aesplain1_reg[123]/CK  aesplain_reg[124]/CK  aesplain1_reg[124]/CK  aesplain_reg[125]/CK  aesplain1_reg[125]/CK  aesplain_reg[126]/CK  aesplain1_reg[126]/CK  aesplain_reg[127]/CK  aesplain1_reg[127]/CK  aesload_reg/CK  aeskey1_reg[127]/CK  aeskey1_reg[126]/CK  aeskey1_reg[125]/CK  aeskey1_reg[124]/CK  aeskey1_reg[123]/CK  aeskey1_reg[122]/CK  aeskey1_reg[121]/CK  aeskey1_reg[120]/CK  aeskey1_reg[119]/CK  aeskey1_reg[118]/CK  aeskey1_reg[117]/CK  aeskey1_reg[116]/CK  aeskey1_reg[115]/CK  aeskey1_reg[114]/CK  aeskey1_reg[113]/CK  aeskey1_reg[112]/CK  aeskey1_reg[111]/CK  aeskey1_reg[110]/CK  aeskey1_reg[109]/CK  aeskey1_reg[108]/CK  aeskey1_reg[107]/CK  aeskey1_reg[106]/CK  aeskey1_reg[105]/CK  aeskey1_reg[104]/CK  aeskey1_reg[103]/CK  aeskey1_reg[102]/CK  aeskey1_reg[101]/CK  aeskey1_reg[100]/CK  aeskey1_reg[99]/CK  aeskey1_reg[98]/CK  aeskey1_reg[97]/CK  aeskey1_reg[96]/CK  aeskey1_reg[95]/CK  aeskey1_reg[94]/CK  aeskey1_reg[93]/CK  aeskey1_reg[92]/CK  aeskey1_reg[91]/CK  aeskey1_reg[90]/CK  aeskey1_reg[89]/CK  aeskey1_reg[88]/CK  aeskey1_reg[87]/CK  aeskey1_reg[86]/CK  aeskey1_reg[85]/CK  aeskey1_reg[84]/CK  aeskey1_reg[83]/CK  aeskey1_reg[82]/CK  aeskey1_reg[81]/CK  aeskey1_reg[80]/CK  aeskey1_reg[79]/CK  aeskey1_reg[78]/CK  aeskey1_reg[77]/CK  aeskey1_reg[76]/CK  aeskey1_reg[75]/CK  aeskey1_reg[74]/CK  aeskey1_reg[73]/CK  aeskey1_reg[72]/CK  aeskey1_reg[71]/CK  aeskey1_reg[70]/CK  aeskey1_reg[69]/CK  aeskey1_reg[68]/CK  aeskey1_reg[67]/CK  aeskey1_reg[66]/CK  aeskey1_reg[65]/CK  aeskey1_reg[64]/CK  aeskey1_reg[63]/CK  aeskey1_reg[62]/CK  aeskey1_reg[61]/CK  aeskey1_reg[60]/CK  aeskey1_reg[59]/CK  aeskey1_reg[58]/CK  aeskey1_reg[57]/CK  aeskey1_reg[56]/CK  aeskey1_reg[55]/CK  aeskey1_reg[54]/CK  aeskey1_reg[53]/CK  aeskey1_reg[52]/CK  aeskey1_reg[51]/CK  aeskey1_reg[50]/CK  aeskey1_reg[49]/CK  aeskey1_reg[48]/CK  aeskey1_reg[47]/CK  aeskey1_reg[46]/CK  aeskey1_reg[45]/CK  aeskey1_reg[44]/CK  aeskey1_reg[43]/CK  aeskey1_reg[42]/CK  aeskey1_reg[41]/CK  aeskey1_reg[40]/CK  aeskey1_reg[39]/CK  aeskey1_reg[38]/CK  aeskey1_reg[37]/CK  aeskey1_reg[36]/CK  aeskey1_reg[35]/CK  aeskey1_reg[34]/CK  aeskey1_reg[33]/CK  aeskey1_reg[32]/CK  aeskey1_reg[31]/CK  aeskey1_reg[30]/CK  aeskey1_reg[29]/CK  aeskey1_reg[28]/CK  aeskey1_reg[27]/CK  aeskey1_reg[26]/CK  aeskey1_reg[25]/CK  aeskey1_reg[24]/CK  aeskey1_reg[23]/CK  aeskey1_reg[22]/CK  aeskey1_reg[21]/CK  aeskey1_reg[20]/CK  aeskey1_reg[19]/CK  aeskey1_reg[18]/CK  aeskey1_reg[17]/CK  aeskey1_reg[16]/CK  aeskey1_reg[15]/CK  aeskey1_reg[14]/CK  aeskey1_reg[13]/CK  aeskey1_reg[12]/CK  aeskey1_reg[11]/CK  aeskey1_reg[10]/CK  aeskey1_reg[9]/CK  aeskey1_reg[8]/CK  aeskey1_reg[7]/CK  aeskey1_reg[6]/CK  aeskey1_reg[5]/CK  aeskey1_reg[4]/CK  aeskey1_reg[3]/CK  aeskey1_reg[2]/CK  aeskey1_reg[1]/CK  aeskey1_reg[0]/CK  IndexB_reg[1]/CK  data_out_reg[1]/CK  data_out_reg[2]/CK  data_out_reg[3]/CK  data_out_reg[4]/CK  data_out_reg[5]/CK  data_out_reg[6]/CK  data_out_reg[7]/CK  data_out_reg[8]/CK  data_out_reg[9]/CK  data_out_reg[10]/CK  data_out_reg[11]/CK  data_out_reg[12]/CK  data_out_reg[13]/CK  data_out_reg[14]/CK  data_out_reg[15]/CK  data_out_reg[16]/CK  data_out_reg[17]/CK  data_out_reg[18]/CK  data_out_reg[19]/CK  data_out_reg[20]/CK  data_out_reg[21]/CK  data_out_reg[22]/CK  data_out_reg[23]/CK  data_out_reg[24]/CK  data_out_reg[25]/CK  data_out_reg[26]/CK  data_out_reg[27]/CK  data_out_reg[28]/CK  data_out_reg[29]/CK  data_out_reg[30]/CK  data_out_reg[31]/CK  data_out_reg[0]/CK  aes128keyrun/roundCounter_reg[0]/CK  aes128keyrun/roundCounter_reg[5]/CK  aes128keyrun/roundCounter_reg[1]/CK  aes128keyrun/roundCounter_reg[2]/CK  aes128keyrun/roundCounter_reg[3]/CK  aes128keyrun/roundCounter_reg[4]/CK  aes128keyrun/w_reg[2][0]/CK  aes128keyrun/w_reg[1][0]/CK  aes128keyrun/w_reg[0][0]/CK  aes128keyrun/w_reg[3][15]/CK  aes128keyrun/w_reg[2][15]/CK  aes128keyrun/w_reg[1][15]/CK  aes128keyrun/w_reg[0][15]/CK  aes128keyrun/w_reg[2][16]/CK  aes128keyrun/w_reg[1][16]/CK  aes128keyrun/w_reg[0][16]/CK  aes128keyrun/w_reg[3][31]/CK  aes128keyrun/w_reg[2][31]/CK  aes128keyrun/w_reg[1][31]/CK  aes128keyrun/w_reg[0][31]/CK  aes128keyrun/w_reg[2][1]/CK  aes128keyrun/w_reg[1][1]/CK  aes128keyrun/w_reg[0][1]/CK  aes128keyrun/w_reg[3][14]/CK  aes128keyrun/w_reg[2][14]/CK  aes128keyrun/w_reg[1][14]/CK  aes128keyrun/w_reg[0][14]/CK  aes128keyrun/w_reg[3][23]/CK  aes128keyrun/w_reg[2][23]/CK  aes128keyrun/w_reg[1][23]/CK  aes128keyrun/w_reg[0][23]/CK  aes128keyrun/w_reg[3][27]/CK  aes128keyrun/w_reg[2][27]/CK  aes128keyrun/w_reg[1][27]/CK  aes128keyrun/w_reg[0][27]/CK  aes128keyrun/w_reg[3][6]/CK  aes128keyrun/w_reg[2][6]/CK  aes128keyrun/w_reg[1][6]/CK  aes128keyrun/w_reg[0][6]/CK  aes128keyrun/w_reg[2][13]/CK  aes128keyrun/w_reg[1][13]/CK  aes128keyrun/w_reg[0][13]/CK  aes128keyrun/w_reg[3][22]/CK  aes128keyrun/w_reg[2][22]/CK  aes128keyrun/w_reg[1][22]/CK  aes128keyrun/w_reg[0][22]/CK  aes128keyrun/w_reg[2][29]/CK  aes128keyrun/w_reg[1][29]/CK  aes128keyrun/w_reg[0][29]/CK  aes128keyrun/w_reg[3][7]/CK  aes128keyrun/w_reg[2][7]/CK  aes128keyrun/w_reg[1][7]/CK  aes128keyrun/w_reg[0][7]/CK  aes128keyrun/w_reg[3][8]/CK  aes128keyrun/w_reg[2][8]/CK  aes128keyrun/w_reg[1][8]/CK  aes128keyrun/w_reg[0][8]/CK  aes128keyrun/w_reg[3][21]/CK  aes128keyrun/w_reg[2][21]/CK  aes128keyrun/w_reg[1][21]/CK  aes128keyrun/w_reg[0][21]/CK  aes128keyrun/w_reg[3][30]/CK  aes128keyrun/w_reg[2][30]/CK  aes128keyrun/w_reg[1][30]/CK  aes128keyrun/w_reg[0][30]/CK  aes128keyrun/w_reg[2][5]/CK  aes128keyrun/w_reg[1][5]/CK  aes128keyrun/w_reg[0][5]/CK  aes128keyrun/w_reg[3][12]/CK  aes128keyrun/w_reg[2][12]/CK  aes128keyrun/w_reg[1][12]/CK  aes128keyrun/w_reg[0][12]/CK  aes128keyrun/w_reg[3][20]/CK  aes128keyrun/w_reg[2][20]/CK  aes128keyrun/w_reg[1][20]/CK  aes128keyrun/w_reg[0][20]/CK  aes128keyrun/w_reg[3][28]/CK  aes128keyrun/w_reg[2][28]/CK  aes128keyrun/w_reg[1][28]/CK  aes128keyrun/w_reg[0][28]/CK  aes128keyrun/w_reg[3][4]/CK  aes128keyrun/w_reg[2][4]/CK  aes128keyrun/w_reg[1][4]/CK  aes128keyrun/w_reg[0][4]/CK  aes128keyrun/w_reg[3][11]/CK  aes128keyrun/w_reg[2][11]/CK  aes128keyrun/w_reg[1][11]/CK  aes128keyrun/w_reg[0][11]/CK  aes128keyrun/w_reg[2][17]/CK  aes128keyrun/w_reg[1][17]/CK  aes128keyrun/w_reg[0][17]/CK  aes128keyrun/w_reg[3][26]/CK  aes128keyrun/w_reg[2][26]/CK  aes128keyrun/w_reg[1][26]/CK  aes128keyrun/w_reg[0][26]/CK  aes128keyrun/w_reg[3][3]/CK  aes128keyrun/w_reg[2][3]/CK  aes128keyrun/w_reg[1][3]/CK  aes128keyrun/w_reg[0][3]/CK  aes128keyrun/w_reg[3][9]/CK  aes128keyrun/w_reg[2][9]/CK  aes128keyrun/w_reg[1][9]/CK  aes128keyrun/w_reg[0][9]/CK  aes128keyrun/w_reg[3][19]/CK  aes128keyrun/w_reg[2][19]/CK  aes128keyrun/w_reg[1][19]/CK  aes128keyrun/w_reg[0][19]/CK  aes128keyrun/w_reg[2][25]/CK  aes128keyrun/w_reg[1][25]/CK  aes128keyrun/w_reg[0][25]/CK  aes128keyrun/w_reg[3][2]/CK  aes128keyrun/w_reg[2][2]/CK  aes128keyrun/w_reg[1][2]/CK  aes128keyrun/w_reg[0][2]/CK  aes128keyrun/w_reg[3][10]/CK  aes128keyrun/w_reg[2][10]/CK  aes128keyrun/w_reg[1][10]/CK  aes128keyrun/w_reg[0][10]/CK  aes128keyrun/w_reg[3][18]/CK  aes128keyrun/w_reg[2][18]/CK  aes128keyrun/w_reg[1][18]/CK  aes128keyrun/w_reg[0][18]/CK  aes128keyrun/w_reg[3][24]/CK  aes128keyrun/w_reg[2][24]/CK  aes128keyrun/w_reg[1][24]/CK  aes128keyrun/w_reg[0][24]/CK  aes128keyrun/sub_reg[120]/CK  aes128keyrun/sub_reg[121]/CK  aes128keyrun/sub_reg[122]/CK  aes128keyrun/sub_reg[127]/CK  aes128keyrun/sub_reg[126]/CK  aes128keyrun/sub_reg[123]/CK  aes128keyrun/sub_reg[125]/CK  aes128keyrun/sub_reg[124]/CK  aes128keyrun/sub_reg[96]/CK  aes128keyrun/sub_reg[80]/CK  aes128keyrun/sub_reg[112]/CK  aes128keyrun/sub_reg[16]/CK  aes128keyrun/sub_reg[48]/CK  aes128keyrun/sub_reg[72]/CK  aes128keyrun/sub_reg[15]/CK  aes128keyrun/sub_reg[79]/CK  aes128keyrun/sub_reg[31]/CK  aes128keyrun/sub_reg[10]/CK  aes128keyrun/sub_reg[95]/CK  aes128keyrun/sub_reg[94]/CK  aes128keyrun/sub_reg[88]/CK  aes128keyrun/sub_reg[89]/CK  aes128keyrun/sub_reg[90]/CK  aes128keyrun/sub_reg[77]/CK  aes128keyrun/sub_reg[17]/CK  aes128keyrun/sub_reg[63]/CK  aes128keyrun/sub_reg[62]/CK  aes128keyrun/sub_reg[56]/CK  aes128keyrun/sub_reg[57]/CK  aes128keyrun/sub_reg[58]/CK  aes128keyrun/sub_reg[47]/CK  aes128keyrun/sub_reg[119]/CK  aes128keyrun/sub_reg[23]/CK  aes128keyrun/sub_reg[55]/CK  aes128keyrun/sub_reg[87]/CK  aes128keyrun/sub_reg[113]/CK  aes128keyrun/sub_reg[24]/CK  aes128keyrun/sub_reg[25]/CK  aes128keyrun/sub_reg[18]/CK  aes128keyrun/sub_reg[53]/CK  aes128keyrun/sub_reg[82]/CK  aes128keyrun/sub_reg[117]/CK  aes128keyrun/sub_reg[26]/CK  aes128keyrun/sub_reg[29]/CK  aes128keyrun/sub_reg[19]/CK  aes128keyrun/sub_reg[61]/CK  aes128keyrun/sub_reg[59]/CK  aes128keyrun/sub_reg[40]/CK  aes128keyrun/sub_reg[104]/CK  aes128keyrun/sub_reg[41]/CK  aes128keyrun/sub_reg[105]/CK  aes128keyrun/sub_reg[49]/CK  aes128keyrun/sub_reg[81]/CK  aes128keyrun/sub_reg[103]/CK  aes128keyrun/sub_reg[71]/CK  aes128keyrun/sub_reg[46]/CK  aes128keyrun/sub_reg[107]/CK  aes128keyrun/sub_reg[50]/CK  aes128keyrun/sub_reg[85]/CK  aes128keyrun/sub_reg[115]/CK  aes128keyrun/sub_reg[22]/CK  aes128keyrun/sub_reg[51]/CK  aes128keyrun/sub_reg[86]/CK  aes128keyrun/sub_reg[99]/CK  aes128keyrun/sub_reg[93]/CK  aes128keyrun/sub_reg[91]/CK  aes128keyrun/sub_reg[64]/CK  aes128keyrun/sub_reg[32]/CK  aes128keyrun/sub_reg[0]/CK  aes128keyrun/sub_reg[97]/CK  aes128keyrun/sub_reg[65]/CK  aes128keyrun/sub_reg[33]/CK  aes128keyrun/sub_reg[8]/CK  aes128keyrun/sub_reg[73]/CK  aes128keyrun/sub_reg[21]/CK  aes128keyrun/sub_reg[52]/CK  aes128keyrun/sub_reg[83]/CK  aes128keyrun/sub_reg[114]/CK  aes128keyrun/sub_reg[30]/CK  aes128keyrun/sub_reg[27]/CK  aes128keyrun/sub_reg[13]/CK  aes128keyrun/sub_reg[75]/CK  aes128keyrun/sub_reg[11]/CK  aes128keyrun/sub_reg[74]/CK  aes128keyrun/sub_reg[7]/CK  aes128keyrun/sub_reg[102]/CK  aes128keyrun/sub_reg[67]/CK  aes128keyrun/sub_reg[39]/CK  aes128keyrun/sub_reg[6]/CK  aes128keyrun/sub_reg[111]/CK  aes128keyrun/sub_reg[42]/CK  aes128keyrun/sub_reg[109]/CK  aes128keyrun/sub_reg[43]/CK  aes128keyrun/sub_reg[106]/CK  aes128keyrun/sub_reg[37]/CK  aes128keyrun/sub_reg[12]/CK  aes128keyrun/sub_reg[76]/CK  aes128keyrun/sub_reg[20]/CK  aes128keyrun/sub_reg[54]/CK  aes128keyrun/sub_reg[84]/CK  aes128keyrun/sub_reg[118]/CK  aes128keyrun/sub_reg[1]/CK  aes128keyrun/sub_reg[98]/CK  aes128keyrun/sub_reg[69]/CK  aes128keyrun/sub_reg[35]/CK  aes128keyrun/sub_reg[2]/CK  aes128keyrun/sub_reg[101]/CK  aes128keyrun/sub_reg[68]/CK  aes128keyrun/sub_reg[60]/CK  aes128keyrun/sub_reg[36]/CK  aes128keyrun/sub_reg[3]/CK  aes128keyrun/sub_reg[108]/CK  aes128keyrun/sub_reg[44]/CK  aes128keyrun/sub_reg[45]/CK  aes128keyrun/sub_reg[116]/CK  aes128keyrun/sub_reg[28]/CK  aes128keyrun/sub_reg[4]/CK  aes128keyrun/sub_reg[5]/CK  aes128keyrun/sub_reg[110]/CK  aes128keyrun/sub_reg[100]/CK  aes128keyrun/sub_reg[92]/CK  aes128keyrun/sub_reg[70]/CK  aes128keyrun/sub_reg[38]/CK  aes128keyrun/sub_reg[78]/CK  aes128keyrun/sub_reg[14]/CK  aes128keyrun/sub_reg[34]/CK  aes128keyrun/sub_reg[66]/CK  aes128keyrun/sub_reg[9]/CK  aes128keyrun/w_reg[3][16]/CK  aes128keyrun/w_reg[3][17]/CK  aes128keyrun/w_reg[3][25]/CK  aes128keyrun/w_reg[3][13]/CK  aes128keyrun/w_reg[3][5]/CK  aes128keyrun/w_reg[3][29]/CK  aes128keyrun/w_reg[3][0]/CK  aes128keyrun/w_reg[3][1]/CK  IndexB_reg[0]/CK )
Level 1 (Total=813	Sink=813)
Total Sinks		: 813

# Analysis View: rgb_av
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 813
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): data_out_reg[24]/CK 112.2(ps)
Min trig. edge delay at sink(R): IndexA_reg[0]/CK 1.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 1.3~112.2(ps)          200~3000(ps)        
Fall Phase Delay               : 1.3~112.2(ps)          200~3000(ps)        
Trig. Edge Skew                : 110.9(ps)              400(ps)             
Rise Skew                      : 110.9(ps)              
Fall Skew                      : 110.9(ps)              
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 162(ps)                200(ps)             
Max. Fall Sink Tran.           : 162(ps)                200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 7.1(ps)                0(ps)               
Min. Fall Sink Tran.           : 7.1(ps)                0(ps)               

view rgb_av : skew = 110.9ps (required = 400ps)


Generating Clock Analysis Report results/aesbuffer.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.9)


*** End reportClockTree (cpu=0:00:00.9, real=0:00:01.0, mem=1115.9M) ***
**WARN: (IMPCK-8086):	The command saveClockNets is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-951):	Net clk have 814 pins.
<CMD> saveNetlist results/verilog/aesbuffer.cts.v
Writing Netlist "results/verilog/aesbuffer.cts.v" ...
<CMD> saveDesign DBS/06-cts.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:07:39, mem=837.9M)
% Begin Save ccopt configuration ... (date=04/18 01:07:39, mem=837.9M)
% End Save ccopt configuration ... (date=04/18 01:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.9M, current mem=837.9M)
% Begin Save clock tree specification data ... (date=04/18 01:07:39, mem=837.9M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.9M, current mem=837.9M)
% Begin Save netlist data ... (date=04/18 01:07:39, mem=837.9M)
Writing Binary DB to DBS/06-cts.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=839.0M, current mem=839.0M)
Saving congestion map file DBS/06-cts.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:07:39, mem=839.0M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=839.0M, current mem=839.0M)
% Begin Save clock tree data ... (date=04/18 01:07:39, mem=839.0M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file 'DBS/06-cts.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=839.0M, current mem=839.0M)
Saving preference file DBS/06-cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:07:39, mem=839.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=839.1M, current mem=839.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:07:39, mem=839.1M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=839.1M, current mem=839.1M)
% Begin Save routing data ... (date=04/18 01:07:39, mem=839.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1115.9M) ***
% End Save routing data ... (date=04/18 01:07:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=840.1M, current mem=840.1M)
Saving property file DBS/06-cts.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1115.9M) ***
% Begin Save power constraints data ... (date=04/18 01:07:39, mem=840.1M)
% End Save power constraints data ... (date=04/18 01:07:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=840.1M, current mem=840.1M)
Saving rc congestion map DBS/06-cts.enc.dat.tmp/aesbuffer.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 06-cts.enc.dat.tmp
#% End save design ... (date=04/18 01:07:39, total cpu=0:00:00.5, real=0:00:00.0, peak res=840.1M, current mem=825.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1106.8M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.36% H + 17.17% V (0:00:00.2 1106.8M)

Phase 1e-1h Overflow: 0.00% H + 0.90% V (0:00:00.2 1106.8M)

Phase 1l Overflow: 18.35% H + 45.90% V (0:00:00.4 1114.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	87	 0.94%	536	 5.82%
 -4:	120	 1.30%	287	 3.12%
 -3:	222	 2.41%	449	 4.87%
 -2:	327	 3.55%	618	 6.71%
 -1:	402	 4.36%	616	 6.69%
--------------------------------------
  0:	446	 4.84%	661	 7.18%
  1:	488	 5.30%	613	 6.65%
  2:	500	 5.43%	509	 5.53%
  3:	459	 4.98%	463	 5.03%
  4:	467	 5.07%	455	 4.94%
  5:	5694	61.81%	4005	43.48%


Total length: 2.157e+05um, number of vias: 131085
M1(H) length: 6.804e+03um, number of vias: 50179
M2(V) length: 5.170e+04um, number of vias: 38875
M3(H) length: 6.738e+04um, number of vias: 18778
M4(V) length: 2.717e+04um, number of vias: 10466
M5(H) length: 2.421e+04um, number of vias: 7986
M6(V) length: 2.336e+04um, number of vias: 2269
M7(H) length: 4.694e+03um, number of vias: 1646
M8(V) length: 6.351e+03um, number of vias: 640
M9(H) length: 2.726e+03um, number of vias: 246
M10(V) length: 1.310e+03um

Peak Memory Usage was 1114.8M 
*** Finished trialRoute (cpu=0:00:01.6 mem=1114.8M) ***

<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=13057 and nets=13139 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1100.422M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir ./results/timing/06-cts-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1092.43)
Total number of fetched objects 13942
End delay calculation. (MEM=1156.45 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1156.45 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:01:54 mem=1156.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.335  |  0.000  |  0.335  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |    0    |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.335  |  0.000  |  0.335  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |    0    |   813   |
+--------------------+---------+---------+---------+

Density: 78.930%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.hold
Total CPU time: 3.01 sec
Total Real time: 3.0 sec
Total Memory Usage: 1108.753906 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/06-cts-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1090.43)
Total number of fetched objects 13942
End delay calculation. (MEM=1154.45 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1154.45 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:01:57 mem=1154.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.969  |  0.969  |  1.971  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.969  |  0.969  |  1.971  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.930%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.setup
Total CPU time: 3.54 sec
Total Real time: 4.0 sec
Total Memory Usage: 1106.753906 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_setup.rpt
<CMD> summaryReport -outfile results/summary/06-cts.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/06-cts.rpt.
<CMD> initECO temp/ipo2_setup.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1104.8M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -highEffort -noPinGuide


Phase 1a-1d Overflow: 0.36% H + 17.17% V (0:00:00.2 1104.8M)

Phase 1e-1h Overflow: 0.00% H + 0.90% V (0:00:00.2 1104.8M)

Phase 1l Overflow: 18.35% H + 45.90% V (0:00:00.4 1112.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	87	 0.94%	536	 5.82%
 -4:	120	 1.30%	287	 3.12%
 -3:	222	 2.41%	449	 4.87%
 -2:	327	 3.55%	618	 6.71%
 -1:	402	 4.36%	616	 6.69%
--------------------------------------
  0:	446	 4.84%	661	 7.18%
  1:	488	 5.30%	613	 6.65%
  2:	500	 5.43%	509	 5.53%
  3:	459	 4.98%	463	 5.03%
  4:	467	 5.07%	455	 4.94%
  5:	5694	61.81%	4005	43.48%


Total length: 2.157e+05um, number of vias: 131085
M1(H) length: 6.804e+03um, number of vias: 50179
M2(V) length: 5.170e+04um, number of vias: 38875
M3(H) length: 6.738e+04um, number of vias: 18778
M4(V) length: 2.717e+04um, number of vias: 10466
M5(H) length: 2.421e+04um, number of vias: 7986
M6(V) length: 2.336e+04um, number of vias: 2269
M7(H) length: 4.694e+03um, number of vias: 1646
M8(V) length: 6.351e+03um, number of vias: 640
M9(H) length: 2.726e+03um, number of vias: 246
M10(V) length: 1.310e+03um

Peak Memory Usage was 1112.8M 
*** Finished trialRoute (cpu=0:00:01.6 mem=1112.8M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=13057 and nets=13139 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1098.426M)
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 802.4M, totSessionCpu=0:02:01 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1098.4M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1254.24)
Total number of fetched objects 13942
End delay calculation. (MEM=1270.57 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1270.57 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:02:04 mem=1270.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.929  |  1.870  |  0.929  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |   557   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.930%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 894.9M, totSessionCpu=0:02:04 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1182.6M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1182.6M) ***
*** Starting optimizing excluded clock nets MEM= 1182.6M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1182.6M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 78.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    78.93%|        -|   0.066|   0.000|   0:00:00.0| 1231.7M|
|    78.93%|        1|   0.066|   0.000|   0:00:00.0| 1269.9M|
|    78.93%|        0|   0.066|   0.000|   0:00:00.0| 1269.9M|
|    78.93%|        0|   0.066|   0.000|   0:00:01.0| 1269.9M|
|    78.93%|        0|   0.066|   0.000|   0:00:00.0| 1269.9M|
|    78.93%|        0|   0.066|   0.000|   0:00:00.0| 1269.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 78.93
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:02:08 mem=1269.9M) ***
Total net bbox length = 1.512e+05 (7.529e+04 7.596e+04) (ext = 1.183e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13056 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1269.9MB
Summary Report:
Instances move: 0 (out of 13056 movable)
Instances flipped: 1
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.512e+05 (7.529e+04 7.596e+04) (ext = 1.183e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1269.9MB
*** Finished refinePlace (0:02:08 mem=1269.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1269.9M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1269.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=1188.65M, totSessionCpu=0:02:09).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 35582 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=35582 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13133  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13133 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13133 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.72% H + 5.37% V. EstWL: 1.798790e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       915( 7.36%)        99( 0.80%)         2( 0.02%)   ( 8.17%) 
[NR-eGR]  metal3  (3)       156( 1.25%)         9( 0.07%)         1( 0.01%)   ( 1.34%) 
[NR-eGR]  metal4  (4)       722( 5.81%)        38( 0.31%)         1( 0.01%)   ( 6.12%) 
[NR-eGR]  metal5  (5)       112( 0.90%)         1( 0.01%)         0( 0.00%)   ( 0.91%) 
[NR-eGR]  metal6  (6)       130( 1.29%)         1( 0.01%)         0( 0.00%)   ( 1.30%) 
[NR-eGR]  metal7  (7)         2( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2037( 2.02%)       148( 0.15%)         4( 0.00%)   ( 2.18%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.14% H + 0.61% V
[NR-eGR] Overflow after earlyGlobalRoute 0.17% H + 0.75% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 50196
[NR-eGR] metal2  (2V) length: 4.609450e+04um, number of vias: 66752
[NR-eGR] metal3  (3H) length: 7.089670e+04um, number of vias: 25232
[NR-eGR] metal4  (4V) length: 3.467122e+04um, number of vias: 7515
[NR-eGR] metal5  (5H) length: 2.342165e+04um, number of vias: 5022
[NR-eGR] metal6  (6V) length: 1.926411e+04um, number of vias: 486
[NR-eGR] metal7  (7H) length: 1.610183e+03um, number of vias: 273
[NR-eGR] metal8  (8V) length: 2.474218e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.984334e+05um, number of vias: 155478
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.653440e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1172.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.56 seconds
Extraction called for design 'aesbuffer' of instances=13056 and nets=13138 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1170.043M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          1.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   141.38    46.06   146.98    51.66 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1172.05)
Total number of fetched objects 13941
End delay calculation. (MEM=1236.08 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1236.08 CPU=0:00:02.2 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    13|   205|    -0.04|     8|     8|    -0.00|     0|     0|     0|     0|     0.94|     0.00|       0|       0|       0|  78.93|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.94|     0.00|       5|       0|       9|  78.96| 0:00:01.0|  1274.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.94|     0.00|       0|       0|       0|  78.96| 0:00:00.0|  1274.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1274.2M) ***

*** Starting refinePlace (0:02:15 mem=1290.2M) ***
Total net bbox length = 1.513e+05 (7.531e+04 7.599e+04) (ext = 1.183e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13061 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1290.2MB
Summary Report:
Instances move: 0 (out of 13061 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.513e+05 (7.531e+04 7.599e+04) (ext = 1.183e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1290.2MB
*** Finished refinePlace (0:02:15 mem=1290.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1290.2M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=1290.2M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.137%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 rgb_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aesbuffer' of instances=13061 and nets=13143 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1172.879M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 35582 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=35582 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13138  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13138 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13138 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.68% H + 5.36% V. EstWL: 1.799308e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       907( 7.30%)       106( 0.85%)         1( 0.01%)   ( 8.16%) 
[NR-eGR]  metal3  (3)       147( 1.18%)        12( 0.10%)         0( 0.00%)   ( 1.28%) 
[NR-eGR]  metal4  (4)       734( 5.90%)        41( 0.33%)         0( 0.00%)   ( 6.23%) 
[NR-eGR]  metal5  (5)       104( 0.84%)         0( 0.00%)         0( 0.00%)   ( 0.84%) 
[NR-eGR]  metal6  (6)       140( 1.39%)         0( 0.00%)         0( 0.00%)   ( 1.39%) 
[NR-eGR]  metal7  (7)         4( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2036( 2.02%)       159( 0.16%)         1( 0.00%)   ( 2.18%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.68% V
[NR-eGR] Overflow after earlyGlobalRoute 0.19% H + 0.81% V
[NR-eGR] End Peak syMemory usage = 1175.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.17 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1175.1)
Total number of fetched objects 13946
End delay calculation. (MEM=1239.12 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1239.12 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:02:18 mem=1239.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 908.3M, totSessionCpu=0:02:18 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.936  |  1.973  |  0.936  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |   557   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.961%
Routing Overflow: 0.19% H and 0.81% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 908.4M, totSessionCpu=0:02:19 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> initECO temp/ipo2_hold.txt
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=13061 and nets=13143 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/aesbuffer_15057_Q815vi.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1115.5M)
Extracted 10.0009% (CPU Time= 0:00:00.3  MEM= 1185.5M)
Extracted 20.0008% (CPU Time= 0:00:00.4  MEM= 1185.5M)
Extracted 30.0006% (CPU Time= 0:00:00.5  MEM= 1209.5M)
Extracted 40.001% (CPU Time= 0:00:00.6  MEM= 1209.5M)
Extracted 50.0008% (CPU Time= 0:00:00.6  MEM= 1209.5M)
Extracted 60.0006% (CPU Time= 0:00:00.7  MEM= 1209.5M)
Extracted 70.001% (CPU Time= 0:00:00.8  MEM= 1209.5M)
Extracted 80.0009% (CPU Time= 0:00:01.0  MEM= 1209.5M)
Extracted 90.0007% (CPU Time= 0:00:01.2  MEM= 1213.5M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1214.5M)
Number of Extracted Resistors     : 342232
Number of Extracted Ground Cap.   : 351447
Number of Extracted Coupling Cap. : 1089918
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1174.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:03.0  MEM: 1174.488M)
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 808.0M, totSessionCpu=0:02:23 **
setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1107.1M)
Extraction called for design 'aesbuffer' of instances=13061 and nets=13143 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1101.043M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:23 mem=1101.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0.0664062)
Total number of fetched objects 13946
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:00:02.7 mem=0.0M)

Active hold views:
 rgb_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:00:02.7 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:00:03.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:03.1/0:00:03.0 (1.0), mem = 0.0M

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1109.07)
Total number of fetched objects 13946
End delay calculation. (MEM=1173.09 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1173.09 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:02:29 mem=1173.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:02:29 mem=1173.1M ***
Restoring Auto Hold Views:  rgb_av
Restoring Active Hold Views:  rgb_av 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: rgb_av

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av
Hold  views included:
 rgb_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.936  |  1.973  |  0.936  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |   557   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.335  |  0.335  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.961%
Routing Overflow: 0.19% H and 0.81% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 829.4M, totSessionCpu=0:02:30 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 rgb_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1197.9 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 35582 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=35582 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13138  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13138 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13138 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.68% H + 5.36% V. EstWL: 1.799308e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)       907( 7.30%)       106( 0.85%)         1( 0.01%)   ( 8.16%) 
[NR-eGR]  metal3  (3)       147( 1.18%)        12( 0.10%)         0( 0.00%)   ( 1.28%) 
[NR-eGR]  metal4  (4)       734( 5.90%)        41( 0.33%)         0( 0.00%)   ( 6.23%) 
[NR-eGR]  metal5  (5)       104( 0.84%)         0( 0.00%)         0( 0.00%)   ( 0.84%) 
[NR-eGR]  metal6  (6)       140( 1.39%)         0( 0.00%)         0( 0.00%)   ( 1.39%) 
[NR-eGR]  metal7  (7)         4( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total             2036( 2.02%)       159( 0.16%)         1( 0.00%)   ( 2.18%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.16% H + 0.68% V
[NR-eGR] Overflow after earlyGlobalRoute 0.19% H + 0.81% V
[NR-eGR] End Peak syMemory usage = 1206.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.21 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 914.1M, totSessionCpu=0:02:30 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 1.0M
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 13946
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:05.7 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:02.8/0:00:03.0 (0.9), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 
Hold  views included:
 rgb_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.936  |  1.973  |  0.936  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |   557   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.335  |  0.335  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.961%
Routing Overflow: 0.19% H and 0.81% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 914.1M, totSessionCpu=0:02:33 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> saveNetlist results/verilog/aesbuffer.postcts.v
Writing Netlist "results/verilog/aesbuffer.postcts.v" ...
<CMD> saveDesign ./DBS/07-postCtsOpt.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:08:26, mem=914.1M)
% Begin Save ccopt configuration ... (date=04/18 01:08:26, mem=914.1M)
% End Save ccopt configuration ... (date=04/18 01:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=914.3M, current mem=914.3M)
% Begin Save clock tree specification data ... (date=04/18 01:08:26, mem=914.3M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=915.3M, current mem=915.3M)
% Begin Save netlist data ... (date=04/18 01:08:26, mem=915.3M)
Writing Binary DB to ./DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=915.7M, current mem=915.7M)
Saving congestion map file ./DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:08:26, mem=916.0M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=916.0M, current mem=916.0M)
% Begin Save clock tree data ... (date=04/18 01:08:26, mem=916.0M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=916.0M, current mem=916.0M)
Saving preference file ./DBS/07-postCtsOpt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:08:26, mem=916.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=916.1M, current mem=916.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:08:26, mem=916.1M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=916.1M, current mem=916.1M)
% Begin Save routing data ... (date=04/18 01:08:26, mem=916.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1197.9M) ***
% End Save routing data ... (date=04/18 01:08:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=917.1M, current mem=917.1M)
Saving property file ./DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1197.9M) ***
% Begin Save power constraints data ... (date=04/18 01:08:26, mem=917.1M)
% End Save power constraints data ... (date=04/18 01:08:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=917.1M, current mem=917.1M)
Saving rc congestion map ./DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 07-postCtsOpt.enc.dat.tmp
#% End save design ... (date=04/18 01:08:26, total cpu=0:00:00.6, real=0:00:00.0, peak res=917.1M, current mem=828.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=13061 and nets=13143 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/aesbuffer_15057_Q815vi.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1117.9M)
Extracted 10.0009% (CPU Time= 0:00:00.4  MEM= 1187.9M)
Extracted 20.0008% (CPU Time= 0:00:00.4  MEM= 1187.9M)
Extracted 30.0006% (CPU Time= 0:00:00.5  MEM= 1211.9M)
Extracted 40.001% (CPU Time= 0:00:00.6  MEM= 1211.9M)
Extracted 50.0008% (CPU Time= 0:00:00.7  MEM= 1211.9M)
Extracted 60.0006% (CPU Time= 0:00:00.7  MEM= 1211.9M)
Extracted 70.001% (CPU Time= 0:00:00.9  MEM= 1211.9M)
Extracted 80.0009% (CPU Time= 0:00:01.0  MEM= 1211.9M)
Extracted 90.0007% (CPU Time= 0:00:01.2  MEM= 1215.9M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1218.9M)
Number of Extracted Resistors     : 342232
Number of Extracted Ground Cap.   : 351447
Number of Extracted Coupling Cap. : 1089918
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1178.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:02.0  MEM: 1178.895M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/07-postCTSOpt-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1108.51)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 13946
End delay calculation. (MEM=1172.53 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1172.53 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:02:39 mem=1172.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.337  |  0.000  |  0.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |    0    |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.337  |  0.000  |  0.337  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |    0    |   813   |
+--------------------+---------+---------+---------+

Density: 78.961%
------------------------------------------------------------
Reported timing to dir results/timing/07-postCTSOpt-timeDesign.hold
Total CPU time: 2.79 sec
Total Real time: 3.0 sec
Total Memory Usage: 1124.828125 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/07-postCTSOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1110.51)
Total number of fetched objects 13946
End delay calculation. (MEM=1172.54 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1172.54 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:02:42 mem=1172.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.913  |  0.913  |  1.886  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.913  |  0.913  |  1.886  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.961%
------------------------------------------------------------
Reported timing to dir ./results/timing/07-postCTSOpt-timeDesign.setup
Total CPU time: 3.03 sec
Total Real time: 4.0 sec
Total Memory Usage: 1124.828125 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_setup.rpt
<CMD> summaryReport -outfile results/summary/07-postCTSOpt.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/07-postCTSOpt.rpt.
<CMD> setAttribute -net clk -weight 100
<CMD> setAttribute -net clk -avoid_detour true
<CMD> setAttribute -net clk -bottom_preferred_routing_layer 2
<CMD> setAttribute -net clk -top_preferred_routing_layer 4
<CMD> setNanoRouteMode -quiet -drouteFixAntenna false
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode false
<CMD> setNanoRouteMode -quiet -routeAntennaCellName default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop false
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 10
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeUseBlockageForAutoGgrid true
<CMD> globalDetailRoute
#% Begin globalDetailRoute (date=04/18 01:08:36, mem=859.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteFixAntenna false
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeInsertAntennaDiode false
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 10
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Apr 18 01:08:36 2021
#
#Generating timing data, please wait...
#13138 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 13946
End delay calculation. (MEM=1180.57 CPU=0:00:01.6 REAL=0:00:01.0)
#Current view: rgb_av 
aesbuffer
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 791.69 (MB), peak = 984.64 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_15057.tif.gz ...
#Read in timing information for 100 ports, 13061 instances from timing file .timing_file_15057.tif.gz.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Sun Apr 18 01:08:41 2021
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.07000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.14000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.40000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.80000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.80000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.950] has 13141 nets.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 812.72 (MB), peak = 984.64 (MB)
#Merging special wires...
#
#Finished routing data preparation on Sun Apr 18 01:08:41 2021
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.54 (MB)
#Total memory = 813.40 (MB)
#Peak memory = 984.64 (MB)
#
#
#Start global routing on Sun Apr 18 01:08:41 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Apr 18 01:08:41 2021
#
#Start routing resource analysis on Sun Apr 18 01:08:41 2021
#
#Routing resource analysis is done on Sun Apr 18 01:08:42 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1118           0        5700    84.75%
#  metal2         V         836           0        5700     0.00%
#  metal3         H        1118           0        5700     0.00%
#  metal4         V         567           0        5700     0.00%
#  metal5         H         559           0        5700     0.00%
#  metal6         V         342         225        5700     6.40%
#  metal7         H          99          87        5700    26.09%
#  metal8         V         189           0        5700     0.00%
#  metal9         H          75           0        5700     0.00%
#  metal10        V          76           0        5700     0.00%
#  --------------------------------------------------------------
#  Total                   4979       8.62%       57000    11.72%
#
#
#
#
#Global routing data preparation is done on Sun Apr 18 01:08:42 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.84 (MB), peak = 984.64 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 814.85 (MB), peak = 984.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.52 (MB), peak = 984.64 (MB)
#
#start global routing iteration 2...
#Initial_route: 2.74136
#Reroute: 5.52988
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 875.10 (MB), peak = 984.64 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 897.74 (MB), peak = 984.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5 (skipped).
#Total number of routable nets = 13138.
#Total number of nets in the design = 13143.
#
#13138 routable nets have only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           13137  
#------------------------------------------
#        Total            1           13137  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           13137  
#------------------------------------------
#        Total            1           13137  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2     1051(18.4%)    155(2.72%)     10(0.18%)      1(0.02%)   (21.4%)
#  metal3     1448(25.4%)    329(5.77%)     14(0.25%)      0(0.00%)   (31.4%)
#  metal4     2046(35.9%)     19(0.33%)      0(0.00%)      0(0.00%)   (36.2%)
#  metal5      922(16.2%)      0(0.00%)      0(0.00%)      0(0.00%)   (16.2%)
#  metal6      904(16.9%)      0(0.00%)      0(0.00%)      0(0.00%)   (16.9%)
#  metal7       43(1.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.02%)
#  metal8       30(0.53%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.53%)
#  metal9       17(0.30%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.30%)
#  metal10       2(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)
#  --------------------------------------------------------------------------
#     Total   6463(12.5%)    503(0.97%)     24(0.05%)      1(0.00%)   (13.5%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 5.37% H + 8.16% V
#
#Complete Global Routing.
#Total wire length = 231563 um.
#Total half perimeter of net bounding box = 161830 um.
#Total wire length on LAYER metal1 = 1439 um.
#Total wire length on LAYER metal2 = 28183 um.
#Total wire length on LAYER metal3 = 72664 um.
#Total wire length on LAYER metal4 = 29772 um.
#Total wire length on LAYER metal5 = 35271 um.
#Total wire length on LAYER metal6 = 30658 um.
#Total wire length on LAYER metal7 = 5795 um.
#Total wire length on LAYER metal8 = 15104 um.
#Total wire length on LAYER metal9 = 6438 um.
#Total wire length on LAYER metal10 = 6240 um.
#Total number of vias = 131559
#Up-Via Summary (total 131559):
#           
#-----------------------
# metal1          48735
# metal2          36156
# metal3          18917
# metal4          10899
# metal5           9279
# metal6           2832
# metal7           2598
# metal8           1381
# metal9            762
#-----------------------
#                131559 
#
#Max overcon = 7 tracks.
#Total overcon = 13.53%.
#Worst layer Gcell overcon rate = 36.23%.
#
#Global routing statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 85.07 (MB)
#Total memory = 898.54 (MB)
#Peak memory = 984.64 (MB)
#
#Finished global routing on Sun Apr 18 01:09:16 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 844.38 (MB), peak = 984.64 (MB)
#Start Track Assignment.
#Done with 31188 horizontal wires in 1 hboxes and 27324 vertical wires in 1 hboxes.
#Done with 8089 horizontal wires in 1 hboxes and 4865 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      1414.43 	  0.01%  	  0.00% 	  0.01%
# metal2     27615.94 	  0.26%  	  0.00% 	  0.00%
# metal3     71687.97 	  0.28%  	  0.00% 	  0.00%
# metal4     29431.13 	  0.68%  	  0.00% 	  0.00%
# metal5     35313.77 	  1.26%  	  0.00% 	  0.00%
# metal6     30678.83 	  0.56%  	  0.00% 	  0.00%
# metal7      6103.81 	  0.17%  	  0.00% 	  0.00%
# metal8     15588.29 	  0.51%  	  0.00% 	  0.00%
# metal9      6967.32 	  0.00%  	  0.00% 	  0.00%
# metal10     6452.61 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      231254.09  	  0.51% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 243773 um.
#Total half perimeter of net bounding box = 161830 um.
#Total wire length on LAYER metal1 = 10720 um.
#Total wire length on LAYER metal2 = 27626 um.
#Total wire length on LAYER metal3 = 75752 um.
#Total wire length on LAYER metal4 = 29407 um.
#Total wire length on LAYER metal5 = 35704 um.
#Total wire length on LAYER metal6 = 30825 um.
#Total wire length on LAYER metal7 = 5832 um.
#Total wire length on LAYER metal8 = 15283 um.
#Total wire length on LAYER metal9 = 6408 um.
#Total wire length on LAYER metal10 = 6216 um.
#Total number of vias = 131559
#Up-Via Summary (total 131559):
#           
#-----------------------
# metal1          48735
# metal2          36156
# metal3          18917
# metal4          10899
# metal5           9279
# metal6           2832
# metal7           2598
# metal8           1381
# metal9            762
#-----------------------
#                131559 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 863.12 (MB), peak = 984.64 (MB)
#
#number of short segments in preferred routing layers
#	metal2    metal3    Total 
#	433       242       675       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:39
#Increased memory = 59.79 (MB)
#Total memory = 863.61 (MB)
#Peak memory = 984.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 38
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        1        1
#	metal2        4       24       28
#	metal3        4        4        8
#	metal4        0        1        1
#	Totals        8       30       38
#cpu time = 00:00:46, elapsed time = 00:00:46, memory = 968.79 (MB), peak = 984.64 (MB)
#start 1st optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        1        0        0        1
#	metal2        0        9        0        9
#	metal3        0        5        0        5
#	metal4        0        1        1        2
#	metal5        0        1        0        1
#	Totals        1       16        1       18
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 968.99 (MB), peak = 984.64 (MB)
#start 2nd optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        0        1
#	metal2        1        2        3
#	metal3        0        4        4
#	Totals        2        6        8
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.29 (MB), peak = 984.64 (MB)
#start 3rd optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        3        3
#	metal3        1        1
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.39 (MB), peak = 984.64 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.40 (MB), peak = 984.64 (MB)
#Complete Detail Routing.
#Total wire length = 208904 um.
#Total half perimeter of net bounding box = 161830 um.
#Total wire length on LAYER metal1 = 3564 um.
#Total wire length on LAYER metal2 = 43981 um.
#Total wire length on LAYER metal3 = 71600 um.
#Total wire length on LAYER metal4 = 30556 um.
#Total wire length on LAYER metal5 = 21131 um.
#Total wire length on LAYER metal6 = 18644 um.
#Total wire length on LAYER metal7 = 3826 um.
#Total wire length on LAYER metal8 = 8103 um.
#Total wire length on LAYER metal9 = 3843 um.
#Total wire length on LAYER metal10 = 3655 um.
#Total number of vias = 140146
#Up-Via Summary (total 140146):
#           
#-----------------------
# metal1          51179
# metal2          51088
# metal3          20108
# metal4           8286
# metal5           5444
# metal6           1605
# metal7           1402
# metal8            625
# metal9            409
#-----------------------
#                140146 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:48
#Elapsed time = 00:00:48
#Increased memory = -11.45 (MB)
#Total memory = 852.23 (MB)
#Peak memory = 984.64 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:48
#Increased memory = -11.45 (MB)
#Total memory = 852.23 (MB)
#Peak memory = 984.64 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:32
#Elapsed time = 00:01:32
#Increased memory = -21.92 (MB)
#Total memory = 837.64 (MB)
#Peak memory = 984.64 (MB)
#Number of warnings = 39
#Total number of warnings = 39
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr 18 01:10:08 2021
#
#% End globalDetailRoute (date=04/18 01:10:08, total cpu=0:01:32, real=0:01:32, peak res=954.1M, current mem=837.4M)
<CMD> saveNetlist results/verilog/aesbuffer.route.v
Writing Netlist "results/verilog/aesbuffer.route.v" ...
<CMD> saveDesign ./DBS/08-route.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:10:08, mem=837.4M)
% Begin Save ccopt configuration ... (date=04/18 01:10:08, mem=837.4M)
% End Save ccopt configuration ... (date=04/18 01:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=837.5M, current mem=837.5M)
% Begin Save clock tree specification data ... (date=04/18 01:10:08, mem=837.5M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=838.4M, current mem=838.4M)
% Begin Save netlist data ... (date=04/18 01:10:08, mem=838.4M)
Writing Binary DB to ./DBS/08-route.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:10:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=839.4M, current mem=839.4M)
Saving congestion map file ./DBS/08-route.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:10:09, mem=839.7M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:10:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=839.7M, current mem=839.7M)
% Begin Save clock tree data ... (date=04/18 01:10:09, mem=843.2M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/08-route.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:10:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=843.2M, current mem=843.2M)
Saving preference file ./DBS/08-route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:10:09, mem=843.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:10:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=843.3M, current mem=843.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:10:09, mem=843.3M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:10:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=843.5M, current mem=843.5M)
% Begin Save routing data ... (date=04/18 01:10:09, mem=843.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1141.6M) ***
% End Save routing data ... (date=04/18 01:10:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=844.5M, current mem=844.5M)
Saving property file ./DBS/08-route.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1141.6M) ***
#Saving pin access data to file ./DBS/08-route.enc.dat.tmp/aesbuffer.apa ...
#
% Begin Save power constraints data ... (date=04/18 01:10:09, mem=844.6M)
% End Save power constraints data ... (date=04/18 01:10:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=844.6M, current mem=844.6M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 08-route.enc.dat.tmp
#% End save design ... (date=04/18 01:10:09, total cpu=0:00:00.6, real=0:00:01.0, peak res=844.6M, current mem=839.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> setExtractRCMode -engine postRoute -effortLevel low
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=13061 and nets=13143 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/aesbuffer_15057_Q815vi.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1131.6M)
Extracted 10.0008% (CPU Time= 0:00:00.4  MEM= 1225.6M)
Extracted 20.001% (CPU Time= 0:00:00.5  MEM= 1225.6M)
Extracted 30.0011% (CPU Time= 0:00:00.6  MEM= 1225.6M)
Extracted 40.0013% (CPU Time= 0:00:00.7  MEM= 1225.6M)
Extracted 50.0014% (CPU Time= 0:00:00.7  MEM= 1225.6M)
Extracted 60.0008% (CPU Time= 0:00:00.9  MEM= 1225.6M)
Extracted 70.001% (CPU Time= 0:00:00.9  MEM= 1225.6M)
Extracted 80.0011% (CPU Time= 0:00:01.0  MEM= 1225.6M)
Extracted 90.0013% (CPU Time= 0:00:01.3  MEM= 1229.6M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1229.6M)
Number of Extracted Resistors     : 282744
Number of Extracted Ground Cap.   : 294340
Number of Extracted Coupling Cap. : 1074510
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1189.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:03.0  MEM: 1189.574M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/08-route-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1143.79)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 13946
End delay calculation. (MEM=1207.8 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1207.8 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:04:21 mem=1207.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.334  |  0.000  |  0.334  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |    0    |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.334  |  0.000  |  0.334  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |    0    |   813   |
+--------------------+---------+---------+---------+

Density: 78.961%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.hold
Total CPU time: 2.91 sec
Total Real time: 3.0 sec
Total Memory Usage: 1164.105469 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/08-route-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1148.79)
Total number of fetched objects 13946
End delay calculation. (MEM=1212.82 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1212.82 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:04:24 mem=1212.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.935  |  0.935  |  1.655  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.935  |  0.935  |  1.655  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.005   |      2 (2)       |
|   max_tran     |      2 (4)       |   -0.173   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.961%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.setup
Total CPU time: 3.11 sec
Total Real time: 4.0 sec
Total Memory Usage: 1164.613281 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.setup.rpt
<CMD> summaryReport -outfile results/summary/08-route.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/08-route.rpt.
<CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} -prefix FILL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 13 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 26 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 131 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 1098 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 11391 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
*INFO: Total 12659 filler insts added - prefix FILL (CPU: 0:00:00.6).
For 12659 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> fillNotch -reportfile results/fillnotch.rpt
VG: elapsed time: 2.00

  fillNotch ...... Starting .....
  fillNotch ...... Creating Sub-Areas
  fillNotch ...... End of Creating sub-areas
  The total number of 0 gaps are filled.
  The total number of 0 notches are filled.
  The total number of 0 holes are filled.
  The total number of 0 acute angles are filled.
  **********End: fillNotch **********
 (CPU: 0:00:01.6  MEM: 133.5M)


Info: fillNotch is completed.
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Apr 18 01:10:21 2021

Design Name: aesbuffer
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (158.8400, 156.5200)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 01:10:21 **** Processed 5000 nets.
**** 01:10:21 **** Processed 10000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Apr 18 01:10:22 2021
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 0.000M)

<CMD> verifyGeometry -reportfile results/geometry.rpt -noSameNet -noMinSpacing
 *** Starting Verify Geometry (MEM: 1298.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:03.2  MEM: 13.7M)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=25720 and nets=13143 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/aesbuffer_15057_Q815vi.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1216.6M)
Extracted 10.0008% (CPU Time= 0:00:00.5  MEM= 1310.6M)
Extracted 20.001% (CPU Time= 0:00:00.6  MEM= 1310.6M)
Extracted 30.0011% (CPU Time= 0:00:00.6  MEM= 1310.6M)
Extracted 40.0013% (CPU Time= 0:00:00.7  MEM= 1310.6M)
Extracted 50.0014% (CPU Time= 0:00:00.8  MEM= 1310.6M)
Extracted 60.0008% (CPU Time= 0:00:00.9  MEM= 1310.6M)
Extracted 70.001% (CPU Time= 0:00:01.0  MEM= 1310.6M)
Extracted 80.0011% (CPU Time= 0:00:01.1  MEM= 1310.6M)
Extracted 90.0013% (CPU Time= 0:00:01.3  MEM= 1314.6M)
Extracted 100% (CPU Time= 0:00:01.9  MEM= 1314.6M)
Number of Extracted Resistors     : 282744
Number of Extracted Ground Cap.   : 294340
Number of Extracted Coupling Cap. : 1074510
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1274.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:02.0  MEM: 1274.586M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/09-finishing-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1192.01)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 13946
End delay calculation. (MEM=1256.02 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1256.02 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:04:36 mem=1256.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.334  |  0.000  |  0.334  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |    0    |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.334  |  0.000  |  0.334  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |    0    |   813   |
+--------------------+---------+---------+---------+

Density: 78.961%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.hold
Total CPU time: 2.93 sec
Total Real time: 2.0 sec
Total Memory Usage: 1208.316406 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/09-finishing-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1194)
Total number of fetched objects 13946
End delay calculation. (MEM=1258.02 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1258.02 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:04:39 mem=1258.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.935  |  0.935  |  1.655  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.935  |  0.935  |  1.655  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.005   |      2 (2)       |
|   max_tran     |      2 (4)       |   -0.173   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.961%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.setup
Total CPU time: 3.13 sec
Total Real time: 3.0 sec
Total Memory Usage: 1208.316406 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.setup.rpt
<CMD> defOut -placement -routing -floorplan results/aesbuffer.def
Writing DEF file 'results/aesbuffer.def', current time is Sun Apr 18 01:10:34 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/aesbuffer.def' is written, current time is Sun Apr 18 01:10:35 2021 ...
**WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
It still works in this release but will be removed in future release. Please update
your script to use the new command.
<CMD> saveNetlist -phys -excludeLeafCell results/verilog/aesbuffer.phys.v
Writing Netlist "results/verilog/aesbuffer.phys.v" ...
0 Pwr names and 0 Gnd names.
**WARN: (IMPVL-531):	None of the instances inside cell/module 'aes128key' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
<CMD> saveNetlist -excludeLeafCell results/verilog/aesbuffer.final.v
Writing Netlist "results/verilog/aesbuffer.final.v" ...
<CMD> setExtractRCMode -engine postRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=25720 and nets=13143 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/aesbuffer_15057_Q815vi.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1204.3M)
Extracted 10.0008% (CPU Time= 0:00:00.5  MEM= 1298.3M)
Extracted 20.001% (CPU Time= 0:00:00.6  MEM= 1298.3M)
Extracted 30.0011% (CPU Time= 0:00:00.6  MEM= 1298.3M)
Extracted 40.0013% (CPU Time= 0:00:00.7  MEM= 1298.3M)
Extracted 50.0014% (CPU Time= 0:00:00.8  MEM= 1298.3M)
Extracted 60.0008% (CPU Time= 0:00:00.9  MEM= 1298.3M)
Extracted 70.001% (CPU Time= 0:00:01.0  MEM= 1298.3M)
Extracted 80.0011% (CPU Time= 0:00:01.1  MEM= 1298.3M)
Extracted 90.0013% (CPU Time= 0:00:01.3  MEM= 1302.3M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 1302.3M)
Number of Extracted Resistors     : 282744
Number of Extracted Ground Cap.   : 294340
Number of Extracted Coupling Cap. : 1074510
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1262.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:02.0  MEM: 1262.250M)
<CMD> rcOut -spef results/aesbuffer.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.6  MEM= 1247.9M)
<CMD> saveDesign DBS/aesbuffer.final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/18 01:10:38, mem=951.8M)
% Begin Save ccopt configuration ... (date=04/18 01:10:38, mem=951.8M)
% End Save ccopt configuration ... (date=04/18 01:10:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.8M, current mem=951.8M)
% Begin Save clock tree specification data ... (date=04/18 01:10:38, mem=951.8M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:10:38, total cpu=0:00:00.2, real=0:00:00.0, peak res=952.6M, current mem=952.6M)
% Begin Save netlist data ... (date=04/18 01:10:38, mem=952.6M)
Writing Binary DB to DBS/aesbuffer.final.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:10:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.6M, current mem=952.6M)
Saving congestion map file DBS/aesbuffer.final.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:10:39, mem=952.6M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:10:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.6M, current mem=952.6M)
% Begin Save clock tree data ... (date=04/18 01:10:39, mem=952.6M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file 'DBS/aesbuffer.final.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:10:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.6M, current mem=952.6M)
Saving preference file DBS/aesbuffer.final.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:10:39, mem=952.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:10:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.6M, current mem=952.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:10:39, mem=952.6M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:10:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.8M, current mem=952.8M)
% Begin Save routing data ... (date=04/18 01:10:39, mem=952.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1247.9M) ***
% End Save routing data ... (date=04/18 01:10:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=953.6M, current mem=953.6M)
Saving property file DBS/aesbuffer.final.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1247.9M) ***
#Saving pin access data to file DBS/aesbuffer.final.enc.dat.tmp/aesbuffer.apa ...
#
% Begin Save power constraints data ... (date=04/18 01:10:39, mem=953.6M)
% End Save power constraints data ... (date=04/18 01:10:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=953.6M, current mem=953.6M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design aesbuffer.final.enc.dat.tmp
#% End save design ... (date=04/18 01:10:39, total cpu=0:00:00.8, real=0:00:01.0, peak res=953.6M, current mem=851.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> summaryReport -outfile results/summary/09-finishing.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/09-finishing.rpt.
<CMD> set_analysis_view -setup {rgb_av} -hold {rgb_av}
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: rgb_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/.mmmcZMLtaB/modes/rgb_cm/rgb_cm.sdc' ...
Current (total cpu=0:04:45, real=0:05:20, peak res=1084.9M, current mem=821.3M)
aesbuffer
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=831.8M, current mem=831.8M)
Current (total cpu=0:04:45, real=0:05:20, peak res=1084.9M, current mem=831.8M)
Reading latency file '/tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/.mmmcZMLtaB/views/rgb_av/latency.sdc' ...
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
<CMD> do_extract_model results/${TOP}_slow.lib -view rgb_av
AAE DB initialization (MEM=1159.09 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1168.12)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 13946
End delay calculation. (MEM=1235.41 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1223.87 CPU=0:00:02.7 REAL=0:00:03.0)
TAMODEL Cpu User Time =    3.5 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> loadWorkspace -name {Violation Browser + Physical}
<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
<CMD> set init_mmmc_file Default.view
<CMD> set init_oa_search_lib {}
<CMD> set init_original_verilog_files inputs/aesbuffer.ref.v
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell aesbuffer
<CMD> set init_verilog inputs/aesbuffer.ref.v
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set soft_stack_size_limit 31
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_default_delay_arc 1
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> set defOutLefVia 1
<CMD> set lefDefOutVersion 5.5
<CMD> floorPlan -su 1 0.75 4 4 4 4
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> editPin -fixedPin 1 -snap TRACK -side Top -unit TRACK -layer 2 -spreadType center -spacing 5.0 -pin {resetn clk {addr_in[0]} {addr_in[1]} {addr_in[2]} {addr_in[3]} {addr_in[4]} {addr_in[5]} {addr_in[6]} {addr_in[7]} {addr_in[8]} {addr_in[9]} {addr_in[10]} {addr_in[11]} {addr_in[12]} {addr_in[13]} {addr_in[14]} {addr_in[15]} {addr_in[16]} {addr_in[17]} {addr_in[18]} {addr_in[19]} {addr_in[20]} {addr_in[21]} {addr_in[22]} {addr_in[23]} {addr_in[24]} {addr_in[25]} {addr_in[26]} {addr_in[27]} {addr_in[28]} {addr_in[29]} {addr_in[30]} {addr_in[31]} mr mw {data_in[0]} {data_in[1]} {data_in[2]} {data_in[3]} {data_in[4]} {data_in[5]} {data_in[6]} {data_in[7]} {data_in[8]} {data_in[9]} {data_in[10]} {data_in[11]} {data_in[12]} {data_in[13]} {data_in[14]} {data_in[15]} {data_in[16]} {data_in[17]} {data_in[18]} {data_in[19]} {data_in[20]} {data_in[21]} {data_in[22]} {data_in[23]} {data_in[24]} {data_in[25]} {data_in[26]} {data_in[27]} {data_in[28]} {data_in[29]} {data_in[30]} {data_in[31]}}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [68] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1239.8M).
<CMD> editPin -fixedPin 1 -snap TRACK -side Right -use TIELOW -unit TRACK -layer 2 -spreadType center -spacing 10.0 -pin {{data_out[0]} {data_out[1]} {data_out[2]} {data_out[3]} {data_out[4]} {data_out[5]} {data_out[6]} {data_out[7]} {data_out[8]} {data_out[9]} {data_out[10]} {data_out[11]} {data_out[12]} {data_out[13]} {data_out[14]} {data_out[15]} {data_out[16]} {data_out[17]} {data_out[18]} {data_out[19]} {data_out[20]} {data_out[21]} {data_out[22]} {data_out[23]} {data_out[24]} {data_out[25]} {data_out[26]} {data_out[27]} {data_out[28]} {data_out[29]} {data_out[30]} {data_out[31]}}
To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
Successfully spread [32] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1239.8M).
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 7 bottom 7 left 6 right 6}
#% Begin addRing (date=04/18 01:13:54, mem=916.6M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |        4       |       NA       |
|  via6  |        8       |        0       |
| metal7 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=04/18 01:13:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=921.2M, current mem=921.2M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5
#% Begin addStripe (date=04/18 01:13:54, mem=921.2M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 74 wires.
ViaGen created 140 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal6 |       74       |       NA       |
|  via6  |       140      |        0       |
+--------+----------------+----------------+
#% End addStripe (date=04/18 01:13:55, total cpu=0:00:00.6, real=0:00:01.0, peak res=978.4M, current mem=978.4M)
<CMD> addStripe -nets {VSS VDD} -layer 7 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5
#% Begin addStripe (date=04/18 01:13:55, mem=978.4M)

Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 71 wires.
ViaGen created 2587 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via6  |      2587      |        0       |
| metal7 |       71       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=04/18 01:13:56, total cpu=0:00:00.7, real=0:00:01.0, peak res=978.5M, current mem=978.5M)
<CMD> sroute -connect { blockPin corePin floatingStripe } -routingEffort allowShortJogs -nets {VDD VSS}
#% Begin sroute (date=04/18 01:13:56, mem=978.5M)
*** Begin SPECIAL ROUTE on Sun Apr 18 01:13:56 2021 ***
SPECIAL ROUTE ran on directory: /local-scratch/localhome/escmc27/ensc450/Project/ensc450_system/BE_045
SPECIAL ROUTE ran on machine: ensc-esil-01 (Linux 3.10.0-1127.el7.x86_64 x86_64 3.12Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteRoutingEffort set to 3
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1984.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 47 used
Read in 25720 components
  25720 core components: 0 unplaced, 25720 placed, 0 fixed
Read in 100 physical pins
  100 physical pins: 0 unplaced, 0 placed, 100 fixed
Read in 100 nets
Read in 2 special nets, 2 routed
Read in 100 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPPP-4500):	Large amount of geometries exist around {70.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {75.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {80.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {85.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {40.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {45.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {50.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {105.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {110.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {115.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {120.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {140.2800, 3.9100} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {10.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {55.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {65.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {70.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {75.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {80.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {85.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {90.2800, 5.9525} between Layer metal1 and metal6. Long running time might be introduced.
**WARN: (EMS-27):	Message (IMPPP-4500) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.40, 15.18) (155.48, 15.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.40, 17.98) (155.48, 18.15).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.40, 20.77) (155.48, 20.94).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.40, 23.58) (155.48, 23.75).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.08, 26.46) (155.48, 26.55).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.08, 99.18) (155.48, 99.26).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.40, 101.97) (155.48, 102.14).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.40, 104.78) (155.48, 104.94).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.40, 124.38) (155.48, 124.54).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.40, 127.18) (155.48, 127.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via1 at (155.24, 129.98) (155.48, 129.99).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via1 at (155.43, 132.77) (155.48, 132.95).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via3 at (155.40, 141.18) (155.48, 141.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (55.11, 155.32) (55.48, 155.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (90.26, 155.32) (90.48, 155.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (25.48, 155.18) (25.48, 155.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (40.08, 155.32) (40.48, 155.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (45.08, 155.32) (45.48, 155.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via2 at (50.08, 155.32) (50.48, 155.35).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer via4 at (145.48, 155.18) (145.48, 155.35).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for FollowPin 2 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 2 seconds
  Number of Block ports routed: 0
  Number of Stripe ports routed: 6
  Number of Core ports routed: 248
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 124
End power routing: cpu: 0:00:05, real: 0:00:05, peak: 1986.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 100 io pins ...
 Updating DB with 7 via definition ...

sroute post-processing starts at Sun Apr 18 01:14:01 2021
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sun Apr 18 01:14:01 2021
sroute created 380 wires.
ViaGen created 22726 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       372      |       NA       |
|  via1  |      4544      |        0       |
|  via2  |      4544      |        0       |
|  via3  |      4544      |        0       |
|  via4  |      4544      |        0       |
|  via5  |      4544      |        0       |
| metal6 |        7       |       NA       |
|  via6  |        6       |        0       |
| metal7 |        1       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=04/18 01:14:01, total cpu=0:00:04.8, real=0:00:05.0, peak res=978.5M, current mem=968.4M)
<CMD> defOut -floorplan -noStdCells results/aesbuffer_floor.def
Writing DEF file 'results/aesbuffer_floor.def', current time is Sun Apr 18 01:14:01 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/aesbuffer_floor.def' is written, current time is Sun Apr 18 01:14:01 2021 ...
<CMD> saveDesign ./DBS/03-floorplan.enc -relativePath -compress
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/18 01:14:01, mem=968.4M)
% Begin Save ccopt configuration ... (date=04/18 01:14:01, mem=968.4M)
% End Save ccopt configuration ... (date=04/18 01:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=968.4M, current mem=968.4M)
% Begin Save clock tree specification data ... (date=04/18 01:14:01, mem=968.4M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=969.4M, current mem=969.4M)
% Begin Save netlist data ... (date=04/18 01:14:01, mem=969.4M)
Writing Binary DB to ./DBS/03-floorplan.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.5M, current mem=970.5M)
Saving congestion map file ./DBS/03-floorplan.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:14:01, mem=970.6M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=970.6M, current mem=970.6M)
% Begin Save clock tree data ... (date=04/18 01:14:01, mem=971.6M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/03-floorplan.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=971.6M, current mem=971.6M)
Saving preference file ./DBS/03-floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:14:01, mem=971.6M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:14:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=971.6M, current mem=971.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:14:01, mem=971.6M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=972.0M, current mem=972.0M)
% Begin Save routing data ... (date=04/18 01:14:01, mem=972.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1236.7M) ***
% End Save routing data ... (date=04/18 01:14:01, total cpu=0:00:00.2, real=0:00:00.0, peak res=972.7M, current mem=972.7M)
Saving property file ./DBS/03-floorplan.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1236.7M) ***
#Saving pin access data to file ./DBS/03-floorplan.enc.dat.tmp/aesbuffer.apa ...
#
% Begin Save power constraints data ... (date=04/18 01:14:01, mem=972.7M)
% End Save power constraints data ... (date=04/18 01:14:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=972.7M, current mem=972.7M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 03-floorplan.enc.dat.tmp
#% End save design ... (date=04/18 01:14:02, total cpu=0:00:00.7, real=0:00:01.0, peak res=972.7M, current mem=938.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> summaryReport -outfile results/summary/03-floorplan.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/03-floorplan.rpt.
<CMD> report_message -start_cmd
<CMD> getRouteMode -maxRouteLayer -quiet
<CMD> getRouteMode -user -maxRouteLayer
<CMD> getPlaceMode -user -maxRouteLayer
<CMD> getPlaceMode -quiet -adaptiveFlowMode
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -adaptive -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getDesignMode -quiet -siPrevention
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> um::push_snapshot_stack
<CMD> getDesignMode -quiet -flowEffort
<CMD> getDesignMode -highSpeedCore -quiet
<CMD> getPlaceMode -quiet -adaptive
<CMD> set spgFlowInInitialPlace 1
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -softGuide -quiet
<CMD> getPlaceMode -useSdpGroup -quiet
<CMD> getPlaceMode -sdpAlignment -quiet
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -sdpPlace -quiet
<CMD> getPlaceMode -groupHighLevelClkGate -quiet
<CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
<CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
<CMD> getPlaceMode -place_check_library -quiet
<CMD> getPlaceMode -trimView -quiet
<CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -relaxSoftBlockageMode -quiet
<CMD> getPlaceMode -user -relaxSoftBlockageMode
<CMD> getPlaceMode -ignoreScan -quiet
<CMD> getPlaceMode -user -ignoreScan
<CMD> getPlaceMode -repairPlace -quiet
<CMD> getPlaceMode -user -repairPlace
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -user -timingDriven
<CMD> getPlaceMode -fastFp -quiet
<CMD> getPlaceMode -clusterMode -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -inPlaceOptMode -quiet
<CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
<CMD> getPlaceMode -ultraCongEffortFlow -quiet
<CMD> getPlaceMode -forceTiming -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -timingDriven -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -powerDriven -quiet
<CMD> getExtractRCMode -quiet -engine
<CMD> getAnalysisMode -quiet -clkSrcPath
<CMD> getAnalysisMode -quiet -clockPropagation
<CMD> getAnalysisMode -quiet -cppr
<CMD> setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD_INTERNAL> isAnalysisModeSetup
<CMD> getPlaceMode -tdgpResetCteTG -quiet
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> getPlaceMode -quiet -expNewFastMode
<CMD> setPlaceMode -expHiddenFastMode 1
<CMD> setPlaceMode -reset -ignoreScan
<CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
<CMD> getPlaceMode -quiet -IOSlackAdjust
*** Starting placeDesign default flow ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode true
<CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
<CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
<CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
<CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
<CMD> deleteBufferTree -decloneInv
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 141 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
<CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
<CMD> set_global timing_enable_zero_delay_analysis_mode false
<CMD> getAnalysisMode -quiet -honorClockDomains
<CMD> getPlaceMode -honorUserPathGroup -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
<CMD> set delaycal_use_default_delay_limit 101
Set Default Net Delay as 0 ps.
<CMD> set delaycal_default_net_delay 0
Set Default Net Load as 0 pF. 
<CMD> set delaycal_default_net_load 0
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getAnalysisMode -clkSrcPath -quiet
<CMD> getAnalysisMode -clockPropagation -quiet
<CMD> getAnalysisMode -checkType -quiet
<CMD> buildTimingGraph
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> getDelayCalMode -ignoreNetLoad -quiet
<CMD> setDelayCalMode -ignoreNetLoad true -quiet
**INFO: Analyzing IO path groups for slack adjustment
<CMD> get_global timing_enable_path_group_priority
<CMD> get_global timing_constraint_enable_group_path_resetting
<CMD> set_global timing_enable_path_group_priority false
<CMD> set_global timing_constraint_enable_group_path_resetting false
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2reg_tmp.15057 -from {0x1d5f 0x1d62} -to 0x1d63 -ignore_source_of_trigger_arc
<CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name in2out_tmp.15057 -from {0x1d66 0x1d69} -to 0x1d6a -ignore_source_of_trigger_arc
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2reg_tmp.15057 -from 0x1d6c -to 0x1d6d
<CMD> set_global _is_ipo_interactive_path_groups 1
<CMD> group_path -name reg2out_tmp.15057 -from 0x1d70 -to 0x1d71
<CMD> setPathGroupOptions reg2reg_tmp.15057 -effortLevel high
Effort level <high> specified for reg2reg_tmp.15057 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1244.5)
Total number of fetched objects 13805
End delay calculation. (MEM=1340.54 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1340.54 CPU=0:00:01.4 REAL=0:00:01.0)
<CMD> reset_path_group -name reg2out_tmp.15057
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2reg_tmp.15057
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name in2out_tmp.15057
<CMD> set_global _is_ipo_interactive_path_groups 0
<CMD> reset_path_group -name reg2reg_tmp.15057
<CMD> set_global _is_ipo_interactive_path_groups 0
**INFO: Disable pre-place timing setting for timing analysis
<CMD> setDelayCalMode -ignoreNetLoad false
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_use_default_delay_limit 1000
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_delay 1000ps
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_default_net_load 0.5pf
<CMD> set delaycal_default_net_load_ignore_for_ilm 0
<CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getAnalysisMode -quiet -honorClockDomains
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 12659 physical insts (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1326.2M)" ...
<CMD> setDelayCalMode -engine feDc
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=1326.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=1326.2M) ***
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 0 nets
64    -	255	: 1 nets
256   -	511	: 0 nets
512+		: 0 nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=12920 (0 fixed + 12920 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=12997 #term=50024 #term/net=3.85, #fixedIo=0, #floatIo=0, #fixedPin=100, #floatPin=0
stdCell: 12920 single + 0 double + 0 multi
Total standard cell length = 12.4990 (mm), area = 0.0175 (mm^2)
Average module density = 0.588.
Density for the design = 0.588.
       = stdcell_area 65784 sites (17499 um^2) / alloc_area 111784 sites (29735 um^2).
Pin Density = 0.4464.
            = total # of pins 50024 / total area 112053.
=== lastAutoLevel = 8 
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
Clock gating cells inferred from clock spec file.
<CMD> createBasicPathGroups -quiet
Iteration  1: Total net bbox = 1.917e+04 (8.94e+03 1.02e+04)
              Est.  stn bbox = 2.083e+04 (9.61e+03 1.12e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1277.5M
Iteration  2: Total net bbox = 1.917e+04 (8.94e+03 1.02e+04)
              Est.  stn bbox = 2.083e+04 (9.61e+03 1.12e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1277.5M
Iteration  3: Total net bbox = 1.917e+04 (8.67e+03 1.05e+04)
              Est.  stn bbox = 2.289e+04 (1.05e+04 1.23e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1293.5M
Active setup views:
    rgb_av
Iteration  4: Total net bbox = 9.978e+04 (5.16e+04 4.82e+04)
              Est.  stn bbox = 1.222e+05 (6.32e+04 5.90e+04)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 1293.5M
Iteration  5: Total net bbox = 9.050e+04 (4.66e+04 4.39e+04)
              Est.  stn bbox = 1.132e+05 (5.82e+04 5.50e+04)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 1293.5M
Iteration  6: Total net bbox = 1.509e+05 (7.32e+04 7.76e+04)
              Est.  stn bbox = 1.871e+05 (9.08e+04 9.62e+04)
              cpu = 0:00:04.4 real = 0:00:04.0 mem = 1293.5M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  7: Total net bbox = 1.521e+05 (7.43e+04 7.77e+04)
              Est.  stn bbox = 1.884e+05 (9.20e+04 9.63e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1312.3M
Iteration  8: Total net bbox = 1.521e+05 (7.43e+04 7.77e+04)
              Est.  stn bbox = 1.884e+05 (9.20e+04 9.63e+04)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 1328.6M
<CMD> psp::embedded_egr_init_
<CMD> psp::embedded_egr_term_
Iteration  9: Total net bbox = 1.743e+05 (8.63e+04 8.80e+04)
              Est.  stn bbox = 2.154e+05 (1.07e+05 1.09e+05)
              cpu = 0:00:04.8 real = 0:00:04.0 mem = 1338.6M
Iteration 10: Total net bbox = 1.743e+05 (8.63e+04 8.80e+04)
              Est.  stn bbox = 2.154e+05 (1.07e+05 1.09e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1338.6M
Iteration 11: Total net bbox = 1.825e+05 (9.14e+04 9.11e+04)
              Est.  stn bbox = 2.245e+05 (1.12e+05 1.12e+05)
              cpu = 0:00:08.2 real = 0:00:09.0 mem = 1338.6M
Iteration 12: Total net bbox = 1.825e+05 (9.14e+04 9.11e+04)
              Est.  stn bbox = 2.245e+05 (1.12e+05 1.12e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1338.6M
Iteration 13: Total net bbox = 1.825e+05 (9.14e+04 9.11e+04)
              Est.  stn bbox = 2.245e+05 (1.12e+05 1.12e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1338.6M
*** cost = 1.825e+05 (9.14e+04 9.11e+04) (cpu for global=0:00:30.6) real=0:00:31.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
<CMD> reset_path_group
<CMD> set_global _is_ipo_interactive_path_groups 0
Solver runtime cpu: 0:00:22.9 real: 0:00:22.8
Core Placement runtime cpu: 0:00:23.8 real: 0:00:24.0
<CMD> scanReorder
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:50 mem=1338.6M) ***
Total net bbox length = 1.825e+05 (9.142e+04 9.113e+04) (ext = 1.210e+03)
Move report: Detail placement moves 12920 insts, mean move: 1.04 um, max move: 25.15 um
	Max move on inst (aes128keyrun/U2413): (34.58, 56.80) --> (36.86, 79.66)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1338.6MB
Summary Report:
Instances move: 12920 (out of 12920 movable)
Instances flipped: 0
Mean displacement: 1.04 um
Max displacement: 25.15 um (Instance: aes128keyrun/U2413) (34.5755, 56.7985) -> (36.86, 79.66)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 1.789e+05 (8.749e+04 9.145e+04) (ext = 1.166e+03)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 1338.6MB
*** Finished refinePlace (0:05:52 mem=1338.6M) ***
*** End of Placement (cpu=0:00:33.4, real=0:00:33.0, mem=1338.6M) ***
default core: bins with density > 0.750 = 15.38 % ( 26 / 169 )
Density distribution unevenness ratio = 8.429%
*** Free Virtual Timing Model ...(mem=1338.6M)
<CMD> setDelayCalMode -engine aae
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> get_ccopt_clock_trees *
<CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
<CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
<CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
<CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> setPlaceMode -reset -improveWithPsp
<CMD> getPlaceMode -quiet -debugGlobalPlace
<CMD> getPlaceMode -congRepair -quiet
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -congEffort -quiet
<CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
<CMD> getPlaceMode -user -congRepairMaxIter
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
<CMD> getPlaceMode -quiet -congEffort
<CMD> setPlaceMode -congRepairMaxIter 1
<CMD> getDesignMode -quiet -congEffort
<CMD> getPlaceMode -quickCTS -quiet
<CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
<CMD> getPlaceMode -congRepairForceTrialRoute -quiet
<CMD> getPlaceMode -user -congRepairForceTrialRoute
<CMD> setPlaceMode -congRepairForceTrialRoute true
<CMD> um::enable_metric
<CMD> congRepair

Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 51455 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=83638 numPGBlocks=51455 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12997  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12997 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12997 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.09% H + 0.47% V. EstWL: 2.152654e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)        11( 0.70%)         0( 0.00%)   ( 0.70%) 
[NR-eGR]  metal2  (2)       319( 1.95%)        12( 0.07%)   ( 2.02%) 
[NR-eGR]  metal3  (3)        17( 0.10%)         1( 0.01%)   ( 0.11%) 
[NR-eGR]  metal4  (4)       330( 2.01%)         7( 0.04%)   ( 2.06%) 
[NR-eGR]  metal5  (5)        12( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal6  (6)        15( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              704( 0.52%)        20( 0.01%)   ( 0.54%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.05% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.05% V
Early Global Route congestion estimation runtime: 0.27 seconds, mem = 1324.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1H) length: 1.445245e+04um, number of vias: 50956
[NR-eGR] metal2  (2V) length: 5.311365e+04um, number of vias: 38467
[NR-eGR] metal3  (3H) length: 7.803963e+04um, number of vias: 25076
[NR-eGR] metal4  (4V) length: 3.993900e+04um, number of vias: 6285
[NR-eGR] metal5  (5H) length: 2.273104e+04um, number of vias: 4302
[NR-eGR] metal6  (6V) length: 1.999577e+04um, number of vias: 367
[NR-eGR] metal7  (7H) length: 1.135877e+03um, number of vias: 221
[NR-eGR] metal8  (8V) length: 2.328129e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 7.560000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.317431e+05um, number of vias: 125676
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.818675e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.23 seconds, mem = 1287.8M
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> um::enable_metric
<CMD> setPlaceMode -reset -congRepairForceTrialRoute
<CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
<CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
<CMD> setPlaceMode -reset -congRepairMaxIter
<CMD> getPlaceMode -congRepairCleanupPadding -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -tdgpDumpStageTiming -quiet
*** Finishing placeDesign default flow ***
<CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
<CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
**placeDesign ... cpu = 0: 0:36, real = 0: 0:36, mem = 1285.6M **
<CMD> getPlaceMode -trimView -quiet
<CMD> getOptMode -quiet -viewOptPolishing
<CMD> getOptMode -quiet -fastViewOpt
<CMD_INTERNAL> spInternalUse deleteViewOptManager
<CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> setExtractRCMode -engine postRoute
<CMD> setPlaceMode -reset -relaxSoftBlockageMode
<CMD> setPlaceMode -reset -ignoreScan
<CMD> setPlaceMode -reset -repairPlace
<CMD> getPlaceMode -macroPlaceMode -quiet
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
<CMD> getPlaceMode -place_global_ignore_spare -quiet
<CMD> getPlaceMode -enableDistPlace -quiet
<CMD> setPlaceMode -reset -expHiddenFastMode
<CMD> getPlaceMode -tcg2Pass -quiet
<CMD> getPlaceMode -quiet -wireLenOptEffort
<CMD> getPlaceMode -fp -quiet
<CMD> getPlaceMode -fastfp -quiet
<CMD> getPlaceMode -doRPlace -quiet
<CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
<CMD> remove_rf_constraint
<CMD> getPlaceMode -quickCTS -quiet
<CMD> set spgFlowInInitialPlace 0
<CMD> getPlaceMode -user -maxRouteLayer
<CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
<CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
<CMD> getDesignMode -quiet -flowEffort
<CMD> report_message -end_cmd

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> um::create_snapshot -name final -auto min
<CMD> um::pop_snapshot_stack
<CMD> um::create_snapshot -name place_design
<CMD> getPlaceMode -exp_slack_driven -quiet
<CMD> checkPlace
Begin checking placement ... (start mem=1285.6M, init mem=1285.6M)
*info: Placed = 12920         
*info: Unplaced = 0           
Placement Density:58.71%(17499/29806)
Placement Density (including fixed std cells):58.71%(17499/29806)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1285.6M)
<CMD> saveNetlist results/verilog/aesbuffer.place.v
Writing Netlist "results/verilog/aesbuffer.place.v" ...
<CMD> saveDesign ./DBS/04-place.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:14:38, mem=908.4M)
% Begin Save ccopt configuration ... (date=04/18 01:14:38, mem=908.4M)
% End Save ccopt configuration ... (date=04/18 01:14:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=908.4M, current mem=908.4M)
% Begin Save clock tree specification data ... (date=04/18 01:14:38, mem=908.4M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:14:39, total cpu=0:00:00.1, real=0:00:01.0, peak res=909.3M, current mem=909.3M)
% Begin Save netlist data ... (date=04/18 01:14:39, mem=909.3M)
Writing Binary DB to ./DBS/04-place.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:14:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=910.5M, current mem=910.5M)
Saving congestion map file ./DBS/04-place.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:14:39, mem=910.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:14:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=910.5M, current mem=910.5M)
% Begin Save clock tree data ... (date=04/18 01:14:39, mem=910.5M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/04-place.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:14:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=910.5M, current mem=910.5M)
Saving preference file ./DBS/04-place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:14:39, mem=910.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:14:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=910.5M, current mem=910.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:14:39, mem=910.5M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:14:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=910.7M, current mem=910.7M)
% Begin Save routing data ... (date=04/18 01:14:39, mem=910.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1291.6M) ***
% End Save routing data ... (date=04/18 01:14:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=911.8M, current mem=911.8M)
Saving property file ./DBS/04-place.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1291.6M) ***
#Saving pin access data to file ./DBS/04-place.enc.dat.tmp/aesbuffer.apa ...
#
% Begin Save power constraints data ... (date=04/18 01:14:39, mem=911.8M)
% End Save power constraints data ... (date=04/18 01:14:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=911.8M, current mem=911.8M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 04-place.enc.dat.tmp
#% End save design ... (date=04/18 01:14:39, total cpu=0:00:00.7, real=0:00:01.0, peak res=911.8M, current mem=909.0M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1285.6M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -minRouteLayer 1 -maxRouteLayer 10 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 6.27% V (0:00:00.2 1285.6M)

Phase 1e-1f Overflow: 0.00% H + 0.92% V (0:00:00.1 1285.6M)

Phase 1l Overflow: 1.00% H + 13.00% V (0:00:00.4 1293.6M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.01%	129	 1.07%
 -4:	2	 0.02%	86	 0.71%
 -3:	4	 0.03%	164	 1.36%
 -2:	26	 0.22%	259	 2.14%
 -1:	71	 0.59%	437	 3.61%
--------------------------------------
  0:	164	 1.36%	778	 6.43%
  1:	256	 2.12%	848	 7.01%
  2:	427	 3.53%	882	 7.29%
  3:	562	 4.65%	849	 7.02%
  4:	688	 5.69%	778	 6.43%
  5:	9890	81.80%	6881	56.91%


Total length: 2.435e+05um, number of vias: 124486
M1(H) length: 7.011e+03um, number of vias: 49924
M2(V) length: 6.180e+04um, number of vias: 40659
M3(H) length: 8.668e+04um, number of vias: 16959
M4(V) length: 3.379e+04um, number of vias: 7899
M5(H) length: 2.041e+04um, number of vias: 6079
M6(V) length: 2.476e+04um, number of vias: 1397
M7(H) length: 2.161e+03um, number of vias: 1179
M8(V) length: 5.677e+03um, number of vias: 256
M9(H) length: 5.300e+02um, number of vias: 134
M10(V) length: 6.896e+02um

Peak Memory Usage was 1293.6M 
*** Finished trialRoute (cpu=0:00:01.5 mem=1293.6M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=12920 and nets=13002 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1293.633M)
<CMD> setAnalysisMode -checktype setup -skew true -clockPropagation sdcControl
<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/04-place-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1296.18)
Total number of fetched objects 13805
End delay calculation. (MEM=1376.21 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1376.21 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:05:58 mem=1376.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):| -7.841  | -3.622  | -7.841  |
|           TNS (ns):| -2247.1 | -1158.8 | -1088.3 |
|    Violating Paths:|   548   |   388   |   160   |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              | -7.841  | -3.622  | -7.841  |
|                    | -2247.1 | -1158.8 | -1088.3 |
|                    |   548   |   388   |   160   |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    101 (101)     |   -0.550   |    101 (101)     |
|   max_tran     |    243 (3416)    |   -4.910   |    243 (3524)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.708%
------------------------------------------------------------
Reported timing to dir results/timing/04-place-timeDesign.setup
Total CPU time: 3.62 sec
Total Real time: 4.0 sec
Total Memory Usage: 1330.511719 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/04-place.setup.rpt
<CMD> summaryReport -outfile results/summary/04-place.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/04-place.rpt.
<CMD> initECO ipo1.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1328.5M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -highEffort -minRouteLayer 1 -maxRouteLayer 10 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 6.27% V (0:00:00.2 1329.5M)

Phase 1e-1h Overflow: 0.00% H + 0.24% V (0:00:00.1 1329.5M)

Phase 1l Overflow: 0.93% H + 12.44% V (0:00:00.4 1337.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	116	 0.96%
 -4:	1	 0.01%	95	 0.79%
 -3:	9	 0.07%	143	 1.18%
 -2:	25	 0.21%	247	 2.04%
 -1:	59	 0.49%	437	 3.61%
--------------------------------------
  0:	161	 1.33%	762	 6.30%
  1:	281	 2.32%	885	 7.32%
  2:	422	 3.49%	881	 7.29%
  3:	583	 4.82%	882	 7.29%
  4:	713	 5.90%	783	 6.48%
  5:	9837	81.36%	6860	56.74%


Total length: 2.437e+05um, number of vias: 124620
M1(H) length: 7.036e+03um, number of vias: 49926
M2(V) length: 6.199e+04um, number of vias: 40718
M3(H) length: 8.659e+04um, number of vias: 17002
M4(V) length: 3.373e+04um, number of vias: 7955
M5(H) length: 2.058e+04um, number of vias: 6117
M6(V) length: 2.495e+04um, number of vias: 1360
M7(H) length: 2.073e+03um, number of vias: 1141
M8(V) length: 5.403e+03um, number of vias: 261
M9(H) length: 5.729e+02um, number of vias: 140
M10(V) length: 7.616e+02um

Peak Memory Usage was 1337.5M 
*** Finished trialRoute (cpu=0:00:01.6 mem=1337.5M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=12920 and nets=13002 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1323.184M)
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
setOptMode -activeHoldViews { rgb_av  } -activeSetupViews { rgb_av } -autoHoldViews { rgb_av } -autoSetupViews { rgb_av} -autoTDGRSetupViews { rgb_av} -autoViewHoldTargetSlack 0 -drcMargin 0 -fixDrc true -optimizeFF true -setupTargetSlack 0
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 902.4M, totSessionCpu=0:06:01 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1315.2 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 51455 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=83638 numPGBlocks=51455 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=12997  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12997 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 12997 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.24% H + 1.35% V. EstWL: 2.176482e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)        10( 0.64%)         0( 0.00%)   ( 0.64%) 
[NR-eGR]  metal2  (2)       335( 2.04%)        26( 0.16%)   ( 2.20%) 
[NR-eGR]  metal3  (3)        21( 0.13%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  metal4  (4)       333( 2.03%)         2( 0.01%)   ( 2.04%) 
[NR-eGR]  metal5  (5)        27( 0.16%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]  metal6  (6)        23( 0.17%)         0( 0.00%)   ( 0.17%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              749( 0.56%)        28( 0.02%)   ( 0.58%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.11% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.13% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1H) length: 1.458225e+04um, number of vias: 51008
[NR-eGR] metal2  (2V) length: 5.413131e+04um, number of vias: 38669
[NR-eGR] metal3  (3H) length: 7.906620e+04um, number of vias: 24905
[NR-eGR] metal4  (4V) length: 3.994796e+04um, number of vias: 6362
[NR-eGR] metal5  (5H) length: 2.326989e+04um, number of vias: 4308
[NR-eGR] metal6  (6V) length: 1.961076e+04um, number of vias: 383
[NR-eGR] metal7  (7H) length: 1.320267e+03um, number of vias: 235
[NR-eGR] metal8  (8V) length: 2.352907e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.342824e+05um, number of vias: 125872
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.939950e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1314.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.51 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Extraction called for design 'aesbuffer' of instances=12920 and nets=13002 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1311.934M)
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1317.69)
Total number of fetched objects 13805
End delay calculation. (MEM=1381.72 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1381.72 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:06:05 mem=1381.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.741  |
|           TNS (ns):| -2223.1 |
|    Violating Paths:|   548   |
|          All Paths:|   813   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     99 (99)      |   -0.548   |     99 (99)      |
|   max_tran     |    241 (3388)    |   -4.885   |    241 (3493)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.708%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 931.5M, totSessionCpu=0:06:05 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1336.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1336.0M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+---------+------------+--------+
| Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
+----------+---------+--------+---------+------------+--------+
|    58.71%|        -|  -7.742|-2223.084|   0:00:00.0| 1432.7M|
|    58.71%|        -|  -7.742|-2223.084|   0:00:00.0| 1432.7M|
+----------+---------+--------+---------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1432.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   295|  4140|    -4.98|   136|   136|    -0.56|     0|     0|     0|     0|    -7.74| -2223.08|       0|       0|       0|  58.71|          |         |
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     1.16|     0.00|     141|       3|      20|  59.25| 0:00:05.0|  1470.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.16|     0.00|       0|       0|       1|  59.25| 0:00:00.0|  1470.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:05.2 real=0:00:05.0 mem=1470.9M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1017.6M, totSessionCpu=0:06:14 **

Active setup views:
 rgb_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|              End Point              |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------+
|   0.000|   0.000|    59.25%|   0:00:00.0| 1446.7M|    rgb_av|       NA| NA                                  |
+--------+--------+----------+------------+--------+----------+---------+-------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1446.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1446.7M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.25
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.25%|        -|   0.000|   0.000|   0:00:00.0| 1446.7M|
|    59.25%|        0|   0.000|   0.000|   0:00:00.0| 1446.7M|
|    59.25%|        0|   0.000|   0.000|   0:00:01.0| 1465.8M|
|    59.18%|       77|   0.000|   0.000|   0:00:01.0| 1484.9M|
|    59.18%|        0|   0.000|   0.000|   0:00:00.0| 1484.9M|
|    59.18%|        0|   0.000|   0.000|   0:00:00.0| 1484.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.18
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1411.66M, totSessionCpu=0:06:17).
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Start incrementalPlace ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 51455 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=84355 numPGBlocks=51455 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13141  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13141 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13141 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.53% V. EstWL: 2.155146e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)        10( 0.64%)         0( 0.00%)   ( 0.64%) 
[NR-eGR]  metal2  (2)       308( 1.88%)        15( 0.09%)   ( 1.97%) 
[NR-eGR]  metal3  (3)        15( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]  metal4  (4)       300( 1.83%)         6( 0.04%)   ( 1.87%) 
[NR-eGR]  metal5  (5)        24( 0.15%)         0( 0.00%)   ( 0.15%) 
[NR-eGR]  metal6  (6)        24( 0.18%)         0( 0.00%)   ( 0.18%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              681( 0.51%)        21( 0.02%)   ( 0.52%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.08% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.08% V
Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1433.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
SKP inited!
Iteration  6: Total net bbox = 1.575e+05 (7.72e+04 8.03e+04)
              Est.  stn bbox = 1.935e+05 (9.50e+04 9.84e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1425.4M
Iteration  7: Total net bbox = 1.755e+05 (8.69e+04 8.87e+04)
              Est.  stn bbox = 2.156e+05 (1.07e+05 1.09e+05)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 1429.9M
Iteration  8: Total net bbox = 1.770e+05 (8.80e+04 8.90e+04)
              Est.  stn bbox = 2.175e+05 (1.08e+05 1.09e+05)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 1434.4M
Iteration  9: Total net bbox = 1.770e+05 (8.88e+04 8.81e+04)
              Est.  stn bbox = 2.168e+05 (1.09e+05 1.08e+05)
              cpu = 0:00:04.7 real = 0:00:05.0 mem = 1441.6M
Iteration 10: Total net bbox = 1.775e+05 (8.99e+04 8.75e+04)
              Est.  stn bbox = 2.167e+05 (1.10e+05 1.07e+05)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1447.1M
0 delay mode for cte disabled.
*** Free Virtual Timing Model ...(mem=1447.1M)
SKP cleared!

*** Starting refinePlace (0:06:37 mem=1415.1M) ***
Total net bbox length = 1.786e+05 (9.100e+04 8.765e+04) (ext = 1.291e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13064 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 13064 insts, mean move: 0.76 um, max move: 14.88 um
	Max move on inst (aes128keyrun/U10810): (85.80, 104.50) --> (100.32, 104.86)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1415.1MB
Summary Report:
Instances move: 13064 (out of 13064 movable)
Instances flipped: 0
Mean displacement: 0.76 um
Max displacement: 14.88 um (Instance: aes128keyrun/U10810) (85.799, 104.496) -> (100.32, 104.86)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 1.751e+05 (8.679e+04 8.834e+04) (ext = 1.231e+03)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1415.1MB
*** Finished refinePlace (0:06:39 mem=1415.1M) ***
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 51455 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=84355 numPGBlocks=51455 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13141  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13141 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13141 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.54% V. EstWL: 2.083200e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)        14( 0.66%)         0( 0.00%)   ( 0.66%) 
[NR-eGR]  metal2  (2)       342( 2.09%)        16( 0.10%)   ( 2.19%) 
[NR-eGR]  metal3  (3)        11( 0.07%)         1( 0.01%)   ( 0.07%) 
[NR-eGR]  metal4  (4)       347( 2.12%)         3( 0.02%)   ( 2.14%) 
[NR-eGR]  metal5  (5)        18( 0.11%)         0( 0.00%)   ( 0.11%) 
[NR-eGR]  metal6  (6)        38( 0.29%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              770( 0.57%)        20( 0.01%)   ( 0.59%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.08% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.09% V
Early Global Route congestion estimation runtime: 0.28 seconds, mem = 1425.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1H) length: 1.429734e+04um, number of vias: 51131
[NR-eGR] metal2  (2V) length: 5.095219e+04um, number of vias: 38279
[NR-eGR] metal3  (3H) length: 7.536327e+04um, number of vias: 25467
[NR-eGR] metal4  (4V) length: 3.847081e+04um, number of vias: 6225
[NR-eGR] metal5  (5H) length: 2.291389e+04um, number of vias: 4362
[NR-eGR] metal6  (6V) length: 1.958557e+04um, number of vias: 332
[NR-eGR] metal7  (7H) length: 1.380257e+03um, number of vias: 173
[NR-eGR] metal8  (8V) length: 1.942914e+03um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.249062e+05um, number of vias: 125969
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.891660e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.25 seconds, mem = 1371.7M

*** Finished incrementalPlace (cpu=0:00:21.8, real=0:00:22.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1371.7M)
Extraction called for design 'aesbuffer' of instances=13064 and nets=13146 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1371.742M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 1000.1M, totSessionCpu=0:06:40 **
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1371.54)
Total number of fetched objects 13949
End delay calculation. (MEM=1435.57 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1435.57 CPU=0:00:02.1 REAL=0:00:02.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.18%|        -|   0.000|   0.000|   0:00:00.0| 1454.6M|
|    59.18%|        0|   0.000|   0.000|   0:00:00.0| 1454.6M|
|    59.18%|        1|   0.000|   0.000|   0:00:01.0| 1454.6M|
|    59.18%|        0|   0.000|   0.000|   0:00:00.0| 1454.6M|
|    59.18%|        4|   0.000|   0.000|   0:00:00.0| 1454.6M|
|    59.17%|        1|   0.000|   0.000|   0:00:00.0| 1454.6M|
|    59.17%|        0|   0.000|   0.000|   0:00:00.0| 1454.6M|
|    59.17%|        0|   0.000|   0.000|   0:00:00.0| 1454.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.17
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
*** Starting refinePlace (0:06:45 mem=1470.6M) ***
Total net bbox length = 1.751e+05 (8.679e+04 8.834e+04) (ext = 1.231e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13063 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1470.6MB
Summary Report:
Instances move: 0 (out of 13063 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.751e+05 (8.679e+04 8.834e+04) (ext = 1.231e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1470.6MB
*** Finished refinePlace (0:06:45 mem=1470.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1470.6M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1470.6M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1387.87M, totSessionCpu=0:06:45).

Active setup views:
 rgb_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aesbuffer' of instances=13063 and nets=13145 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1369.477M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 51455 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=84350 numPGBlocks=51455 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13140  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13140 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13140 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.55% V. EstWL: 2.083228e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)        13( 0.61%)         0( 0.00%)   ( 0.61%) 
[NR-eGR]  metal2  (2)       361( 2.20%)        16( 0.10%)   ( 2.30%) 
[NR-eGR]  metal3  (3)         8( 0.05%)         2( 0.01%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       337( 2.06%)         4( 0.02%)   ( 2.08%) 
[NR-eGR]  metal5  (5)        22( 0.13%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  metal6  (6)        33( 0.25%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              774( 0.57%)        22( 0.02%)   ( 0.59%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.09% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.11% V
[NR-eGR] End Peak syMemory usage = 1395.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.29 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1393.12)
Total number of fetched objects 13948
End delay calculation. (MEM=1447.61 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1447.61 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:06:49 mem=1447.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:48, real = 0:00:47, mem = 1031.3M, totSessionCpu=0:06:49 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.168  |  1.378  |  1.168  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |   557   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.175%
Routing Overflow: 0.02% H and 0.11% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1029.3M, totSessionCpu=0:06:50 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:49, real = 0:00:49, mem = 1313.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-5140           2  Global net connect rules have not been c...
WARNING   IMPSP-315            2  Found %d instances insts with no PG Term...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 7 warning(s), 0 error(s)

<CMD> endECO
<CMD> saveNetlist results/verilog/aesbuffer.postplaceopt.v
Writing Netlist "results/verilog/aesbuffer.postplaceopt.v" ...
<CMD> saveDesign ./DBS/05-postPlaceOpt.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:15:36, mem=946.7M)
% Begin Save ccopt configuration ... (date=04/18 01:15:36, mem=946.7M)
% End Save ccopt configuration ... (date=04/18 01:15:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=946.7M, current mem=946.7M)
% Begin Save clock tree specification data ... (date=04/18 01:15:36, mem=946.7M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:15:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=947.6M, current mem=947.6M)
% Begin Save netlist data ... (date=04/18 01:15:36, mem=947.6M)
Writing Binary DB to ./DBS/05-postPlaceOpt.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:15:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=948.8M, current mem=948.8M)
Saving congestion map file ./DBS/05-postPlaceOpt.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:15:36, mem=949.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:15:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=949.2M, current mem=949.2M)
% Begin Save clock tree data ... (date=04/18 01:15:37, mem=949.2M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/05-postPlaceOpt.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:15:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=949.2M, current mem=949.2M)
Saving preference file ./DBS/05-postPlaceOpt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:15:37, mem=949.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:15:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=949.2M, current mem=949.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:15:37, mem=949.2M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:15:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=949.5M, current mem=949.5M)
% Begin Save routing data ... (date=04/18 01:15:37, mem=949.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1319.5M) ***
% End Save routing data ... (date=04/18 01:15:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=950.6M, current mem=950.6M)
Saving property file ./DBS/05-postPlaceOpt.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1319.5M) ***
#Saving pin access data to file ./DBS/05-postPlaceOpt.enc.dat.tmp/aesbuffer.apa ...
#
% Begin Save power constraints data ... (date=04/18 01:15:37, mem=950.6M)
% End Save power constraints data ... (date=04/18 01:15:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.6M, current mem=950.6M)
Saving rc congestion map ./DBS/05-postPlaceOpt.enc.dat.tmp/aesbuffer.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 05-postPlaceOpt.enc.dat.tmp
#% End save design ... (date=04/18 01:15:37, total cpu=0:00:00.6, real=0:00:01.0, peak res=950.6M, current mem=947.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setAnalysisMode -analysistype single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/05-postPlaceOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1294.15)
Total number of fetched objects 13948
End delay calculation. (MEM=1356.18 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1356.18 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:06:53 mem=1356.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.168  |  1.168  |  1.378  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  1.168  |  1.168  |  1.378  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.175%
------------------------------------------------------------
Reported timing to dir ./results/timing/05-postPlaceOpt-timeDesign.setup
Total CPU time: 3.39 sec
Total Real time: 4.0 sec
Total Memory Usage: 1308.472656 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/05-postPlaceOpt.rpt
<CMD> summaryReport -outfile results/summary/05_postPlaceOpt.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/05_postPlaceOpt.rpt.
**WARN: (IMPCK-8086):	The command specifyClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'inputs/aesbuffer.cts' ...

**WARN: (IMPCK-661):	Clock clk has multiple definitions in the clock tree specification file.
Type 'man IMPCK-661' for more detail.
Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 rgb_av
Default Analysis Views is rgb_av


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# MaxDepth         10
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=1308.5M) ***
**WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
**WARN: (IMPCK-8086):	The command changeClockStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=1308.5M) ***
<CMD> clockDesign -specFile inputs/aesbuffer.cts -outDir results/timing -prefix 06-cts
**ERROR: (IMPSE-25):	You are using a Limited Access feature that requires special setup before you can use it. Please contact Cadence support for more information on how to access this feature.
**WARN: (IMPCK-8086):	The command reportClockTree is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**Info: In 11.1, the new grid-based RC model is used for extraction of parasitic extraction during Pre-Route and Clk-Route-Only analysis mode of CTS. If you save a design in EDI 10.1 and restore it in EDI 11.1, you will expect to see different timing results for Pre-Route and Clk-Route-Only mode. To revert to the old behavior EDI in 11.1, do 'setCTSMode -rcCorrelationAutoMode false' before clock tree synthesis or reporting.
**WARN: (IMPCK-951):	Net clk have 814 pins.
**WARN: (IMPCK-951):	Net clk have 814 pins.
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  IndexA_reg[0]/CK  IndexA_reg[3]/CK  IndexA_reg[1]/CK  IndexA_reg[2]/CK  aeskey_reg[28]/CK  aeskey_reg[27]/CK  aeskey_reg[26]/CK  aeskey_reg[25]/CK  aeskey_reg[24]/CK  aeskey_reg[23]/CK  aeskey_reg[22]/CK  aeskey_reg[21]/CK  aeskey_reg[20]/CK  aeskey_reg[19]/CK  aeskey_reg[18]/CK  aeskey_reg[17]/CK  aeskey_reg[16]/CK  aeskey_reg[15]/CK  aeskey_reg[14]/CK  aeskey_reg[13]/CK  aeskey_reg[12]/CK  aeskey_reg[11]/CK  aeskey_reg[10]/CK  aeskey_reg[9]/CK  aeskey_reg[8]/CK  aeskey_reg[7]/CK  aeskey_reg[6]/CK  aeskey_reg[5]/CK  aeskey_reg[4]/CK  aeskey_reg[3]/CK  aeskey_reg[1]/CK  aeskey_reg[2]/CK  aeskey_reg[0]/CK  aeskey_reg[29]/CK  aeskey_reg[30]/CK  aeskey_reg[31]/CK  aeskey_reg[32]/CK  aeskey_reg[33]/CK  aeskey_reg[34]/CK  aeskey_reg[35]/CK  aeskey_reg[36]/CK  aeskey_reg[37]/CK  aeskey_reg[38]/CK  aeskey_reg[39]/CK  aeskey_reg[40]/CK  aeskey_reg[41]/CK  aeskey_reg[42]/CK  aeskey_reg[43]/CK  aeskey_reg[44]/CK  aeskey_reg[45]/CK  aeskey_reg[46]/CK  aeskey_reg[47]/CK  aeskey_reg[48]/CK  aeskey_reg[49]/CK  aeskey_reg[50]/CK  aeskey_reg[51]/CK  aeskey_reg[52]/CK  aeskey_reg[53]/CK  aeskey_reg[54]/CK  aeskey_reg[55]/CK  aeskey_reg[56]/CK  aeskey_reg[57]/CK  aeskey_reg[58]/CK  aeskey_reg[59]/CK  aeskey_reg[60]/CK  aeskey_reg[61]/CK  aeskey_reg[62]/CK  aeskey_reg[63]/CK  aeskey_reg[64]/CK  aeskey_reg[65]/CK  aeskey_reg[66]/CK  aeskey_reg[67]/CK  aeskey_reg[68]/CK  aeskey_reg[69]/CK  aeskey_reg[70]/CK  aeskey_reg[71]/CK  aeskey_reg[72]/CK  aeskey_reg[73]/CK  aeskey_reg[74]/CK  aeskey_reg[75]/CK  aeskey_reg[76]/CK  aeskey_reg[77]/CK  aeskey_reg[78]/CK  aeskey_reg[79]/CK  aeskey_reg[80]/CK  aeskey_reg[81]/CK  aeskey_reg[82]/CK  aeskey_reg[83]/CK  aeskey_reg[84]/CK  aeskey_reg[85]/CK  aeskey_reg[86]/CK  aeskey_reg[87]/CK  aeskey_reg[88]/CK  aeskey_reg[89]/CK  aeskey_reg[90]/CK  aeskey_reg[91]/CK  aeskey_reg[92]/CK  aeskey_reg[93]/CK  aeskey_reg[94]/CK  aeskey_reg[95]/CK  aeskey_reg[96]/CK  aeskey_reg[97]/CK  aeskey_reg[98]/CK  aeskey_reg[99]/CK  aeskey_reg[100]/CK  aeskey_reg[101]/CK  aeskey_reg[102]/CK  aeskey_reg[103]/CK  aeskey_reg[104]/CK  aeskey_reg[105]/CK  aeskey_reg[106]/CK  aeskey_reg[107]/CK  aeskey_reg[108]/CK  aeskey_reg[109]/CK  aeskey_reg[110]/CK  aeskey_reg[111]/CK  aeskey_reg[112]/CK  aeskey_reg[113]/CK  aeskey_reg[114]/CK  aeskey_reg[115]/CK  aeskey_reg[116]/CK  aeskey_reg[117]/CK  aeskey_reg[118]/CK  aeskey_reg[119]/CK  aeskey_reg[120]/CK  aeskey_reg[121]/CK  aeskey_reg[122]/CK  aeskey_reg[123]/CK  aeskey_reg[124]/CK  aeskey_reg[125]/CK  aeskey_reg[126]/CK  aeskey_reg[127]/CK  aesplain_reg[28]/CK  aesplain1_reg[28]/CK  aesplain_reg[27]/CK  aesplain1_reg[27]/CK  aesplain_reg[26]/CK  aesplain1_reg[26]/CK  aesplain_reg[25]/CK  aesplain1_reg[25]/CK  aesplain_reg[24]/CK  aesplain1_reg[24]/CK  aesplain_reg[23]/CK  aesplain1_reg[23]/CK  aesplain_reg[22]/CK  aesplain1_reg[22]/CK  aesplain_reg[21]/CK  aesplain1_reg[21]/CK  aesplain_reg[20]/CK  aesplain1_reg[20]/CK  aesplain_reg[19]/CK  aesplain1_reg[19]/CK  aesplain_reg[18]/CK  aesplain1_reg[18]/CK  aesplain_reg[17]/CK  aesplain1_reg[17]/CK  aesplain_reg[16]/CK  aesplain1_reg[16]/CK  aesplain_reg[15]/CK  aesplain1_reg[15]/CK  aesplain_reg[14]/CK  aesplain1_reg[14]/CK  aesplain_reg[13]/CK  aesplain1_reg[13]/CK  aesplain_reg[12]/CK  aesplain1_reg[12]/CK  aesplain_reg[11]/CK  aesplain1_reg[11]/CK  aesplain_reg[10]/CK  aesplain1_reg[10]/CK  aesplain_reg[9]/CK  aesplain1_reg[9]/CK  aesplain_reg[8]/CK  aesplain1_reg[8]/CK  aesplain_reg[7]/CK  aesplain1_reg[7]/CK  aesplain_reg[6]/CK  aesplain1_reg[6]/CK  aesplain_reg[5]/CK  aesplain1_reg[5]/CK  aesplain_reg[4]/CK  aesplain1_reg[4]/CK  aesplain_reg[3]/CK  aesplain1_reg[3]/CK  aesplain_reg[2]/CK  aesplain1_reg[2]/CK  aesplain_reg[1]/CK  aesplain1_reg[1]/CK  aesplain_reg[0]/CK  aesplain1_reg[0]/CK  aesplain_reg[29]/CK  aesplain1_reg[29]/CK  aesplain_reg[30]/CK  aesplain1_reg[30]/CK  aesplain_reg[31]/CK  aesplain1_reg[31]/CK  aesplain_reg[32]/CK  aesplain1_reg[32]/CK  aesplain_reg[33]/CK  aesplain1_reg[33]/CK  aesplain_reg[34]/CK  aesplain1_reg[34]/CK  aesplain_reg[35]/CK  aesplain1_reg[35]/CK  aesplain_reg[36]/CK  aesplain1_reg[36]/CK  aesplain_reg[37]/CK  aesplain1_reg[37]/CK  aesplain_reg[38]/CK  aesplain1_reg[38]/CK  aesplain_reg[39]/CK  aesplain1_reg[39]/CK  aesplain_reg[40]/CK  aesplain1_reg[40]/CK  aesplain_reg[41]/CK  aesplain1_reg[41]/CK  aesplain_reg[42]/CK  aesplain1_reg[42]/CK  aesplain_reg[43]/CK  aesplain1_reg[43]/CK  aesplain_reg[44]/CK  aesplain1_reg[44]/CK  aesplain_reg[45]/CK  aesplain1_reg[45]/CK  aesplain_reg[46]/CK  aesplain1_reg[46]/CK  aesplain_reg[47]/CK  aesplain1_reg[47]/CK  aesplain_reg[48]/CK  aesplain1_reg[48]/CK  aesplain_reg[49]/CK  aesplain1_reg[49]/CK  aesplain_reg[50]/CK  aesplain1_reg[50]/CK  aesplain_reg[51]/CK  aesplain1_reg[51]/CK  aesplain_reg[52]/CK  aesplain1_reg[52]/CK  aesplain_reg[53]/CK  aesplain1_reg[53]/CK  aesplain_reg[54]/CK  aesplain1_reg[54]/CK  aesplain_reg[55]/CK  aesplain1_reg[55]/CK  aesplain_reg[56]/CK  aesplain1_reg[56]/CK  aesplain_reg[57]/CK  aesplain1_reg[57]/CK  aesplain_reg[58]/CK  aesplain1_reg[58]/CK  aesplain_reg[59]/CK  aesplain1_reg[59]/CK  aesplain_reg[60]/CK  aesplain1_reg[60]/CK  aesplain_reg[61]/CK  aesplain1_reg[61]/CK  aesplain_reg[62]/CK  aesplain1_reg[62]/CK  aesplain_reg[63]/CK  aesplain1_reg[63]/CK  aesplain_reg[64]/CK  aesplain1_reg[64]/CK  aesplain_reg[65]/CK  aesplain1_reg[65]/CK  aesplain_reg[66]/CK  aesplain1_reg[66]/CK  aesplain_reg[67]/CK  aesplain1_reg[67]/CK  aesplain_reg[68]/CK  aesplain1_reg[68]/CK  aesplain_reg[69]/CK  aesplain1_reg[69]/CK  aesplain_reg[70]/CK  aesplain1_reg[70]/CK  aesplain_reg[71]/CK  aesplain1_reg[71]/CK  aesplain_reg[72]/CK  aesplain1_reg[72]/CK  aesplain_reg[73]/CK  aesplain1_reg[73]/CK  aesplain_reg[74]/CK  aesplain1_reg[74]/CK  aesplain_reg[75]/CK  aesplain1_reg[75]/CK  aesplain_reg[76]/CK  aesplain1_reg[76]/CK  aesplain_reg[77]/CK  aesplain1_reg[77]/CK  aesplain_reg[78]/CK  aesplain1_reg[78]/CK  aesplain_reg[79]/CK  aesplain1_reg[79]/CK  aesplain_reg[80]/CK  aesplain1_reg[80]/CK  aesplain_reg[81]/CK  aesplain1_reg[81]/CK  aesplain_reg[82]/CK  aesplain1_reg[82]/CK  aesplain_reg[83]/CK  aesplain1_reg[83]/CK  aesplain_reg[84]/CK  aesplain1_reg[84]/CK  aesplain_reg[85]/CK  aesplain1_reg[85]/CK  aesplain_reg[86]/CK  aesplain1_reg[86]/CK  aesplain_reg[87]/CK  aesplain1_reg[87]/CK  aesplain_reg[88]/CK  aesplain1_reg[88]/CK  aesplain_reg[89]/CK  aesplain1_reg[89]/CK  aesplain_reg[90]/CK  aesplain1_reg[90]/CK  aesplain_reg[91]/CK  aesplain1_reg[91]/CK  aesplain_reg[92]/CK  aesplain1_reg[92]/CK  aesplain_reg[93]/CK  aesplain1_reg[93]/CK  aesplain_reg[94]/CK  aesplain1_reg[94]/CK  aesplain_reg[95]/CK  aesplain1_reg[95]/CK  aesplain_reg[96]/CK  aesplain1_reg[96]/CK  aesplain_reg[97]/CK  aesplain1_reg[97]/CK  aesplain_reg[98]/CK  aesplain1_reg[98]/CK  aesplain_reg[99]/CK  aesplain1_reg[99]/CK  aesplain_reg[100]/CK  aesplain1_reg[100]/CK  aesplain_reg[101]/CK  aesplain1_reg[101]/CK  aesplain_reg[102]/CK  aesplain1_reg[102]/CK  aesplain_reg[103]/CK  aesplain1_reg[103]/CK  aesplain_reg[104]/CK  aesplain1_reg[104]/CK  aesplain_reg[105]/CK  aesplain1_reg[105]/CK  aesplain_reg[106]/CK  aesplain1_reg[106]/CK  aesplain_reg[107]/CK  aesplain1_reg[107]/CK  aesplain_reg[108]/CK  aesplain1_reg[108]/CK  aesplain_reg[109]/CK  aesplain1_reg[109]/CK  aesplain_reg[110]/CK  aesplain1_reg[110]/CK  aesplain_reg[111]/CK  aesplain1_reg[111]/CK  aesplain_reg[112]/CK  aesplain1_reg[112]/CK  aesplain_reg[113]/CK  aesplain1_reg[113]/CK  aesplain_reg[114]/CK  aesplain1_reg[114]/CK  aesplain_reg[115]/CK  aesplain1_reg[115]/CK  aesplain_reg[116]/CK  aesplain1_reg[116]/CK  aesplain_reg[117]/CK  aesplain1_reg[117]/CK  aesplain_reg[118]/CK  aesplain1_reg[118]/CK  aesplain_reg[119]/CK  aesplain1_reg[119]/CK  aesplain_reg[120]/CK  aesplain1_reg[120]/CK  aesplain_reg[121]/CK  aesplain1_reg[121]/CK  aesplain_reg[122]/CK  aesplain1_reg[122]/CK  aesplain_reg[123]/CK  aesplain1_reg[123]/CK  aesplain_reg[124]/CK  aesplain1_reg[124]/CK  aesplain_reg[125]/CK  aesplain1_reg[125]/CK  aesplain_reg[126]/CK  aesplain1_reg[126]/CK  aesplain_reg[127]/CK  aesplain1_reg[127]/CK  aesload_reg/CK  aeskey1_reg[127]/CK  aeskey1_reg[126]/CK  aeskey1_reg[125]/CK  aeskey1_reg[124]/CK  aeskey1_reg[123]/CK  aeskey1_reg[122]/CK  aeskey1_reg[121]/CK  aeskey1_reg[120]/CK  aeskey1_reg[119]/CK  aeskey1_reg[118]/CK  aeskey1_reg[117]/CK  aeskey1_reg[116]/CK  aeskey1_reg[115]/CK  aeskey1_reg[114]/CK  aeskey1_reg[113]/CK  aeskey1_reg[112]/CK  aeskey1_reg[111]/CK  aeskey1_reg[110]/CK  aeskey1_reg[109]/CK  aeskey1_reg[108]/CK  aeskey1_reg[107]/CK  aeskey1_reg[106]/CK  aeskey1_reg[105]/CK  aeskey1_reg[104]/CK  aeskey1_reg[103]/CK  aeskey1_reg[102]/CK  aeskey1_reg[101]/CK  aeskey1_reg[100]/CK  aeskey1_reg[99]/CK  aeskey1_reg[98]/CK  aeskey1_reg[97]/CK  aeskey1_reg[96]/CK  aeskey1_reg[95]/CK  aeskey1_reg[94]/CK  aeskey1_reg[93]/CK  aeskey1_reg[92]/CK  aeskey1_reg[91]/CK  aeskey1_reg[90]/CK  aeskey1_reg[89]/CK  aeskey1_reg[88]/CK  aeskey1_reg[87]/CK  aeskey1_reg[86]/CK  aeskey1_reg[85]/CK  aeskey1_reg[84]/CK  aeskey1_reg[83]/CK  aeskey1_reg[82]/CK  aeskey1_reg[81]/CK  aeskey1_reg[80]/CK  aeskey1_reg[79]/CK  aeskey1_reg[78]/CK  aeskey1_reg[77]/CK  aeskey1_reg[76]/CK  aeskey1_reg[75]/CK  aeskey1_reg[74]/CK  aeskey1_reg[73]/CK  aeskey1_reg[72]/CK  aeskey1_reg[71]/CK  aeskey1_reg[70]/CK  aeskey1_reg[69]/CK  aeskey1_reg[68]/CK  aeskey1_reg[67]/CK  aeskey1_reg[66]/CK  aeskey1_reg[65]/CK  aeskey1_reg[64]/CK  aeskey1_reg[63]/CK  aeskey1_reg[62]/CK  aeskey1_reg[61]/CK  aeskey1_reg[60]/CK  aeskey1_reg[59]/CK  aeskey1_reg[58]/CK  aeskey1_reg[57]/CK  aeskey1_reg[56]/CK  aeskey1_reg[55]/CK  aeskey1_reg[54]/CK  aeskey1_reg[53]/CK  aeskey1_reg[52]/CK  aeskey1_reg[51]/CK  aeskey1_reg[50]/CK  aeskey1_reg[49]/CK  aeskey1_reg[48]/CK  aeskey1_reg[47]/CK  aeskey1_reg[46]/CK  aeskey1_reg[45]/CK  aeskey1_reg[44]/CK  aeskey1_reg[43]/CK  aeskey1_reg[42]/CK  aeskey1_reg[41]/CK  aeskey1_reg[40]/CK  aeskey1_reg[39]/CK  aeskey1_reg[38]/CK  aeskey1_reg[37]/CK  aeskey1_reg[36]/CK  aeskey1_reg[35]/CK  aeskey1_reg[34]/CK  aeskey1_reg[33]/CK  aeskey1_reg[32]/CK  aeskey1_reg[31]/CK  aeskey1_reg[30]/CK  aeskey1_reg[29]/CK  aeskey1_reg[28]/CK  aeskey1_reg[27]/CK  aeskey1_reg[26]/CK  aeskey1_reg[25]/CK  aeskey1_reg[24]/CK  aeskey1_reg[23]/CK  aeskey1_reg[22]/CK  aeskey1_reg[21]/CK  aeskey1_reg[20]/CK  aeskey1_reg[19]/CK  aeskey1_reg[18]/CK  aeskey1_reg[17]/CK  aeskey1_reg[16]/CK  aeskey1_reg[15]/CK  aeskey1_reg[14]/CK  aeskey1_reg[13]/CK  aeskey1_reg[12]/CK  aeskey1_reg[11]/CK  aeskey1_reg[10]/CK  aeskey1_reg[9]/CK  aeskey1_reg[8]/CK  aeskey1_reg[7]/CK  aeskey1_reg[6]/CK  aeskey1_reg[5]/CK  aeskey1_reg[4]/CK  aeskey1_reg[3]/CK  aeskey1_reg[2]/CK  aeskey1_reg[1]/CK  aeskey1_reg[0]/CK  IndexB_reg[1]/CK  data_out_reg[1]/CK  data_out_reg[2]/CK  data_out_reg[3]/CK  data_out_reg[4]/CK  data_out_reg[5]/CK  data_out_reg[6]/CK  data_out_reg[7]/CK  data_out_reg[8]/CK  data_out_reg[9]/CK  data_out_reg[10]/CK  data_out_reg[11]/CK  data_out_reg[12]/CK  data_out_reg[13]/CK  data_out_reg[14]/CK  data_out_reg[15]/CK  data_out_reg[16]/CK  data_out_reg[17]/CK  data_out_reg[18]/CK  data_out_reg[19]/CK  data_out_reg[20]/CK  data_out_reg[21]/CK  data_out_reg[22]/CK  data_out_reg[23]/CK  data_out_reg[24]/CK  data_out_reg[25]/CK  data_out_reg[26]/CK  data_out_reg[27]/CK  data_out_reg[28]/CK  data_out_reg[29]/CK  data_out_reg[30]/CK  data_out_reg[31]/CK  data_out_reg[0]/CK  aes128keyrun/roundCounter_reg[0]/CK  aes128keyrun/roundCounter_reg[5]/CK  aes128keyrun/roundCounter_reg[1]/CK  aes128keyrun/roundCounter_reg[2]/CK  aes128keyrun/roundCounter_reg[3]/CK  aes128keyrun/roundCounter_reg[4]/CK  aes128keyrun/w_reg[2][0]/CK  aes128keyrun/w_reg[1][0]/CK  aes128keyrun/w_reg[0][0]/CK  aes128keyrun/w_reg[3][15]/CK  aes128keyrun/w_reg[2][15]/CK  aes128keyrun/w_reg[1][15]/CK  aes128keyrun/w_reg[0][15]/CK  aes128keyrun/w_reg[2][16]/CK  aes128keyrun/w_reg[1][16]/CK  aes128keyrun/w_reg[0][16]/CK  aes128keyrun/w_reg[3][31]/CK  aes128keyrun/w_reg[2][31]/CK  aes128keyrun/w_reg[1][31]/CK  aes128keyrun/w_reg[0][31]/CK  aes128keyrun/w_reg[2][1]/CK  aes128keyrun/w_reg[1][1]/CK  aes128keyrun/w_reg[0][1]/CK  aes128keyrun/w_reg[3][14]/CK  aes128keyrun/w_reg[2][14]/CK  aes128keyrun/w_reg[1][14]/CK  aes128keyrun/w_reg[0][14]/CK  aes128keyrun/w_reg[3][23]/CK  aes128keyrun/w_reg[2][23]/CK  aes128keyrun/w_reg[1][23]/CK  aes128keyrun/w_reg[0][23]/CK  aes128keyrun/w_reg[3][27]/CK  aes128keyrun/w_reg[2][27]/CK  aes128keyrun/w_reg[1][27]/CK  aes128keyrun/w_reg[0][27]/CK  aes128keyrun/w_reg[3][6]/CK  aes128keyrun/w_reg[2][6]/CK  aes128keyrun/w_reg[1][6]/CK  aes128keyrun/w_reg[0][6]/CK  aes128keyrun/w_reg[2][13]/CK  aes128keyrun/w_reg[1][13]/CK  aes128keyrun/w_reg[0][13]/CK  aes128keyrun/w_reg[3][22]/CK  aes128keyrun/w_reg[2][22]/CK  aes128keyrun/w_reg[1][22]/CK  aes128keyrun/w_reg[0][22]/CK  aes128keyrun/w_reg[2][29]/CK  aes128keyrun/w_reg[1][29]/CK  aes128keyrun/w_reg[0][29]/CK  aes128keyrun/w_reg[3][7]/CK  aes128keyrun/w_reg[2][7]/CK  aes128keyrun/w_reg[1][7]/CK  aes128keyrun/w_reg[0][7]/CK  aes128keyrun/w_reg[3][8]/CK  aes128keyrun/w_reg[2][8]/CK  aes128keyrun/w_reg[1][8]/CK  aes128keyrun/w_reg[0][8]/CK  aes128keyrun/w_reg[3][21]/CK  aes128keyrun/w_reg[2][21]/CK  aes128keyrun/w_reg[1][21]/CK  aes128keyrun/w_reg[0][21]/CK  aes128keyrun/w_reg[3][30]/CK  aes128keyrun/w_reg[2][30]/CK  aes128keyrun/w_reg[1][30]/CK  aes128keyrun/w_reg[0][30]/CK  aes128keyrun/w_reg[2][5]/CK  aes128keyrun/w_reg[1][5]/CK  aes128keyrun/w_reg[0][5]/CK  aes128keyrun/w_reg[3][12]/CK  aes128keyrun/w_reg[2][12]/CK  aes128keyrun/w_reg[1][12]/CK  aes128keyrun/w_reg[0][12]/CK  aes128keyrun/w_reg[3][20]/CK  aes128keyrun/w_reg[2][20]/CK  aes128keyrun/w_reg[1][20]/CK  aes128keyrun/w_reg[0][20]/CK  aes128keyrun/w_reg[3][28]/CK  aes128keyrun/w_reg[2][28]/CK  aes128keyrun/w_reg[1][28]/CK  aes128keyrun/w_reg[0][28]/CK  aes128keyrun/w_reg[3][4]/CK  aes128keyrun/w_reg[2][4]/CK  aes128keyrun/w_reg[1][4]/CK  aes128keyrun/w_reg[0][4]/CK  aes128keyrun/w_reg[3][11]/CK  aes128keyrun/w_reg[2][11]/CK  aes128keyrun/w_reg[1][11]/CK  aes128keyrun/w_reg[0][11]/CK  aes128keyrun/w_reg[2][17]/CK  aes128keyrun/w_reg[1][17]/CK  aes128keyrun/w_reg[0][17]/CK  aes128keyrun/w_reg[3][26]/CK  aes128keyrun/w_reg[2][26]/CK  aes128keyrun/w_reg[1][26]/CK  aes128keyrun/w_reg[0][26]/CK  aes128keyrun/w_reg[3][3]/CK  aes128keyrun/w_reg[2][3]/CK  aes128keyrun/w_reg[1][3]/CK  aes128keyrun/w_reg[0][3]/CK  aes128keyrun/w_reg[3][9]/CK  aes128keyrun/w_reg[2][9]/CK  aes128keyrun/w_reg[1][9]/CK  aes128keyrun/w_reg[0][9]/CK  aes128keyrun/w_reg[3][19]/CK  aes128keyrun/w_reg[2][19]/CK  aes128keyrun/w_reg[1][19]/CK  aes128keyrun/w_reg[0][19]/CK  aes128keyrun/w_reg[2][25]/CK  aes128keyrun/w_reg[1][25]/CK  aes128keyrun/w_reg[0][25]/CK  aes128keyrun/w_reg[3][2]/CK  aes128keyrun/w_reg[2][2]/CK  aes128keyrun/w_reg[1][2]/CK  aes128keyrun/w_reg[0][2]/CK  aes128keyrun/w_reg[3][10]/CK  aes128keyrun/w_reg[2][10]/CK  aes128keyrun/w_reg[1][10]/CK  aes128keyrun/w_reg[0][10]/CK  aes128keyrun/w_reg[3][18]/CK  aes128keyrun/w_reg[2][18]/CK  aes128keyrun/w_reg[1][18]/CK  aes128keyrun/w_reg[0][18]/CK  aes128keyrun/w_reg[3][24]/CK  aes128keyrun/w_reg[2][24]/CK  aes128keyrun/w_reg[1][24]/CK  aes128keyrun/w_reg[0][24]/CK  aes128keyrun/sub_reg[120]/CK  aes128keyrun/sub_reg[121]/CK  aes128keyrun/sub_reg[122]/CK  aes128keyrun/sub_reg[127]/CK  aes128keyrun/sub_reg[126]/CK  aes128keyrun/sub_reg[123]/CK  aes128keyrun/sub_reg[125]/CK  aes128keyrun/sub_reg[124]/CK  aes128keyrun/sub_reg[96]/CK  aes128keyrun/sub_reg[80]/CK  aes128keyrun/sub_reg[112]/CK  aes128keyrun/sub_reg[16]/CK  aes128keyrun/sub_reg[48]/CK  aes128keyrun/sub_reg[72]/CK  aes128keyrun/sub_reg[15]/CK  aes128keyrun/sub_reg[79]/CK  aes128keyrun/sub_reg[31]/CK  aes128keyrun/sub_reg[10]/CK  aes128keyrun/sub_reg[95]/CK  aes128keyrun/sub_reg[94]/CK  aes128keyrun/sub_reg[88]/CK  aes128keyrun/sub_reg[89]/CK  aes128keyrun/sub_reg[90]/CK  aes128keyrun/sub_reg[77]/CK  aes128keyrun/sub_reg[17]/CK  aes128keyrun/sub_reg[63]/CK  aes128keyrun/sub_reg[62]/CK  aes128keyrun/sub_reg[56]/CK  aes128keyrun/sub_reg[57]/CK  aes128keyrun/sub_reg[58]/CK  aes128keyrun/sub_reg[47]/CK  aes128keyrun/sub_reg[119]/CK  aes128keyrun/sub_reg[23]/CK  aes128keyrun/sub_reg[55]/CK  aes128keyrun/sub_reg[87]/CK  aes128keyrun/sub_reg[113]/CK  aes128keyrun/sub_reg[24]/CK  aes128keyrun/sub_reg[25]/CK  aes128keyrun/sub_reg[18]/CK  aes128keyrun/sub_reg[53]/CK  aes128keyrun/sub_reg[82]/CK  aes128keyrun/sub_reg[117]/CK  aes128keyrun/sub_reg[26]/CK  aes128keyrun/sub_reg[29]/CK  aes128keyrun/sub_reg[19]/CK  aes128keyrun/sub_reg[61]/CK  aes128keyrun/sub_reg[59]/CK  aes128keyrun/sub_reg[40]/CK  aes128keyrun/sub_reg[104]/CK  aes128keyrun/sub_reg[41]/CK  aes128keyrun/sub_reg[105]/CK  aes128keyrun/sub_reg[49]/CK  aes128keyrun/sub_reg[81]/CK  aes128keyrun/sub_reg[103]/CK  aes128keyrun/sub_reg[71]/CK  aes128keyrun/sub_reg[46]/CK  aes128keyrun/sub_reg[107]/CK  aes128keyrun/sub_reg[50]/CK  aes128keyrun/sub_reg[85]/CK  aes128keyrun/sub_reg[115]/CK  aes128keyrun/sub_reg[22]/CK  aes128keyrun/sub_reg[51]/CK  aes128keyrun/sub_reg[86]/CK  aes128keyrun/sub_reg[99]/CK  aes128keyrun/sub_reg[93]/CK  aes128keyrun/sub_reg[91]/CK  aes128keyrun/sub_reg[64]/CK  aes128keyrun/sub_reg[32]/CK  aes128keyrun/sub_reg[0]/CK  aes128keyrun/sub_reg[97]/CK  aes128keyrun/sub_reg[65]/CK  aes128keyrun/sub_reg[33]/CK  aes128keyrun/sub_reg[8]/CK  aes128keyrun/sub_reg[73]/CK  aes128keyrun/sub_reg[21]/CK  aes128keyrun/sub_reg[52]/CK  aes128keyrun/sub_reg[83]/CK  aes128keyrun/sub_reg[114]/CK  aes128keyrun/sub_reg[30]/CK  aes128keyrun/sub_reg[27]/CK  aes128keyrun/sub_reg[13]/CK  aes128keyrun/sub_reg[75]/CK  aes128keyrun/sub_reg[11]/CK  aes128keyrun/sub_reg[74]/CK  aes128keyrun/sub_reg[7]/CK  aes128keyrun/sub_reg[102]/CK  aes128keyrun/sub_reg[67]/CK  aes128keyrun/sub_reg[39]/CK  aes128keyrun/sub_reg[6]/CK  aes128keyrun/sub_reg[111]/CK  aes128keyrun/sub_reg[42]/CK  aes128keyrun/sub_reg[109]/CK  aes128keyrun/sub_reg[43]/CK  aes128keyrun/sub_reg[106]/CK  aes128keyrun/sub_reg[37]/CK  aes128keyrun/sub_reg[12]/CK  aes128keyrun/sub_reg[76]/CK  aes128keyrun/sub_reg[20]/CK  aes128keyrun/sub_reg[54]/CK  aes128keyrun/sub_reg[84]/CK  aes128keyrun/sub_reg[118]/CK  aes128keyrun/sub_reg[1]/CK  aes128keyrun/sub_reg[98]/CK  aes128keyrun/sub_reg[69]/CK  aes128keyrun/sub_reg[35]/CK  aes128keyrun/sub_reg[2]/CK  aes128keyrun/sub_reg[101]/CK  aes128keyrun/sub_reg[68]/CK  aes128keyrun/sub_reg[60]/CK  aes128keyrun/sub_reg[36]/CK  aes128keyrun/sub_reg[3]/CK  aes128keyrun/sub_reg[108]/CK  aes128keyrun/sub_reg[44]/CK  aes128keyrun/sub_reg[45]/CK  aes128keyrun/sub_reg[116]/CK  aes128keyrun/sub_reg[28]/CK  aes128keyrun/sub_reg[4]/CK  aes128keyrun/sub_reg[5]/CK  aes128keyrun/sub_reg[110]/CK  aes128keyrun/sub_reg[100]/CK  aes128keyrun/sub_reg[92]/CK  aes128keyrun/sub_reg[70]/CK  aes128keyrun/sub_reg[38]/CK  aes128keyrun/sub_reg[78]/CK  aes128keyrun/sub_reg[14]/CK  aes128keyrun/sub_reg[34]/CK  aes128keyrun/sub_reg[66]/CK  aes128keyrun/sub_reg[9]/CK  aes128keyrun/w_reg[3][16]/CK  aes128keyrun/w_reg[3][17]/CK  aes128keyrun/w_reg[3][25]/CK  aes128keyrun/w_reg[3][13]/CK  aes128keyrun/w_reg[3][5]/CK  aes128keyrun/w_reg[3][29]/CK  aes128keyrun/w_reg[3][0]/CK  aes128keyrun/w_reg[3][1]/CK  IndexB_reg[0]/CK )
Level 1 (Total=813	Sink=813)
Total Sinks		: 813

# Analysis View: rgb_av
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 813
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): data_out_reg[20]/CK 143.2(ps)
Min trig. edge delay at sink(R): IndexA_reg[0]/CK 4.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 4.5~143.2(ps)          200~3000(ps)        
Fall Phase Delay               : 4.5~143.2(ps)          200~3000(ps)        
Trig. Edge Skew                : 138.7(ps)              400(ps)             
Rise Skew                      : 138.7(ps)              
Fall Skew                      : 138.7(ps)              
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 197.9(ps)              200(ps)             
Max. Fall Sink Tran.           : 197.9(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 69.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 69.3(ps)               0(ps)               

view rgb_av : skew = 138.7ps (required = 400ps)


Generating Clock Analysis Report results/aesbuffer.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.9)


*** End reportClockTree (cpu=0:00:00.9, real=0:00:01.0, mem=1316.5M) ***
**WARN: (IMPCK-8086):	The command saveClockNets is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
<CMD> all_hold_analysis_views
<CMD> all_setup_analysis_views
<CMD> getPlaceMode -doneQuickCTS -quiet
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (IMPCK-951):	Net clk have 814 pins.
<CMD> saveNetlist results/verilog/aesbuffer.cts.v
Writing Netlist "results/verilog/aesbuffer.cts.v" ...
<CMD> saveDesign DBS/06-cts.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:15:42, mem=955.0M)
% Begin Save ccopt configuration ... (date=04/18 01:15:42, mem=955.0M)
% End Save ccopt configuration ... (date=04/18 01:15:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.0M, current mem=955.0M)
% Begin Save clock tree specification data ... (date=04/18 01:15:42, mem=955.0M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:15:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.0M, current mem=955.0M)
% Begin Save netlist data ... (date=04/18 01:15:42, mem=955.0M)
Writing Binary DB to DBS/06-cts.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:15:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.2M, current mem=956.2M)
Saving congestion map file DBS/06-cts.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:15:42, mem=956.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:15:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.2M, current mem=956.2M)
% Begin Save clock tree data ... (date=04/18 01:15:43, mem=956.2M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file 'DBS/06-cts.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:15:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.2M, current mem=956.2M)
Saving preference file DBS/06-cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:15:43, mem=956.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:15:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.2M, current mem=956.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:15:43, mem=956.2M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:15:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.2M, current mem=956.2M)
% Begin Save routing data ... (date=04/18 01:15:43, mem=956.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1316.5M) ***
% End Save routing data ... (date=04/18 01:15:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=957.2M, current mem=957.2M)
Saving property file DBS/06-cts.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1316.5M) ***
#Saving pin access data to file DBS/06-cts.enc.dat.tmp/aesbuffer.apa ...
#
% Begin Save power constraints data ... (date=04/18 01:15:43, mem=957.2M)
% End Save power constraints data ... (date=04/18 01:15:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=957.2M, current mem=957.2M)
Saving rc congestion map DBS/06-cts.enc.dat.tmp/aesbuffer.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 06-cts.enc.dat.tmp
#% End save design ... (date=04/18 01:15:43, total cpu=0:00:00.6, real=0:00:01.0, peak res=957.2M, current mem=951.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1306.5M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -highEffort -minRouteLayer 1 -maxRouteLayer 10 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 6.92% V (0:00:00.2 1306.5M)

Phase 1e-1h Overflow: 0.00% H + 0.26% V (0:00:00.1 1306.5M)

Phase 1l Overflow: 1.73% H + 15.66% V (0:00:00.4 1314.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	154	 1.27%
 -4:	5	 0.04%	113	 0.93%
 -3:	11	 0.09%	192	 1.59%
 -2:	50	 0.41%	316	 2.61%
 -1:	110	 0.91%	505	 4.18%
--------------------------------------
  0:	189	 1.56%	799	 6.61%
  1:	330	 2.73%	768	 6.35%
  2:	462	 3.82%	750	 6.20%
  3:	566	 4.68%	794	 6.57%
  4:	733	 6.06%	699	 5.78%
  5:	9635	79.69%	7001	57.90%


Total length: 2.373e+05um, number of vias: 125407
M1(H) length: 7.029e+03um, number of vias: 50210
M2(V) length: 6.077e+04um, number of vias: 40148
M3(H) length: 8.335e+04um, number of vias: 17248
M4(V) length: 3.219e+04um, number of vias: 8330
M5(H) length: 2.123e+04um, number of vias: 6294
M6(V) length: 2.359e+04um, number of vias: 1478
M7(H) length: 2.276e+03um, number of vias: 1229
M8(V) length: 5.398e+03um, number of vias: 315
M9(H) length: 7.283e+02um, number of vias: 155
M10(V) length: 7.760e+02um

Peak Memory Usage was 1314.5M 
*** Finished trialRoute (cpu=0:00:01.6 mem=1314.5M) ***

<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=13063 and nets=13145 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1300.160M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir ./results/timing/06-cts-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1294.17)
Total number of fetched objects 13948
End delay calculation. (MEM=1358.2 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1358.2 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:07:01 mem=1358.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.335  |  0.000  |  0.335  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |    0    |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.335  |  0.000  |  0.335  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |    0    |   813   |
+--------------------+---------+---------+---------+

Density: 59.175%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.hold
Total CPU time: 2.93 sec
Total Real time: 3.0 sec
Total Memory Usage: 1308.492188 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/06-cts-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1294.17)
Total number of fetched objects 13948
End delay calculation. (MEM=1356.2 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1356.2 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:07:04 mem=1356.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.146  |  1.146  |  1.272  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  1.146  |  1.146  |  1.272  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.175%
------------------------------------------------------------
Reported timing to dir ./results/timing/06-cts-timeDesign.setup
Total CPU time: 3.59 sec
Total Real time: 4.0 sec
Total Memory Usage: 1308.492188 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/06-cts_setup.rpt
<CMD> summaryReport -outfile results/summary/06-cts.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/06-cts.rpt.
<CMD> initECO temp/ipo2_setup.txt
**WARN: (IMPTR-9999):	The trialRoute command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use earlyGlobalRoute to avoid this warning and to be compatible with future releases.
*** Starting trialRoute (mem=1306.5M) ***

There are 0 guide points passed to earlyGlobalRoute for fixed pins.
There are 0 guide points passed to earlyGlobalRoute for pinGroup/netGroup/pinGuide pins.
Options:  -highEffort -minRouteLayer 1 -maxRouteLayer 10 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 6.92% V (0:00:00.2 1306.5M)

Phase 1e-1h Overflow: 0.00% H + 0.26% V (0:00:00.1 1306.5M)

Phase 1l Overflow: 1.73% H + 15.66% V (0:00:00.3 1314.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	0	 0.00%	154	 1.27%
 -4:	5	 0.04%	113	 0.93%
 -3:	11	 0.09%	192	 1.59%
 -2:	50	 0.41%	316	 2.61%
 -1:	110	 0.91%	505	 4.18%
--------------------------------------
  0:	189	 1.56%	799	 6.61%
  1:	330	 2.73%	768	 6.35%
  2:	462	 3.82%	750	 6.20%
  3:	566	 4.68%	794	 6.57%
  4:	733	 6.06%	699	 5.78%
  5:	9635	79.69%	7001	57.90%


Total length: 2.373e+05um, number of vias: 125407
M1(H) length: 7.029e+03um, number of vias: 50210
M2(V) length: 6.077e+04um, number of vias: 40148
M3(H) length: 8.335e+04um, number of vias: 17248
M4(V) length: 3.219e+04um, number of vias: 8330
M5(H) length: 2.123e+04um, number of vias: 6294
M6(V) length: 2.359e+04um, number of vias: 1478
M7(H) length: 2.276e+03um, number of vias: 1229
M8(V) length: 5.398e+03um, number of vias: 315
M9(H) length: 7.283e+02um, number of vias: 155
M10(V) length: 7.760e+02um

Peak Memory Usage was 1314.5M 
*** Finished trialRoute (cpu=0:00:01.6 mem=1314.5M) ***

<CMD> setExtractRCMode -engine preRoute
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=13063 and nets=13145 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1300.164M)
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 923.9M, totSessionCpu=0:07:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1300.2M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1455.09)
Total number of fetched objects 13948
End delay calculation. (MEM=1471.42 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1471.42 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:07:11 mem=1471.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.111  |  1.203  |  1.111  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |   557   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.175%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1016.4M, totSessionCpu=0:07:11 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1383.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1383.5M) ***
*** Starting optimizing excluded clock nets MEM= 1383.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1383.5M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.066  TNS Slack 0.000 Density 59.17
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.17%|        -|   0.066|   0.000|   0:00:00.0| 1432.6M|
|    59.17%|        0|   0.066|   0.000|   0:00:01.0| 1451.7M|
|    59.17%|        0|   0.066|   0.000|   0:00:00.0| 1451.7M|
|    59.17%|        0|   0.066|   0.000|   0:00:00.0| 1451.7M|
|    59.17%|        0|   0.066|   0.000|   0:00:00.0| 1451.7M|
|    59.17%|        0|   0.066|   0.000|   0:00:00.0| 1451.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.066  TNS Slack 0.000 Density 59.17
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** Starting refinePlace (0:07:15 mem=1451.7M) ***
Total net bbox length = 1.751e+05 (8.679e+04 8.834e+04) (ext = 1.231e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13063 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1451.7MB
Summary Report:
Instances move: 0 (out of 13063 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.751e+05 (8.679e+04 8.834e+04) (ext = 1.231e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1451.7MB
*** Finished refinePlace (0:07:15 mem=1451.7M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1451.7M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1451.7M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1389.50M, totSessionCpu=0:07:15).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 51455 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=84350 numPGBlocks=51455 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13140  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13140 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13140 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.11% H + 0.55% V. EstWL: 2.083228e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)        13( 0.61%)         0( 0.00%)   ( 0.61%) 
[NR-eGR]  metal2  (2)       361( 2.20%)        16( 0.10%)   ( 2.30%) 
[NR-eGR]  metal3  (3)         8( 0.05%)         2( 0.01%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       337( 2.06%)         4( 0.02%)   ( 2.08%) 
[NR-eGR]  metal5  (5)        22( 0.13%)         0( 0.00%)   ( 0.13%) 
[NR-eGR]  metal6  (6)        33( 0.25%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              774( 0.57%)        22( 0.02%)   ( 0.59%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.09% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.11% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1H) length: 1.431311e+04um, number of vias: 51170
[NR-eGR] metal2  (2V) length: 5.120657e+04um, number of vias: 38242
[NR-eGR] metal3  (3H) length: 7.573060e+04um, number of vias: 25412
[NR-eGR] metal4  (4V) length: 3.857393e+04um, number of vias: 6169
[NR-eGR] metal5  (5H) length: 2.268231e+04um, number of vias: 4321
[NR-eGR] metal6  (6V) length: 1.931376e+04um, number of vias: 315
[NR-eGR] metal7  (7H) length: 1.248593e+03um, number of vias: 167
[NR-eGR] metal8  (8V) length: 1.845825e+03um, number of vias: 2
[NR-eGR] metal9  (9H) length: 8.400000e-01um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.249155e+05um, number of vias: 125798
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.891975e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1376.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.69 seconds
Extraction called for design 'aesbuffer' of instances=13063 and nets=13145 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1373.938M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1377.96)
Total number of fetched objects 13948
End delay calculation. (MEM=1441.99 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1441.99 CPU=0:00:02.1 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|   132|    -0.02|     4|     4|    -0.00|     0|     0|     0|     0|     1.13|     0.00|       0|       0|       0|  59.17|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.13|     0.00|       4|       0|       5|  59.19| 0:00:00.0|  1480.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.13|     0.00|       0|       0|       0|  59.19| 0:00:00.0|  1480.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1480.1M) ***

*** Starting refinePlace (0:07:22 mem=1496.1M) ***
Total net bbox length = 1.751e+05 (8.680e+04 8.834e+04) (ext = 1.231e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 13067 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1496.1MB
Summary Report:
Instances move: 0 (out of 13067 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.751e+05 (8.680e+04 8.834e+04) (ext = 1.231e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1496.1MB
*** Finished refinePlace (0:07:22 mem=1496.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1496.1M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=1496.1M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.091%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 rgb_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'aesbuffer' of instances=13067 and nets=13149 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1373.938M)
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 51455 PG shapes in 0.010 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=84370 numPGBlocks=51455 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13144  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13144 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13144 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.52% V. EstWL: 2.083340e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)        12( 0.57%)         0( 0.00%)   ( 0.57%) 
[NR-eGR]  metal2  (2)       360( 2.20%)        13( 0.08%)   ( 2.28%) 
[NR-eGR]  metal3  (3)         9( 0.05%)         1( 0.01%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       354( 2.16%)         2( 0.01%)   ( 2.17%) 
[NR-eGR]  metal5  (5)        20( 0.12%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  metal6  (6)        36( 0.27%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              792( 0.59%)        16( 0.01%)   ( 0.60%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.08% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.09% V
[NR-eGR] End Peak syMemory usage = 1395.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1393.56)
Total number of fetched objects 13952
End delay calculation. (MEM=1448.05 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1448.05 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:07:25 mem=1448.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1031.2M, totSessionCpu=0:07:25 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.134  |  1.312  |  1.134  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |   557   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.191%
Routing Overflow: 0.02% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1031.3M, totSessionCpu=0:07:26 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> initECO temp/ipo2_hold.txt
<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=13067 and nets=13149 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/aesbuffer_15057_Q815vi.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1323.3M)
Extracted 10.0008% (CPU Time= 0:00:00.3  MEM= 1398.3M)
Extracted 20.001% (CPU Time= 0:00:00.4  MEM= 1398.3M)
Extracted 30.0007% (CPU Time= 0:00:00.4  MEM= 1398.3M)
Extracted 40.0009% (CPU Time= 0:00:00.5  MEM= 1422.3M)
Extracted 50.0011% (CPU Time= 0:00:00.5  MEM= 1422.3M)
Extracted 60.0008% (CPU Time= 0:00:00.7  MEM= 1422.3M)
Extracted 70.001% (CPU Time= 0:00:00.8  MEM= 1422.3M)
Extracted 80.0007% (CPU Time= 0:00:00.9  MEM= 1422.3M)
Extracted 90.0009% (CPU Time= 0:00:01.1  MEM= 1426.3M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 1426.3M)
Number of Extracted Resistors     : 306136
Number of Extracted Ground Cap.   : 317135
Number of Extracted Coupling Cap. : 1030142
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1386.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:02.0  MEM: 1386.328M)
<CMD> optDesign -postCTS -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 939.2M, totSessionCpu=0:07:29 **
setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1306.9M)
Extraction called for design 'aesbuffer' of instances=13067 and nets=13149 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1300.914M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:30 mem=1300.9M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0.9375)
Total number of fetched objects 13952
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:07.7 mem=0.0M)

Active hold views:
 rgb_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:00:07.7 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:00:08.1 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:03.1/0:00:03.0 (1.0), mem = 0.0M

_______________________________________________________________________
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1308.94)
Total number of fetched objects 13952
End delay calculation. (MEM=1372.96 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1372.96 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:07:36 mem=1373.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:05.9 real=0:00:06.0 totSessionCpu=0:07:36 mem=1373.0M ***
Restoring Auto Hold Views:  rgb_av
Restoring Active Hold Views:  rgb_av 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 66.7 ps, libStdDelay = 32.9 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: rgb_av

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av
Hold  views included:
 rgb_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.134  |  1.312  |  1.134  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |   557   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.335  |  0.335  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.191%
Routing Overflow: 0.02% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 958.2M, totSessionCpu=0:07:37 **
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 rgb_av
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1391.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 10
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 51455 PG shapes in 0.020 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=84370 numPGBlocks=51455 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=13144  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 13144 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13144 net(s) in layer range [1, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.12% H + 0.52% V. EstWL: 2.083340e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)        12( 0.57%)         0( 0.00%)   ( 0.57%) 
[NR-eGR]  metal2  (2)       360( 2.20%)        13( 0.08%)   ( 2.28%) 
[NR-eGR]  metal3  (3)         9( 0.05%)         1( 0.01%)   ( 0.06%) 
[NR-eGR]  metal4  (4)       354( 2.16%)         2( 0.01%)   ( 2.17%) 
[NR-eGR]  metal5  (5)        20( 0.12%)         0( 0.00%)   ( 0.12%) 
[NR-eGR]  metal6  (6)        36( 0.27%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  metal7  (7)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              792( 0.59%)        16( 0.01%)   ( 0.60%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.08% V
[NR-eGR] Overflow after earlyGlobalRoute 0.02% H + 0.09% V
[NR-eGR] End Peak syMemory usage = 1413.2 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.31 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1037.4M, totSessionCpu=0:07:37 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 13952
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:10.7 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:02.8/0:00:03.0 (0.9), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 
Hold  views included:
 rgb_av

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.134  |  1.312  |  1.134  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |   557   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.335  |  0.335  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   813   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.191%
Routing Overflow: 0.02% H and 0.09% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1037.4M, totSessionCpu=0:07:40 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> endECO
<CMD> saveNetlist results/verilog/aesbuffer.postcts.v
Writing Netlist "results/verilog/aesbuffer.postcts.v" ...
<CMD> saveDesign ./DBS/07-postCtsOpt.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:16:29, mem=1037.4M)
% Begin Save ccopt configuration ... (date=04/18 01:16:29, mem=1037.4M)
% End Save ccopt configuration ... (date=04/18 01:16:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1037.5M, current mem=1037.5M)
% Begin Save clock tree specification data ... (date=04/18 01:16:29, mem=1037.5M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:16:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1038.4M, current mem=1038.4M)
% Begin Save netlist data ... (date=04/18 01:16:29, mem=1038.4M)
Writing Binary DB to ./DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:16:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1038.7M, current mem=1038.7M)
Saving congestion map file ./DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:16:29, mem=1039.2M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:16:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1039.2M, current mem=1039.2M)
% Begin Save clock tree data ... (date=04/18 01:16:29, mem=1039.3M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:16:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=1039.3M, current mem=1039.3M)
Saving preference file ./DBS/07-postCtsOpt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:16:29, mem=1039.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:16:30, total cpu=0:00:00.0, real=0:00:01.0, peak res=1039.3M, current mem=1039.3M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:16:30, mem=1039.3M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:16:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1039.4M, current mem=1039.4M)
% Begin Save routing data ... (date=04/18 01:16:30, mem=1039.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1391.3M) ***
% End Save routing data ... (date=04/18 01:16:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1040.4M, current mem=1040.4M)
Saving property file ./DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1391.3M) ***
#Saving pin access data to file ./DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.apa ...
#
% Begin Save power constraints data ... (date=04/18 01:16:30, mem=1040.4M)
% End Save power constraints data ... (date=04/18 01:16:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1040.4M, current mem=1040.4M)
Saving rc congestion map ./DBS/07-postCtsOpt.enc.dat.tmp/aesbuffer.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 07-postCtsOpt.enc.dat.tmp
#% End save design ... (date=04/18 01:16:30, total cpu=0:00:00.7, real=0:00:01.0, peak res=1040.4M, current mem=955.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=13067 and nets=13149 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/aesbuffer_15057_Q815vi.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1317.6M)
Extracted 10.0008% (CPU Time= 0:00:00.3  MEM= 1392.6M)
Extracted 20.001% (CPU Time= 0:00:00.4  MEM= 1392.6M)
Extracted 30.0007% (CPU Time= 0:00:00.4  MEM= 1392.6M)
Extracted 40.0009% (CPU Time= 0:00:00.5  MEM= 1416.6M)
Extracted 50.0011% (CPU Time= 0:00:00.5  MEM= 1416.6M)
Extracted 60.0008% (CPU Time= 0:00:00.7  MEM= 1416.6M)
Extracted 70.001% (CPU Time= 0:00:00.8  MEM= 1416.6M)
Extracted 80.0007% (CPU Time= 0:00:00.9  MEM= 1416.6M)
Extracted 90.0009% (CPU Time= 0:00:01.1  MEM= 1420.6M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 1420.6M)
Number of Extracted Resistors     : 306136
Number of Extracted Ground Cap.   : 317135
Number of Extracted Coupling Cap. : 1030142
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1380.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:03.0  MEM: 1380.633M)
<CMD> setAnalysisMode -checkType hold -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/07-postCTSOpt-timeDesign.hold
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1303.25)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 13952
End delay calculation. (MEM=1367.27 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1367.27 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:07:46 mem=1367.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.335  |  0.000  |  0.335  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |    0    |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.335  |  0.000  |  0.335  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |    0    |   813   |
+--------------------+---------+---------+---------+

Density: 59.191%
------------------------------------------------------------
Reported timing to dir results/timing/07-postCTSOpt-timeDesign.hold
Total CPU time: 2.79 sec
Total Real time: 2.0 sec
Total Memory Usage: 1319.566406 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_hold.rpt
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir ./results/timing/07-postCTSOpt-timeDesign.setup
#################################################################################
# Design Stage: PreRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1305.25)
Total number of fetched objects 13952
End delay calculation. (MEM=1369.27 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1369.27 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:07:49 mem=1369.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.101  |  1.101  |  1.200  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  1.101  |  1.101  |  1.200  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.191%
------------------------------------------------------------
Reported timing to dir ./results/timing/07-postCTSOpt-timeDesign.setup
Total CPU time: 3.05 sec
Total Real time: 3.0 sec
Total Memory Usage: 1319.566406 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 >  results/timing/07-postCtsOpt_setup.rpt
<CMD> summaryReport -outfile results/summary/07-postCTSOpt.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/07-postCTSOpt.rpt.
<CMD> setAttribute -net clk -weight 100
<CMD> setAttribute -net clk -avoid_detour true
<CMD> setAttribute -net clk -bottom_preferred_routing_layer 2
<CMD> setAttribute -net clk -top_preferred_routing_layer 4
<CMD> setNanoRouteMode -quiet -drouteFixAntenna false
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode false
<CMD> setNanoRouteMode -quiet -routeAntennaCellName default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop false
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 10
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeUseBlockageForAutoGgrid true
<CMD> globalDetailRoute
#% Begin globalDetailRoute (date=04/18 01:16:39, mem=972.6M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteFixAntenna false
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeInsertAntennaDiode false
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 10
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Apr 18 01:16:39 2021
#
#Generating timing data, please wait...
#13144 total nets, 0 already routed, 0 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 13952
End delay calculation. (MEM=1375.05 CPU=0:00:01.6 REAL=0:00:02.0)
#Current view: rgb_av 
aesbuffer
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 918.40 (MB), peak = 1129.88 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#Start reading timing information from file .timing_file_15057.tif.gz ...
#Read in timing information for 100 ports, 13067 instances from timing file .timing_file_15057.tif.gz.
#NanoRoute Version 18.10-p002_1 NR180522-1057/18_10-UB
#Start routing data preparation on Sun Apr 18 01:16:44 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.950.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.950 - 0.950] has 1 net.
#Voltage range [0.000 - 0.950] has 13147 nets.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 925.13 (MB), peak = 1129.88 (MB)
#Merging special wires...
#
#Finished routing data preparation on Sun Apr 18 01:16:45 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.56 (MB)
#Total memory = 925.68 (MB)
#Peak memory = 1129.88 (MB)
#
#
#Start global routing on Sun Apr 18 01:16:45 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Apr 18 01:16:45 2021
#
#Start routing resource analysis on Sun Apr 18 01:16:45 2021
#
#Routing resource analysis is done on Sun Apr 18 01:16:45 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H        1288           0        7396    77.83%
#  metal2         V         955           0        7396     0.00%
#  metal3         H        1288           0        7396     0.00%
#  metal4         V         647           0        7396     0.00%
#  metal5         H         644           0        7396     0.00%
#  metal6         V         389         258        7396     4.54%
#  metal7         H         112         102        7396    26.58%
#  metal8         V         215           0        7396     0.00%
#  metal9         H          86           0        7396     0.00%
#  metal10        V          87           0        7396     0.00%
#  --------------------------------------------------------------
#  Total                   5711       8.75%       73960    10.90%
#
#
#
#
#Global routing data preparation is done on Sun Apr 18 01:16:45 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 926.89 (MB), peak = 1129.88 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 927.00 (MB), peak = 1129.88 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 934.39 (MB), peak = 1129.88 (MB)
#
#start global routing iteration 2...
#Initial_route: 2.02237
#Reroute: 16.10362
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1001.00 (MB), peak = 1129.88 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1002.71 (MB), peak = 1129.88 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 5 (skipped).
#Total number of routable nets = 13144.
#Total number of nets in the design = 13149.
#
#13144 routable nets have only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           13143  
#------------------------------------------
#        Total            1           13143  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           13143  
#------------------------------------------
#        Total            1           13143  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2      175(2.37%)     37(0.50%)      3(0.04%)      4(0.05%)   (2.96%)
#  metal3      283(3.83%)     39(0.53%)      2(0.03%)      0(0.00%)   (4.38%)
#  metal4      659(8.91%)      8(0.11%)      0(0.00%)      0(0.00%)   (9.02%)
#  metal5      170(2.30%)      1(0.01%)      0(0.00%)      0(0.00%)   (2.31%)
#  metal6      180(2.55%)      0(0.00%)      0(0.00%)      0(0.00%)   (2.55%)
#  metal7       16(0.29%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.29%)
#  metal8       12(0.16%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.16%)
#  metal9       12(0.16%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.16%)
#  metal10       4(0.05%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.05%)
#  --------------------------------------------------------------------------
#     Total   1511(2.19%)     85(0.12%)      5(0.01%)      4(0.01%)   (2.33%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.76% H + 1.57% V
#
#Complete Global Routing.
#Total wire length = 236763 um.
#Total half perimeter of net bounding box = 185469 um.
#Total wire length on LAYER metal1 = 716 um.
#Total wire length on LAYER metal2 = 32564 um.
#Total wire length on LAYER metal3 = 80558 um.
#Total wire length on LAYER metal4 = 31629 um.
#Total wire length on LAYER metal5 = 33976 um.
#Total wire length on LAYER metal6 = 30623 um.
#Total wire length on LAYER metal7 = 6236 um.
#Total wire length on LAYER metal8 = 11988 um.
#Total wire length on LAYER metal9 = 4803 um.
#Total wire length on LAYER metal10 = 3671 um.
#Total number of vias = 130701
#Up-Via Summary (total 130701):
#           
#-----------------------
# metal1          49064
# metal2          37811
# metal3          18754
# metal4          10494
# metal5           8526
# metal6           2479
# metal7           2171
# metal8            960
# metal9            442
#-----------------------
#                130701 
#
#Max overcon = 4 tracks.
#Total overcon = 2.33%.
#Worst layer Gcell overcon rate = 9.02%.
#
#Global routing statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 77.55 (MB)
#Total memory = 1003.23 (MB)
#Peak memory = 1129.88 (MB)
#
#Finished global routing on Sun Apr 18 01:17:15 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.71 (MB), peak = 1129.88 (MB)
#Start Track Assignment.
#Done with 31557 horizontal wires in 1 hboxes and 27476 vertical wires in 1 hboxes.
#Done with 8046 horizontal wires in 1 hboxes and 5101 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1       701.50 	  0.00%  	  0.00% 	  0.00%
# metal2     32106.93 	  0.18%  	  0.00% 	  0.00%
# metal3     79524.19 	  0.17%  	  0.00% 	  0.00%
# metal4     31497.64 	  0.32%  	  0.00% 	  0.00%
# metal5     34103.52 	  0.48%  	  0.00% 	  0.00%
# metal6     30687.56 	  0.20%  	  0.00% 	  0.00%
# metal7      6532.91 	  0.03%  	  0.00% 	  0.00%
# metal8     12366.80 	  0.06%  	  0.00% 	  0.00%
# metal9      5093.90 	  0.00%  	  0.00% 	  0.00%
# metal10     3815.60 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      236430.55  	  0.23% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 249998 um.
#Total half perimeter of net bounding box = 185469 um.
#Total wire length on LAYER metal1 = 10336 um.
#Total wire length on LAYER metal2 = 32186 um.
#Total wire length on LAYER metal3 = 83791 um.
#Total wire length on LAYER metal4 = 31516 um.
#Total wire length on LAYER metal5 = 34400 um.
#Total wire length on LAYER metal6 = 30877 um.
#Total wire length on LAYER metal7 = 6300 um.
#Total wire length on LAYER metal8 = 12116 um.
#Total wire length on LAYER metal9 = 4780 um.
#Total wire length on LAYER metal10 = 3694 um.
#Total number of vias = 130701
#Up-Via Summary (total 130701):
#           
#-----------------------
# metal1          49064
# metal2          37811
# metal3          18754
# metal4          10494
# metal5           8526
# metal6           2479
# metal7           2171
# metal8            960
# metal9            442
#-----------------------
#                130701 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 981.68 (MB), peak = 1129.88 (MB)
#
#number of short segments in preferred routing layers
#	metal2    metal3    Total 
#	420       248       668       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 62.01 (MB)
#Total memory = 982.12 (MB)
#Peak memory = 1129.88 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        0        1
#	metal2        1        2        3
#	Totals        2        2        4
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1079.42 (MB), peak = 1129.88 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.45 (MB), peak = 1129.88 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1079.45 (MB), peak = 1129.88 (MB)
#Complete Detail Routing.
#Total wire length = 226641 um.
#Total half perimeter of net bounding box = 185469 um.
#Total wire length on LAYER metal1 = 6899 um.
#Total wire length on LAYER metal2 = 54487 um.
#Total wire length on LAYER metal3 = 80261 um.
#Total wire length on LAYER metal4 = 31315 um.
#Total wire length on LAYER metal5 = 20801 um.
#Total wire length on LAYER metal6 = 17382 um.
#Total wire length on LAYER metal7 = 4167 um.
#Total wire length on LAYER metal8 = 6465 um.
#Total wire length on LAYER metal9 = 2838 um.
#Total wire length on LAYER metal10 = 2024 um.
#Total number of vias = 133941
#Up-Via Summary (total 133941):
#           
#-----------------------
# metal1          52112
# metal2          50222
# metal3          17147
# metal4           6768
# metal5           4272
# metal6           1462
# metal7           1265
# metal8            449
# metal9            244
#-----------------------
#                133941 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = -17.11 (MB)
#Total memory = 965.07 (MB)
#Peak memory = 1129.88 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:42
#Elapsed time = 00:00:42
#Increased memory = -17.11 (MB)
#Total memory = 965.07 (MB)
#Peak memory = 1129.88 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:21
#Elapsed time = 00:01:21
#Increased memory = -22.27 (MB)
#Total memory = 950.30 (MB)
#Peak memory = 1129.88 (MB)
#Number of warnings = 3
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Apr 18 01:18:01 2021
#
#% End globalDetailRoute (date=04/18 01:18:01, total cpu=0:01:21, real=0:01:22, peak res=1078.9M, current mem=950.0M)
<CMD> saveNetlist results/verilog/aesbuffer.route.v
Writing Netlist "results/verilog/aesbuffer.route.v" ...
<CMD> saveDesign ./DBS/08-route.enc -relativePath -compress
#% Begin save design ... (date=04/18 01:18:01, mem=950.0M)
% Begin Save ccopt configuration ... (date=04/18 01:18:01, mem=950.0M)
% End Save ccopt configuration ... (date=04/18 01:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=950.1M, current mem=950.1M)
% Begin Save clock tree specification data ... (date=04/18 01:18:01, mem=950.1M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=951.0M, current mem=951.0M)
% Begin Save netlist data ... (date=04/18 01:18:01, mem=951.0M)
Writing Binary DB to ./DBS/08-route.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.2M, current mem=952.2M)
Saving congestion map file ./DBS/08-route.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:18:01, mem=952.4M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.4M, current mem=952.4M)
% Begin Save clock tree data ... (date=04/18 01:18:01, mem=955.9M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file './DBS/08-route.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.9M, current mem=955.9M)
Saving preference file ./DBS/08-route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:18:01, mem=955.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:18:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=955.9M, current mem=955.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:18:01, mem=955.9M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.1M, current mem=956.1M)
% Begin Save routing data ... (date=04/18 01:18:01, mem=956.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1298.0M) ***
% End Save routing data ... (date=04/18 01:18:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=956.8M, current mem=956.8M)
Saving property file ./DBS/08-route.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1298.0M) ***
#Saving pin access data to file ./DBS/08-route.enc.dat.tmp/aesbuffer.apa ...
#
% Begin Save power constraints data ... (date=04/18 01:18:01, mem=956.8M)
% End Save power constraints data ... (date=04/18 01:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=956.8M, current mem=956.8M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design 08-route.enc.dat.tmp
#% End save design ... (date=04/18 01:18:02, total cpu=0:00:00.6, real=0:00:01.0, peak res=956.8M, current mem=952.3M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> setExtractRCMode -engine postRoute -effortLevel low
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=13067 and nets=13149 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/aesbuffer_15057_Q815vi.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1290.0M)
Extracted 10.0009% (CPU Time= 0:00:00.5  MEM= 1389.1M)
Extracted 20.0011% (CPU Time= 0:00:00.6  MEM= 1389.1M)
Extracted 30.0014% (CPU Time= 0:00:00.6  MEM= 1389.1M)
Extracted 40.0009% (CPU Time= 0:00:00.7  MEM= 1389.1M)
Extracted 50.0011% (CPU Time= 0:00:00.8  MEM= 1389.1M)
Extracted 60.0013% (CPU Time= 0:00:00.9  MEM= 1389.1M)
Extracted 70.0008% (CPU Time= 0:00:01.0  MEM= 1389.1M)
Extracted 80.001% (CPU Time= 0:00:01.1  MEM= 1389.1M)
Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1393.1M)
Extracted 100% (CPU Time= 0:00:01.9  MEM= 1393.1M)
Number of Extracted Resistors     : 273508
Number of Extracted Ground Cap.   : 285695
Number of Extracted Coupling Cap. : 1066160
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1353.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:02.0  MEM: 1353.047M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/08-route-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1302.79)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 13952
End delay calculation. (MEM=1366.8 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1366.8 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:09:17 mem=1366.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.334  |  0.000  |  0.334  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |    0    |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.334  |  0.000  |  0.334  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |    0    |   813   |
+--------------------+---------+---------+---------+

Density: 59.191%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.hold
Total CPU time: 2.92 sec
Total Real time: 3.0 sec
Total Memory Usage: 1325.101562 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/08-route-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1310.28)
Total number of fetched objects 13952
End delay calculation. (MEM=1374.31 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1374.31 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:09:20 mem=1374.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.136  |  1.136  |  1.283  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  1.136  |  1.136  |  1.283  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.191%
------------------------------------------------------------
Reported timing to dir results/timing/08-route-timeDesign.setup
Total CPU time: 3.13 sec
Total Real time: 3.0 sec
Total Memory Usage: 1324.601562 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/08-route.setup.rpt
<CMD> summaryReport -outfile results/summary/08-route.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/08-route.rpt.
<CMD> addFiller -cell {FILLCELL_X32 FILLCELL_X16 FILLCELL_X8 FILLCELL_X4 FILLCELL_X2 FILLCELL_X1} -prefix FILL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 89 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 127 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 680 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 3958 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 19576 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILL).
*INFO: Total 24430 filler insts added - prefix FILL (CPU: 0:00:00.9).
For 24430 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> fillNotch -reportfile results/fillnotch.rpt
VG: elapsed time: 2.00

  fillNotch ...... Starting .....
  fillNotch ...... Creating Sub-Areas
  fillNotch ...... End of Creating sub-areas
  The total number of 0 gaps are filled.
  The total number of 0 notches are filled.
  The total number of 0 holes are filled.
  The total number of 0 acute angles are filled.
  **********End: fillNotch **********
 (CPU: 0:00:01.8  MEM: 109.6M)


Info: fillNotch is completed.
<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Apr 18 01:18:14 2021

Design Name: aesbuffer
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (181.4500, 180.3200)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 01:18:14 **** Processed 5000 nets.
**** 01:18:14 **** Processed 10000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Apr 18 01:18:15 2021
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 0.000M)

<CMD> verifyGeometry -reportfile results/geometry.rpt -noSameNet -noMinSpacing
 *** Starting Verify Geometry (MEM: 1434.2) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
**WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.

VG: elapsed time: 3.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:03.2  MEM: 0.0M)

<CMD> setExtractRCMode -engine postRoute -effortLevel low
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=37497 and nets=13149 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/aesbuffer_15057_Q815vi.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1328.6M)
Extracted 10.0009% (CPU Time= 0:00:00.5  MEM= 1427.7M)
Extracted 20.0011% (CPU Time= 0:00:00.6  MEM= 1427.7M)
Extracted 30.0014% (CPU Time= 0:00:00.6  MEM= 1427.7M)
Extracted 40.0009% (CPU Time= 0:00:00.7  MEM= 1427.7M)
Extracted 50.0011% (CPU Time= 0:00:00.8  MEM= 1427.7M)
Extracted 60.0013% (CPU Time= 0:00:00.9  MEM= 1427.7M)
Extracted 70.0008% (CPU Time= 0:00:01.0  MEM= 1427.7M)
Extracted 80.001% (CPU Time= 0:00:01.1  MEM= 1427.7M)
Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1431.7M)
Extracted 100% (CPU Time= 0:00:01.9  MEM= 1431.7M)
Number of Extracted Resistors     : 273508
Number of Extracted Ground Cap.   : 285695
Number of Extracted Coupling Cap. : 1066160
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1391.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:03.0  MEM: 1391.715M)
<CMD> setAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
<CMD> timeDesign -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -hold -outDir results/timing/09-finishing-timeDesign.hold
#################################################################################
# Design Stage: PostRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1314.33)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 13952
End delay calculation. (MEM=1378.35 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1378.35 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:09:33 mem=1378.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.334  |  0.000  |  0.334  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |    0    |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  0.334  |  0.000  |  0.334  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |    0    |   813   |
+--------------------+---------+---------+---------+

Density: 59.191%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.hold
Total CPU time: 2.97 sec
Total Real time: 3.0 sec
Total Memory Usage: 1330.640625 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.hold.rpt
<CMD> setAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdcControl
<CMD> timeDesign -drvReports -slackReports -pathreports -expandReg2Reg -expandedViews -reportOnly -numPaths 10 -outDir results/timing/09-finishing-timeDesign.setup
#################################################################################
# Design Stage: PostRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1316.32)
Total number of fetched objects 13952
End delay calculation. (MEM=1380.35 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1380.35 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:09:36 mem=1380.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 rgb_av 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |flop2flop|
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.136  |  1.136  |  1.283  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   813   |   557   |   813   |
+--------------------+---------+---------+---------+
|rgb_av              |  1.136  |  1.136  |  1.283  |
|                    |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |
|                    |   813   |   557   |   813   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.191%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir results/timing/09-finishing-timeDesign.setup
Total CPU time: 3.16 sec
Total Real time: 3.0 sec
Total Memory Usage: 1330.640625 Mbytes
<CMD> report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/09-finishing.setup.rpt
<CMD> defOut -placement -routing -floorplan results/aesbuffer.def
Writing DEF file 'results/aesbuffer.def', current time is Sun Apr 18 01:18:28 2021 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'results/aesbuffer.def' is written, current time is Sun Apr 18 01:18:28 2021 ...
**WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
It still works in this release but will be removed in future release. Please update
your script to use the new command.
<CMD> saveNetlist -phys -excludeLeafCell results/verilog/aesbuffer.phys.v
Writing Netlist "results/verilog/aesbuffer.phys.v" ...
0 Pwr names and 0 Gnd names.
**WARN: (IMPVL-531):	None of the instances inside cell/module 'aes128key' has power/ground connections, likely because global net connections (from globalNetConnect or CPF) have not been applied to the instances.  Make sure this is acceptable, or apply the needed GNCs/CPF to make the required power/ground connections and re-save the netlist.
<CMD> saveNetlist -excludeLeafCell results/verilog/aesbuffer.final.v
Writing Netlist "results/verilog/aesbuffer.final.v" ...
<CMD> setExtractRCMode -engine postRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'aesbuffer' of instances=37497 and nets=13149 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design aesbuffer.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: nangate45nm_caps
extractDetailRC Option : -outfile /tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/aesbuffer_15057_Q815vi.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1326.6M)
Extracted 10.0009% (CPU Time= 0:00:00.5  MEM= 1425.7M)
Extracted 20.0011% (CPU Time= 0:00:00.6  MEM= 1425.7M)
Extracted 30.0014% (CPU Time= 0:00:00.6  MEM= 1425.7M)
Extracted 40.0009% (CPU Time= 0:00:00.7  MEM= 1425.7M)
Extracted 50.0011% (CPU Time= 0:00:00.8  MEM= 1425.7M)
Extracted 60.0013% (CPU Time= 0:00:00.9  MEM= 1425.7M)
Extracted 70.0008% (CPU Time= 0:00:01.0  MEM= 1425.7M)
Extracted 80.001% (CPU Time= 0:00:01.1  MEM= 1425.7M)
Extracted 90.0012% (CPU Time= 0:00:01.3  MEM= 1429.7M)
Extracted 100% (CPU Time= 0:00:01.9  MEM= 1429.7M)
Number of Extracted Resistors     : 273508
Number of Extracted Ground Cap.   : 285695
Number of Extracted Coupling Cap. : 1066160
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: nangate45nm_caps
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1389.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.6  Real Time: 0:00:03.0  MEM: 1389.715M)
<CMD> rcOut -spef results/aesbuffer.spef
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.6  MEM= 1375.4M)
<CMD> saveDesign DBS/aesbuffer.final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=04/18 01:18:32, mem=1033.5M)
% Begin Save ccopt configuration ... (date=04/18 01:18:32, mem=1033.5M)
% End Save ccopt configuration ... (date=04/18 01:18:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1033.6M, current mem=1033.6M)
% Begin Save clock tree specification data ... (date=04/18 01:18:32, mem=1033.6M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Redoing specifyClockTree ...
Checking spec file integrity...
% End Save clock tree specification data ... (date=04/18 01:18:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1034.3M, current mem=1034.3M)
% Begin Save netlist data ... (date=04/18 01:18:32, mem=1034.3M)
Writing Binary DB to DBS/aesbuffer.final.enc.dat.tmp/aesbuffer.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/18 01:18:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.4M, current mem=1034.4M)
Saving congestion map file DBS/aesbuffer.final.enc.dat.tmp/aesbuffer.route.congmap.gz ...
% Begin Save AAE data ... (date=04/18 01:18:32, mem=1034.5M)
Saving AAE Data ...
% End Save AAE data ... (date=04/18 01:18:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.5M, current mem=1034.5M)
% Begin Save clock tree data ... (date=04/18 01:18:32, mem=1034.5M)
**WARN: (IMPCK-8086):	The command saveClockTreeSpec is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
Saving clock tree spec file 'DBS/aesbuffer.final.enc.dat.tmp/aesbuffer.ctstch' ...
% End Save clock tree data ... (date=04/18 01:18:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.5M, current mem=1034.5M)
Saving preference file DBS/aesbuffer.final.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/18 01:18:32, mem=1034.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/18 01:18:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1034.5M, current mem=1034.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/18 01:18:32, mem=1034.5M)
** Saving stdCellPlacement_binary (version# 2) ...
% End Save placement data ... (date=04/18 01:18:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.5M, current mem=1034.5M)
% Begin Save routing data ... (date=04/18 01:18:32, mem=1034.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1375.4M) ***
% End Save routing data ... (date=04/18 01:18:33, total cpu=0:00:00.1, real=0:00:01.0, peak res=1034.5M, current mem=1034.5M)
Saving property file DBS/aesbuffer.final.enc.dat.tmp/aesbuffer.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1375.4M) ***
#Saving pin access data to file DBS/aesbuffer.final.enc.dat.tmp/aesbuffer.apa ...
#
% Begin Save power constraints data ... (date=04/18 01:18:33, mem=1034.5M)
% End Save power constraints data ... (date=04/18 01:18:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.5M, current mem=1034.5M)
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libddbase_sh.so: undefined symbol: _ZTIN12OpenAccess_419oaVersionedObserverINS_12oaLibDefListELj1EEE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : /Lnx_STC/tools/cadence/INNOVUS18.10.000_lnx86/tools.lnx86/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
nangate45nm_caps
Generated self-contained design aesbuffer.final.enc.dat.tmp
#% End save design ... (date=04/18 01:18:33, total cpu=0:00:00.8, real=0:00:01.0, peak res=1034.5M, current mem=939.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
WARNING   IMPCK-8086           2  The command %s is obsolete and will be r...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 2 warning(s), 3 error(s)

<CMD> summaryReport -outfile results/summary/09-finishing.rpt
Start to collect the design information.
Build netlist information for Cell aesbuffer.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generating HFO information report.
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file results/summary/09-finishing.rpt.
<CMD> set_analysis_view -setup {rgb_av} -hold {rgb_av}
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: rgb_av
    RC-Corner Name        : nangate45nm_caps
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/CMC/setups/ensc450/SOCLAB/LIBRARIES/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/.mmmcgD8UsO/modes/rgb_cm/rgb_cm.sdc' ...
Current (total cpu=0:09:42, real=0:13:13, peak res=1129.9M, current mem=909.8M)
aesbuffer
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=920.2M, current mem=920.2M)
Current (total cpu=0:09:42, real=0:13:13, peak res=1129.9M, current mem=920.2M)
Reading latency file '/tmp/innovus_temp_15057_ensc-esil-01_escmc27_ejfNmu/.mmmcgD8UsO/views/rgb_av/latency.sdc' ...
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
<CMD> do_extract_model results/${TOP}_slow.lib -view rgb_av
AAE DB initialization (MEM=1304.04 CPU=0:00:00.1 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: aesbuffer
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1313.07)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 13952
End delay calculation. (MEM=1380.36 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1368.82 CPU=0:00:02.7 REAL=0:00:03.0)
TAMODEL Cpu User Time =    3.5 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD_INTERNAL> violationBrowserClose
<CMD> loadWorkspace -name {Violation Browser + Physical}
<CMD> violationBrowserReport -all -no_display_false -report aesbuffer.viols.rpt
<CMD> saveDrc aesbuffer.viols.drc
Saving Drc markers ...
... No Drc file written since there is no markers found.
<CMD> streamOut aesbuffer -libName DesignLib -units 2000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    205                             COMP
    206                          DIEAREA
    1                             metal1
    2                             metal1
    3                             metal1
    4                             metal1
    7                             metal1
    5                             metal1
    6                             metal1
    8                             metal1
    9                             metal1
    10                            metal1
    15                              via1
    16                              via1
    19                              via1
    17                              via1
    18                              via1
    20                              via1
    21                              via1
    22                            metal2
    23                            metal2
    24                            metal2
    25                            metal2
    28                            metal2
    26                            metal2
    27                            metal2
    29                            metal2
    30                            metal2
    31                            metal2
    36                              via2
    37                              via2
    40                              via2
    38                              via2
    39                              via2
    41                              via2
    42                              via2
    43                            metal3
    44                            metal3
    45                            metal3
    46                            metal3
    49                            metal3
    47                            metal3
    48                            metal3
    50                            metal3
    51                            metal3
    52                            metal3
    57                              via3
    58                              via3
    61                              via3
    59                              via3
    60                              via3
    62                              via3
    63                              via3
    64                            metal4
    65                            metal4
    66                            metal4
    67                            metal4
    70                            metal4
    68                            metal4
    69                            metal4
    71                            metal4
    72                            metal4
    73                            metal4
    78                              via4
    79                              via4
    82                              via4
    80                              via4
    81                              via4
    83                              via4
    84                              via4
    85                            metal5
    86                            metal5
    87                            metal5
    88                            metal5
    91                            metal5
    89                            metal5
    90                            metal5
    92                            metal5
    93                            metal5
    94                            metal5
    99                              via5
    100                             via5
    103                             via5
    101                             via5
    102                             via5
    104                             via5
    105                             via5
    106                           metal6
    107                           metal6
    108                           metal6
    109                           metal6
    112                           metal6
    110                           metal6
    111                           metal6
    113                           metal6
    114                           metal6
    115                           metal6
    120                             via6
    121                             via6
    124                             via6
    122                             via6
    123                             via6
    125                             via6
    126                             via6
    127                           metal7
    128                           metal7
    129                           metal7
    130                           metal7
    133                           metal7
    131                           metal7
    132                           metal7
    134                           metal7
    135                           metal7
    136                           metal7
    141                             via7
    142                             via7
    145                             via7
    143                             via7
    144                             via7
    146                             via7
    147                             via7
    148                           metal8
    149                           metal8
    150                           metal8
    151                           metal8
    154                           metal8
    152                           metal8
    153                           metal8
    155                           metal8
    156                           metal8
    157                           metal8
    162                             via8
    163                             via8
    166                             via8
    164                             via8
    165                             via8
    167                             via8
    168                             via8
    169                           metal9
    170                           metal9
    171                           metal9
    172                           metal9
    175                           metal9
    173                           metal9
    174                           metal9
    176                           metal9
    177                           metal9
    178                           metal9
    183                             via9
    184                             via9
    187                             via9
    185                             via9
    186                             via9
    188                             via9
    189                             via9
    190                          metal10
    191                          metal10
    192                          metal10
    193                          metal10
    196                          metal10
    194                          metal10
    195                          metal10
    197                          metal10
    198                          metal10
    199                          metal10
    11                            metal1
    12                            metal1
    13                            metal1
    14                            metal1
    32                            metal2
    33                            metal2
    34                            metal2
    35                            metal2
    53                            metal3
    54                            metal3
    55                            metal3
    56                            metal3
    74                            metal4
    75                            metal4
    76                            metal4
    77                            metal4
    95                            metal5
    96                            metal5
    97                            metal5
    98                            metal5
    116                           metal6
    117                           metal6
    118                           metal6
    119                           metal6
    137                           metal7
    138                           metal7
    139                           metal7
    140                           metal7
    158                           metal8
    159                           metal8
    160                           metal8
    161                           metal8
    179                           metal9
    180                           metal9
    181                           metal9
    182                           metal9
    200                          metal10
    201                          metal10
    202                          metal10
    203                          metal10


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          37497

Ports/Pins                           100
    metal layer metal2               100

Nets                              139567
    metal layer metal1             15104
    metal layer metal2             60786
    metal layer metal3             42136
    metal layer metal4             11989
    metal layer metal5              4570
    metal layer metal6              2647
    metal layer metal7              1038
    metal layer metal8               897
    metal layer metal9               275
    metal layer metal10              125

    Via Instances                 133941

Special Nets                         533
    metal layer metal1               372
    metal layer metal6                85
    metal layer metal7                76

    Via Instances                  25461

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               13246
    metal layer metal1               911
    metal layer metal2              8052
    metal layer metal3              3034
    metal layer metal4               800
    metal layer metal5               183
    metal layer metal6               143
    metal layer metal7                52
    metal layer metal8                49
    metal layer metal9                10
    metal layer metal10               12


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!

--------------------------------------------------------------------------------
Exiting Innovus on Sun Apr 18 01:22:36 2021
  Total CPU time:     0:10:36
  Total real time:    0:17:18
  Peak memory (main): 1127.95MB


*** Memory Usage v#1 (Current mem = 1277.738M, initial mem = 251.465M) ***
*** Message Summary: 2333 warning(s), 49 error(s)

--- Ending "Innovus" (totcpu=0:10:10, real=0:17:16, mem=1277.7M) ---
