// Seed: 275817829
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    inout id_7,
    output id_8,
    input id_9,
    output logic id_10,
    input id_11,
    output id_12,
    output id_13
);
  logic id_14 = id_5;
  assign id_13 = 1'b0 == 1'h0;
  logic id_15;
endmodule
`define pp_14 0
`timescale 1ps / 1ps
