

================================================================
== Vivado HLS Report for 'conv_1d_cl_array_array_ap_fixed_8u_config2_s'
================================================================
* Date:           Fri Jun 11 18:33:14 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.006 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.100 us | 0.100 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |       18|       18|         4|          1|          1|    16|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str649, i32 0, i32 0, [1 x i8]* @p_str650, [1 x i8]* @p_str651, [1 x i8]* @p_str652, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str653, [1 x i8]* @p_str654)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str642, i32 0, i32 0, [1 x i8]* @p_str643, [1 x i8]* @p_str644, [1 x i8]* @p_str645, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str646, [1 x i8]* @p_str647)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str635, i32 0, i32 0, [1 x i8]* @p_str636, [1 x i8]* @p_str637, [1 x i8]* @p_str638, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str639, [1 x i8]* @p_str640)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str628, i32 0, i32 0, [1 x i8]* @p_str629, [1 x i8]* @p_str630, [1 x i8]* @p_str631, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str632, [1 x i8]* @p_str633)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str621, i32 0, i32 0, [1 x i8]* @p_str622, [1 x i8]* @p_str623, [1 x i8]* @p_str624, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str625, [1 x i8]* @p_str626)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str614, i32 0, i32 0, [1 x i8]* @p_str615, [1 x i8]* @p_str616, [1 x i8]* @p_str617, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str618, [1 x i8]* @p_str619)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str607, i32 0, i32 0, [1 x i8]* @p_str608, [1 x i8]* @p_str609, [1 x i8]* @p_str610, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str611, [1 x i8]* @p_str612)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str600, i32 0, i32 0, [1 x i8]* @p_str601, [1 x i8]* @p_str602, [1 x i8]* @p_str603, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str604, [1 x i8]* @p_str605)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str14)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_window_0_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv1d_stream.h:35]   --->   Operation 16 'alloca' 'data_window_0_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str571, [1 x i8]* @p_str571, i32 13, i32 13, i16* %data_window_0_V_V, i16* %data_window_0_V_V)"   --->   Operation 17 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str572, i32 0, i32 0, [1 x i8]* @p_str573, [1 x i8]* @p_str574, [1 x i8]* @p_str575, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str576, [1 x i8]* @p_str577)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_window_1_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv1d_stream.h:35]   --->   Operation 19 'alloca' 'data_window_1_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_251 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str578, [1 x i8]* @p_str578, i32 13, i32 13, i16* %data_window_1_V_V, i16* %data_window_1_V_V)"   --->   Operation 20 'specchannel' 'empty_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str579, i32 0, i32 0, [1 x i8]* @p_str580, [1 x i8]* @p_str581, [1 x i8]* @p_str582, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str583, [1 x i8]* @p_str584)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_window_2_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv1d_stream.h:35]   --->   Operation 22 'alloca' 'data_window_2_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_252 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str585, [1 x i8]* @p_str585, i32 13, i32 13, i16* %data_window_2_V_V, i16* %data_window_2_V_V)"   --->   Operation 23 'specchannel' 'empty_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str586, i32 0, i32 0, [1 x i8]* @p_str587, [1 x i8]* @p_str588, [1 x i8]* @p_str589, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str590, [1 x i8]* @p_str591)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_window_3_V_V = alloca i16, align 2" [firmware/nnet_utils/nnet_conv1d_stream.h:35]   --->   Operation 25 'alloca' 'data_window_3_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_253 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str592, [1 x i8]* @p_str592, i32 13, i32 13, i16* %data_window_3_V_V, i16* %data_window_3_V_V)"   --->   Operation 26 'specchannel' 'empty_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str593, i32 0, i32 0, [1 x i8]* @p_str594, [1 x i8]* @p_str595, [1 x i8]* @p_str596, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str597, [1 x i8]* @p_str598)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.60ns)   --->   "br label %.preheader21" [firmware/nnet_utils/nnet_conv1d_stream.h:50]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%wp_idx = phi i5 [ %i_iw, %ReadInputWidth_end ], [ 0, %.preheader.preheader ]"   --->   Operation 29 'phi' 'wp_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.63ns)   --->   "%icmp_ln50 = icmp eq i5 %wp_idx, -16" [firmware/nnet_utils/nnet_conv1d_stream.h:50]   --->   Operation 30 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_254 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 31 'speclooptripcount' 'empty_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.34ns)   --->   "%i_iw = add i5 %wp_idx, 1" [firmware/nnet_utils/nnet_conv1d_stream.h:50]   --->   Operation 32 'add' 'i_iw' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %4, label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_conv1d_stream.h:50]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.63ns)   --->   "%icmp_ln13 = icmp ult i5 %wp_idx, 3" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 34 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln50)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i5 %wp_idx to i4" [firmware/nnet_utils/nnet_conv_stream.h:23->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 35 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.33ns)   --->   "%sub_ln23 = sub i4 0, %trunc_ln23" [firmware/nnet_utils/nnet_conv_stream.h:23->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 36 'sub' 'sub_ln23' <Predicate = (!icmp_ln50)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_326 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %sub_ln23, i32 2, i32 3)" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 37 'partselect' 'tmp_326' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.34ns)   --->   "%icmp_ln24 = icmp eq i2 %tmp_326, 0" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 38 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln50)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i5 %wp_idx to i3" [firmware/nnet_utils/nnet_conv_stream.h:25->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 39 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.26ns)   --->   "%add_ln24 = add i3 -1, %trunc_ln25" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 40 'add' 'add_ln24' <Predicate = (!icmp_ln50)> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln24 = select i1 %icmp_ln24, i3 %add_ln24, i3 3" [firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 41 'select' 'select_ln24' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln13 = select i1 %icmp_ln13, i3 %trunc_ln25, i3 %select_ln24" [firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 42 'select' 'select_ln13' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.51ns) (out node of the LUT)   --->   "%p_Val2_s = call i4 @_ssdm_op_Mux.ap_auto.7i4.i3(i4 1, i4 3, i4 7, i4 -1, i4 -2, i4 -4, i4 -8, i3 %select_ln13)" [firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 43 'mux' 'p_Val2_s' <Predicate = (!icmp_ln50)> <Delay = 0.51> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i4 %p_Val2_s to i1" [firmware/nnet_utils/nnet_conv1d_stream.h:13->firmware/nnet_utils/nnet_conv1d_stream.h:55]   --->   Operation 44 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_data_0_V_4 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 45 'read' 'tmp_data_0_V_4' <Predicate = (!icmp_ln50)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %trunc_ln13, label %0, label %._crit_edge.i.0" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 46 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 1)" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 47 'bitselect' 'tmp_327' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_327, label %1, label %._crit_edge.i.1" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 48 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 2)" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 49 'bitselect' 'tmp_328' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_328, label %2, label %._crit_edge.i.2" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 50 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 3)" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 51 'bitselect' 'tmp_329' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_329, label %3, label %._crit_edge.i.3" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 52 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %p_Val2_s, i32 3)" [firmware/nnet_utils/nnet_conv_stream.h:102->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 53 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %p_Result_s, label %hls_label_2, label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:102->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 54 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 55 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_0_V_V, i16 %tmp_data_0_V_4)" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 55 'write' <Predicate = (trunc_ln13)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.0" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 56 'br' <Predicate = (trunc_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_1_V_V, i16 %tmp_data_0_V_4)" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 57 'write' <Predicate = (tmp_327)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.1" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 58 'br' <Predicate = (tmp_327)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_2_V_V, i16 %tmp_data_0_V_4)" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 59 'write' <Predicate = (tmp_328)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.2" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 60 'br' <Predicate = (tmp_328)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_3_V_V, i16 %tmp_data_0_V_4)" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 61 'write' <Predicate = (tmp_329)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %._crit_edge.i.3" [firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 62 'br' <Predicate = (tmp_329)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.45>
ST_4 : Operation 63 [1/1] (1.45ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_0_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:49->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 63 'read' 'tmp_V' <Predicate = (p_Result_s)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 64 [1/1] (1.45ns)   --->   "%tmp_V_70 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_1_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:49->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 64 'read' 'tmp_V_70' <Predicate = (p_Result_s)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 65 [1/1] (1.45ns)   --->   "%tmp_V_71 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_2_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:49->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 65 'read' 'tmp_V_71' <Predicate = (p_Result_s)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_4 : Operation 66 [1/1] (1.45ns)   --->   "%tmp_V_72 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_3_V_V)" [firmware/nnet_utils/nnet_conv_stream.h:49->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 66 'read' 'tmp_V_72' <Predicate = (p_Result_s)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>

State 5 <SV = 4> <Delay = 4.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str52) nounwind" [firmware/nnet_utils/nnet_conv1d_stream.h:50]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str52)" [firmware/nnet_utils/nnet_conv1d_stream.h:50]   --->   Operation 68 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str62)" [firmware/nnet_utils/nnet_conv1d_stream.h:52]   --->   Operation 69 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_conv1d_stream.h:53]   --->   Operation 70 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_255 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str62, i32 %tmp_s)" [firmware/nnet_utils/nnet_conv1d_stream.h:54]   --->   Operation 71 'specregionend' 'empty_255' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str54) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:93->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str63)" [firmware/nnet_utils/nnet_dense_latency.h:45->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 73 'specregionbegin' 'tmp_2' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str29, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_mult.h:71->firmware/nnet_utils/nnet_dense_latency.h:57->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 74 'specresourcelimit' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_256 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str63, i32 %tmp_2)" [firmware/nnet_utils/nnet_dense_latency.h:59->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 75 'specregionend' 'empty_256' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %tmp_V to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 76 'sext' 'sext_ln1118' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %tmp_V, i6 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 77 'bitconcatenate' 'shl_ln' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %tmp_V, i4 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 78 'bitconcatenate' 'shl_ln1118_s' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118_1072 = sext i20 %shl_ln1118_s to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 79 'sext' 'sext_ln1118_1072' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.58ns)   --->   "%sub_ln1118 = sub i22 %sext_ln1118_1072, %shl_ln" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 80 'sub' 'sub_ln1118' <Predicate = (p_Result_s)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln9 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %sub_ln1118, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 81 'partselect' 'trunc_ln9' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.94ns)   --->   "%mul_ln1118 = mul i22 %sext_ln1118, 58" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 82 'mul' 'mul_ln1118' <Predicate = (p_Result_s)> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %mul_ln1118, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 83 'partselect' 'trunc_ln708_s' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1118_508 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_V_70, i5 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 84 'bitconcatenate' 'shl_ln1118_508' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1118_1073 = sext i21 %shl_ln1118_508 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 85 'sext' 'sext_ln1118_1073' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_534 = sub i22 0, %sext_ln1118_1073" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 86 'sub' 'sub_ln1118_534' <Predicate = (p_Result_s)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1118_509 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_V_70, i1 false)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 87 'bitconcatenate' 'shl_ln1118_509' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1118_1074 = sext i17 %shl_ln1118_509 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 88 'sext' 'sext_ln1118_1074' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1118_535 = sub i22 %sub_ln1118_534, %sext_ln1118_1074" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 89 'sub' 'sub_ln1118_535' <Predicate = (p_Result_s)> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln708_792 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %sub_ln1118_535, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 90 'partselect' 'trunc_ln708_792' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1118_1075 = sext i16 %tmp_V_71 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 91 'sext' 'sext_ln1118_1075' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1118_510 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_V_71, i5 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 92 'bitconcatenate' 'shl_ln1118_510' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1118_1076 = sext i21 %shl_ln1118_510 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 93 'sext' 'sext_ln1118_1076' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln1118_511 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_V_71, i2 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 94 'bitconcatenate' 'shl_ln1118_511' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1118_1077 = sext i18 %shl_ln1118_511 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 95 'sext' 'sext_ln1118_1077' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.57ns)   --->   "%add_ln1118 = add i22 %sext_ln1118_1077, %sext_ln1118_1076" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 96 'add' 'add_ln1118' <Predicate = (p_Result_s)> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln708_793 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %add_ln1118, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 97 'partselect' 'trunc_ln708_793' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (1.94ns)   --->   "%mul_ln1118_106 = mul i22 %sext_ln1118_1075, -42" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 98 'mul' 'mul_ln1118_106' <Predicate = (p_Result_s)> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln708_794 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %mul_ln1118_106, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 99 'partselect' 'trunc_ln708_794' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_1078 = sext i16 %tmp_V_72 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 100 'sext' 'sext_ln1118_1078' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.94ns)   --->   "%mul_ln1118_107 = mul i22 %sext_ln1118_1078, -42" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 101 'mul' 'mul_ln1118_107' <Predicate = (p_Result_s)> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln708_795 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %mul_ln1118_107, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 102 'partselect' 'trunc_ln708_795' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln1118_512 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %tmp_V_72, i5 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 103 'bitconcatenate' 'shl_ln1118_512' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1118_1079 = sext i21 %shl_ln1118_512 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 104 'sext' 'sext_ln1118_1079' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.57ns)   --->   "%sub_ln1118_536 = sub i22 0, %sext_ln1118_1079" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 105 'sub' 'sub_ln1118_536' <Predicate = (p_Result_s)> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln708_796 = call i16 @_ssdm_op_PartSelect.i16.i22.i32.i32(i22 %sub_ln1118_536, i32 6, i32 21)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 106 'partselect' 'trunc_ln708_796' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1118_513 = call i20 @_ssdm_op_BitConcatenate.i20.i16.i4(i16 %tmp_V_72, i4 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 107 'bitconcatenate' 'shl_ln1118_513' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1118_1080 = sext i20 %shl_ln1118_513 to i21" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 108 'sext' 'sext_ln1118_1080' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_537 = sub i21 0, %sext_ln1118_1080" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 109 'sub' 'sub_ln1118_537' <Predicate = (p_Result_s)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1118_514 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_V_72, i2 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 110 'bitconcatenate' 'shl_ln1118_514' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1118_1081 = sext i18 %shl_ln1118_514 to i21" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 111 'sext' 'sext_ln1118_1081' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1118_538 = sub i21 %sub_ln1118_537, %sext_ln1118_1081" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 112 'sub' 'sub_ln1118_538' <Predicate = (p_Result_s)> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln708_797 = call i15 @_ssdm_op_PartSelect.i15.i21.i32.i32(i21 %sub_ln1118_538, i32 6, i32 20)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 113 'partselect' 'trunc_ln708_797' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln708_797 to i16" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 114 'sext' 'sext_ln708' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.60ns)   --->   "%acc_7_V = add i16 %trunc_ln708_s, 224" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 115 'add' 'acc_7_V' <Predicate = (p_Result_s)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_937 = add i16 %trunc_ln708_792, 256" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 116 'add' 'add_ln703_937' <Predicate = (p_Result_s)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i16 %trunc_ln9, %add_ln703_937" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 117 'add' 'acc_1_V' <Predicate = (p_Result_s)> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/1] (0.60ns)   --->   "%tmp_data_0_V = add i16 %trunc_ln708_793, -32" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 118 'add' 'tmp_data_0_V' <Predicate = (p_Result_s)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.60ns)   --->   "%acc_5_V = add i16 %trunc_ln708_794, 192" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 119 'add' 'acc_5_V' <Predicate = (p_Result_s)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.60ns)   --->   "%acc_3_V = add i16 %trunc_ln708_795, 32" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 120 'add' 'acc_3_V' <Predicate = (p_Result_s)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.60ns)   --->   "%acc_4_V = add i16 %trunc_ln708_796, 192" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 121 'add' 'acc_4_V' <Predicate = (p_Result_s)> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.58ns)   --->   "%acc_6_V = add i16 %sext_ln708, 640" [firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 122 'add' 'acc_6_V' <Predicate = (p_Result_s)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16 %tmp_data_0_V, i16 %acc_1_V, i16 192, i16 %acc_3_V, i16 %acc_4_V, i16 %acc_5_V, i16 %acc_6_V, i16 %acc_7_V)" [firmware/nnet_utils/nnet_conv_stream.h:69->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 123 'write' <Predicate = (p_Result_s)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:104->firmware/nnet_utils/nnet_conv1d_stream.h:56]   --->   Operation 124 'br' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%empty_257 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str52, i32 %tmp)" [firmware/nnet_utils/nnet_conv1d_stream.h:57]   --->   Operation 125 'specregionend' 'empty_257' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "br label %.preheader21" [firmware/nnet_utils/nnet_conv1d_stream.h:50]   --->   Operation 126 'br' <Predicate = (!icmp_ln50)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv1d_stream.h:58]   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i_iw') with incoming values : ('i_iw', firmware/nnet_utils/nnet_conv1d_stream.h:50) [33]  (0.603 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i_iw') with incoming values : ('i_iw', firmware/nnet_utils/nnet_conv1d_stream.h:50) [33]  (0 ns)
	'sub' operation ('sub_ln23', firmware/nnet_utils/nnet_conv_stream.h:23->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55) [46]  (0.336 ns)
	'icmp' operation ('icmp_ln24', firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55) [48]  (0.343 ns)
	'select' operation ('select_ln24', firmware/nnet_utils/nnet_conv_stream.h:24->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55) [51]  (0 ns)
	'select' operation ('select_ln13', firmware/nnet_utils/nnet_conv_stream.h:13->firmware/nnet_utils/nnet_conv1d_stream.h:20->firmware/nnet_utils/nnet_conv1d_stream.h:55) [52]  (0 ns)
	'mux' operation ('pixel_idx.V', firmware/nnet_utils/nnet_conv1d_stream.h:21->firmware/nnet_utils/nnet_conv1d_stream.h:55) [53]  (0.516 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	fifo write on port 'data_window[0].V.V', firmware/nnet_utils/nnet_conv1d_stream.h:35 (firmware/nnet_utils/nnet_conv_stream.h:99->firmware/nnet_utils/nnet_conv1d_stream.h:56) [59]  (1.46 ns)

 <State 4>: 1.46ns
The critical path consists of the following:
	fifo read on port 'data_window[0].V.V', firmware/nnet_utils/nnet_conv1d_stream.h:35 (firmware/nnet_utils/nnet_conv_stream.h:49->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) [83]  (1.46 ns)

 <State 5>: 4.01ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) [96]  (1.94 ns)
	'add' operation ('acc[7].V', firmware/nnet_utils/nnet_dense_latency.h:115->firmware/nnet_utils/nnet_conv_stream.h:54->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) [129]  (0.608 ns)
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_conv_stream.h:69->firmware/nnet_utils/nnet_conv_stream.h:103->firmware/nnet_utils/nnet_conv1d_stream.h:56) [137]  (1.46 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
