Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri May 17 16:00:27 2024
| Host         : LAPTOP-4DC9UOE4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file kria_top_wrapper_control_sets_placed.rpt
| Design       : kria_top_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   748 |
|    Minimum number of control sets                        |   748 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   767 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   748 |
| >= 0 to < 4        |   200 |
| >= 4 to < 6        |    89 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |   134 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    34 |
| >= 14 to < 16      |    22 |
| >= 16              |   203 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3629 |          895 |
| No           | No                    | Yes                    |             138 |           43 |
| No           | Yes                   | No                     |             848 |          394 |
| Yes          | No                    | No                     |            3802 |          578 |
| Yes          | No                    | Yes                    |              60 |           10 |
| Yes          | Yes                   | No                     |            6172 |         1182 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                     Clock Signal                                                    |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                                     Set/Reset Signal                                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[0]_i_1_n_0                                                                                                             | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/pipe_data_reg[2][0]                 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/genblk1[1].pipeline_ready/pipe_data_reg[1][0]_1 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/pending_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/inc_read                                                                                                                                                                                                             | kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/count_addr/SR[0]                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_stego/pipeline_1/E[0]                                                                                                                                                                                                    | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_stego/count_cnt/dout[1]_i_1__7_n_0                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                               | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                                                                                                                        |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/read_bram_reg_i_1_n_0                          |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/rst_n_0                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/E[0]                                                                                                                                                                                                               | kria_top_i/steganography_proces_0/inst/sgp_system_inst/combine_cover/count_addr/dout[1]_i_1_n_0                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                         | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                           |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc_read                                                                                                                                                                                                       | kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_addr/rst_n_0                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                               | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                                                                                                                        |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                             | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_10[0]                                                                                                                |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                             | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_11[0]                                                                                                                |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/FSM_sequential_arb_sm_cs[1]_i_1_n_0                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/m_sc_areset_r_reg[0]                                                                                                                                |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0[0]                                                                                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_two_i_1_n_0                                                                                                                                      |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[3]_1[0]                                                                                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                         | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                               | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_two_i_1_n_0                                                                                                                                                        |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                         | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                                                                                |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                         | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                         | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[2]_1[0]                                                                                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_pop_s2mm_sts_reg_0[0]                                                                                                                                                                           | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/SR[0]                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                                   | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/SR[0]                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/valid_reg_i_2_n_0                                 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/valid_reg_i_2__0_n_0                              |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/valid_reg_i_2__2_n_0                                |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                        | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                          | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                                     | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                        | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                          |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                            | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/b_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                                     | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/awvalid_d10                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/wr_data_cap0                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/b_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                                               | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                        | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                          |                3 |              3 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                            | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                        | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs[2]_i_1_n_0                                                                                                                     | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                          | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/b_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo    |                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                             | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                          | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/state                                                                                                                                                                                                                   | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                        | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/state                                                                                                                                                                                                                  | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/vld_reg_i_2_n_0                                   |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/valid_reg_i_2__1_n_0                                     |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/E[0]                                |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/vld_reg_i_2_n_0                             |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/vld_reg_i_2__0_n_0                         |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                                 | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                              |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                                                   |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                      | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                                                   |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                             | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                           |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/steganography_alu/extract_inst/pipeline_tb/emb_mode_0[1]                                                                                                                                                                       | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/steganography_alu/extract_inst/pipeline_tb/emb_mode_0[0]                                                                                                                                                                       | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                      | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                  | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                              |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/s_axi_lite_awaddr_2_sn_1                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                          |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                       |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                     | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                        |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                  | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                             | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                             | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                   | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                               | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/valid_reg_i_1__2_n_0                                  |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                             | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                      | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[1]                                                                                                                                                             | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                           |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                  | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/steganography_proces_0/inst/sgp_system_inst/steganography_alu/comb_secret/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                         | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                   | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                2 |              5 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                2 |              5 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                    | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                            |                2 |              5 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                3 |              5 |         1.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              5 |         1.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc_read                                                                                                                                                                                                      | kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_read/dout[4]_i_1_n_0                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                     | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/axi_awready0                                                                                                                                                                                                                                          | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                5 |              5 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1090]_0[0]                                                                                                                                                                                             | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                             | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                      | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                               |                2 |              5 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                5 |              5 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1092]_0[0]                                                                                                                                                                                             | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              5 |         1.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                                       | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | kria_top_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/any_trans_reg[0]                                                                                                                           | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/axi_arready0                                                                                                                                                                                                                                          | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              7 |         1.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                5 |              7 |         1.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/genblk1[0].pipeline_ready/E[0]                  |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg5[0]_i_1_n_0                                                                                                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/p_1_in[0]                                                                                                                                                                                                                                             | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/p_1_in[23]                                                                                                                                                                                                                                            | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/p_1_in[31]                                                                                                                                                                                                                                            | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_stego/count_addr/dout_reg[1]_0[1]                                                                                                                                                                                        | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_stego/count_addr/dout_reg[1]_0[3]                                                                                                                                                                                        | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_stego/count_addr/dout_reg[1]_0[2]                                                                                                                                                                                        | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_stego/count_addr/dout_reg[1]_0[0]                                                                                                                                                                                        | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                        |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                         |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                               |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/p_1_in[15]                                                                                                                                                                                                                                            | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                  | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                          | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                          | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                  | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                          | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                8 |              8 |         1.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg1[0]_i_2_n_0                                                                                                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |              8 |         1.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |              8 |         1.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg6[1]_i_1_n_0                                                                                                                                                                                                                                   | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                           |                7 |              9 |         1.29 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                              |                6 |              9 |         1.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                5 |              9 |         1.80 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                             | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                           |                4 |             10 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                             | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                           |                3 |             10 |         3.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |             10 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                             | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                           |                4 |             10 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                1 |             10 |        10.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                        |                2 |             10 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                2 |             10 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                1 |             10 |        10.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                        |                2 |             10 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                4 |             10 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                 |                5 |             11 |         2.20 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |             11 |         1.83 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             12 |         2.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                        |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                   | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                          |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                   | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg_reg_n_0                                                                                                     | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             12 |         2.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                                   |                4 |             14 |         3.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg           | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_rlast_0                            |                2 |             14 |         7.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_s_ready_out_reg                   | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg |                2 |             14 |         7.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                                                          |                7 |             14 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                3 |             15 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                             | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                6 |             15 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                6 |             15 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                2 |             15 |         7.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                3 |             15 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                             | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                7 |             15 |         2.14 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                5 |             15 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                3 |             15 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                3 |             15 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                8 |             15 |         1.88 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                6 |             15 |         2.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/inc                                                                                                                                                                                                                    | kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_4/count_addr/dout[15]_i_1__3_n_0                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_2/inc                                                                                                                                                                                                                    | kria_top_i/dct_processor_0/inst/dct_system_inst/wr_dct_stage_2/count_addr/dout[15]_i_1__0_n_0                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/inc                                                                                                                                                                                                                  | kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_4/count_addr/dout[15]_i_1__2_n_0                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/inc                                                                                                                                                                                                                  | kria_top_i/dct_processor_0/inst/dct_system_inst/read_rom_stage_2/count_addr/dout[15]_i_1_n_0                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/inc                                                                                                                                                                                                                  | kria_top_i/dct_processor_0/inst/dct_system_inst/read_ram_stage_3/count_addr/SR[0]                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/steganography_alu/extract_inst/pipeline_tb/E[0]                                                                                                                                                                                | kria_top_i/steganography_proces_0/inst/sgp_system_inst/steganography_alu/extract_inst/count_addr/dout[15]_i_1__1_n_0                                                                                                                                                                     |                5 |             16 |         3.20 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/steganography_alu/comb_secret/E[0]                                                                                                                                                                                             | kria_top_i/steganography_proces_0/inst/sgp_system_inst/steganography_alu/comb_secret/count_addr/dout[15]_i_1__2_n_0                                                                                                                                                                      |                3 |             16 |         5.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/write_sgp_bram/inc                                                                                                                                                                                                             | kria_top_i/steganography_proces_0/inst/sgp_system_inst/write_sgp_bram/count_data/rst_n_0                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_stego/E[0]                                                                                                                                                                                                               | kria_top_i/steganography_proces_0/inst/sgp_system_inst/control_unit/SR[0]                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/genblk1[6].pipeline_ready/pipe_data_reg[8][0][0]                                                                                                                                                                  | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_secret/count_read/dout[15]_i_1__0_n_0                                                                                                                                                                                       |                3 |             16 |         5.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_stego/combine_ready                                                                                                                                                                                                      | kria_top_i/steganography_proces_0/inst/sgp_system_inst/write_sgp_bram/count_data/rst_n_0                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1__0_n_0                                                                                            | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                5 |             16 |         3.20 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                               | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             16 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                         |                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                         |                                                                                                                                                                                                                                                                                          |                2 |             16 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                1 |             16 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/inc_block                                                                                                                                                                                                                   | kria_top_i/dct_processor_0/inst/dct_system_inst/control_unit/SR[0]                                                                                                                                                                                                                       |                4 |             16 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                          |                7 |             19 |         2.71 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                6 |             20 |         3.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                6 |             21 |         3.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                5 |             21 |         4.20 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                5 |             22 |         4.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                5 |             22 |         4.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                3 |             22 |         7.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                3 |             22 |         7.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                3 |             22 |         7.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                3 |             22 |         7.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                7 |             24 |         3.43 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/split_cover/E[0]                                                                                                                                                                                                               | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                               |                6 |             24 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                6 |             25 |         4.17 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                           | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             25 |         6.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                           | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                4 |             25 |         6.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |               12 |             26 |         2.17 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                          |                3 |             28 |         9.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                                          |                4 |             28 |         7.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                                          |                9 |             29 |         3.22 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                          |                3 |             29 |         9.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/inc                                                                                                                                                                                                                         | kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/count_addr/dout[1]_i_1_n_0                                                                                                                                                                                                     |                4 |             31 |         7.75 |
| ~kria_top_i/register_bank_0/inst/sgp_state_BUFG[1]                                                                  |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                                     | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                    |               13 |             32 |         2.46 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                                     | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                     | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                      |               19 |             32 |         1.68 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                      |               20 |             32 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                      |               17 |             32 |         1.88 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                      |               19 |             32 |         1.68 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                   |                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                        | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                8 |             32 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                   | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                 |                8 |             32 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
| ~kria_top_i/register_bank_0/inst/dct_state_BUFG[1]                                                                  |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/register_bank_0/inst/slv_reg_rden                                                                                                                                                                                                                                          | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                                        | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                8 |             32 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                       |                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                   | kria_top_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                 |                7 |             32 |         4.57 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/inc                                                                                                                                                                                                           | kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_secret/count_addr/rst_n_0                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                   | kria_top_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                 |                9 |             32 |         3.56 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/inc                                                                                                                                                                                                            | kria_top_i/steganography_proces_0/inst/sgp_system_inst/read_bram_cover/count_addr/rst_n_0                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | kria_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                 |                9 |             33 |         3.67 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                5 |             33 |         6.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                7 |             33 |         4.71 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                8 |             33 |         4.12 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                5 |             33 |         6.60 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                8 |             33 |         4.12 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |                5 |             34 |         6.80 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                          |                3 |             34 |        11.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                          |                3 |             34 |        11.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |               15 |             35 |         2.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |               15 |             35 |         2.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |               10 |             35 |         3.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               11 |             35 |         3.18 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               11 |             35 |         3.18 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum76_out                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |               11 |             36 |         3.27 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               13 |             36 |         2.77 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               15 |             36 |         2.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |               15 |             36 |         2.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |               10 |             37 |         3.70 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                8 |             37 |         4.62 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |               12 |             37 |         3.08 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |                9 |             37 |         4.11 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |               10 |             37 |         3.70 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                8 |             37 |         4.62 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |               13 |             37 |         2.85 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                6 |             37 |         6.17 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |                7 |             37 |         5.29 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |               10 |             37 |         3.70 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                6 |             38 |         6.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                6 |             38 |         6.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                6 |             38 |         6.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                 |                                                                                                                                                                                                                                                                                          |                3 |             39 |        13.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                 |                                                                                                                                                                                                                                                                                          |                3 |             39 |        13.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                7 |             40 |         5.71 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                          |                8 |             40 |         5.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |             40 |         5.71 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |             40 |         5.71 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                               | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                8 |             42 |         5.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                        | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                                        |                4 |             42 |        10.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                   | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                                     |                5 |             42 |         8.40 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                            | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                    |                7 |             42 |         6.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                          |               10 |             45 |         4.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |               10 |             45 |         4.50 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |               12 |             45 |         3.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                          |               12 |             45 |         3.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |               14 |             47 |         3.36 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                          |               14 |             47 |         3.36 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                          |               13 |             47 |         3.62 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                          |               13 |             47 |         3.62 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |             48 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |             48 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                3 |             48 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                          |                9 |             50 |         5.56 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                                          |                9 |             50 |         5.56 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                9 |             50 |         5.56 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                                          |                9 |             50 |         5.56 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |               20 |             53 |         2.65 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                8 |             54 |         6.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                          |                8 |             54 |         6.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |                8 |             54 |         6.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                          |                8 |             54 |         6.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_ld_cmd_reg_0[0]                                                                                                                                                                                 | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |               20 |             60 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                               | kria_top_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |               20 |             60 |         3.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/E[3]                                                                                                                                                                                                                        | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |               29 |             64 |         2.21 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                4 |             64 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/E[2]                                                                                                                                                                                                                        | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |               29 |             64 |         2.21 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/E[1]                                                                                                                                                                                                                        | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |               37 |             64 |         1.73 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/read_bram/E[0]                                                                                                                                                                                                                        | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |               29 |             64 |         2.21 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                4 |             64 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                4 |             64 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                          |               23 |             67 |         2.91 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                          |               26 |             67 |         2.58 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               10 |             69 |         6.90 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                9 |             76 |         8.44 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |               26 |             89 |         3.42 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |               24 |             89 |         3.71 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |                9 |             90 |        10.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                         |               10 |             90 |         9.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                      |               30 |             96 |         3.20 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |             98 |        14.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |             98 |        14.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                        |               57 |            100 |         1.75 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |            112 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                          |                7 |            112 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |               18 |            131 |         7.28 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |               18 |            131 |         7.28 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               14 |            141 |        10.07 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               14 |            143 |        10.21 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               14 |            143 |        10.21 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               15 |            143 |         9.53 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               13 |            143 |        11.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                          |               20 |            145 |         7.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                          |               20 |            145 |         7.25 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               13 |            151 |        11.62 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               14 |            155 |        11.07 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               15 |            155 |        10.33 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               14 |            155 |        11.07 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                          |               14 |            160 |        11.43 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               11 |            176 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               11 |            176 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               11 |            176 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               11 |            176 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               11 |            176 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               11 |            176 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               12 |            192 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               12 |            192 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               12 |            192 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                          |               12 |            192 |        16.00 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          | kria_top_i/dct_processor_0/inst/dct_system_inst/dct_register_inst/vld                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                          |               80 |            256 |         3.20 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       | kria_top_i/register_bank_0/inst/slv_reg0_reg_n_0_[0]                                                                                                                                                                                                                                     |               64 |            261 |         4.08 |
|  kria_top_i/zynq_ultra_ps_e_0/inst/pl_clk0                                                                          |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                          |              869 |           3584 |         4.12 |
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


