INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/project_1/project_1.srcs/sources_1/new/SBA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/project_1/project_1.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/project_1/project_1.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/project_1/project_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/project_1/project_1.srcs/sources_1/new/piso.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module piso
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/project_1/project_1.srcs/sources_1/new/sipo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sipo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
