name: asicworld_code_verilog_tutorial_escape_id
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_escape_id.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module \1dff  (
	q,
	\q~ ,
	d,
	cl$k,
	\reset* 
);
	input d;
	input cl$k;
	input \reset* ;
	output q;
	output \q~ ;
endmodule
