// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module k_conv2D_dataflow_in_loop_o_iter_loop (
        o_iter,
        o_iter_first,
        global_offset,
        enable_upper_padding,
        W,
        H,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        ptr_bias,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        I_ITER,
        I,
        ptr_kernel,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        rows,
        enable_lower_padding,
        ptr_data,
        o_iter_last,
        enable_relu,
        enable_maxpooling,
        enable_avgpooling,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        ptr_out,
        ap_clk,
        ap_rst,
        o_iter_ap_vld,
        global_offset_ap_vld,
        ptr_bias_ap_vld,
        ptr_kernel_ap_vld,
        ptr_data_ap_vld,
        enable_relu_ap_vld,
        ptr_out_ap_vld,
        ap_start,
        o_iter_first_ap_vld,
        I_ITER_ap_vld,
        I_ap_vld,
        enable_upper_padding_ap_vld,
        rows_ap_vld,
        enable_lower_padding_ap_vld,
        W_ap_vld,
        o_iter_last_ap_vld,
        H_ap_vld,
        enable_maxpooling_ap_vld,
        enable_avgpooling_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [30:0] o_iter;
input  [31:0] o_iter_first;
input  [31:0] global_offset;
input  [31:0] enable_upper_padding;
input  [31:0] W;
input  [31:0] H;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [127:0] m_axi_gmem2_WDATA;
output  [15:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [127:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
input  [63:0] ptr_bias;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [31:0] m_axi_gmem1_WDATA;
output  [3:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [31:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [31:0] I_ITER;
input  [31:0] I;
input  [63:0] ptr_kernel;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [127:0] m_axi_gmem_WDATA;
output  [15:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [127:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [31:0] rows;
input  [31:0] enable_lower_padding;
input  [63:0] ptr_data;
input  [31:0] o_iter_last;
input  [31:0] enable_relu;
input  [31:0] enable_maxpooling;
input  [31:0] enable_avgpooling;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [127:0] m_axi_gmem3_WDATA;
output  [15:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [127:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] ptr_out;
input   ap_clk;
input   ap_rst;
input   o_iter_ap_vld;
input   global_offset_ap_vld;
input   ptr_bias_ap_vld;
input   ptr_kernel_ap_vld;
input   ptr_data_ap_vld;
input   enable_relu_ap_vld;
input   ptr_out_ap_vld;
input   ap_start;
input   o_iter_first_ap_vld;
input   I_ITER_ap_vld;
input   I_ap_vld;
input   enable_upper_padding_ap_vld;
input   rows_ap_vld;
input   enable_lower_padding_ap_vld;
input   W_ap_vld;
input   o_iter_last_ap_vld;
input   H_ap_vld;
input   enable_maxpooling_ap_vld;
input   enable_avgpooling_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    dataflow_in_loop_o_iter_loop_entry8_U0_ap_start;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_ap_done;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_ap_continue;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_ap_idle;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_start_out;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_start_write;
wire   [30:0] dataflow_in_loop_o_iter_loop_entry8_U0_o_iter_out_din;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_o_iter_out_write;
wire   [31:0] dataflow_in_loop_o_iter_loop_entry8_U0_global_offset_out_din;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_global_offset_out_write;
wire   [63:0] dataflow_in_loop_o_iter_loop_entry8_U0_ptr_bias_out_din;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_ptr_bias_out_write;
wire   [63:0] dataflow_in_loop_o_iter_loop_entry8_U0_ptr_kernel_out_din;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_ptr_kernel_out_write;
wire   [63:0] dataflow_in_loop_o_iter_loop_entry8_U0_ptr_data_out_din;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_ptr_data_out_write;
wire   [31:0] dataflow_in_loop_o_iter_loop_entry8_U0_enable_relu_out_din;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_enable_relu_out_write;
wire   [63:0] dataflow_in_loop_o_iter_loop_entry8_U0_ptr_out_out_din;
wire    dataflow_in_loop_o_iter_loop_entry8_U0_ptr_out_out_write;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ap_start;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_start_full_n;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ap_done;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ap_continue;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ap_idle;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ap_ready;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_start_out;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_start_write;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_read;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_read;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ptr_bias_read;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ptr_kernel_read;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ptr_data_read;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_enable_relu_read;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ptr_out_read;
wire   [30:0] dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out_write;
wire   [30:0] dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out1_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out1_write;
wire   [30:0] dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out2_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out2_write;
wire   [30:0] dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out3_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out3_write;
wire   [31:0] dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_out_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_out_write;
wire   [31:0] dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_out4_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_out4_write;
wire   [63:0] dataflow_in_loop_o_iter_loop_entry25_U0_ptr_bias_out_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ptr_bias_out_write;
wire   [63:0] dataflow_in_loop_o_iter_loop_entry25_U0_ptr_kernel_out_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ptr_kernel_out_write;
wire   [63:0] dataflow_in_loop_o_iter_loop_entry25_U0_ptr_data_out_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ptr_data_out_write;
wire   [31:0] dataflow_in_loop_o_iter_loop_entry25_U0_enable_relu_out_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_enable_relu_out_write;
wire   [63:0] dataflow_in_loop_o_iter_loop_entry25_U0_ptr_out_out_din;
wire    dataflow_in_loop_o_iter_loop_entry25_U0_ptr_out_out_write;
wire    read_bias_U0_ap_start;
wire    read_bias_U0_ap_done;
wire    read_bias_U0_ap_continue;
wire    read_bias_U0_ap_idle;
wire    read_bias_U0_ap_ready;
wire    read_bias_U0_start_out;
wire    read_bias_U0_start_write;
wire    read_bias_U0_m_axi_gmem2_AWVALID;
wire   [63:0] read_bias_U0_m_axi_gmem2_AWADDR;
wire   [0:0] read_bias_U0_m_axi_gmem2_AWID;
wire   [31:0] read_bias_U0_m_axi_gmem2_AWLEN;
wire   [2:0] read_bias_U0_m_axi_gmem2_AWSIZE;
wire   [1:0] read_bias_U0_m_axi_gmem2_AWBURST;
wire   [1:0] read_bias_U0_m_axi_gmem2_AWLOCK;
wire   [3:0] read_bias_U0_m_axi_gmem2_AWCACHE;
wire   [2:0] read_bias_U0_m_axi_gmem2_AWPROT;
wire   [3:0] read_bias_U0_m_axi_gmem2_AWQOS;
wire   [3:0] read_bias_U0_m_axi_gmem2_AWREGION;
wire   [0:0] read_bias_U0_m_axi_gmem2_AWUSER;
wire    read_bias_U0_m_axi_gmem2_WVALID;
wire   [127:0] read_bias_U0_m_axi_gmem2_WDATA;
wire   [15:0] read_bias_U0_m_axi_gmem2_WSTRB;
wire    read_bias_U0_m_axi_gmem2_WLAST;
wire   [0:0] read_bias_U0_m_axi_gmem2_WID;
wire   [0:0] read_bias_U0_m_axi_gmem2_WUSER;
wire    read_bias_U0_m_axi_gmem2_ARVALID;
wire   [63:0] read_bias_U0_m_axi_gmem2_ARADDR;
wire   [0:0] read_bias_U0_m_axi_gmem2_ARID;
wire   [31:0] read_bias_U0_m_axi_gmem2_ARLEN;
wire   [2:0] read_bias_U0_m_axi_gmem2_ARSIZE;
wire   [1:0] read_bias_U0_m_axi_gmem2_ARBURST;
wire   [1:0] read_bias_U0_m_axi_gmem2_ARLOCK;
wire   [3:0] read_bias_U0_m_axi_gmem2_ARCACHE;
wire   [2:0] read_bias_U0_m_axi_gmem2_ARPROT;
wire   [3:0] read_bias_U0_m_axi_gmem2_ARQOS;
wire   [3:0] read_bias_U0_m_axi_gmem2_ARREGION;
wire   [0:0] read_bias_U0_m_axi_gmem2_ARUSER;
wire    read_bias_U0_m_axi_gmem2_RREADY;
wire    read_bias_U0_m_axi_gmem2_BREADY;
wire    read_bias_U0_o_iter_read;
wire    read_bias_U0_ptr_bias_read;
wire   [127:0] read_bias_U0_out_read_bias_din;
wire    read_bias_U0_out_read_bias_write;
wire    read_kernel_U0_ap_start;
wire    read_kernel_U0_ap_done;
wire    read_kernel_U0_ap_continue;
wire    read_kernel_U0_ap_idle;
wire    read_kernel_U0_ap_ready;
wire    read_kernel_U0_m_axi_gmem1_AWVALID;
wire   [63:0] read_kernel_U0_m_axi_gmem1_AWADDR;
wire   [0:0] read_kernel_U0_m_axi_gmem1_AWID;
wire   [31:0] read_kernel_U0_m_axi_gmem1_AWLEN;
wire   [2:0] read_kernel_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] read_kernel_U0_m_axi_gmem1_AWBURST;
wire   [1:0] read_kernel_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] read_kernel_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] read_kernel_U0_m_axi_gmem1_AWPROT;
wire   [3:0] read_kernel_U0_m_axi_gmem1_AWQOS;
wire   [3:0] read_kernel_U0_m_axi_gmem1_AWREGION;
wire   [0:0] read_kernel_U0_m_axi_gmem1_AWUSER;
wire    read_kernel_U0_m_axi_gmem1_WVALID;
wire   [31:0] read_kernel_U0_m_axi_gmem1_WDATA;
wire   [3:0] read_kernel_U0_m_axi_gmem1_WSTRB;
wire    read_kernel_U0_m_axi_gmem1_WLAST;
wire   [0:0] read_kernel_U0_m_axi_gmem1_WID;
wire   [0:0] read_kernel_U0_m_axi_gmem1_WUSER;
wire    read_kernel_U0_m_axi_gmem1_ARVALID;
wire   [63:0] read_kernel_U0_m_axi_gmem1_ARADDR;
wire   [0:0] read_kernel_U0_m_axi_gmem1_ARID;
wire   [31:0] read_kernel_U0_m_axi_gmem1_ARLEN;
wire   [2:0] read_kernel_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] read_kernel_U0_m_axi_gmem1_ARBURST;
wire   [1:0] read_kernel_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] read_kernel_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] read_kernel_U0_m_axi_gmem1_ARPROT;
wire   [3:0] read_kernel_U0_m_axi_gmem1_ARQOS;
wire   [3:0] read_kernel_U0_m_axi_gmem1_ARREGION;
wire   [0:0] read_kernel_U0_m_axi_gmem1_ARUSER;
wire    read_kernel_U0_m_axi_gmem1_RREADY;
wire    read_kernel_U0_m_axi_gmem1_BREADY;
wire    read_kernel_U0_o_iter_read;
wire    read_kernel_U0_ptr_kernel_read;
wire   [4607:0] read_kernel_U0_out_read_kernel_din;
wire    read_kernel_U0_out_read_kernel_write;
wire    read_data_channels_gihwcpi_U0_ap_start;
wire    read_data_channels_gihwcpi_U0_ap_done;
wire    read_data_channels_gihwcpi_U0_ap_continue;
wire    read_data_channels_gihwcpi_U0_ap_idle;
wire    read_data_channels_gihwcpi_U0_ap_ready;
wire    read_data_channels_gihwcpi_U0_start_out;
wire    read_data_channels_gihwcpi_U0_start_write;
wire    read_data_channels_gihwcpi_U0_m_axi_gmem_AWVALID;
wire   [63:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWADDR;
wire   [0:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWID;
wire   [31:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWLEN;
wire   [2:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWSIZE;
wire   [1:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWBURST;
wire   [1:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWLOCK;
wire   [3:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWCACHE;
wire   [2:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWPROT;
wire   [3:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWQOS;
wire   [3:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWREGION;
wire   [0:0] read_data_channels_gihwcpi_U0_m_axi_gmem_AWUSER;
wire    read_data_channels_gihwcpi_U0_m_axi_gmem_WVALID;
wire   [127:0] read_data_channels_gihwcpi_U0_m_axi_gmem_WDATA;
wire   [15:0] read_data_channels_gihwcpi_U0_m_axi_gmem_WSTRB;
wire    read_data_channels_gihwcpi_U0_m_axi_gmem_WLAST;
wire   [0:0] read_data_channels_gihwcpi_U0_m_axi_gmem_WID;
wire   [0:0] read_data_channels_gihwcpi_U0_m_axi_gmem_WUSER;
wire    read_data_channels_gihwcpi_U0_m_axi_gmem_ARVALID;
wire   [63:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARADDR;
wire   [0:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARID;
wire   [31:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARLEN;
wire   [2:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARSIZE;
wire   [1:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARBURST;
wire   [1:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARLOCK;
wire   [3:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARCACHE;
wire   [2:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARPROT;
wire   [3:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARQOS;
wire   [3:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARREGION;
wire   [0:0] read_data_channels_gihwcpi_U0_m_axi_gmem_ARUSER;
wire    read_data_channels_gihwcpi_U0_m_axi_gmem_RREADY;
wire    read_data_channels_gihwcpi_U0_m_axi_gmem_BREADY;
wire    read_data_channels_gihwcpi_U0_global_offset_read;
wire    read_data_channels_gihwcpi_U0_ptr_data_read;
wire    read_data_channels_gihwcpi_U0_o_iter_read;
wire   [30:0] read_data_channels_gihwcpi_U0_o_iter_out_din;
wire    read_data_channels_gihwcpi_U0_o_iter_out_write;
wire   [127:0] read_data_channels_gihwcpi_U0_out_read_data_din;
wire    read_data_channels_gihwcpi_U0_out_read_data_write;
wire    input_buffer_U0_ap_start;
wire    input_buffer_U0_ap_done;
wire    input_buffer_U0_ap_continue;
wire    input_buffer_U0_ap_idle;
wire    input_buffer_U0_ap_ready;
wire    input_buffer_U0_o_iter_read;
wire   [30:0] input_buffer_U0_o_iter_out_din;
wire    input_buffer_U0_o_iter_out_write;
wire    input_buffer_U0_out_read_data_read;
wire   [127:0] input_buffer_U0_out_read_data_1_din;
wire    input_buffer_U0_out_read_data_1_write;
wire    direct_conv_U0_out_read_data_1_read;
wire    direct_conv_U0_out_read_kernel_read;
wire    direct_conv_U0_out_read_bias_read;
wire   [127:0] direct_conv_U0_out_conv_din;
wire    direct_conv_U0_out_conv_write;
wire    direct_conv_U0_ap_start;
wire    direct_conv_U0_ap_done;
wire    direct_conv_U0_ap_ready;
wire    direct_conv_U0_ap_idle;
wire    direct_conv_U0_ap_continue;
wire    relu_U0_ap_start;
wire    relu_U0_ap_done;
wire    relu_U0_ap_continue;
wire    relu_U0_ap_idle;
wire    relu_U0_ap_ready;
wire    relu_U0_start_out;
wire    relu_U0_start_write;
wire    relu_U0_enable_relu_read;
wire    relu_U0_out_conv_read;
wire   [127:0] relu_U0_out_relu_din;
wire    relu_U0_out_relu_write;
wire    batch_norm_U0_ap_start;
wire    batch_norm_U0_ap_done;
wire    batch_norm_U0_ap_continue;
wire    batch_norm_U0_ap_idle;
wire    batch_norm_U0_ap_ready;
wire    batch_norm_U0_start_out;
wire    batch_norm_U0_start_write;
wire    batch_norm_U0_out_relu_read;
wire   [127:0] batch_norm_U0_out_batch_norm_din;
wire    batch_norm_U0_out_batch_norm_write;
wire    pooling_U0_out_batch_norm_read;
wire   [127:0] pooling_U0_out_pooling_din;
wire    pooling_U0_out_pooling_write;
wire    pooling_U0_ap_start;
wire    pooling_U0_ap_done;
wire    pooling_U0_ap_ready;
wire    pooling_U0_ap_idle;
wire    pooling_U0_ap_continue;
wire    write_data_channels_gihwcpi_U0_ap_start;
wire    write_data_channels_gihwcpi_U0_ap_done;
wire    write_data_channels_gihwcpi_U0_ap_continue;
wire    write_data_channels_gihwcpi_U0_ap_idle;
wire    write_data_channels_gihwcpi_U0_ap_ready;
wire    write_data_channels_gihwcpi_U0_m_axi_gmem3_AWVALID;
wire   [63:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWADDR;
wire   [0:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWID;
wire   [31:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWLEN;
wire   [2:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWSIZE;
wire   [1:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWBURST;
wire   [1:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWLOCK;
wire   [3:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWCACHE;
wire   [2:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWPROT;
wire   [3:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWQOS;
wire   [3:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWREGION;
wire   [0:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_AWUSER;
wire    write_data_channels_gihwcpi_U0_m_axi_gmem3_WVALID;
wire   [127:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_WDATA;
wire   [15:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_WSTRB;
wire    write_data_channels_gihwcpi_U0_m_axi_gmem3_WLAST;
wire   [0:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_WID;
wire   [0:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_WUSER;
wire    write_data_channels_gihwcpi_U0_m_axi_gmem3_ARVALID;
wire   [63:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARADDR;
wire   [0:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARID;
wire   [31:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARLEN;
wire   [2:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARSIZE;
wire   [1:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARBURST;
wire   [1:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARLOCK;
wire   [3:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARCACHE;
wire   [2:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARPROT;
wire   [3:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARQOS;
wire   [3:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARREGION;
wire   [0:0] write_data_channels_gihwcpi_U0_m_axi_gmem3_ARUSER;
wire    write_data_channels_gihwcpi_U0_m_axi_gmem3_RREADY;
wire    write_data_channels_gihwcpi_U0_m_axi_gmem3_BREADY;
wire    write_data_channels_gihwcpi_U0_o_iter_read;
wire    write_data_channels_gihwcpi_U0_ptr_out_read;
wire    write_data_channels_gihwcpi_U0_out_pooling_read;
wire    ap_sync_continue;
wire    o_iter_c4_full_n;
wire   [30:0] o_iter_c4_dout;
wire    o_iter_c4_empty_n;
wire    global_offset_c5_full_n;
wire   [31:0] global_offset_c5_dout;
wire    global_offset_c5_empty_n;
wire    ptr_bias_c6_full_n;
wire   [63:0] ptr_bias_c6_dout;
wire    ptr_bias_c6_empty_n;
wire    ptr_kernel_c7_full_n;
wire   [63:0] ptr_kernel_c7_dout;
wire    ptr_kernel_c7_empty_n;
wire    ptr_data_c8_full_n;
wire   [63:0] ptr_data_c8_dout;
wire    ptr_data_c8_empty_n;
wire    enable_relu_c9_full_n;
wire   [31:0] enable_relu_c9_dout;
wire    enable_relu_c9_empty_n;
wire    ptr_out_c10_full_n;
wire   [63:0] ptr_out_c10_dout;
wire    ptr_out_c10_empty_n;
wire    o_iter_c1_full_n;
wire   [30:0] o_iter_c1_dout;
wire    o_iter_c1_empty_n;
wire    o_iter_c2_full_n;
wire   [30:0] o_iter_c2_dout;
wire    o_iter_c2_empty_n;
wire    o_iter_c3_full_n;
wire   [30:0] o_iter_c3_dout;
wire    o_iter_c3_empty_n;
wire    global_offset_c4_full_n;
wire   [31:0] global_offset_c4_dout;
wire    global_offset_c4_empty_n;
wire    ptr_bias_c_full_n;
wire   [63:0] ptr_bias_c_dout;
wire    ptr_bias_c_empty_n;
wire    ptr_kernel_c_full_n;
wire   [63:0] ptr_kernel_c_dout;
wire    ptr_kernel_c_empty_n;
wire    ptr_data_c_full_n;
wire   [63:0] ptr_data_c_dout;
wire    ptr_data_c_empty_n;
wire    enable_relu_c_full_n;
wire   [31:0] enable_relu_c_dout;
wire    enable_relu_c_empty_n;
wire    ptr_out_c_full_n;
wire   [63:0] ptr_out_c_dout;
wire    ptr_out_c_empty_n;
wire    out_read_bias_full_n;
wire   [127:0] out_read_bias_dout;
wire    out_read_bias_empty_n;
wire    out_read_kernel_full_n;
wire   [4607:0] out_read_kernel_dout;
wire    out_read_kernel_empty_n;
wire    o_iter_c5_full_n;
wire   [30:0] o_iter_c5_dout;
wire    o_iter_c5_empty_n;
wire    out_read_data_full_n;
wire   [127:0] out_read_data_dout;
wire    out_read_data_empty_n;
wire    o_iter_c6_full_n;
wire   [30:0] o_iter_c6_dout;
wire    o_iter_c6_empty_n;
wire    out_read_data_1_full_n;
wire   [127:0] out_read_data_1_dout;
wire    out_read_data_1_empty_n;
wire    out_conv_full_n;
wire   [127:0] out_conv_dout;
wire    out_conv_empty_n;
wire    out_relu_full_n;
wire   [127:0] out_relu_dout;
wire    out_relu_empty_n;
wire    out_batch_norm_full_n;
wire   [127:0] out_batch_norm_dout;
wire    out_batch_norm_empty_n;
wire    out_pooling_full_n;
wire   [127:0] out_pooling_dout;
wire    out_pooling_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready;
wire    ap_sync_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready;
reg    ap_sync_reg_read_bias_U0_ap_ready;
wire    ap_sync_read_bias_U0_ap_ready;
reg    ap_sync_reg_read_kernel_U0_ap_ready;
wire    ap_sync_read_kernel_U0_ap_ready;
reg    ap_sync_reg_read_data_channels_gihwcpi_U0_ap_ready;
wire    ap_sync_read_data_channels_gihwcpi_U0_ap_ready;
wire   [0:0] start_for_dataflow_in_loop_o_iter_loop_entry25_U0_din;
wire    start_for_dataflow_in_loop_o_iter_loop_entry25_U0_full_n;
wire   [0:0] start_for_dataflow_in_loop_o_iter_loop_entry25_U0_dout;
wire    start_for_dataflow_in_loop_o_iter_loop_entry25_U0_empty_n;
wire   [0:0] start_for_relu_U0_din;
wire    start_for_relu_U0_full_n;
wire   [0:0] start_for_relu_U0_dout;
wire    start_for_relu_U0_empty_n;
wire   [0:0] start_for_write_data_channels_gihwcpi_U0_din;
wire    start_for_write_data_channels_gihwcpi_U0_full_n;
wire   [0:0] start_for_write_data_channels_gihwcpi_U0_dout;
wire    start_for_write_data_channels_gihwcpi_U0_empty_n;
wire   [0:0] start_for_direct_conv_U0_din;
wire    start_for_direct_conv_U0_full_n;
wire   [0:0] start_for_direct_conv_U0_dout;
wire    start_for_direct_conv_U0_empty_n;
wire    read_kernel_U0_start_full_n;
wire    read_kernel_U0_start_write;
wire   [0:0] start_for_input_buffer_U0_din;
wire    start_for_input_buffer_U0_full_n;
wire   [0:0] start_for_input_buffer_U0_dout;
wire    start_for_input_buffer_U0_empty_n;
wire    input_buffer_U0_start_full_n;
wire    input_buffer_U0_start_write;
wire    direct_conv_U0_start_full_n;
wire    direct_conv_U0_start_write;
wire   [0:0] start_for_batch_norm_U0_din;
wire    start_for_batch_norm_U0_full_n;
wire   [0:0] start_for_batch_norm_U0_dout;
wire    start_for_batch_norm_U0_empty_n;
wire   [0:0] start_for_pooling_U0_din;
wire    start_for_pooling_U0_full_n;
wire   [0:0] start_for_pooling_U0_dout;
wire    start_for_pooling_U0_empty_n;
wire    pooling_U0_start_full_n;
wire    pooling_U0_start_write;
wire    write_data_channels_gihwcpi_U0_start_full_n;
wire    write_data_channels_gihwcpi_U0_start_write;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_bias_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_kernel_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_data_channels_gihwcpi_U0_ap_ready = 1'b0;
end

k_conv2D_dataflow_in_loop_o_iter_loop_entry8 dataflow_in_loop_o_iter_loop_entry8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dataflow_in_loop_o_iter_loop_entry8_U0_ap_start),
    .start_full_n(start_for_dataflow_in_loop_o_iter_loop_entry25_U0_full_n),
    .ap_done(dataflow_in_loop_o_iter_loop_entry8_U0_ap_done),
    .ap_continue(dataflow_in_loop_o_iter_loop_entry8_U0_ap_continue),
    .ap_idle(dataflow_in_loop_o_iter_loop_entry8_U0_ap_idle),
    .ap_ready(dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready),
    .start_out(dataflow_in_loop_o_iter_loop_entry8_U0_start_out),
    .start_write(dataflow_in_loop_o_iter_loop_entry8_U0_start_write),
    .o_iter(o_iter),
    .global_offset(global_offset),
    .ptr_bias(ptr_bias),
    .ptr_kernel(ptr_kernel),
    .ptr_data(ptr_data),
    .enable_relu(enable_relu),
    .ptr_out(ptr_out),
    .o_iter_out_din(dataflow_in_loop_o_iter_loop_entry8_U0_o_iter_out_din),
    .o_iter_out_full_n(o_iter_c4_full_n),
    .o_iter_out_write(dataflow_in_loop_o_iter_loop_entry8_U0_o_iter_out_write),
    .global_offset_out_din(dataflow_in_loop_o_iter_loop_entry8_U0_global_offset_out_din),
    .global_offset_out_full_n(global_offset_c5_full_n),
    .global_offset_out_write(dataflow_in_loop_o_iter_loop_entry8_U0_global_offset_out_write),
    .ptr_bias_out_din(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_bias_out_din),
    .ptr_bias_out_full_n(ptr_bias_c6_full_n),
    .ptr_bias_out_write(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_bias_out_write),
    .ptr_kernel_out_din(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_kernel_out_din),
    .ptr_kernel_out_full_n(ptr_kernel_c7_full_n),
    .ptr_kernel_out_write(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_kernel_out_write),
    .ptr_data_out_din(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_data_out_din),
    .ptr_data_out_full_n(ptr_data_c8_full_n),
    .ptr_data_out_write(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_data_out_write),
    .enable_relu_out_din(dataflow_in_loop_o_iter_loop_entry8_U0_enable_relu_out_din),
    .enable_relu_out_full_n(enable_relu_c9_full_n),
    .enable_relu_out_write(dataflow_in_loop_o_iter_loop_entry8_U0_enable_relu_out_write),
    .ptr_out_out_din(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_out_out_din),
    .ptr_out_out_full_n(ptr_out_c10_full_n),
    .ptr_out_out_write(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_out_out_write)
);

k_conv2D_dataflow_in_loop_o_iter_loop_entry25 dataflow_in_loop_o_iter_loop_entry25_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dataflow_in_loop_o_iter_loop_entry25_U0_ap_start),
    .start_full_n(dataflow_in_loop_o_iter_loop_entry25_U0_start_full_n),
    .ap_done(dataflow_in_loop_o_iter_loop_entry25_U0_ap_done),
    .ap_continue(dataflow_in_loop_o_iter_loop_entry25_U0_ap_continue),
    .ap_idle(dataflow_in_loop_o_iter_loop_entry25_U0_ap_idle),
    .ap_ready(dataflow_in_loop_o_iter_loop_entry25_U0_ap_ready),
    .start_out(dataflow_in_loop_o_iter_loop_entry25_U0_start_out),
    .start_write(dataflow_in_loop_o_iter_loop_entry25_U0_start_write),
    .o_iter_dout(o_iter_c4_dout),
    .o_iter_empty_n(o_iter_c4_empty_n),
    .o_iter_read(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_read),
    .global_offset_dout(global_offset_c5_dout),
    .global_offset_empty_n(global_offset_c5_empty_n),
    .global_offset_read(dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_read),
    .ptr_bias_dout(ptr_bias_c6_dout),
    .ptr_bias_empty_n(ptr_bias_c6_empty_n),
    .ptr_bias_read(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_bias_read),
    .ptr_kernel_dout(ptr_kernel_c7_dout),
    .ptr_kernel_empty_n(ptr_kernel_c7_empty_n),
    .ptr_kernel_read(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_kernel_read),
    .ptr_data_dout(ptr_data_c8_dout),
    .ptr_data_empty_n(ptr_data_c8_empty_n),
    .ptr_data_read(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_data_read),
    .enable_relu_dout(enable_relu_c9_dout),
    .enable_relu_empty_n(enable_relu_c9_empty_n),
    .enable_relu_read(dataflow_in_loop_o_iter_loop_entry25_U0_enable_relu_read),
    .ptr_out_dout(ptr_out_c10_dout),
    .ptr_out_empty_n(ptr_out_c10_empty_n),
    .ptr_out_read(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_out_read),
    .o_iter_out_din(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out_din),
    .o_iter_out_full_n(1'b1),
    .o_iter_out_write(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out_write),
    .o_iter_out1_din(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out1_din),
    .o_iter_out1_full_n(o_iter_c1_full_n),
    .o_iter_out1_write(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out1_write),
    .o_iter_out2_din(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out2_din),
    .o_iter_out2_full_n(o_iter_c2_full_n),
    .o_iter_out2_write(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out2_write),
    .o_iter_out3_din(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out3_din),
    .o_iter_out3_full_n(o_iter_c3_full_n),
    .o_iter_out3_write(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out3_write),
    .global_offset_out_din(dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_out_din),
    .global_offset_out_full_n(1'b1),
    .global_offset_out_write(dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_out_write),
    .global_offset_out4_din(dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_out4_din),
    .global_offset_out4_full_n(global_offset_c4_full_n),
    .global_offset_out4_write(dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_out4_write),
    .ptr_bias_out_din(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_bias_out_din),
    .ptr_bias_out_full_n(ptr_bias_c_full_n),
    .ptr_bias_out_write(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_bias_out_write),
    .ptr_kernel_out_din(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_kernel_out_din),
    .ptr_kernel_out_full_n(ptr_kernel_c_full_n),
    .ptr_kernel_out_write(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_kernel_out_write),
    .ptr_data_out_din(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_data_out_din),
    .ptr_data_out_full_n(ptr_data_c_full_n),
    .ptr_data_out_write(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_data_out_write),
    .enable_relu_out_din(dataflow_in_loop_o_iter_loop_entry25_U0_enable_relu_out_din),
    .enable_relu_out_full_n(enable_relu_c_full_n),
    .enable_relu_out_write(dataflow_in_loop_o_iter_loop_entry25_U0_enable_relu_out_write),
    .ptr_out_out_din(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_out_out_din),
    .ptr_out_out_full_n(ptr_out_c_full_n),
    .ptr_out_out_write(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_out_out_write)
);

k_conv2D_read_bias read_bias_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_bias_U0_ap_start),
    .start_full_n(start_for_direct_conv_U0_full_n),
    .ap_done(read_bias_U0_ap_done),
    .ap_continue(read_bias_U0_ap_continue),
    .ap_idle(read_bias_U0_ap_idle),
    .ap_ready(read_bias_U0_ap_ready),
    .start_out(read_bias_U0_start_out),
    .start_write(read_bias_U0_start_write),
    .m_axi_gmem2_AWVALID(read_bias_U0_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(read_bias_U0_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(read_bias_U0_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(read_bias_U0_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(read_bias_U0_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(read_bias_U0_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(read_bias_U0_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(read_bias_U0_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(read_bias_U0_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(read_bias_U0_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(read_bias_U0_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(read_bias_U0_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(read_bias_U0_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(read_bias_U0_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(read_bias_U0_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(read_bias_U0_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(read_bias_U0_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(read_bias_U0_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(read_bias_U0_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(read_bias_U0_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(read_bias_U0_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(read_bias_U0_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(read_bias_U0_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(read_bias_U0_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(read_bias_U0_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(read_bias_U0_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(read_bias_U0_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(read_bias_U0_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(read_bias_U0_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(read_bias_U0_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
    .m_axi_gmem2_RREADY(read_bias_U0_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(m_axi_gmem2_RDATA),
    .m_axi_gmem2_RLAST(m_axi_gmem2_RLAST),
    .m_axi_gmem2_RID(m_axi_gmem2_RID),
    .m_axi_gmem2_RUSER(m_axi_gmem2_RUSER),
    .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(read_bias_U0_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .o_iter_dout(o_iter_c1_dout),
    .o_iter_empty_n(o_iter_c1_empty_n),
    .o_iter_read(read_bias_U0_o_iter_read),
    .o_iter_first(o_iter_first),
    .ptr_bias_dout(ptr_bias_c_dout),
    .ptr_bias_empty_n(ptr_bias_c_empty_n),
    .ptr_bias_read(read_bias_U0_ptr_bias_read),
    .out_read_bias_din(read_bias_U0_out_read_bias_din),
    .out_read_bias_full_n(out_read_bias_full_n),
    .out_read_bias_write(read_bias_U0_out_read_bias_write)
);

k_conv2D_read_kernel read_kernel_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_kernel_U0_ap_start),
    .ap_done(read_kernel_U0_ap_done),
    .ap_continue(read_kernel_U0_ap_continue),
    .ap_idle(read_kernel_U0_ap_idle),
    .ap_ready(read_kernel_U0_ap_ready),
    .m_axi_gmem1_AWVALID(read_kernel_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(read_kernel_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(read_kernel_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(read_kernel_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(read_kernel_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(read_kernel_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(read_kernel_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(read_kernel_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(read_kernel_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(read_kernel_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(read_kernel_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(read_kernel_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(read_kernel_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(read_kernel_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(read_kernel_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(read_kernel_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(read_kernel_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(read_kernel_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(read_kernel_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(read_kernel_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(read_kernel_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(read_kernel_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(read_kernel_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(read_kernel_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(read_kernel_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(read_kernel_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(read_kernel_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(read_kernel_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(read_kernel_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(read_kernel_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
    .m_axi_gmem1_RREADY(read_kernel_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
    .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
    .m_axi_gmem1_RID(m_axi_gmem1_RID),
    .m_axi_gmem1_RUSER(m_axi_gmem1_RUSER),
    .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(read_kernel_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .I_ITER(I_ITER),
    .I(I),
    .o_iter_dout(o_iter_c2_dout),
    .o_iter_empty_n(o_iter_c2_empty_n),
    .o_iter_read(read_kernel_U0_o_iter_read),
    .o_iter_first(o_iter_first),
    .ptr_kernel_dout(ptr_kernel_c_dout),
    .ptr_kernel_empty_n(ptr_kernel_c_empty_n),
    .ptr_kernel_read(read_kernel_U0_ptr_kernel_read),
    .out_read_kernel_din(read_kernel_U0_out_read_kernel_din),
    .out_read_kernel_full_n(out_read_kernel_full_n),
    .out_read_kernel_write(read_kernel_U0_out_read_kernel_write)
);

k_conv2D_read_data_channels_gihwcpi read_data_channels_gihwcpi_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_data_channels_gihwcpi_U0_ap_start),
    .start_full_n(start_for_input_buffer_U0_full_n),
    .ap_done(read_data_channels_gihwcpi_U0_ap_done),
    .ap_continue(read_data_channels_gihwcpi_U0_ap_continue),
    .ap_idle(read_data_channels_gihwcpi_U0_ap_idle),
    .ap_ready(read_data_channels_gihwcpi_U0_ap_ready),
    .start_out(read_data_channels_gihwcpi_U0_start_out),
    .start_write(read_data_channels_gihwcpi_U0_start_write),
    .m_axi_gmem_AWVALID(read_data_channels_gihwcpi_U0_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(read_data_channels_gihwcpi_U0_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(read_data_channels_gihwcpi_U0_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(read_data_channels_gihwcpi_U0_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(read_data_channels_gihwcpi_U0_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(read_data_channels_gihwcpi_U0_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(read_data_channels_gihwcpi_U0_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(read_data_channels_gihwcpi_U0_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(read_data_channels_gihwcpi_U0_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(read_data_channels_gihwcpi_U0_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(read_data_channels_gihwcpi_U0_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(read_data_channels_gihwcpi_U0_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(read_data_channels_gihwcpi_U0_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(read_data_channels_gihwcpi_U0_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(read_data_channels_gihwcpi_U0_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(read_data_channels_gihwcpi_U0_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(read_data_channels_gihwcpi_U0_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(read_data_channels_gihwcpi_U0_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(read_data_channels_gihwcpi_U0_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(read_data_channels_gihwcpi_U0_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(read_data_channels_gihwcpi_U0_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(read_data_channels_gihwcpi_U0_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(read_data_channels_gihwcpi_U0_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(read_data_channels_gihwcpi_U0_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(read_data_channels_gihwcpi_U0_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(read_data_channels_gihwcpi_U0_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(read_data_channels_gihwcpi_U0_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(read_data_channels_gihwcpi_U0_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(read_data_channels_gihwcpi_U0_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(read_data_channels_gihwcpi_U0_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(read_data_channels_gihwcpi_U0_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(read_data_channels_gihwcpi_U0_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .enable_upper_padding(enable_upper_padding),
    .rows(rows),
    .enable_lower_padding(enable_lower_padding),
    .W(W),
    .I_ITER(I_ITER),
    .global_offset_dout(global_offset_c4_dout),
    .global_offset_empty_n(global_offset_c4_empty_n),
    .global_offset_read(read_data_channels_gihwcpi_U0_global_offset_read),
    .ptr_data_dout(ptr_data_c_dout),
    .ptr_data_empty_n(ptr_data_c_empty_n),
    .ptr_data_read(read_data_channels_gihwcpi_U0_ptr_data_read),
    .o_iter_dout(o_iter_c3_dout),
    .o_iter_empty_n(o_iter_c3_empty_n),
    .o_iter_read(read_data_channels_gihwcpi_U0_o_iter_read),
    .I(I),
    .o_iter_out_din(read_data_channels_gihwcpi_U0_o_iter_out_din),
    .o_iter_out_full_n(o_iter_c5_full_n),
    .o_iter_out_write(read_data_channels_gihwcpi_U0_o_iter_out_write),
    .out_read_data_din(read_data_channels_gihwcpi_U0_out_read_data_din),
    .out_read_data_full_n(out_read_data_full_n),
    .out_read_data_write(read_data_channels_gihwcpi_U0_out_read_data_write)
);

k_conv2D_input_buffer input_buffer_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(input_buffer_U0_ap_start),
    .ap_done(input_buffer_U0_ap_done),
    .ap_continue(input_buffer_U0_ap_continue),
    .ap_idle(input_buffer_U0_ap_idle),
    .ap_ready(input_buffer_U0_ap_ready),
    .enable_upper_padding(enable_upper_padding),
    .rows(rows),
    .enable_lower_padding(enable_lower_padding),
    .W(W),
    .I_ITER(I_ITER),
    .I(I),
    .o_iter_dout(o_iter_c5_dout),
    .o_iter_empty_n(o_iter_c5_empty_n),
    .o_iter_read(input_buffer_U0_o_iter_read),
    .o_iter_last(o_iter_last),
    .o_iter_first(o_iter_first),
    .o_iter_out_din(input_buffer_U0_o_iter_out_din),
    .o_iter_out_full_n(o_iter_c6_full_n),
    .o_iter_out_write(input_buffer_U0_o_iter_out_write),
    .out_read_data_dout(out_read_data_dout),
    .out_read_data_empty_n(out_read_data_empty_n),
    .out_read_data_read(input_buffer_U0_out_read_data_read),
    .out_read_data_1_din(input_buffer_U0_out_read_data_1_din),
    .out_read_data_1_full_n(out_read_data_1_full_n),
    .out_read_data_1_write(input_buffer_U0_out_read_data_1_write)
);

k_conv2D_direct_conv direct_conv_U0(
    .rows(rows),
    .W(W),
    .I_ITER(I_ITER),
    .enable_upper_padding(enable_upper_padding),
    .enable_lower_padding(enable_lower_padding),
    .out_read_data_1_dout(out_read_data_1_dout),
    .out_read_data_1_empty_n(out_read_data_1_empty_n),
    .out_read_data_1_read(direct_conv_U0_out_read_data_1_read),
    .out_read_kernel_dout(out_read_kernel_dout),
    .out_read_kernel_empty_n(out_read_kernel_empty_n),
    .out_read_kernel_read(direct_conv_U0_out_read_kernel_read),
    .out_read_bias_dout(out_read_bias_dout),
    .out_read_bias_empty_n(out_read_bias_empty_n),
    .out_read_bias_read(direct_conv_U0_out_read_bias_read),
    .out_conv_din(direct_conv_U0_out_conv_din),
    .out_conv_full_n(out_conv_full_n),
    .out_conv_write(direct_conv_U0_out_conv_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .enable_upper_padding_ap_vld(enable_upper_padding_ap_vld),
    .enable_lower_padding_ap_vld(enable_lower_padding_ap_vld),
    .ap_start(direct_conv_U0_ap_start),
    .rows_ap_vld(rows_ap_vld),
    .W_ap_vld(W_ap_vld),
    .I_ITER_ap_vld(I_ITER_ap_vld),
    .ap_done(direct_conv_U0_ap_done),
    .ap_ready(direct_conv_U0_ap_ready),
    .ap_idle(direct_conv_U0_ap_idle),
    .ap_continue(direct_conv_U0_ap_continue)
);

k_conv2D_relu relu_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_U0_ap_start),
    .start_full_n(start_for_batch_norm_U0_full_n),
    .ap_done(relu_U0_ap_done),
    .ap_continue(relu_U0_ap_continue),
    .ap_idle(relu_U0_ap_idle),
    .ap_ready(relu_U0_ap_ready),
    .start_out(relu_U0_start_out),
    .start_write(relu_U0_start_write),
    .enable_relu_dout(enable_relu_c_dout),
    .enable_relu_empty_n(enable_relu_c_empty_n),
    .enable_relu_read(relu_U0_enable_relu_read),
    .H(rows),
    .W(W),
    .out_conv_dout(out_conv_dout),
    .out_conv_empty_n(out_conv_empty_n),
    .out_conv_read(relu_U0_out_conv_read),
    .out_relu_din(relu_U0_out_relu_din),
    .out_relu_full_n(out_relu_full_n),
    .out_relu_write(relu_U0_out_relu_write)
);

k_conv2D_batch_norm batch_norm_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(batch_norm_U0_ap_start),
    .start_full_n(start_for_pooling_U0_full_n),
    .ap_done(batch_norm_U0_ap_done),
    .ap_continue(batch_norm_U0_ap_continue),
    .ap_idle(batch_norm_U0_ap_idle),
    .ap_ready(batch_norm_U0_ap_ready),
    .start_out(batch_norm_U0_start_out),
    .start_write(batch_norm_U0_start_write),
    .H(rows),
    .W(W),
    .out_relu_dout(out_relu_dout),
    .out_relu_empty_n(out_relu_empty_n),
    .out_relu_read(batch_norm_U0_out_relu_read),
    .out_batch_norm_din(batch_norm_U0_out_batch_norm_din),
    .out_batch_norm_full_n(out_batch_norm_full_n),
    .out_batch_norm_write(batch_norm_U0_out_batch_norm_write)
);

k_conv2D_pooling pooling_U0(
    .H(H),
    .W(W),
    .enable_maxpooling(enable_maxpooling),
    .enable_avgpooling(enable_avgpooling),
    .out_batch_norm_dout(out_batch_norm_dout),
    .out_batch_norm_empty_n(out_batch_norm_empty_n),
    .out_batch_norm_read(pooling_U0_out_batch_norm_read),
    .out_pooling_din(pooling_U0_out_pooling_din),
    .out_pooling_full_n(out_pooling_full_n),
    .out_pooling_write(pooling_U0_out_pooling_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .enable_avgpooling_ap_vld(enable_avgpooling_ap_vld),
    .enable_maxpooling_ap_vld(enable_maxpooling_ap_vld),
    .W_ap_vld(W_ap_vld),
    .H_ap_vld(H_ap_vld),
    .ap_start(pooling_U0_ap_start),
    .ap_done(pooling_U0_ap_done),
    .ap_ready(pooling_U0_ap_ready),
    .ap_idle(pooling_U0_ap_idle),
    .ap_continue(pooling_U0_ap_continue)
);

k_conv2D_write_data_channels_gihwcpi write_data_channels_gihwcpi_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(write_data_channels_gihwcpi_U0_ap_start),
    .ap_done(write_data_channels_gihwcpi_U0_ap_done),
    .ap_continue(write_data_channels_gihwcpi_U0_ap_continue),
    .ap_idle(write_data_channels_gihwcpi_U0_ap_idle),
    .ap_ready(write_data_channels_gihwcpi_U0_ap_ready),
    .m_axi_gmem3_AWVALID(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(m_axi_gmem3_AWREADY),
    .m_axi_gmem3_AWADDR(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(write_data_channels_gihwcpi_U0_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(write_data_channels_gihwcpi_U0_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(m_axi_gmem3_WREADY),
    .m_axi_gmem3_WDATA(write_data_channels_gihwcpi_U0_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(write_data_channels_gihwcpi_U0_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(write_data_channels_gihwcpi_U0_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(write_data_channels_gihwcpi_U0_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(write_data_channels_gihwcpi_U0_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(1'b0),
    .m_axi_gmem3_ARADDR(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(write_data_channels_gihwcpi_U0_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(1'b0),
    .m_axi_gmem3_RREADY(write_data_channels_gihwcpi_U0_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(128'd0),
    .m_axi_gmem3_RLAST(1'b0),
    .m_axi_gmem3_RID(1'd0),
    .m_axi_gmem3_RUSER(1'd0),
    .m_axi_gmem3_RRESP(2'd0),
    .m_axi_gmem3_BVALID(m_axi_gmem3_BVALID),
    .m_axi_gmem3_BREADY(write_data_channels_gihwcpi_U0_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(m_axi_gmem3_BRESP),
    .m_axi_gmem3_BID(m_axi_gmem3_BID),
    .m_axi_gmem3_BUSER(m_axi_gmem3_BUSER),
    .enable_avgpooling(enable_avgpooling),
    .enable_maxpooling(enable_maxpooling),
    .rows(rows),
    .W(W),
    .o_iter_dout(o_iter_c6_dout),
    .o_iter_empty_n(o_iter_c6_empty_n),
    .o_iter_read(write_data_channels_gihwcpi_U0_o_iter_read),
    .o_iter_first(o_iter_first),
    .ptr_out_dout(ptr_out_c_dout),
    .ptr_out_empty_n(ptr_out_c_empty_n),
    .ptr_out_read(write_data_channels_gihwcpi_U0_ptr_out_read),
    .out_pooling_dout(out_pooling_dout),
    .out_pooling_empty_n(out_pooling_empty_n),
    .out_pooling_read(write_data_channels_gihwcpi_U0_out_pooling_read)
);

k_conv2D_fifo_w31_d2_S o_iter_c4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry8_U0_o_iter_out_din),
    .if_full_n(o_iter_c4_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry8_U0_o_iter_out_write),
    .if_dout(o_iter_c4_dout),
    .if_empty_n(o_iter_c4_empty_n),
    .if_read(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_read)
);

k_conv2D_fifo_w32_d2_S_x0 global_offset_c5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry8_U0_global_offset_out_din),
    .if_full_n(global_offset_c5_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry8_U0_global_offset_out_write),
    .if_dout(global_offset_c5_dout),
    .if_empty_n(global_offset_c5_empty_n),
    .if_read(dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_read)
);

k_conv2D_fifo_w64_d2_S ptr_bias_c6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_bias_out_din),
    .if_full_n(ptr_bias_c6_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_bias_out_write),
    .if_dout(ptr_bias_c6_dout),
    .if_empty_n(ptr_bias_c6_empty_n),
    .if_read(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_bias_read)
);

k_conv2D_fifo_w64_d2_S ptr_kernel_c7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_kernel_out_din),
    .if_full_n(ptr_kernel_c7_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_kernel_out_write),
    .if_dout(ptr_kernel_c7_dout),
    .if_empty_n(ptr_kernel_c7_empty_n),
    .if_read(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_kernel_read)
);

k_conv2D_fifo_w64_d2_S ptr_data_c8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_data_out_din),
    .if_full_n(ptr_data_c8_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_data_out_write),
    .if_dout(ptr_data_c8_dout),
    .if_empty_n(ptr_data_c8_empty_n),
    .if_read(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_data_read)
);

k_conv2D_fifo_w32_d2_S_x0 enable_relu_c9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry8_U0_enable_relu_out_din),
    .if_full_n(enable_relu_c9_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry8_U0_enable_relu_out_write),
    .if_dout(enable_relu_c9_dout),
    .if_empty_n(enable_relu_c9_empty_n),
    .if_read(dataflow_in_loop_o_iter_loop_entry25_U0_enable_relu_read)
);

k_conv2D_fifo_w64_d2_S ptr_out_c10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_out_out_din),
    .if_full_n(ptr_out_c10_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry8_U0_ptr_out_out_write),
    .if_dout(ptr_out_c10_dout),
    .if_empty_n(ptr_out_c10_empty_n),
    .if_read(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_out_read)
);

k_conv2D_fifo_w31_d2_S o_iter_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out1_din),
    .if_full_n(o_iter_c1_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out1_write),
    .if_dout(o_iter_c1_dout),
    .if_empty_n(o_iter_c1_empty_n),
    .if_read(read_bias_U0_o_iter_read)
);

k_conv2D_fifo_w31_d2_S o_iter_c2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out2_din),
    .if_full_n(o_iter_c2_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out2_write),
    .if_dout(o_iter_c2_dout),
    .if_empty_n(o_iter_c2_empty_n),
    .if_read(read_kernel_U0_o_iter_read)
);

k_conv2D_fifo_w31_d2_S o_iter_c3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out3_din),
    .if_full_n(o_iter_c3_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_o_iter_out3_write),
    .if_dout(o_iter_c3_dout),
    .if_empty_n(o_iter_c3_empty_n),
    .if_read(read_data_channels_gihwcpi_U0_o_iter_read)
);

k_conv2D_fifo_w32_d2_S_x0 global_offset_c4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_out4_din),
    .if_full_n(global_offset_c4_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_global_offset_out4_write),
    .if_dout(global_offset_c4_dout),
    .if_empty_n(global_offset_c4_empty_n),
    .if_read(read_data_channels_gihwcpi_U0_global_offset_read)
);

k_conv2D_fifo_w64_d2_S ptr_bias_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_bias_out_din),
    .if_full_n(ptr_bias_c_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_bias_out_write),
    .if_dout(ptr_bias_c_dout),
    .if_empty_n(ptr_bias_c_empty_n),
    .if_read(read_bias_U0_ptr_bias_read)
);

k_conv2D_fifo_w64_d2_S ptr_kernel_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_kernel_out_din),
    .if_full_n(ptr_kernel_c_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_kernel_out_write),
    .if_dout(ptr_kernel_c_dout),
    .if_empty_n(ptr_kernel_c_empty_n),
    .if_read(read_kernel_U0_ptr_kernel_read)
);

k_conv2D_fifo_w64_d2_S ptr_data_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_data_out_din),
    .if_full_n(ptr_data_c_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_data_out_write),
    .if_dout(ptr_data_c_dout),
    .if_empty_n(ptr_data_c_empty_n),
    .if_read(read_data_channels_gihwcpi_U0_ptr_data_read)
);

k_conv2D_fifo_w32_d5_S enable_relu_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry25_U0_enable_relu_out_din),
    .if_full_n(enable_relu_c_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_enable_relu_out_write),
    .if_dout(enable_relu_c_dout),
    .if_empty_n(enable_relu_c_empty_n),
    .if_read(relu_U0_enable_relu_read)
);

k_conv2D_fifo_w64_d8_S ptr_out_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_out_out_din),
    .if_full_n(ptr_out_c_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_ptr_out_out_write),
    .if_dout(ptr_out_c_dout),
    .if_empty_n(ptr_out_c_empty_n),
    .if_read(write_data_channels_gihwcpi_U0_ptr_out_read)
);

k_conv2D_fifo_w128_d4_S_x out_read_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_bias_U0_out_read_bias_din),
    .if_full_n(out_read_bias_full_n),
    .if_write(read_bias_U0_out_read_bias_write),
    .if_dout(out_read_bias_dout),
    .if_empty_n(out_read_bias_empty_n),
    .if_read(direct_conv_U0_out_read_bias_read)
);

k_conv2D_fifo_w4608_d4_A out_read_kernel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_kernel_U0_out_read_kernel_din),
    .if_full_n(out_read_kernel_full_n),
    .if_write(read_kernel_U0_out_read_kernel_write),
    .if_dout(out_read_kernel_dout),
    .if_empty_n(out_read_kernel_empty_n),
    .if_read(direct_conv_U0_out_read_kernel_read)
);

k_conv2D_fifo_w31_d2_S o_iter_c5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_channels_gihwcpi_U0_o_iter_out_din),
    .if_full_n(o_iter_c5_full_n),
    .if_write(read_data_channels_gihwcpi_U0_o_iter_out_write),
    .if_dout(o_iter_c5_dout),
    .if_empty_n(o_iter_c5_empty_n),
    .if_read(input_buffer_U0_o_iter_read)
);

k_conv2D_fifo_w128_d4_S_x out_read_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_data_channels_gihwcpi_U0_out_read_data_din),
    .if_full_n(out_read_data_full_n),
    .if_write(read_data_channels_gihwcpi_U0_out_read_data_write),
    .if_dout(out_read_data_dout),
    .if_empty_n(out_read_data_empty_n),
    .if_read(input_buffer_U0_out_read_data_read)
);

k_conv2D_fifo_w31_d6_S o_iter_c6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(input_buffer_U0_o_iter_out_din),
    .if_full_n(o_iter_c6_full_n),
    .if_write(input_buffer_U0_o_iter_out_write),
    .if_dout(o_iter_c6_dout),
    .if_empty_n(o_iter_c6_empty_n),
    .if_read(write_data_channels_gihwcpi_U0_o_iter_read)
);

k_conv2D_fifo_w128_d4_S_x out_read_data_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(input_buffer_U0_out_read_data_1_din),
    .if_full_n(out_read_data_1_full_n),
    .if_write(input_buffer_U0_out_read_data_1_write),
    .if_dout(out_read_data_1_dout),
    .if_empty_n(out_read_data_1_empty_n),
    .if_read(direct_conv_U0_out_read_data_1_read)
);

k_conv2D_fifo_w128_d4_S_x out_conv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(direct_conv_U0_out_conv_din),
    .if_full_n(out_conv_full_n),
    .if_write(direct_conv_U0_out_conv_write),
    .if_dout(out_conv_dout),
    .if_empty_n(out_conv_empty_n),
    .if_read(relu_U0_out_conv_read)
);

k_conv2D_fifo_w128_d4_S_x out_relu_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_out_relu_din),
    .if_full_n(out_relu_full_n),
    .if_write(relu_U0_out_relu_write),
    .if_dout(out_relu_dout),
    .if_empty_n(out_relu_empty_n),
    .if_read(batch_norm_U0_out_relu_read)
);

k_conv2D_fifo_w128_d4_S_x out_batch_norm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(batch_norm_U0_out_batch_norm_din),
    .if_full_n(out_batch_norm_full_n),
    .if_write(batch_norm_U0_out_batch_norm_write),
    .if_dout(out_batch_norm_dout),
    .if_empty_n(out_batch_norm_empty_n),
    .if_read(pooling_U0_out_batch_norm_read)
);

k_conv2D_fifo_w128_d4_S_x out_pooling_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling_U0_out_pooling_din),
    .if_full_n(out_pooling_full_n),
    .if_write(pooling_U0_out_pooling_write),
    .if_dout(out_pooling_dout),
    .if_empty_n(out_pooling_empty_n),
    .if_read(write_data_channels_gihwcpi_U0_out_pooling_read)
);

k_conv2D_start_for_dataflow_in_loop_o_iter_loop_entry25_U0 start_for_dataflow_in_loop_o_iter_loop_entry25_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dataflow_in_loop_o_iter_loop_entry25_U0_din),
    .if_full_n(start_for_dataflow_in_loop_o_iter_loop_entry25_U0_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry8_U0_start_write),
    .if_dout(start_for_dataflow_in_loop_o_iter_loop_entry25_U0_dout),
    .if_empty_n(start_for_dataflow_in_loop_o_iter_loop_entry25_U0_empty_n),
    .if_read(dataflow_in_loop_o_iter_loop_entry25_U0_ap_ready)
);

k_conv2D_start_for_relu_U0 start_for_relu_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_U0_din),
    .if_full_n(start_for_relu_U0_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_start_write),
    .if_dout(start_for_relu_U0_dout),
    .if_empty_n(start_for_relu_U0_empty_n),
    .if_read(relu_U0_ap_ready)
);

k_conv2D_start_for_write_data_channels_gihwcpi_U0 start_for_write_data_channels_gihwcpi_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_write_data_channels_gihwcpi_U0_din),
    .if_full_n(start_for_write_data_channels_gihwcpi_U0_full_n),
    .if_write(dataflow_in_loop_o_iter_loop_entry25_U0_start_write),
    .if_dout(start_for_write_data_channels_gihwcpi_U0_dout),
    .if_empty_n(start_for_write_data_channels_gihwcpi_U0_empty_n),
    .if_read(write_data_channels_gihwcpi_U0_ap_ready)
);

k_conv2D_start_for_direct_conv_U0 start_for_direct_conv_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_direct_conv_U0_din),
    .if_full_n(start_for_direct_conv_U0_full_n),
    .if_write(read_bias_U0_start_write),
    .if_dout(start_for_direct_conv_U0_dout),
    .if_empty_n(start_for_direct_conv_U0_empty_n),
    .if_read(direct_conv_U0_ap_ready)
);

k_conv2D_start_for_input_buffer_U0 start_for_input_buffer_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_input_buffer_U0_din),
    .if_full_n(start_for_input_buffer_U0_full_n),
    .if_write(read_data_channels_gihwcpi_U0_start_write),
    .if_dout(start_for_input_buffer_U0_dout),
    .if_empty_n(start_for_input_buffer_U0_empty_n),
    .if_read(input_buffer_U0_ap_ready)
);

k_conv2D_start_for_batch_norm_U0 start_for_batch_norm_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_batch_norm_U0_din),
    .if_full_n(start_for_batch_norm_U0_full_n),
    .if_write(relu_U0_start_write),
    .if_dout(start_for_batch_norm_U0_dout),
    .if_empty_n(start_for_batch_norm_U0_empty_n),
    .if_read(batch_norm_U0_ap_ready)
);

k_conv2D_start_for_pooling_U0 start_for_pooling_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling_U0_din),
    .if_full_n(start_for_pooling_U0_full_n),
    .if_write(batch_norm_U0_start_write),
    .if_dout(start_for_pooling_U0_dout),
    .if_empty_n(start_for_pooling_U0_empty_n),
    .if_read(pooling_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready <= ap_sync_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_read_bias_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_bias_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_bias_U0_ap_ready <= ap_sync_read_bias_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_read_data_channels_gihwcpi_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_data_channels_gihwcpi_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_data_channels_gihwcpi_U0_ap_ready <= ap_sync_read_data_channels_gihwcpi_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_read_kernel_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_kernel_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_kernel_U0_ap_ready <= ap_sync_read_kernel_U0_ap_ready;
        end
    end
end

assign ap_done = write_data_channels_gihwcpi_U0_ap_done;

assign ap_idle = (write_data_channels_gihwcpi_U0_ap_idle & relu_U0_ap_idle & read_kernel_U0_ap_idle & read_data_channels_gihwcpi_U0_ap_idle & read_bias_U0_ap_idle & pooling_U0_ap_idle & input_buffer_U0_ap_idle & direct_conv_U0_ap_idle & dataflow_in_loop_o_iter_loop_entry8_U0_ap_idle & dataflow_in_loop_o_iter_loop_entry25_U0_ap_idle & batch_norm_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready = (dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready | ap_sync_reg_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready);

assign ap_sync_done = write_data_channels_gihwcpi_U0_ap_done;

assign ap_sync_read_bias_U0_ap_ready = (read_bias_U0_ap_ready | ap_sync_reg_read_bias_U0_ap_ready);

assign ap_sync_read_data_channels_gihwcpi_U0_ap_ready = (read_data_channels_gihwcpi_U0_ap_ready | ap_sync_reg_read_data_channels_gihwcpi_U0_ap_ready);

assign ap_sync_read_kernel_U0_ap_ready = (read_kernel_U0_ap_ready | ap_sync_reg_read_kernel_U0_ap_ready);

assign ap_sync_ready = (ap_sync_read_kernel_U0_ap_ready & ap_sync_read_data_channels_gihwcpi_U0_ap_ready & ap_sync_read_bias_U0_ap_ready & ap_sync_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready);

assign batch_norm_U0_ap_continue = 1'b1;

assign batch_norm_U0_ap_start = start_for_batch_norm_U0_empty_n;

assign dataflow_in_loop_o_iter_loop_entry25_U0_ap_continue = 1'b1;

assign dataflow_in_loop_o_iter_loop_entry25_U0_ap_start = start_for_dataflow_in_loop_o_iter_loop_entry25_U0_empty_n;

assign dataflow_in_loop_o_iter_loop_entry25_U0_start_full_n = (start_for_write_data_channels_gihwcpi_U0_full_n & start_for_relu_U0_full_n);

assign dataflow_in_loop_o_iter_loop_entry8_U0_ap_continue = 1'b1;

assign dataflow_in_loop_o_iter_loop_entry8_U0_ap_start = ((ap_sync_reg_dataflow_in_loop_o_iter_loop_entry8_U0_ap_ready ^ 1'b1) & ap_start);

assign direct_conv_U0_ap_continue = 1'b1;

assign direct_conv_U0_ap_start = start_for_direct_conv_U0_empty_n;

assign direct_conv_U0_start_full_n = 1'b1;

assign direct_conv_U0_start_write = 1'b0;

assign input_buffer_U0_ap_continue = 1'b1;

assign input_buffer_U0_ap_start = start_for_input_buffer_U0_empty_n;

assign input_buffer_U0_start_full_n = 1'b1;

assign input_buffer_U0_start_write = 1'b0;

assign m_axi_gmem1_ARADDR = read_kernel_U0_m_axi_gmem1_ARADDR;

assign m_axi_gmem1_ARBURST = read_kernel_U0_m_axi_gmem1_ARBURST;

assign m_axi_gmem1_ARCACHE = read_kernel_U0_m_axi_gmem1_ARCACHE;

assign m_axi_gmem1_ARID = read_kernel_U0_m_axi_gmem1_ARID;

assign m_axi_gmem1_ARLEN = read_kernel_U0_m_axi_gmem1_ARLEN;

assign m_axi_gmem1_ARLOCK = read_kernel_U0_m_axi_gmem1_ARLOCK;

assign m_axi_gmem1_ARPROT = read_kernel_U0_m_axi_gmem1_ARPROT;

assign m_axi_gmem1_ARQOS = read_kernel_U0_m_axi_gmem1_ARQOS;

assign m_axi_gmem1_ARREGION = read_kernel_U0_m_axi_gmem1_ARREGION;

assign m_axi_gmem1_ARSIZE = read_kernel_U0_m_axi_gmem1_ARSIZE;

assign m_axi_gmem1_ARUSER = read_kernel_U0_m_axi_gmem1_ARUSER;

assign m_axi_gmem1_ARVALID = read_kernel_U0_m_axi_gmem1_ARVALID;

assign m_axi_gmem1_AWADDR = 64'd0;

assign m_axi_gmem1_AWBURST = 2'd0;

assign m_axi_gmem1_AWCACHE = 4'd0;

assign m_axi_gmem1_AWID = 1'd0;

assign m_axi_gmem1_AWLEN = 32'd0;

assign m_axi_gmem1_AWLOCK = 2'd0;

assign m_axi_gmem1_AWPROT = 3'd0;

assign m_axi_gmem1_AWQOS = 4'd0;

assign m_axi_gmem1_AWREGION = 4'd0;

assign m_axi_gmem1_AWSIZE = 3'd0;

assign m_axi_gmem1_AWUSER = 1'd0;

assign m_axi_gmem1_AWVALID = 1'b0;

assign m_axi_gmem1_BREADY = 1'b0;

assign m_axi_gmem1_RREADY = read_kernel_U0_m_axi_gmem1_RREADY;

assign m_axi_gmem1_WDATA = 32'd0;

assign m_axi_gmem1_WID = 1'd0;

assign m_axi_gmem1_WLAST = 1'b0;

assign m_axi_gmem1_WSTRB = 4'd0;

assign m_axi_gmem1_WUSER = 1'd0;

assign m_axi_gmem1_WVALID = 1'b0;

assign m_axi_gmem2_ARADDR = read_bias_U0_m_axi_gmem2_ARADDR;

assign m_axi_gmem2_ARBURST = read_bias_U0_m_axi_gmem2_ARBURST;

assign m_axi_gmem2_ARCACHE = read_bias_U0_m_axi_gmem2_ARCACHE;

assign m_axi_gmem2_ARID = read_bias_U0_m_axi_gmem2_ARID;

assign m_axi_gmem2_ARLEN = read_bias_U0_m_axi_gmem2_ARLEN;

assign m_axi_gmem2_ARLOCK = read_bias_U0_m_axi_gmem2_ARLOCK;

assign m_axi_gmem2_ARPROT = read_bias_U0_m_axi_gmem2_ARPROT;

assign m_axi_gmem2_ARQOS = read_bias_U0_m_axi_gmem2_ARQOS;

assign m_axi_gmem2_ARREGION = read_bias_U0_m_axi_gmem2_ARREGION;

assign m_axi_gmem2_ARSIZE = read_bias_U0_m_axi_gmem2_ARSIZE;

assign m_axi_gmem2_ARUSER = read_bias_U0_m_axi_gmem2_ARUSER;

assign m_axi_gmem2_ARVALID = read_bias_U0_m_axi_gmem2_ARVALID;

assign m_axi_gmem2_AWADDR = 64'd0;

assign m_axi_gmem2_AWBURST = 2'd0;

assign m_axi_gmem2_AWCACHE = 4'd0;

assign m_axi_gmem2_AWID = 1'd0;

assign m_axi_gmem2_AWLEN = 32'd0;

assign m_axi_gmem2_AWLOCK = 2'd0;

assign m_axi_gmem2_AWPROT = 3'd0;

assign m_axi_gmem2_AWQOS = 4'd0;

assign m_axi_gmem2_AWREGION = 4'd0;

assign m_axi_gmem2_AWSIZE = 3'd0;

assign m_axi_gmem2_AWUSER = 1'd0;

assign m_axi_gmem2_AWVALID = 1'b0;

assign m_axi_gmem2_BREADY = 1'b0;

assign m_axi_gmem2_RREADY = read_bias_U0_m_axi_gmem2_RREADY;

assign m_axi_gmem2_WDATA = 128'd0;

assign m_axi_gmem2_WID = 1'd0;

assign m_axi_gmem2_WLAST = 1'b0;

assign m_axi_gmem2_WSTRB = 16'd0;

assign m_axi_gmem2_WUSER = 1'd0;

assign m_axi_gmem2_WVALID = 1'b0;

assign m_axi_gmem3_ARADDR = 64'd0;

assign m_axi_gmem3_ARBURST = 2'd0;

assign m_axi_gmem3_ARCACHE = 4'd0;

assign m_axi_gmem3_ARID = 1'd0;

assign m_axi_gmem3_ARLEN = 32'd0;

assign m_axi_gmem3_ARLOCK = 2'd0;

assign m_axi_gmem3_ARPROT = 3'd0;

assign m_axi_gmem3_ARQOS = 4'd0;

assign m_axi_gmem3_ARREGION = 4'd0;

assign m_axi_gmem3_ARSIZE = 3'd0;

assign m_axi_gmem3_ARUSER = 1'd0;

assign m_axi_gmem3_ARVALID = 1'b0;

assign m_axi_gmem3_AWADDR = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWADDR;

assign m_axi_gmem3_AWBURST = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWBURST;

assign m_axi_gmem3_AWCACHE = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWCACHE;

assign m_axi_gmem3_AWID = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWID;

assign m_axi_gmem3_AWLEN = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWLEN;

assign m_axi_gmem3_AWLOCK = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWLOCK;

assign m_axi_gmem3_AWPROT = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWPROT;

assign m_axi_gmem3_AWQOS = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWQOS;

assign m_axi_gmem3_AWREGION = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWREGION;

assign m_axi_gmem3_AWSIZE = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWSIZE;

assign m_axi_gmem3_AWUSER = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWUSER;

assign m_axi_gmem3_AWVALID = write_data_channels_gihwcpi_U0_m_axi_gmem3_AWVALID;

assign m_axi_gmem3_BREADY = write_data_channels_gihwcpi_U0_m_axi_gmem3_BREADY;

assign m_axi_gmem3_RREADY = 1'b0;

assign m_axi_gmem3_WDATA = write_data_channels_gihwcpi_U0_m_axi_gmem3_WDATA;

assign m_axi_gmem3_WID = write_data_channels_gihwcpi_U0_m_axi_gmem3_WID;

assign m_axi_gmem3_WLAST = write_data_channels_gihwcpi_U0_m_axi_gmem3_WLAST;

assign m_axi_gmem3_WSTRB = write_data_channels_gihwcpi_U0_m_axi_gmem3_WSTRB;

assign m_axi_gmem3_WUSER = write_data_channels_gihwcpi_U0_m_axi_gmem3_WUSER;

assign m_axi_gmem3_WVALID = write_data_channels_gihwcpi_U0_m_axi_gmem3_WVALID;

assign m_axi_gmem_ARADDR = read_data_channels_gihwcpi_U0_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = read_data_channels_gihwcpi_U0_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = read_data_channels_gihwcpi_U0_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = read_data_channels_gihwcpi_U0_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = read_data_channels_gihwcpi_U0_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = read_data_channels_gihwcpi_U0_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = read_data_channels_gihwcpi_U0_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = read_data_channels_gihwcpi_U0_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = read_data_channels_gihwcpi_U0_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = read_data_channels_gihwcpi_U0_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = read_data_channels_gihwcpi_U0_m_axi_gmem_ARUSER;

assign m_axi_gmem_ARVALID = read_data_channels_gihwcpi_U0_m_axi_gmem_ARVALID;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_RREADY = read_data_channels_gihwcpi_U0_m_axi_gmem_RREADY;

assign m_axi_gmem_WDATA = 128'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 16'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign pooling_U0_ap_continue = 1'b1;

assign pooling_U0_ap_start = start_for_pooling_U0_empty_n;

assign pooling_U0_start_full_n = 1'b1;

assign pooling_U0_start_write = 1'b0;

assign read_bias_U0_ap_continue = 1'b1;

assign read_bias_U0_ap_start = ((ap_sync_reg_read_bias_U0_ap_ready ^ 1'b1) & ap_start);

assign read_data_channels_gihwcpi_U0_ap_continue = 1'b1;

assign read_data_channels_gihwcpi_U0_ap_start = ((ap_sync_reg_read_data_channels_gihwcpi_U0_ap_ready ^ 1'b1) & ap_start);

assign read_kernel_U0_ap_continue = 1'b1;

assign read_kernel_U0_ap_start = ((ap_sync_reg_read_kernel_U0_ap_ready ^ 1'b1) & ap_start);

assign read_kernel_U0_start_full_n = 1'b1;

assign read_kernel_U0_start_write = 1'b0;

assign relu_U0_ap_continue = 1'b1;

assign relu_U0_ap_start = start_for_relu_U0_empty_n;

assign start_for_batch_norm_U0_din = 1'b1;

assign start_for_dataflow_in_loop_o_iter_loop_entry25_U0_din = 1'b1;

assign start_for_direct_conv_U0_din = 1'b1;

assign start_for_input_buffer_U0_din = 1'b1;

assign start_for_pooling_U0_din = 1'b1;

assign start_for_relu_U0_din = 1'b1;

assign start_for_write_data_channels_gihwcpi_U0_din = 1'b1;

assign write_data_channels_gihwcpi_U0_ap_continue = ap_continue;

assign write_data_channels_gihwcpi_U0_ap_start = start_for_write_data_channels_gihwcpi_U0_empty_n;

assign write_data_channels_gihwcpi_U0_start_full_n = 1'b1;

assign write_data_channels_gihwcpi_U0_start_write = 1'b0;

endmodule //k_conv2D_dataflow_in_loop_o_iter_loop
