Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/student/Documents/30431/MariaB/Lab4/CarryLA/Test1_isim_beh.exe" -prj "C:/Users/student/Documents/30431/MariaB/Lab4/CarryLA/Test1_beh.prj" "work.Test1" 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/Lab4/CarryLA/full_adder.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/Lab4/CarryLA/carry_block.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/Lab4/CarryLA/CarryLA.vhd" into library work
Parsing VHDL file "C:/Users/student/Documents/30431/MariaB/Lab4/CarryLA/Test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102636 KB
Fuse CPU Usage: 280 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity carry_block [carry_block_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity CarryLA [carryla_default]
Compiling architecture behavior of entity test1
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/student/Documents/30431/MariaB/Lab4/CarryLA/Test1_isim_beh.exe
Fuse Memory Usage: 116124 KB
Fuse CPU Usage: 389 ms
