vendor_name = ModelSim
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Pixels.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/VGA.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/sincronizadorV.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/sincronizadorH.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/controlador_color.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/clk_mitad_MHz.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Decoder.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Register_File.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Instruction_Memory.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Control_Unit.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Condition_Logic.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/sumador_nb.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/sumador_1b.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/shiftR.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/shiftL.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/restador_nb_test.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/restador_nb.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/negador_nb.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/negador_1b.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/Mux.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/multiplicador.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/modulo_nb.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/flag_overflow.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/flag_negativo.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/flag_cero.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/flag_carry.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/divisor_nb.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/decoc_1b_display_bin.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/c_xor.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/c_or.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/c_and.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU_test.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/Alu_4b_display.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ALU/ALU.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Memory_Management.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ROM.txt
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ROM.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/RAM.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Mux2_1.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/PC.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Extender.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/test/Memory_Management_test.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/test/Extender_test.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/ff_enable.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/condition_check.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/wrapper.vhd
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Pixel_On_Text2.vhd
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Pixel_On_Text.vhd
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/Font_Rom.vhd
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/VGA/text-module/commonPak.vhd
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/CPU_VGA.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/binfile.txt
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/MuxMOV.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/Imm_Rotation.sv
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/test/CPU_VGA_test.sv
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/braya/Desktop/taller de diseno/proyecto/verilog/db/Proyecto_cpu.cbx.xml
design_name = CPU_VGA
instance = comp, \R[0]~output , R[0]~output, CPU_VGA, 1
instance = comp, \R[1]~output , R[1]~output, CPU_VGA, 1
instance = comp, \R[2]~output , R[2]~output, CPU_VGA, 1
instance = comp, \R[3]~output , R[3]~output, CPU_VGA, 1
instance = comp, \R[4]~output , R[4]~output, CPU_VGA, 1
instance = comp, \R[5]~output , R[5]~output, CPU_VGA, 1
instance = comp, \R[6]~output , R[6]~output, CPU_VGA, 1
instance = comp, \R[7]~output , R[7]~output, CPU_VGA, 1
instance = comp, \G[0]~output , G[0]~output, CPU_VGA, 1
instance = comp, \G[1]~output , G[1]~output, CPU_VGA, 1
instance = comp, \G[2]~output , G[2]~output, CPU_VGA, 1
instance = comp, \G[3]~output , G[3]~output, CPU_VGA, 1
instance = comp, \G[4]~output , G[4]~output, CPU_VGA, 1
instance = comp, \G[5]~output , G[5]~output, CPU_VGA, 1
instance = comp, \G[6]~output , G[6]~output, CPU_VGA, 1
instance = comp, \G[7]~output , G[7]~output, CPU_VGA, 1
instance = comp, \B[0]~output , B[0]~output, CPU_VGA, 1
instance = comp, \B[1]~output , B[1]~output, CPU_VGA, 1
instance = comp, \B[2]~output , B[2]~output, CPU_VGA, 1
instance = comp, \B[3]~output , B[3]~output, CPU_VGA, 1
instance = comp, \B[4]~output , B[4]~output, CPU_VGA, 1
instance = comp, \B[5]~output , B[5]~output, CPU_VGA, 1
instance = comp, \B[6]~output , B[6]~output, CPU_VGA, 1
instance = comp, \B[7]~output , B[7]~output, CPU_VGA, 1
instance = comp, \hsync~output , hsync~output, CPU_VGA, 1
instance = comp, \vsync~output , vsync~output, CPU_VGA, 1
instance = comp, \clk2~output , clk2~output, CPU_VGA, 1
instance = comp, \blank~output , blank~output, CPU_VGA, 1
instance = comp, \sync~output , sync~output, CPU_VGA, 1
instance = comp, \clk~input , clk~input, CPU_VGA, 1
instance = comp, \vga|cmh|tiempo[0] , vga|cmh|tiempo[0], CPU_VGA, 1
instance = comp, \vga|cmh|tiempo[0]~0 , vga|cmh|tiempo[0]~0, CPU_VGA, 1
instance = comp, \vga|cmh|tiempo[0]~DUPLICATE , vga|cmh|tiempo[0]~DUPLICATE, CPU_VGA, 1
instance = comp, \vga|cmh|clk2~feeder , vga|cmh|clk2~feeder, CPU_VGA, 1
instance = comp, \vga|cmh|clk2 , vga|cmh|clk2, CPU_VGA, 1
instance = comp, \reset~input , reset~input, CPU_VGA, 1
instance = comp, \vga|sh|Add4~37 , vga|sh|Add4~37, CPU_VGA, 1
instance = comp, \vga|sh|contador[0] , vga|sh|contador[0], CPU_VGA, 1
instance = comp, \vga|sh|Add4~33 , vga|sh|Add4~33, CPU_VGA, 1
instance = comp, \vga|sh|contador[1] , vga|sh|contador[1], CPU_VGA, 1
instance = comp, \vga|sh|Add4~29 , vga|sh|Add4~29, CPU_VGA, 1
instance = comp, \vga|sh|contador[2] , vga|sh|contador[2], CPU_VGA, 1
instance = comp, \vga|sh|Add4~25 , vga|sh|Add4~25, CPU_VGA, 1
instance = comp, \vga|sh|contador[3] , vga|sh|contador[3], CPU_VGA, 1
instance = comp, \vga|sh|Add4~13 , vga|sh|Add4~13, CPU_VGA, 1
instance = comp, \vga|sh|contador[4]~feeder , vga|sh|contador[4]~feeder, CPU_VGA, 1
instance = comp, \vga|sh|contador[4] , vga|sh|contador[4], CPU_VGA, 1
instance = comp, \vga|sh|Add4~21 , vga|sh|Add4~21, CPU_VGA, 1
instance = comp, \vga|sh|contador[5] , vga|sh|contador[5], CPU_VGA, 1
instance = comp, \vga|sh|Add4~17 , vga|sh|Add4~17, CPU_VGA, 1
instance = comp, \vga|sh|contador[6]~feeder , vga|sh|contador[6]~feeder, CPU_VGA, 1
instance = comp, \vga|sh|contador[6]~DUPLICATE , vga|sh|contador[6]~DUPLICATE, CPU_VGA, 1
instance = comp, \vga|sh|Add4~9 , vga|sh|Add4~9, CPU_VGA, 1
instance = comp, \vga|sh|contador[7] , vga|sh|contador[7], CPU_VGA, 1
instance = comp, \vga|sh|Add4~5 , vga|sh|Add4~5, CPU_VGA, 1
instance = comp, \vga|sh|Add4~1 , vga|sh|Add4~1, CPU_VGA, 1
instance = comp, \vga|sh|contador[9] , vga|sh|contador[9], CPU_VGA, 1
instance = comp, \vga|sh|Equal0~0 , vga|sh|Equal0~0, CPU_VGA, 1
instance = comp, \vga|sh|Equal0~1 , vga|sh|Equal0~1, CPU_VGA, 1
instance = comp, \vga|sh|Equal0~2 , vga|sh|Equal0~2, CPU_VGA, 1
instance = comp, \vga|sh|contador[8]~DUPLICATE , vga|sh|contador[8]~DUPLICATE, CPU_VGA, 1
instance = comp, \vga|sh|contador[8]~feeder , vga|sh|contador[8]~feeder, CPU_VGA, 1
instance = comp, \vga|sh|contador[8] , vga|sh|contador[8], CPU_VGA, 1
instance = comp, \vga|sh|contador[6] , vga|sh|contador[6], CPU_VGA, 1
instance = comp, \vga|sh|contador[5]~DUPLICATE , vga|sh|contador[5]~DUPLICATE, CPU_VGA, 1
instance = comp, \vga|sh|always0~0 , vga|sh|always0~0, CPU_VGA, 1
instance = comp, \vga|sh|hsync , vga|sh|hsync, CPU_VGA, 1
instance = comp, \vga|sh|pasarlinea~feeder , vga|sh|pasarlinea~feeder, CPU_VGA, 1
instance = comp, \vga|sh|pasarlinea , vga|sh|pasarlinea, CPU_VGA, 1
instance = comp, \vga|sv|Add4~29 , vga|sv|Add4~29, CPU_VGA, 1
instance = comp, \vga|sv|contador[0] , vga|sv|contador[0], CPU_VGA, 1
instance = comp, \vga|sv|Add4~25 , vga|sv|Add4~25, CPU_VGA, 1
instance = comp, \vga|sv|contador[1] , vga|sv|contador[1], CPU_VGA, 1
instance = comp, \vga|sv|Add4~21 , vga|sv|Add4~21, CPU_VGA, 1
instance = comp, \vga|sv|contador[2]~feeder , vga|sv|contador[2]~feeder, CPU_VGA, 1
instance = comp, \vga|sv|contador[2]~DUPLICATE , vga|sv|contador[2]~DUPLICATE, CPU_VGA, 1
instance = comp, \vga|sv|Add4~37 , vga|sv|Add4~37, CPU_VGA, 1
instance = comp, \vga|sv|Add4~33 , vga|sv|Add4~33, CPU_VGA, 1
instance = comp, \vga|sv|contador[4]~DUPLICATE , vga|sv|contador[4]~DUPLICATE, CPU_VGA, 1
instance = comp, \vga|sv|Add4~17 , vga|sv|Add4~17, CPU_VGA, 1
instance = comp, \vga|sv|contador[5] , vga|sv|contador[5], CPU_VGA, 1
instance = comp, \vga|sv|Add4~13 , vga|sv|Add4~13, CPU_VGA, 1
instance = comp, \vga|sv|contador[6] , vga|sv|contador[6], CPU_VGA, 1
instance = comp, \vga|sv|Add4~9 , vga|sv|Add4~9, CPU_VGA, 1
instance = comp, \vga|sv|contador[7] , vga|sv|contador[7], CPU_VGA, 1
instance = comp, \vga|sv|Add4~5 , vga|sv|Add4~5, CPU_VGA, 1
instance = comp, \vga|sv|contador[8] , vga|sv|contador[8], CPU_VGA, 1
instance = comp, \vga|sv|Add4~1 , vga|sv|Add4~1, CPU_VGA, 1
instance = comp, \vga|sv|contador[9] , vga|sv|contador[9], CPU_VGA, 1
instance = comp, \vga|sv|Equal0~0 , vga|sv|Equal0~0, CPU_VGA, 1
instance = comp, \vga|sv|contador[2] , vga|sv|contador[2], CPU_VGA, 1
instance = comp, \vga|sv|contador[4] , vga|sv|contador[4], CPU_VGA, 1
instance = comp, \vga|sv|Equal0~1 , vga|sv|Equal0~1, CPU_VGA, 1
instance = comp, \vga|sv|contador[3] , vga|sv|contador[3], CPU_VGA, 1
instance = comp, \vga|sv|contador[3]~DUPLICATE , vga|sv|contador[3]~DUPLICATE, CPU_VGA, 1
instance = comp, \vga|sv|always0~0 , vga|sv|always0~0, CPU_VGA, 1
instance = comp, \vga|sv|contador[0]~DUPLICATE , vga|sv|contador[0]~DUPLICATE, CPU_VGA, 1
instance = comp, \vga|sv|always0~1 , vga|sv|always0~1, CPU_VGA, 1
instance = comp, \vga|sv|always0~2 , vga|sv|always0~2, CPU_VGA, 1
instance = comp, \vga|sv|vsync , vga|sv|vsync, CPU_VGA, 1
instance = comp, \vga|cc|blank~0 , vga|cc|blank~0, CPU_VGA, 1
instance = comp, \swxor2~input , swxor2~input, CPU_VGA, 1
instance = comp, \swxor1~input , swxor1~input, CPU_VGA, 1
instance = comp, \swxor0~input , swxor0~input, CPU_VGA, 1
instance = comp, \swxor~input , swxor~input, CPU_VGA, 1
instance = comp, \swnot~input , swnot~input, CPU_VGA, 1
instance = comp, \swadd~input , swadd~input, CPU_VGA, 1
instance = comp, \swinit~input , swinit~input, CPU_VGA, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, CPU_VGA, 1
