

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 9d593c780117c75dc13b4ad40902ff61  /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_1152/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_1152/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_1152/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_1152/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_1152/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_1152/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55716e29749e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_1152/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_bitfusion/12544_256_1152/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e29f270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e29f500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e29f790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e29fa20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e29fcb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e29ff40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e2a01d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e2a0460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e2a06e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e2a0960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e2a0be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e2a0e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e2a10e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e2a1360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e2a15e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55716e2a1860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a1a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a1ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a1ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a20e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a2300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a2520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a2740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a2960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a2b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a2da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a2fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a31e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a3400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a3620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a3840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55716e2a3a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e53b100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e53b140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e53b180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e53b1c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e53a380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e53b0e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e2a6900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e2a6920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e53b0e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e2a6904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55716e53b0f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7fff1d4a7a40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55716e29749e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (98,2,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 321421
gpu_sim_insn = 301106176
gpu_ipc =     936.7968
gpu_tot_sim_cycle = 321421
gpu_tot_sim_insn = 301106176
gpu_tot_ipc =     936.7968
gpu_tot_issued_cta = 196
gpu_occupancy = 12.4774% 
gpu_tot_occupancy = 12.4774% 
max_total_param_size = 0
gpu_stall_dramfull = 415151
gpu_stall_icnt2sh    = 362
partiton_level_parallism =      12.4885
partiton_level_parallism_total  =      12.4885
partiton_level_parallism_util =      16.2047
partiton_level_parallism_util_total  =      16.2047
L2_BW  =     452.3850 GB/Sec
L2_BW_total  =     452.3850 GB/Sec
gpu_total_sim_rate=130801

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[1]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2240
	L1D_cache_core[2]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 410
	L1D_cache_core[3]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2912
	L1D_cache_core[4]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693
	L1D_cache_core[5]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1617
	L1D_cache_core[6]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 885
	L1D_cache_core[7]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 229
	L1D_cache_core[8]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1561
	L1D_cache_core[9]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1579
	L1D_cache_core[10]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1029
	L1D_cache_core[11]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 980
	L1D_cache_core[12]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1733
	L1D_cache_core[13]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 968
	L1D_cache_core[14]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 634
	L1D_cache_core[15]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[16]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[17]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1905
	L1D_cache_core[18]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[19]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 437
	L1D_cache_core[20]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[21]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1478
	L1D_cache_core[22]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 904
	L1D_cache_core[23]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 671
	L1D_cache_core[24]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1367
	L1D_cache_core[25]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[26]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1431
	L1D_cache_core[27]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 284
	L1D_cache_core[28]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1064
	L1D_cache_core[29]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2320
	L1D_cache_core[30]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2072
	L1D_cache_core[31]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 883
	L1D_cache_core[32]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1038
	L1D_cache_core[33]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 257
	L1D_cache_core[34]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643
	L1D_cache_core[35]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 704
	L1D_cache_core[36]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1526
	L1D_cache_core[37]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 679
	L1D_cache_core[38]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 234
	L1D_cache_core[39]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2060
	L1D_cache_core[40]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 700
	L1D_cache_core[41]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[42]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 253
	L1D_cache_core[43]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 196
	L1D_cache_core[44]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 916
	L1D_cache_core[45]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1132
	L1D_cache_core[46]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 450
	L1D_cache_core[47]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1331
	L1D_cache_core[48]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 182
	L1D_cache_core[49]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 713
	L1D_cache_core[50]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 713
	L1D_cache_core[51]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 259
	L1D_cache_core[52]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 560
	L1D_cache_core[53]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 780
	L1D_cache_core[54]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1163
	L1D_cache_core[55]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 473
	L1D_cache_core[56]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 606
	L1D_cache_core[57]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 649
	L1D_cache_core[58]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 919
	L1D_cache_core[59]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 376
	L1D_cache_core[60]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 758
	L1D_cache_core[61]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 774
	L1D_cache_core[62]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 943
	L1D_cache_core[63]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1133
	L1D_cache_core[64]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 962
	L1D_cache_core[65]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1530
	L1D_cache_core[66]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 236
	L1D_cache_core[67]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1008
	L1D_cache_core[68]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 976
	L1D_cache_core[69]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1261
	L1D_cache_core[70]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 844
	L1D_cache_core[71]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1050
	L1D_cache_core[72]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[73]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 243
	L1D_cache_core[74]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1319
	L1D_cache_core[75]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 731
	L1D_cache_core[76]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 421
	L1D_cache_core[77]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 968
	L1D_cache_core[78]: Access = 61440, Miss = 61440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[79]: Access = 40960, Miss = 40960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1244
	L1D_total_cache_accesses = 4014080
	L1D_total_cache_misses = 4014080
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 70164
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.174
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3612672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 401408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 52654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3612672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17510
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 52654
ctas_completed 196, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
18501, 18501, 18501, 18501, 18501, 18501, 18501, 18501, 
gpgpu_n_tot_thrd_icount = 309435392
gpgpu_n_tot_w_icount = 9669856
gpgpu_n_stall_shd_mem = 5294900
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3612672
gpgpu_n_mem_write_global = 401408
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7225344
gpgpu_n_store_insn = 802816
gpgpu_n_shmem_insn = 30105600
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1103872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1467648
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3827252
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45332833	W0_Idle:4844139	W0_Scoreboard:23135168	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9669856
single_issue_nums: WS0:2417464	WS1:2417464	WS2:2417464	WS3:2417464	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28901376 {8:3612672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16056320 {40:401408,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 144506880 {40:3612672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3211264 {8:401408,}
maxmflatency = 4172 
max_icnt2mem_latency = 3779 
maxmrqlatency = 1207 
max_icnt2sh_latency = 978 
averagemflatency = 793 
avg_icnt2mem_latency = 361 
avg_mrq_latency = 65 
avg_icnt2sh_latency = 144 
mrq_lat_table:215425 	126204 	64644 	55481 	130658 	724633 	341413 	195956 	63542 	7137 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	84602 	926612 	2141663 	797080 	64115 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	407122 	416318 	551786 	722741 	850951 	859113 	176854 	29195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	678111 	267881 	266907 	329217 	401448 	507637 	667961 	695877 	199041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	182 	302 	46 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[1]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[2]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[3]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        16 
dram[4]:        12        12        12        12        12        12        12        16        12        12        12        12        12        12        12        12 
dram[5]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[6]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[7]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[8]:        12        12        12        12        12        12        12        16        12        12        12        12        12        12        12        12 
dram[9]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[10]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[11]:        12        12        12        12        12        12        12        12        12        12        12        16        12        12        12        12 
dram[12]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[13]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[14]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[15]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[16]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[17]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[18]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[19]:        12        12        12        12        12        12        16        12        12        12        12        12        12        12        12        12 
dram[20]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[21]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        16 
dram[22]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[23]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[24]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[25]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[26]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[27]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[28]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[29]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[30]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
dram[31]:        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12        12 
maximum service time to same row:
dram[0]:     12416     12919     13943     12344     13127     12866     13056     12071     12008     12412     12376     12563     12263     12348     12549     12291 
dram[1]:     11903     11917     12081     12503     12887     12210     12757     12369     11823     12936     13331     12492     11785     13553     12470     12091 
dram[2]:     12619     13250     12332     12238     12630     12488     12046     12578     11729     12357     12601     12677     12788     12806     13230     12664 
dram[3]:     12650     12517     12941     12914     13252     12495     12768     11895     11640     12466     13837     12001     12999     13236     12888     11970 
dram[4]:     12646     12057     12677     13166     12611     12851     12107     12855     12351     11802     12428     12619     13064     12360     12576     13194 
dram[5]:     11938     12508     12632     12515     12166     13226     12268     12529     12608     12031     12331     13738     13352     12178     12256     12962 
dram[6]:     12809     12351     12115     13270     12407     12992     12340     12019     12672     11721     12904     13605     12941     12982     12605     13311 
dram[7]:     13085     12461     12821     12034     12557     12340     11841     12712     12962     11845     12339     12704     13442     11995     12058     12447 
dram[8]:     12183     12397     12159     12400     12813     12195     12571     12363     11766     11970     12374     12099     12032     13432     12866     12731 
dram[9]:     12348     12733     11879     12618     12659     12435     12947     12365     11722     12337     12130     13058     12146     13404     13275     12636 
dram[10]:     12474     12472     12662     12593     12442     12920     12393     12150     11858     12557     13751     12046     12400     13126     12914     11992 
dram[11]:     12622     12919     12420     12240     12647     12863     12519     12886     11890     13043     12279     12977     12152     12418     13358     12304 
dram[12]:     12194     12332     12299     12556     12078     12978     12308     12689     12712     11962     12610     12644     13351     11689     12271     12872 
dram[13]:     12497     12065     13121     13531     12695     12578     12601     12761     12835     11531     12848     12655     13080     12641     12741     13089 
dram[14]:     12947     11858     12753     11999     12733     12568     12429     12840     12568     11913     11994     12713     13178     12548     11854     12974 
dram[15]:     12488     12002     12223     12713     12641     12367     12856     12025     12353     11717     12664     12494     13282     13001     12983     13430 
dram[16]:     12440     13192     12413     12597     12978     12400     12058     13147     12162     12365     12518     12688     12002     13007     12629     12753 
dram[17]:     12661     12579     12483     12382     12898     12520     12439     13345     11731     12034     12229     12689     13163     13169     12954     12303 
dram[18]:     12787     11949     12344     12883     12825     12433     12013     12745     12448     12021     12465     12562     12647     12232     12459     12801 
dram[19]:     12590     11927     12745     12473     12634     12427     12432     12679     12399     13338     13142     12808     12192     12341     12043     12182 
dram[20]:     12904     12537     12132     12513     12393     12810     13127     11999     11956     12472     12222     12139     13046     12396     12600     12376 
dram[21]:     12525     12426     12737     12725     12897     12510     13366     12219     12465     12500     12444     12547     13116     11982     13190     12444 
dram[22]:     12010     12654     12937     12754     12653     12709     12619     12042     12487     12398     13347     12521     13565     12226     13023     12641 
dram[23]:     12191     12489     12867     12716     12171     12702     12290     12146     12274     12751     12780     12964     12548     12883     12246     12640 
dram[24]:     12578     12003     12564     11930     13735     12939     12406     13583     12984     11917     12259     12681     13135     12831     12819     12267 
dram[25]:     12401     12912     12714     12688     13088     12472     12249     13203     12507     12427     13294     12440     12063     12994     12480     12257 
dram[26]:     12525     11984     12600     12288     13073     12195     12492     12667     12067     12558     12105     12102     12505     12870     12376     12239 
dram[27]:     12770     11957     11842     12487     12769     12274     12381     13005     12776     11680     12925     12681     13106     12649     12804     12657 
dram[28]:     11914     12692     12545     12880     12239     13053     13375     12203     12423     12489     12349     12575     12714     13228     12473     12936 
dram[29]:     13202     12328     12021     12498     12276     13228     13370     12007     11630     12480     12396     12484     12666     12396     12460     12383 
dram[30]:     12027     12546     12396     13038     12084     12985     12282     12277     12267     13266     12036     12797     11927     12596     12274     12690 
dram[31]:     12024     12352     12701     12677     12561     12937     13124     12678     12426     12483     12520     12456     13113     12240     12987     12991 
average row accesses per activate:
dram[0]:  4.372460  4.367946  4.341464  4.303100  4.233295  4.331787  4.346821  4.208287  4.360465  4.417453  4.331018  4.343786  4.368299  4.311060  4.358974  4.445238 
dram[1]:  4.343050  4.257426  4.311419  4.254257  4.366822  4.418935  4.418331  4.359629  4.271070  4.320646  4.397180  4.405182  4.317972  4.356228  4.284078  4.296893 
dram[2]:  4.447761  4.438073  4.291619  4.388759  4.450000  4.387779  4.321839  4.246328  4.300459  4.365967  4.397180  4.348837  4.414606  4.407538  4.298851  4.471856 
dram[3]:  4.309233  4.211099  4.402827  4.201794  4.316397  4.336818  4.346821  4.270454  4.335260  4.355814  4.465394  4.560976  4.332948  4.271689  4.298851  4.367251 
dram[4]:  4.412771  4.417808  4.313725  4.263937  4.301149  4.382629  4.302405  4.316877  4.235028  4.362791  4.382181  4.431791  4.353078  4.392479  4.371930  4.460620 
dram[5]:  4.338565  4.382786  4.479042  4.169077  4.376608  4.387779  4.450237  4.331797  4.358140  4.249151  4.413223  4.474251  4.278539  4.397647  4.228507  4.397647 
dram[6]:  4.363021  4.387755  4.394830  4.378505  4.185682  4.398116  4.224972  4.086957  4.327945  4.332563  4.361727  4.319075  4.378505  4.306452  4.387324  4.321387 
dram[7]:  4.324022  4.367946  4.245176  4.327945  4.346109  4.362150  4.337183  4.258211  4.322953  4.408931  4.382181  4.501205  4.298165  4.408019  4.326389  4.311419 
dram[8]:  4.440367  4.452134  4.321016  4.218469  4.333333  4.395294  4.196429  4.222222  4.320276  4.307693  4.381733  4.306099  4.247166  4.237556  4.306805  4.447087 
dram[9]:  4.297447  4.288889  4.346109  4.276256  4.343388  4.364486  4.243793  4.436321  4.330254  4.244344  4.376608  4.465394  4.355814  4.371062  4.252847  4.259681 
dram[10]:  4.395006  4.431688  4.428402  4.365967  4.378947  4.369591  4.163898  4.189310  4.396248  4.283105  4.316032  4.361305  4.281143  4.438389  4.429419  4.328704 
dram[11]:  4.350562  4.366516  4.301149  4.330636  4.358556  4.294253  4.418331  4.309278  4.320276  4.249151  4.433649  4.454762  4.350755  4.407059  4.287026  4.308756 
dram[12]:  4.392290  4.310268  4.394830  4.348432  4.192609  4.455304  4.184649  4.182425  4.340278  4.350348  4.423168  4.321016  4.264237  4.438389  4.392479  4.326012 
dram[13]:  4.314031  4.408676  4.298851  4.273973  4.303448  4.392479  4.349133  4.297143  4.448399  4.385965  4.492197  4.361305  4.338355  4.391559  4.336427  4.321016 
dram[14]:  4.392290  4.368778  4.364061  4.323326  4.358556  4.336427  4.120482  4.131868  4.242082  4.295533  4.433649  4.306099  4.303448  4.290951  4.296552  4.306099 
dram[15]:  4.372460  4.286348  4.318707  4.264237  4.420307  4.402827  4.294520  4.224719  4.315305  4.325260  4.438909  4.438909  4.358556  4.391559  4.233295  4.311060 
dram[16]:  4.415051  4.385488  4.397647  4.433649  4.259681  4.282110  4.250847  4.231982  4.388759  4.317606  4.452920  4.353900  4.436536  4.345708  4.402827  4.482014 
dram[17]:  4.273731  4.302558  4.392479  4.286369  4.394830  4.362150  4.400000  4.334487  4.399061  4.253968  4.426540  4.379391  4.308756  4.315668  4.331402  4.296552 
dram[18]:  4.425143  4.471676  4.397647  4.460072  4.288991  4.331787  4.236486  4.180200  4.353078  4.383178  4.474251  4.431280  4.410378  4.335648  4.487395  4.471292 
dram[19]:  4.390023  4.336323  4.281787  4.311060  4.426035  4.403302  4.231721  4.349537  4.483253  4.352668  4.512077  4.489796  4.369159  4.427896  4.341464  4.413223 
dram[20]:  4.484357  4.385051  4.465394  4.397180  4.237825  4.321387  4.260476  4.180000  4.436019  4.324885  4.364486  4.336427  4.483832  4.303448  4.453461  4.473684 
dram[21]:  4.309577  4.273731  4.361305  4.356228  4.223476  4.434164  4.359212  4.329114  4.389215  4.400938  4.431791  4.476647  4.338355  4.323326  4.304498  4.293915 
dram[22]:  4.387755  4.415051  4.366395  4.296211  4.276571  4.371930  4.241263  4.349133  4.288660  4.380397  4.447619  4.286697  4.298508  4.441281  4.375146  4.384525 
dram[23]:  4.262115  4.380091  4.366395  4.252273  4.381733  4.423669  4.374419  4.304348  4.318339  4.241808  4.431791  4.423669  4.389215  4.318339  4.339535  4.250000 
dram[24]:  4.350562  4.365276  4.216460  4.356228  4.272311  4.235560  4.217978  4.241263  4.332563  4.327566  4.356228  4.287356  4.190370  4.240363  4.392479  4.405182 
dram[25]:  4.375141  4.292683  4.298851  4.223476  4.387779  4.348837  4.241808  4.222222  4.388304  4.302752  4.497596  4.515738  4.341067  4.549878  4.423669  4.269406 
dram[26]:  4.405005  4.240964  4.364061  4.433649  4.282110  4.308756  4.251416  4.260476  4.327566  4.288000  4.321016  4.414201  4.331018  4.369159  4.291619  4.384525 
dram[27]:  4.345679  4.375141  4.298851  4.257110  4.372365  4.436536  4.241808  4.279863  4.383178  4.424528  4.417946  4.383079  4.392019  4.415585  4.204724  4.284078 
dram[28]:  4.468281  4.343434  4.408501  4.351163  4.324450  4.281787  4.329493  4.316877  4.330254  4.411765  4.306099  4.228765  4.341067  4.313364  4.498795  4.384525 
dram[29]:  4.402273  4.377828  4.392941  4.311060  4.354726  4.326389  4.324511  4.234234  4.271070  4.325260  4.417946  4.367251  4.321016  4.308401  4.326767  4.279176 
dram[30]:  4.347924  4.363021  4.482593  4.361305  4.294591  4.387324  4.184855  4.292237  4.480287  4.360465  4.428402  4.346915  4.361305  4.273973  4.351981  4.343786 
dram[31]:  4.402273  4.422857  4.450536  4.257110  4.370023  4.296552  4.246328  4.331797  4.271070  4.256526  4.423168  4.413712  4.381733  4.368728  4.346915  4.298851 
average row locality = 1925120/443193 = 4.343751
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[1]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[2]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[3]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[4]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[5]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[6]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[7]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[8]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[9]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[10]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[11]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[12]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[13]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[14]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[15]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[16]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[17]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[18]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[19]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[20]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[21]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[22]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[23]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[24]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[25]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[26]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[27]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[28]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[29]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[30]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
dram[31]:      3712      3712      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584      3584 
total dram reads = 1843200
bank skew: 3712/3584 = 1.04
chip skew: 57600/57600 = 1.00
number of total write accesses:
dram[0]:       648       632       616       656       616       600       704       696       664       648       632       624       656       632       624       600 
dram[1]:       648       632       616       656       616       600       704       696       664       648       632       624       656       632       624       600 
dram[2]:       648       632       616       656       616       600       704       696       664       648       632       624       656       632       624       600 
dram[3]:       648       632       616       656       616       600       704       696       664       648       632       624       656       632       624       600 
dram[4]:       632       632       624       656       632       600       688       704       656       672       616       608       656       616       616       616 
dram[5]:       632       632       624       656       632       600       688       704       656       672       616       608       656       616       616       616 
dram[6]:       632       632       624       656       632       600       688       704       656       672       616       608       656       616       616       616 
dram[7]:       632       632       624       656       632       600       688       704       656       672       616       608       656       616       616       616 
dram[8]:       640       592       632       648       640       608       704       712       664       672       632       632       648       648       600       624 
dram[9]:       640       592       632       648       640       608       704       712       664       672       632       632       648       648       600       624 
dram[10]:       640       592       632       648       640       608       704       712       664       672       632       632       648       648       600       624 
dram[11]:       640       592       632       648       640       608       704       712       664       672       632       632       648       648       600       624 
dram[12]:       648       600       624       640       640       616       712       704       664       664       632       632       640       648       616       632 
dram[13]:       648       600       624       640       640       616       712       704       664       664       632       632       640       648       616       632 
dram[14]:       648       600       624       640       640       616       712       704       664       664       632       632       640       648       616       632 
dram[15]:       648       600       624       640       640       616       712       704       664       664       632       632       640       648       616       632 
dram[16]:       640       624       616       632       624       600       712       696       656       672       608       624       624       648       616       616 
dram[17]:       640       624       616       632       624       600       712       696       656       672       608       624       624       648       616       616 
dram[18]:       640       624       616       632       624       600       712       696       656       672       608       624       624       648       616       616 
dram[19]:       640       624       616       632       624       600       712       696       656       672       608       624       624       648       616       616 
dram[20]:       632       640       632       632       632       616       712       712       640       680       608       616       640       640       592       624 
dram[21]:       632       640       632       632       632       616       712       712       640       680       608       616       640       640       592       624 
dram[22]:       632       640       632       632       632       616       712       712       640       680       608       616       640       640       592       624 
dram[23]:       632       640       632       632       632       616       712       712       640       680       608       616       640       640       592       624 
dram[24]:       640       640       624       632       600       624       680       712       672       672       632       584       632       624       616       624 
dram[25]:       640       640       624       632       600       624       680       712       672       672       632       584       632       624       616       624 
dram[26]:       640       640       624       632       600       624       680       712       672       672       632       584       632       624       616       624 
dram[27]:       640       640       624       632       600       624       680       712       672       672       632       584       632       624       616       624 
dram[28]:       648       632       600       632       592       616       696       704       664       664       632       600       632       640       600       624 
dram[29]:       648       632       600       632       592       616       696       704       664       664       632       600       632       640       600       624 
dram[30]:       648       632       600       632       592       616       696       704       664       664       632       600       632       640       600       624 
dram[31]:       648       632       600       632       592       616       696       704       664       664       632       600       632       640       600       624 
total dram writes = 327680
bank skew: 712/584 = 1.22
chip skew: 10312/10176 = 1.01
average mf latency per bank:
dram[0]:       2179      2039       737       739       761       765       751       757      1200      1265      1934      2352      1879      2027      1986      1949
dram[1]:       2418      1916       737       747       762       736       753       747      1223      1277      1842      2031      2246      2155      1963      1986
dram[2]:       2163      1940       745       736       775       745       737       768      1220      1341      1877      1900      1929      2006      2072      1991
dram[3]:       2115      1790       769       744       769       734       728       750      1343      1212      1858      2049      2099      2139      1843      2228
dram[4]:       1924      2217       736       750       746       767       742       771      1217      1194      1953      1999      2086      2194      1829      1980
dram[5]:       1939      2250       741       753       738       765       754       766      1198      1234      2100      1895      2216      2033      1938      1940
dram[6]:       1929      2073       722       742       752       791       754       750      1278      1253      2049      1996      2280      2162      1896      1901
dram[7]:       1869      2219       706       739       724       773       729       726      1384      1286      2068      1803      1941      2204      1977      1931
dram[8]:       2512      2153       744       733       730       776       757       757      1233      1207      1883      1966      2245      1988      2313      2023
dram[9]:       2381      2325       759       730       732       776       746       771      1190      1193      2121      1998      2114      1991      2202      2182
dram[10]:       2141      2220       773       742       764       779       747       773      1448      1235      2005      2175      2219      1987      2000      2060
dram[11]:       2235      2075       754       749       751       764       726       781      1257      1410      1891      1932      2102      1992      2080      1940
dram[12]:       2020      2402       739       752       767       760       750       764      1199      1249      2059      1846      2068      2146      1899      2188
dram[13]:       1946      2092       752       768       767       755       756       756      1208      1220      1874      2112      2073      2285      1845      1962
dram[14]:       2105      2375       715       765       745       782       763       742      1324      1470      2156      1791      1996      2466      2002      2166
dram[15]:       1930      2103       736       757       735       778       765       735      1251      1294      1899      2092      2196      2414      1856      2006
dram[16]:       2088      2044       721       761       763       756       757       757      1318      1179      1853      2054      2346      1914      1813      2182
dram[17]:       2046      1916       716       734       735       737       719       725      1295      1179      1844      1997      2144      1929      1683      2151
dram[18]:       2062      1986       717       720       736       725       701       752      1180      1278      1872      2186      2169      1850      1753      2016
dram[19]:       1840      2271       743       747       761       750       727       770      1352      1207      2003      2108      2281      1918      1799      2011
dram[20]:       1947      2017       747       739       744       761       761       753      1180      1284      2070      1843      1947      2303      2140      1818
dram[21]:       2121      2004       722       720       749       753       740       745      1186      1358      2030      1895      1923      2334      2095      1784
dram[22]:       2024      2010       740       766       733       777       760       744      1204      1292      2133      1844      2002      2135      2095      1792
dram[23]:       2198      2051       735       776       752       773       767       745      1246      1364      1990      1885      2026      2139      2132      1851
dram[24]:       2052      2317       756       748       749       774       770       761      1404      1207      1847      2209      2084      2092      1910      2160
dram[25]:       2118      2128       746       751       773       766       762       750      1395      1213      1894      2360      2299      2015      2034      1959
dram[26]:       2194      2542       778       776       788       779       771       777      1280      1241      1842      2090      2167      2079      2105      2285
dram[27]:       2200      2615       739       739       757       776       764       750      1231      1217      1891      2092      2316      1943      2096      2398
dram[28]:       2192      2029       745       740       745       755       728       752      1226      1423      2118      1823      2215      2418      2033      1945
dram[29]:       2105      1872       713       725       727       737       713       724      1204      1364      2092      1828      2001      2241      1923      1797
dram[30]:       2229      1928       736       750       736       764       749       760      1210      1252      2064      1805      1981      1999      2087      1850
dram[31]:       2234      2020       751       756       764       792       750       768      1225      1280      2128      1817      2038      2142      2060      1914
maximum mf latency per bank:
dram[0]:       3380      3217      2748      2746      2942      2726      2936      2793      2938      2555      3115      3471      2569      2737      3025      3155
dram[1]:       3413      2983      2855      2797      3163      3006      3068      2985      3175      2994      2505      3085      3925      3196      2990      3263
dram[2]:       2905      3047      2741      2573      2790      2611      3266      2487      3003      2673      3183      2693      2681      2487      2796      3171
dram[3]:       3162      2932      3004      3065      2956      2818      2435      2601      2856      2843      2984      3601      2821      3745      3170      3359
dram[4]:       3337      3278      2825      2841      3171      2704      2697      2791      2467      2882      3556      2619      3271      3835      3520      2619
dram[5]:       3081      3291      2312      2545      2647      2475      2743      2625      2144      2484      2943      2300      3321      2203      2817      2625
dram[6]:       2780      2883      2359      3125      2515      2932      2451      3095      2966      2808      2814      3276      3803      3698      2857      2924
dram[7]:       2720      3402      2158      2571      2364      2637      2505      2507      2179      2331      3511      2423      2288      4159      2879      2757
dram[8]:       3423      3216      3067      2270      2444      3304      3154      2656      2577      2372      2604      2636      3836      3037      3174      2504
dram[9]:       3348      3221      2743      2856      2649      2741      3139      2625      3042      2677      2990      2957      3716      3256      2836      3175
dram[10]:       3108      3386      2990      2573      2754      2946      2776      3231      2928      2821      3445      3691      3973      2838      3227      2901
dram[11]:       3383      2828      2386      2417      2693      3022      3266      3153      2512      2451      2789      2643      3105      2310      2685      2723
dram[12]:       3032      3263      3191      2869      2968      2803      2918      3101      3041      3140      2974      2797      2459      3010      2970      2986
dram[13]:       2494      2559      2993      2788      2507      2706      2546      2925      2417      2724      2691      2703      2708      3628      2813      2630
dram[14]:       3684      3746      2655      3248      3210      3306      3194      3577      3682      3398      3526      3104      3381      4006      3501      3531
dram[15]:       2848      2743      2230      2700      2120      2325      2817      2545      2798      2298      2748      3532      3800      3833      3007      3417
dram[16]:       2825      2978      2435      2768      3136      2337      2904      3025      2929      2458      2431      3390      3721      3297      2539      2783
dram[17]:       3076      2762      2494      2499      2711      2350      2496      2471      2215      2286      2546      3568      2803      2375      2420      2900
dram[18]:       3384      3218      2750      2447      2752      2684      2483      2806      2461      2416      2642      3453      3340      2929      2370      2654
dram[19]:       2642      3409      3040      3198      2865      3288      3408      2953      3091      3033      3021      3167      4172      2844      2963      3097
dram[20]:       2946      3353      2759      2467      2694      2842      2619      2973      2745      2703      3282      2993      3440      3785      3219      2863
dram[21]:       2884      3265      2555      2694      2352      2655      2552      2864      2675      2642      3494      3030      2504      3925      2881      2549
dram[22]:       3355      2618      2238      3038      2318      2416      2995      2765      2363      3113      3542      2630      3042      3853      3279      2515
dram[23]:       3386      3347      2805      3099      2969      2836      2748      2559      2823      3032      2899      3069      2970      3282      2837      2816
dram[24]:       2830      3397      3194      2880      2960      2519      3262      2909      2951      2958      2999      3589      3056      3907      3062      2898
dram[25]:       2788      3374      3012      2786      2792      2705      2649      2936      2655      2892      2565      3469      3744      2729      2867      3005
dram[26]:       2966      3413      2864      2473      3000      2890      3024      2767      2713      2749      2863      3213      3818      2614      2907      2815
dram[27]:       3913      3820      3329      3198      3366      3195      3216      3189      3229      3074      3455      3207      3738      3162      3590      3583
dram[28]:       3276      2715      2282      2620      2279      2226      2514      2426      2298      2461      3500      2277      3850      3990      2879      2514
dram[29]:       3285      2908      2222      2750      2729      2972      2405      2627      2642      2878      3548      2649      2403      3885      2753      3064
dram[30]:       3388      2532      2376      2370      2371      2772      2538      2933      2627      2467      2916      2529      2392      2502      2857      2594
dram[31]:       2892      2892      2518      2840      2480      3062      3151      2766      2722      2909      3117      2438      2604      3646      2607      2539
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161658 n_act=13864 n_pre=13848 n_ref_event=0 n_req=60162 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10248 bw_util=0.2811
n_activity=143474 dram_eff=0.4729
bk0: 3712a 200843i bk1: 3712a 200994i bk2: 3584a 201629i bk3: 3584a 201712i bk4: 3584a 200806i bk5: 3584a 201073i bk6: 3584a 200330i bk7: 3584a 200064i bk8: 3584a 201689i bk9: 3584a 201542i bk10: 3584a 201293i bk11: 3584a 201634i bk12: 3584a 202171i bk13: 3584a 201253i bk14: 3584a 201766i bk15: 3584a 202893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769556
Row_Buffer_Locality_read = 0.795521
Row_Buffer_Locality_write = 0.185792
Bank_Level_Parallism = 5.246758
Bank_Level_Parallism_Col = 3.726745
Bank_Level_Parallism_Ready = 1.933587
write_to_read_ratio_blp_rw_average = 0.200647
GrpLevelPara = 2.335169 

BW Util details:
bwutil = 0.281120 
total_CMD = 241349 
util_bw = 67848 
Wasted_Col = 52124 
Wasted_Row = 13454 
Idle = 107923 

BW Util Bottlenecks: 
RCDc_limit = 57393 
RCDWRc_limit = 8078 
WTRc_limit = 11088 
RTWc_limit = 43877 
CCDLc_limit = 31335 
rwq = 0 
CCDLc_limit_alone = 26839 
WTRc_limit_alone = 10064 
RTWc_limit_alone = 40405 

Commands details: 
total_CMD = 241349 
n_nop = 161658 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10248 
n_act = 13864 
n_pre = 13848 
n_ref = 0 
n_req = 60162 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 27712 
issued_total_col = 67848 
Row_Bus_Util =  0.114821 
CoL_Bus_Util = 0.281120 
Either_Row_CoL_Bus_Util = 0.330190 
Issued_on_Two_Bus_Simul_Util = 0.065751 
issued_two_Eff = 0.199132 
queue_avg = 12.090765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0908
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161487 n_act=13877 n_pre=13861 n_ref_event=0 n_req=60162 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10248 bw_util=0.2811
n_activity=143399 dram_eff=0.4731
bk0: 3712a 201080i bk1: 3712a 199782i bk2: 3584a 201824i bk3: 3584a 200858i bk4: 3584a 201431i bk5: 3584a 201671i bk6: 3584a 200996i bk7: 3584a 201772i bk8: 3584a 201059i bk9: 3584a 201724i bk10: 3584a 202386i bk11: 3584a 201808i bk12: 3584a 201444i bk13: 3584a 201559i bk14: 3584a 201073i bk15: 3584a 202163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769339
Row_Buffer_Locality_read = 0.794774
Row_Buffer_Locality_write = 0.197502
Bank_Level_Parallism = 5.239061
Bank_Level_Parallism_Col = 3.708426
Bank_Level_Parallism_Ready = 1.937846
write_to_read_ratio_blp_rw_average = 0.196105
GrpLevelPara = 2.324296 

BW Util details:
bwutil = 0.281120 
total_CMD = 241349 
util_bw = 67848 
Wasted_Col = 52456 
Wasted_Row = 13139 
Idle = 107906 

BW Util Bottlenecks: 
RCDc_limit = 58180 
RCDWRc_limit = 8202 
WTRc_limit = 12445 
RTWc_limit = 41213 
CCDLc_limit = 31042 
rwq = 0 
CCDLc_limit_alone = 26784 
WTRc_limit_alone = 11238 
RTWc_limit_alone = 38162 

Commands details: 
total_CMD = 241349 
n_nop = 161487 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10248 
n_act = 13877 
n_pre = 13861 
n_ref = 0 
n_req = 60162 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 27738 
issued_total_col = 67848 
Row_Bus_Util =  0.114929 
CoL_Bus_Util = 0.281120 
Either_Row_CoL_Bus_Util = 0.330898 
Issued_on_Two_Bus_Simul_Util = 0.065150 
issued_two_Eff = 0.196890 
queue_avg = 11.837584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8376
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161837 n_act=13758 n_pre=13742 n_ref_event=0 n_req=60162 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10248 bw_util=0.2811
n_activity=142828 dram_eff=0.475
bk0: 3712a 202922i bk1: 3712a 200321i bk2: 3584a 201357i bk3: 3584a 201590i bk4: 3584a 201792i bk5: 3584a 200976i bk6: 3584a 201177i bk7: 3584a 199941i bk8: 3584a 201097i bk9: 3584a 202547i bk10: 3584a 202853i bk11: 3584a 201660i bk12: 3584a 201916i bk13: 3584a 202281i bk14: 3584a 201968i bk15: 3584a 202410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771317
Row_Buffer_Locality_read = 0.796163
Row_Buffer_Locality_write = 0.212724
Bank_Level_Parallism = 5.251275
Bank_Level_Parallism_Col = 3.742859
Bank_Level_Parallism_Ready = 1.943845
write_to_read_ratio_blp_rw_average = 0.195181
GrpLevelPara = 2.343986 

BW Util details:
bwutil = 0.281120 
total_CMD = 241349 
util_bw = 67848 
Wasted_Col = 51189 
Wasted_Row = 13300 
Idle = 109012 

BW Util Bottlenecks: 
RCDc_limit = 56361 
RCDWRc_limit = 7980 
WTRc_limit = 12671 
RTWc_limit = 40666 
CCDLc_limit = 30287 
rwq = 0 
CCDLc_limit_alone = 26061 
WTRc_limit_alone = 11498 
RTWc_limit_alone = 37613 

Commands details: 
total_CMD = 241349 
n_nop = 161837 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10248 
n_act = 13758 
n_pre = 13742 
n_ref = 0 
n_req = 60162 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 27500 
issued_total_col = 67848 
Row_Bus_Util =  0.113943 
CoL_Bus_Util = 0.281120 
Either_Row_CoL_Bus_Util = 0.329448 
Issued_on_Two_Bus_Simul_Util = 0.065615 
issued_two_Eff = 0.199165 
queue_avg = 11.886807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161476 n_act=13880 n_pre=13864 n_ref_event=0 n_req=60162 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10248 bw_util=0.2811
n_activity=142700 dram_eff=0.4755
bk0: 3712a 201790i bk1: 3712a 200366i bk2: 3584a 201986i bk3: 3584a 200647i bk4: 3584a 201670i bk5: 3584a 200921i bk6: 3584a 201281i bk7: 3584a 200406i bk8: 3584a 202165i bk9: 3584a 202076i bk10: 3584a 202831i bk11: 3584a 203239i bk12: 3584a 201361i bk13: 3584a 200806i bk14: 3584a 201762i bk15: 3584a 203527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769290
Row_Buffer_Locality_read = 0.794774
Row_Buffer_Locality_write = 0.196331
Bank_Level_Parallism = 5.239715
Bank_Level_Parallism_Col = 3.709944
Bank_Level_Parallism_Ready = 1.929165
write_to_read_ratio_blp_rw_average = 0.193674
GrpLevelPara = 2.343782 

BW Util details:
bwutil = 0.281120 
total_CMD = 241349 
util_bw = 67848 
Wasted_Col = 51654 
Wasted_Row = 13122 
Idle = 108725 

BW Util Bottlenecks: 
RCDc_limit = 57889 
RCDWRc_limit = 8088 
WTRc_limit = 11750 
RTWc_limit = 40362 
CCDLc_limit = 30886 
rwq = 0 
CCDLc_limit_alone = 26452 
WTRc_limit_alone = 10524 
RTWc_limit_alone = 37154 

Commands details: 
total_CMD = 241349 
n_nop = 161476 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10248 
n_act = 13880 
n_pre = 13864 
n_ref = 0 
n_req = 60162 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 27744 
issued_total_col = 67848 
Row_Bus_Util =  0.114954 
CoL_Bus_Util = 0.281120 
Either_Row_CoL_Bus_Util = 0.330944 
Issued_on_Two_Bus_Simul_Util = 0.065130 
issued_two_Eff = 0.196800 
queue_avg = 11.823045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.823
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161752 n_act=13811 n_pre=13795 n_ref_event=0 n_req=60156 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10224 bw_util=0.281
n_activity=142731 dram_eff=0.4752
bk0: 3712a 200724i bk1: 3712a 202099i bk2: 3584a 200773i bk3: 3584a 200955i bk4: 3584a 200726i bk5: 3584a 202250i bk6: 3584a 199609i bk7: 3584a 199672i bk8: 3584a 201352i bk9: 3584a 201866i bk10: 3584a 202311i bk11: 3584a 203590i bk12: 3584a 201197i bk13: 3584a 202266i bk14: 3584a 202965i bk15: 3584a 201225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770414
Row_Buffer_Locality_read = 0.796198
Row_Buffer_Locality_write = 0.189358
Bank_Level_Parallism = 5.279891
Bank_Level_Parallism_Col = 3.745849
Bank_Level_Parallism_Ready = 1.953070
write_to_read_ratio_blp_rw_average = 0.202109
GrpLevelPara = 2.345456 

BW Util details:
bwutil = 0.281020 
total_CMD = 241349 
util_bw = 67824 
Wasted_Col = 51526 
Wasted_Row = 12880 
Idle = 109119 

BW Util Bottlenecks: 
RCDc_limit = 56821 
RCDWRc_limit = 8475 
WTRc_limit = 11819 
RTWc_limit = 42402 
CCDLc_limit = 31022 
rwq = 0 
CCDLc_limit_alone = 26569 
WTRc_limit_alone = 10704 
RTWc_limit_alone = 39064 

Commands details: 
total_CMD = 241349 
n_nop = 161752 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10224 
n_act = 13811 
n_pre = 13795 
n_ref = 0 
n_req = 60156 
total_req = 67824 

Dual Bus Interface Util: 
issued_total_row = 27606 
issued_total_col = 67824 
Row_Bus_Util =  0.114382 
CoL_Bus_Util = 0.281020 
Either_Row_CoL_Bus_Util = 0.329800 
Issued_on_Two_Bus_Simul_Util = 0.065602 
issued_two_Eff = 0.198915 
queue_avg = 12.014042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161696 n_act=13812 n_pre=13796 n_ref_event=0 n_req=60156 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10224 bw_util=0.281
n_activity=142492 dram_eff=0.476
bk0: 3712a 200187i bk1: 3712a 201318i bk2: 3584a 202570i bk3: 3584a 199752i bk4: 3584a 200942i bk5: 3584a 201888i bk6: 3584a 200850i bk7: 3584a 200401i bk8: 3584a 202505i bk9: 3584a 201173i bk10: 3584a 203637i bk11: 3584a 203290i bk12: 3584a 200310i bk13: 3584a 202380i bk14: 3584a 201099i bk15: 3584a 201447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770397
Row_Buffer_Locality_read = 0.795990
Row_Buffer_Locality_write = 0.193662
Bank_Level_Parallism = 5.288692
Bank_Level_Parallism_Col = 3.742464
Bank_Level_Parallism_Ready = 1.944872
write_to_read_ratio_blp_rw_average = 0.199984
GrpLevelPara = 2.344788 

BW Util details:
bwutil = 0.281020 
total_CMD = 241349 
util_bw = 67824 
Wasted_Col = 51350 
Wasted_Row = 12804 
Idle = 109371 

BW Util Bottlenecks: 
RCDc_limit = 56744 
RCDWRc_limit = 8072 
WTRc_limit = 11388 
RTWc_limit = 41622 
CCDLc_limit = 30986 
rwq = 0 
CCDLc_limit_alone = 26855 
WTRc_limit_alone = 10462 
RTWc_limit_alone = 38417 

Commands details: 
total_CMD = 241349 
n_nop = 161696 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10224 
n_act = 13812 
n_pre = 13796 
n_ref = 0 
n_req = 60156 
total_req = 67824 

Dual Bus Interface Util: 
issued_total_row = 27608 
issued_total_col = 67824 
Row_Bus_Util =  0.114390 
CoL_Bus_Util = 0.281020 
Either_Row_CoL_Bus_Util = 0.330032 
Issued_on_Two_Bus_Simul_Util = 0.065378 
issued_two_Eff = 0.198097 
queue_avg = 11.810279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8103
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161495 n_act=13923 n_pre=13907 n_ref_event=0 n_req=60156 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10224 bw_util=0.281
n_activity=143589 dram_eff=0.4723
bk0: 3712a 200731i bk1: 3712a 200810i bk2: 3584a 202218i bk3: 3584a 201626i bk4: 3584a 200183i bk5: 3584a 202201i bk6: 3584a 199329i bk7: 3584a 199870i bk8: 3584a 201627i bk9: 3584a 202735i bk10: 3584a 202330i bk11: 3584a 202213i bk12: 3584a 201968i bk13: 3584a 201704i bk14: 3584a 202214i bk15: 3584a 201850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768552
Row_Buffer_Locality_read = 0.794653
Row_Buffer_Locality_write = 0.180360
Bank_Level_Parallism = 5.237253
Bank_Level_Parallism_Col = 3.708557
Bank_Level_Parallism_Ready = 1.942439
write_to_read_ratio_blp_rw_average = 0.199627
GrpLevelPara = 2.329245 

BW Util details:
bwutil = 0.281020 
total_CMD = 241349 
util_bw = 67824 
Wasted_Col = 52174 
Wasted_Row = 13303 
Idle = 108048 

BW Util Bottlenecks: 
RCDc_limit = 57534 
RCDWRc_limit = 8358 
WTRc_limit = 10983 
RTWc_limit = 41520 
CCDLc_limit = 30906 
rwq = 0 
CCDLc_limit_alone = 27065 
WTRc_limit_alone = 10129 
RTWc_limit_alone = 38533 

Commands details: 
total_CMD = 241349 
n_nop = 161495 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10224 
n_act = 13923 
n_pre = 13907 
n_ref = 0 
n_req = 60156 
total_req = 67824 

Dual Bus Interface Util: 
issued_total_row = 27830 
issued_total_col = 67824 
Row_Bus_Util =  0.115310 
CoL_Bus_Util = 0.281020 
Either_Row_CoL_Bus_Util = 0.330865 
Issued_on_Two_Bus_Simul_Util = 0.065465 
issued_two_Eff = 0.197861 
queue_avg = 11.856151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8562
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161840 n_act=13846 n_pre=13830 n_ref_event=0 n_req=60156 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10224 bw_util=0.281
n_activity=143602 dram_eff=0.4723
bk0: 3712a 199778i bk1: 3712a 200410i bk2: 3584a 201179i bk3: 3584a 200377i bk4: 3584a 200148i bk5: 3584a 201275i bk6: 3584a 200727i bk7: 3584a 200584i bk8: 3584a 202268i bk9: 3584a 202424i bk10: 3584a 203142i bk11: 3584a 203414i bk12: 3584a 201256i bk13: 3584a 202601i bk14: 3584a 202561i bk15: 3584a 201173i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769832
Row_Buffer_Locality_read = 0.795694
Row_Buffer_Locality_write = 0.187011
Bank_Level_Parallism = 5.242668
Bank_Level_Parallism_Col = 3.729032
Bank_Level_Parallism_Ready = 1.955871
write_to_read_ratio_blp_rw_average = 0.199297
GrpLevelPara = 2.340916 

BW Util details:
bwutil = 0.281020 
total_CMD = 241349 
util_bw = 67824 
Wasted_Col = 51765 
Wasted_Row = 13630 
Idle = 108130 

BW Util Bottlenecks: 
RCDc_limit = 56928 
RCDWRc_limit = 8176 
WTRc_limit = 11067 
RTWc_limit = 41738 
CCDLc_limit = 30497 
rwq = 0 
CCDLc_limit_alone = 26294 
WTRc_limit_alone = 10009 
RTWc_limit_alone = 38593 

Commands details: 
total_CMD = 241349 
n_nop = 161840 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10224 
n_act = 13846 
n_pre = 13830 
n_ref = 0 
n_req = 60156 
total_req = 67824 

Dual Bus Interface Util: 
issued_total_row = 27676 
issued_total_col = 67824 
Row_Bus_Util =  0.114672 
CoL_Bus_Util = 0.281020 
Either_Row_CoL_Bus_Util = 0.329436 
Issued_on_Two_Bus_Simul_Util = 0.066257 
issued_two_Eff = 0.201122 
queue_avg = 12.196198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1962
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161504 n_act=13930 n_pre=13914 n_ref_event=0 n_req=60174 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10296 bw_util=0.2813
n_activity=142975 dram_eff=0.4749
bk0: 3712a 200797i bk1: 3712a 201434i bk2: 3584a 201647i bk3: 3584a 201352i bk4: 3584a 200939i bk5: 3584a 201692i bk6: 3584a 199368i bk7: 3584a 199560i bk8: 3584a 201501i bk9: 3584a 201644i bk10: 3584a 201567i bk11: 3584a 200536i bk12: 3584a 200383i bk13: 3584a 201412i bk14: 3584a 202464i bk15: 3584a 202627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768505
Row_Buffer_Locality_read = 0.794340
Row_Buffer_Locality_write = 0.190365
Bank_Level_Parallism = 5.286938
Bank_Level_Parallism_Col = 3.737562
Bank_Level_Parallism_Ready = 1.937419
write_to_read_ratio_blp_rw_average = 0.199573
GrpLevelPara = 2.347507 

BW Util details:
bwutil = 0.281319 
total_CMD = 241349 
util_bw = 67896 
Wasted_Col = 52117 
Wasted_Row = 12925 
Idle = 108411 

BW Util Bottlenecks: 
RCDc_limit = 57906 
RCDWRc_limit = 8165 
WTRc_limit = 11032 
RTWc_limit = 43645 
CCDLc_limit = 30942 
rwq = 0 
CCDLc_limit_alone = 26639 
WTRc_limit_alone = 10031 
RTWc_limit_alone = 40343 

Commands details: 
total_CMD = 241349 
n_nop = 161504 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10296 
n_act = 13930 
n_pre = 13914 
n_ref = 0 
n_req = 60174 
total_req = 67896 

Dual Bus Interface Util: 
issued_total_row = 27844 
issued_total_col = 67896 
Row_Bus_Util =  0.115368 
CoL_Bus_Util = 0.281319 
Either_Row_CoL_Bus_Util = 0.330828 
Issued_on_Two_Bus_Simul_Util = 0.065859 
issued_two_Eff = 0.199073 
queue_avg = 11.898450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8984
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161530 n_act=13906 n_pre=13890 n_ref_event=0 n_req=60174 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10296 bw_util=0.2813
n_activity=143689 dram_eff=0.4725
bk0: 3712a 200970i bk1: 3712a 200786i bk2: 3584a 200225i bk3: 3584a 201449i bk4: 3584a 201700i bk5: 3584a 201011i bk6: 3584a 200043i bk7: 3584a 200768i bk8: 3584a 200939i bk9: 3584a 200550i bk10: 3584a 202437i bk11: 3584a 202224i bk12: 3584a 202243i bk13: 3584a 202381i bk14: 3584a 201736i bk15: 3584a 201392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768903
Row_Buffer_Locality_read = 0.795052
Row_Buffer_Locality_write = 0.183761
Bank_Level_Parallism = 5.261765
Bank_Level_Parallism_Col = 3.734013
Bank_Level_Parallism_Ready = 1.930467
write_to_read_ratio_blp_rw_average = 0.205688
GrpLevelPara = 2.351706 

BW Util details:
bwutil = 0.281319 
total_CMD = 241349 
util_bw = 67896 
Wasted_Col = 52136 
Wasted_Row = 13175 
Idle = 108142 

BW Util Bottlenecks: 
RCDc_limit = 57382 
RCDWRc_limit = 8513 
WTRc_limit = 10774 
RTWc_limit = 44605 
CCDLc_limit = 30801 
rwq = 0 
CCDLc_limit_alone = 26521 
WTRc_limit_alone = 9838 
RTWc_limit_alone = 41261 

Commands details: 
total_CMD = 241349 
n_nop = 161530 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10296 
n_act = 13906 
n_pre = 13890 
n_ref = 0 
n_req = 60174 
total_req = 67896 

Dual Bus Interface Util: 
issued_total_row = 27796 
issued_total_col = 67896 
Row_Bus_Util =  0.115169 
CoL_Bus_Util = 0.281319 
Either_Row_CoL_Bus_Util = 0.330720 
Issued_on_Two_Bus_Simul_Util = 0.065768 
issued_two_Eff = 0.198862 
queue_avg = 12.035513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0355
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161746 n_act=13846 n_pre=13830 n_ref_event=0 n_req=60174 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10296 bw_util=0.2813
n_activity=142450 dram_eff=0.4766
bk0: 3712a 201267i bk1: 3712a 201418i bk2: 3584a 201770i bk3: 3584a 201682i bk4: 3584a 200932i bk5: 3584a 200738i bk6: 3584a 199158i bk7: 3584a 199638i bk8: 3584a 201561i bk9: 3584a 200956i bk10: 3584a 202107i bk11: 3584a 200888i bk12: 3584a 200771i bk13: 3584a 202041i bk14: 3584a 202695i bk15: 3584a 201918i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769901
Row_Buffer_Locality_read = 0.795885
Row_Buffer_Locality_write = 0.188423
Bank_Level_Parallism = 5.328310
Bank_Level_Parallism_Col = 3.771543
Bank_Level_Parallism_Ready = 1.967804
write_to_read_ratio_blp_rw_average = 0.198985
GrpLevelPara = 2.351564 

BW Util details:
bwutil = 0.281319 
total_CMD = 241349 
util_bw = 67896 
Wasted_Col = 51159 
Wasted_Row = 12735 
Idle = 109559 

BW Util Bottlenecks: 
RCDc_limit = 56293 
RCDWRc_limit = 8245 
WTRc_limit = 10923 
RTWc_limit = 42852 
CCDLc_limit = 30608 
rwq = 0 
CCDLc_limit_alone = 26245 
WTRc_limit_alone = 9876 
RTWc_limit_alone = 39536 

Commands details: 
total_CMD = 241349 
n_nop = 161746 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10296 
n_act = 13846 
n_pre = 13830 
n_ref = 0 
n_req = 60174 
total_req = 67896 

Dual Bus Interface Util: 
issued_total_row = 27676 
issued_total_col = 67896 
Row_Bus_Util =  0.114672 
CoL_Bus_Util = 0.281319 
Either_Row_CoL_Bus_Util = 0.329825 
Issued_on_Two_Bus_Simul_Util = 0.066166 
issued_two_Eff = 0.200608 
queue_avg = 12.119818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1198
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161531 n_act=13847 n_pre=13831 n_ref_event=0 n_req=60174 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10296 bw_util=0.2813
n_activity=143927 dram_eff=0.4717
bk0: 3712a 201527i bk1: 3712a 201191i bk2: 3584a 200577i bk3: 3584a 202187i bk4: 3584a 201002i bk5: 3584a 201583i bk6: 3584a 200974i bk7: 3584a 200500i bk8: 3584a 201770i bk9: 3584a 201327i bk10: 3584a 202351i bk11: 3584a 202823i bk12: 3584a 202443i bk13: 3584a 202594i bk14: 3584a 201361i bk15: 3584a 202161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769884
Row_Buffer_Locality_read = 0.795017
Row_Buffer_Locality_write = 0.207459
Bank_Level_Parallism = 5.196513
Bank_Level_Parallism_Col = 3.701057
Bank_Level_Parallism_Ready = 1.943325
write_to_read_ratio_blp_rw_average = 0.198724
GrpLevelPara = 2.331775 

BW Util details:
bwutil = 0.281319 
total_CMD = 241349 
util_bw = 67896 
Wasted_Col = 52485 
Wasted_Row = 13437 
Idle = 107531 

BW Util Bottlenecks: 
RCDc_limit = 57747 
RCDWRc_limit = 8514 
WTRc_limit = 12109 
RTWc_limit = 42100 
CCDLc_limit = 30545 
rwq = 0 
CCDLc_limit_alone = 26187 
WTRc_limit_alone = 10981 
RTWc_limit_alone = 38870 

Commands details: 
total_CMD = 241349 
n_nop = 161531 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10296 
n_act = 13847 
n_pre = 13831 
n_ref = 0 
n_req = 60174 
total_req = 67896 

Dual Bus Interface Util: 
issued_total_row = 27678 
issued_total_col = 67896 
Row_Bus_Util =  0.114680 
CoL_Bus_Util = 0.281319 
Either_Row_CoL_Bus_Util = 0.330716 
Issued_on_Two_Bus_Simul_Util = 0.065283 
issued_two_Eff = 0.197399 
queue_avg = 11.808924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8089
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161683 n_act=13896 n_pre=13880 n_ref_event=0 n_req=60178 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10312 bw_util=0.2814
n_activity=142902 dram_eff=0.4752
bk0: 3712a 200649i bk1: 3712a 201800i bk2: 3584a 202822i bk3: 3584a 200513i bk4: 3584a 199717i bk5: 3584a 202957i bk6: 3584a 199969i bk7: 3584a 200093i bk8: 3584a 202040i bk9: 3584a 202038i bk10: 3584a 201817i bk11: 3584a 201094i bk12: 3584a 201399i bk13: 3584a 202567i bk14: 3584a 202466i bk15: 3584a 201745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769085
Row_Buffer_Locality_read = 0.795017
Row_Buffer_Locality_write = 0.189682
Bank_Level_Parallism = 5.248534
Bank_Level_Parallism_Col = 3.722070
Bank_Level_Parallism_Ready = 1.940629
write_to_read_ratio_blp_rw_average = 0.199312
GrpLevelPara = 2.335315 

BW Util details:
bwutil = 0.281385 
total_CMD = 241349 
util_bw = 67912 
Wasted_Col = 52042 
Wasted_Row = 13050 
Idle = 108345 

BW Util Bottlenecks: 
RCDc_limit = 57613 
RCDWRc_limit = 8267 
WTRc_limit = 11130 
RTWc_limit = 42052 
CCDLc_limit = 30723 
rwq = 0 
CCDLc_limit_alone = 26604 
WTRc_limit_alone = 10158 
RTWc_limit_alone = 38905 

Commands details: 
total_CMD = 241349 
n_nop = 161683 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10312 
n_act = 13896 
n_pre = 13880 
n_ref = 0 
n_req = 60178 
total_req = 67912 

Dual Bus Interface Util: 
issued_total_row = 27776 
issued_total_col = 67912 
Row_Bus_Util =  0.115086 
CoL_Bus_Util = 0.281385 
Either_Row_CoL_Bus_Util = 0.330086 
Issued_on_Two_Bus_Simul_Util = 0.066385 
issued_two_Eff = 0.201115 
queue_avg = 11.920094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9201
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161588 n_act=13814 n_pre=13798 n_ref_event=0 n_req=60178 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10312 bw_util=0.2814
n_activity=141945 dram_eff=0.4784
bk0: 3712a 199523i bk1: 3712a 202458i bk2: 3584a 202076i bk3: 3584a 200698i bk4: 3584a 201785i bk5: 3584a 201145i bk6: 3584a 201125i bk7: 3584a 199824i bk8: 3584a 202656i bk9: 3584a 201485i bk10: 3584a 202746i bk11: 3584a 202524i bk12: 3584a 201158i bk13: 3584a 201445i bk14: 3584a 202784i bk15: 3584a 200035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770448
Row_Buffer_Locality_read = 0.796736
Row_Buffer_Locality_write = 0.183088
Bank_Level_Parallism = 5.282230
Bank_Level_Parallism_Col = 3.733335
Bank_Level_Parallism_Ready = 1.941100
write_to_read_ratio_blp_rw_average = 0.205182
GrpLevelPara = 2.345480 

BW Util details:
bwutil = 0.281385 
total_CMD = 241349 
util_bw = 67912 
Wasted_Col = 51853 
Wasted_Row = 12432 
Idle = 109152 

BW Util Bottlenecks: 
RCDc_limit = 56941 
RCDWRc_limit = 8136 
WTRc_limit = 11304 
RTWc_limit = 43850 
CCDLc_limit = 30680 
rwq = 0 
CCDLc_limit_alone = 26322 
WTRc_limit_alone = 10304 
RTWc_limit_alone = 40492 

Commands details: 
total_CMD = 241349 
n_nop = 161588 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10312 
n_act = 13814 
n_pre = 13798 
n_ref = 0 
n_req = 60178 
total_req = 67912 

Dual Bus Interface Util: 
issued_total_row = 27612 
issued_total_col = 67912 
Row_Bus_Util =  0.114407 
CoL_Bus_Util = 0.281385 
Either_Row_CoL_Bus_Util = 0.330480 
Issued_on_Two_Bus_Simul_Util = 0.065312 
issued_two_Eff = 0.197628 
queue_avg = 12.090972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.091
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161487 n_act=13985 n_pre=13969 n_ref_event=0 n_req=60178 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10312 bw_util=0.2814
n_activity=144204 dram_eff=0.4709
bk0: 3712a 200137i bk1: 3712a 201679i bk2: 3584a 201798i bk3: 3584a 200812i bk4: 3584a 201173i bk5: 3584a 200295i bk6: 3584a 197745i bk7: 3584a 197787i bk8: 3584a 200804i bk9: 3584a 201318i bk10: 3584a 202812i bk11: 3584a 201695i bk12: 3584a 201033i bk13: 3584a 200293i bk14: 3584a 202108i bk15: 3584a 201320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767606
Row_Buffer_Locality_read = 0.793385
Row_Buffer_Locality_write = 0.191621
Bank_Level_Parallism = 5.305026
Bank_Level_Parallism_Col = 3.766143
Bank_Level_Parallism_Ready = 1.927524
write_to_read_ratio_blp_rw_average = 0.204082
GrpLevelPara = 2.355093 

BW Util details:
bwutil = 0.281385 
total_CMD = 241349 
util_bw = 67912 
Wasted_Col = 52324 
Wasted_Row = 13402 
Idle = 107711 

BW Util Bottlenecks: 
RCDc_limit = 58105 
RCDWRc_limit = 8276 
WTRc_limit = 11340 
RTWc_limit = 46207 
CCDLc_limit = 31675 
rwq = 0 
CCDLc_limit_alone = 26824 
WTRc_limit_alone = 10137 
RTWc_limit_alone = 42559 

Commands details: 
total_CMD = 241349 
n_nop = 161487 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10312 
n_act = 13985 
n_pre = 13969 
n_ref = 0 
n_req = 60178 
total_req = 67912 

Dual Bus Interface Util: 
issued_total_row = 27954 
issued_total_col = 67912 
Row_Bus_Util =  0.115824 
CoL_Bus_Util = 0.281385 
Either_Row_CoL_Bus_Util = 0.330898 
Issued_on_Two_Bus_Simul_Util = 0.066311 
issued_two_Eff = 0.200396 
queue_avg = 12.311627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3116
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161647 n_act=13878 n_pre=13862 n_ref_event=0 n_req=60178 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10312 bw_util=0.2814
n_activity=143313 dram_eff=0.4739
bk0: 3712a 200219i bk1: 3712a 201898i bk2: 3584a 201675i bk3: 3584a 201191i bk4: 3584a 202604i bk5: 3584a 201543i bk6: 3584a 200157i bk7: 3584a 200559i bk8: 3584a 202151i bk9: 3584a 201356i bk10: 3584a 202167i bk11: 3584a 203202i bk12: 3584a 200305i bk13: 3584a 202101i bk14: 3584a 200779i bk15: 3584a 201434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769384
Row_Buffer_Locality_read = 0.795538
Row_Buffer_Locality_write = 0.185027
Bank_Level_Parallism = 5.273131
Bank_Level_Parallism_Col = 3.730494
Bank_Level_Parallism_Ready = 1.938862
write_to_read_ratio_blp_rw_average = 0.201015
GrpLevelPara = 2.345403 

BW Util details:
bwutil = 0.281385 
total_CMD = 241349 
util_bw = 67912 
Wasted_Col = 51311 
Wasted_Row = 13226 
Idle = 108900 

BW Util Bottlenecks: 
RCDc_limit = 56460 
RCDWRc_limit = 8298 
WTRc_limit = 11594 
RTWc_limit = 41356 
CCDLc_limit = 31261 
rwq = 0 
CCDLc_limit_alone = 26956 
WTRc_limit_alone = 10494 
RTWc_limit_alone = 38151 

Commands details: 
total_CMD = 241349 
n_nop = 161647 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10312 
n_act = 13878 
n_pre = 13862 
n_ref = 0 
n_req = 60178 
total_req = 67912 

Dual Bus Interface Util: 
issued_total_row = 27740 
issued_total_col = 67912 
Row_Bus_Util =  0.114937 
CoL_Bus_Util = 0.281385 
Either_Row_CoL_Bus_Util = 0.330235 
Issued_on_Two_Bus_Simul_Util = 0.066087 
issued_two_Eff = 0.200120 
queue_avg = 11.959954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.96
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161661 n_act=13785 n_pre=13769 n_ref_event=0 n_req=60152 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.281
n_activity=142809 dram_eff=0.4748
bk0: 3712a 201190i bk1: 3712a 200361i bk2: 3584a 202183i bk3: 3584a 202186i bk4: 3584a 201130i bk5: 3584a 202017i bk6: 3584a 199258i bk7: 3584a 200991i bk8: 3584a 201749i bk9: 3584a 201492i bk10: 3584a 203815i bk11: 3584a 202454i bk12: 3584a 202161i bk13: 3584a 200878i bk14: 3584a 201596i bk15: 3584a 202759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770831
Row_Buffer_Locality_read = 0.796684
Row_Buffer_Locality_write = 0.187304
Bank_Level_Parallism = 5.239686
Bank_Level_Parallism_Col = 3.712787
Bank_Level_Parallism_Ready = 1.919744
write_to_read_ratio_blp_rw_average = 0.198801
GrpLevelPara = 2.339861 

BW Util details:
bwutil = 0.280954 
total_CMD = 241349 
util_bw = 67808 
Wasted_Col = 51917 
Wasted_Row = 13015 
Idle = 108609 

BW Util Bottlenecks: 
RCDc_limit = 57195 
RCDWRc_limit = 8286 
WTRc_limit = 11951 
RTWc_limit = 41693 
CCDLc_limit = 31229 
rwq = 0 
CCDLc_limit_alone = 26783 
WTRc_limit_alone = 10761 
RTWc_limit_alone = 38437 

Commands details: 
total_CMD = 241349 
n_nop = 161661 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 13785 
n_pre = 13769 
n_ref = 0 
n_req = 60152 
total_req = 67808 

Dual Bus Interface Util: 
issued_total_row = 27554 
issued_total_col = 67808 
Row_Bus_Util =  0.114167 
CoL_Bus_Util = 0.280954 
Either_Row_CoL_Bus_Util = 0.330177 
Issued_on_Two_Bus_Simul_Util = 0.064943 
issued_two_Eff = 0.196692 
queue_avg = 11.790221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7902
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161865 n_act=13859 n_pre=13843 n_ref_event=0 n_req=60152 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.281
n_activity=143145 dram_eff=0.4737
bk0: 3712a 199329i bk1: 3712a 200836i bk2: 3584a 200866i bk3: 3584a 201250i bk4: 3584a 200689i bk5: 3584a 201243i bk6: 3584a 201513i bk7: 3584a 200493i bk8: 3584a 200899i bk9: 3584a 202958i bk10: 3584a 202520i bk11: 3584a 202382i bk12: 3584a 200271i bk13: 3584a 201780i bk14: 3584a 201380i bk15: 3584a 202457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769600
Row_Buffer_Locality_read = 0.795677
Row_Buffer_Locality_write = 0.181034
Bank_Level_Parallism = 5.287470
Bank_Level_Parallism_Col = 3.751686
Bank_Level_Parallism_Ready = 1.944431
write_to_read_ratio_blp_rw_average = 0.201077
GrpLevelPara = 2.355243 

BW Util details:
bwutil = 0.280954 
total_CMD = 241349 
util_bw = 67808 
Wasted_Col = 51554 
Wasted_Row = 13191 
Idle = 108796 

BW Util Bottlenecks: 
RCDc_limit = 57053 
RCDWRc_limit = 8448 
WTRc_limit = 11899 
RTWc_limit = 42519 
CCDLc_limit = 31064 
rwq = 0 
CCDLc_limit_alone = 26588 
WTRc_limit_alone = 10806 
RTWc_limit_alone = 39136 

Commands details: 
total_CMD = 241349 
n_nop = 161865 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 13859 
n_pre = 13843 
n_ref = 0 
n_req = 60152 
total_req = 67808 

Dual Bus Interface Util: 
issued_total_row = 27702 
issued_total_col = 67808 
Row_Bus_Util =  0.114780 
CoL_Bus_Util = 0.280954 
Either_Row_CoL_Bus_Util = 0.329332 
Issued_on_Two_Bus_Simul_Util = 0.066402 
issued_two_Eff = 0.201625 
queue_avg = 11.963095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9631
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161770 n_act=13727 n_pre=13711 n_ref_event=0 n_req=60152 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.281
n_activity=142848 dram_eff=0.4747
bk0: 3712a 201756i bk1: 3712a 201314i bk2: 3584a 202467i bk3: 3584a 202180i bk4: 3584a 200828i bk5: 3584a 201260i bk6: 3584a 199607i bk7: 3584a 200057i bk8: 3584a 201382i bk9: 3584a 202520i bk10: 3584a 203501i bk11: 3584a 202046i bk12: 3584a 202422i bk13: 3584a 200941i bk14: 3584a 203144i bk15: 3584a 202894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771795
Row_Buffer_Locality_read = 0.797135
Row_Buffer_Locality_write = 0.199843
Bank_Level_Parallism = 5.231164
Bank_Level_Parallism_Col = 3.716636
Bank_Level_Parallism_Ready = 1.986742
write_to_read_ratio_blp_rw_average = 0.200048
GrpLevelPara = 2.339006 

BW Util details:
bwutil = 0.280954 
total_CMD = 241349 
util_bw = 67808 
Wasted_Col = 51696 
Wasted_Row = 13051 
Idle = 108794 

BW Util Bottlenecks: 
RCDc_limit = 56453 
RCDWRc_limit = 8188 
WTRc_limit = 10739 
RTWc_limit = 42039 
CCDLc_limit = 30239 
rwq = 0 
CCDLc_limit_alone = 25906 
WTRc_limit_alone = 9720 
RTWc_limit_alone = 38725 

Commands details: 
total_CMD = 241349 
n_nop = 161770 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 13727 
n_pre = 13711 
n_ref = 0 
n_req = 60152 
total_req = 67808 

Dual Bus Interface Util: 
issued_total_row = 27438 
issued_total_col = 67808 
Row_Bus_Util =  0.113686 
CoL_Bus_Util = 0.280954 
Either_Row_CoL_Bus_Util = 0.329726 
Issued_on_Two_Bus_Simul_Util = 0.064914 
issued_two_Eff = 0.196874 
queue_avg = 11.745832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7458
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161848 n_act=13730 n_pre=13714 n_ref_event=0 n_req=60152 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.281
n_activity=143240 dram_eff=0.4734
bk0: 3712a 200990i bk1: 3712a 200119i bk2: 3584a 202413i bk3: 3584a 202373i bk4: 3584a 201953i bk5: 3584a 202259i bk6: 3584a 200544i bk7: 3584a 200845i bk8: 3584a 201961i bk9: 3584a 201867i bk10: 3584a 203408i bk11: 3584a 203209i bk12: 3584a 201090i bk13: 3584a 201463i bk14: 3584a 202848i bk15: 3584a 203024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771745
Row_Buffer_Locality_read = 0.796927
Row_Buffer_Locality_write = 0.203370
Bank_Level_Parallism = 5.199600
Bank_Level_Parallism_Col = 3.699038
Bank_Level_Parallism_Ready = 1.936232
write_to_read_ratio_blp_rw_average = 0.198941
GrpLevelPara = 2.326132 

BW Util details:
bwutil = 0.280954 
total_CMD = 241349 
util_bw = 67808 
Wasted_Col = 51978 
Wasted_Row = 13180 
Idle = 108383 

BW Util Bottlenecks: 
RCDc_limit = 57086 
RCDWRc_limit = 8017 
WTRc_limit = 10978 
RTWc_limit = 41604 
CCDLc_limit = 30258 
rwq = 0 
CCDLc_limit_alone = 26145 
WTRc_limit_alone = 9967 
RTWc_limit_alone = 38502 

Commands details: 
total_CMD = 241349 
n_nop = 161848 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 13730 
n_pre = 13714 
n_ref = 0 
n_req = 60152 
total_req = 67808 

Dual Bus Interface Util: 
issued_total_row = 27444 
issued_total_col = 67808 
Row_Bus_Util =  0.113711 
CoL_Bus_Util = 0.280954 
Either_Row_CoL_Bus_Util = 0.329403 
Issued_on_Two_Bus_Simul_Util = 0.065262 
issued_two_Eff = 0.198123 
queue_avg = 11.720517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7205
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161523 n_act=13775 n_pre=13759 n_ref_event=0 n_req=60162 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10248 bw_util=0.2811
n_activity=143236 dram_eff=0.4737
bk0: 3712a 201752i bk1: 3712a 201617i bk2: 3584a 202713i bk3: 3584a 201151i bk4: 3584a 200996i bk5: 3584a 200873i bk6: 3584a 198909i bk7: 3584a 199164i bk8: 3584a 202453i bk9: 3584a 202323i bk10: 3584a 201706i bk11: 3584a 202288i bk12: 3584a 201604i bk13: 3584a 201778i bk14: 3584a 202050i bk15: 3584a 202779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771035
Row_Buffer_Locality_read = 0.796910
Row_Buffer_Locality_write = 0.189305
Bank_Level_Parallism = 5.252937
Bank_Level_Parallism_Col = 3.747938
Bank_Level_Parallism_Ready = 1.976359
write_to_read_ratio_blp_rw_average = 0.201411
GrpLevelPara = 2.348760 

BW Util details:
bwutil = 0.281120 
total_CMD = 241349 
util_bw = 67848 
Wasted_Col = 51745 
Wasted_Row = 13207 
Idle = 108549 

BW Util Bottlenecks: 
RCDc_limit = 57413 
RCDWRc_limit = 8341 
WTRc_limit = 11017 
RTWc_limit = 42550 
CCDLc_limit = 30416 
rwq = 0 
CCDLc_limit_alone = 26303 
WTRc_limit_alone = 10025 
RTWc_limit_alone = 39429 

Commands details: 
total_CMD = 241349 
n_nop = 161523 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10248 
n_act = 13775 
n_pre = 13759 
n_ref = 0 
n_req = 60162 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 27534 
issued_total_col = 67848 
Row_Bus_Util =  0.114084 
CoL_Bus_Util = 0.281120 
Either_Row_CoL_Bus_Util = 0.330749 
Issued_on_Two_Bus_Simul_Util = 0.064454 
issued_two_Eff = 0.194874 
queue_avg = 11.830084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8301
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161792 n_act=13833 n_pre=13817 n_ref_event=0 n_req=60162 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10248 bw_util=0.2811
n_activity=143512 dram_eff=0.4728
bk0: 3712a 199416i bk1: 3712a 200775i bk2: 3584a 202373i bk3: 3584a 201070i bk4: 3584a 201438i bk5: 3584a 200976i bk6: 3584a 201243i bk7: 3584a 200064i bk8: 3584a 202922i bk9: 3584a 201154i bk10: 3584a 202319i bk11: 3584a 202738i bk12: 3584a 201550i bk13: 3584a 201023i bk14: 3584a 202177i bk15: 3584a 200688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770071
Row_Buffer_Locality_read = 0.795278
Row_Buffer_Locality_write = 0.203357
Bank_Level_Parallism = 5.261409
Bank_Level_Parallism_Col = 3.760441
Bank_Level_Parallism_Ready = 1.962165
write_to_read_ratio_blp_rw_average = 0.194894
GrpLevelPara = 2.339831 

BW Util details:
bwutil = 0.281120 
total_CMD = 241349 
util_bw = 67848 
Wasted_Col = 51620 
Wasted_Row = 13542 
Idle = 108339 

BW Util Bottlenecks: 
RCDc_limit = 56991 
RCDWRc_limit = 7852 
WTRc_limit = 11836 
RTWc_limit = 41050 
CCDLc_limit = 30942 
rwq = 0 
CCDLc_limit_alone = 26452 
WTRc_limit_alone = 10723 
RTWc_limit_alone = 37673 

Commands details: 
total_CMD = 241349 
n_nop = 161792 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10248 
n_act = 13833 
n_pre = 13817 
n_ref = 0 
n_req = 60162 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 27650 
issued_total_col = 67848 
Row_Bus_Util =  0.114564 
CoL_Bus_Util = 0.281120 
Either_Row_CoL_Bus_Util = 0.329635 
Issued_on_Two_Bus_Simul_Util = 0.066050 
issued_two_Eff = 0.200372 
queue_avg = 11.863745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8637
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161697 n_act=13831 n_pre=13815 n_ref_event=0 n_req=60162 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10248 bw_util=0.2811
n_activity=142802 dram_eff=0.4751
bk0: 3712a 202065i bk1: 3712a 201476i bk2: 3584a 202124i bk3: 3584a 198938i bk4: 3584a 201403i bk5: 3584a 202084i bk6: 3584a 199684i bk7: 3584a 200581i bk8: 3584a 202611i bk9: 3584a 201071i bk10: 3584a 202812i bk11: 3584a 202363i bk12: 3584a 202004i bk13: 3584a 202328i bk14: 3584a 202210i bk15: 3584a 202123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770104
Row_Buffer_Locality_read = 0.795590
Row_Buffer_Locality_write = 0.197112
Bank_Level_Parallism = 5.246614
Bank_Level_Parallism_Col = 3.713345
Bank_Level_Parallism_Ready = 1.944140
write_to_read_ratio_blp_rw_average = 0.198593
GrpLevelPara = 2.334493 

BW Util details:
bwutil = 0.281120 
total_CMD = 241349 
util_bw = 67848 
Wasted_Col = 51665 
Wasted_Row = 13119 
Idle = 108717 

BW Util Bottlenecks: 
RCDc_limit = 57079 
RCDWRc_limit = 8322 
WTRc_limit = 10803 
RTWc_limit = 41754 
CCDLc_limit = 30741 
rwq = 0 
CCDLc_limit_alone = 26337 
WTRc_limit_alone = 9703 
RTWc_limit_alone = 38450 

Commands details: 
total_CMD = 241349 
n_nop = 161697 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10248 
n_act = 13831 
n_pre = 13815 
n_ref = 0 
n_req = 60162 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 27646 
issued_total_col = 67848 
Row_Bus_Util =  0.114548 
CoL_Bus_Util = 0.281120 
Either_Row_CoL_Bus_Util = 0.330028 
Issued_on_Two_Bus_Simul_Util = 0.065639 
issued_two_Eff = 0.198890 
queue_avg = 12.048449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0484
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161826 n_act=13862 n_pre=13846 n_ref_event=0 n_req=60162 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10248 bw_util=0.2811
n_activity=142543 dram_eff=0.476
bk0: 3712a 200503i bk1: 3712a 201305i bk2: 3584a 200639i bk3: 3584a 199010i bk4: 3584a 202295i bk5: 3584a 202795i bk6: 3584a 200360i bk7: 3584a 200499i bk8: 3584a 201451i bk9: 3584a 199913i bk10: 3584a 202599i bk11: 3584a 203184i bk12: 3584a 201414i bk13: 3584a 201504i bk14: 3584a 201856i bk15: 3584a 200232i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769589
Row_Buffer_Locality_read = 0.795608
Row_Buffer_Locality_write = 0.184621
Bank_Level_Parallism = 5.317061
Bank_Level_Parallism_Col = 3.755427
Bank_Level_Parallism_Ready = 1.943344
write_to_read_ratio_blp_rw_average = 0.201874
GrpLevelPara = 2.337372 

BW Util details:
bwutil = 0.281120 
total_CMD = 241349 
util_bw = 67848 
Wasted_Col = 51607 
Wasted_Row = 12608 
Idle = 109286 

BW Util Bottlenecks: 
RCDc_limit = 56815 
RCDWRc_limit = 8333 
WTRc_limit = 10641 
RTWc_limit = 45012 
CCDLc_limit = 30654 
rwq = 0 
CCDLc_limit_alone = 26052 
WTRc_limit_alone = 9591 
RTWc_limit_alone = 41460 

Commands details: 
total_CMD = 241349 
n_nop = 161826 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10248 
n_act = 13862 
n_pre = 13846 
n_ref = 0 
n_req = 60162 
total_req = 67848 

Dual Bus Interface Util: 
issued_total_row = 27708 
issued_total_col = 67848 
Row_Bus_Util =  0.114805 
CoL_Bus_Util = 0.281120 
Either_Row_CoL_Bus_Util = 0.329494 
Issued_on_Two_Bus_Simul_Util = 0.066431 
issued_two_Eff = 0.201615 
queue_avg = 12.170562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.1706
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161529 n_act=13994 n_pre=13978 n_ref_event=0 n_req=60152 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.281
n_activity=142925 dram_eff=0.4744
bk0: 3712a 200070i bk1: 3712a 199978i bk2: 3584a 200554i bk3: 3584a 201619i bk4: 3584a 201710i bk5: 3584a 200597i bk6: 3584a 200080i bk7: 3584a 199229i bk8: 3584a 201192i bk9: 3584a 200709i bk10: 3584a 202155i bk11: 3584a 202519i bk12: 3584a 200228i bk13: 3584a 200156i bk14: 3584a 203078i bk15: 3584a 202618i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767356
Row_Buffer_Locality_read = 0.793125
Row_Buffer_Locality_write = 0.185737
Bank_Level_Parallism = 5.299956
Bank_Level_Parallism_Col = 3.755923
Bank_Level_Parallism_Ready = 1.964385
write_to_read_ratio_blp_rw_average = 0.195892
GrpLevelPara = 2.348298 

BW Util details:
bwutil = 0.280954 
total_CMD = 241349 
util_bw = 67808 
Wasted_Col = 51841 
Wasted_Row = 13417 
Idle = 108283 

BW Util Bottlenecks: 
RCDc_limit = 57910 
RCDWRc_limit = 8278 
WTRc_limit = 11547 
RTWc_limit = 41061 
CCDLc_limit = 31213 
rwq = 0 
CCDLc_limit_alone = 27036 
WTRc_limit_alone = 10481 
RTWc_limit_alone = 37950 

Commands details: 
total_CMD = 241349 
n_nop = 161529 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 13994 
n_pre = 13978 
n_ref = 0 
n_req = 60152 
total_req = 67808 

Dual Bus Interface Util: 
issued_total_row = 27972 
issued_total_col = 67808 
Row_Bus_Util =  0.115899 
CoL_Bus_Util = 0.280954 
Either_Row_CoL_Bus_Util = 0.330724 
Issued_on_Two_Bus_Simul_Util = 0.066128 
issued_two_Eff = 0.199950 
queue_avg = 12.233794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.2338
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161732 n_act=13820 n_pre=13804 n_ref_event=0 n_req=60152 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.281
n_activity=143201 dram_eff=0.4735
bk0: 3712a 200909i bk1: 3712a 200374i bk2: 3584a 201468i bk3: 3584a 200689i bk4: 3584a 202528i bk5: 3584a 201292i bk6: 3584a 200463i bk7: 3584a 199747i bk8: 3584a 201748i bk9: 3584a 201308i bk10: 3584a 203174i bk11: 3584a 203476i bk12: 3584a 201610i bk13: 3584a 202472i bk14: 3584a 202958i bk15: 3584a 201406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770249
Row_Buffer_Locality_read = 0.795990
Row_Buffer_Locality_write = 0.189263
Bank_Level_Parallism = 5.239376
Bank_Level_Parallism_Col = 3.729572
Bank_Level_Parallism_Ready = 1.962217
write_to_read_ratio_blp_rw_average = 0.197378
GrpLevelPara = 2.338029 

BW Util details:
bwutil = 0.280954 
total_CMD = 241349 
util_bw = 67808 
Wasted_Col = 51703 
Wasted_Row = 13351 
Idle = 108487 

BW Util Bottlenecks: 
RCDc_limit = 57043 
RCDWRc_limit = 8174 
WTRc_limit = 11713 
RTWc_limit = 40859 
CCDLc_limit = 30268 
rwq = 0 
CCDLc_limit_alone = 26202 
WTRc_limit_alone = 10691 
RTWc_limit_alone = 37815 

Commands details: 
total_CMD = 241349 
n_nop = 161732 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 13820 
n_pre = 13804 
n_ref = 0 
n_req = 60152 
total_req = 67808 

Dual Bus Interface Util: 
issued_total_row = 27624 
issued_total_col = 67808 
Row_Bus_Util =  0.114457 
CoL_Bus_Util = 0.280954 
Either_Row_CoL_Bus_Util = 0.329883 
Issued_on_Two_Bus_Simul_Util = 0.065528 
issued_two_Eff = 0.198638 
queue_avg = 11.828774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8288
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161758 n_act=13896 n_pre=13880 n_ref_event=0 n_req=60152 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.281
n_activity=141483 dram_eff=0.4793
bk0: 3712a 201080i bk1: 3712a 199534i bk2: 3584a 200723i bk3: 3584a 202692i bk4: 3584a 200587i bk5: 3584a 200793i bk6: 3584a 199218i bk7: 3584a 199386i bk8: 3584a 201757i bk9: 3584a 200877i bk10: 3584a 201705i bk11: 3584a 202678i bk12: 3584a 201407i bk13: 3584a 201563i bk14: 3584a 202290i bk15: 3584a 202119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768985
Row_Buffer_Locality_read = 0.794583
Row_Buffer_Locality_write = 0.191223
Bank_Level_Parallism = 5.354195
Bank_Level_Parallism_Col = 3.783511
Bank_Level_Parallism_Ready = 1.965786
write_to_read_ratio_blp_rw_average = 0.192448
GrpLevelPara = 2.355510 

BW Util details:
bwutil = 0.280954 
total_CMD = 241349 
util_bw = 67808 
Wasted_Col = 50905 
Wasted_Row = 12647 
Idle = 109989 

BW Util Bottlenecks: 
RCDc_limit = 56966 
RCDWRc_limit = 7972 
WTRc_limit = 11738 
RTWc_limit = 40916 
CCDLc_limit = 30844 
rwq = 0 
CCDLc_limit_alone = 26440 
WTRc_limit_alone = 10522 
RTWc_limit_alone = 37728 

Commands details: 
total_CMD = 241349 
n_nop = 161758 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 13896 
n_pre = 13880 
n_ref = 0 
n_req = 60152 
total_req = 67808 

Dual Bus Interface Util: 
issued_total_row = 27776 
issued_total_col = 67808 
Row_Bus_Util =  0.115086 
CoL_Bus_Util = 0.280954 
Either_Row_CoL_Bus_Util = 0.329776 
Issued_on_Two_Bus_Simul_Util = 0.066265 
issued_two_Eff = 0.200940 
queue_avg = 11.948747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9487
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161796 n_act=13849 n_pre=13833 n_ref_event=0 n_req=60152 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10208 bw_util=0.281
n_activity=142920 dram_eff=0.4744
bk0: 3712a 200197i bk1: 3712a 200201i bk2: 3584a 201140i bk3: 3584a 201488i bk4: 3584a 202171i bk5: 3584a 201351i bk6: 3584a 200766i bk7: 3584a 200353i bk8: 3584a 201041i bk9: 3584a 201937i bk10: 3584a 201944i bk11: 3584a 201645i bk12: 3584a 201356i bk13: 3584a 201706i bk14: 3584a 199804i bk15: 3584a 201803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769767
Row_Buffer_Locality_read = 0.795156
Row_Buffer_Locality_write = 0.196708
Bank_Level_Parallism = 5.304801
Bank_Level_Parallism_Col = 3.774552
Bank_Level_Parallism_Ready = 1.948295
write_to_read_ratio_blp_rw_average = 0.204486
GrpLevelPara = 2.363919 

BW Util details:
bwutil = 0.280954 
total_CMD = 241349 
util_bw = 67808 
Wasted_Col = 51822 
Wasted_Row = 12860 
Idle = 108859 

BW Util Bottlenecks: 
RCDc_limit = 57079 
RCDWRc_limit = 8327 
WTRc_limit = 10881 
RTWc_limit = 46975 
CCDLc_limit = 31012 
rwq = 0 
CCDLc_limit_alone = 26065 
WTRc_limit_alone = 9869 
RTWc_limit_alone = 43040 

Commands details: 
total_CMD = 241349 
n_nop = 161796 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10208 
n_act = 13849 
n_pre = 13833 
n_ref = 0 
n_req = 60152 
total_req = 67808 

Dual Bus Interface Util: 
issued_total_row = 27682 
issued_total_col = 67808 
Row_Bus_Util =  0.114697 
CoL_Bus_Util = 0.280954 
Either_Row_CoL_Bus_Util = 0.329618 
Issued_on_Two_Bus_Simul_Util = 0.066033 
issued_two_Eff = 0.200332 
queue_avg = 12.051403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.0514
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161781 n_act=13821 n_pre=13805 n_ref_event=0 n_req=60144 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10176 bw_util=0.2808
n_activity=142970 dram_eff=0.4741
bk0: 3712a 201616i bk1: 3712a 201320i bk2: 3584a 202498i bk3: 3584a 201759i bk4: 3584a 203103i bk5: 3584a 202145i bk6: 3584a 200806i bk7: 3584a 200356i bk8: 3584a 201440i bk9: 3584a 201471i bk10: 3584a 201749i bk11: 3584a 201902i bk12: 3584a 201877i bk13: 3584a 201716i bk14: 3584a 202720i bk15: 3584a 201288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770202
Row_Buffer_Locality_read = 0.795694
Row_Buffer_Locality_write = 0.193003
Bank_Level_Parallism = 5.231645
Bank_Level_Parallism_Col = 3.698736
Bank_Level_Parallism_Ready = 1.928455
write_to_read_ratio_blp_rw_average = 0.199762
GrpLevelPara = 2.341203 

BW Util details:
bwutil = 0.280822 
total_CMD = 241349 
util_bw = 67776 
Wasted_Col = 51631 
Wasted_Row = 13240 
Idle = 108702 

BW Util Bottlenecks: 
RCDc_limit = 56824 
RCDWRc_limit = 8179 
WTRc_limit = 10414 
RTWc_limit = 41795 
CCDLc_limit = 30303 
rwq = 0 
CCDLc_limit_alone = 26052 
WTRc_limit_alone = 9483 
RTWc_limit_alone = 38475 

Commands details: 
total_CMD = 241349 
n_nop = 161781 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10176 
n_act = 13821 
n_pre = 13805 
n_ref = 0 
n_req = 60144 
total_req = 67776 

Dual Bus Interface Util: 
issued_total_row = 27626 
issued_total_col = 67776 
Row_Bus_Util =  0.114465 
CoL_Bus_Util = 0.280822 
Either_Row_CoL_Bus_Util = 0.329680 
Issued_on_Two_Bus_Simul_Util = 0.065606 
issued_two_Eff = 0.199000 
queue_avg = 11.718996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.719
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161747 n_act=13879 n_pre=13863 n_ref_event=0 n_req=60144 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10176 bw_util=0.2808
n_activity=143724 dram_eff=0.4716
bk0: 3712a 200177i bk1: 3712a 201561i bk2: 3584a 202288i bk3: 3584a 202048i bk4: 3584a 201138i bk5: 3584a 201333i bk6: 3584a 199888i bk7: 3584a 199974i bk8: 3584a 201707i bk9: 3584a 201686i bk10: 3584a 201494i bk11: 3584a 202434i bk12: 3584a 200797i bk13: 3584a 201161i bk14: 3584a 200870i bk15: 3584a 201489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769237
Row_Buffer_Locality_read = 0.794931
Row_Buffer_Locality_write = 0.187500
Bank_Level_Parallism = 5.271017
Bank_Level_Parallism_Col = 3.755569
Bank_Level_Parallism_Ready = 1.988329
write_to_read_ratio_blp_rw_average = 0.197985
GrpLevelPara = 2.341076 

BW Util details:
bwutil = 0.280822 
total_CMD = 241349 
util_bw = 67776 
Wasted_Col = 51931 
Wasted_Row = 13414 
Idle = 108228 

BW Util Bottlenecks: 
RCDc_limit = 57523 
RCDWRc_limit = 8146 
WTRc_limit = 10751 
RTWc_limit = 42809 
CCDLc_limit = 31069 
rwq = 0 
CCDLc_limit_alone = 26588 
WTRc_limit_alone = 9752 
RTWc_limit_alone = 39327 

Commands details: 
total_CMD = 241349 
n_nop = 161747 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10176 
n_act = 13879 
n_pre = 13863 
n_ref = 0 
n_req = 60144 
total_req = 67776 

Dual Bus Interface Util: 
issued_total_row = 27742 
issued_total_col = 67776 
Row_Bus_Util =  0.114946 
CoL_Bus_Util = 0.280822 
Either_Row_CoL_Bus_Util = 0.329821 
Issued_on_Two_Bus_Simul_Util = 0.065946 
issued_two_Eff = 0.199945 
queue_avg = 11.861562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.8616
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161644 n_act=13818 n_pre=13802 n_ref_event=0 n_req=60144 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10176 bw_util=0.2808
n_activity=142377 dram_eff=0.476
bk0: 3712a 200807i bk1: 3712a 200968i bk2: 3584a 203204i bk3: 3584a 201309i bk4: 3584a 201558i bk5: 3584a 201165i bk6: 3584a 198765i bk7: 3584a 200488i bk8: 3584a 201342i bk9: 3584a 202743i bk10: 3584a 202743i bk11: 3584a 203053i bk12: 3584a 201910i bk13: 3584a 200457i bk14: 3584a 203654i bk15: 3584a 201983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770251
Row_Buffer_Locality_read = 0.795764
Row_Buffer_Locality_write = 0.192610
Bank_Level_Parallism = 5.256040
Bank_Level_Parallism_Col = 3.715114
Bank_Level_Parallism_Ready = 1.940731
write_to_read_ratio_blp_rw_average = 0.201374
GrpLevelPara = 2.345663 

BW Util details:
bwutil = 0.280822 
total_CMD = 241349 
util_bw = 67776 
Wasted_Col = 51716 
Wasted_Row = 12847 
Idle = 109010 

BW Util Bottlenecks: 
RCDc_limit = 57164 
RCDWRc_limit = 8323 
WTRc_limit = 10719 
RTWc_limit = 43719 
CCDLc_limit = 30689 
rwq = 0 
CCDLc_limit_alone = 26386 
WTRc_limit_alone = 9631 
RTWc_limit_alone = 40504 

Commands details: 
total_CMD = 241349 
n_nop = 161644 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10176 
n_act = 13818 
n_pre = 13802 
n_ref = 0 
n_req = 60144 
total_req = 67776 

Dual Bus Interface Util: 
issued_total_row = 27620 
issued_total_col = 67776 
Row_Bus_Util =  0.114440 
CoL_Bus_Util = 0.280822 
Either_Row_CoL_Bus_Util = 0.330248 
Issued_on_Two_Bus_Simul_Util = 0.065014 
issued_two_Eff = 0.196863 
queue_avg = 11.912748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9127
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=241349 n_nop=161748 n_act=13841 n_pre=13825 n_ref_event=0 n_req=60144 n_rd=57600 n_rd_L2_A=0 n_write=0 n_wr_bk=10176 bw_util=0.2808
n_activity=142802 dram_eff=0.4746
bk0: 3712a 200296i bk1: 3712a 200958i bk2: 3584a 202114i bk3: 3584a 201167i bk4: 3584a 201890i bk5: 3584a 200855i bk6: 3584a 199834i bk7: 3584a 200084i bk8: 3584a 201463i bk9: 3584a 200773i bk10: 3584a 202069i bk11: 3584a 203255i bk12: 3584a 201457i bk13: 3584a 201582i bk14: 3584a 202202i bk15: 3584a 201938i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769869
Row_Buffer_Locality_read = 0.796024
Row_Buffer_Locality_write = 0.177673
Bank_Level_Parallism = 5.292026
Bank_Level_Parallism_Col = 3.756008
Bank_Level_Parallism_Ready = 1.969606
write_to_read_ratio_blp_rw_average = 0.201201
GrpLevelPara = 2.347529 

BW Util details:
bwutil = 0.280822 
total_CMD = 241349 
util_bw = 67776 
Wasted_Col = 51403 
Wasted_Row = 13056 
Idle = 109114 

BW Util Bottlenecks: 
RCDc_limit = 56714 
RCDWRc_limit = 8140 
WTRc_limit = 11236 
RTWc_limit = 42376 
CCDLc_limit = 30762 
rwq = 0 
CCDLc_limit_alone = 26322 
WTRc_limit_alone = 10117 
RTWc_limit_alone = 39055 

Commands details: 
total_CMD = 241349 
n_nop = 161748 
Read = 57600 
Write = 0 
L2_Alloc = 0 
L2_WB = 10176 
n_act = 13841 
n_pre = 13825 
n_ref = 0 
n_req = 60144 
total_req = 67776 

Dual Bus Interface Util: 
issued_total_row = 27666 
issued_total_col = 67776 
Row_Bus_Util =  0.114631 
CoL_Bus_Util = 0.280822 
Either_Row_CoL_Bus_Util = 0.329817 
Issued_on_Two_Bus_Simul_Util = 0.065635 
issued_two_Eff = 0.199005 
queue_avg = 11.969281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.9693

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 907, Reservation_fails = 2988
L2_cache_bank[1]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 807, Reservation_fails = 2306
L2_cache_bank[2]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 850, Reservation_fails = 3222
L2_cache_bank[3]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 839, Reservation_fails = 2938
L2_cache_bank[4]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 832, Reservation_fails = 2150
L2_cache_bank[5]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 779, Reservation_fails = 1353
L2_cache_bank[6]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 814, Reservation_fails = 2441
L2_cache_bank[7]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 872, Reservation_fails = 2993
L2_cache_bank[8]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 685, Reservation_fails = 2061
L2_cache_bank[9]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 836, Reservation_fails = 2736
L2_cache_bank[10]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 837, Reservation_fails = 2203
L2_cache_bank[11]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 783, Reservation_fails = 2369
L2_cache_bank[12]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 748, Reservation_fails = 3848
L2_cache_bank[13]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 791, Reservation_fails = 2242
L2_cache_bank[14]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 866, Reservation_fails = 2523
L2_cache_bank[15]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 845, Reservation_fails = 3276
L2_cache_bank[16]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 894, Reservation_fails = 1921
L2_cache_bank[17]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 860, Reservation_fails = 2697
L2_cache_bank[18]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 925, Reservation_fails = 3529
L2_cache_bank[19]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 877, Reservation_fails = 3015
L2_cache_bank[20]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 741, Reservation_fails = 1262
L2_cache_bank[21]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 837, Reservation_fails = 3116
L2_cache_bank[22]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 803, Reservation_fails = 2939
L2_cache_bank[23]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 743, Reservation_fails = 2548
L2_cache_bank[24]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 841, Reservation_fails = 2660
L2_cache_bank[25]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 902, Reservation_fails = 3446
L2_cache_bank[26]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 652, Reservation_fails = 2347
L2_cache_bank[27]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 752, Reservation_fails = 1838
L2_cache_bank[28]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 950, Reservation_fails = 4061
L2_cache_bank[29]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 828, Reservation_fails = 2140
L2_cache_bank[30]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 831, Reservation_fails = 1903
L2_cache_bank[31]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 880, Reservation_fails = 2452
L2_cache_bank[32]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 800, Reservation_fails = 2018
L2_cache_bank[33]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 793, Reservation_fails = 3118
L2_cache_bank[34]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 802, Reservation_fails = 1929
L2_cache_bank[35]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 854, Reservation_fails = 3398
L2_cache_bank[36]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 835, Reservation_fails = 3412
L2_cache_bank[37]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 824, Reservation_fails = 2405
L2_cache_bank[38]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 827, Reservation_fails = 2873
L2_cache_bank[39]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 850, Reservation_fails = 2614
L2_cache_bank[40]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 797, Reservation_fails = 2271
L2_cache_bank[41]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 779, Reservation_fails = 2287
L2_cache_bank[42]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 841, Reservation_fails = 3463
L2_cache_bank[43]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 771, Reservation_fails = 2136
L2_cache_bank[44]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 803, Reservation_fails = 2312
L2_cache_bank[45]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 722, Reservation_fails = 1872
L2_cache_bank[46]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 853, Reservation_fails = 3178
L2_cache_bank[47]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 790, Reservation_fails = 1756
L2_cache_bank[48]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 752, Reservation_fails = 1648
L2_cache_bank[49]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 801, Reservation_fails = 4019
L2_cache_bank[50]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 845, Reservation_fails = 1871
L2_cache_bank[51]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 756, Reservation_fails = 3162
L2_cache_bank[52]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 817, Reservation_fails = 3646
L2_cache_bank[53]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 873, Reservation_fails = 3399
L2_cache_bank[54]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 871, Reservation_fails = 3312
L2_cache_bank[55]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 865, Reservation_fails = 4695
L2_cache_bank[56]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 789, Reservation_fails = 2891
L2_cache_bank[57]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 788, Reservation_fails = 2259
L2_cache_bank[58]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 852, Reservation_fails = 2846
L2_cache_bank[59]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 844, Reservation_fails = 1669
L2_cache_bank[60]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 760, Reservation_fails = 3047
L2_cache_bank[61]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 740, Reservation_fails = 2134
L2_cache_bank[62]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 831, Reservation_fails = 3499
L2_cache_bank[63]: Access = 62720, Miss = 35072, Miss_rate = 0.559, Pending_hits = 783, Reservation_fails = 1646
L2_total_cache_accesses = 4014080
L2_total_cache_misses = 2244608
L2_total_cache_miss_rate = 0.5592
L2_total_cache_pending_hits = 52315
L2_total_cache_reservation_fails = 170308
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1717157
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 52315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 460800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 170308
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1382400
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 100352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3612672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 170308
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.090
average_pipeline_duty_cycle=15109.282227
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11604480
	Total NON REG=1569024
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7762464
	Total NON REG=1046016
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11607104
	Total NON REG=1569024
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7760096
	Total NON REG=1046016
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7764800
	Total NON REG=1046016
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7768512
	Total NON REG=1046016
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7771264
	Total NON REG=1046016
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11619904
	Total NON REG=1569024
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7765536
	Total NON REG=1046016
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7770592
	Total NON REG=1046016
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7767168
	Total NON REG=1046016
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11633440
	Total NON REG=1569024
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7769696
	Total NON REG=1046016
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7762848
	Total NON REG=1046016
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11637088
	Total NON REG=1569024
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11627840
	Total NON REG=1569024
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11603040
	Total NON REG=1569024
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7766336
	Total NON REG=1046016
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11635168
	Total NON REG=1569024
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11625056
	Total NON REG=1569024
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11606368
	Total NON REG=1569024
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7767936
	Total NON REG=1046016
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7765760
	Total NON REG=1046016
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11619168
	Total NON REG=1569024
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7757888
	Total NON REG=1046016
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11625248
	Total NON REG=1569024
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7766368
	Total NON REG=1046016
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11602304
	Total NON REG=1569024
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7764992
	Total NON REG=1046016
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7754880
	Total NON REG=1046016
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7756672
	Total NON REG=1046016
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7760032
	Total NON REG=1046016
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7760896
	Total NON REG=1046016
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11631104
	Total NON REG=1569024
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11641152
	Total NON REG=1569024
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7756128
	Total NON REG=1046016
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7771648
	Total NON REG=1046016
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11630592
	Total NON REG=1569024
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11634080
	Total NON REG=1569024
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7758016
	Total NON REG=1046016
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11630112
	Total NON REG=1569024
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11624352
	Total NON REG=1569024
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11612480
	Total NON REG=1569024
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11609664
	Total NON REG=1569024
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7763104
	Total NON REG=1046016
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7771136
	Total NON REG=1046016
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11636256
	Total NON REG=1569024
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7765408
	Total NON REG=1046016
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11603040
	Total NON REG=1569024
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7764064
	Total NON REG=1046016
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11627552
	Total NON REG=1569024
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11629280
	Total NON REG=1569024
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7765056
	Total NON REG=1046016
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11637216
	Total NON REG=1569024
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7767264
	Total NON REG=1046016
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11624992
	Total NON REG=1569024
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7757728
	Total NON REG=1046016
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11635616
	Total NON REG=1569024
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11635680
	Total NON REG=1569024
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11623264
	Total NON REG=1569024
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7764320
	Total NON REG=1046016
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11643072
	Total NON REG=1569024
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7759552
	Total NON REG=1046016
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7770848
	Total NON REG=1046016
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7759200
	Total NON REG=1046016
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7765632
	Total NON REG=1046016
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11599008
	Total NON REG=1569024
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7770144
	Total NON REG=1046016
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7761120
	Total NON REG=1046016
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7770144
	Total NON REG=1046016
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7771488
	Total NON REG=1046016
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7759904
	Total NON REG=1046016
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11613856
	Total NON REG=1569024
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11611776
	Total NON REG=1569024
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7767840
	Total NON REG=1046016
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7766432
	Total NON REG=1046016
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11629824
	Total NON REG=1569024
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7762528
	Total NON REG=1046016
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=149544
	Total FP Deocded Instructions=26496
	Total INT Deocded Instructions=115440
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=83042304
	Total FP Acesses=443136
	Total IMUL Acesses=22080
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=466944
	Total IDIV Acesses=0
	Total FPMUL Acesses=87552
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=28311552
	Total SP Acesses=6311424
	Total MEM Acesses=600576
	Total SFU Commissions=0
	Total SP Commissions=1536
	Total MEM Commissions=18768
	Total REG Reads=15968256
	Total REG Writes=11601728
	Total NON REG=1569024
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=99696
	Total FP Deocded Instructions=17664
	Total INT Deocded Instructions=76960
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=55361536
	Total FP Acesses=295424
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=311296
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=18874368
	Total SP Acesses=4207616
	Total MEM Acesses=400384
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=12512
	Total REG Reads=10645504
	Total REG Writes=7762624
	Total NON REG=1046016


==========Power Metrics -- Memory==========
Total memory controller accesses: 1843200
Total memory controller reads: 1843200
Total memory controller writes: 0
!!!Total Shared memory access: 946176
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 3612672
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 17510
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 401408
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 52654
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 3612672
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 1717157
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 52315
	Cache_stats[GLOBAL_ACC_R][MISS] = 460800
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 170308
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 1382400
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 100352
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 301056
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 3612672
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 401408

icnt_total_pkts_mem_to_simt=4014080
icnt_total_pkts_simt_to_mem=4014080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4014080
Req_Network_cycles = 321421
Req_Network_injected_packets_per_cycle =      12.4885 
Req_Network_conflicts_per_cycle =       9.1010
Req_Network_conflicts_per_cycle_util =      11.8092
Req_Bank_Level_Parallism =      16.2047
Req_Network_in_buffer_full_per_cycle =       0.2471
Req_Network_in_buffer_avg_util =      49.1822
Req_Network_out_buffer_full_per_cycle =       0.0153
Req_Network_out_buffer_avg_util =       4.5808

Reply_Network_injected_packets_num = 4014080
Reply_Network_cycles = 321421
Reply_Network_injected_packets_per_cycle =       12.4885
Reply_Network_conflicts_per_cycle =       24.8248
Reply_Network_conflicts_per_cycle_util =      31.2286
Reply_Bank_Level_Parallism =      15.7101
Reply_Network_in_buffer_full_per_cycle =       0.0011
Reply_Network_in_buffer_avg_util =      27.7265
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1561
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 22 sec (2302 sec)
gpgpu_simulation_rate = 130801 (inst/sec)
gpgpu_simulation_rate = 139 (cycle/sec)
gpgpu_silicon_slowdown = 8143884x
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
