	component NATIVE_TRANSCEIVER_IP is
		port (
			pll_powerdown       : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- pll_powerdown
			tx_analogreset      : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- tx_analogreset
			tx_digitalreset     : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- tx_digitalreset
			tx_serial_data      : out std_logic_vector(0 downto 0);                     -- tx_serial_data
			ext_pll_clk         : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- ext_pll_clk
			rx_analogreset      : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_analogreset
			rx_digitalreset     : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_digitalreset
			rx_cdr_refclk       : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_cdr_refclk
			rx_pma_clkout       : out std_logic_vector(0 downto 0);                     -- rx_pma_clkout
			rx_serial_data      : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_serial_data
			rx_set_locktodata   : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_set_locktodata
			rx_set_locktoref    : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_set_locktoref
			rx_is_lockedtoref   : out std_logic_vector(0 downto 0);                     -- rx_is_lockedtoref
			rx_is_lockedtodata  : out std_logic_vector(0 downto 0);                     -- rx_is_lockedtodata
			tx_parallel_data    : in  std_logic_vector(43 downto 0) := (others => 'X'); -- tx_parallel_data
			rx_parallel_data    : out std_logic_vector(63 downto 0);                    -- rx_parallel_data
			tx_std_coreclkin    : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- tx_std_coreclkin
			rx_std_coreclkin    : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- rx_std_coreclkin
			tx_std_clkout       : out std_logic_vector(0 downto 0);                     -- tx_std_clkout
			rx_std_clkout       : out std_logic_vector(0 downto 0);                     -- rx_std_clkout
			tx_std_pcfifo_full  : out std_logic_vector(0 downto 0);                     -- tx_std_pcfifo_full
			tx_std_pcfifo_empty : out std_logic_vector(0 downto 0);                     -- tx_std_pcfifo_empty
			rx_std_pcfifo_full  : out std_logic_vector(0 downto 0);                     -- rx_std_pcfifo_full
			rx_std_pcfifo_empty : out std_logic_vector(0 downto 0);                     -- rx_std_pcfifo_empty
			tx_cal_busy         : out std_logic_vector(0 downto 0);                     -- tx_cal_busy
			rx_cal_busy         : out std_logic_vector(0 downto 0);                     -- rx_cal_busy
			reconfig_to_xcvr    : in  std_logic_vector(69 downto 0) := (others => 'X'); -- reconfig_to_xcvr
			reconfig_from_xcvr  : out std_logic_vector(45 downto 0)                     -- reconfig_from_xcvr
		);
	end component NATIVE_TRANSCEIVER_IP;

