#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 19 15:43:37 2022
# Process ID: 21412
# Current directory: E:/MyNewFPGAData/vivado/isp_base/isp_base.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/MyNewFPGAData/vivado/isp_base/isp_base.runs/synth_1/top.vds
# Journal file: E:/MyNewFPGAData/vivado/isp_base/isp_base.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 370.148 ; gain = 100.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/top.v:26]
INFO: [Synth 8-6157] synthesizing module 'rgb2gray' [E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/rgb2gray.v:27]
WARNING: [Synth 8-5788] Register dout_reg in module rgb2gray is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/rgb2gray.v:109]
INFO: [Synth 8-6155] done synthesizing module 'rgb2gray' (1#1) [E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/rgb2gray.v:27]
INFO: [Synth 8-6157] synthesizing module 'sobel' [E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/sobel.v:27]
INFO: [Synth 8-6157] synthesizing module 'shift_RAM_3X3_8bit' [E:/MyNewFPGAData/vivado/isp_base/isp_base.runs/synth_1/.Xil/Vivado-21412-Xiaohe-Laptop/realtime/shift_RAM_3X3_8bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'shift_RAM_3X3_8bit' (2#1) [E:/MyNewFPGAData/vivado/isp_base/isp_base.runs/synth_1/.Xil/Vivado-21412-Xiaohe-Laptop/realtime/shift_RAM_3X3_8bit_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sobel' (3#1) [E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/sobel.v:27]
WARNING: [Synth 8-6014] Unused sequential element pixel_cnt_reg was removed.  [E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/top.v:131]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/top.v:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 425.055 ; gain = 155.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 425.055 ; gain = 155.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 425.055 ; gain = 155.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/ip/shift_RAM_3X3_8bit/shift_RAM_3X3_8bit/shift_RAM_3X3_8bit_in_context.xdc] for cell 'u_sobel/u_shift_RAM_0'
Finished Parsing XDC File [e:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/ip/shift_RAM_3X3_8bit/shift_RAM_3X3_8bit/shift_RAM_3X3_8bit_in_context.xdc] for cell 'u_sobel/u_shift_RAM_0'
Parsing XDC File [e:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/ip/shift_RAM_3X3_8bit/shift_RAM_3X3_8bit/shift_RAM_3X3_8bit_in_context.xdc] for cell 'u_sobel/u_shift_RAM_1'
Finished Parsing XDC File [e:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/ip/shift_RAM_3X3_8bit/shift_RAM_3X3_8bit/shift_RAM_3X3_8bit_in_context.xdc] for cell 'u_sobel/u_shift_RAM_1'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.020 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 776.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 776.020 ; gain = 506.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 776.020 ; gain = 506.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_sobel/u_shift_RAM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_sobel/u_shift_RAM_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 776.020 ; gain = 506.082
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/sobel.v:125]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/MyNewFPGAData/vivado/isp_base/isp_base.srcs/sources_1/new/sobel.v:124]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 776.020 ; gain = 506.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 13    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module rgb2gray 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sobel 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'u0_rgb2gray/temp_g_reg[0]' (FDCE) to 'u0_rgb2gray/temp_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'u0_rgb2gray/temp_b_reg[16]' (FDCE) to 'u0_rgb2gray/temp_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'u0_rgb2gray/temp_b_reg[17]' (FDCE) to 'u0_rgb2gray/temp_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'u0_rgb2gray/temp_g_reg[17]' (FDCE) to 'u0_rgb2gray/temp_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'u0_rgb2gray/temp_g_reg[16]' (FDCE) to 'u0_rgb2gray/temp_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'u0_rgb2gray/temp_r_reg[17]' (FDCE) to 'u0_rgb2gray/temp_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'u0_rgb2gray/temp_r_reg[16]' (FDCE) to 'u0_rgb2gray/temp_b_reg[13]'
INFO: [Synth 8-3886] merging instance 'u0_rgb2gray/temp_b_reg[13]' (FDCE) to 'u0_rgb2gray/temp_b_reg[14]'
INFO: [Synth 8-3886] merging instance 'u0_rgb2gray/temp_b_reg[14]' (FDCE) to 'u0_rgb2gray/temp_b_reg[15]'
INFO: [Synth 8-3886] merging instance 'u0_rgb2gray/temp_r_reg[15]' (FDCE) to 'u0_rgb2gray/temp_b_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u0_rgb2gray/temp_b_reg[15] )
INFO: [Synth 8-3886] merging instance 'u_sobel/grad_xy_reg[0]' (FDCE) to 'u_sobel/grad_xy_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_sobel/grad_xy_reg[1]' (FDCE) to 'u_sobel/grad_xy_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_sobel/grad_xy_reg[2]' (FDCE) to 'u_sobel/grad_xy_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_sobel/grad_xy_reg[3]' (FDCE) to 'u_sobel/grad_xy_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_sobel/grad_xy_reg[4]' (FDCE) to 'u_sobel/grad_xy_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_sobel/grad_xy_reg[5]' (FDCE) to 'u_sobel/grad_xy_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_sobel/grad_xy_reg[6]' (FDCE) to 'u_sobel/grad_xy_reg[7]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[0]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[1]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[2]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[3]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[4]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[5]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[6]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[7]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[8]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[9]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[10]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[11]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[12]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[13]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[14]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[15]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[16]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[17]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[18]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[19]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[20]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[21]' (FDC) to 'rgb_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'rgb_out_reg[22]' (FDC) to 'rgb_out_reg[23]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 776.020 ; gain = 506.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 778.211 ; gain = 508.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 778.512 ; gain = 508.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 789.992 ; gain = 520.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 789.992 ; gain = 520.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 789.992 ; gain = 520.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 789.992 ; gain = 520.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 789.992 ; gain = 520.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 789.992 ; gain = 520.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 789.992 ; gain = 520.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |shift_RAM_3X3_8bit |         2|
+------+-------------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |shift_RAM_3X3_8bit    |     1|
|2     |shift_RAM_3X3_8bit__2 |     1|
|3     |BUFG                  |     1|
|4     |CARRY4                |    49|
|5     |LUT1                  |     6|
|6     |LUT2                  |    67|
|7     |LUT3                  |    80|
|8     |LUT4                  |    67|
|9     |LUT5                  |     9|
|10    |LUT6                  |     6|
|11    |FDCE                  |   218|
|12    |FDRE                  |     8|
|13    |IBUF                  |    27|
|14    |OBUF                  |    25|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------+---------+------+
|      |Instance      |Module   |Cells |
+------+--------------+---------+------+
|1     |top           |         |   579|
|2     |  u0_rgb2gray |rgb2gray |   212|
|3     |  u_sobel     |sobel    |   312|
+------+--------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 789.992 ; gain = 520.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 789.992 ; gain = 169.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 789.992 ; gain = 520.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 803.727 ; gain = 533.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 803.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/MyNewFPGAData/vivado/isp_base/isp_base.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 19 15:43:55 2022...
