// Seed: 1881171557
module module_0 (
    input wand  id_0,
    input tri   id_1,
    input wand  id_2,
    input uwire id_3
);
  wire [-1 : 1] id_5, id_6;
  assign module_1.id_4 = 0;
  integer id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd23,
    parameter id_4 = 32'd58
) (
    input supply0 id_0,
    input tri0 _id_1,
    output logic id_2[1 : id_1],
    input wor id_3,
    input uwire _id_4
);
  parameter [id_4 : -1 'd0] id_6 = -1;
  assign id_2 = id_3;
  parameter id_7 = -1'b0 == id_6;
  always id_2 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_3,
      id_0
  );
  assign id_2 = id_6;
  assign id_2 = 1'b0;
  always id_2 = 1;
endmodule
