#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Dec 17 21:36:21 2023
# Process ID: 12280
# Current directory: C:/Users/Administrator/Documents/GitHub/Piano
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6580 C:\Users\Administrator\Documents\GitHub\Piano\piano.xpr
# Log file: C:/Users/Administrator/Documents/GitHub/Piano/vivado.log
# Journal file: C:/Users/Administrator/Documents/GitHub/Piano\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Documents/GitHub/Piano/piano.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/keyboard.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/sim_keyboard.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Dec 17 21:42:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Sun Dec 17 21:42:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-12280-S210-07/dcp0/learning_mode.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-12280-S210-07/dcp0/learning_mode.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1230.117 ; gain = 0.969
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1230.117 ; gain = 0.969
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1366.348 ; gain = 440.215
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
startgroup
set_property package_pin "" [get_ports [list  {display_d1[7]}]]
place_ports {display_d1[0]} D5
endgroup
startgroup
set_property package_pin "" [get_ports [list  {display_d1[6]}]]
place_ports {display_d1[1]} B2
endgroup
startgroup
set_property package_pin "" [get_ports [list  {display_d1[5]}]]
place_ports {display_d1[2]} B3
endgroup
startgroup
set_property package_pin "" [get_ports [list  {display_d1[4]}]]
place_ports {display_d1[3]} A1
endgroup
place_ports {display_d1[4]} B1
place_ports {display_d1[5]} A3
place_ports {display_d1[6]} A4
place_ports {display_d1[7]} B4
startgroup
set_property package_pin "" [get_ports [list  {display_d1[7]}]]
place_ports {display_d2[7]} B4
endgroup
set_property is_loc_fixed true [get_ports [list  {display_d1[7]}]]
startgroup
set_property package_pin "" [get_ports [list  {display_d2[7]}]]
place_ports {display_d1[7]} B4
endgroup
add_files -fileset constrs_1 -norecurse C:/Users/Administrator/Downloads/lab6_demo2.xdc
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Downloads/lab6_demo2.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/Administrator/Downloads/lab6_demo2.xdc
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 17 21:47:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Sun Dec 17 21:47:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/Administrator/Downloads/lab6_demo2.xdc
add_files -norecurse C:/Users/Administrator/Downloads/lab6_demo2.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Administrator/Downloads/lab6_demo2.v] -no_script -reset -force -quiet
remove_files  C:/Users/Administrator/Downloads/lab6_demo2.v
remove_files  C:/Users/Administrator/Downloads/lab6_demo2.v
WARNING: [Vivado 12-818] No files matched 'C:/Users/Administrator/Downloads/lab6_demo2.v'
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Dec 17 21:52:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Dec 17 21:52:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-12280-S210-07/dcp3/learning_mode.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-12280-S210-07/dcp3/learning_mode.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1818.820 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1818.820 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 17 21:59:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/Administrator/Documents/GitHub/Piano/vivado_pid12280.debug)
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Sun Dec 17 22:00:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
CRITICAL WARNING: [filemgmt 20-742] The top module "learning_mode" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
[Sun Dec 17 22:01:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/synth_1/runme.log
[Sun Dec 17 22:01:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
update_compile_order -fileset sources_1
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-12280-S210-07/dcp4/songonTOOB.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Documents/GitHub/Piano/.Xil/Vivado-12280-S210-07/dcp4/songonTOOB.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1864.473 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1864.473 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run impl_1
launch_runs impl_1 -jobs 8
[Sun Dec 17 22:04:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Documents/GitHub/Piano/piano.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 17 22:09:42 2023...
