# KR260 DPU TRD- VIVADO Design files
**We have provided the Tcl, XSA and PDF of the VIVADO design. For re-creating you can use the Tcl File in VIVADO 2022.2 version**

** Here is again the Hackster.io Tutorial:** https://www.hackster.io/LogicTronix/kria-kr260-dpu-trd-vivado-flow-vitis-ai-3-0-tutorial-0085fd




# Resource Usage by DPU TRD in KR260

## Following picture shows the resource usage by B4096 DPU in KR260 
![KR260-DPU-TRD VIVADO Resource Usage](https://github.com/LogicTronixInc/KR260-DPU-TRD-Vitis-AI-3.0/blob/master/DPU-B4096-architecture/VIVADO-Design/B4096-DPU-TRD-KR260-VIVADO-Resource-Usage/B4096-DPU-TRD-KR260-VIVADO-Resource-Usage.png)  

## Complete Resource Utilization Report
[b4096-dpu-trd-utilization_report.txt](https://github.com/LogicTronixInc/KR260-DPU-TRD-Vitis-AI-3.0/blob/master/DPU-B4096-architecture/VIVADO-Design/B4096-DPU-TRD-KR260-VIVADO-Resource-Usage/b4096-dpu-trd-utilization_report.txt) 

\
For any questions or queries, please write us at: info@logictronix.com

### LogicTronix is AMD-Xilinx Design Service Partner for FPGA Design & ML Acceleration! 

**Note: This repo does not mean to include production grade resources or files (only good for test and explore) , so for any real world solution and production grade deployment plan contact us!**

