# File saved with Nlview 7.5.7 2022-07-21 7101 VDI=41 GEI=38 GUI=QT:5.15.10
#  -curmodule
# non-default properties - (restore without -noprops)
property -colorscheme classic
property attrcolor #06476f
property autobundle 129
property backgroundcolor #ffffff
property boxcolor0 #2d2d2d
property boxhierpins 3
property boxinstcolor #000000
property boxpincolor #06476f
property buscolor #2d2d2d
property createnetattrdsp 1024
property createvconn 65
property decorate 1
property elidetext 1
property fillcolor1 #73acac
property fillcolor2 #81bf5f
property fillcolor3 #dce6dc
property fillcolor4 #ffff00
property fillcolor5 #c0c0c0
property fillcolor6 #b3a9fe
property fillcolor7 #f0b0d2
property fillcolor8 #adadad
property fillcolor9 #a9feff
property fillcolor10 #e5ffff
property instattrmax -1
property netcolor #2d2d2d
property netindicators 15
property netindicatorsize 3
property nohiernegpins 0
property overlaycolor #2d2d2d
property pbuscolor #0000ff
property pbusnamecolor #000000
property pinattrmax -1
property portcolor #0000ff
property portnamecolor #000000
property ripattrmax -1
property rippercolor #000000
property rubberbandcolor #00aaff
property selectionappearance 6
property selectioncolor #aa1027
property shadowstyle 1
property sheetheight 34
property sheetwidth 44
property showpagenumbers 1
property showripindex 1
property showvconn 1
#
module new _1 {}
load symbol add_0_139 {} RTL(+) pin CIN_319 input.left pinBus A[3..0]_328 input.left 4 A[3]_323 A[2]_322 A[1]_321 A[0]_320 pinBus B[3..0]_329 input.left 4 B[3]_327 B[2]_326 B[1]_325 B[0]_324 pinBus OUT[3..0]_142 output.right 4 OUT[3]_141 OUT[2]_140 OUT[1]_139 OUT[0]_138 fillcolor 1
load symbol copy_en_5 {} AND pin IN0_7 input pin IN1_8 input pin OUT0_4 output fillcolor 1
load symbol counter_next[0]_158 {} GEN pin DATAIN_480 input.left pin LATCH_ENABLE_481 input.left pin IN2_482 input.left pin ACLR_483 input.left pin PRESET_484 input.left pin OUT0_161 output.right fillcolor 1
load symbol counter_next[1]_156 {} GEN pin DATAIN_459 input.left pin LATCH_ENABLE_460 input.left pin IN2_461 input.left pin ACLR_462 input.left pin PRESET_463 input.left pin OUT0_159 output.right fillcolor 1
load symbol counter_next[2]_154 {} GEN pin DATAIN_438 input.left pin LATCH_ENABLE_439 input.left pin IN2_440 input.left pin ACLR_441 input.left pin PRESET_442 input.left pin OUT0_157 output.right fillcolor 1
load symbol counter_next[3]_138 {} GEN pin DATAIN_314 input.left pin LATCH_ENABLE_315 input.left pin IN2_316 input.left pin ACLR_317 input.left pin PRESET_318 input.left pin OUT0_137 output.right fillcolor 1
load symbol counter_now[3..0]_270 {} LATCH pinBus DATAIN_693 input.left 4 DATAIN_52 DATAIN_54 DATAIN_56 DATAIN_58 pinBus CLK_694 input.clk.left 4 CLK_53 CLK_55 CLK_57 CLK_59 pinsopt 0 input pinsopt 1 input pinsopt 2 input pinsopt 3 input pinBus OUT0_223 output.right 4 OUT0_31 OUT0_32 OUT0_33 OUT0_34 fillcolor 7 sandwich 1
load symbol done_4 {} AND pin IN0_5 input pin IN1_6 input pin OUT0_3 output fillcolor 1
load symbol i19_6 {} OR pin IN0_9 input pin IN1_10 input pin OUT0_5 output fillcolor 1
load symbol i20_7 {} MUX pin DATAA_11 input.left pin DATAB_12 input.left pin OUTPUTSELECT_13 input.top pin OUT0_6 output.right fillcolor 1
load symbol i70_47 {} MUX pin DATAA_89 input.left pin OUTPUTSELECT_90 input.top pin OUT0_46 output.right fillcolor 1
load symbol i78_55 {} MUX pin DATAA_112 input.left pin OUTPUTSELECT_113 input.top pin OUT0_54 output.right fillcolor 1
load symbol i172_130 {} MUX pin DATAA_296 input.left pin OUTPUTSELECT_297 input.neg.top pin OUT0_129 output.right fillcolor 1
load symbol i173_131 {} OR pin IN0_298 input.neg pin IN2_299 input.neg pin IN3_300 input.neg pin IN4_301 input.neg pin OUT0_130 output fillcolor 1
load symbol i174_132 {} MUX pin DATAA_302 input.left pin OUTPUTSELECT_303 input.neg.top pin OUT0_131 output.right fillcolor 1
load symbol i179_134 {} MUX pin DATAA_306 input.neg.left pin OUTPUTSELECT_307 input.neg.top pin OUT0_133 output.right fillcolor 1
load symbol i181_135 {} MUX pin DATAA_308 input.left pin OUTPUTSELECT_309 input.neg.top pin OUT0_134 output.right fillcolor 1
load symbol i188_137 {} MUX pin DATAA_312 input.neg.left pin OUTPUTSELECT_313 input.neg.top pin OUT0_136 output.right fillcolor 1
load symbol i245_160 {} MUX pin DATAB_501 input.left pin OUTPUTSELECT_502 input.top pin OUT0_163 output.right fillcolor 1
load symbol i246_161 {} MUX pin DATAA_503 input.left pin DATAB_504 input.left pin OUTPUTSELECT_505 input.top pin OUT0_164 output.right fillcolor 1
load symbol i264_166 {} OR pin IN0_525 input pin IN1_526 input pin OUT0_169 output fillcolor 1
load symbol i265_170 {} OR pin IN0_547 input pin IN1_548 input pin OUT0_173 output fillcolor 1
load symbol i267_174 {} OR pin IN0_570 input pin IN1_571 input pin OUT0_177 output fillcolor 1
load symbol i271_183 {} OR pin IN0_617 input pin IN1_618 input pin OUT0_186 output fillcolor 1
load symbol i273_187 {} OR pin IN0_638 input pin IN1_639 input pin OUT0_190 output fillcolor 1
load symbol i311_125 {} AND pin IN0_286 input pin IN1_287 input pin OUT0_124 output fillcolor 1
load symbol i313_189 {} AND pin IN0_641 input pin IN1_642 input.neg pin OUT0_192 output fillcolor 1
load symbol i317_133 {} AND pin IN0_304 input pin IN1_305 input pin OUT0_132 output fillcolor 1
load symbol i319_191 {} AND pin IN0_648 input pin IN1_649 input.neg pin OUT0_194 output fillcolor 1
load symbol i321_136 {} AND pin IN0_310 input pin IN1_311 input pin OUT0_135 output fillcolor 1
load symbol i323_193 {} AND pin IN0_655 input pin IN1_656 input.neg pin OUT0_196 output fillcolor 1
load symbol input_1[7..0]_271 {} LATCH pinBus DATAIN_695 input.left 8 DATAIN_254 DATAIN_256 DATAIN_258 DATAIN_260 DATAIN_262 DATAIN_264 DATAIN_266 DATAIN_268 pinBus CLK_696 input.clk.left 8 CLK_255 CLK_257 CLK_259 CLK_261 CLK_263 CLK_265 CLK_267 CLK_269 pinsopt 0 input pinsopt 1 input pinsopt 2 input pinsopt 3 input pinsopt 4 input pinsopt 5 input pinsopt 6 input pinsopt 7 input pinBus OUT0_224 output.right 8 OUT0_108 OUT0_109 OUT0_110 OUT0_111 OUT0_112 OUT0_113 OUT0_114 OUT0_115 fillcolor 7 sandwich 1
load symbol input_2[7..0]_272 {} LATCH pinBus DATAIN_697 input.left 8 DATAIN_270 DATAIN_272 DATAIN_274 DATAIN_276 DATAIN_278 DATAIN_280 DATAIN_282 DATAIN_284 pinBus CLK_698 input.clk.left 8 CLK_271 CLK_273 CLK_275 CLK_277 CLK_279 CLK_281 CLK_283 CLK_285 pinsopt 0 input pinsopt 1 input pinsopt 2 input pinsopt 3 input pinsopt 4 input pinsopt 5 input pinsopt 6 input pinsopt 7 input pinBus OUT0_225 output.right 8 OUT0_116 OUT0_117 OUT0_118 OUT0_119 OUT0_120 OUT0_121 OUT0_122 OUT0_123 fillcolor 7 sandwich 1
load symbol LessThan_0_140 {} RTL(<) pin CIN_330 input.left pinBus A[3..0]_339 input.left 4 A[3]_334 A[2]_333 A[1]_332 A[0]_331 pinBus B[3..0]_340 input.left 4 B[3]_338 B[2]_337 B[1]_336 B[0]_335 pin OUT_143 output.right fillcolor 1
load symbol mac_mode[1..0]_273 {} LATCH pinBus DATAIN_699 input.left 2 DATAIN_60 DATAIN_252 pinBus CLK_700 input.clk.left 2 CLK_61 CLK_253 pinsopt 0 input pinsopt 1 input pinBus OUT0_226 output.right 2 OUT0_35 OUT0_107 fillcolor 7 sandwich 1
load symbol mac_precision[1]_194 {} GEN pin DATAIN_657 input.left pin LATCH_ENABLE_658 input.left pin IN2_659 input.left pin ACLR_660 input.left pin PRESET_661 input.left pin OUT0_197 output.right fillcolor 1
load symbol mac_precision[2]_192 {} GEN pin DATAIN_650 input.left pin LATCH_ENABLE_651 input.left pin IN2_652 input.left pin ACLR_653 input.left pin PRESET_654 input.left pin OUT0_195 output.right fillcolor 1
load symbol mac_precision[3]_190 {} GEN pin DATAIN_643 input.left pin LATCH_ENABLE_644 input.left pin IN2_645 input.left pin ACLR_646 input.left pin PRESET_647 input.left pin OUT0_193 output.right fillcolor 1
load symbol raddr_2_dummy[2]~not_251 {} INV pin _675 input pin raddr_2_dummy[2]~not:out_218 output fillcolor 1
load symbol read_input_1_37 {} OR pin IN0_62 input pin IN1_63 input pin OUT0_36 output fillcolor 1
load symbol read_input_2_38 {} OR pin IN0_64 input pin IN1_65 input pin OUT0_37 output fillcolor 1
load symbol reduce_nor_0_126 {} OR pin IN0_288 input pin IN1_289 input pin OUT0_125 output fillcolor 1
load symbol reduce_nor_1_127 {} OR pin IN0_290 input pin IN1_291 input.neg pin OUT0_126 output fillcolor 1
load symbol reduce_nor_2_128 {} OR pin IN0_292 input.neg pin IN1_293 input pin OUT0_127 output fillcolor 1
load symbol reduce_nor_3_129 {} OR pin IN0_294 input.neg pin IN1_295 input.neg pin OUT0_128 output fillcolor 1
load symbol reduce_or_0_141 {} OR pin IN0_341 input pin IN1_342 input pin IN2_343 input pin IN3_344 input pin IN4_345 input pin IN5_346 input pin IN6_347 input pin IN7_348 input pin IN8_349 input pin OUT0_144 output fillcolor 1
load symbol reduce_or_1_143 {} OR pin IN0_358 input pin IN1_359 input pin IN2_360 input pin IN3_361 input pin IN4_362 input pin IN5_363 input pin IN6_364 input pin IN7_365 input pin IN8_366 input pin OUT0_146 output fillcolor 1
load symbol reduce_or_2_147 {} OR pin IN0_377 input pin IN1_378 input pin IN2_379 input pin IN3_380 input pin IN4_381 input pin IN5_382 input pin IN6_383 input pin IN7_384 input pin IN8_385 input pin OUT0_150 output fillcolor 1
load symbol reduce_or_3_149 {} OR pin IN0_394 input pin IN1_395 input pin IN2_396 input pin IN3_397 input pin IN4_398 input pin IN5_399 input pin IN6_400 input pin IN7_401 input pin IN8_402 input pin OUT0_152 output fillcolor 1
load symbol reduce_or_4_151 {} OR pin IN0_411 input pin IN1_412 input pin IN2_413 input pin IN3_414 input pin IN4_415 input pin OUT0_154 output fillcolor 1
load symbol reduce_or_8_162 {} OR pin IN0_506 input pin IN1_507 input pin IN2_508 input pin IN3_509 input pin IN4_510 input pin OUT0_165 output fillcolor 1
load symbol reduce_or_10_163 {} OR pin IN0_511 input pin IN1_512 input pin IN2_513 input pin IN3_514 input pin IN4_515 input pin OUT0_166 output fillcolor 1
load symbol reduce_or_14_164 {} OR pin IN0_516 input pin IN1_517 input pin IN2_518 input pin IN3_519 input pin IN4_520 input pin OUT0_167 output fillcolor 1
load symbol reduce_or_15_165 {} OR pin IN0_521 input pin IN1_522 input pin IN2_523 input pin IN3_524 input pin OUT0_168 output fillcolor 1
load symbol reduce_or_16_168 {} OR pin IN0_535 input pin IN1_536 input pin IN2_537 input pin IN3_538 input pin OUT0_171 output fillcolor 1
load symbol reduce_or_17_171 {} OR pin IN0_549 input pin IN1_550 input pin IN2_551 input pin OUT0_174 output fillcolor 1
load symbol reduce_or_20_175 {} OR pin IN0_572 input pin IN1_573 input pin IN2_574 input pin OUT0_178 output fillcolor 1
load symbol reduce_or_23_178 {} OR pin IN0_591 input pin IN1_592 input pin IN2_593 input pin IN3_594 input pin OUT0_181 output fillcolor 1
load symbol reduce_or_24_180 {} OR pin IN0_603 input pin IN1_604 input pin IN2_605 input pin IN3_606 input pin OUT0_183 output fillcolor 1
load symbol reduce_or_25_184 {} OR pin IN0_619 input pin IN1_620 input pin IN2_621 input pin OUT0_187 output fillcolor 1
load symbol ren_1_dummy~not_239 {} INV pin _663 input pin ren_1_dummy~not:out_215 output fillcolor 1
load symbol ren_2_dummy~not_241 {} INV pin _665 input pin ren_2_dummy~not:out_216 output fillcolor 1
load symbol reset_dummy_2 {} AND pin IN0_1 input pin IN1_2 input pin OUT0_1 output fillcolor 1
load symbol Select_0_142 {} MUX pinBus SEL[2..0]_356 input.left 3 SEL[2]_352 SEL[1]_351 SEL[0]_350 pinBus DATA[2..0]_357 input.neg.left 3 DATA[2]_355 DATA[1]_354 DATA[0]_353 pinsopt 1 input pinsopt 2 input pin OUT_145 output.right fillcolor 1
load symbol Select_1_144 {} MUX pinBus SEL[1..0]_371 input.neg.left 2 SEL[1]_368 SEL[0]_367 pinsopt 0 input pinBus DATA[1..0]_372 input.neg.left 2 DATA[1]_370 DATA[0]_369 pinsopt 0 input pin OUT_147 output.right fillcolor 1
load symbol Select_2_148 {} MUX pinBus SEL[2..0]_392 input.left 3 SEL[2]_388 SEL[1]_387 SEL[0]_386 pinBus DATA[2..0]_393 input.neg.left 3 DATA[2]_391 DATA[1]_390 DATA[0]_389 pinsopt 0 input pinsopt 1 input pin OUT_151 output.right fillcolor 1
load symbol Select_3_150 {} MUX pinBus SEL[2..0]_409 input.left 3 SEL[2]_405 SEL[1]_404 SEL[0]_403 pinBus DATA[2..0]_410 input.neg.left 3 DATA[2]_408 DATA[1]_407 DATA[0]_406 pinsopt 0 input pinsopt 1 input pin OUT_153 output.right fillcolor 1
load symbol Select_8_152 {} MUX pinBus SEL[6..0]_430 input.left 7 SEL[6]_422 SEL[5]_421 SEL[4]_420 SEL[3]_419 SEL[2]_418 SEL[1]_417 SEL[0]_416 pinBus DATA[6..0]_431 input.left 7 DATA[6]_429 DATA[5]_428 DATA[4]_427 DATA[3]_426 DATA[2]_425 DATA[1]_424 DATA[0]_423 pin OUT_155 output.right fillcolor 1
load symbol Select_9_153 {} MUX pinBus SEL[1..0]_436 input.neg.left 2 SEL[1]_433 SEL[0]_432 pinsopt 0 input pinBus DATA[1..0]_437 input.left 2 DATA[1]_435 DATA[0]_434 pin OUT_156 output.right fillcolor 1
load symbol Select_10_155 {} MUX pinBus SEL[6..0]_457 input.left 7 SEL[6]_449 SEL[5]_448 SEL[4]_447 SEL[3]_446 SEL[2]_445 SEL[1]_444 SEL[0]_443 pinBus DATA[6..0]_458 input.left 7 DATA[6]_456 DATA[5]_455 DATA[4]_454 DATA[3]_453 DATA[2]_452 DATA[1]_451 DATA[0]_450 pin OUT_158 output.right fillcolor 1
load symbol Select_12_157 {} MUX pinBus SEL[6..0]_478 input.left 7 SEL[6]_470 SEL[5]_469 SEL[4]_468 SEL[3]_467 SEL[2]_466 SEL[1]_465 SEL[0]_464 pinBus DATA[6..0]_479 input.left 7 DATA[6]_477 DATA[5]_476 DATA[4]_475 DATA[3]_474 DATA[2]_473 DATA[1]_472 DATA[0]_471 pin OUT_160 output.right fillcolor 1
load symbol Select_14_159 {} MUX pinBus SEL[6..0]_499 input.left 7 SEL[6]_491 SEL[5]_490 SEL[4]_489 SEL[3]_488 SEL[2]_487 SEL[1]_486 SEL[0]_485 pinBus DATA[6..0]_500 input.left 7 DATA[6]_498 DATA[5]_497 DATA[4]_496 DATA[3]_495 DATA[2]_494 DATA[1]_493 DATA[0]_492 pin OUT_162 output.right fillcolor 1
load symbol Select_16_167 {} MUX pinBus SEL[2..0]_533 input.left 3 SEL[2]_529 SEL[1]_528 SEL[0]_527 pinBus DATA[2..0]_534 input.left 3 DATA[2]_532 DATA[1]_531 DATA[0]_530 pin OUT_170 output.right fillcolor 1
load symbol Select_17_169 {} MUX pinBus SEL[2..0]_545 input.left 3 SEL[2]_541 SEL[1]_540 SEL[0]_539 pinBus DATA[2..0]_546 input.neg.left 3 DATA[2]_544 DATA[1]_543 DATA[0]_542 pinsopt 0 input pinsopt 1 input pin OUT_172 output.right fillcolor 1
load symbol Select_18_172 {} MUX pinBus SEL[2..0]_558 input.left 3 SEL[2]_554 SEL[1]_553 SEL[0]_552 pinBus DATA[2..0]_559 input.left 3 DATA[2]_557 DATA[1]_556 DATA[0]_555 pin OUT_175 output.right fillcolor 1
load symbol Select_19_173 {} MUX pinBus SEL[3..0]_568 input.left 4 SEL[3]_563 SEL[2]_562 SEL[1]_561 SEL[0]_560 pinBus DATA[3..0]_569 input.left 4 DATA[3]_567 DATA[2]_566 DATA[1]_565 DATA[0]_564 pin OUT_176 output.right fillcolor 1
load symbol Select_20_176 {} MUX pinBus SEL[2..0]_581 input.left 3 SEL[2]_577 SEL[1]_576 SEL[0]_575 pinBus DATA[2..0]_582 input.neg.left 3 DATA[2]_580 DATA[1]_579 DATA[0]_578 pinsopt 0 input pinsopt 1 input pin OUT_179 output.right fillcolor 1
load symbol Select_21_177 {} MUX pinBus SEL[2..0]_589 input.left 3 SEL[2]_585 SEL[1]_584 SEL[0]_583 pinBus DATA[2..0]_590 input.left 3 DATA[2]_588 DATA[1]_587 DATA[0]_586 pin OUT_180 output.right fillcolor 1
load symbol Select_22_179 {} MUX pinBus SEL[2..0]_601 input.left 3 SEL[2]_597 SEL[1]_596 SEL[0]_595 pinBus DATA[2..0]_602 input.neg.left 3 DATA[2]_600 DATA[1]_599 DATA[0]_598 pinsopt 0 input pinsopt 1 input pin OUT_182 output.right fillcolor 1
load symbol Select_23_181 {} MUX pinBus SEL[2..0]_613 input.left 3 SEL[2]_609 SEL[1]_608 SEL[0]_607 pinBus DATA[2..0]_614 input.left 3 DATA[2]_612 DATA[1]_611 DATA[0]_610 pin OUT_184 output.right fillcolor 1
load symbol Select_24_185 {} MUX pinBus SEL[2..0]_628 input.left 3 SEL[2]_624 SEL[1]_623 SEL[0]_622 pinBus DATA[2..0]_629 input.neg.left 3 DATA[2]_627 DATA[1]_626 DATA[0]_625 pinsopt 0 input pinsopt 1 input pin OUT_188 output.right fillcolor 1
load symbol Select_25_186 {} MUX pinBus SEL[2..0]_636 input.left 3 SEL[2]_632 SEL[1]_631 SEL[0]_630 pinBus DATA[2..0]_637 input.left 3 DATA[2]_635 DATA[1]_634 DATA[0]_633 pin OUT_189 output.right fillcolor 1
load symbol shift_input_39 {} OR pin IN0_66 input pin IN1_67 input pin OUT0_38 output fillcolor 1
load symbol start_mac_3 {} AND pin IN0_3 input pin IN1_4 input pin OUT0_2 output fillcolor 1
load symbol state_next.STATE_ASL_146 {} MUX pin DATAB_375 input.left pin OUTPUTSELECT_376 input.top pin OUT0_149 output.right fillcolor 1
load symbol state_next.STATE_INIT_ACC_145 {} MUX pin DATAB_373 input.left pin OUTPUTSELECT_374 input.top pin OUT0_148 output.right fillcolor 1
load symbol state_now.STATE_ACC_25 {} BOX pin DATAIN_45 input.left pin OUT0_24 output.right fillcolor 1
load symbol state_now.STATE_ADD_23 {} BOX pin DATAIN_43 input.left pin OUT0_22 output.right fillcolor 1
load symbol state_now.STATE_ASL_28 {} BOX pin DATAIN_48 input.left pin OUT0_27 output.right fillcolor 1
load symbol state_now.STATE_DONE_31 {} BOX pin DATAIN_51 input.left pin OUT0_30 output.right fillcolor 1
load symbol state_now.STATE_IDLE_188 {} BOX pin DATAIN_640 input.left pin OUT0_191 output.right fillcolor 1
load symbol state_now.STATE_INIT_ACC_26 {} BOX pin DATAIN_46 input.left pin OUT0_25 output.right fillcolor 1
load symbol state_now.STATE_INIT_W1_22 {} BOX pin DATAIN_42 input.left pin OUT0_21 output.right fillcolor 1
load symbol state_now.STATE_INIT_W2_24 {} BOX pin DATAIN_44 input.left pin OUT0_23 output.right fillcolor 1
load symbol state_now.STATE_INV_30 {} BOX pin DATAIN_50 input.left pin OUT0_29 output.right fillcolor 1
load symbol state_now.STATE_PREADD_29 {} BOX pin DATAIN_49 input.left pin OUT0_28 output.right fillcolor 1
load symbol state_now.STATE_SUB_27 {} BOX pin DATAIN_47 input.left pin OUT0_26 output.right fillcolor 1
load symbol waddr_1_dummy[2]~not_255 {} INV pin _679 input pin waddr_1_dummy[2]~not:out_219 output fillcolor 1
load symbol waddr_2_dummy[2]_182 {} OR pin IN0_615 input pin IN1_616 input pin OUT0_185 output fillcolor 1
load symbol wen_1_dummy~not_243 {} INV pin _667 input pin wen_1_dummy~not:out_217 output fillcolor 1
load symbol wsel_1_dummy[0]~not_260 {} INV pin _684 input pin wsel_1_dummy[0]~not:out_220 output fillcolor 1
load symbol wsel_2_dummy~not_263 {} INV pin _687 input pin wsel_2_dummy~not:out_221 output fillcolor 1
load symbol i[34..21]_274 {} MUX pinBus DATAA_701 input.left 14 DATAA_40 DATAA_38 DATAA_36 DATAA_34 DATAA_32 DATAA_30 DATAA_28 DATAA_26 DATAA_24 DATAA_22 DATAA_20 DATAA_18 DATAA_16 DATAA_14 pinBus OUTPUTSELECT_702 input.top 14 OUTPUTSELECT_41 OUTPUTSELECT_39 OUTPUTSELECT_37 OUTPUTSELECT_35 OUTPUTSELECT_33 OUTPUTSELECT_31 OUTPUTSELECT_29 OUTPUTSELECT_27 OUTPUTSELECT_25 OUTPUTSELECT_23 OUTPUTSELECT_21 OUTPUTSELECT_19 OUTPUTSELECT_17 OUTPUTSELECT_15 pinBus OUT0_227 output.right 14 OUT0_20 OUT0_19 OUT0_18 OUT0_17 OUT0_16 OUT0_15 OUT0_14 OUT0_13 OUT0_12 OUT0_11 OUT0_10 OUT0_9 OUT0_8 OUT0_7 fillcolor 1 sandwich 1
load symbol i[69..63]_275 {} MUX pinBus DATAA_703 input.left 7 DATAA_86 DATAA_83 DATAA_80 DATAA_77 DATAA_74 DATAA_71 DATAA_68 pinBus DATAB_704 input.left 7 DATAB_87 DATAB_84 DATAB_81 DATAB_78 DATAB_75 DATAB_72 DATAB_69 pinBus OUTPUTSELECT_705 input.top 7 OUTPUTSELECT_88 OUTPUTSELECT_85 OUTPUTSELECT_82 OUTPUTSELECT_79 OUTPUTSELECT_76 OUTPUTSELECT_73 OUTPUTSELECT_70 pinBus OUT0_228 output.right 7 OUT0_45 OUT0_44 OUT0_43 OUT0_42 OUT0_41 OUT0_40 OUT0_39 fillcolor 1 sandwich 1
load symbol i[77..71]_276 {} MUX pinBus DATAA_706 input.left 7 DATAA_109 DATAA_106 DATAA_103 DATAA_100 DATAA_97 DATAA_94 DATAA_91 pinBus DATAB_707 input.left 7 DATAB_110 DATAB_107 DATAB_104 DATAB_101 DATAB_98 DATAB_95 DATAB_92 pinBus OUTPUTSELECT_708 input.top 7 OUTPUTSELECT_111 OUTPUTSELECT_108 OUTPUTSELECT_105 OUTPUTSELECT_102 OUTPUTSELECT_99 OUTPUTSELECT_96 OUTPUTSELECT_93 pinBus OUT0_229 output.right 7 OUT0_53 OUT0_52 OUT0_51 OUT0_50 OUT0_49 OUT0_48 OUT0_47 fillcolor 1 sandwich 1
load symbol i[94..79]_277 {} MUX pinBus DATAA_709 input.left 16 DATAA_159 DATAA_156 DATAA_153 DATAA_150 DATAA_147 DATAA_144 DATAA_141 DATAA_138 DATAA_135 DATAA_132 DATAA_129 DATAA_126 DATAA_123 DATAA_120 DATAA_117 DATAA_114 pinBus DATAB_710 input.left 16 DATAB_160 DATAB_157 DATAB_154 DATAB_151 DATAB_148 DATAB_145 DATAB_142 DATAB_139 DATAB_136 DATAB_133 DATAB_130 DATAB_127 DATAB_124 DATAB_121 DATAB_118 DATAB_115 pinBus OUTPUTSELECT_711 input.top 16 OUTPUTSELECT_161 OUTPUTSELECT_158 OUTPUTSELECT_155 OUTPUTSELECT_152 OUTPUTSELECT_149 OUTPUTSELECT_146 OUTPUTSELECT_143 OUTPUTSELECT_140 OUTPUTSELECT_137 OUTPUTSELECT_134 OUTPUTSELECT_131 OUTPUTSELECT_128 OUTPUTSELECT_125 OUTPUTSELECT_122 OUTPUTSELECT_119 OUTPUTSELECT_116 pinBus OUT0_230 output.right 16 OUT0_70 OUT0_69 OUT0_68 OUT0_67 OUT0_66 OUT0_65 OUT0_64 OUT0_63 OUT0_62 OUT0_61 OUT0_60 OUT0_59 OUT0_58 OUT0_57 OUT0_56 OUT0_55 fillcolor 1 sandwich 1
load symbol i[110..95]_278 {} MUX pinBus DATAA_712 input.left 16 DATAA_207 DATAA_204 DATAA_201 DATAA_198 DATAA_195 DATAA_192 DATAA_189 DATAA_186 DATAA_183 DATAA_180 DATAA_177 DATAA_174 DATAA_171 DATAA_168 DATAA_165 DATAA_162 pinBus DATAB_713 input.left 16 DATAB_208 DATAB_205 DATAB_202 DATAB_199 DATAB_196 DATAB_193 DATAB_190 DATAB_187 DATAB_184 DATAB_181 DATAB_178 DATAB_175 DATAB_172 DATAB_169 DATAB_166 DATAB_163 pinBus OUTPUTSELECT_714 input.top 16 OUTPUTSELECT_209 OUTPUTSELECT_206 OUTPUTSELECT_203 OUTPUTSELECT_200 OUTPUTSELECT_197 OUTPUTSELECT_194 OUTPUTSELECT_191 OUTPUTSELECT_188 OUTPUTSELECT_185 OUTPUTSELECT_182 OUTPUTSELECT_179 OUTPUTSELECT_176 OUTPUTSELECT_173 OUTPUTSELECT_170 OUTPUTSELECT_167 OUTPUTSELECT_164 pinBus OUT0_231 output.right 16 OUT0_86 OUT0_85 OUT0_84 OUT0_83 OUT0_82 OUT0_81 OUT0_80 OUT0_79 OUT0_78 OUT0_77 OUT0_76 OUT0_75 OUT0_74 OUT0_73 OUT0_72 OUT0_71 fillcolor 1 sandwich 1
load symbol i[112..111]_279 {} MUX pinBus DATAA_715 input.left 2 DATAA_213 DATAA_210 pinBus DATAB_716 input.left 2 DATAB_214 DATAB_211 pinBus OUTPUTSELECT_717 input.top 2 OUTPUTSELECT_215 OUTPUTSELECT_212 pinBus OUT0_232 output.right 2 OUT0_88 OUT0_87 fillcolor 1 sandwich 1
load symbol i[130..113]_280 {} MUX pinBus DATAA_718 input.left 18 DATAA_250 DATAA_248 DATAA_246 DATAA_244 DATAA_242 DATAA_240 DATAA_238 DATAA_236 DATAA_234 DATAA_232 DATAA_230 DATAA_228 DATAA_226 DATAA_224 DATAA_222 DATAA_220 DATAA_218 DATAA_216 pinBus OUTPUTSELECT_719 input.top 18 OUTPUTSELECT_251 OUTPUTSELECT_249 OUTPUTSELECT_247 OUTPUTSELECT_245 OUTPUTSELECT_243 OUTPUTSELECT_241 OUTPUTSELECT_239 OUTPUTSELECT_237 OUTPUTSELECT_235 OUTPUTSELECT_233 OUTPUTSELECT_231 OUTPUTSELECT_229 OUTPUTSELECT_227 OUTPUTSELECT_225 OUTPUTSELECT_223 OUTPUTSELECT_221 OUTPUTSELECT_219 OUTPUTSELECT_217 pinBus OUT0_233 output.right 18 OUT0_106 OUT0_105 OUT0_104 OUT0_103 OUT0_102 OUT0_101 OUT0_100 OUT0_99 OUT0_98 OUT0_97 OUT0_96 OUT0_95 OUT0_94 OUT0_93 OUT0_92 OUT0_91 OUT0_90 OUT0_89 fillcolor 1 sandwich 1
load port clk_195 input -attr @name clk -pg 1 -lvl 0 -x 0 -y 600
load port comp_en_196 input -attr @name comp_en -pg 1 -lvl 0 -x 0 -y 620
load port reset_bram_197 input -attr @name reset_bram -pg 1 -lvl 0 -x 0 -y 1020
load port ren_1_dummy_238 output -attr @name ren_1_dummy -pg 1 -lvl 22 -x 5290 -y 1800
load port ren_2_dummy_240 output -attr @name ren_2_dummy -pg 1 -lvl 22 -x 5290 -y 1750
load port wen_1_dummy_242 output -attr @name wen_1_dummy -pg 1 -lvl 22 -x 5290 -y 1850
load port wen_2_dummy_244 output -attr @name wen_2_dummy -pg 1 -lvl 22 -x 5290 -y 1530
load port wsel_2_dummy_262 output -attr @name wsel_2_dummy -pg 1 -lvl 22 -x 5290 -y 800
load portBus inst[39..0]_264 input 40 inst[39]_237 inst[38]_236 inst[37]_235 inst[36]_234 inst[35]_233 inst[34]_232 inst[33]_231 inst[32]_230 inst[31]_229 inst[30]_228 inst[29]_227 inst[28]_226 inst[27]_225 inst[26]_224 inst[25]_223 inst[24]_222 inst[23]_221 inst[22]_220 inst[21]_219 inst[20]_218 inst[19]_217 inst[18]_216 inst[17]_215 inst[16]_214 inst[15]_213 inst[14]_212 inst[13]_211 inst[12]_210 inst[11]_209 inst[10]_208 inst[9]_207 inst[8]_206 inst[7]_205 inst[6]_204 inst[5]_203 inst[4]_202 inst[3]_201 inst[2]_200 inst[1]_199 inst[0]_198 -attr @name inst[39..0] -portAttr inst[39]_237 @name inst[39] -portAttr inst[38]_236 @name inst[38] -portAttr inst[37]_235 @name inst[37] -portAttr inst[36]_234 @name inst[36] -portAttr inst[35]_233 @name inst[35] -portAttr inst[34]_232 @name inst[34] -portAttr inst[33]_231 @name inst[33] -portAttr inst[32]_230 @name inst[32] -portAttr inst[31]_229 @name inst[31] -portAttr inst[30]_228 @name inst[30] -portAttr inst[29]_227 @name inst[29] -portAttr inst[28]_226 @name inst[28] -portAttr inst[27]_225 @name inst[27] -portAttr inst[26]_224 @name inst[26] -portAttr inst[25]_223 @name inst[25] -portAttr inst[24]_222 @name inst[24] -portAttr inst[23]_221 @name inst[23] -portAttr inst[22]_220 @name inst[22] -portAttr inst[21]_219 @name inst[21] -portAttr inst[20]_218 @name inst[20] -portAttr inst[19]_217 @name inst[19] -portAttr inst[18]_216 @name inst[18] -portAttr inst[17]_215 @name inst[17] -portAttr inst[16]_214 @name inst[16] -portAttr inst[15]_213 @name inst[15] -portAttr inst[14]_212 @name inst[14] -portAttr inst[13]_211 @name inst[13] -portAttr inst[12]_210 @name inst[12] -portAttr inst[11]_209 @name inst[11] -portAttr inst[10]_208 @name inst[10] -portAttr inst[9]_207 @name inst[9] -portAttr inst[8]_206 @name inst[8] -portAttr inst[7]_205 @name inst[7] -portAttr inst[6]_204 @name inst[6] -portAttr inst[5]_203 @name inst[5] -portAttr inst[4]_202 @name inst[4] -portAttr inst[3]_201 @name inst[3] -portAttr inst[2]_200 @name inst[2] -portAttr inst[1]_199 @name inst[1] -portAttr inst[0]_198 @name inst[0] -pg 1 -lvl 0 -x 0 -y 520
load portBus raddr_1_dummy[2..0]_265 output 3 raddr_1_dummy[2]_247 raddr_1_dummy[1]_246 raddr_1_dummy[0]_245 -attr @name raddr_1_dummy[2..0] -portAttr raddr_1_dummy[2]_247 @name raddr_1_dummy[2] -portAttr raddr_1_dummy[1]_246 @name raddr_1_dummy[1] -portAttr raddr_1_dummy[0]_245 @name raddr_1_dummy[0] -pg 1 -lvl 22 -x 5290 -y 460
load portBus raddr_2_dummy[2..0]_266 output 3 raddr_2_dummy[2]_250 raddr_2_dummy[1]_249 raddr_2_dummy[0]_248 -attr @name raddr_2_dummy[2..0] -portAttr raddr_2_dummy[2]_250 @name raddr_2_dummy[2] -portAttr raddr_2_dummy[1]_249 @name raddr_2_dummy[1] -portAttr raddr_2_dummy[0]_248 @name raddr_2_dummy[0] -pg 1 -lvl 22 -x 5290 -y 1120
load portBus waddr_1_dummy[2..0]_267 output 3 waddr_1_dummy[2]_254 waddr_1_dummy[1]_253 waddr_1_dummy[0]_252 -attr @name waddr_1_dummy[2..0] -portAttr waddr_1_dummy[2]_254 @name waddr_1_dummy[2] -portAttr waddr_1_dummy[1]_253 @name waddr_1_dummy[1] -portAttr waddr_1_dummy[0]_252 @name waddr_1_dummy[0] -pg 1 -lvl 22 -x 5290 -y 880
load portBus waddr_2_dummy[2..0]_268 output 3 waddr_2_dummy[2]_258 waddr_2_dummy[1]_257 waddr_2_dummy[0]_256 -attr @name waddr_2_dummy[2..0] -portAttr waddr_2_dummy[2]_258 @name waddr_2_dummy[2] -portAttr waddr_2_dummy[1]_257 @name waddr_2_dummy[1] -portAttr waddr_2_dummy[0]_256 @name waddr_2_dummy[0] -pg 1 -lvl 22 -x 5290 -y 760
load portBus wsel_1_dummy[1..0]_269 output 2 wsel_1_dummy[1]_261 wsel_1_dummy[0]_259 -attr @name wsel_1_dummy[1..0] -portAttr wsel_1_dummy[1]_261 @name wsel_1_dummy[1] -portAttr wsel_1_dummy[0]_259 @name wsel_1_dummy[0] -pg 1 -lvl 22 -x 5290 -y 900
load inst add_0_139 add_0_139 {} -attr @name add_0 -attr @cell ADDER -pinAttr CIN_319 @name CIN -pinAttr CIN_319 @vconn 1'h0 -pinBusAttr A[3..0]_328 @name A[3..0] -pinAttr A[3]_323 @name A[3] -pinAttr A[2]_322 @name A[2] -pinAttr A[1]_321 @name A[1] -pinAttr A[0]_320 @name A[0] -pinBusAttr B[3..0]_329 @name B[3..0] -pinBusAttr B[3..0]_329 @vconn 4'h1 -pinAttr B[3]_327 @name B[3] -pinAttr B[2]_326 @name B[2] -pinAttr B[1]_325 @name B[1] -pinAttr B[0]_324 @name B[0] -pinBusAttr OUT[3..0]_142 @name OUT[3..0] -pinAttr OUT[3]_141 @name OUT[3] -pinAttr OUT[2]_140 @name OUT[2] -pinAttr OUT[1]_139 @name OUT[1] -pinAttr OUT[0]_138 @name OUT[0] -pg 1 -lvl 15 -x 3040 -y 900
load inst copy_en_5 copy_en_5 {} -attr @name copy_en -attr @cell {} -pinAttr IN0_7 @name {} -pinAttr IN1_8 @name {} -pinAttr OUT0_4 @name {} -pg 1 -lvl 19 -x 4370 -y 680
load inst counter_next[0]_158 counter_next[0]_158 {} -attr @name counter_next[0] -attr @cell LATCH -pinAttr DATAIN_480 @name DATAIN -pinAttr LATCH_ENABLE_481 @name LATCH_ENABLE -pinAttr IN2_482 @name IN2 -pinAttr IN2_482 @vconn 1'h1 -pinAttr ACLR_483 @name ACLR -pinAttr ACLR_483 @vconn 1'h0 -pinAttr PRESET_484 @name PRESET -pinAttr PRESET_484 @vconn 1'h0 -pinAttr OUT0_161 @name OUT0 -pg 1 -lvl 17 -x 3790 -y 1650
load inst counter_next[1]_156 counter_next[1]_156 {} -attr @name counter_next[1] -attr @cell LATCH -pinAttr DATAIN_459 @name DATAIN -pinAttr LATCH_ENABLE_460 @name LATCH_ENABLE -pinAttr IN2_461 @name IN2 -pinAttr IN2_461 @vconn 1'h1 -pinAttr ACLR_462 @name ACLR -pinAttr ACLR_462 @vconn 1'h0 -pinAttr PRESET_463 @name PRESET -pinAttr PRESET_463 @vconn 1'h0 -pinAttr OUT0_159 @name OUT0 -pg 1 -lvl 17 -x 3790 -y 1490
load inst counter_next[2]_154 counter_next[2]_154 {} -attr @name counter_next[2] -attr @cell LATCH -pinAttr DATAIN_438 @name DATAIN -pinAttr LATCH_ENABLE_439 @name LATCH_ENABLE -pinAttr IN2_440 @name IN2 -pinAttr IN2_440 @vconn 1'h1 -pinAttr ACLR_441 @name ACLR -pinAttr ACLR_441 @vconn 1'h0 -pinAttr PRESET_442 @name PRESET -pinAttr PRESET_442 @vconn 1'h0 -pinAttr OUT0_157 @name OUT0 -pg 1 -lvl 17 -x 3790 -y 1970
load inst counter_next[3]_138 counter_next[3]_138 {} -attr @name counter_next[3] -attr @cell LATCH -pinAttr DATAIN_314 @name DATAIN -pinAttr LATCH_ENABLE_315 @name LATCH_ENABLE -pinAttr IN2_316 @name IN2 -pinAttr IN2_316 @vconn 1'h1 -pinAttr ACLR_317 @name ACLR -pinAttr ACLR_317 @vconn 1'h0 -pinAttr PRESET_318 @name PRESET -pinAttr PRESET_318 @vconn 1'h0 -pinAttr OUT0_137 @name OUT0 -pg 1 -lvl 17 -x 3790 -y 1810
load inst counter_now[3..0]_270 counter_now[3..0]_270 {} -attr @name counter_now[3..0] -attr @cell {} -pinBusAttr DATAIN_693 @name D -pinAttr DATAIN_52 @name D -pinAttr DATAIN_54 @name D -pinAttr DATAIN_56 @name D -pinAttr DATAIN_58 @name D -pinBusAttr CLK_694 @name CLK -pinAttr CLK_53 @name CLK -pinAttr CLK_55 @name CLK -pinAttr CLK_57 @name CLK -pinAttr CLK_59 @name CLK -pinBusAttr OUT0_223 @name Q -pinAttr OUT0_31 @name Q -pinAttr OUT0_32 @name Q -pinAttr OUT0_33 @name Q -pinAttr OUT0_34 @name Q -pg 1 -lvl 14 -x 2830 -y 860
load inst done_4 done_4 {} -attr @name done -attr @cell {} -pinAttr IN0_5 @name {} -pinAttr IN1_6 @name {} -pinAttr OUT0_3 @name {} -pg 1 -lvl 16 -x 3460 -y 730
load inst i19_6 i19_6 {} -attr @name i19 -attr @cell {} -pinAttr IN0_9 @name {} -pinAttr IN1_10 @name {} -pinAttr OUT0_5 @name {} -pg 1 -lvl 2 -x 280 -y 1010
load inst i20_7 i20_7 {} -attr @name i20 -attr @cell MUX21 -pinAttr DATAA_11 @name 0 -pinAttr DATAB_12 @name 1 -pinAttr DATAB_12 @vconn 1'h1 -pinAttr OUTPUTSELECT_13 @name {} -pinAttr OUT0_6 @name {} -pg 1 -lvl 3 -x 470 -y 1290
load inst i70_47 i70_47 {} -attr @name i70 -attr @cell MUX21 -pinAttr DATAA_89 @name 0 -pinAttr OUTPUTSELECT_90 @name {} -pinAttr OUT0_46 @name {} -pg 1 -lvl 6 -x 1200 -y 400
load inst i78_55 i78_55 {} -attr @name i78 -attr @cell MUX21 -pinAttr DATAA_112 @name 0 -pinAttr OUTPUTSELECT_113 @name {} -pinAttr OUT0_54 @name {} -pg 1 -lvl 6 -x 1200 -y 310
load inst i172_130 i172_130 {} -attr @name i172 -attr @cell MUX21 -pinAttr DATAA_296 @name 0 -pinAttr OUTPUTSELECT_297 @name {} -pinAttr OUT0_129 @name {} -pg 1 -lvl 12 -x 2460 -y 450
load inst i173_131 i173_131 {} -attr @name i173 -attr @cell {} -pinAttr IN0_298 @name {} -pinAttr IN2_299 @name {} -pinAttr IN3_300 @name {} -pinAttr IN4_301 @name {} -pinAttr OUT0_130 @name {} -pg 1 -lvl 13 -x 2670 -y 570 -swap {1 0 2 3 4}
load inst i174_132 i174_132 {} -attr @name i174 -attr @cell MUX21 -pinAttr DATAA_302 @name 0 -pinAttr OUTPUTSELECT_303 @name {} -pinAttr OUT0_131 @name {} -pg 1 -lvl 13 -x 2670 -y 360
load inst i179_134 i179_134 {} -attr @name i179 -attr @cell MUX21 -pinAttr DATAA_306 @name 0 -pinAttr OUTPUTSELECT_307 @name {} -pinAttr OUT0_133 @name {} -pg 1 -lvl 12 -x 2460 -y 360
load inst i181_135 i181_135 {} -attr @name i181 -attr @cell MUX21 -pinAttr DATAA_308 @name 0 -pinAttr OUTPUTSELECT_309 @name {} -pinAttr OUT0_134 @name {} -pg 1 -lvl 13 -x 2670 -y 270
load inst i188_137 i188_137 {} -attr @name i188 -attr @cell MUX21 -pinAttr DATAA_312 @name 0 -pinAttr OUTPUTSELECT_313 @name {} -pinAttr OUT0_136 @name {} -pg 1 -lvl 13 -x 2670 -y 450
load inst i245_160 i245_160 {} -attr @name i245 -attr @cell MUX21 -pinAttr DATAB_501 @name 1 -pinAttr OUTPUTSELECT_502 @name {} -pinAttr OUT0_163 @name {} -pg 1 -lvl 20 -x 4680 -y 470
load inst i246_161 i246_161 {} -attr @name i246 -attr @cell MUX21 -pinAttr DATAA_503 @name 0 -pinAttr DATAA_503 @vconn 1'h1 -pinAttr DATAB_504 @name 1 -pinAttr OUTPUTSELECT_505 @name {} -pinAttr OUT0_164 @name {} -pg 1 -lvl 20 -x 4680 -y 560
load inst i264_166 i264_166 {} -attr @name i264 -attr @cell {} -pinAttr IN0_525 @name {} -pinAttr IN1_526 @name {} -pinAttr OUT0_169 @name {} -pg 1 -lvl 20 -x 4680 -y 1600
load inst i265_170 i265_170 {} -attr @name i265 -attr @cell {} -pinAttr IN0_547 @name {} -pinAttr IN1_548 @name {} -pinAttr OUT0_173 @name {} -pg 1 -lvl 20 -x 4680 -y 740
load inst i267_174 i267_174 {} -attr @name i267 -attr @cell {} -pinAttr IN0_570 @name {} -pinAttr IN1_571 @name {} -pinAttr OUT0_177 @name {} -pg 1 -lvl 20 -x 4680 -y 1450
load inst i271_183 i271_183 {} -attr @name i271 -attr @cell {} -pinAttr IN0_617 @name {} -pinAttr IN1_618 @name {} -pinAttr OUT0_186 @name {} -pg 1 -lvl 19 -x 4370 -y 1430
load inst i273_187 i273_187 {} -attr @name i273 -attr @cell {} -pinAttr IN0_638 @name {} -pinAttr IN1_639 @name {} -pinAttr OUT0_190 @name {} -pg 1 -lvl 20 -x 4680 -y 1030 -swap {1 0 2}
load inst i311_125 i311_125 {} -attr @name i311 -attr @cell {} -pinAttr IN0_286 @name {} -pinAttr IN1_287 @name {} -pinAttr OUT0_124 @name {} -pg 1 -lvl 14 -x 2830 -y 120 -swap {1 0 2}
load inst i313_189 i313_189 {} -attr @name i313 -attr @cell {} -pinAttr IN0_641 @name {} -pinAttr IN1_642 @name {} -pinAttr OUT0_192 @name {} -pg 1 -lvl 14 -x 2830 -y 170 -swap {1 0 2}
load inst i317_133 i317_133 {} -attr @name i317 -attr @cell {} -pinAttr IN0_304 @name {} -pinAttr IN1_305 @name {} -pinAttr OUT0_132 @name {} -pg 1 -lvl 14 -x 2830 -y 280 -swap {1 0 2}
load inst i319_191 i319_191 {} -attr @name i319 -attr @cell {} -pinAttr IN0_648 @name {} -pinAttr IN1_649 @name {} -pinAttr OUT0_194 @name {} -pg 1 -lvl 14 -x 2830 -y 330 -swap {1 0 2}
load inst i321_136 i321_136 {} -attr @name i321 -attr @cell {} -pinAttr IN0_310 @name {} -pinAttr IN1_311 @name {} -pinAttr OUT0_135 @name {} -pg 1 -lvl 14 -x 2830 -y 410 -swap {1 0 2}
load inst i323_193 i323_193 {} -attr @name i323 -attr @cell {} -pinAttr IN0_655 @name {} -pinAttr IN1_656 @name {} -pinAttr OUT0_196 @name {} -pg 1 -lvl 14 -x 2830 -y 460 -swap {1 0 2}
load inst input_1[7..0]_271 input_1[7..0]_271 {} -attr @name input_1[7..0] -attr @cell {} -pinBusAttr DATAIN_695 @name D -pinAttr DATAIN_254 @name D -pinAttr DATAIN_256 @name D -pinAttr DATAIN_258 @name D -pinAttr DATAIN_260 @name D -pinAttr DATAIN_262 @name D -pinAttr DATAIN_264 @name D -pinAttr DATAIN_266 @name D -pinAttr DATAIN_268 @name D -pinBusAttr CLK_696 @name CLK -pinAttr CLK_255 @name CLK -pinAttr CLK_257 @name CLK -pinAttr CLK_259 @name CLK -pinAttr CLK_261 @name CLK -pinAttr CLK_263 @name CLK -pinAttr CLK_265 @name CLK -pinAttr CLK_267 @name CLK -pinAttr CLK_269 @name CLK -pinBusAttr OUT0_224 @name Q -pinAttr OUT0_108 @name Q -pinAttr OUT0_109 @name Q -pinAttr OUT0_110 @name Q -pinAttr OUT0_111 @name Q -pinAttr OUT0_112 @name Q -pinAttr OUT0_113 @name Q -pinAttr OUT0_114 @name Q -pinAttr OUT0_115 @name Q -pg 1 -lvl 5 -x 980 -y 550
load inst input_2[7..0]_272 input_2[7..0]_272 {} -attr @name input_2[7..0] -attr @cell {} -pinBusAttr DATAIN_697 @name D -pinAttr DATAIN_270 @name D -pinAttr DATAIN_272 @name D -pinAttr DATAIN_274 @name D -pinAttr DATAIN_276 @name D -pinAttr DATAIN_278 @name D -pinAttr DATAIN_280 @name D -pinAttr DATAIN_282 @name D -pinAttr DATAIN_284 @name D -pinBusAttr CLK_698 @name CLK -pinAttr CLK_271 @name CLK -pinAttr CLK_273 @name CLK -pinAttr CLK_275 @name CLK -pinAttr CLK_277 @name CLK -pinAttr CLK_279 @name CLK -pinAttr CLK_281 @name CLK -pinAttr CLK_283 @name CLK -pinAttr CLK_285 @name CLK -pinBusAttr OUT0_225 @name Q -pinAttr OUT0_116 @name Q -pinAttr OUT0_117 @name Q -pinAttr OUT0_118 @name Q -pinAttr OUT0_119 @name Q -pinAttr OUT0_120 @name Q -pinAttr OUT0_121 @name Q -pinAttr OUT0_122 @name Q -pinAttr OUT0_123 @name Q -pg 1 -lvl 5 -x 980 -y 420
load inst LessThan_0_140 LessThan_0_140 {} -attr @name LessThan_0 -attr @cell LESS_THAN -pinAttr CIN_330 @name CIN -pinAttr CIN_330 @vconn 1'h0 -pinBusAttr A[3..0]_339 @name A[3..0] -pinAttr A[3]_334 @name A[3] -pinAttr A[2]_333 @name A[2] -pinAttr A[1]_332 @name A[1] -pinAttr A[0]_331 @name A[0] -pinBusAttr B[3..0]_340 @name B[3..0] -pinAttr B[3]_338 @name B[3] -pinAttr B[2]_337 @name B[2] -pinAttr B[1]_336 @name B[1] -pinAttr B[0]_335 @name B[0] -pinAttr OUT_143 @name OUT -pg 1 -lvl 16 -x 3460 -y 850
load inst mac_mode[1..0]_273 mac_mode[1..0]_273 {} -attr @name mac_mode[1..0] -attr @cell {} -pinBusAttr DATAIN_699 @name D -pinAttr DATAIN_60 @name D -pinAttr DATAIN_252 @name D -pinBusAttr CLK_700 @name CLK -pinAttr CLK_61 @name CLK -pinAttr CLK_253 @name CLK -pinBusAttr OUT0_226 @name Q -pinAttr OUT0_35 @name Q -pinAttr OUT0_107 @name Q -pg 1 -lvl 10 -x 2140 -y 800
load inst mac_precision[1]_194 mac_precision[1]_194 {} -attr @name mac_precision[1] -attr @cell LATCH -pinAttr DATAIN_657 @name DATAIN -pinAttr DATAIN_657 @vconn 1'h0 -pinAttr LATCH_ENABLE_658 @name LATCH_ENABLE -pinAttr LATCH_ENABLE_658 @vconn 1'h0 -pinAttr IN2_659 @name IN2 -pinAttr IN2_659 @vconn 1'h1 -pinAttr ACLR_660 @name ACLR -pinAttr PRESET_661 @name PRESET -pinAttr OUT0_197 @name OUT0 -pg 1 -lvl 15 -x 3040 -y 400
load inst mac_precision[2]_192 mac_precision[2]_192 {} -attr @name mac_precision[2] -attr @cell LATCH -pinAttr DATAIN_650 @name DATAIN -pinAttr DATAIN_650 @vconn 1'h0 -pinAttr LATCH_ENABLE_651 @name LATCH_ENABLE -pinAttr LATCH_ENABLE_651 @vconn 1'h0 -pinAttr IN2_652 @name IN2 -pinAttr IN2_652 @vconn 1'h1 -pinAttr ACLR_653 @name ACLR -pinAttr PRESET_654 @name PRESET -pinAttr OUT0_195 @name OUT0 -pg 1 -lvl 15 -x 3040 -y 240
load inst mac_precision[3]_190 mac_precision[3]_190 {} -attr @name mac_precision[3] -attr @cell LATCH -pinAttr DATAIN_643 @name DATAIN -pinAttr DATAIN_643 @vconn 1'h0 -pinAttr LATCH_ENABLE_644 @name LATCH_ENABLE -pinAttr LATCH_ENABLE_644 @vconn 1'h0 -pinAttr IN2_645 @name IN2 -pinAttr IN2_645 @vconn 1'h1 -pinAttr ACLR_646 @name ACLR -pinAttr PRESET_647 @name PRESET -pinAttr OUT0_193 @name OUT0 -pg 1 -lvl 15 -x 3040 -y 80
load inst raddr_2_dummy[2]~not_251 raddr_2_dummy[2]~not_251 {} -attr @name raddr_2_dummy[2]~not -attr @cell {} -pinAttr _675 @name {} -pinAttr raddr_2_dummy[2]~not:out_218 @name {} -pg 1 -lvl 21 -x 5070 -y 1120
load inst read_input_1_37 read_input_1_37 {} -attr @name read_input_1 -attr @cell {} -pinAttr IN0_62 @name {} -pinAttr IN1_63 @name {} -pinAttr OUT0_36 @name {} -pg 1 -lvl 7 -x 1450 -y 820
load inst read_input_2_38 read_input_2_38 {} -attr @name read_input_2 -attr @cell {} -pinAttr IN0_64 @name {} -pinAttr IN1_65 @name {} -pinAttr OUT0_37 @name {} -pg 1 -lvl 6 -x 1200 -y 620
load inst reduce_nor_0_126 reduce_nor_0_126 {} -attr @name reduce_nor_0 -attr @cell {} -pinAttr IN0_288 @name {} -pinAttr IN1_289 @name {} -pinAttr OUT0_125 @name {} -pg 1 -lvl 12 -x 2460 -y 550
load inst reduce_nor_1_127 reduce_nor_1_127 {} -attr @name reduce_nor_1 -attr @cell {} -pinAttr IN0_290 @name {} -pinAttr IN1_291 @name {} -pinAttr OUT0_126 @name {} -pg 1 -lvl 11 -x 2270 -y 400
load inst reduce_nor_2_128 reduce_nor_2_128 {} -attr @name reduce_nor_2 -attr @cell {} -pinAttr IN0_292 @name {} -pinAttr IN1_293 @name {} -pinAttr OUT0_127 @name {} -pg 1 -lvl 11 -x 2270 -y 450
load inst reduce_nor_3_129 reduce_nor_3_129 {} -attr @name reduce_nor_3 -attr @cell {} -pinAttr IN0_294 @name {} -pinAttr IN1_295 @name {} -pinAttr OUT0_128 @name {} -pg 1 -lvl 12 -x 2460 -y 620
load inst reduce_or_0_141 reduce_or_0_141 {} -attr @name reduce_or_0 -attr @cell {} -pinAttr IN0_341 @name {} -pinAttr IN1_342 @name {} -pinAttr IN2_343 @name {} -pinAttr IN3_344 @name {} -pinAttr IN4_345 @name {} -pinAttr IN5_346 @name {} -pinAttr IN6_347 @name {} -pinAttr IN7_348 @name {} -pinAttr IN8_349 @name {} -pinAttr OUT0_144 @name {} -pg 1 -lvl 4 -x 700 -y 1000 -swap {0 2 6 7 1 3 8 4 5 9}
load inst reduce_or_1_143 reduce_or_1_143 {} -attr @name reduce_or_1 -attr @cell {} -pinAttr IN0_358 @name {} -pinAttr IN1_359 @name {} -pinAttr IN2_360 @name {} -pinAttr IN3_361 @name {} -pinAttr IN4_362 @name {} -pinAttr IN5_363 @name {} -pinAttr IN6_364 @name {} -pinAttr IN7_365 @name {} -pinAttr IN8_366 @name {} -pinAttr OUT0_146 @name {} -pg 1 -lvl 16 -x 3460 -y 1100 -swap {7 0 2 5 6 1 3 4 8 9}
load inst reduce_or_2_147 reduce_or_2_147 {} -attr @name reduce_or_2 -attr @cell {} -pinAttr IN0_377 @name {} -pinAttr IN1_378 @name {} -pinAttr IN2_379 @name {} -pinAttr IN3_380 @name {} -pinAttr IN4_381 @name {} -pinAttr IN5_382 @name {} -pinAttr IN6_383 @name {} -pinAttr IN7_384 @name {} -pinAttr IN8_385 @name {} -pinAttr OUT0_150 @name {} -pg 1 -lvl 5 -x 980 -y 1040 -swap {6 0 2 1 3 8 4 5 7 9}
load inst reduce_or_3_149 reduce_or_3_149 {} -attr @name reduce_or_3 -attr @cell {} -pinAttr IN0_394 @name {} -pinAttr IN1_395 @name {} -pinAttr IN2_396 @name {} -pinAttr IN3_397 @name {} -pinAttr IN4_398 @name {} -pinAttr IN5_399 @name {} -pinAttr IN6_400 @name {} -pinAttr IN7_401 @name {} -pinAttr IN8_402 @name {} -pinAttr OUT0_152 @name {} -pg 1 -lvl 16 -x 3460 -y 1220 -swap {8 0 3 7 1 4 2 5 6 9}
load inst reduce_or_4_151 reduce_or_4_151 {} -attr @name reduce_or_4 -attr @cell {} -pinAttr IN0_411 @name {} -pinAttr IN1_412 @name {} -pinAttr IN2_413 @name {} -pinAttr IN3_414 @name {} -pinAttr IN4_415 @name {} -pinAttr OUT0_154 @name {} -pg 1 -lvl 18 -x 4130 -y 1380 -swap {3 0 1 4 2 5}
load inst reduce_or_8_162 reduce_or_8_162 {} -attr @name reduce_or_8 -attr @cell {} -pinAttr IN0_506 @name {} -pinAttr IN1_507 @name {} -pinAttr IN2_508 @name {} -pinAttr IN3_509 @name {} -pinAttr IN4_510 @name {} -pinAttr OUT0_165 @name {} -pg 1 -lvl 20 -x 4680 -y 1850 -swap {3 1 0 2 4 5}
load inst reduce_or_10_163 reduce_or_10_163 {} -attr @name reduce_or_10 -attr @cell {} -pinAttr IN0_511 @name {} -pinAttr IN1_512 @name {} -pinAttr IN2_513 @name {} -pinAttr IN3_514 @name {} -pinAttr IN4_515 @name {} -pinAttr OUT0_166 @name {} -pg 1 -lvl 20 -x 4680 -y 1750 -swap {4 2 1 3 0 5}
load inst reduce_or_14_164 reduce_or_14_164 {} -attr @name reduce_or_14 -attr @cell {} -pinAttr IN0_516 @name {} -pinAttr IN1_517 @name {} -pinAttr IN2_518 @name {} -pinAttr IN3_519 @name {} -pinAttr IN4_520 @name {} -pinAttr OUT0_167 @name {} -pg 1 -lvl 20 -x 4680 -y 1520 -swap {3 0 2 1 4 5}
load inst reduce_or_15_165 reduce_or_15_165 {} -attr @name reduce_or_15 -attr @cell {} -pinAttr IN0_521 @name {} -pinAttr IN1_522 @name {} -pinAttr IN2_523 @name {} -pinAttr IN3_524 @name {} -pinAttr OUT0_168 @name {} -pg 1 -lvl 20 -x 4680 -y 1660 -swap {2 1 3 0 4}
load inst reduce_or_16_168 reduce_or_16_168 {} -attr @name reduce_or_16 -attr @cell {} -pinAttr IN0_535 @name {} -pinAttr IN1_536 @name {} -pinAttr IN2_537 @name {} -pinAttr IN3_538 @name {} -pinAttr OUT0_171 @name {} -pg 1 -lvl 20 -x 4680 -y 670 -swap {0 3 1 2 4}
load inst reduce_or_17_171 reduce_or_17_171 {} -attr @name reduce_or_17 -attr @cell {} -pinAttr IN0_549 @name {} -pinAttr IN1_550 @name {} -pinAttr IN2_551 @name {} -pinAttr OUT0_174 @name {} -pg 1 -lvl 20 -x 4680 -y 810 -swap {0 2 1 3}
load inst reduce_or_20_175 reduce_or_20_175 {} -attr @name reduce_or_20 -attr @cell {} -pinAttr IN0_572 @name {} -pinAttr IN1_573 @name {} -pinAttr IN2_574 @name {} -pinAttr OUT0_178 @name {} -pg 1 -lvl 20 -x 4680 -y 1390
load inst reduce_or_23_178 reduce_or_23_178 {} -attr @name reduce_or_23 -attr @cell {} -pinAttr IN0_591 @name {} -pinAttr IN1_592 @name {} -pinAttr IN2_593 @name {} -pinAttr IN3_594 @name {} -pinAttr OUT0_181 @name {} -pg 1 -lvl 20 -x 4680 -y 880 -swap {0 1 3 2 4}
load inst reduce_or_24_180 reduce_or_24_180 {} -attr @name reduce_or_24 -attr @cell {} -pinAttr IN0_603 @name {} -pinAttr IN1_604 @name {} -pinAttr IN2_605 @name {} -pinAttr IN3_606 @name {} -pinAttr OUT0_183 @name {} -pg 1 -lvl 20 -x 4680 -y 960 -swap {0 1 3 2 4}
load inst reduce_or_25_184 reduce_or_25_184 {} -attr @name reduce_or_25 -attr @cell {} -pinAttr IN0_619 @name {} -pinAttr IN1_620 @name {} -pinAttr IN2_621 @name {} -pinAttr OUT0_187 @name {} -pg 1 -lvl 19 -x 4370 -y 1350 -swap {2 0 1 3}
load inst ren_1_dummy~not_239 ren_1_dummy~not_239 {} -attr @name ren_1_dummy~not -attr @cell {} -pinAttr _663 @name {} -pinAttr ren_1_dummy~not:out_215 @name {} -pg 1 -lvl 21 -x 5070 -y 1800
load inst ren_2_dummy~not_241 ren_2_dummy~not_241 {} -attr @name ren_2_dummy~not -attr @cell {} -pinAttr _665 @name {} -pinAttr ren_2_dummy~not:out_216 @name {} -pg 1 -lvl 21 -x 5070 -y 1750
load inst reset_dummy_2 reset_dummy_2 {} -attr @name reset_dummy -attr @cell {} -pinAttr IN0_1 @name {} -pinAttr IN1_2 @name {} -pinAttr OUT0_1 @name {} -pg 1 -lvl 1 -x 70 -y 640 -swap {1 0 2}
load inst Select_0_142 Select_0_142 {} -attr @name Select_0 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_356 @name SEL[2..0] -pinAttr SEL[2]_352 @name SEL[2] -pinAttr SEL[1]_351 @name SEL[1] -pinAttr SEL[0]_350 @name SEL[0] -pinBusAttr DATA[2..0]_357 @name DATA[2..0] -pinAttr DATA[2]_355 @name DATA[2] -pinAttr DATA[1]_354 @name DATA[1] -pinAttr DATA[0]_353 @name DATA[0] -pinAttr OUT_145 @name OUT -pg 1 -lvl 2 -x 280 -y 1280
load inst Select_1_144 Select_1_144 {} -attr @name Select_1 -attr @cell SELECTOR -pinBusAttr SEL[1..0]_371 @name SEL[1..0] -pinAttr SEL[1]_368 @name SEL[1] -pinAttr SEL[0]_367 @name SEL[0] -pinBusAttr DATA[1..0]_372 @name DATA[1..0] -pinAttr DATA[1]_370 @name DATA[1] -pinAttr DATA[0]_369 @name DATA[0] -pinAttr OUT_147 @name OUT -pg 1 -lvl 17 -x 3790 -y 1000
load inst Select_2_148 Select_2_148 {} -attr @name Select_2 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_392 @name SEL[2..0] -pinAttr SEL[2]_388 @name SEL[2] -pinAttr SEL[1]_387 @name SEL[1] -pinAttr SEL[0]_386 @name SEL[0] -pinBusAttr DATA[2..0]_393 @name DATA[2..0] -pinAttr DATA[2]_391 @name DATA[2] -pinAttr DATA[1]_390 @name DATA[1] -pinAttr DATA[0]_389 @name DATA[0] -pinAttr OUT_151 @name OUT -pg 1 -lvl 17 -x 3790 -y 1170
load inst Select_3_150 Select_3_150 {} -attr @name Select_3 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_409 @name SEL[2..0] -pinAttr SEL[2]_405 @name SEL[2] -pinAttr SEL[1]_404 @name SEL[1] -pinAttr SEL[0]_403 @name SEL[0] -pinBusAttr DATA[2..0]_410 @name DATA[2..0] -pinAttr DATA[2]_408 @name DATA[2] -pinAttr DATA[1]_407 @name DATA[1] -pinAttr DATA[0]_406 @name DATA[0] -pinAttr OUT_153 @name OUT -pg 1 -lvl 17 -x 3790 -y 1270
load inst Select_8_152 Select_8_152 {} -attr @name Select_8 -attr @cell SELECTOR -pinBusAttr SEL[6..0]_430 @name SEL[6..0] -pinAttr SEL[6]_422 @name SEL[6] -pinAttr SEL[5]_421 @name SEL[5] -pinAttr SEL[4]_420 @name SEL[4] -pinAttr SEL[3]_419 @name SEL[3] -pinAttr SEL[2]_418 @name SEL[2] -pinAttr SEL[1]_417 @name SEL[1] -pinAttr SEL[0]_416 @name SEL[0] -pinBusAttr DATA[6..0]_431 @name DATA[6..0] -pinAttr DATA[6]_429 @name DATA[6] -pinAttr DATA[5]_428 @name DATA[5] -pinAttr DATA[4]_427 @name DATA[4] -pinAttr DATA[3]_426 @name DATA[3] -pinAttr DATA[2]_425 @name DATA[2] -pinAttr DATA[1]_424 @name DATA[1] -pinAttr DATA[0]_423 @name DATA[0] -pinAttr OUT_155 @name OUT -pg 1 -lvl 16 -x 3460 -y 1580
load inst Select_9_153 Select_9_153 {} -attr @name Select_9 -attr @cell SELECTOR -pinBusAttr SEL[1..0]_436 @name SEL[1..0] -pinAttr SEL[1]_433 @name SEL[1] -pinAttr SEL[0]_432 @name SEL[0] -pinBusAttr DATA[1..0]_437 @name DATA[1..0] -pinAttr DATA[1]_435 @name DATA[1] -pinAttr DATA[0]_434 @name DATA[0] -pinAttr OUT_156 @name OUT -pg 1 -lvl 16 -x 3460 -y 1790
load inst Select_10_155 Select_10_155 {} -attr @name Select_10 -attr @cell SELECTOR -pinBusAttr SEL[6..0]_457 @name SEL[6..0] -pinAttr SEL[6]_449 @name SEL[6] -pinAttr SEL[5]_448 @name SEL[5] -pinAttr SEL[4]_447 @name SEL[4] -pinAttr SEL[3]_446 @name SEL[3] -pinAttr SEL[2]_445 @name SEL[2] -pinAttr SEL[1]_444 @name SEL[1] -pinAttr SEL[0]_443 @name SEL[0] -pinBusAttr DATA[6..0]_458 @name DATA[6..0] -pinAttr DATA[6]_456 @name DATA[6] -pinAttr DATA[5]_455 @name DATA[5] -pinAttr DATA[4]_454 @name DATA[4] -pinAttr DATA[3]_453 @name DATA[3] -pinAttr DATA[2]_452 @name DATA[2] -pinAttr DATA[1]_451 @name DATA[1] -pinAttr DATA[0]_450 @name DATA[0] -pinAttr OUT_158 @name OUT -pg 1 -lvl 16 -x 3460 -y 1680
load inst Select_12_157 Select_12_157 {} -attr @name Select_12 -attr @cell SELECTOR -pinBusAttr SEL[6..0]_478 @name SEL[6..0] -pinAttr SEL[6]_470 @name SEL[6] -pinAttr SEL[5]_469 @name SEL[5] -pinAttr SEL[4]_468 @name SEL[4] -pinAttr SEL[3]_467 @name SEL[3] -pinAttr SEL[2]_466 @name SEL[2] -pinAttr SEL[1]_465 @name SEL[1] -pinAttr SEL[0]_464 @name SEL[0] -pinBusAttr DATA[6..0]_479 @name DATA[6..0] -pinAttr DATA[6]_477 @name DATA[6] -pinAttr DATA[5]_476 @name DATA[5] -pinAttr DATA[4]_475 @name DATA[4] -pinAttr DATA[3]_474 @name DATA[3] -pinAttr DATA[2]_473 @name DATA[2] -pinAttr DATA[1]_472 @name DATA[1] -pinAttr DATA[0]_471 @name DATA[0] -pinAttr OUT_160 @name OUT -pg 1 -lvl 16 -x 3460 -y 1380
load inst Select_14_159 Select_14_159 {} -attr @name Select_14 -attr @cell SELECTOR -pinBusAttr SEL[6..0]_499 @name SEL[6..0] -pinAttr SEL[6]_491 @name SEL[6] -pinAttr SEL[5]_490 @name SEL[5] -pinAttr SEL[4]_489 @name SEL[4] -pinAttr SEL[3]_488 @name SEL[3] -pinAttr SEL[2]_487 @name SEL[2] -pinAttr SEL[1]_486 @name SEL[1] -pinAttr SEL[0]_485 @name SEL[0] -pinBusAttr DATA[6..0]_500 @name DATA[6..0] -pinAttr DATA[6]_498 @name DATA[6] -pinAttr DATA[5]_497 @name DATA[5] -pinAttr DATA[4]_496 @name DATA[4] -pinAttr DATA[3]_495 @name DATA[3] -pinAttr DATA[2]_494 @name DATA[2] -pinAttr DATA[1]_493 @name DATA[1] -pinAttr DATA[0]_492 @name DATA[0] -pinAttr OUT_162 @name OUT -pg 1 -lvl 16 -x 3460 -y 1480
load inst Select_16_167 Select_16_167 {} -attr @name Select_16 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_533 @name SEL[2..0] -pinAttr SEL[2]_529 @name SEL[2] -pinAttr SEL[1]_528 @name SEL[1] -pinAttr SEL[0]_527 @name SEL[0] -pinBusAttr DATA[2..0]_534 @name DATA[2..0] -pinAttr DATA[2]_532 @name DATA[2] -pinAttr DATA[1]_531 @name DATA[1] -pinAttr DATA[0]_530 @name DATA[0] -pinAttr OUT_170 @name OUT -pg 1 -lvl 21 -x 5070 -y 1530
load inst Select_17_169 Select_17_169 {} -attr @name Select_17 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_545 @name SEL[2..0] -pinAttr SEL[2]_541 @name SEL[2] -pinAttr SEL[1]_540 @name SEL[1] -pinAttr SEL[0]_539 @name SEL[0] -pinBusAttr DATA[2..0]_546 @name DATA[2..0] -pinAttr DATA[2]_544 @name DATA[2] -pinAttr DATA[1]_543 @name DATA[1] -pinAttr DATA[0]_542 @name DATA[0] -pinAttr OUT_172 @name OUT -pg 1 -lvl 21 -x 5070 -y 680
load inst Select_18_172 Select_18_172 {} -attr @name Select_18 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_558 @name SEL[2..0] -pinAttr SEL[2]_554 @name SEL[2] -pinAttr SEL[1]_553 @name SEL[1] -pinAttr SEL[0]_552 @name SEL[0] -pinBusAttr DATA[2..0]_559 @name DATA[2..0] -pinAttr DATA[2]_557 @name DATA[2] -pinAttr DATA[1]_556 @name DATA[1] -pinAttr DATA[0]_555 @name DATA[0] -pinAttr OUT_175 @name OUT -pg 1 -lvl 21 -x 5070 -y 460
load inst Select_19_173 Select_19_173 {} -attr @name Select_19 -attr @cell SELECTOR -pinBusAttr SEL[3..0]_568 @name SEL[3..0] -pinAttr SEL[3]_563 @name SEL[3] -pinAttr SEL[2]_562 @name SEL[2] -pinAttr SEL[1]_561 @name SEL[1] -pinAttr SEL[0]_560 @name SEL[0] -pinBusAttr DATA[3..0]_569 @name DATA[3..0] -pinAttr DATA[3]_567 @name DATA[3] -pinAttr DATA[2]_566 @name DATA[2] -pinAttr DATA[1]_565 @name DATA[1] -pinAttr DATA[0]_564 @name DATA[0] -pinAttr OUT_176 @name OUT -pg 1 -lvl 21 -x 5070 -y 570
load inst Select_20_176 Select_20_176 {} -attr @name Select_20 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_581 @name SEL[2..0] -pinAttr SEL[2]_577 @name SEL[2] -pinAttr SEL[1]_576 @name SEL[1] -pinAttr SEL[0]_575 @name SEL[0] -pinBusAttr DATA[2..0]_582 @name DATA[2..0] -pinAttr DATA[2]_580 @name DATA[2] -pinAttr DATA[1]_579 @name DATA[1] -pinAttr DATA[0]_578 @name DATA[0] -pinAttr OUT_179 @name OUT -pg 1 -lvl 21 -x 5070 -y 1420
load inst Select_21_177 Select_21_177 {} -attr @name Select_21 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_589 @name SEL[2..0] -pinAttr SEL[2]_585 @name SEL[2] -pinAttr SEL[1]_584 @name SEL[1] -pinAttr SEL[0]_583 @name SEL[0] -pinBusAttr DATA[2..0]_590 @name DATA[2..0] -pinAttr DATA[2]_588 @name DATA[2] -pinAttr DATA[1]_587 @name DATA[1] -pinAttr DATA[0]_586 @name DATA[0] -pinAttr OUT_180 @name OUT -pg 1 -lvl 21 -x 5070 -y 1310
load inst Select_22_179 Select_22_179 {} -attr @name Select_22 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_601 @name SEL[2..0] -pinAttr SEL[2]_597 @name SEL[2] -pinAttr SEL[1]_596 @name SEL[1] -pinAttr SEL[0]_595 @name SEL[0] -pinBusAttr DATA[2..0]_602 @name DATA[2..0] -pinAttr DATA[2]_600 @name DATA[2] -pinAttr DATA[1]_599 @name DATA[1] -pinAttr DATA[0]_598 @name DATA[0] -pinAttr OUT_182 @name OUT -pg 1 -lvl 21 -x 5070 -y 880
load inst Select_23_181 Select_23_181 {} -attr @name Select_23 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_613 @name SEL[2..0] -pinAttr SEL[2]_609 @name SEL[2] -pinAttr SEL[1]_608 @name SEL[1] -pinAttr SEL[0]_607 @name SEL[0] -pinBusAttr DATA[2..0]_614 @name DATA[2..0] -pinAttr DATA[2]_612 @name DATA[2] -pinAttr DATA[1]_611 @name DATA[1] -pinAttr DATA[0]_610 @name DATA[0] -pinAttr OUT_184 @name OUT -pg 1 -lvl 21 -x 5070 -y 1040
load inst Select_24_185 Select_24_185 {} -attr @name Select_24 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_628 @name SEL[2..0] -pinAttr SEL[2]_624 @name SEL[2] -pinAttr SEL[1]_623 @name SEL[1] -pinAttr SEL[0]_622 @name SEL[0] -pinBusAttr DATA[2..0]_629 @name DATA[2..0] -pinAttr DATA[2]_627 @name DATA[2] -pinAttr DATA[1]_626 @name DATA[1] -pinAttr DATA[0]_625 @name DATA[0] -pinAttr OUT_188 @name OUT -pg 1 -lvl 20 -x 4680 -y 1260
load inst Select_25_186 Select_25_186 {} -attr @name Select_25 -attr @cell SELECTOR -pinBusAttr SEL[2..0]_636 @name SEL[2..0] -pinAttr SEL[2]_632 @name SEL[2] -pinAttr SEL[1]_631 @name SEL[1] -pinAttr SEL[0]_630 @name SEL[0] -pinBusAttr DATA[2..0]_637 @name DATA[2..0] -pinAttr DATA[2]_635 @name DATA[2] -pinAttr DATA[1]_634 @name DATA[1] -pinAttr DATA[0]_633 @name DATA[0] -pinAttr OUT_189 @name OUT -pg 1 -lvl 20 -x 4680 -y 1150
load inst shift_input_39 shift_input_39 {} -attr @name shift_input -attr @cell {} -pinAttr IN0_66 @name {} -pinAttr IN1_67 @name {} -pinAttr OUT0_38 @name {} -pg 1 -lvl 5 -x 980 -y 870
load inst start_mac_3 start_mac_3 {} -attr @name start_mac -attr @cell {} -pinAttr IN0_3 @name {} -pinAttr IN1_4 @name {} -pinAttr OUT0_2 @name {} -pg 1 -lvl 1 -x 70 -y 570 -swap {1 0 2}
load inst state_next.STATE_ASL_146 state_next.STATE_ASL_146 {} -attr @name state_next.STATE_ASL -attr @cell MUX21 -pinAttr DATAB_375 @name 1 -pinAttr OUTPUTSELECT_376 @name {} -pinAttr OUT0_149 @name {} -pg 1 -lvl 17 -x 3790 -y 760
load inst state_next.STATE_INIT_ACC_145 state_next.STATE_INIT_ACC_145 {} -attr @name state_next.STATE_INIT_ACC -attr @cell MUX21 -pinAttr DATAB_373 @name 1 -pinAttr OUTPUTSELECT_374 @name {} -pinAttr OUT0_148 @name {} -pg 1 -lvl 17 -x 3790 -y 1380
load inst state_now.STATE_ACC_25 state_now.STATE_ACC_25 {} -attr @name state_now.STATE_ACC -attr @cell STATE -pinAttr DATAIN_45 @name DATAIN -pinAttr OUT0_24 @name OUT0 -pg 1 -lvl 5 -x 980 -y 1130
load inst state_now.STATE_ADD_23 state_now.STATE_ADD_23 {} -attr @name state_now.STATE_ADD -attr @cell STATE -pinAttr DATAIN_43 @name DATAIN -pinAttr OUT0_22 @name OUT0 -pg 1 -lvl 18 -x 4130 -y 1110
load inst state_now.STATE_ASL_28 state_now.STATE_ASL_28 {} -attr @name state_now.STATE_ASL -attr @cell STATE -pinAttr DATAIN_48 @name DATAIN -pinAttr OUT0_27 @name OUT0 -pg 1 -lvl 21 -x 5070 -y 1210
load inst state_now.STATE_DONE_31 state_now.STATE_DONE_31 {} -attr @name state_now.STATE_DONE -attr @cell STATE -pinAttr DATAIN_51 @name DATAIN -pinAttr OUT0_30 @name OUT0 -pg 1 -lvl 4 -x 700 -y 1150
load inst state_now.STATE_IDLE_188 state_now.STATE_IDLE_188 {} -attr @name state_now.STATE_IDLE -attr @cell STATE -pinAttr DATAIN_640 @name DATAIN -pinAttr OUT0_191 @name OUT0 -pg 1 -lvl 4 -x 700 -y 1280
load inst state_now.STATE_INIT_ACC_26 state_now.STATE_INIT_ACC_26 {} -attr @name state_now.STATE_INIT_ACC -attr @cell STATE -pinAttr DATAIN_46 @name DATAIN -pinAttr OUT0_25 @name OUT0 -pg 1 -lvl 17 -x 3790 -y 850
load inst state_now.STATE_INIT_W1_22 state_now.STATE_INIT_W1_22 {} -attr @name state_now.STATE_INIT_W1 -attr @cell STATE -pinAttr DATAIN_42 @name DATAIN -pinAttr OUT0_21 @name OUT0 -pg 1 -lvl 17 -x 3790 -y 910
load inst state_now.STATE_INIT_W2_24 state_now.STATE_INIT_W2_24 {} -attr @name state_now.STATE_INIT_W2 -attr @cell STATE -pinAttr DATAIN_44 @name DATAIN -pinAttr OUT0_23 @name OUT0 -pg 1 -lvl 5 -x 980 -y 950
load inst state_now.STATE_INV_30 state_now.STATE_INV_30 {} -attr @name state_now.STATE_INV -attr @cell STATE -pinAttr DATAIN_50 @name DATAIN -pinAttr OUT0_29 @name OUT0 -pg 1 -lvl 18 -x 4130 -y 1170
load inst state_now.STATE_PREADD_29 state_now.STATE_PREADD_29 {} -attr @name state_now.STATE_PREADD -attr @cell STATE -pinAttr DATAIN_49 @name DATAIN -pinAttr OUT0_28 @name OUT0 -pg 1 -lvl 18 -x 4130 -y 1290
load inst state_now.STATE_SUB_27 state_now.STATE_SUB_27 {} -attr @name state_now.STATE_SUB -attr @cell STATE -pinAttr DATAIN_47 @name DATAIN -pinAttr OUT0_26 @name OUT0 -pg 1 -lvl 18 -x 4130 -y 1230
load inst waddr_1_dummy[2]~not_255 waddr_1_dummy[2]~not_255 {} -attr @name waddr_1_dummy[2]~not -attr @cell {} -pinAttr _679 @name {} -pinAttr waddr_1_dummy[2]~not:out_219 @name {} -pg 1 -lvl 21 -x 5070 -y 960
load inst waddr_2_dummy[2]_182 waddr_2_dummy[2]_182 {} -attr @name waddr_2_dummy[2] -attr @cell {} -pinAttr IN0_615 @name {} -pinAttr IN1_616 @name {} -pinAttr OUT0_185 @name {} -pg 1 -lvl 20 -x 4680 -y 1340 -swap {1 0 2}
load inst wen_1_dummy~not_243 wen_1_dummy~not_243 {} -attr @name wen_1_dummy~not -attr @cell {} -pinAttr _667 @name {} -pinAttr wen_1_dummy~not:out_217 @name {} -pg 1 -lvl 21 -x 5070 -y 1850
load inst wsel_1_dummy[0]~not_260 wsel_1_dummy[0]~not_260 {} -attr @name wsel_1_dummy[0]~not -attr @cell {} -pinAttr _684 @name {} -pinAttr wsel_1_dummy[0]~not:out_220 @name {} -pg 1 -lvl 21 -x 5070 -y 1170
load inst wsel_2_dummy~not_263 wsel_2_dummy~not_263 {} -attr @name wsel_2_dummy~not -attr @cell {} -pinAttr _687 @name {} -pinAttr wsel_2_dummy~not:out_221 @name {} -pg 1 -lvl 21 -x 5070 -y 800
load inst i[34..21]_274 i[34..21]_274 {} -attr @name i[34..21] -attr @cell MUX21 -pinBusAttr DATAA_701 @name 0 -pinAttr DATAA_40 @name 0 -pinAttr DATAA_38 @name 0 -pinAttr DATAA_36 @name 0 -pinAttr DATAA_34 @name 0 -pinAttr DATAA_32 @name 0 -pinAttr DATAA_30 @name 0 -pinAttr DATAA_28 @name 0 -pinAttr DATAA_26 @name 0 -pinAttr DATAA_24 @name 0 -pinAttr DATAA_22 @name 0 -pinAttr DATAA_20 @name 0 -pinAttr DATAA_18 @name 0 -pinAttr DATAA_16 @name 0 -pinAttr DATAA_14 @name 0 -pinBusAttr OUTPUTSELECT_702 @name {} -pinAttr OUTPUTSELECT_41 @name {} -pinAttr OUTPUTSELECT_39 @name {} -pinAttr OUTPUTSELECT_37 @name {} -pinAttr OUTPUTSELECT_35 @name {} -pinAttr OUTPUTSELECT_33 @name {} -pinAttr OUTPUTSELECT_31 @name {} -pinAttr OUTPUTSELECT_29 @name {} -pinAttr OUTPUTSELECT_27 @name {} -pinAttr OUTPUTSELECT_25 @name {} -pinAttr OUTPUTSELECT_23 @name {} -pinAttr OUTPUTSELECT_21 @name {} -pinAttr OUTPUTSELECT_19 @name {} -pinAttr OUTPUTSELECT_17 @name {} -pinAttr OUTPUTSELECT_15 @name {} -pinBusAttr OUT0_227 @name {} -pinAttr OUT0_20 @name {} -pinAttr OUT0_19 @name {} -pinAttr OUT0_18 @name {} -pinAttr OUT0_17 @name {} -pinAttr OUT0_16 @name {} -pinAttr OUT0_15 @name {} -pinAttr OUT0_14 @name {} -pinAttr OUT0_13 @name {} -pinAttr OUT0_12 @name {} -pinAttr OUT0_11 @name {} -pinAttr OUT0_10 @name {} -pinAttr OUT0_9 @name {} -pinAttr OUT0_8 @name {} -pinAttr OUT0_7 @name {} -pg 1 -lvl 3 -x 470 -y 1060
load inst i[69..63]_275 i[69..63]_275 {} -attr @name i[69..63] -attr @cell MUX21 -pinBusAttr DATAA_703 @name 0 -pinAttr DATAA_86 @name 0 -pinAttr DATAA_83 @name 0 -pinAttr DATAA_80 @name 0 -pinAttr DATAA_77 @name 0 -pinAttr DATAA_74 @name 0 -pinAttr DATAA_71 @name 0 -pinAttr DATAA_68 @name 0 -pinBusAttr DATAB_704 @name 1 -pinAttr DATAB_87 @name 1 -pinAttr DATAB_84 @name 1 -pinAttr DATAB_81 @name 1 -pinAttr DATAB_78 @name 1 -pinAttr DATAB_75 @name 1 -pinAttr DATAB_72 @name 1 -pinAttr DATAB_69 @name 1 -pinBusAttr OUTPUTSELECT_705 @name {} -pinAttr OUTPUTSELECT_88 @name {} -pinAttr OUTPUTSELECT_85 @name {} -pinAttr OUTPUTSELECT_82 @name {} -pinAttr OUTPUTSELECT_79 @name {} -pinAttr OUTPUTSELECT_76 @name {} -pinAttr OUTPUTSELECT_73 @name {} -pinAttr OUTPUTSELECT_70 @name {} -pinBusAttr OUT0_228 @name {} -pinAttr OUT0_45 @name {} -pinAttr OUT0_44 @name {} -pinAttr OUT0_43 @name {} -pinAttr OUT0_42 @name {} -pinAttr OUT0_41 @name {} -pinAttr OUT0_40 @name {} -pinAttr OUT0_39 @name {} -pg 1 -lvl 6 -x 1200 -y 530
load inst i[77..71]_276 i[77..71]_276 {} -attr @name i[77..71] -attr @cell MUX21 -pinBusAttr DATAA_706 @name 0 -pinAttr DATAA_109 @name 0 -pinAttr DATAA_106 @name 0 -pinAttr DATAA_103 @name 0 -pinAttr DATAA_100 @name 0 -pinAttr DATAA_97 @name 0 -pinAttr DATAA_94 @name 0 -pinAttr DATAA_91 @name 0 -pinBusAttr DATAB_707 @name 1 -pinAttr DATAB_110 @name 1 -pinAttr DATAB_107 @name 1 -pinAttr DATAB_104 @name 1 -pinAttr DATAB_101 @name 1 -pinAttr DATAB_98 @name 1 -pinAttr DATAB_95 @name 1 -pinAttr DATAB_92 @name 1 -pinBusAttr OUTPUTSELECT_708 @name {} -pinAttr OUTPUTSELECT_111 @name {} -pinAttr OUTPUTSELECT_108 @name {} -pinAttr OUTPUTSELECT_105 @name {} -pinAttr OUTPUTSELECT_102 @name {} -pinAttr OUTPUTSELECT_99 @name {} -pinAttr OUTPUTSELECT_96 @name {} -pinAttr OUTPUTSELECT_93 @name {} -pinBusAttr OUT0_229 @name {} -pinAttr OUT0_53 @name {} -pinAttr OUT0_52 @name {} -pinAttr OUT0_51 @name {} -pinAttr OUT0_50 @name {} -pinAttr OUT0_49 @name {} -pinAttr OUT0_48 @name {} -pinAttr OUT0_47 @name {} -pg 1 -lvl 6 -x 1200 -y 210
load inst i[94..79]_277 i[94..79]_277 {} -attr @name i[94..79] -attr @cell MUX21 -pinBusAttr DATAA_709 @name 0 -pinAttr DATAA_159 @name 0 -pinAttr DATAA_156 @name 0 -pinAttr DATAA_153 @name 0 -pinAttr DATAA_150 @name 0 -pinAttr DATAA_147 @name 0 -pinAttr DATAA_144 @name 0 -pinAttr DATAA_141 @name 0 -pinAttr DATAA_138 @name 0 -pinAttr DATAA_135 @name 0 -pinAttr DATAA_132 @name 0 -pinAttr DATAA_129 @name 0 -pinAttr DATAA_126 @name 0 -pinAttr DATAA_123 @name 0 -pinAttr DATAA_120 @name 0 -pinAttr DATAA_117 @name 0 -pinAttr DATAA_114 @name 0 -pinBusAttr DATAB_710 @name 1 -pinAttr DATAB_160 @name 1 -pinAttr DATAB_157 @name 1 -pinAttr DATAB_154 @name 1 -pinAttr DATAB_151 @name 1 -pinAttr DATAB_148 @name 1 -pinAttr DATAB_145 @name 1 -pinAttr DATAB_142 @name 1 -pinAttr DATAB_139 @name 1 -pinAttr DATAB_136 @name 1 -pinAttr DATAB_133 @name 1 -pinAttr DATAB_130 @name 1 -pinAttr DATAB_127 @name 1 -pinAttr DATAB_124 @name 1 -pinAttr DATAB_121 @name 1 -pinAttr DATAB_118 @name 1 -pinAttr DATAB_115 @name 1 -pinBusAttr OUTPUTSELECT_711 @name {} -pinAttr OUTPUTSELECT_161 @name {} -pinAttr OUTPUTSELECT_158 @name {} -pinAttr OUTPUTSELECT_155 @name {} -pinAttr OUTPUTSELECT_152 @name {} -pinAttr OUTPUTSELECT_149 @name {} -pinAttr OUTPUTSELECT_146 @name {} -pinAttr OUTPUTSELECT_143 @name {} -pinAttr OUTPUTSELECT_140 @name {} -pinAttr OUTPUTSELECT_137 @name {} -pinAttr OUTPUTSELECT_134 @name {} -pinAttr OUTPUTSELECT_131 @name {} -pinAttr OUTPUTSELECT_128 @name {} -pinAttr OUTPUTSELECT_125 @name {} -pinAttr OUTPUTSELECT_122 @name {} -pinAttr OUTPUTSELECT_119 @name {} -pinAttr OUTPUTSELECT_116 @name {} -pinBusAttr OUT0_230 @name {} -pinAttr OUT0_70 @name {} -pinAttr OUT0_69 @name {} -pinAttr OUT0_68 @name {} -pinAttr OUT0_67 @name {} -pinAttr OUT0_66 @name {} -pinAttr OUT0_65 @name {} -pinAttr OUT0_64 @name {} -pinAttr OUT0_63 @name {} -pinAttr OUT0_62 @name {} -pinAttr OUT0_61 @name {} -pinAttr OUT0_60 @name {} -pinAttr OUT0_59 @name {} -pinAttr OUT0_58 @name {} -pinAttr OUT0_57 @name {} -pinAttr OUT0_56 @name {} -pinAttr OUT0_55 @name {} -pg 1 -lvl 7 -x 1450 -y 510
load inst i[110..95]_278 i[110..95]_278 {} -attr @name i[110..95] -attr @cell MUX21 -pinBusAttr DATAA_712 @name 0 -pinAttr DATAA_207 @name 0 -pinAttr DATAA_204 @name 0 -pinAttr DATAA_201 @name 0 -pinAttr DATAA_198 @name 0 -pinAttr DATAA_195 @name 0 -pinAttr DATAA_192 @name 0 -pinAttr DATAA_189 @name 0 -pinAttr DATAA_186 @name 0 -pinAttr DATAA_183 @name 0 -pinAttr DATAA_180 @name 0 -pinAttr DATAA_177 @name 0 -pinAttr DATAA_174 @name 0 -pinAttr DATAA_171 @name 0 -pinAttr DATAA_168 @name 0 -pinAttr DATAA_165 @name 0 -pinAttr DATAA_162 @name 0 -pinBusAttr DATAB_713 @name 1 -pinAttr DATAB_208 @name 1 -pinAttr DATAB_205 @name 1 -pinAttr DATAB_202 @name 1 -pinAttr DATAB_199 @name 1 -pinAttr DATAB_196 @name 1 -pinAttr DATAB_193 @name 1 -pinAttr DATAB_190 @name 1 -pinAttr DATAB_187 @name 1 -pinAttr DATAB_184 @name 1 -pinAttr DATAB_181 @name 1 -pinAttr DATAB_178 @name 1 -pinAttr DATAB_175 @name 1 -pinAttr DATAB_172 @name 1 -pinAttr DATAB_169 @name 1 -pinAttr DATAB_166 @name 1 -pinAttr DATAB_163 @name 1 -pinBusAttr OUTPUTSELECT_714 @name {} -pinAttr OUTPUTSELECT_209 @name {} -pinAttr OUTPUTSELECT_206 @name {} -pinAttr OUTPUTSELECT_203 @name {} -pinAttr OUTPUTSELECT_200 @name {} -pinAttr OUTPUTSELECT_197 @name {} -pinAttr OUTPUTSELECT_194 @name {} -pinAttr OUTPUTSELECT_191 @name {} -pinAttr OUTPUTSELECT_188 @name {} -pinAttr OUTPUTSELECT_185 @name {} -pinAttr OUTPUTSELECT_182 @name {} -pinAttr OUTPUTSELECT_179 @name {} -pinAttr OUTPUTSELECT_176 @name {} -pinAttr OUTPUTSELECT_173 @name {} -pinAttr OUTPUTSELECT_170 @name {} -pinAttr OUTPUTSELECT_167 @name {} -pinAttr OUTPUTSELECT_164 @name {} -pinBusAttr OUT0_231 @name {} -pinAttr OUT0_86 @name {} -pinAttr OUT0_85 @name {} -pinAttr OUT0_84 @name {} -pinAttr OUT0_83 @name {} -pinAttr OUT0_82 @name {} -pinAttr OUT0_81 @name {} -pinAttr OUT0_80 @name {} -pinAttr OUT0_79 @name {} -pinAttr OUT0_78 @name {} -pinAttr OUT0_77 @name {} -pinAttr OUT0_76 @name {} -pinAttr OUT0_75 @name {} -pinAttr OUT0_74 @name {} -pinAttr OUT0_73 @name {} -pinAttr OUT0_72 @name {} -pinAttr OUT0_71 @name {} -pg 1 -lvl 8 -x 1700 -y 560
load inst i[112..111]_279 i[112..111]_279 {} -attr @name i[112..111] -attr @cell MUX21 -pinBusAttr DATAA_715 @name 0 -pinAttr DATAA_213 @name 0 -pinAttr DATAA_210 @name 0 -pinBusAttr DATAB_716 @name 1 -pinAttr DATAB_214 @name 1 -pinAttr DATAB_211 @name 1 -pinBusAttr OUTPUTSELECT_717 @name {} -pinAttr OUTPUTSELECT_215 @name {} -pinAttr OUTPUTSELECT_212 @name {} -pinBusAttr OUT0_232 @name {} -pinAttr OUT0_88 @name {} -pinAttr OUT0_87 @name {} -pg 1 -lvl 8 -x 1700 -y 760
load inst i[130..113]_280 i[130..113]_280 {} -attr @name i[130..113] -attr @cell MUX21 -pinBusAttr DATAA_718 @name 0 -pinAttr DATAA_250 @name 0 -pinAttr DATAA_248 @name 0 -pinAttr DATAA_246 @name 0 -pinAttr DATAA_244 @name 0 -pinAttr DATAA_242 @name 0 -pinAttr DATAA_240 @name 0 -pinAttr DATAA_238 @name 0 -pinAttr DATAA_236 @name 0 -pinAttr DATAA_234 @name 0 -pinAttr DATAA_232 @name 0 -pinAttr DATAA_230 @name 0 -pinAttr DATAA_228 @name 0 -pinAttr DATAA_226 @name 0 -pinAttr DATAA_224 @name 0 -pinAttr DATAA_222 @name 0 -pinAttr DATAA_220 @name 0 -pinAttr DATAA_218 @name 0 -pinAttr DATAA_216 @name 0 -pinBusAttr OUTPUTSELECT_719 @name {} -pinAttr OUTPUTSELECT_251 @name {} -pinAttr OUTPUTSELECT_249 @name {} -pinAttr OUTPUTSELECT_247 @name {} -pinAttr OUTPUTSELECT_245 @name {} -pinAttr OUTPUTSELECT_243 @name {} -pinAttr OUTPUTSELECT_241 @name {} -pinAttr OUTPUTSELECT_239 @name {} -pinAttr OUTPUTSELECT_237 @name {} -pinAttr OUTPUTSELECT_235 @name {} -pinAttr OUTPUTSELECT_233 @name {} -pinAttr OUTPUTSELECT_231 @name {} -pinAttr OUTPUTSELECT_229 @name {} -pinAttr OUTPUTSELECT_227 @name {} -pinAttr OUTPUTSELECT_225 @name {} -pinAttr OUTPUTSELECT_223 @name {} -pinAttr OUTPUTSELECT_221 @name {} -pinAttr OUTPUTSELECT_219 @name {} -pinAttr OUTPUTSELECT_217 @name {} -pinBusAttr OUT0_233 @name {} -pinAttr OUT0_106 @name {} -pinAttr OUT0_105 @name {} -pinAttr OUT0_104 @name {} -pinAttr OUT0_103 @name {} -pinAttr OUT0_102 @name {} -pinAttr OUT0_101 @name {} -pinAttr OUT0_100 @name {} -pinAttr OUT0_99 @name {} -pinAttr OUT0_98 @name {} -pinAttr OUT0_97 @name {} -pinAttr OUT0_96 @name {} -pinAttr OUT0_95 @name {} -pinAttr OUT0_94 @name {} -pinAttr OUT0_93 @name {} -pinAttr OUT0_92 @name {} -pinAttr OUT0_91 @name {} -pinAttr OUT0_90 @name {} -pinAttr OUT0_89 @name {} -pg 1 -lvl 9 -x 1940 -y 780
load net OUT0_1 -attr @name reset_dummy:OUT0 -pin Select_0_142 DATA[0]_353 -pin Select_3_150 DATA[0]_406 -pin i19_6 IN0_9 -pin reset_dummy_2 OUT0_1
load net DATAB_2 -power -attr @name {} -pin i20_7 DATAB_12
load net OUT0_3 -attr @name i19:OUT0 -pin i19_6 OUT0_5 -pin i20_7 OUTPUTSELECT_13 -pin i[130..113]_280 OUTPUTSELECT_251 -pin i[130..113]_280 OUTPUTSELECT_249 -pin i[130..113]_280 OUTPUTSELECT_247 -pin i[130..113]_280 OUTPUTSELECT_245 -pin i[130..113]_280 OUTPUTSELECT_243 -pin i[130..113]_280 OUTPUTSELECT_241 -pin i[130..113]_280 OUTPUTSELECT_239 -pin i[130..113]_280 OUTPUTSELECT_237 -pin i[130..113]_280 OUTPUTSELECT_235 -pin i[130..113]_280 OUTPUTSELECT_233 -pin i[130..113]_280 OUTPUTSELECT_231 -pin i[130..113]_280 OUTPUTSELECT_229 -pin i[130..113]_280 OUTPUTSELECT_227 -pin i[130..113]_280 OUTPUTSELECT_225 -pin i[130..113]_280 OUTPUTSELECT_223 -pin i[130..113]_280 OUTPUTSELECT_221 -pin i[130..113]_280 OUTPUTSELECT_219 -pin i[130..113]_280 OUTPUTSELECT_217 -pin i[34..21]_274 OUTPUTSELECT_41 -pin i[34..21]_274 OUTPUTSELECT_39 -pin i[34..21]_274 OUTPUTSELECT_37 -pin i[34..21]_274 OUTPUTSELECT_35 -pin i[34..21]_274 OUTPUTSELECT_33 -pin i[34..21]_274 OUTPUTSELECT_31 -pin i[34..21]_274 OUTPUTSELECT_29 -pin i[34..21]_274 OUTPUTSELECT_27 -pin i[34..21]_274 OUTPUTSELECT_25 -pin i[34..21]_274 OUTPUTSELECT_23 -pin i[34..21]_274 OUTPUTSELECT_21 -pin i[34..21]_274 OUTPUTSELECT_19 -pin i[34..21]_274 OUTPUTSELECT_17 -pin i[34..21]_274 OUTPUTSELECT_15
netloc OUT0_3 1 2 7 370 1240N 570 830 NJ 830 NJ 830 1300J 850 NJ 850 1810J
load net OUT0_5 -attr @name state_now.STATE_INIT_W1:OUT0 -pin i[34..21]_274 DATAA_18 -pin read_input_1_37 IN0_62 -pin reduce_or_0_141 IN0_341 -pin reduce_or_10_163 IN1_512 -pin reduce_or_15_165 IN0_521 -pin reduce_or_1_143 IN1_359 -pin reduce_or_25_184 IN0_619 -pin reduce_or_2_147 IN1_378 -pin reduce_or_3_149 IN1_395 -pin reduce_or_4_151 IN0_411 -pin reduce_or_8_162 IN1_507 -pin state_now.STATE_INIT_W1_22 OUT0_21
load net OUT0_7 -attr @name state_now.STATE_ADD:OUT0 -pin Select_10_155 SEL[0]_443 -pin Select_12_157 SEL[0]_464 -pin Select_14_159 SEL[0]_485 -pin Select_8_152 SEL[0]_416 -pin i264_166 IN0_525 -pin i[34..21]_274 DATAA_20 -pin read_input_1_37 IN1_63 -pin reduce_or_0_141 IN1_342 -pin reduce_or_16_168 IN0_535 -pin reduce_or_17_171 IN0_549 -pin reduce_or_1_143 IN2_360 -pin reduce_or_20_175 IN0_572 -pin reduce_or_23_178 IN0_591 -pin reduce_or_24_180 IN0_603 -pin reduce_or_25_184 IN1_620 -pin reduce_or_2_147 IN2_379 -pin reduce_or_3_149 IN2_396 -pin state_now.STATE_ADD_23 OUT0_22
load net OUT0_11 -attr @name state_now.STATE_INIT_ACC:OUT0 -pin i271_183 IN1_618 -pin i[112..111]_279 OUTPUTSELECT_215 -pin i[112..111]_279 OUTPUTSELECT_212 -pin i[34..21]_274 DATAA_14 -pin reduce_or_0_141 IN4_345 -pin reduce_or_10_163 IN3_514 -pin reduce_or_15_165 IN2_523 -pin reduce_or_1_143 IN5_363 -pin reduce_or_2_147 IN3_380 -pin reduce_or_3_149 IN4_398 -pin reduce_or_4_151 IN3_414 -pin reduce_or_8_162 IN3_509 -pin state_now.STATE_INIT_ACC_26 OUT0_25 -pin waddr_2_dummy[2]_182 IN0_615
load net OUT0_15 -attr @name state_now.STATE_PREADD:OUT0 -pin Select_10_155 SEL[4]_447 -pin Select_12_157 SEL[4]_468 -pin Select_14_159 SEL[4]_489 -pin Select_19_173 SEL[3]_563 -pin Select_22_179 SEL[2]_597 -pin Select_8_152 SEL[4]_420 -pin i265_170 IN1_548 -pin i267_174 IN0_570 -pin i[34..21]_274 DATAA_30 -pin raddr_2_dummy[2]~not_251 _675 -pin reduce_or_0_141 IN7_348 -pin reduce_or_15_165 IN3_524 -pin reduce_or_16_168 IN2_537 -pin reduce_or_1_143 IN6_364 -pin reduce_or_24_180 IN3_606 -pin reduce_or_25_184 IN2_621 -pin reduce_or_2_147 IN6_383 -pin reduce_or_3_149 IN7_401 -pin state_now.STATE_PREADD_29 OUT0_28 -pin waddr_1_dummy[2]~not_255 _679 -pin waddr_2_dummy[2]_182 IN1_616
load net OUT0_17 -attr @name state_now.STATE_INV:OUT0 -pin Select_10_155 SEL[3]_446 -pin Select_12_157 SEL[3]_467 -pin Select_14_159 SEL[3]_488 -pin Select_23_181 SEL[1]_608 -pin Select_8_152 SEL[3]_419 -pin i273_187 IN1_639 -pin i[34..21]_274 DATAA_24 -pin reduce_or_0_141 IN8_349 -pin reduce_or_10_163 IN4_515 -pin reduce_or_14_164 IN3_519 -pin reduce_or_16_168 IN3_538 -pin reduce_or_17_171 IN2_551 -pin reduce_or_1_143 IN7_365 -pin reduce_or_23_178 IN3_594 -pin reduce_or_2_147 IN7_384 -pin reduce_or_3_149 IN8_402 -pin state_now.STATE_INV_30 OUT0_29
load net OUT0_23 -attr @name state_now.STATE_INIT_W2:OUT0 -pin Select_2_148 SEL[1]_387 -pin i271_183 IN0_617 -pin read_input_2_38 IN0_64 -pin reduce_or_0_141 IN2_343 -pin reduce_or_10_163 IN2_513 -pin reduce_or_15_165 IN1_522 -pin reduce_or_1_143 IN3_361 -pin reduce_or_3_149 IN3_397 -pin reduce_or_4_151 IN1_412 -pin reduce_or_8_162 IN2_508 -pin state_now.STATE_INIT_W2_24 OUT0_23
load net OUT0_24 -attr @name state_now.STATE_ACC:OUT0 -pin Select_17_169 SEL[0]_539 -pin Select_18_172 SEL[0]_552 -pin Select_19_173 SEL[0]_560 -pin Select_20_176 SEL[0]_575 -pin Select_21_177 SEL[0]_583 -pin Select_22_179 SEL[0]_595 -pin Select_23_181 SEL[0]_607 -pin Select_24_185 SEL[0]_622 -pin Select_25_186 SEL[0]_630 -pin Select_2_148 SEL[0]_386 -pin Select_3_150 SEL[1]_404 -pin i264_166 IN1_526 -pin read_input_2_38 IN1_65 -pin reduce_or_0_141 IN3_344 -pin reduce_or_1_143 IN4_362 -pin reduce_or_4_151 IN2_413 -pin state_now.STATE_ACC_25 OUT0_24
load net OUT0_25 -attr @name state_now.STATE_SUB:OUT0 -pin Select_10_155 SEL[2]_445 -pin Select_12_157 SEL[2]_466 -pin Select_14_159 SEL[2]_487 -pin Select_17_169 SEL[1]_540 -pin Select_19_173 SEL[1]_561 -pin Select_8_152 SEL[2]_418 -pin i265_170 IN0_547 -pin reduce_or_0_141 IN5_346 -pin reduce_or_14_164 IN1_517 -pin reduce_or_20_175 IN1_573 -pin reduce_or_23_178 IN1_592 -pin reduce_or_24_180 IN1_604 -pin reduce_or_2_147 IN4_381 -pin reduce_or_3_149 IN5_399 -pin shift_input_39 IN0_66 -pin state_now.STATE_SUB_27 OUT0_26
load net OUT0_26 -attr @name state_now.STATE_ASL:OUT0 -pin Select_10_155 SEL[1]_444 -pin Select_12_157 SEL[1]_465 -pin Select_14_159 SEL[1]_486 -pin Select_8_152 SEL[1]_417 -pin i273_187 IN0_638 -pin reduce_or_0_141 IN6_347 -pin reduce_or_14_164 IN2_518 -pin reduce_or_16_168 IN1_536 -pin reduce_or_17_171 IN1_550 -pin reduce_or_20_175 IN2_574 -pin reduce_or_23_178 IN2_593 -pin reduce_or_24_180 IN2_605 -pin reduce_or_2_147 IN5_382 -pin reduce_or_3_149 IN6_400 -pin shift_input_39 IN1_67 -pin state_now.STATE_ASL_28 OUT0_27 -port wsel_1_dummy[1]_261
load net OUT0_27 -attr @name shift_input:OUT0 -pin i70_47 OUTPUTSELECT_90 -pin i78_55 OUTPUTSELECT_113 -pin i[69..63]_275 OUTPUTSELECT_88 -pin i[69..63]_275 OUTPUTSELECT_85 -pin i[69..63]_275 OUTPUTSELECT_82 -pin i[69..63]_275 OUTPUTSELECT_79 -pin i[69..63]_275 OUTPUTSELECT_76 -pin i[69..63]_275 OUTPUTSELECT_73 -pin i[69..63]_275 OUTPUTSELECT_70 -pin i[77..71]_276 OUTPUTSELECT_111 -pin i[77..71]_276 OUTPUTSELECT_108 -pin i[77..71]_276 OUTPUTSELECT_105 -pin i[77..71]_276 OUTPUTSELECT_102 -pin i[77..71]_276 OUTPUTSELECT_99 -pin i[77..71]_276 OUTPUTSELECT_96 -pin i[77..71]_276 OUTPUTSELECT_93 -pin shift_input_39 OUT0_38 -pin state_next.STATE_ASL_146 OUTPUTSELECT_376
netloc OUT0_27 1 5 12 1130 350N 1380J 560 1550J 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 3670
load net OUT0_29 -attr @name read_input_2:OUT0 -pin i[94..79]_277 OUTPUTSELECT_161 -pin i[94..79]_277 OUTPUTSELECT_158 -pin i[94..79]_277 OUTPUTSELECT_155 -pin i[94..79]_277 OUTPUTSELECT_152 -pin i[94..79]_277 OUTPUTSELECT_149 -pin i[94..79]_277 OUTPUTSELECT_146 -pin i[94..79]_277 OUTPUTSELECT_143 -pin i[94..79]_277 OUTPUTSELECT_140 -pin i[94..79]_277 OUTPUTSELECT_137 -pin i[94..79]_277 OUTPUTSELECT_134 -pin i[94..79]_277 OUTPUTSELECT_131 -pin i[94..79]_277 OUTPUTSELECT_128 -pin i[94..79]_277 OUTPUTSELECT_125 -pin i[94..79]_277 OUTPUTSELECT_122 -pin i[94..79]_277 OUTPUTSELECT_119 -pin i[94..79]_277 OUTPUTSELECT_116 -pin read_input_2_38 OUT0_37
netloc OUT0_29 1 6 1 1360J 460n
load net OUT0_36 -attr @name i78:OUT0 -pin i78_55 OUT0_54 -pin i[94..79]_277 DATAA_135
load net OUT0_44 -attr @name i70:OUT0 -pin i70_47 OUT0_46 -pin i[94..79]_277 DATAA_159
load net OUT0_46 -attr @name read_input_1:OUT0 -pin i[110..95]_278 OUTPUTSELECT_209 -pin i[110..95]_278 OUTPUTSELECT_206 -pin i[110..95]_278 OUTPUTSELECT_203 -pin i[110..95]_278 OUTPUTSELECT_200 -pin i[110..95]_278 OUTPUTSELECT_197 -pin i[110..95]_278 OUTPUTSELECT_194 -pin i[110..95]_278 OUTPUTSELECT_191 -pin i[110..95]_278 OUTPUTSELECT_188 -pin i[110..95]_278 OUTPUTSELECT_185 -pin i[110..95]_278 OUTPUTSELECT_182 -pin i[110..95]_278 OUTPUTSELECT_179 -pin i[110..95]_278 OUTPUTSELECT_176 -pin i[110..95]_278 OUTPUTSELECT_173 -pin i[110..95]_278 OUTPUTSELECT_170 -pin i[110..95]_278 OUTPUTSELECT_167 -pin i[110..95]_278 OUTPUTSELECT_164 -pin read_input_1_37 OUT0_36
netloc OUT0_46 1 7 1 1590 510n
load net OUT0_116 -attr @name reduce_nor_2:OUT0 -pin i172_130 DATAA_296 -pin i173_131 IN3_300 -pin i179_134 DATAA_306 -pin reduce_nor_2_128 OUT0_127
netloc OUT0_116 1 11 2 2400 580 NJ
load net OUT0_117 -attr @name reduce_nor_1:OUT0 -pin i172_130 OUTPUTSELECT_297 -pin i173_131 IN2_299 -pin i179_134 OUTPUTSELECT_307 -pin i188_137 DATAA_312 -pin reduce_nor_1_127 OUT0_126
netloc OUT0_117 1 11 2 2380 400N 2610
load net OUT0_118 -attr @name reduce_nor_0:OUT0 -pin i173_131 IN0_298 -pin i174_132 OUTPUTSELECT_303 -pin i181_135 OUTPUTSELECT_309 -pin i188_137 OUTPUTSELECT_313 -pin reduce_nor_0_126 OUT0_125
netloc OUT0_118 1 12 1 2630 220n
load net OUT0_119 -attr @name reduce_nor_3:OUT0 -pin i173_131 IN4_301 -pin reduce_nor_3_129 OUT0_128
netloc OUT0_119 1 12 1 2570J 600n
load net OUT0_120 -attr @name i173:OUT0 -pin i173_131 OUT0_130 -pin i311_125 IN0_286 -pin i313_189 IN0_641 -pin i317_133 IN0_304 -pin i319_191 IN0_648 -pin i321_136 IN0_310 -pin i323_193 IN0_655
netloc OUT0_120 1 13 1 2760 130n
load net OUT0_121 -attr @name i172:OUT0 -pin i172_130 OUT0_129 -pin i174_132 DATAA_302
netloc OUT0_121 1 12 1 2590 360n
load net OUT0_122 -attr @name i174:OUT0 -pin i174_132 OUT0_131 -pin i311_125 IN1_287 -pin i313_189 IN1_642
netloc OUT0_122 1 13 1 2740 110n
load net OUT0_123 -attr @name i179:OUT0 -pin i179_134 OUT0_133 -pin i181_135 DATAA_308
netloc OUT0_123 1 12 1 2570 270n
load net OUT0_124 -attr @name i181:OUT0 -pin i181_135 OUT0_134 -pin i317_133 IN1_305 -pin i319_191 IN1_649
netloc OUT0_124 1 13 1 2780 270n
load net OUT0_125 -attr @name i188:OUT0 -pin i188_137 OUT0_136 -pin i321_136 IN1_311 -pin i323_193 IN1_656
netloc OUT0_125 1 13 1 2780 400n
load net IN2_126 -power -attr @name {} -pin counter_next[3]_138 IN2_316
load net ACLR_127 -ground -attr @name {} -pin counter_next[3]_138 ACLR_317
load net PRESET_128 -ground -attr @name {} -pin counter_next[3]_138 PRESET_318
load net OUT0_129 -attr @name counter_next[3]:OUT0 -pin counter_next[3]_138 OUT0_137 -pin i[34..21]_274 DATAA_34
load net CIN_130 -ground -attr @name {} -pin add_0_139 CIN_319
load net B[0]_135 -power -attr @name {} -pin add_0_139 B[0]_324
load net B[1]_136 -ground -attr @name {} -pin add_0_139 B[1]_325
load net B[2]_137 -ground -attr @name {} -pin add_0_139 B[2]_326
load net B[3]_138 -ground -attr @name {} -pin add_0_139 B[3]_327
load net CIN_139 -ground -attr @name {} -pin LessThan_0_140 CIN_330
load net B[0]_140 -ground -attr @name {} -pin LessThan_0_140 B[0]_335
load net OUT0_141 -attr @name state_now.STATE_DONE:OUT0 -pin Select_0_142 SEL[0]_350 -pin Select_3_150 SEL[0]_403 -pin i267_174 IN1_571 -pin reduce_or_14_164 IN4_520 -pin reduce_or_1_143 IN8_366 -pin reduce_or_2_147 IN8_385 -pin reduce_or_4_151 IN4_415 -pin reduce_or_8_162 IN4_510 -pin state_now.STATE_DONE_31 OUT0_30
load net OUT0_142 -attr @name reduce_or_0:OUT0 -pin Select_0_142 SEL[1]_351 -pin reduce_or_0_141 OUT0_144
load net DATA[1]_143 -ground -attr @name {} -pin Select_0_142 DATA[1]_354
load net OUT0_144 -attr @name start_mac:OUT0 -pin Select_0_142 DATA[2]_355 -pin Select_9_153 DATA[1]_435 -pin start_mac_3 OUT0_2 -pin state_next.STATE_INIT_ACC_145 DATAB_373
load net OUT_145 -attr @name Select_0:OUT -pin Select_0_142 OUT_145 -pin i20_7 DATAA_11
netloc OUT_145 1 2 1 N 1280
load net OUT0_146 -attr @name reduce_or_1:OUT0 -pin Select_1_144 SEL[1]_368 -pin Select_1_144 SEL[0]_367 -pin reduce_or_1_143 OUT0_146
netloc OUT0_146 1 16 1 3590 990n
load net OUT_147 -attr @name LessThan_0:OUT -pin LessThan_0_140 OUT_143 -pin Select_1_144 DATA[0]_369 -pin state_next.STATE_ASL_146 DATAB_375
netloc OUT_147 1 16 1 3570 760n
load net DATA[1]_148 -ground -attr @name {} -pin Select_1_144 DATA[1]_370
load net OUT_149 -attr @name Select_1:OUT -pin Select_1_144 OUT_147 -pin i[34..21]_274 DATAA_16
load net OUT0_150 -attr @name state_next.STATE_INIT_ACC:OUT0 -pin i[34..21]_274 DATAA_22 -pin state_next.STATE_INIT_ACC_145 OUT0_148
load net OUT0_151 -attr @name state_next.STATE_ASL:OUT0 -pin i[34..21]_274 DATAA_26 -pin state_next.STATE_ASL_146 OUT0_149
load net OUT0_152 -attr @name reduce_or_2:OUT0 -pin Select_2_148 SEL[2]_388 -pin reduce_or_2_147 OUT0_150
load net OUT0_153 -attr @name done:OUT0 -pin Select_2_148 DATA[0]_389 -pin Select_3_150 DATA[1]_407 -pin done_4 OUT0_3
netloc OUT0_153 1 16 1 3670 730n
load net DATA[1]_154 -power -attr @name {} -pin Select_2_148 DATA[1]_390
load net DATA[2]_155 -ground -attr @name {} -pin Select_2_148 DATA[2]_391
load net OUT_156 -attr @name Select_2:OUT -pin Select_2_148 OUT_151 -pin i[34..21]_274 DATAA_28
load net OUT0_157 -attr @name reduce_or_3:OUT0 -pin Select_3_150 SEL[2]_405 -pin reduce_or_3_149 OUT0_152
netloc OUT0_157 1 16 1 3650 1220n
load net DATA[2]_158 -ground -attr @name {} -pin Select_3_150 DATA[2]_408
load net OUT_159 -attr @name Select_3:OUT -pin Select_3_150 OUT_153 -pin i[34..21]_274 DATAA_32
load net OUT0_160 -attr @name reduce_or_4:OUT0 -pin Select_10_155 SEL[5]_448 -pin Select_12_157 SEL[5]_469 -pin Select_14_159 SEL[5]_490 -pin Select_8_152 SEL[5]_421 -pin reduce_or_4_151 OUT0_154
load net DATA[5]_162 -ground -attr @name {} -pin Select_8_152 DATA[5]_428
load net DATA[6]_163 -ground -attr @name {} -pin Select_8_152 DATA[6]_429
load net OUT_164 -attr @name Select_8:OUT -pin Select_8_152 OUT_155 -pin counter_next[3]_138 DATAIN_314
netloc OUT_164 1 16 1 3630 1580n
load net DATA[0]_165 -power -attr @name {} -pin Select_9_153 DATA[0]_434
load net OUT_166 -attr @name Select_9:OUT -pin Select_9_153 OUT_156 -pin counter_next[0]_158 LATCH_ENABLE_481 -pin counter_next[1]_156 LATCH_ENABLE_460 -pin counter_next[2]_154 LATCH_ENABLE_439 -pin counter_next[3]_138 LATCH_ENABLE_315
netloc OUT_166 1 16 1 3710 1470n
load net IN2_167 -power -attr @name {} -pin counter_next[2]_154 IN2_440
load net ACLR_168 -ground -attr @name {} -pin counter_next[2]_154 ACLR_441
load net PRESET_169 -ground -attr @name {} -pin counter_next[2]_154 PRESET_442
load net OUT0_170 -attr @name counter_next[2]:OUT0 -pin counter_next[2]_154 OUT0_157 -pin i[34..21]_274 DATAA_36
load net DATA[5]_172 -ground -attr @name {} -pin Select_10_155 DATA[5]_455
load net DATA[6]_173 -ground -attr @name {} -pin Select_10_155 DATA[6]_456
load net OUT_174 -attr @name Select_10:OUT -pin Select_10_155 OUT_158 -pin counter_next[2]_154 DATAIN_438
netloc OUT_174 1 16 1 3570 1680n
load net IN2_175 -power -attr @name {} -pin counter_next[1]_156 IN2_461
load net ACLR_176 -ground -attr @name {} -pin counter_next[1]_156 ACLR_462
load net PRESET_177 -ground -attr @name {} -pin counter_next[1]_156 PRESET_463
load net OUT0_178 -attr @name counter_next[1]:OUT0 -pin counter_next[1]_156 OUT0_159 -pin i[34..21]_274 DATAA_38
load net DATA[5]_180 -ground -attr @name {} -pin Select_12_157 DATA[5]_476
load net DATA[6]_181 -ground -attr @name {} -pin Select_12_157 DATA[6]_477
load net OUT_182 -attr @name Select_12:OUT -pin Select_12_157 OUT_160 -pin counter_next[1]_156 DATAIN_459
netloc OUT_182 1 16 1 3570 1380n
load net IN2_183 -power -attr @name {} -pin counter_next[0]_158 IN2_482
load net ACLR_184 -ground -attr @name {} -pin counter_next[0]_158 ACLR_483
load net PRESET_185 -ground -attr @name {} -pin counter_next[0]_158 PRESET_484
load net OUT0_186 -attr @name counter_next[0]:OUT0 -pin counter_next[0]_158 OUT0_161 -pin i[34..21]_274 DATAA_40
load net DATA[5]_188 -ground -attr @name {} -pin Select_14_159 DATA[5]_497
load net DATA[6]_189 -ground -attr @name {} -pin Select_14_159 DATA[6]_498
load net OUT_190 -attr @name Select_14:OUT -pin Select_14_159 OUT_162 -pin counter_next[0]_158 DATAIN_480
netloc OUT_190 1 16 1 3690 1480n
load net OUT0_191 -attr @name copy_en:OUT0 -pin Select_16_167 DATA[0]_530 -pin Select_17_169 DATA[0]_542 -pin Select_20_176 DATA[0]_578 -pin Select_21_177 DATA[0]_586 -pin Select_22_179 DATA[0]_598 -pin Select_23_181 DATA[0]_610 -pin Select_24_185 DATA[0]_625 -pin Select_25_186 DATA[0]_633 -pin copy_en_5 OUT0_4 -pin i245_160 OUTPUTSELECT_502 -pin i246_161 OUTPUTSELECT_505
netloc OUT0_191 1 19 2 4500 420N 4890
load net DATAA_192 -power -attr @name {} -pin i246_161 DATAA_503
load net OUT0_193 -attr @name i264:OUT0 -pin Select_16_167 SEL[0]_527 -pin i264_166 OUT0_169
load net OUT0_194 -attr @name reduce_or_15:OUT0 -pin Select_16_167 SEL[1]_528 -pin reduce_or_15_165 OUT0_168
load net OUT0_195 -attr @name reduce_or_14:OUT0 -pin Select_16_167 SEL[2]_529 -pin reduce_or_14_164 OUT0_167
load net DATA[1]_196 -power -attr @name {} -pin Select_16_167 DATA[1]_531
load net DATA[2]_197 -ground -attr @name {} -pin Select_16_167 DATA[2]_532
load net OUT0_198 -attr @name reduce_or_16:OUT0 -pin Select_17_169 SEL[2]_541 -pin reduce_or_16_168 OUT0_171
netloc OUT0_198 1 20 1 4830 670
load net DATA[1]_199 -power -attr @name {} -pin Select_17_169 DATA[1]_543
load net DATA[2]_200 -ground -attr @name {} -pin Select_17_169 DATA[2]_544
load net OUT0_201 -attr @name reduce_or_17:OUT0 -pin Select_18_172 SEL[1]_553 -pin Select_19_173 SEL[2]_562 -pin reduce_or_17_171 OUT0_174
load net OUT0_202 -attr @name i265:OUT0 -pin Select_18_172 SEL[2]_554 -pin i265_170 OUT0_173
load net OUT0_203 -attr @name i245:OUT0 -pin Select_18_172 DATA[0]_555 -pin i245_160 OUT0_163
netloc OUT0_203 1 20 1 4830 470
load net DATA[2]_204 -ground -attr @name {} -pin Select_18_172 DATA[2]_557
load net OUT0_205 -attr @name i246:OUT0 -pin Select_19_173 DATA[0]_564 -pin i246_161 OUT0_164
netloc OUT0_205 1 20 1 4830 560n
load net DATA[1]_206 -ground -attr @name {} -pin Select_19_173 DATA[1]_565
load net DATA[3]_207 -power -attr @name {} -pin Select_19_173 DATA[3]_567
load net OUT0_208 -attr @name reduce_or_20:OUT0 -pin Select_20_176 SEL[1]_576 -pin Select_21_177 SEL[1]_584 -pin reduce_or_20_175 OUT0_178
load net OUT0_209 -attr @name i267:OUT0 -pin Select_20_176 SEL[2]_577 -pin Select_21_177 SEL[2]_585 -pin i267_174 OUT0_177
load net DATA[1]_210 -ground -attr @name {} -pin Select_20_176 DATA[1]_579
load net DATA[2]_211 -power -attr @name {} -pin Select_20_176 DATA[2]_580
load net DATA[1]_212 -power -attr @name {} -pin Select_21_177 DATA[1]_587
load net DATA[2]_213 -ground -attr @name {} -pin Select_21_177 DATA[2]_588
load net OUT0_214 -attr @name reduce_or_23:OUT0 -pin Select_22_179 SEL[1]_596 -pin reduce_or_23_178 OUT0_181
netloc OUT0_214 1 20 1 4830 870n
load net DATA[1]_215 -ground -attr @name {} -pin Select_22_179 DATA[1]_599
load net DATA[2]_216 -power -attr @name {} -pin Select_22_179 DATA[2]_600
load net OUT0_217 -attr @name reduce_or_24:OUT0 -pin Select_23_181 SEL[2]_609 -pin reduce_or_24_180 OUT0_183
netloc OUT0_217 1 20 1 4910 960n
load net DATA[1]_218 -ground -attr @name {} -pin Select_23_181 DATA[1]_611
load net DATA[2]_219 -power -attr @name {} -pin Select_23_181 DATA[2]_612
load net OUT0_220 -attr @name reduce_or_25:OUT0 -pin Select_24_185 SEL[1]_623 -pin Select_25_186 SEL[1]_631 -pin reduce_or_25_184 OUT0_187
load net OUT0_221 -attr @name i271:OUT0 -pin Select_24_185 SEL[2]_624 -pin Select_25_186 SEL[2]_632 -pin i271_183 OUT0_186
load net DATA[1]_222 -ground -attr @name {} -pin Select_24_185 DATA[1]_626
load net DATA[2]_223 -power -attr @name {} -pin Select_24_185 DATA[2]_627
load net DATA[1]_224 -power -attr @name {} -pin Select_25_186 DATA[1]_634
load net DATA[2]_225 -ground -attr @name {} -pin Select_25_186 DATA[2]_635
load net OUT0_226 -attr @name i20:OUT0 -pin i20_7 OUT0_6 -pin state_now.STATE_IDLE_188 DATAIN_640
netloc OUT0_226 1 3 1 NJ 1290
load net OUT0_227 -attr @name state_now.STATE_IDLE:OUT0 -pin Select_0_142 SEL[2]_352 -pin Select_10_155 SEL[6]_449 -pin Select_12_157 SEL[6]_470 -pin Select_14_159 SEL[6]_491 -pin Select_8_152 SEL[6]_422 -pin Select_9_153 SEL[1]_433 -pin Select_9_153 SEL[0]_432 -pin reduce_or_10_163 IN0_511 -pin reduce_or_14_164 IN0_516 -pin reduce_or_1_143 IN0_358 -pin reduce_or_2_147 IN0_377 -pin reduce_or_3_149 IN0_394 -pin reduce_or_8_162 IN0_506 -pin state_next.STATE_INIT_ACC_145 OUTPUTSELECT_374 -pin state_now.STATE_IDLE_188 OUT0_191
load net DATAIN_228 -ground -attr @name {} -pin mac_precision[3]_190 DATAIN_643
load net LATCH_ENABLE_229 -ground -attr @name {} -pin mac_precision[3]_190 LATCH_ENABLE_644
load net IN2_230 -power -attr @name {} -pin mac_precision[3]_190 IN2_645
load net OUT0_231 -attr @name i313:OUT0 -pin i313_189 OUT0_192 -pin mac_precision[3]_190 ACLR_646
netloc OUT0_231 1 14 1 2930 100n
load net OUT0_232 -attr @name i311:OUT0 -pin i311_125 OUT0_124 -pin mac_precision[3]_190 PRESET_647
netloc OUT0_232 1 14 1 N 120
load net OUT0_233 -attr @name mac_precision[3]:OUT0 -pin LessThan_0_140 B[3]_338 -pin mac_precision[3]_190 OUT0_193
load net DATAIN_234 -ground -attr @name {} -pin mac_precision[2]_192 DATAIN_650
load net LATCH_ENABLE_235 -ground -attr @name {} -pin mac_precision[2]_192 LATCH_ENABLE_651
load net IN2_236 -power -attr @name {} -pin mac_precision[2]_192 IN2_652
load net OUT0_237 -attr @name i319:OUT0 -pin i319_191 OUT0_194 -pin mac_precision[2]_192 ACLR_653
netloc OUT0_237 1 14 1 2930 260n
load net OUT0_238 -attr @name i317:OUT0 -pin i317_133 OUT0_132 -pin mac_precision[2]_192 PRESET_654
netloc OUT0_238 1 14 1 N 280
load net OUT0_239 -attr @name mac_precision[2]:OUT0 -pin LessThan_0_140 B[2]_337 -pin mac_precision[2]_192 OUT0_195
load net DATAIN_240 -ground -attr @name {} -pin mac_precision[1]_194 DATAIN_657
load net LATCH_ENABLE_241 -ground -attr @name {} -pin mac_precision[1]_194 LATCH_ENABLE_658
load net IN2_242 -power -attr @name {} -pin mac_precision[1]_194 IN2_659
load net OUT0_243 -attr @name i323:OUT0 -pin i323_193 OUT0_196 -pin mac_precision[1]_194 ACLR_660
netloc OUT0_243 1 14 1 2950 420n
load net OUT0_244 -attr @name i321:OUT0 -pin i321_136 OUT0_135 -pin mac_precision[1]_194 PRESET_661
netloc OUT0_244 1 14 1 2930 410n
load net OUT0_245 -attr @name mac_precision[1]:OUT0 -pin LessThan_0_140 B[1]_336 -pin mac_precision[1]_194 OUT0_197
load net OUT0_246 -attr @name clk -port clk_195 -pin counter_now[3..0]_270 CLK_53 -pin counter_now[3..0]_270 CLK_55 -pin counter_now[3..0]_270 CLK_57 -pin counter_now[3..0]_270 CLK_59 -pin input_1[7..0]_271 CLK_255 -pin input_1[7..0]_271 CLK_257 -pin input_1[7..0]_271 CLK_259 -pin input_1[7..0]_271 CLK_261 -pin input_1[7..0]_271 CLK_263 -pin input_1[7..0]_271 CLK_265 -pin input_1[7..0]_271 CLK_267 -pin input_1[7..0]_271 CLK_269 -pin input_2[7..0]_272 CLK_271 -pin input_2[7..0]_272 CLK_273 -pin input_2[7..0]_272 CLK_275 -pin input_2[7..0]_272 CLK_277 -pin input_2[7..0]_272 CLK_279 -pin input_2[7..0]_272 CLK_281 -pin input_2[7..0]_272 CLK_283 -pin input_2[7..0]_272 CLK_285 -pin mac_mode[1..0]_273 CLK_61 -pin mac_mode[1..0]_273 CLK_253
netloc OUT0_246 1 0 14 NJ 600 NJ 600 NJ 600 NJ 600 840 650 NJ 650 1420J 630 1550J 610 NJ 610 2090 900 NJ 900 NJ 900 NJ 900 NJ
load net OUT0_247 -attr @name comp_en -port comp_en_196 -pin copy_en_5 IN0_7 -pin done_4 IN0_5 -pin reset_dummy_2 IN0_1 -pin start_mac_3 IN0_3
netloc OUT0_247 1 0 19 20 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 NJ 670 3380 670 NJ 670 NJ 670 NJ
load net OUT0_248 -attr @name reset_bram -pin i19_6 IN1_10 -port reset_bram_197
netloc OUT0_248 1 0 2 NJ 1020 NJ
load net ren_1_dummy~not:out_263 -attr @name ren_1_dummy~not:ren_1_dummy~not:out -port ren_1_dummy_238 -pin ren_1_dummy~not_239 ren_1_dummy~not:out_215
netloc ren_1_dummy~not:out_263 1 21 1 NJ 1800
load net OUT0_264 -attr @name reduce_or_8:OUT0 -pin reduce_or_8_162 OUT0_165 -pin ren_1_dummy~not_239 _663 -pin wen_1_dummy~not_243 _667
netloc OUT0_264 1 20 1 4830 1800n
load net ren_2_dummy~not:out_265 -attr @name ren_2_dummy~not:ren_2_dummy~not:out -port ren_2_dummy_240 -pin ren_2_dummy~not_241 ren_2_dummy~not:out_216
netloc ren_2_dummy~not:out_265 1 21 1 NJ 1750
load net OUT0_266 -attr @name reduce_or_10:OUT0 -pin reduce_or_10_163 OUT0_166 -pin ren_2_dummy~not_241 _665
netloc OUT0_266 1 20 1 NJ 1750
load net wen_1_dummy~not:out_267 -attr @name wen_1_dummy~not:wen_1_dummy~not:out -port wen_1_dummy_242 -pin wen_1_dummy~not_243 wen_1_dummy~not:out_217
netloc wen_1_dummy~not:out_267 1 21 1 NJ 1850
load net OUT_268 -attr @name Select_16:OUT -pin Select_16_167 OUT_170 -port wen_2_dummy_244
netloc OUT_268 1 21 1 NJ 1530
load net OUT_269 -attr @name Select_19:OUT -pin Select_19_173 OUT_176 -port raddr_1_dummy[0]_245
load net OUT_270 -attr @name Select_18:OUT -pin Select_18_172 OUT_175 -port raddr_1_dummy[1]_246
load net OUT_271 -attr @name Select_17:OUT -pin Select_17_169 OUT_172 -port raddr_1_dummy[2]_247
load net OUT_272 -attr @name Select_21:OUT -pin Select_21_177 OUT_180 -port raddr_2_dummy[0]_248
load net OUT_273 -attr @name Select_20:OUT -pin Select_20_176 OUT_179 -port raddr_2_dummy[1]_249
load net raddr_2_dummy[2]~not:out_274 -attr @name raddr_2_dummy[2]~not:raddr_2_dummy[2]~not:out -port raddr_2_dummy[2]_250 -pin raddr_2_dummy[2]~not_251 raddr_2_dummy[2]~not:out_218
load net OUT_275 -attr @name Select_23:OUT -pin Select_23_181 OUT_184 -port waddr_1_dummy[0]_252
load net OUT_276 -attr @name Select_22:OUT -pin Select_22_179 OUT_182 -port waddr_1_dummy[1]_253
load net waddr_1_dummy[2]~not:out_277 -attr @name waddr_1_dummy[2]~not:waddr_1_dummy[2]~not:out -port waddr_1_dummy[2]_254 -pin waddr_1_dummy[2]~not_255 waddr_1_dummy[2]~not:out_219
load net OUT_278 -attr @name Select_25:OUT -pin Select_25_186 OUT_189 -port waddr_2_dummy[0]_256
load net OUT_279 -attr @name Select_24:OUT -pin Select_24_185 OUT_188 -port waddr_2_dummy[1]_257
load net OUT0_280 -attr @name waddr_2_dummy[2]:OUT0 -port waddr_2_dummy[2]_258 -pin waddr_2_dummy[2]_182 OUT0_185 -pin wsel_2_dummy~not_263 _687
load net wsel_1_dummy[0]~not:out_281 -attr @name wsel_1_dummy[0]~not:wsel_1_dummy[0]~not:out -pin wsel_1_dummy[0]~not_260 wsel_1_dummy[0]~not:out_220 -port wsel_1_dummy[0]_259
load net OUT0_282 -attr @name i273:OUT0 -pin i273_187 OUT0_190 -pin wsel_1_dummy[0]~not_260 _684
netloc OUT0_282 1 20 1 4870J 1030n
load net wsel_2_dummy~not:out_283 -attr @name wsel_2_dummy~not:wsel_2_dummy~not:out -port wsel_2_dummy_262 -pin wsel_2_dummy~not_263 wsel_2_dummy~not:out_221
netloc wsel_2_dummy~not:out_283 1 21 1 NJ 800
load net OUT[0]_187 -attr @name add_0:OUT[0] -attr @rip 0 -pin Select_14_159 DATA[4]_496 -pin Select_14_159 DATA[3]_495 -pin Select_14_159 DATA[2]_494 -pin Select_14_159 DATA[1]_493 -pin Select_14_159 DATA[0]_492 -pin add_0_139 OUT[0]_138
load net OUT[1]_179 -attr @name add_0:OUT[1] -attr @rip 1 -pin Select_12_157 DATA[4]_475 -pin Select_12_157 DATA[3]_474 -pin Select_12_157 DATA[2]_473 -pin Select_12_157 DATA[1]_472 -pin Select_12_157 DATA[0]_471 -pin add_0_139 OUT[1]_139
load net OUT[2]_171 -attr @name add_0:OUT[2] -attr @rip 2 -pin Select_10_155 DATA[4]_454 -pin Select_10_155 DATA[3]_453 -pin Select_10_155 DATA[2]_452 -pin Select_10_155 DATA[1]_451 -pin Select_10_155 DATA[0]_450 -pin add_0_139 OUT[2]_140
load net OUT[3]_161 -attr @name add_0:OUT[3] -attr @rip 3 -pin Select_8_152 DATA[4]_427 -pin Select_8_152 DATA[3]_426 -pin Select_8_152 DATA[2]_425 -pin Select_8_152 DATA[1]_424 -pin Select_8_152 DATA[0]_423 -pin add_0_139 OUT[3]_141
load net OUT0_249 -attr @name inst[0] -attr @rip 0 -pin i[110..95]_278 DATAB_184 -pin i[94..79]_277 DATAB_136 -port inst[0]_198
load net OUT0_250 -attr @name inst[1] -attr @rip 1 -pin i[110..95]_278 DATAB_181 -pin i[94..79]_277 DATAB_133 -port inst[1]_199
load net OUT0_251 -attr @name inst[2] -attr @rip 2 -pin i[110..95]_278 DATAB_178 -pin i[94..79]_277 DATAB_130 -port inst[2]_200
load net OUT0_252 -attr @name inst[3] -attr @rip 3 -pin i[110..95]_278 DATAB_175 -pin i[94..79]_277 DATAB_127 -port inst[3]_201
load net OUT0_253 -attr @name inst[4] -attr @rip 4 -pin i[110..95]_278 DATAB_172 -pin i[94..79]_277 DATAB_124 -port inst[4]_202
load net OUT0_254 -attr @name inst[5] -attr @rip 5 -pin i[110..95]_278 DATAB_169 -pin i[94..79]_277 DATAB_121 -port inst[5]_203
load net OUT0_255 -attr @name inst[6] -attr @rip 6 -pin i[110..95]_278 DATAB_166 -pin i[94..79]_277 DATAB_118 -port inst[6]_204
load net OUT0_256 -attr @name inst[7] -attr @rip 7 -pin i[110..95]_278 DATAB_163 -pin i[94..79]_277 DATAB_115 -port inst[7]_205
load net OUT0_257 -attr @name inst[19] -attr @rip 19 -pin i[112..111]_279 DATAB_214 -port inst[19]_217
load net OUT0_258 -attr @name inst[20] -attr @rip 20 -pin i[112..111]_279 DATAB_211 -port inst[20]_218
load net OUT0_259 -attr @name inst[21] -attr @rip 21 -pin copy_en_5 IN1_8 -port inst[21]_219
load net OUT0_260 -attr @name inst[22] -attr @rip 22 -pin done_4 IN1_6 -port inst[22]_220
load net OUT0_261 -attr @name inst[23] -attr @rip 23 -port inst[23]_221 -pin start_mac_3 IN1_4
load net OUT0_262 -attr @name inst[24] -attr @rip 24 -port inst[24]_222 -pin reset_dummy_2 IN1_2
load net OUT0_131 -attr @name counter_now[3..0]:Q -attr @rip 0 -pin LessThan_0_140 A[0]_331 -pin add_0_139 A[0]_320 -pin counter_now[3..0]_270 OUT0_34
load net OUT0_132 -attr @name counter_now[3..0]:Q -attr @rip 1 -pin LessThan_0_140 A[1]_332 -pin add_0_139 A[1]_321 -pin counter_now[3..0]_270 OUT0_33
load net OUT0_133 -attr @name counter_now[3..0]:Q -attr @rip 2 -pin LessThan_0_140 A[2]_333 -pin add_0_139 A[2]_322 -pin counter_now[3..0]_270 OUT0_32
load net OUT0_134 -attr @name counter_now[3..0]:Q -attr @rip 3 -pin LessThan_0_140 A[3]_334 -pin add_0_139 A[3]_323 -pin counter_now[3..0]_270 OUT0_31
load net OUT0_99 -attr @name input_1[7..0]:Q -attr @rip 0 -pin i70_47 DATAA_89 -pin i[69..63]_275 DATAB_87 -pin i[94..79]_277 DATAB_160 -pin input_1[7..0]_271 OUT0_115
load net OUT0_97 -attr @name input_1[7..0]:Q -attr @rip 1 -pin i[69..63]_275 DATAA_86 -pin i[69..63]_275 DATAB_84 -pin i[94..79]_277 DATAB_157 -pin input_1[7..0]_271 OUT0_114
load net OUT0_95 -attr @name input_1[7..0]:Q -attr @rip 2 -pin i[69..63]_275 DATAA_83 -pin i[69..63]_275 DATAB_81 -pin i[94..79]_277 DATAB_154 -pin input_1[7..0]_271 OUT0_113
load net OUT0_93 -attr @name input_1[7..0]:Q -attr @rip 3 -pin i[69..63]_275 DATAA_80 -pin i[69..63]_275 DATAB_78 -pin i[94..79]_277 DATAB_151 -pin input_1[7..0]_271 OUT0_112
load net OUT0_91 -attr @name input_1[7..0]:Q -attr @rip 4 -pin i[69..63]_275 DATAA_77 -pin i[69..63]_275 DATAB_75 -pin i[94..79]_277 DATAB_148 -pin input_1[7..0]_271 OUT0_111
load net OUT0_89 -attr @name input_1[7..0]:Q -attr @rip 5 -pin i[69..63]_275 DATAA_74 -pin i[69..63]_275 DATAB_72 -pin i[94..79]_277 DATAB_145 -pin input_1[7..0]_271 OUT0_110
load net OUT0_87 -attr @name input_1[7..0]:Q -attr @rip 6 -pin i[69..63]_275 DATAA_71 -pin i[69..63]_275 DATAB_69 -pin i[94..79]_277 DATAB_142 -pin input_1[7..0]_271 OUT0_109
load net OUT0_85 -attr @name input_1[7..0]:Q -attr @rip 7 -pin Select_19_173 DATA[2]_566 -pin i246_161 DATAB_504 -pin i[69..63]_275 DATAA_68 -pin i[94..79]_277 DATAB_139 -pin input_1[7..0]_271 OUT0_108
load net OUT0_115 -attr @name input_2[7..0]:Q -attr @rip 0 -pin i78_55 DATAA_112 -pin i[110..95]_278 DATAB_208 -pin i[77..71]_276 DATAB_110 -pin input_2[7..0]_272 OUT0_123
load net OUT0_113 -attr @name input_2[7..0]:Q -attr @rip 1 -pin i[110..95]_278 DATAB_205 -pin i[77..71]_276 DATAA_109 -pin i[77..71]_276 DATAB_107 -pin input_2[7..0]_272 OUT0_122
load net OUT0_111 -attr @name input_2[7..0]:Q -attr @rip 2 -pin i[110..95]_278 DATAB_202 -pin i[77..71]_276 DATAA_106 -pin i[77..71]_276 DATAB_104 -pin input_2[7..0]_272 OUT0_121
load net OUT0_109 -attr @name input_2[7..0]:Q -attr @rip 3 -pin i[110..95]_278 DATAB_199 -pin i[77..71]_276 DATAA_103 -pin i[77..71]_276 DATAB_101 -pin input_2[7..0]_272 OUT0_120
load net OUT0_107 -attr @name input_2[7..0]:Q -attr @rip 4 -pin i[110..95]_278 DATAB_196 -pin i[77..71]_276 DATAA_100 -pin i[77..71]_276 DATAB_98 -pin input_2[7..0]_272 OUT0_119
load net OUT0_105 -attr @name input_2[7..0]:Q -attr @rip 5 -pin i[110..95]_278 DATAB_193 -pin i[77..71]_276 DATAA_97 -pin i[77..71]_276 DATAB_95 -pin input_2[7..0]_272 OUT0_118
load net OUT0_103 -attr @name input_2[7..0]:Q -attr @rip 6 -pin i[110..95]_278 DATAB_190 -pin i[77..71]_276 DATAA_94 -pin i[77..71]_276 DATAB_92 -pin input_2[7..0]_272 OUT0_117
load net OUT0_101 -attr @name input_2[7..0]:Q -attr @rip 7 -pin Select_18_172 DATA[1]_556 -pin i245_160 DATAB_501 -pin i[110..95]_278 DATAB_187 -pin i[77..71]_276 DATAA_91 -pin input_2[7..0]_272 OUT0_116
load net OUT0_83 -attr @name mac_mode[1..0]:Q -attr @rip 0 -pin i[112..111]_279 DATAA_213 -pin mac_mode[1..0]_273 OUT0_107 -pin reduce_nor_0_126 IN1_289 -pin reduce_nor_1_127 IN1_291 -pin reduce_nor_2_128 IN1_293 -pin reduce_nor_3_129 IN1_295
load net OUT0_62 -attr @name mac_mode[1..0]:Q -attr @rip 1 -pin i[112..111]_279 DATAA_210 -pin mac_mode[1..0]_273 OUT0_35 -pin reduce_nor_0_126 IN0_288 -pin reduce_nor_1_127 IN0_290 -pin reduce_nor_2_128 IN0_292 -pin reduce_nor_3_129 IN0_294
load net OUT0_4 -attr @name i[34..21]:OUT0 -attr @rip 21 -pin i[34..21]_274 OUT0_7 -pin state_now.STATE_INIT_W1_22 DATAIN_42
load net OUT0_6 -attr @name i[34..21]:OUT0 -attr @rip 22 -pin i[34..21]_274 OUT0_8 -pin state_now.STATE_ADD_23 DATAIN_43
load net OUT0_8 -attr @name i[34..21]:OUT0 -attr @rip 23 -pin i[34..21]_274 OUT0_9 -pin state_now.STATE_INIT_W2_24 DATAIN_44
load net OUT0_9 -attr @name i[34..21]:OUT0 -attr @rip 24 -pin i[34..21]_274 OUT0_10 -pin state_now.STATE_ACC_25 DATAIN_45
load net OUT0_10 -attr @name i[34..21]:OUT0 -attr @rip 25 -pin i[34..21]_274 OUT0_11 -pin state_now.STATE_INIT_ACC_26 DATAIN_46
load net OUT0_12 -attr @name i[34..21]:OUT0 -attr @rip 26 -pin i[34..21]_274 OUT0_12 -pin state_now.STATE_SUB_27 DATAIN_47
load net OUT0_13 -attr @name i[34..21]:OUT0 -attr @rip 27 -pin i[34..21]_274 OUT0_13 -pin state_now.STATE_ASL_28 DATAIN_48
load net OUT0_14 -attr @name i[34..21]:OUT0 -attr @rip 28 -pin i[34..21]_274 OUT0_14 -pin state_now.STATE_PREADD_29 DATAIN_49
load net OUT0_16 -attr @name i[34..21]:OUT0 -attr @rip 29 -pin i[34..21]_274 OUT0_15 -pin state_now.STATE_INV_30 DATAIN_50
load net OUT0_18 -attr @name i[34..21]:OUT0 -attr @rip 30 -pin i[34..21]_274 OUT0_16 -pin state_now.STATE_DONE_31 DATAIN_51
load net OUT0_19 -attr @name i[34..21]:OUT0 -attr @rip 31 -pin counter_now[3..0]_270 DATAIN_52 -pin i[34..21]_274 OUT0_17
load net OUT0_20 -attr @name i[34..21]:OUT0 -attr @rip 32 -pin counter_now[3..0]_270 DATAIN_54 -pin i[34..21]_274 OUT0_18
load net OUT0_21 -attr @name i[34..21]:OUT0 -attr @rip 33 -pin counter_now[3..0]_270 DATAIN_56 -pin i[34..21]_274 OUT0_19
load net OUT0_22 -attr @name i[34..21]:OUT0 -attr @rip 34 -pin counter_now[3..0]_270 DATAIN_58 -pin i[34..21]_274 OUT0_20
load net OUT0_37 -attr @name i[69..63]:OUT0 -attr @rip 63 -pin i[69..63]_275 OUT0_39 -pin i[94..79]_277 DATAA_138
load net OUT0_38 -attr @name i[69..63]:OUT0 -attr @rip 64 -pin i[69..63]_275 OUT0_40 -pin i[94..79]_277 DATAA_141
load net OUT0_39 -attr @name i[69..63]:OUT0 -attr @rip 65 -pin i[69..63]_275 OUT0_41 -pin i[94..79]_277 DATAA_144
load net OUT0_40 -attr @name i[69..63]:OUT0 -attr @rip 66 -pin i[69..63]_275 OUT0_42 -pin i[94..79]_277 DATAA_147
load net OUT0_41 -attr @name i[69..63]:OUT0 -attr @rip 67 -pin i[69..63]_275 OUT0_43 -pin i[94..79]_277 DATAA_150
load net OUT0_42 -attr @name i[69..63]:OUT0 -attr @rip 68 -pin i[69..63]_275 OUT0_44 -pin i[94..79]_277 DATAA_153
load net OUT0_43 -attr @name i[69..63]:OUT0 -attr @rip 69 -pin i[69..63]_275 OUT0_45 -pin i[94..79]_277 DATAA_156
load net OUT0_28 -attr @name i[77..71]:OUT0 -attr @rip 71 -pin i[77..71]_276 OUT0_47 -pin i[94..79]_277 DATAA_114
load net OUT0_30 -attr @name i[77..71]:OUT0 -attr @rip 72 -pin i[77..71]_276 OUT0_48 -pin i[94..79]_277 DATAA_117
load net OUT0_31 -attr @name i[77..71]:OUT0 -attr @rip 73 -pin i[77..71]_276 OUT0_49 -pin i[94..79]_277 DATAA_120
load net OUT0_32 -attr @name i[77..71]:OUT0 -attr @rip 74 -pin i[77..71]_276 OUT0_50 -pin i[94..79]_277 DATAA_123
load net OUT0_33 -attr @name i[77..71]:OUT0 -attr @rip 75 -pin i[77..71]_276 OUT0_51 -pin i[94..79]_277 DATAA_126
load net OUT0_34 -attr @name i[77..71]:OUT0 -attr @rip 76 -pin i[77..71]_276 OUT0_52 -pin i[94..79]_277 DATAA_129
load net OUT0_35 -attr @name i[77..71]:OUT0 -attr @rip 77 -pin i[77..71]_276 OUT0_53 -pin i[94..79]_277 DATAA_132
load net OUT0_54 -attr @name i[94..79]:OUT0 -attr @rip 79 -pin i[110..95]_278 DATAA_186 -pin i[94..79]_277 OUT0_55
load net OUT0_55 -attr @name i[94..79]:OUT0 -attr @rip 80 -pin i[110..95]_278 DATAA_189 -pin i[94..79]_277 OUT0_56
load net OUT0_56 -attr @name i[94..79]:OUT0 -attr @rip 81 -pin i[110..95]_278 DATAA_192 -pin i[94..79]_277 OUT0_57
load net OUT0_57 -attr @name i[94..79]:OUT0 -attr @rip 82 -pin i[110..95]_278 DATAA_195 -pin i[94..79]_277 OUT0_58
load net OUT0_58 -attr @name i[94..79]:OUT0 -attr @rip 83 -pin i[110..95]_278 DATAA_198 -pin i[94..79]_277 OUT0_59
load net OUT0_59 -attr @name i[94..79]:OUT0 -attr @rip 84 -pin i[110..95]_278 DATAA_201 -pin i[94..79]_277 OUT0_60
load net OUT0_60 -attr @name i[94..79]:OUT0 -attr @rip 85 -pin i[110..95]_278 DATAA_204 -pin i[94..79]_277 OUT0_61
load net OUT0_61 -attr @name i[94..79]:OUT0 -attr @rip 86 -pin i[110..95]_278 DATAA_207 -pin i[94..79]_277 OUT0_62
load net OUT0_45 -attr @name i[94..79]:OUT0 -attr @rip 87 -pin i[110..95]_278 DATAA_162 -pin i[94..79]_277 OUT0_63
load net OUT0_47 -attr @name i[94..79]:OUT0 -attr @rip 88 -pin i[110..95]_278 DATAA_165 -pin i[94..79]_277 OUT0_64
load net OUT0_48 -attr @name i[94..79]:OUT0 -attr @rip 89 -pin i[110..95]_278 DATAA_168 -pin i[94..79]_277 OUT0_65
load net OUT0_49 -attr @name i[94..79]:OUT0 -attr @rip 90 -pin i[110..95]_278 DATAA_171 -pin i[94..79]_277 OUT0_66
load net OUT0_50 -attr @name i[94..79]:OUT0 -attr @rip 91 -pin i[110..95]_278 DATAA_174 -pin i[94..79]_277 OUT0_67
load net OUT0_51 -attr @name i[94..79]:OUT0 -attr @rip 92 -pin i[110..95]_278 DATAA_177 -pin i[94..79]_277 OUT0_68
load net OUT0_52 -attr @name i[94..79]:OUT0 -attr @rip 93 -pin i[110..95]_278 DATAA_180 -pin i[94..79]_277 OUT0_69
load net OUT0_53 -attr @name i[94..79]:OUT0 -attr @rip 94 -pin i[110..95]_278 DATAA_183 -pin i[94..79]_277 OUT0_70
load net OUT0_66 -attr @name i[110..95]:OUT0 -attr @rip 95 -pin i[110..95]_278 OUT0_71 -pin i[130..113]_280 DATAA_220
load net OUT0_67 -attr @name i[110..95]:OUT0 -attr @rip 96 -pin i[110..95]_278 OUT0_72 -pin i[130..113]_280 DATAA_222
load net OUT0_68 -attr @name i[110..95]:OUT0 -attr @rip 97 -pin i[110..95]_278 OUT0_73 -pin i[130..113]_280 DATAA_224
load net OUT0_69 -attr @name i[110..95]:OUT0 -attr @rip 98 -pin i[110..95]_278 OUT0_74 -pin i[130..113]_280 DATAA_226
load net OUT0_70 -attr @name i[110..95]:OUT0 -attr @rip 99 -pin i[110..95]_278 OUT0_75 -pin i[130..113]_280 DATAA_228
load net OUT0_71 -attr @name i[110..95]:OUT0 -attr @rip 100 -pin i[110..95]_278 OUT0_76 -pin i[130..113]_280 DATAA_230
load net OUT0_72 -attr @name i[110..95]:OUT0 -attr @rip 101 -pin i[110..95]_278 OUT0_77 -pin i[130..113]_280 DATAA_232
load net OUT0_73 -attr @name i[110..95]:OUT0 -attr @rip 102 -pin i[110..95]_278 OUT0_78 -pin i[130..113]_280 DATAA_234
load net OUT0_74 -attr @name i[110..95]:OUT0 -attr @rip 103 -pin i[110..95]_278 OUT0_79 -pin i[130..113]_280 DATAA_236
load net OUT0_75 -attr @name i[110..95]:OUT0 -attr @rip 104 -pin i[110..95]_278 OUT0_80 -pin i[130..113]_280 DATAA_238
load net OUT0_76 -attr @name i[110..95]:OUT0 -attr @rip 105 -pin i[110..95]_278 OUT0_81 -pin i[130..113]_280 DATAA_240
load net OUT0_77 -attr @name i[110..95]:OUT0 -attr @rip 106 -pin i[110..95]_278 OUT0_82 -pin i[130..113]_280 DATAA_242
load net OUT0_78 -attr @name i[110..95]:OUT0 -attr @rip 107 -pin i[110..95]_278 OUT0_83 -pin i[130..113]_280 DATAA_244
load net OUT0_79 -attr @name i[110..95]:OUT0 -attr @rip 108 -pin i[110..95]_278 OUT0_84 -pin i[130..113]_280 DATAA_246
load net OUT0_80 -attr @name i[110..95]:OUT0 -attr @rip 109 -pin i[110..95]_278 OUT0_85 -pin i[130..113]_280 DATAA_248
load net OUT0_81 -attr @name i[110..95]:OUT0 -attr @rip 110 -pin i[110..95]_278 OUT0_86 -pin i[130..113]_280 DATAA_250
load net OUT0_63 -attr @name i[112..111]:OUT0 -attr @rip 111 -pin i[112..111]_279 OUT0_87 -pin i[130..113]_280 DATAA_216
load net OUT0_65 -attr @name i[112..111]:OUT0 -attr @rip 112 -pin i[112..111]_279 OUT0_88 -pin i[130..113]_280 DATAA_218
load net OUT0_64 -attr @name i[130..113]:OUT0 -attr @rip 113 -pin i[130..113]_280 OUT0_89 -pin mac_mode[1..0]_273 DATAIN_60
load net OUT0_82 -attr @name i[130..113]:OUT0 -attr @rip 114 -pin i[130..113]_280 OUT0_90 -pin mac_mode[1..0]_273 DATAIN_252
load net OUT0_84 -attr @name i[130..113]:OUT0 -attr @rip 115 -pin i[130..113]_280 OUT0_91 -pin input_1[7..0]_271 DATAIN_254
load net OUT0_86 -attr @name i[130..113]:OUT0 -attr @rip 116 -pin i[130..113]_280 OUT0_92 -pin input_1[7..0]_271 DATAIN_256
load net OUT0_88 -attr @name i[130..113]:OUT0 -attr @rip 117 -pin i[130..113]_280 OUT0_93 -pin input_1[7..0]_271 DATAIN_258
load net OUT0_90 -attr @name i[130..113]:OUT0 -attr @rip 118 -pin i[130..113]_280 OUT0_94 -pin input_1[7..0]_271 DATAIN_260
load net OUT0_92 -attr @name i[130..113]:OUT0 -attr @rip 119 -pin i[130..113]_280 OUT0_95 -pin input_1[7..0]_271 DATAIN_262
load net OUT0_94 -attr @name i[130..113]:OUT0 -attr @rip 120 -pin i[130..113]_280 OUT0_96 -pin input_1[7..0]_271 DATAIN_264
load net OUT0_96 -attr @name i[130..113]:OUT0 -attr @rip 121 -pin i[130..113]_280 OUT0_97 -pin input_1[7..0]_271 DATAIN_266
load net OUT0_98 -attr @name i[130..113]:OUT0 -attr @rip 122 -pin i[130..113]_280 OUT0_98 -pin input_1[7..0]_271 DATAIN_268
load net OUT0_100 -attr @name i[130..113]:OUT0 -attr @rip 123 -pin i[130..113]_280 OUT0_99 -pin input_2[7..0]_272 DATAIN_270
load net OUT0_102 -attr @name i[130..113]:OUT0 -attr @rip 124 -pin i[130..113]_280 OUT0_100 -pin input_2[7..0]_272 DATAIN_272
load net OUT0_104 -attr @name i[130..113]:OUT0 -attr @rip 125 -pin i[130..113]_280 OUT0_101 -pin input_2[7..0]_272 DATAIN_274
load net OUT0_106 -attr @name i[130..113]:OUT0 -attr @rip 126 -pin i[130..113]_280 OUT0_102 -pin input_2[7..0]_272 DATAIN_276
load net OUT0_108 -attr @name i[130..113]:OUT0 -attr @rip 127 -pin i[130..113]_280 OUT0_103 -pin input_2[7..0]_272 DATAIN_278
load net OUT0_110 -attr @name i[130..113]:OUT0 -attr @rip 128 -pin i[130..113]_280 OUT0_104 -pin input_2[7..0]_272 DATAIN_280
load net OUT0_112 -attr @name i[130..113]:OUT0 -attr @rip 129 -pin i[130..113]_280 OUT0_105 -pin input_2[7..0]_272 DATAIN_282
load net OUT0_114 -attr @name i[130..113]:OUT0 -attr @rip 130 -pin i[130..113]_280 OUT0_106 -pin input_2[7..0]_272 DATAIN_284
load netBundle OUT[3..0]_284 4 OUT[0]_187 OUT[1]_179 OUT[2]_171 OUT[3]_161 -attr @name add_0:OUT[3..0]
netbloc OUT[3..0]_284 1 15 1 3220 900n
load netBundle OUT0_285 14 OUT0_249 OUT0_250 OUT0_251 OUT0_252 OUT0_253 OUT0_254 OUT0_255 OUT0_256 OUT0_257 OUT0_258 OUT0_259 OUT0_260 OUT0_261 OUT0_262 -attr @name inst[39..0]
netbloc OUT0_285 1 0 19 40 520 NJ 520 NJ 520 NJ 520 NJ 520 1150J 460 1340 580 1630 810 1870J 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 NJ 710 3360 690 NJ 690 NJ 690 4340J
load netBundle OUT0_286 4 OUT0_131 OUT0_132 OUT0_133 OUT0_134 -attr @name counter_now[3..0]:Q
netbloc OUT0_286 1 14 2 2950 850 N
load netBundle OUT0_287 8 OUT0_99 OUT0_97 OUT0_95 OUT0_93 OUT0_91 OUT0_89 OUT0_87 OUT0_85 -attr @name input_1[7..0]:Q
netbloc OUT0_287 1 5 16 1170 580 1320 650 NJ 650 NJ 650 NJ 650 NJ 650 NJ 650 2630J 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 4480 620 4870J
load netBundle OUT0_288 8 OUT0_115 OUT0_113 OUT0_111 OUT0_109 OUT0_107 OUT0_105 OUT0_103 OUT0_101 -attr @name input_2[7..0]:Q
netbloc OUT0_288 1 5 16 1150 440 NJ 440 1650 630 NJ 630 NJ 630 NJ 630 2380J 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 4480 400 4990J
load netBundle OUT0_289 2 OUT0_83 OUT0_62 -attr @name mac_mode[1..0]:Q
netbloc OUT0_289 1 7 5 1650 690 NJ 690 NJ 690 2240 790 2420
load netBundle OUT0_290 14 OUT0_4 OUT0_6 OUT0_8 OUT0_9 OUT0_10 OUT0_12 OUT0_13 OUT0_14 OUT0_16 OUT0_18 OUT0_19 OUT0_20 OUT0_21 OUT0_22 -attr @name i[34..21]:OUT0
netbloc OUT0_290 1 3 18 590 1120 920 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 2740 960 NJ 960 NJ 960 3590 820 4070 1040 4280J 1060 NJ 1060 4830J
load netBundle OUT0_291 7 OUT0_37 OUT0_38 OUT0_39 OUT0_40 OUT0_41 OUT0_42 OUT0_43 -attr @name i[69..63]:OUT0
netbloc OUT0_291 1 6 1 1300 500n
load netBundle OUT0_292 7 OUT0_28 OUT0_30 OUT0_31 OUT0_32 OUT0_33 OUT0_34 OUT0_35 -attr @name i[77..71]:OUT0
netbloc OUT0_292 1 6 1 1420 210n
load netBundle OUT0_293 16 OUT0_54 OUT0_55 OUT0_56 OUT0_57 OUT0_58 OUT0_59 OUT0_60 OUT0_61 OUT0_45 OUT0_47 OUT0_48 OUT0_49 OUT0_50 OUT0_51 OUT0_52 OUT0_53 -attr @name i[94..79]:OUT0
netbloc OUT0_293 1 7 1 1570 510n
load netBundle OUT0_294 16 OUT0_66 OUT0_67 OUT0_68 OUT0_69 OUT0_70 OUT0_71 OUT0_72 OUT0_73 OUT0_74 OUT0_75 OUT0_76 OUT0_77 OUT0_78 OUT0_79 OUT0_80 OUT0_81 -attr @name i[110..95]:OUT0
netbloc OUT0_294 1 8 1 1910 560n
load netBundle OUT0_295 2 OUT0_63 OUT0_65 -attr @name i[112..111]:OUT0
netbloc OUT0_295 1 8 1 1890 760n
load netBundle OUT0_296 18 OUT0_64 OUT0_82 OUT0_84 OUT0_86 OUT0_88 OUT0_90 OUT0_92 OUT0_94 OUT0_96 OUT0_98 OUT0_100 OUT0_102 OUT0_104 OUT0_106 OUT0_108 OUT0_110 OUT0_112 OUT0_114 -attr @name i[130..113]:OUT0
netbloc OUT0_296 1 4 6 920 780 NJ 780 NJ 780 1610J 830 1830J 850 2050
load netBundle @OUT_ 3 OUT_271 OUT_270 OUT_269 -autobundled
netbloc @OUT_ 1 21 1 5250 460n
load netBundle @OUT_,raddr_2_dummy 3 raddr_2_dummy[2]~not:out_274 OUT_273 OUT_272 -autobundled
netbloc @OUT_,raddr_2_dummy 1 21 1 5270 1120n
load netBundle @OUT_,waddr_1_dummy 3 waddr_1_dummy[2]~not:out_277 OUT_276 OUT_275 -autobundled
netbloc @OUT_,waddr_1_dummy 1 21 1 5270 880n
load netBundle @OUT_,OUT0_ 3 OUT0_280 OUT_279 OUT_278 -autobundled
netbloc @OUT_,OUT0_ 1 20 2 4930 760 NJ
load netBundle @OUT0_,wsel_1_dummy 2 OUT0_26 wsel_1_dummy[0]~not:out_281 -autobundled
netbloc @OUT0_,wsel_1_dummy 1 3 19 650 1080 860 1180 NJ 1180 1300J 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 NJ 1160 3280 1160 3610J 1080 NJ 1080 NJ 1080 4560 770 4910J 740 5250
load netBundle @OUT0_ 3 OUT0_233 OUT0_239 OUT0_245 -autobundled
netbloc @OUT0_ 1 15 1 3340 80n
load netBundle @OUT0__1 3 OUT0_227 OUT0_142 OUT0_141 -autobundled
netbloc @OUT0__1 1 1 19 200 1200 NJ 1200 NJ 1200 880 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 NJ 1240 3240 1280 3650 1330N 4030 1480 NJ 1480 4520
load netBundle @OUT0__2 2 OUT0_144 OUT0_1 -autobundled
netbloc @OUT0__2 1 1 16 180 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 NJ 1220 3200 1320 3690
load netBundle @OUT0__3 3 OUT0_152 OUT0_23 OUT0_24 -autobundled
netbloc @OUT0__3 1 3 18 630 1100 NJ 1100 1170 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 NJ 1200 3260 1300 3630 1100 4050 1440 4320 1390 4580 1080 4950
load netBundle @OUT0__4 5 OUT0_160 OUT0_15 OUT0_17 OUT0_25 OUT0_7 -autobundled
netbloc @OUT0__4 1 2 19 410 990 610 1060 840 900 NJ 900 1420 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 NJ 1180 3300 1040 3690J 1060 NJ 1060 4300 1040 4540 600 4970
load netBundle @DATA 2 DATA[6]_163 DATA[5]_162 -ground -autobundled
load netBundle @DATA_1 2 DATA[6]_173 DATA[5]_172 -ground -autobundled
load netBundle @DATA_2 2 DATA[6]_181 DATA[5]_180 -ground -autobundled
load netBundle @DATA_3 2 DATA[6]_189 DATA[5]_188 -ground -autobundled
load netBundle @OUT0__5 3 OUT0_195 OUT0_194 OUT0_193 -autobundled
netbloc @OUT0__5 1 20 1 4830 1520n
load netBundle @OUT0__6 2 OUT0_202 OUT0_201 -autobundled
netbloc @OUT0__6 1 20 1 4850 450n
load netBundle @OUT0__7 2 OUT0_209 OUT0_208 -autobundled
netbloc @OUT0__7 1 20 1 4970 1300n
load netBundle @OUT0__8 2 OUT0_221 OUT0_220 -autobundled
netbloc @OUT0__8 1 19 1 4480 1140n
load netBundle @OUT0_,OUT_ 11 OUT0_186 OUT0_178 OUT0_170 OUT0_129 OUT_159 OUT_156 OUT0_151 OUT0_150 OUT0_5 OUT_149 OUT0_11 -autobundled
netbloc @OUT0_,OUT_ 1 2 18 390 970 590 940 900 810 NJ 810 1300 710 1670J 710N 1850J 830 2070J 770 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 3320 800 NJ 800 4010 1460 4340 1460 4500
load netBundle @OUT0__9 2 OUT0_44 OUT0_36 -autobundled
netbloc @OUT0__9 1 6 1 1400 310n
levelinfo -pg 1 0 70 280 470 700 980 1200 1450 1700 1940 2140 2270 2460 2670 2830 3040 3460 3790 4130 4370 4680 5070 5290
pagesize -pg 1 -db -bbox -sgen -110 0 5470 2060
show
zoom 1.62558
scrollpos 7075 648
#
# initialize ictrl to current module _1 {}
ictrl init {} |
ictrl property autohide 1
ictrl property addSubpinInfo 1
ictrl property addSubportInfo 1
ictrl property addFillcolor12 0
