Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id DA48E1BCDBB
	for <lists+qemu-devel@lfdr.de>; Tue, 28 Apr 2020 22:55:59 +0200 (CEST)
Received: from localhost ([::1]:51152 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1jTXGo-0006PB-TT
	for lists+qemu-devel@lfdr.de; Tue, 28 Apr 2020 16:55:58 -0400
Received: from eggs.gnu.org ([209.51.188.92]:43616)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <mst@redhat.com>) id 1jTXD1-0003dg-I4
 for qemu-devel@nongnu.org; Tue, 28 Apr 2020 16:54:06 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.90_1)
 (envelope-from <mst@redhat.com>) id 1jTX5k-0004oC-4z
 for qemu-devel@nongnu.org; Tue, 28 Apr 2020 16:47:02 -0400
Received: from us-smtp-delivery-1.mimecast.com ([205.139.110.120]:58627
 helo=us-smtp-1.mimecast.com)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_CBC_SHA1:256)
 (Exim 4.90_1) (envelope-from <mst@redhat.com>) id 1jTX5j-0004nx-Lj
 for qemu-devel@nongnu.org; Tue, 28 Apr 2020 16:44:31 -0400
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1588106669;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=GNFHLl9Kl7ZnVrKswavshw7Fm5sfIOkgyzFhzyY8wqk=;
 b=IuLujAf+Rnoop2/vf+yZw+LGX1Zt37LzHH7Lzba5Z6KEzFHgAL6tI1hs5jvoHb0jEQVOlG
 AqEPWWwuQbm+GD8U96WQtTJNaUkpwn5MSA8Z76xeJp0ATa1qo8hLtO20DXArvPBON5czXv
 POTwKxz5fVRJAOJXyiqi/AYGiBwqsTY=
Received: from mail-wr1-f69.google.com (mail-wr1-f69.google.com
 [209.85.221.69]) (Using TLS) by relay.mimecast.com with ESMTP id
 us-mta-276-0c0Uptf_N1-AaegBsW6UKw-1; Tue, 28 Apr 2020 16:44:08 -0400
X-MC-Unique: 0c0Uptf_N1-AaegBsW6UKw-1
Received: by mail-wr1-f69.google.com with SMTP id u4so58480wrm.13
 for <qemu-devel@nongnu.org>; Tue, 28 Apr 2020 13:44:07 -0700 (PDT)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:date:from:to:cc:subject:message-id:references
 :mime-version:content-disposition:content-transfer-encoding
 :in-reply-to;
 bh=Q7FGXO1LFNnuftLEsqOaR1i6+U1NBj8l7WDc1RZQLw8=;
 b=qQYWz9em1zx070/YIiqV0wljbZJoC/WRGdWRr1qCcWqfHk3hFcBBVDZyTONhFIBls5
 DZbj22qm5ij8fRuP3LzwZKpvMObKrw8AJz2UMZlTwmaRRT7IkTtHkU3dYJlCFh7nadgf
 H+mL7vKSZ6MGoLH+253K6OtCm61acvDODjdEjAzSvciAh3QIIaWTFe4BLtkFc6PbfCK/
 brWaTbD73/dyI/ODHgilu18/9RiEGa33HWwTYAcy/tBYFBEKxM2alN9kSFTvyw8Uljjx
 Lob4InLD7wZ2FsTcN/khyKWSJJfAV9HwRcJR+W2ggOp61CcFYDwDGHK5segqI7WMWz98
 zErg==
X-Gm-Message-State: AGi0PuY/2j+FYvqaY3TAjE7gRnDmRLRYGNf5fzs2fJpGEHfksBW19tQW
 9Rfh+wEeFwxkCEyzD6z/zSeZlRoTxcR1Cep+q1v5/f9L52s9Bl/MSpaD+BL2aJwgE9cWGb8tCPH
 DlAr198Z7IkSnJto=
X-Received: by 2002:adf:f651:: with SMTP id x17mr34737293wrp.230.1588106646950; 
 Tue, 28 Apr 2020 13:44:06 -0700 (PDT)
X-Google-Smtp-Source: APiQypIGtHRXTNaIqBEh5jL6NIAr30dbUXZYE8WsOZOP/H+QBnuvBup+jLUO9V//0o0TUT0erG4VsQ==
X-Received: by 2002:adf:f651:: with SMTP id x17mr34737271wrp.230.1588106646640; 
 Tue, 28 Apr 2020 13:44:06 -0700 (PDT)
Received: from redhat.com (bzq-109-66-7-121.red.bezeqint.net. [109.66.7.121])
 by smtp.gmail.com with ESMTPSA id
 z8sm25541190wrr.40.2020.04.28.13.44.05
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 28 Apr 2020 13:44:06 -0700 (PDT)
Date: Tue, 28 Apr 2020 16:44:03 -0400
From: "Michael S. Tsirkin" <mst@redhat.com>
To: Daniel =?iso-8859-1?Q?P=2E_Berrang=E9?= <berrange@redhat.com>
Subject: Re: [PATCH V2] Add a new PIIX option to control PCI hot unplugging
 of devices on non-root buses
Message-ID: <20200428164210-mutt-send-email-mst@kernel.org>
References: <1588069012-211196-1-git-send-email-ani.sinha@nutanix.com>
 <20200428120426-mutt-send-email-mst@kernel.org>
 <20200428162836.GI1374620@redhat.com>
 <20200428122931-mutt-send-email-mst@kernel.org>
 <20200428163308.GA1492846@redhat.com>
MIME-Version: 1.0
In-Reply-To: <20200428163308.GA1492846@redhat.com>
X-Mimecast-Spam-Score: 0
X-Mimecast-Originator: redhat.com
Content-Type: text/plain; charset=iso-8859-1
Content-Transfer-Encoding: quoted-printable
Content-Disposition: inline
Received-SPF: pass client-ip=205.139.110.120; envelope-from=mst@redhat.com;
 helo=us-smtp-1.mimecast.com
X-detected-operating-system: by eggs.gnu.org: First seen = 2020/04/28 02:16:38
X-ACL-Warn: Detected OS   = Linux 2.2.x-3.x [generic]
X-Received-From: 205.139.110.120
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Ani Sinha <ani.sinha@nutanix.com>, Eduardo Habkost <ehabkost@redhat.com>,
 qemu-devel@nongnu.org, Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>,
 Igor Mammedov <imammedo@redhat.com>, ani@anisinha.ca,
 Paolo Bonzini <pbonzini@redhat.com>,
 Philippe =?iso-8859-1?Q?Mathieu-Daud=E9?= <philmd@redhat.com>,
 Aurelien Jarno <aurelien@aurel32.net>, Richard Henderson <rth@twiddle.net>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Tue, Apr 28, 2020 at 05:33:08PM +0100, Daniel P. Berrang=E9 wrote:
> On Tue, Apr 28, 2020 at 12:30:53PM -0400, Michael S. Tsirkin wrote:
> > On Tue, Apr 28, 2020 at 05:28:36PM +0100, Daniel P. Berrang=E9 wrote:
> > > On Tue, Apr 28, 2020 at 12:05:47PM -0400, Michael S. Tsirkin wrote:
> > > > On Tue, Apr 28, 2020 at 10:16:52AM +0000, Ani Sinha wrote:
> > > > > A new option "use_acpi_unplug" is introduced for PIIX which will
> > > > > selectively only disable hot unplugging of both hot plugged and
> > > > > cold plugged PCI devices on non-root PCI buses. This will prevent
> > > > > hot unplugging of devices from Windows based guests from system
> > > > > tray but will not prevent devices from being hot plugged into the
> > > > > guest.
> > > > >=20
> > > > > It has been tested on Windows guests.
> > > > >=20
> > > > > Signed-off-by: Ani Sinha <ani.sinha@nutanix.com>
> > > >=20
> > > > It's still a non starter until we find something similar for PCIE a=
nd
> > > > SHPC. Do guests check command status? Can some unplug commands fail=
?
> > >=20
> > > Why does PCIE need anything ? For that we already have ability to
> > > control hotplugging per-slot in pcie-root-port.
> >=20
> > At the moment that does not support unplug of hotplugged devices.
>=20
> I don't see why this patch has to deal with that limitation though,
> it is a independant problem from this patch which is PCI focused,
> not PCIe.

And that's par for the course, each contributor wants to care only about
his own corner. The only tool I as a maintainer have for keeping things
consistent is by deferring merge until they are.

> >=20
> >=20
> > > If SHPC doesn't
> > > support this that's fine too, it isn't a reason to block its merge
> > > and use with x86 i440fx machine.
> > >=20
> > > >=20
> > > >=20
> > > > > ---
> > > > >  hw/acpi/piix4.c      |  3 +++
> > > > >  hw/i386/acpi-build.c | 40 ++++++++++++++++++++++++++------------=
--
> > > > >  2 files changed, 29 insertions(+), 14 deletions(-)
> > > > >=20
> > > > > diff --git a/hw/acpi/piix4.c b/hw/acpi/piix4.c
> > > > > index 964d6f5..59fa707 100644
> > > > > --- a/hw/acpi/piix4.c
> > > > > +++ b/hw/acpi/piix4.c
> > > > > @@ -78,6 +78,7 @@ typedef struct PIIX4PMState {
> > > > > =20
> > > > >      AcpiPciHpState acpi_pci_hotplug;
> > > > >      bool use_acpi_pci_hotplug;
> > > > > +    bool use_acpi_unplug;
> > > > > =20
> > > > >      uint8_t disable_s3;
> > > > >      uint8_t disable_s4;
> > > > > @@ -633,6 +634,8 @@ static Property piix4_pm_properties[] =3D {
> > > > >      DEFINE_PROP_UINT8(ACPI_PM_PROP_S4_VAL, PIIX4PMState, s4_val,=
 2),
> > > > >      DEFINE_PROP_BOOL("acpi-pci-hotplug-with-bridge-support", PII=
X4PMState,
> > > > >                       use_acpi_pci_hotplug, true),
> > > > > +    DEFINE_PROP_BOOL("acpi-pci-hotunplug-enable-bridge", PIIX4PM=
State,
> > > > > +                     use_acpi_unplug, true),
> > > > >      DEFINE_PROP_BOOL("memory-hotplug-support", PIIX4PMState,
> > > > >                       acpi_memory_hotplug.is_enabled, true),
> > > > >      DEFINE_PROP_END_OF_LIST(),
> > > > > diff --git a/hw/i386/acpi-build.c b/hw/i386/acpi-build.c
> > > > > index 23c77ee..71b3ac3 100644
> > > > > --- a/hw/i386/acpi-build.c
> > > > > +++ b/hw/i386/acpi-build.c
> > > > > @@ -96,6 +96,7 @@ typedef struct AcpiPmInfo {
> > > > >      bool s3_disabled;
> > > > >      bool s4_disabled;
> > > > >      bool pcihp_bridge_en;
> > > > > +    bool pcihup_bridge_en;
> > > > >      uint8_t s4_val;
> > > > >      AcpiFadtData fadt;
> > > > >      uint16_t cpu_hp_io_base;
> > > > > @@ -240,6 +241,9 @@ static void acpi_get_pm_info(MachineState *ma=
chine, AcpiPmInfo *pm)
> > > > >      pm->pcihp_bridge_en =3D
> > > > >          object_property_get_bool(obj, "acpi-pci-hotplug-with-bri=
dge-support",
> > > > >                                   NULL);
> > > > > +    pm->pcihup_bridge_en =3D
> > > > > +        object_property_get_bool(obj, "acpi-pci-hotunplug-enable=
-bridge",
> > > > > +                                 NULL);
> > > > >  }
> > > > > =20
> > > > >  static void acpi_get_misc_info(AcpiMiscInfo *info)
> > > > > @@ -451,7 +455,8 @@ static void build_append_pcihp_notify_entry(A=
ml *method, int slot)
> > > > >  }
> > > > > =20
> > > > >  static void build_append_pci_bus_devices(Aml *parent_scope, PCIB=
us *bus,
> > > > > -                                         bool pcihp_bridge_en)
> > > > > +                                         bool pcihp_bridge_en,
> > > > > +                                         bool pcihup_bridge_en)
> > > > >  {
> > > > >      Aml *dev, *notify_method =3D NULL, *method;
> > > > >      QObject *bsel;
> > > > > @@ -479,11 +484,14 @@ static void build_append_pci_bus_devices(Am=
l *parent_scope, PCIBus *bus,
> > > > >                  dev =3D aml_device("S%.02X", PCI_DEVFN(slot, 0))=
;
> > > > >                  aml_append(dev, aml_name_decl("_SUN", aml_int(sl=
ot)));
> > > > >                  aml_append(dev, aml_name_decl("_ADR", aml_int(sl=
ot << 16)));
> > > > > -                method =3D aml_method("_EJ0", 1, AML_NOTSERIALIZ=
ED);
> > > > > -                aml_append(method,
> > > > > -                    aml_call2("PCEJ", aml_name("BSEL"), aml_name=
("_SUN"))
> > > > > -                );
> > > > > -                aml_append(dev, method);
> > > > > +                if (pcihup_bridge_en || pci_bus_is_root(bus)) {
> > > > > +                    method =3D aml_method("_EJ0", 1, AML_NOTSERI=
ALIZED);
> > > > > +                    aml_append(method,
> > > > > +                               aml_call2("PCEJ", aml_name("BSEL"=
),
> > > > > +                                         aml_name("_SUN"))
> > > > > +                        );
> > > > > +                    aml_append(dev, method);
> > > > > +                }
> > > > >                  aml_append(parent_scope, dev);
> > > > > =20
> > > > >                  build_append_pcihp_notify_entry(notify_method, s=
lot);
> > > > > @@ -537,12 +545,14 @@ static void build_append_pci_bus_devices(Am=
l *parent_scope, PCIBus *bus,
> > > > >              /* add _SUN/_EJ0 to make slot hotpluggable  */
> > > > >              aml_append(dev, aml_name_decl("_SUN", aml_int(slot))=
);
> > > > > =20
> > > > > -            method =3D aml_method("_EJ0", 1, AML_NOTSERIALIZED);
> > > > > -            aml_append(method,
> > > > > -                aml_call2("PCEJ", aml_name("BSEL"), aml_name("_S=
UN"))
> > > > > -            );
> > > > > -            aml_append(dev, method);
> > > > > -
> > > > > +            if (pcihup_bridge_en || pci_bus_is_root(bus)) {
> > > > > +                method =3D aml_method("_EJ0", 1, AML_NOTSERIALIZ=
ED);
> > > > > +                aml_append(method,
> > > > > +                           aml_call2("PCEJ", aml_name("BSEL"),
> > > > > +                                     aml_name("_SUN"))
> > > > > +                    );
> > > > > +                aml_append(dev, method);
> > > > > +            }
> > > > >              if (bsel) {
> > > > >                  build_append_pcihp_notify_entry(notify_method, s=
lot);
> > > > >              }
> > > > > @@ -553,7 +563,8 @@ static void build_append_pci_bus_devices(Aml =
*parent_scope, PCIBus *bus,
> > > > >               */
> > > > >              PCIBus *sec_bus =3D pci_bridge_get_sec_bus(PCI_BRIDG=
E(pdev));
> > > > > =20
> > > > > -            build_append_pci_bus_devices(dev, sec_bus, pcihp_bri=
dge_en);
> > > > > +            build_append_pci_bus_devices(dev, sec_bus, pcihp_bri=
dge_en,
> > > > > +                                         pcihup_bridge_en);
> > > > >          }
> > > > >          /* slot descriptor has been composed, add it into parent=
 context */
> > > > >          aml_append(parent_scope, dev);
> > > > > @@ -2196,7 +2207,8 @@ build_dsdt(GArray *table_data, BIOSLinker *=
linker,
> > > > >          if (bus) {
> > > > >              Aml *scope =3D aml_scope("PCI0");
> > > > >              /* Scan all PCI buses. Generate tables to support ho=
tplug. */
> > > > > -            build_append_pci_bus_devices(scope, bus, pm->pcihp_b=
ridge_en);
> > > > > +            build_append_pci_bus_devices(scope, bus, pm->pcihp_b=
ridge_en,
> > > > > +                                         pm->pcihup_bridge_en);
> > > > > =20
> > > > >              if (TPM_IS_TIS_ISA(tpm)) {
> > > > >                  if (misc->tpm_version =3D=3D TPM_VERSION_2_0) {
> > > > > --=20
> > > > > 1.9.4
> > > >=20
> > > >=20
> > >=20
> > > Regards,
> > > Daniel
> > > --=20
> > > |: https://berrange.com      -o-    https://www.flickr.com/photos/dbe=
rrange :|
> > > |: https://libvirt.org         -o-            https://fstop138.berran=
ge.com :|
> > > |: https://entangle-photo.org    -o-    https://www.instagram.com/dbe=
rrange :|
> >=20
>=20
> Regards,
> Daniel
> --=20
> |: https://berrange.com      -o-    https://www.flickr.com/photos/dberran=
ge :|
> |: https://libvirt.org         -o-            https://fstop138.berrange.c=
om :|
> |: https://entangle-photo.org    -o-    https://www.instagram.com/dberran=
ge :|


