
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08003134  08003134  00008010  2**0
                  CONTENTS
  2 .text         00001818  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000010  20000000  0800494c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000030  20000010  0800495c  00008010  2**2
                  ALLOC
  5 ._usrstack    00000100  20000040  0800498c  00008010  2**0
                  ALLOC
  6 .comment      00000076  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00008086  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000001c8  00000000  00000000  000080b8  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000500e  00000000  00000000  00008280  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000015c7  00000000  00000000  0000d28e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00001143  00000000  00000000  0000e855  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001118  00000000  00000000  0000f998  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001fc1  00000000  00000000  00010ab0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00002bc9  00000000  00000000  00012a71  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000030  00000000  00000000  0001563a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	andcs	r0, r1, r0
 8003004:	08004801 	stmdaeq	r0, {r0, fp, lr}
 8003008:	08003149 	stmdaeq	r0, {r0, r3, r6, r8, ip, sp}
 800300c:	0800314b 	stmdaeq	r0, {r0, r1, r3, r6, r8, ip, sp}
 8003010:	0800314d 	stmdaeq	r0, {r0, r2, r3, r6, r8, ip, sp}
 8003014:	0800314f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8, ip, sp}
 8003018:	08003151 	stmdaeq	r0, {r0, r4, r6, r8, ip, sp}
	...
 800302c:	08003155 	stmdaeq	r0, {r0, r2, r4, r6, r8, ip, sp}
 8003030:	08003153 	stmdaeq	r0, {r0, r1, r4, r6, r8, ip, sp}
 8003034:	00000000 	andeq	r0, r0, r0
 8003038:	08003157 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8, ip, sp}
 800303c:	08003159 	stmdaeq	r0, {r0, r3, r4, r6, r8, ip, sp}
 8003040:	0800315d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, ip, sp}
 8003044:	0800315f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r8, ip, sp}
 8003048:	08003161 	stmdaeq	r0, {r0, r5, r6, r8, ip, sp}
 800304c:	08003163 	stmdaeq	r0, {r0, r1, r5, r6, r8, ip, sp}
 8003050:	08003165 	stmdaeq	r0, {r0, r2, r5, r6, r8, ip, sp}
 8003054:	08003167 	stmdaeq	r0, {r0, r1, r2, r5, r6, r8, ip, sp}
 8003058:	08003169 	stmdaeq	r0, {r0, r3, r5, r6, r8, ip, sp}
 800305c:	0800316b 	stmdaeq	r0, {r0, r1, r3, r5, r6, r8, ip, sp}
 8003060:	0800316d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r8, ip, sp}
 8003064:	0800316f 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r8, ip, sp}
 8003068:	08003171 	stmdaeq	r0, {r0, r4, r5, r6, r8, ip, sp}
	...
 8003088:	08003181 	stmdaeq	r0, {r0, r7, r8, ip, sp}
 800308c:	08003183 	stmdaeq	r0, {r0, r1, r7, r8, ip, sp}
 8003090:	08003185 	stmdaeq	r0, {r0, r2, r7, r8, ip, sp}
 8003094:	08003187 	stmdaeq	r0, {r0, r1, r2, r7, r8, ip, sp}
 8003098:	08003189 	stmdaeq	r0, {r0, r3, r7, r8, ip, sp}
 800309c:	0800318b 	stmdaeq	r0, {r0, r1, r3, r7, r8, ip, sp}
 80030a0:	0800318d 	stmdaeq	r0, {r0, r2, r3, r7, r8, ip, sp}
 80030a4:	0800318f 	stmdaeq	r0, {r0, r1, r2, r3, r7, r8, ip, sp}
 80030a8:	08003191 	stmdaeq	r0, {r0, r4, r7, r8, ip, sp}
 80030ac:	08003193 	stmdaeq	r0, {r0, r1, r4, r7, r8, ip, sp}
 80030b0:	08003195 	stmdaeq	r0, {r0, r2, r4, r7, r8, ip, sp}
 80030b4:	08003197 	stmdaeq	r0, {r0, r1, r2, r4, r7, r8, ip, sp}
 80030b8:	08003199 	stmdaeq	r0, {r0, r3, r4, r7, r8, ip, sp}
 80030bc:	0800319b 	stmdaeq	r0, {r0, r1, r3, r4, r7, r8, ip, sp}
 80030c0:	0800319d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r8, ip, sp}
 80030c4:	0800319f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r7, r8, ip, sp}
 80030c8:	080031a1 	stmdaeq	r0, {r0, r5, r7, r8, ip, sp}
 80030cc:	080031a3 	stmdaeq	r0, {r0, r1, r5, r7, r8, ip, sp}
 80030d0:	080031a5 	stmdaeq	r0, {r0, r2, r5, r7, r8, ip, sp}
 80030d4:	080031a7 	stmdaeq	r0, {r0, r1, r2, r5, r7, r8, ip, sp}
 80030d8:	080031ab 	stmdaeq	r0, {r0, r1, r3, r5, r7, r8, ip, sp}
 80030dc:	080031ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r8, ip, sp}
 80030e0:	080031af 	stmdaeq	r0, {r0, r1, r2, r3, r5, r7, r8, ip, sp}
 80030e4:	080031b1 	stmdaeq	r0, {r0, r4, r5, r7, r8, ip, sp}
 80030e8:	080031b3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r8, ip, sp}
 80030ec:	080031b5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r8, ip, sp}
 80030f0:	080031b7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r7, r8, ip, sp}
 80030f4:	080031b9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, ip, sp}
 80030f8:	080031bb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r7, r8, ip, sp}
 80030fc:	080031bd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r8, ip, sp}
 8003100:	080031bf 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r7, r8, ip, sp}
 8003104:	080031c1 	stmdaeq	r0, {r0, r6, r7, r8, ip, sp}
 8003108:	080031c3 	stmdaeq	r0, {r0, r1, r6, r7, r8, ip, sp}
 800310c:	080031c5 	stmdaeq	r0, {r0, r2, r6, r7, r8, ip, sp}
 8003110:	080031c7 	stmdaeq	r0, {r0, r1, r2, r6, r7, r8, ip, sp}
 8003114:	080031c9 	stmdaeq	r0, {r0, r3, r6, r7, r8, ip, sp}
 8003118:	080031cb 	stmdaeq	r0, {r0, r1, r3, r6, r7, r8, ip, sp}
 800311c:	080031cd 	stmdaeq	r0, {r0, r2, r3, r6, r7, r8, ip, sp}
 8003120:	080031cf 	stmdaeq	r0, {r0, r1, r2, r3, r6, r7, r8, ip, sp}
 8003124:	080031d1 	stmdaeq	r0, {r0, r4, r6, r7, r8, ip, sp}
 8003128:	080031d3 	stmdaeq	r0, {r0, r1, r4, r6, r7, r8, ip, sp}
 800312c:	080031d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, ip, sp}
 8003130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08003134 <__ISR_DELAY>:



void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4b03      	ldr	r3, [pc, #12]	; (8003144 <__ISR_DELAY+0x10>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	b112      	cbz	r2, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	3a01      	subs	r2, #1
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	4770      	bx	lr
 8003142:	bf00      	nop
 8003144:	20000010 	andcs	r0, r0, r0, lsl r0

08003148 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8003148:	4770      	bx	lr

0800314a <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 800314a:	e7fe      	b.n	800314a <HardFaultException>

0800314c <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 800314c:	e7fe      	b.n	800314c <MemManageException>

0800314e <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 800314e:	e7fe      	b.n	800314e <BusFaultException>

08003150 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8003150:	e7fe      	b.n	8003150 <UsageFaultException>

08003152 <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8003152:	4770      	bx	lr

08003154 <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8003154:	4770      	bx	lr

08003156 <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8003156:	4770      	bx	lr

08003158 <SysTickHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
	__ISR_DELAY();
 8003158:	f7ff bfec 	b.w	8003134 <__ISR_DELAY>

0800315c <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 800315c:	4770      	bx	lr

0800315e <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 800315e:	4770      	bx	lr

08003160 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8003160:	4770      	bx	lr

08003162 <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8003162:	4770      	bx	lr

08003164 <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8003164:	4770      	bx	lr

08003166 <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8003166:	4770      	bx	lr

08003168 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8003168:	4770      	bx	lr

0800316a <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 800316a:	4770      	bx	lr

0800316c <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 800316c:	4770      	bx	lr

0800316e <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 800316e:	4770      	bx	lr

08003170 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8003170:	4770      	bx	lr

08003172 <DMA1_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
 8003172:	4770      	bx	lr

08003174 <DMA1_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
 8003174:	4770      	bx	lr

08003176 <DMA1_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
 8003176:	4770      	bx	lr

08003178 <DMA1_Channel4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
 8003178:	4770      	bx	lr

0800317a <DMA1_Channel5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
 800317a:	4770      	bx	lr

0800317c <DMA1_Channel6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
 800317c:	4770      	bx	lr

0800317e <DMA1_Channel7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
 800317e:	4770      	bx	lr

08003180 <ADC1_2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
 8003180:	4770      	bx	lr

08003182 <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8003182:	4770      	bx	lr

08003184 <USB_LP_CAN_RX0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8003184:	4770      	bx	lr

08003186 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8003186:	4770      	bx	lr

08003188 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8003188:	4770      	bx	lr

0800318a <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 800318a:	4770      	bx	lr

0800318c <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 800318c:	4770      	bx	lr

0800318e <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 800318e:	4770      	bx	lr

08003190 <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8003190:	4770      	bx	lr

08003192 <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8003192:	4770      	bx	lr

08003194 <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 8003194:	4770      	bx	lr

08003196 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8003196:	4770      	bx	lr

08003198 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8003198:	4770      	bx	lr

0800319a <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 800319a:	4770      	bx	lr

0800319c <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 800319c:	4770      	bx	lr

0800319e <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 800319e:	4770      	bx	lr

080031a0 <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 80031a0:	4770      	bx	lr

080031a2 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 80031a2:	4770      	bx	lr

080031a4 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 80031a4:	4770      	bx	lr

080031a6 <USART1_IRQHandler>:
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
	//RxD0Interrupt();
	DXL_RX_interrupt();
 80031a6:	f000 b9c3 	b.w	8003530 <DXL_RX_interrupt>

080031aa <USART2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 80031aa:	4770      	bx	lr

080031ac <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 80031ac:	4770      	bx	lr

080031ae <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 80031ae:	4770      	bx	lr

080031b0 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 80031b0:	4770      	bx	lr

080031b2 <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 80031b2:	4770      	bx	lr

080031b4 <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 80031b4:	4770      	bx	lr

080031b6 <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 80031b6:	4770      	bx	lr

080031b8 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 80031b8:	4770      	bx	lr

080031ba <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 80031ba:	4770      	bx	lr

080031bc <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 80031bc:	4770      	bx	lr

080031be <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 80031be:	4770      	bx	lr

080031c0 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 80031c0:	4770      	bx	lr

080031c2 <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 80031c2:	4770      	bx	lr

080031c4 <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 80031c4:	4770      	bx	lr

080031c6 <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 80031c6:	4770      	bx	lr

080031c8 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 80031c8:	4770      	bx	lr

080031ca <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 80031ca:	4770      	bx	lr

080031cc <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 80031cc:	4770      	bx	lr

080031ce <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 80031ce:	4770      	bx	lr

080031d0 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 80031d0:	4770      	bx	lr

080031d2 <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 80031d2:	4770      	bx	lr

080031d4 <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 80031d4:	4770      	bx	lr
	...

080031d8 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 80031d8:	b510      	push	{r4, lr}
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 80031da:	f000 ff51 	bl	8004080 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 80031de:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80031e2:	f000 ff6b 	bl	80040bc <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80031e6:	f001 f8bb 	bl	8004360 <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 80031ea:	2801      	cmp	r0, #1

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80031ec:	4604      	mov	r4, r0

	if(HSEStartUpStatus == SUCCESS)
 80031ee:	d00d      	beq.n	800320c <RCC_Configuration+0x34>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOB, ENABLE);
 80031f0:	f244 0008 	movw	r0, #16392	; 0x4008
 80031f4:	2101      	movs	r1, #1
 80031f6:	f001 f85d 	bl	80042b4 <RCC_APB2PeriphClockCmd>

	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 80031fa:	4817      	ldr	r0, [pc, #92]	; (8003258 <RCC_Configuration+0x80>)
 80031fc:	2101      	movs	r1, #1
 80031fe:	f001 f865 	bl	80042cc <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
}
 8003202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOB, ENABLE);

	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);

	PWR_BackupAccessCmd(ENABLE);
 8003206:	2001      	movs	r0, #1
 8003208:	f000 bee3 	b.w	8003fd2 <PWR_BackupAccessCmd>
	HSEStartUpStatus = RCC_WaitForHSEStartUp();

	if(HSEStartUpStatus == SUCCESS)
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 800320c:	2010      	movs	r0, #16
 800320e:	f000 f9ed 	bl	80035ec <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 8003212:	2002      	movs	r0, #2
 8003214:	f000 f9d2 	bl	80035bc <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8003218:	2000      	movs	r0, #0
 800321a:	f000 ff9d 	bl	8004158 <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 800321e:	2000      	movs	r0, #0
 8003220:	f000 ffae 	bl	8004180 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8003224:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003228:	f000 ffa0 	bl	800416c <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 800322c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003230:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8003234:	f000 ff6e 	bl	8004114 <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 8003238:	4620      	mov	r0, r4
 800323a:	f000 ff75 	bl	8004128 <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 800323e:	2039      	movs	r0, #57	; 0x39
 8003240:	f001 f87a 	bl	8004338 <RCC_GetFlagStatus>
 8003244:	2800      	cmp	r0, #0
 8003246:	d0fa      	beq.n	800323e <RCC_Configuration+0x66>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8003248:	2002      	movs	r0, #2
 800324a:	f000 ff73 	bl	8004134 <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 800324e:	f000 ff7b 	bl	8004148 <RCC_GetSYSCLKSource>
 8003252:	2808      	cmp	r0, #8
 8003254:	d1fb      	bne.n	800324e <RCC_Configuration+0x76>
 8003256:	e7cb      	b.n	80031f0 <RCC_Configuration+0x18>
 8003258:	00040001 	andeq	r0, r4, r1

0800325c <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 800325c:	b537      	push	{r0, r1, r2, r4, r5, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 800325e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8003262:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8003266:	f000 fdf3 	bl	8003e50 <NVIC_SetVectorTable>
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 800326a:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800326e:	f000 fd45 	bl	8003cfc <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003272:	2500      	movs	r5, #0
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003274:	2401      	movs	r4, #1

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 8003276:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8003278:	a801      	add	r0, sp, #4

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 800327a:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 800327e:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003282:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003286:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 800328a:	f000 fd41 	bl	8003d10 <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 800328e:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8003290:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8003292:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8003296:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800329a:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800329e:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80032a2:	f000 fd35 	bl	8003d10 <NVIC_Init>
}
 80032a6:	b003      	add	sp, #12
 80032a8:	bd30      	pop	{r4, r5, pc}

080032aa <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 80032aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032ac:	4c1e      	ldr	r4, [pc, #120]	; (8003328 <GPIO_Configuration+0x7e>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80032ae:	a801      	add	r0, sp, #4
 80032b0:	f000 fc71 	bl	8003b96 <GPIO_StructInit>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80032b4:	2604      	movs	r6, #4
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
 80032b6:	2330      	movs	r3, #48	; 0x30
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80032b8:	2703      	movs	r7, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80032ba:	2510      	movs	r5, #16
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032bc:	4620      	mov	r0, r4
 80032be:	a901      	add	r1, sp, #4
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
 80032c0:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80032c4:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80032c8:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032cc:	f000 fc0f 	bl	8003aee <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 80032d0:	f44f 6308 	mov.w	r3, #2176	; 0x880
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032d4:	4620      	mov	r0, r4
 80032d6:	eb0d 0106 	add.w	r1, sp, r6
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 80032da:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80032de:	f88d 6007 	strb.w	r6, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032e2:	f000 fc04 	bl	8003aee <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 80032e6:	f44f 6388 	mov.w	r3, #1088	; 0x440
 80032ea:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032ee:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80032f0:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032f2:	eb0d 0106 	add.w	r1, sp, r6
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80032f6:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80032fa:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80032fe:	f000 fbf6 	bl	8003aee <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 8003302:	4630      	mov	r0, r6
 8003304:	2101      	movs	r1, #1
 8003306:	f000 fc87 	bl	8003c18 <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 800330a:	4808      	ldr	r0, [pc, #32]	; (800332c <GPIO_Configuration+0x82>)
 800330c:	2101      	movs	r1, #1
 800330e:	f000 fc83 	bl	8003c18 <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8003312:	4620      	mov	r0, r4
 8003314:	4629      	mov	r1, r5
 8003316:	f000 fc5a 	bl	8003bce <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 800331a:	4620      	mov	r0, r4
 800331c:	2120      	movs	r1, #32
 800331e:	f000 fc54 	bl	8003bca <GPIO_SetBits>
}
 8003322:	b003      	add	sp, #12
 8003324:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003326:	bf00      	nop
 8003328:	40010c00 	andmi	r0, r1, r0, lsl #24
 800332c:	00300400 	eorseq	r0, r0, r0, lsl #8

08003330 <SysTick_Configuration>:


void SysTick_Configuration(void)
{
 8003330:	b508      	push	{r3, lr}
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 8003332:	2009      	movs	r0, #9
 8003334:	f001 f850 	bl	80043d8 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
}
 8003338:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	  /* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 800333c:	2001      	movs	r0, #1
 800333e:	f001 b865 	b.w	800440c <SysTick_ITConfig>
 8003342:	bf00      	nop

08003344 <TxDByte_PC>:
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 8003344:	4601      	mov	r1, r0
 8003346:	b508      	push	{r3, lr}
	USART_SendData(USART3,bTxdData);
 8003348:	4804      	ldr	r0, [pc, #16]	; (800335c <TxDByte_PC+0x18>)
 800334a:	f001 f994 	bl	8004676 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 800334e:	4803      	ldr	r0, [pc, #12]	; (800335c <TxDByte_PC+0x18>)
 8003350:	2140      	movs	r1, #64	; 0x40
 8003352:	f001 f9eb 	bl	800472c <USART_GetFlagStatus>
 8003356:	2800      	cmp	r0, #0
 8003358:	d0f9      	beq.n	800334e <TxDByte_PC+0xa>
}
 800335a:	bd08      	pop	{r3, pc}
 800335c:	40004800 	andmi	r4, r0, r0, lsl #16

08003360 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 8003360:	b510      	push	{r4, lr}
 8003362:	1e44      	subs	r4, r0, #1
	while (*bData)
 8003364:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003368:	b110      	cbz	r0, 8003370 <TxDString+0x10>
		TxDByte_PC(*bData++);
 800336a:	f7ff ffeb 	bl	8003344 <TxDByte_PC>
 800336e:	e7f9      	b.n	8003364 <TxDString+0x4>
}
 8003370:	bd10      	pop	{r4, pc}

08003372 <TxArray>:
void TxArray(u8 *bData, u8 len)
{
 8003372:	b570      	push	{r4, r5, r6, lr}
 8003374:	4605      	mov	r5, r0
 8003376:	460e      	mov	r6, r1
	int i;
	for(i = 0; i<len; i++)
 8003378:	2400      	movs	r4, #0
 800337a:	42b4      	cmp	r4, r6
 800337c:	da04      	bge.n	8003388 <TxArray+0x16>
	{
		TxDByte_PC(*bData++);
 800337e:	5d28      	ldrb	r0, [r5, r4]
 8003380:	f7ff ffe0 	bl	8003344 <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003384:	3401      	adds	r4, #1
 8003386:	e7f8      	b.n	800337a <TxArray+0x8>
	{
		TxDByte_PC(*bData++);
	}
}
 8003388:	bd70      	pop	{r4, r5, r6, pc}

0800338a <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 800338a:	b510      	push	{r4, lr}
 800338c:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 800338e:	2001      	movs	r0, #1
 8003390:	f001 f828 	bl	80043e4 <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 8003394:	4b06      	ldr	r3, [pc, #24]	; (80033b0 <uDelay+0x26>)
 8003396:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 8003398:	681c      	ldr	r4, [r3, #0]
 800339a:	2c00      	cmp	r4, #0
 800339c:	d1fc      	bne.n	8003398 <uDelay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 800339e:	f06f 0001 	mvn.w	r0, #1
 80033a2:	f001 f81f 	bl	80043e4 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80033a6:	4620      	mov	r0, r4
}
 80033a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(gwTimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80033ac:	f001 b81a 	b.w	80043e4 <SysTick_CounterCmd>
 80033b0:	20000010 	andcs	r0, r0, r0, lsl r0

080033b4 <mDelay>:
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
	uDelay(nTime*1000);
 80033b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80033b8:	4358      	muls	r0, r3
 80033ba:	f7ff bfe6 	b.w	800338a <uDelay>

080033be <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80033be:	b530      	push	{r4, r5, lr}
 80033c0:	b085      	sub	sp, #20
 80033c2:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80033c4:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 80033c6:	460d      	mov	r5, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80033c8:	f001 f8ce 	bl	8004568 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 80033cc:	2300      	movs	r3, #0
 80033ce:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 80033d2:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 80033d6:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80033da:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80033de:	230c      	movs	r3, #12
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
 80033e0:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80033e2:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 80033e6:	b994      	cbnz	r4, 800340e <USART_Configuration+0x50>
	{
		USART_DeInit(USART1);
 80033e8:	4812      	ldr	r0, [pc, #72]	; (8003434 <USART_Configuration+0x76>)
 80033ea:	f001 f82f 	bl	800444c <USART_DeInit>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
	uDelay(nTime*1000);
 80033ee:	f242 7010 	movw	r0, #10000	; 0x2710
 80033f2:	f7ff ffca 	bl	800338a <uDelay>
	if( PORT == USART_DXL )
	{
		USART_DeInit(USART1);
		mDelay(10);
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80033f6:	480f      	ldr	r0, [pc, #60]	; (8003434 <USART_Configuration+0x76>)
 80033f8:	4669      	mov	r1, sp
 80033fa:	f001 f871 	bl	80044e0 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80033fe:	480d      	ldr	r0, [pc, #52]	; (8003434 <USART_Configuration+0x76>)
 8003400:	f240 5125 	movw	r1, #1317	; 0x525
 8003404:	2201      	movs	r2, #1
 8003406:	f001 f8dc 	bl	80045c2 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800340a:	480a      	ldr	r0, [pc, #40]	; (8003434 <USART_Configuration+0x76>)
 800340c:	e00d      	b.n	800342a <USART_Configuration+0x6c>
	}

	else if( PORT == USART_PC )
 800340e:	2c02      	cmp	r4, #2
 8003410:	d10e      	bne.n	8003430 <USART_Configuration+0x72>
	{
		USART_DeInit(USART3);
 8003412:	4809      	ldr	r0, [pc, #36]	; (8003438 <USART_Configuration+0x7a>)
 8003414:	f001 f81a 	bl	800444c <USART_DeInit>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
	uDelay(nTime*1000);
 8003418:	f242 7010 	movw	r0, #10000	; 0x2710
 800341c:	f7ff ffb5 	bl	800338a <uDelay>
	else if( PORT == USART_PC )
	{
		USART_DeInit(USART3);
		mDelay(10);
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 8003420:	4805      	ldr	r0, [pc, #20]	; (8003438 <USART_Configuration+0x7a>)
 8003422:	4669      	mov	r1, sp
 8003424:	f001 f85c 	bl	80044e0 <USART_Init>
		/* Enable USART3 Receive and Transmit interrupts */
		//USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 8003428:	4803      	ldr	r0, [pc, #12]	; (8003438 <USART_Configuration+0x7a>)
 800342a:	2101      	movs	r1, #1
 800342c:	f001 f8bd 	bl	80045aa <USART_Cmd>
	}
}
 8003430:	b005      	add	sp, #20
 8003432:	bd30      	pop	{r4, r5, pc}
 8003434:	40013800 	andmi	r3, r1, r0, lsl #16
 8003438:	40004800 	andmi	r4, r0, r0, lsl #16

0800343c <DXL_TX>:




void DXL_TX(u8 data)
{
 800343c:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 800343e:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 8003440:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 8003442:	480d      	ldr	r0, [pc, #52]	; (8003478 <DXL_TX+0x3c>)
 8003444:	f000 fbc3 	bl	8003bce <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 8003448:	480b      	ldr	r0, [pc, #44]	; (8003478 <DXL_TX+0x3c>)
 800344a:	2110      	movs	r1, #16
 800344c:	f000 fbbd 	bl	8003bca <GPIO_SetBits>



		USART_SendData(USART1, data);
 8003450:	480a      	ldr	r0, [pc, #40]	; (800347c <DXL_TX+0x40>)
 8003452:	4621      	mov	r1, r4
 8003454:	f001 f90f 	bl	8004676 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 8003458:	4808      	ldr	r0, [pc, #32]	; (800347c <DXL_TX+0x40>)
 800345a:	2140      	movs	r1, #64	; 0x40
 800345c:	f001 f966 	bl	800472c <USART_GetFlagStatus>
 8003460:	2800      	cmp	r0, #0
 8003462:	d0f9      	beq.n	8003458 <DXL_TX+0x1c>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 8003464:	4804      	ldr	r0, [pc, #16]	; (8003478 <DXL_TX+0x3c>)
 8003466:	2110      	movs	r1, #16
 8003468:	f000 fbb1 	bl	8003bce <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

}
 800346c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8003470:	4801      	ldr	r0, [pc, #4]	; (8003478 <DXL_TX+0x3c>)
 8003472:	2120      	movs	r1, #32
 8003474:	f000 bba9 	b.w	8003bca <GPIO_SetBits>
 8003478:	40010c00 	andmi	r0, r1, r0, lsl #24
 800347c:	40013800 	andmi	r3, r1, r0, lsl #16

08003480 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003480:	b538      	push	{r3, r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003482:	4b15      	ldr	r3, [pc, #84]	; (80034d8 <DXL_send_word+0x58>)
 8003484:	24ff      	movs	r4, #255	; 0xff
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 8003486:	7098      	strb	r0, [r3, #2]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 8003488:	719a      	strb	r2, [r3, #6]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (“the number of Parameters (N) + 2”) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 800348a:	2005      	movs	r0, #5


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 800348c:	0a12      	lsrs	r2, r2, #8

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (“the number of Parameters (N) + 2”) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 800348e:	70d8      	strb	r0, [r3, #3]


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 8003490:	71da      	strb	r2, [r3, #7]

	//length (“the number of Parameters (N) + 2”) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 8003492:	2003      	movs	r0, #3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003494:	2200      	movs	r2, #0

void DXL_send_word(u8 devId, u8 add, u16 data)
{
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003496:	701c      	strb	r4, [r3, #0]
	DXL_TX_com_buf[1] = 0xff;
 8003498:	705c      	strb	r4, [r3, #1]
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 800349a:	7159      	strb	r1, [r3, #5]

	//length (“the number of Parameters (N) + 2”) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 800349c:	7118      	strb	r0, [r3, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;
 800349e:	4611      	mov	r1, r2
 80034a0:	461c      	mov	r4, r3
 80034a2:	3201      	adds	r2, #1

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80034a4:	2a07      	cmp	r2, #7
 80034a6:	d004      	beq.n	80034b2 <DXL_send_word+0x32>
 80034a8:	18a3      	adds	r3, r4, r2
	{
		checksum += DXL_TX_com_buf[i+2];
 80034aa:	785b      	ldrb	r3, [r3, #1]
 80034ac:	4419      	add	r1, r3
 80034ae:	b289      	uxth	r1, r1
 80034b0:	e7f7      	b.n	80034a2 <DXL_send_word+0x22>
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 80034b2:	2500      	movs	r5, #0
	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 80034b4:	43c9      	mvns	r1, r1
 80034b6:	7221      	strb	r1, [r4, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 80034b8:	7265      	strb	r5, [r4, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 80034ba:	6125      	str	r5, [r4, #16]

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 80034bc:	5d60      	ldrb	r0, [r4, r5]
 80034be:	3501      	adds	r5, #1
 80034c0:	f7ff ffbc 	bl	800343c <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 80034c4:	2d09      	cmp	r5, #9
 80034c6:	d1f9      	bne.n	80034bc <DXL_send_word+0x3c>
 80034c8:	f240 434c 	movw	r3, #1100	; 0x44c
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 1100; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
	{
		asm("nop");
 80034cc:	bf00      	nop
 80034ce:	3b01      	subs	r3, #1
 80034d0:	b29b      	uxth	r3, r3
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 1100; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1fa      	bne.n	80034cc <DXL_send_word+0x4c>
	{
		asm("nop");
	}

}
 80034d6:	bd38      	pop	{r3, r4, r5, pc}
 80034d8:	20000018 	andcs	r0, r0, r8, lsl r0

080034dc <DXL_read_byte>:




void DXL_read_byte(u8 devId, u8 add)
{
 80034dc:	b538      	push	{r3, r4, r5, lr}

	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 80034de:	4b13      	ldr	r3, [pc, #76]	; (800352c <DXL_read_byte+0x50>)
 80034e0:	22ff      	movs	r2, #255	; 0xff
 80034e2:	701a      	strb	r2, [r3, #0]
	DXL_TX_com_buf[1] = 0xff;
 80034e4:	705a      	strb	r2, [r3, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (“the number of Parameters (N) + 2”) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 80034e6:	2204      	movs	r2, #4
 80034e8:	70da      	strb	r2, [r3, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 80034ea:	2202      	movs	r2, #2
 80034ec:	711a      	strb	r2, [r3, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 80034ee:	2201      	movs	r2, #1
 80034f0:	719a      	strb	r2, [r3, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80034f2:	2200      	movs	r2, #0
	//length (“the number of Parameters (N) + 2”) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 80034f4:	7159      	strb	r1, [r3, #5]
	u8 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 80034f6:	7098      	strb	r0, [r3, #2]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;
 80034f8:	4611      	mov	r1, r2
 80034fa:	461c      	mov	r4, r3
 80034fc:	3201      	adds	r2, #1

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80034fe:	2a06      	cmp	r2, #6
 8003500:	d004      	beq.n	800350c <DXL_read_byte+0x30>
 8003502:	18a3      	adds	r3, r4, r2
	{
		checksum += DXL_TX_com_buf[i+2];
 8003504:	785b      	ldrb	r3, [r3, #1]
 8003506:	4419      	add	r1, r3
 8003508:	b2c9      	uxtb	r1, r1
 800350a:	e7f7      	b.n	80034fc <DXL_read_byte+0x20>
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 800350c:	2500      	movs	r5, #0
	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 800350e:	43c9      	mvns	r1, r1
 8003510:	71e1      	strb	r1, [r4, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 8003512:	7225      	strb	r5, [r4, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 8003514:	6125      	str	r5, [r4, #16]

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003516:	5d60      	ldrb	r0, [r4, r5]
 8003518:	3501      	adds	r5, #1
 800351a:	f7ff ff8f 	bl	800343c <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 800351e:	2d08      	cmp	r5, #8
 8003520:	d1f9      	bne.n	8003516 <DXL_read_byte+0x3a>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 8003522:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	mDelay(10); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 8003526:	200a      	movs	r0, #10
 8003528:	f7ff bf44 	b.w	80033b4 <mDelay>
 800352c:	20000018 	andcs	r0, r0, r8, lsl r0

08003530 <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003530:	b538      	push	{r3, r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 8003532:	4809      	ldr	r0, [pc, #36]	; (8003558 <DXL_RX_interrupt+0x28>)
 8003534:	f240 5125 	movw	r1, #1317	; 0x525
 8003538:	f001 f902 	bl	8004740 <USART_GetITStatus>
 800353c:	b150      	cbz	r0, 8003554 <DXL_RX_interrupt+0x24>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 800353e:	4c07      	ldr	r4, [pc, #28]	; (800355c <DXL_RX_interrupt+0x2c>)
 8003540:	4805      	ldr	r0, [pc, #20]	; (8003558 <DXL_RX_interrupt+0x28>)
 8003542:	6925      	ldr	r5, [r4, #16]
 8003544:	f001 f89b 	bl	800467e <USART_ReceiveData>
 8003548:	4425      	add	r5, r4
 800354a:	b2c0      	uxtb	r0, r0
 800354c:	7528      	strb	r0, [r5, #20]
		DXL_RX_buff_index++;
 800354e:	6923      	ldr	r3, [r4, #16]
 8003550:	3301      	adds	r3, #1
 8003552:	6123      	str	r3, [r4, #16]
 8003554:	bd38      	pop	{r3, r4, r5, pc}
 8003556:	bf00      	nop
 8003558:	40013800 	andmi	r3, r1, r0, lsl #16
 800355c:	20000018 	andcs	r0, r0, r8, lsl r0

08003560 <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 8003560:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003562:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003564:	4668      	mov	r0, sp
 8003566:	f000 ffff 	bl	8004568 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 800356a:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 800356c:	4c11      	ldr	r4, [pc, #68]	; (80035b4 <USARTConfiguration+0x54>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800356e:	2300      	movs	r3, #0
 8003570:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003574:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8003578:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800357c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 8003580:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003582:	230c      	movs	r3, #12
 8003584:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 8003588:	f000 ff60 	bl	800444c <USART_DeInit>
		mDelay(10);
 800358c:	200a      	movs	r0, #10
 800358e:	f7ff ff11 	bl	80033b4 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003592:	4620      	mov	r0, r4
 8003594:	4669      	mov	r1, sp
 8003596:	f000 ffa3 	bl	80044e0 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 800359a:	4620      	mov	r0, r4
 800359c:	2201      	movs	r2, #1
 800359e:	f240 5125 	movw	r1, #1317	; 0x525
 80035a2:	f001 f80e 	bl	80045c2 <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80035a6:	4620      	mov	r0, r4
 80035a8:	2101      	movs	r1, #1
 80035aa:	f000 fffe 	bl	80045aa <USART_Cmd>

}
 80035ae:	b004      	add	sp, #16
 80035b0:	bd10      	pop	{r4, pc}
 80035b2:	bf00      	nop
 80035b4:	40013800 	andmi	r3, r1, r0, lsl #16

080035b8 <DXL_init>:
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
	USARTConfiguration(baud);
 80035b8:	f7ff bfd2 	b.w	8003560 <USARTConfiguration>

080035bc <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 80035bc:	4b04      	ldr	r3, [pc, #16]	; (80035d0 <FLASH_SetLatency+0x14>)
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80035c4:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	4310      	orrs	r0, r2
 80035ca:	6018      	str	r0, [r3, #0]
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	40022000 	andmi	r2, r2, r0

080035d4 <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 80035d4:	4b04      	ldr	r3, [pc, #16]	; (80035e8 <FLASH_HalfCycleAccessCmd+0x14>)
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	f022 0208 	bic.w	r2, r2, #8
 80035dc:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	4310      	orrs	r0, r2
 80035e2:	6018      	str	r0, [r3, #0]
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	40022000 	andmi	r2, r2, r0

080035ec <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 80035ec:	4b04      	ldr	r3, [pc, #16]	; (8003600 <FLASH_PrefetchBufferCmd+0x14>)
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	f022 0210 	bic.w	r2, r2, #16
 80035f4:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	4310      	orrs	r0, r2
 80035fa:	6018      	str	r0, [r3, #0]
 80035fc:	4770      	bx	lr
 80035fe:	bf00      	nop
 8003600:	40022000 	andmi	r2, r2, r0

08003604 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8003604:	4b03      	ldr	r3, [pc, #12]	; (8003614 <FLASH_Unlock+0x10>)
 8003606:	4a04      	ldr	r2, [pc, #16]	; (8003618 <FLASH_Unlock+0x14>)
 8003608:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800360a:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 800360e:	605a      	str	r2, [r3, #4]
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	40022000 	andmi	r2, r2, r0
 8003618:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd

0800361c <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 800361c:	4b02      	ldr	r3, [pc, #8]	; (8003628 <FLASH_Lock+0xc>)
 800361e:	691a      	ldr	r2, [r3, #16]
 8003620:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003624:	611a      	str	r2, [r3, #16]
 8003626:	4770      	bx	lr
 8003628:	40022000 	andmi	r2, r2, r0

0800362c <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 800362c:	4b01      	ldr	r3, [pc, #4]	; (8003634 <FLASH_GetUserOptionByte+0x8>)
 800362e:	69d8      	ldr	r0, [r3, #28]
}
 8003630:	0880      	lsrs	r0, r0, #2
 8003632:	4770      	bx	lr
 8003634:	40022000 	andmi	r2, r2, r0

08003638 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 8003638:	4b01      	ldr	r3, [pc, #4]	; (8003640 <FLASH_GetWriteProtectionOptionByte+0x8>)
 800363a:	6a18      	ldr	r0, [r3, #32]
}
 800363c:	4770      	bx	lr
 800363e:	bf00      	nop
 8003640:	40022000 	andmi	r2, r2, r0

08003644 <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 8003644:	4b02      	ldr	r3, [pc, #8]	; (8003650 <FLASH_GetReadOutProtectionStatus+0xc>)
 8003646:	69d8      	ldr	r0, [r3, #28]
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 8003648:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	40022000 	andmi	r2, r2, r0

08003654 <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 8003654:	4b02      	ldr	r3, [pc, #8]	; (8003660 <FLASH_GetPrefetchBufferStatus+0xc>)
 8003656:	6818      	ldr	r0, [r3, #0]
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 8003658:	f3c0 1040 	ubfx	r0, r0, #5, #1
 800365c:	4770      	bx	lr
 800365e:	bf00      	nop
 8003660:	40022000 	andmi	r2, r2, r0

08003664 <FLASH_ITConfig>:
*                       - FLASH_IT_EOP: FLASH end of operation Interrupt
* Output         : None
* Return         : None 
*******************************************************************************/
void FLASH_ITConfig(u16 FLASH_IT, FunctionalState NewState)
{
 8003664:	4b04      	ldr	r3, [pc, #16]	; (8003678 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8003666:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8003668:	b109      	cbz	r1, 800366e <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 800366a:	4310      	orrs	r0, r2
 800366c:	e001      	b.n	8003672 <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 800366e:	ea22 0000 	bic.w	r0, r2, r0
 8003672:	6118      	str	r0, [r3, #16]
 8003674:	4770      	bx	lr
 8003676:	bf00      	nop
 8003678:	40022000 	andmi	r2, r2, r0

0800367c <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 800367c:	2801      	cmp	r0, #1
 800367e:	4b06      	ldr	r3, [pc, #24]	; (8003698 <FLASH_GetFlagStatus+0x1c>)
 8003680:	d103      	bne.n	800368a <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 8003682:	69d8      	ldr	r0, [r3, #28]
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 8003684:	f000 0001 	and.w	r0, r0, #1
 8003688:	4770      	bx	lr
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	4218      	tst	r0, r3
    {
      bitstatus = SET;
    }
    else
    {
      bitstatus = RESET;
 800368e:	bf0c      	ite	eq
 8003690:	2000      	moveq	r0, #0
 8003692:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop
 8003698:	40022000 	andmi	r2, r2, r0

0800369c <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 800369c:	4b01      	ldr	r3, [pc, #4]	; (80036a4 <FLASH_ClearFlag+0x8>)
 800369e:	60d8      	str	r0, [r3, #12]
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	40022000 	andmi	r2, r2, r0

080036a8 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80036a8:	4b08      	ldr	r3, [pc, #32]	; (80036cc <FLASH_GetStatus+0x24>)
 80036aa:	68da      	ldr	r2, [r3, #12]
 80036ac:	07d1      	lsls	r1, r2, #31
 80036ae:	d409      	bmi.n	80036c4 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	0752      	lsls	r2, r2, #29
 80036b4:	d408      	bmi.n	80036c8 <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
 80036bc:	bf0c      	ite	eq
 80036be:	2004      	moveq	r0, #4
 80036c0:	2003      	movne	r0, #3
 80036c2:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80036c4:	2001      	movs	r0, #1
 80036c6:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 80036c8:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80036ca:	4770      	bx	lr
 80036cc:	40022000 	andmi	r2, r2, r0

080036d0 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80036d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80036d2:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 80036d4:	f7ff ffe8 	bl	80036a8 <FLASH_GetStatus>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80036d8:	2500      	movs	r5, #0

  for(i = 0xFF; i != 0; i--)
 80036da:	26ff      	movs	r6, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80036dc:	2801      	cmp	r0, #1
 80036de:	d10e      	bne.n	80036fe <FLASH_WaitForLastOperation+0x2e>
 80036e0:	b15c      	cbz	r4, 80036fa <FLASH_WaitForLastOperation+0x2a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80036e2:	9501      	str	r5, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 80036e4:	9601      	str	r6, [sp, #4]
 80036e6:	9b01      	ldr	r3, [sp, #4]
 80036e8:	b11b      	cbz	r3, 80036f2 <FLASH_WaitForLastOperation+0x22>
 80036ea:	9b01      	ldr	r3, [sp, #4]
 80036ec:	3b01      	subs	r3, #1
 80036ee:	9301      	str	r3, [sp, #4]
 80036f0:	e7f9      	b.n	80036e6 <FLASH_WaitForLastOperation+0x16>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 80036f2:	f7ff ffd9 	bl	80036a8 <FLASH_GetStatus>
    Timeout--;
 80036f6:	3c01      	subs	r4, #1
 80036f8:	e7f0      	b.n	80036dc <FLASH_WaitForLastOperation+0xc>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80036fa:	2005      	movs	r0, #5
 80036fc:	e002      	b.n	8003704 <FLASH_WaitForLastOperation+0x34>
 80036fe:	2c00      	cmp	r4, #0
 8003700:	bf08      	it	eq
 8003702:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 8003704:	b002      	add	sp, #8
 8003706:	bd70      	pop	{r4, r5, r6, pc}

08003708 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8003708:	b538      	push	{r3, r4, r5, lr}
 800370a:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800370c:	f640 70ff 	movw	r0, #4095	; 0xfff
 8003710:	f7ff ffde 	bl	80036d0 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003714:	2804      	cmp	r0, #4
 8003716:	d114      	bne.n	8003742 <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8003718:	4c0a      	ldr	r4, [pc, #40]	; (8003744 <FLASH_ErasePage+0x3c>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800371a:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800371e:	6923      	ldr	r3, [r4, #16]
 8003720:	f043 0302 	orr.w	r3, r3, #2
 8003724:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8003726:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8003728:	6923      	ldr	r3, [r4, #16]
 800372a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800372e:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003730:	f7ff ffce 	bl	80036d0 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003734:	2801      	cmp	r0, #1
 8003736:	d004      	beq.n	8003742 <FLASH_ErasePage+0x3a>
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8003738:	6922      	ldr	r2, [r4, #16]
 800373a:	f641 73fd 	movw	r3, #8189	; 0x1ffd
 800373e:	4013      	ands	r3, r2
 8003740:	6123      	str	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8003742:	bd38      	pop	{r3, r4, r5, pc}
 8003744:	40022000 	andmi	r2, r2, r0

08003748 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 8003748:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800374a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800374e:	f7ff ffbf 	bl	80036d0 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003752:	2804      	cmp	r0, #4
 8003754:	d113      	bne.n	800377e <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 8003756:	4c0a      	ldr	r4, [pc, #40]	; (8003780 <FLASH_EraseAllPages+0x38>)
     FLASH->CR |= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003758:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 800375c:	6923      	ldr	r3, [r4, #16]
 800375e:	f043 0304 	orr.w	r3, r3, #4
 8003762:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 8003764:	6923      	ldr	r3, [r4, #16]
 8003766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800376a:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800376c:	f7ff ffb0 	bl	80036d0 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003770:	2801      	cmp	r0, #1
 8003772:	d004      	beq.n	800377e <FLASH_EraseAllPages+0x36>
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8003774:	6922      	ldr	r2, [r4, #16]
 8003776:	f641 73fb 	movw	r3, #8187	; 0x1ffb
 800377a:	4013      	ands	r3, r2
 800377c:	6123      	str	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 800377e:	bd10      	pop	{r4, pc}
 8003780:	40022000 	andmi	r2, r2, r0

08003784 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8003784:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003786:	f640 70ff 	movw	r0, #4095	; 0xfff
 800378a:	f7ff ffa1 	bl	80036d0 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800378e:	2804      	cmp	r0, #4
 8003790:	d129      	bne.n	80037e6 <FLASH_EraseOptionBytes+0x62>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003792:	4c15      	ldr	r4, [pc, #84]	; (80037e8 <FLASH_EraseOptionBytes+0x64>)
 8003794:	4b15      	ldr	r3, [pc, #84]	; (80037ec <FLASH_EraseOptionBytes+0x68>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003796:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800379a:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 800379c:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80037a0:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 80037a2:	6923      	ldr	r3, [r4, #16]
 80037a4:	f043 0320 	orr.w	r3, r3, #32
 80037a8:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 80037aa:	6923      	ldr	r3, [r4, #16]
 80037ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037b0:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80037b2:	f7ff ff8d 	bl	80036d0 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80037b6:	2804      	cmp	r0, #4
 80037b8:	d10e      	bne.n	80037d8 <FLASH_EraseOptionBytes+0x54>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80037ba:	6922      	ldr	r2, [r4, #16]
 80037bc:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80037c0:	4013      	ands	r3, r2
 80037c2:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80037c4:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80037c6:	22a5      	movs	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80037c8:	f043 0310 	orr.w	r3, r3, #16
 80037cc:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80037ce:	4b08      	ldr	r3, [pc, #32]	; (80037f0 <FLASH_EraseOptionBytes+0x6c>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80037d0:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80037d2:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80037d4:	f7ff ff7c 	bl	80036d0 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80037d8:	2801      	cmp	r0, #1
 80037da:	d004      	beq.n	80037e6 <FLASH_EraseOptionBytes+0x62>
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80037dc:	6922      	ldr	r2, [r4, #16]
 80037de:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80037e2:	4013      	ands	r3, r2
 80037e4:	6123      	str	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80037e6:	bd10      	pop	{r4, pc}
 80037e8:	40022000 	andmi	r2, r2, r0
 80037ec:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 80037f0:	1ffff800 	svcne	0x00fff800

080037f4 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80037f4:	b570      	push	{r4, r5, r6, lr}
 80037f6:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80037f8:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 80037fa:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80037fc:	f7ff ff68 	bl	80036d0 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003800:	2804      	cmp	r0, #4
 8003802:	d117      	bne.n	8003834 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8003804:	4c0c      	ldr	r4, [pc, #48]	; (8003838 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003806:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8003808:	6923      	ldr	r3, [r4, #16]
 800380a:	f043 0301 	orr.w	r3, r3, #1
 800380e:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8003810:	b2b3      	uxth	r3, r6
 8003812:	802b      	strh	r3, [r5, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003814:	f7ff ff5c 	bl	80036d0 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8003818:	2804      	cmp	r0, #4
 800381a:	d104      	bne.n	8003826 <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 800381c:	0c36      	lsrs	r6, r6, #16
 800381e:	806e      	strh	r6, [r5, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003820:	200f      	movs	r0, #15
 8003822:	f7ff ff55 	bl	80036d0 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 8003826:	2801      	cmp	r0, #1
 8003828:	d004      	beq.n	8003834 <FLASH_ProgramWord+0x40>
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 800382a:	6922      	ldr	r2, [r4, #16]
 800382c:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8003830:	4013      	ands	r3, r2
 8003832:	6123      	str	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8003834:	bd70      	pop	{r4, r5, r6, pc}
 8003836:	bf00      	nop
 8003838:	40022000 	andmi	r2, r2, r0

0800383c <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 800383c:	b570      	push	{r4, r5, r6, lr}
 800383e:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003840:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 8003842:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003844:	f7ff ff44 	bl	80036d0 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8003848:	2804      	cmp	r0, #4
 800384a:	d10f      	bne.n	800386c <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 800384c:	4c08      	ldr	r4, [pc, #32]	; (8003870 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800384e:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8003850:	6923      	ldr	r3, [r4, #16]
 8003852:	f043 0301 	orr.w	r3, r3, #1
 8003856:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 8003858:	802e      	strh	r6, [r5, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800385a:	f7ff ff39 	bl	80036d0 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 800385e:	2801      	cmp	r0, #1
 8003860:	d004      	beq.n	800386c <FLASH_ProgramHalfWord+0x30>
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8003862:	6922      	ldr	r2, [r4, #16]
 8003864:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 8003868:	4013      	ands	r3, r2
 800386a:	6123      	str	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 800386c:	bd70      	pop	{r4, r5, r6, pc}
 800386e:	bf00      	nop
 8003870:	40022000 	andmi	r2, r2, r0

08003874 <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 8003874:	b570      	push	{r4, r5, r6, lr}
 8003876:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003878:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 800387a:	460e      	mov	r6, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800387c:	f7ff ff28 	bl	80036d0 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8003880:	2804      	cmp	r0, #4
 8003882:	d114      	bne.n	80038ae <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003884:	4c0a      	ldr	r4, [pc, #40]	; (80038b0 <FLASH_ProgramOptionByteData+0x3c>)
 8003886:	4b0b      	ldr	r3, [pc, #44]	; (80038b4 <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003888:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800388a:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 800388c:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003890:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003892:	6923      	ldr	r3, [r4, #16]
 8003894:	f043 0310 	orr.w	r3, r3, #16
 8003898:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 800389a:	802e      	strh	r6, [r5, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800389c:	f7ff ff18 	bl	80036d0 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80038a0:	2801      	cmp	r0, #1
 80038a2:	d004      	beq.n	80038ae <FLASH_ProgramOptionByteData+0x3a>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80038a4:	6922      	ldr	r2, [r4, #16]
 80038a6:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80038aa:	4013      	ands	r3, r2
 80038ac:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 80038ae:	bd70      	pop	{r4, r5, r6, pc}
 80038b0:	40022000 	andmi	r2, r2, r0
 80038b4:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd

080038b8 <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 80038b8:	b510      	push	{r4, lr}
 80038ba:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80038bc:	200f      	movs	r0, #15
 80038be:	f7ff ff07 	bl	80036d0 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80038c2:	2804      	cmp	r0, #4
 80038c4:	d13e      	bne.n	8003944 <FLASH_EnableWriteProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80038c6:	4b20      	ldr	r3, [pc, #128]	; (8003948 <FLASH_EnableWriteProtection+0x90>)
 80038c8:	4920      	ldr	r1, [pc, #128]	; (800394c <FLASH_EnableWriteProtection+0x94>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 80038ca:	43e4      	mvns	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80038cc:	6099      	str	r1, [r3, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80038ce:	f101 3188 	add.w	r1, r1, #2290649224	; 0x88888888
 80038d2:	6099      	str	r1, [r3, #8]
    FLASH->CR |= CR_OPTPG_Set;
 80038d4:	6919      	ldr	r1, [r3, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 80038d6:	b2e2      	uxtb	r2, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 80038d8:	f041 0110 	orr.w	r1, r1, #16

    if(WRP0_Data != 0xFF)
 80038dc:	2aff      	cmp	r2, #255	; 0xff
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 80038de:	6119      	str	r1, [r3, #16]

    if(WRP0_Data != 0xFF)
 80038e0:	d104      	bne.n	80038ec <FLASH_EnableWriteProtection+0x34>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 80038e2:	f3c4 2307 	ubfx	r3, r4, #8, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 80038e6:	2bff      	cmp	r3, #255	; 0xff
 80038e8:	d108      	bne.n	80038fc <FLASH_EnableWriteProtection+0x44>
 80038ea:	e00e      	b.n	800390a <FLASH_EnableWriteProtection+0x52>
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 80038ec:	4b18      	ldr	r3, [pc, #96]	; (8003950 <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80038ee:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 80038f0:	811a      	strh	r2, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80038f2:	f7ff feed 	bl	80036d0 <FLASH_WaitForLastOperation>
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 80038f6:	2804      	cmp	r0, #4
 80038f8:	d11c      	bne.n	8003934 <FLASH_EnableWriteProtection+0x7c>
 80038fa:	e7f2      	b.n	80038e2 <FLASH_EnableWriteProtection+0x2a>
    {
      OB->WRP1 = WRP1_Data;
 80038fc:	4a14      	ldr	r2, [pc, #80]	; (8003950 <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80038fe:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8003900:	8153      	strh	r3, [r2, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003902:	f7ff fee5 	bl	80036d0 <FLASH_WaitForLastOperation>
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 8003906:	2804      	cmp	r0, #4
 8003908:	d114      	bne.n	8003934 <FLASH_EnableWriteProtection+0x7c>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 800390a:	f3c4 4307 	ubfx	r3, r4, #16, #8
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 800390e:	2bff      	cmp	r3, #255	; 0xff
 8003910:	d006      	beq.n	8003920 <FLASH_EnableWriteProtection+0x68>
    {
      OB->WRP2 = WRP2_Data;
 8003912:	4a0f      	ldr	r2, [pc, #60]	; (8003950 <FLASH_EnableWriteProtection+0x98>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003914:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8003916:	8193      	strh	r3, [r2, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003918:	f7ff feda 	bl	80036d0 <FLASH_WaitForLastOperation>
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 800391c:	2804      	cmp	r0, #4
 800391e:	d109      	bne.n	8003934 <FLASH_EnableWriteProtection+0x7c>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 8003920:	0e24      	lsrs	r4, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 8003922:	2cff      	cmp	r4, #255	; 0xff
 8003924:	d101      	bne.n	800392a <FLASH_EnableWriteProtection+0x72>
 8003926:	2004      	movs	r0, #4
 8003928:	e006      	b.n	8003938 <FLASH_EnableWriteProtection+0x80>
    {
      OB->WRP3 = WRP3_Data;
 800392a:	4b09      	ldr	r3, [pc, #36]	; (8003950 <FLASH_EnableWriteProtection+0x98>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800392c:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 800392e:	81dc      	strh	r4, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003930:	f7ff fece 	bl	80036d0 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 8003934:	2801      	cmp	r0, #1
 8003936:	d005      	beq.n	8003944 <FLASH_EnableWriteProtection+0x8c>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003938:	4a03      	ldr	r2, [pc, #12]	; (8003948 <FLASH_EnableWriteProtection+0x90>)
 800393a:	f641 73ef 	movw	r3, #8175	; 0x1fef
 800393e:	6911      	ldr	r1, [r2, #16]
 8003940:	400b      	ands	r3, r1
 8003942:	6113      	str	r3, [r2, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 8003944:	bd10      	pop	{r4, pc}
 8003946:	bf00      	nop
 8003948:	40022000 	andmi	r2, r2, r0
 800394c:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 8003950:	1ffff800 	svcne	0x00fff800

08003954 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8003954:	b538      	push	{r3, r4, r5, lr}
 8003956:	4605      	mov	r5, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8003958:	f640 70ff 	movw	r0, #4095	; 0xfff
 800395c:	f7ff feb8 	bl	80036d0 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 8003960:	2804      	cmp	r0, #4
 8003962:	d136      	bne.n	80039d2 <FLASH_ReadOutProtection+0x7e>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8003964:	4c1b      	ldr	r4, [pc, #108]	; (80039d4 <FLASH_ReadOutProtection+0x80>)
 8003966:	4b1c      	ldr	r3, [pc, #112]	; (80039d8 <FLASH_ReadOutProtection+0x84>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003968:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800396c:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 800396e:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8003972:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8003974:	6923      	ldr	r3, [r4, #16]
 8003976:	f043 0320 	orr.w	r3, r3, #32
 800397a:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 800397c:	6923      	ldr	r3, [r4, #16]
 800397e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003982:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8003984:	f7ff fea4 	bl	80036d0 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8003988:	2804      	cmp	r0, #4
 800398a:	d11b      	bne.n	80039c4 <FLASH_ReadOutProtection+0x70>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 800398c:	6922      	ldr	r2, [r4, #16]
 800398e:	f641 73df 	movw	r3, #8159	; 0x1fdf
 8003992:	4013      	ands	r3, r2
 8003994:	6123      	str	r3, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8003996:	6923      	ldr	r3, [r4, #16]
 8003998:	f043 0310 	orr.w	r3, r3, #16
 800399c:	6123      	str	r3, [r4, #16]
 800399e:	4b0f      	ldr	r3, [pc, #60]	; (80039dc <FLASH_ReadOutProtection+0x88>)

      if(NewState != DISABLE)
 80039a0:	b10d      	cbz	r5, 80039a6 <FLASH_ReadOutProtection+0x52>
      {
        OB->RDP = 0x00;
 80039a2:	2200      	movs	r2, #0
 80039a4:	e000      	b.n	80039a8 <FLASH_ReadOutProtection+0x54>
      }
      else
      {
        OB->RDP = RDP_Key;  
 80039a6:	22a5      	movs	r2, #165	; 0xa5
 80039a8:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 80039aa:	f640 70ff 	movw	r0, #4095	; 0xfff
 80039ae:	f7ff fe8f 	bl	80036d0 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 80039b2:	2801      	cmp	r0, #1
 80039b4:	d00d      	beq.n	80039d2 <FLASH_ReadOutProtection+0x7e>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80039b6:	4a07      	ldr	r2, [pc, #28]	; (80039d4 <FLASH_ReadOutProtection+0x80>)
 80039b8:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80039bc:	6911      	ldr	r1, [r2, #16]
 80039be:	400b      	ands	r3, r1
 80039c0:	6113      	str	r3, [r2, #16]
 80039c2:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 80039c4:	2801      	cmp	r0, #1
 80039c6:	d004      	beq.n	80039d2 <FLASH_ReadOutProtection+0x7e>
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 80039c8:	6922      	ldr	r2, [r4, #16]
 80039ca:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80039ce:	4013      	ands	r3, r2
 80039d0:	6123      	str	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 80039d2:	bd38      	pop	{r3, r4, r5, pc}
 80039d4:	40022000 	andmi	r2, r2, r0
 80039d8:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 80039dc:	1ffff800 	svcne	0x00fff800

080039e0 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80039e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80039e2:	4c11      	ldr	r4, [pc, #68]	; (8003a28 <FLASH_UserOptionByteConfig+0x48>)
 80039e4:	4b11      	ldr	r3, [pc, #68]	; (8003a2c <FLASH_UserOptionByteConfig+0x4c>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80039e6:	4605      	mov	r5, r0
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80039e8:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 80039ea:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80039ee:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80039f0:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80039f2:	460e      	mov	r6, r1
 80039f4:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80039f6:	f7ff fe6b 	bl	80036d0 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80039fa:	2804      	cmp	r0, #4
 80039fc:	d113      	bne.n	8003a26 <FLASH_UserOptionByteConfig+0x46>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80039fe:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8003a00:	f047 07f8 	orr.w	r7, r7, #248	; 0xf8
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8003a04:	f043 0310 	orr.w	r3, r3, #16
 8003a08:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8003a0a:	433e      	orrs	r6, r7
 8003a0c:	4b08      	ldr	r3, [pc, #32]	; (8003a30 <FLASH_UserOptionByteConfig+0x50>)
 8003a0e:	4335      	orrs	r5, r6
 8003a10:	805d      	strh	r5, [r3, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8003a12:	200f      	movs	r0, #15
 8003a14:	f7ff fe5c 	bl	80036d0 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8003a18:	2801      	cmp	r0, #1
 8003a1a:	d004      	beq.n	8003a26 <FLASH_UserOptionByteConfig+0x46>
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8003a1c:	6922      	ldr	r2, [r4, #16]
 8003a1e:	f641 73ef 	movw	r3, #8175	; 0x1fef
 8003a22:	4013      	ands	r3, r2
 8003a24:	6123      	str	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8003a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a28:	40022000 	andmi	r2, r2, r0
 8003a2c:	45670123 	strbmi	r0, [r7, #-291]!	; 0xfffffedd
 8003a30:	1ffff800 	svcne	0x00fff800

08003a34 <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8003a34:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8003a36:	4b26      	ldr	r3, [pc, #152]	; (8003ad0 <GPIO_DeInit+0x9c>)
 8003a38:	4298      	cmp	r0, r3
 8003a3a:	d02f      	beq.n	8003a9c <GPIO_DeInit+0x68>
 8003a3c:	d811      	bhi.n	8003a62 <GPIO_DeInit+0x2e>
 8003a3e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8003a42:	4298      	cmp	r0, r3
 8003a44:	d01e      	beq.n	8003a84 <GPIO_DeInit+0x50>
 8003a46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a4a:	4298      	cmp	r0, r3
 8003a4c:	d020      	beq.n	8003a90 <GPIO_DeInit+0x5c>
 8003a4e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8003a52:	4298      	cmp	r0, r3
 8003a54:	d13a      	bne.n	8003acc <GPIO_DeInit+0x98>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8003a56:	2004      	movs	r0, #4
 8003a58:	2101      	movs	r1, #1
 8003a5a:	f000 fc43 	bl	80042e4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8003a5e:	2004      	movs	r0, #4
 8003a60:	e02f      	b.n	8003ac2 <GPIO_DeInit+0x8e>
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8003a62:	4b1c      	ldr	r3, [pc, #112]	; (8003ad4 <GPIO_DeInit+0xa0>)
 8003a64:	4298      	cmp	r0, r3
 8003a66:	d01f      	beq.n	8003aa8 <GPIO_DeInit+0x74>
 8003a68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a6c:	4298      	cmp	r0, r3
 8003a6e:	d021      	beq.n	8003ab4 <GPIO_DeInit+0x80>
 8003a70:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8003a74:	4298      	cmp	r0, r3
 8003a76:	d129      	bne.n	8003acc <GPIO_DeInit+0x98>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 8003a78:	2040      	movs	r0, #64	; 0x40
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	f000 fc32 	bl	80042e4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 8003a80:	2040      	movs	r0, #64	; 0x40
 8003a82:	e01e      	b.n	8003ac2 <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8003a84:	2008      	movs	r0, #8
 8003a86:	2101      	movs	r1, #1
 8003a88:	f000 fc2c 	bl	80042e4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 8003a8c:	2008      	movs	r0, #8
 8003a8e:	e018      	b.n	8003ac2 <GPIO_DeInit+0x8e>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 8003a90:	2010      	movs	r0, #16
 8003a92:	2101      	movs	r1, #1
 8003a94:	f000 fc26 	bl	80042e4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 8003a98:	2010      	movs	r0, #16
 8003a9a:	e012      	b.n	8003ac2 <GPIO_DeInit+0x8e>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 8003a9c:	2020      	movs	r0, #32
 8003a9e:	2101      	movs	r1, #1
 8003aa0:	f000 fc20 	bl	80042e4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 8003aa4:	2020      	movs	r0, #32
 8003aa6:	e00c      	b.n	8003ac2 <GPIO_DeInit+0x8e>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 8003aa8:	2080      	movs	r0, #128	; 0x80
 8003aaa:	2101      	movs	r1, #1
 8003aac:	f000 fc1a 	bl	80042e4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 8003ab0:	2080      	movs	r0, #128	; 0x80
 8003ab2:	e006      	b.n	8003ac2 <GPIO_DeInit+0x8e>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 8003ab4:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003ab8:	2101      	movs	r1, #1
 8003aba:	f000 fc13 	bl	80042e4 <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8003abe:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003ac2:	2100      	movs	r1, #0
      break;                       

    default:
      break;
  }
}
 8003ac4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 8003ac8:	f000 bc0c 	b.w	80042e4 <RCC_APB2PeriphResetCmd>
 8003acc:	bd08      	pop	{r3, pc}
 8003ace:	bf00      	nop
 8003ad0:	40011400 	andmi	r1, r1, r0, lsl #8
 8003ad4:	40011c00 	andmi	r1, r1, r0, lsl #24

08003ad8 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8003ad8:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003ada:	2001      	movs	r0, #1
 8003adc:	4601      	mov	r1, r0
 8003ade:	f000 fc01 	bl	80042e4 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
}
 8003ae2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8003ae6:	2001      	movs	r0, #1
 8003ae8:	2100      	movs	r1, #0
 8003aea:	f000 bbfb 	b.w	80042e4 <RCC_APB2PeriphResetCmd>

08003aee <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8003aee:	78cb      	ldrb	r3, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8003af0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8003af4:	06da      	lsls	r2, r3, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8003af6:	bf48      	it	mi
 8003af8:	788a      	ldrbmi	r2, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8003afa:	8809      	ldrh	r1, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 8003afc:	f003 050f 	and.w	r5, r3, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8003b00:	bf48      	it	mi
 8003b02:	4315      	orrmi	r5, r2
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8003b04:	f011 0fff 	tst.w	r1, #255	; 0xff
 8003b08:	d01f      	beq.n	8003b4a <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 8003b0a:	6804      	ldr	r4, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003b0c:	2200      	movs	r2, #0
    {
      pos = ((u32)0x01) << pinpos;
 8003b0e:	f04f 0c01 	mov.w	ip, #1

      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8003b12:	f04f 080f 	mov.w	r8, #15
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 8003b16:	fa0c f702 	lsl.w	r7, ip, r2
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8003b1a:	ea07 0601 	and.w	r6, r7, r1

      if (currentpin == pos)
 8003b1e:	42be      	cmp	r6, r7
 8003b20:	d10f      	bne.n	8003b42 <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
 8003b22:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 8003b24:	fa08 f907 	lsl.w	r9, r8, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003b28:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003b2c:	ea24 0409 	bic.w	r4, r4, r9

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003b30:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003b32:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003b36:	d101      	bne.n	8003b3c <GPIO_Init+0x4e>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 8003b38:	6146      	str	r6, [r0, #20]
 8003b3a:	e002      	b.n	8003b42 <GPIO_Init+0x54>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003b3c:	2b48      	cmp	r3, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8003b3e:	bf08      	it	eq
 8003b40:	6106      	streq	r6, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003b42:	3201      	adds	r2, #1
 8003b44:	2a08      	cmp	r2, #8
 8003b46:	d1e6      	bne.n	8003b16 <GPIO_Init+0x28>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8003b48:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8003b4a:	29ff      	cmp	r1, #255	; 0xff
 8003b4c:	d921      	bls.n	8003b92 <GPIO_Init+0xa4>
  {
    tmpreg = GPIOx->CRH;
 8003b4e:	6844      	ldr	r4, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003b50:	2200      	movs	r2, #0
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8003b52:	f04f 0c01 	mov.w	ip, #1
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8003b56:	f04f 080f 	mov.w	r8, #15
 8003b5a:	f102 0708 	add.w	r7, r2, #8
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 8003b5e:	fa0c f707 	lsl.w	r7, ip, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8003b62:	ea07 0601 	and.w	r6, r7, r1
      if (currentpin == pos)
 8003b66:	42be      	cmp	r6, r7
 8003b68:	d10f      	bne.n	8003b8a <GPIO_Init+0x9c>
      {
        pos = pinpos << 2;
 8003b6a:	0097      	lsls	r7, r2, #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 8003b6c:	fa08 f907 	lsl.w	r9, r8, r7
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003b70:	fa05 f707 	lsl.w	r7, r5, r7
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 8003b74:	ea24 0409 	bic.w	r4, r4, r9

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003b78:	2b28      	cmp	r3, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8003b7a:	ea44 0407 	orr.w	r4, r4, r7

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8003b7e:	d101      	bne.n	8003b84 <GPIO_Init+0x96>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8003b80:	6146      	str	r6, [r0, #20]
 8003b82:	e002      	b.n	8003b8a <GPIO_Init+0x9c>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8003b84:	2b48      	cmp	r3, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8003b86:	bf08      	it	eq
 8003b88:	6106      	streq	r6, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8003b8a:	3201      	adds	r2, #1
 8003b8c:	2a08      	cmp	r2, #8
 8003b8e:	d1e4      	bne.n	8003b5a <GPIO_Init+0x6c>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8003b90:	6044      	str	r4, [r0, #4]
 8003b92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003b96 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8003b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b9a:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8003b9c:	2302      	movs	r3, #2
 8003b9e:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003ba0:	2304      	movs	r3, #4
 8003ba2:	70c3      	strb	r3, [r0, #3]
 8003ba4:	4770      	bx	lr

08003ba6 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8003ba6:	6883      	ldr	r3, [r0, #8]
 8003ba8:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8003baa:	bf0c      	ite	eq
 8003bac:	2000      	moveq	r0, #0
 8003bae:	2001      	movne	r0, #1
 8003bb0:	4770      	bx	lr

08003bb2 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8003bb2:	6880      	ldr	r0, [r0, #8]
}
 8003bb4:	b280      	uxth	r0, r0
 8003bb6:	4770      	bx	lr

08003bb8 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8003bb8:	68c3      	ldr	r3, [r0, #12]
 8003bba:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8003bbc:	bf0c      	ite	eq
 8003bbe:	2000      	moveq	r0, #0
 8003bc0:	2001      	movne	r0, #1
 8003bc2:	4770      	bx	lr

08003bc4 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8003bc4:	68c0      	ldr	r0, [r0, #12]
}
 8003bc6:	b280      	uxth	r0, r0
 8003bc8:	4770      	bx	lr

08003bca <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8003bca:	6101      	str	r1, [r0, #16]
 8003bcc:	4770      	bx	lr

08003bce <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8003bce:	6141      	str	r1, [r0, #20]
 8003bd0:	4770      	bx	lr

08003bd2 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8003bd2:	b10a      	cbz	r2, 8003bd8 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bd4:	6101      	str	r1, [r0, #16]
 8003bd6:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 8003bd8:	6141      	str	r1, [r0, #20]
 8003bda:	4770      	bx	lr

08003bdc <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8003bdc:	60c1      	str	r1, [r0, #12]
 8003bde:	4770      	bx	lr

08003be0 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8003be0:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8003be4:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8003be6:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8003be8:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8003bea:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8003bec:	6983      	ldr	r3, [r0, #24]
 8003bee:	4770      	bx	lr

08003bf0 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8003bf0:	4a05      	ldr	r2, [pc, #20]	; (8003c08 <GPIO_EventOutputConfig+0x18>)
*                    This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EventOutputConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8003bf2:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8003bf4:	6814      	ldr	r4, [r2, #0]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8003bf6:	f64f 7380 	movw	r3, #65408	; 0xff80
 8003bfa:	4023      	ands	r3, r4
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 8003bfc:	4319      	orrs	r1, r3
  tmpreg |= GPIO_PinSource;
 8003bfe:	ea41 1000 	orr.w	r0, r1, r0, lsl #4

  AFIO->EVCR = tmpreg;
 8003c02:	6010      	str	r0, [r2, #0]
 8003c04:	bd10      	pop	{r4, pc}
 8003c06:	bf00      	nop
 8003c08:	40010000 	andmi	r0, r1, r0

08003c0c <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8003c0c:	4b01      	ldr	r3, [pc, #4]	; (8003c14 <GPIO_EventOutputCmd+0x8>)
 8003c0e:	6018      	str	r0, [r3, #0]
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	4220001c 	eormi	r0, r0, #28

08003c18 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8003c18:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8003c1a:	4a13      	ldr	r2, [pc, #76]	; (8003c68 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8003c1c:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8003c20:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8003c24:	6853      	ldr	r3, [r2, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8003c26:	b284      	uxth	r4, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8003c28:	d106      	bne.n	8003c38 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8003c2a:	6855      	ldr	r5, [r2, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 8003c2c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8003c30:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8003c34:	6055      	str	r5, [r2, #4]
 8003c36:	e00f      	b.n	8003c58 <GPIO_PinRemapConfig+0x40>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8003c38:	02c2      	lsls	r2, r0, #11
 8003c3a:	d505      	bpl.n	8003c48 <GPIO_PinRemapConfig+0x30>
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8003c3c:	f3c0 4203 	ubfx	r2, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8003c40:	2503      	movs	r5, #3
 8003c42:	fa05 f202 	lsl.w	r2, r5, r2
 8003c46:	e003      	b.n	8003c50 <GPIO_PinRemapConfig+0x38>
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8003c48:	0d42      	lsrs	r2, r0, #21
 8003c4a:	0112      	lsls	r2, r2, #4
 8003c4c:	fa04 f202 	lsl.w	r2, r4, r2
 8003c50:	ea23 0302 	bic.w	r3, r3, r2
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 8003c54:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 8003c58:	b119      	cbz	r1, 8003c62 <GPIO_PinRemapConfig+0x4a>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 8003c5a:	0d40      	lsrs	r0, r0, #21
 8003c5c:	0100      	lsls	r0, r0, #4
 8003c5e:	4084      	lsls	r4, r0
 8003c60:	4323      	orrs	r3, r4
  }

  AFIO->MAPR = tmpreg;
 8003c62:	4a01      	ldr	r2, [pc, #4]	; (8003c68 <GPIO_PinRemapConfig+0x50>)
 8003c64:	6053      	str	r3, [r2, #4]
 8003c66:	bd30      	pop	{r4, r5, pc}
 8003c68:	40010000 	andmi	r0, r1, r0

08003c6c <GPIO_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8003c6c:	f001 0303 	and.w	r3, r1, #3
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	220f      	movs	r2, #15
 8003c74:	409a      	lsls	r2, r3

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8003c76:	4098      	lsls	r0, r3
 8003c78:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8003c7c:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8003c80:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8003c84:	b510      	push	{r4, lr}
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8003c86:	688c      	ldr	r4, [r1, #8]
 8003c88:	ea24 0202 	bic.w	r2, r4, r2
 8003c8c:	608a      	str	r2, [r1, #8]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8003c8e:	688a      	ldr	r2, [r1, #8]
 8003c90:	4302      	orrs	r2, r0
 8003c92:	608a      	str	r2, [r1, #8]
 8003c94:	bd10      	pop	{r4, pc}
 8003c96:	bf00      	nop

08003c98 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8003c98:	4a0b      	ldr	r2, [pc, #44]	; (8003cc8 <NVIC_DeInit+0x30>)
  NVIC->ICER[1] = 0x0FFFFFFF;
 8003c9a:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 8003c9e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003ca2:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
  NVIC->ICER[1] = 0x0FFFFFFF;
 8003ca6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8003caa:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8003cae:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
  
  for(index = 0; index < 0x0F; index++)
 8003cb2:	2300      	movs	r3, #0
  {
     NVIC->IPR[index] = 0x00000000;
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f103 01c0 	add.w	r1, r3, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8003cba:	3301      	adds	r3, #1
 8003cbc:	2b0f      	cmp	r3, #15
  {
     NVIC->IPR[index] = 0x00000000;
 8003cbe:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8003cc2:	d1f8      	bne.n	8003cb6 <NVIC_DeInit+0x1e>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	e000e100 	and	lr, r0, r0, lsl #2

08003ccc <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8003ccc:	4b09      	ldr	r3, [pc, #36]	; (8003cf4 <NVIC_SCBDeInit+0x28>)
 8003cce:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8003cd2:	4909      	ldr	r1, [pc, #36]	; (8003cf8 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8003cd4:	605a      	str	r2, [r3, #4]
  SCB->VTOR = 0x00000000;
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	609a      	str	r2, [r3, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8003cda:	60d9      	str	r1, [r3, #12]
  SCB->SCR = 0x00000000;
 8003cdc:	611a      	str	r2, [r3, #16]
  SCB->CCR = 0x00000000;
 8003cde:	615a      	str	r2, [r3, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 8003ce0:	619a      	str	r2, [r3, #24]
 8003ce2:	61da      	str	r2, [r3, #28]
 8003ce4:	621a      	str	r2, [r3, #32]
  }
  SCB->SHCSR = 0x00000000;
 8003ce6:	625a      	str	r2, [r3, #36]	; 0x24
  SCB->CFSR = 0xFFFFFFFF;
 8003ce8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003cec:	629a      	str	r2, [r3, #40]	; 0x28
  SCB->HFSR = 0xFFFFFFFF;
 8003cee:	62da      	str	r2, [r3, #44]	; 0x2c
  SCB->DFSR = 0xFFFFFFFF;
 8003cf0:	631a      	str	r2, [r3, #48]	; 0x30
 8003cf2:	4770      	bx	lr
 8003cf4:	e000ed00 	and	lr, r0, r0, lsl #26
 8003cf8:	05fa0000 	ldrbeq	r0, [sl, #0]!

08003cfc <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8003cfc:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8003d00:	4b02      	ldr	r3, [pc, #8]	; (8003d0c <NVIC_PriorityGroupConfig+0x10>)
 8003d02:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8003d06:	60d8      	str	r0, [r3, #12]
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	e000ed00 	and	lr, r0, r0, lsl #26

08003d10 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8003d10:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8003d12:	b530      	push	{r4, r5, lr}
 8003d14:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8003d16:	b35a      	cbz	r2, 8003d70 <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003d18:	4a1b      	ldr	r2, [pc, #108]	; (8003d88 <NVIC_Init+0x78>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003d1a:	7844      	ldrb	r4, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003d1c:	68d2      	ldr	r2, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003d1e:	7885      	ldrb	r5, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003d20:	43d2      	mvns	r2, r2
 8003d22:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 8003d26:	f1c2 0104 	rsb	r1, r2, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8003d2a:	fa04 f101 	lsl.w	r1, r4, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8003d2e:	240f      	movs	r4, #15
 8003d30:	40d4      	lsrs	r4, r2
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8003d32:	402c      	ands	r4, r5
 8003d34:	430c      	orrs	r4, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8003d36:	f003 0103 	and.w	r1, r3, #3
 8003d3a:	00c9      	lsls	r1, r1, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 8003d3c:	0124      	lsls	r4, r4, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8003d3e:	22ff      	movs	r2, #255	; 0xff
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8003d40:	408c      	lsls	r4, r1
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8003d42:	408a      	lsls	r2, r1
 8003d44:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 8003d48:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8003d4c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8003d50:	f8d3 5300 	ldr.w	r5, [r3, #768]	; 0x300
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8003d54:	ea25 0102 	bic.w	r1, r5, r2
    tmppriority &= tmpmask;  
 8003d58:	4022      	ands	r2, r4
    tmpreg |= tmppriority;
 8003d5a:	430a      	orrs	r2, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 8003d5c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8003d60:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8003d62:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8003d64:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8003d66:	f003 031f 	and.w	r3, r3, #31
 8003d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6e:	e006      	b.n	8003d7e <NVIC_Init+0x6e>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8003d70:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8003d72:	2201      	movs	r2, #1
 8003d74:	f003 031f 	and.w	r3, r3, #31
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8003d7c:	3120      	adds	r1, #32
 8003d7e:	4a03      	ldr	r2, [pc, #12]	; (8003d8c <NVIC_Init+0x7c>)
 8003d80:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003d84:	bd30      	pop	{r4, r5, pc}
 8003d86:	bf00      	nop
 8003d88:	e000ed00 	and	lr, r0, r0, lsl #26
 8003d8c:	e000e100 	and	lr, r0, r0, lsl #2

08003d90 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 8003d90:	2300      	movs	r3, #0
 8003d92:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 8003d94:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 8003d96:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 8003d98:	70c3      	strb	r3, [r0, #3]
 8003d9a:	4770      	bx	lr

08003d9c <NVIC_SETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
  __SETPRIMASK();
 8003d9c:	f000 bd1d 	b.w	80047da <__SETPRIMASK>

08003da0 <NVIC_RESETPRIMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
  __RESETPRIMASK();
 8003da0:	f000 bd1d 	b.w	80047de <__RESETPRIMASK>

08003da4 <NVIC_SETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
  __SETFAULTMASK();
 8003da4:	f000 bd1d 	b.w	80047e2 <__SETFAULTMASK>

08003da8 <NVIC_RESETFAULTMASK>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
  __RESETFAULTMASK();
 8003da8:	f000 bd1d 	b.w	80047e6 <__RESETFAULTMASK>

08003dac <NVIC_BASEPRICONFIG>:
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8003dac:	0100      	lsls	r0, r0, #4
 8003dae:	f000 bd1c 	b.w	80047ea <__BASEPRICONFIG>

08003db2 <NVIC_GetBASEPRI>:
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
  return (__GetBASEPRI());
 8003db2:	f000 bd1d 	b.w	80047f0 <__GetBASEPRI>

08003db6 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 8003db6:	4b02      	ldr	r3, [pc, #8]	; (8003dc0 <NVIC_GetCurrentPendingIRQChannel+0xa>)
 8003db8:	6858      	ldr	r0, [r3, #4]
}
 8003dba:	f3c0 3009 	ubfx	r0, r0, #12, #10
 8003dbe:	4770      	bx	lr
 8003dc0:	e000ed00 	and	lr, r0, r0, lsl #26

08003dc4 <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8003dc4:	f000 031f 	and.w	r3, r0, #31
 8003dc8:	2201      	movs	r2, #1
 8003dca:	fa02 f303 	lsl.w	r3, r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8003dce:	0940      	lsrs	r0, r0, #5
 8003dd0:	4a04      	ldr	r2, [pc, #16]	; (8003de4 <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8003dd2:	3040      	adds	r0, #64	; 0x40
 8003dd4:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8003dd8:	4018      	ands	r0, r3
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8003dda:	1ac3      	subs	r3, r0, r3
 8003ddc:	4258      	negs	r0, r3
 8003dde:	4158      	adcs	r0, r3
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	e000e100 	and	lr, r0, r0, lsl #2

08003de8 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8003de8:	4b01      	ldr	r3, [pc, #4]	; (8003df0 <NVIC_SetIRQChannelPendingBit+0x8>)
 8003dea:	6018      	str	r0, [r3, #0]
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	e000ef00 	and	lr, r0, r0, lsl #30

08003df4 <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 8003df4:	0942      	lsrs	r2, r0, #5
 8003df6:	2301      	movs	r3, #1
 8003df8:	f000 001f 	and.w	r0, r0, #31
 8003dfc:	fa03 f000 	lsl.w	r0, r3, r0
 8003e00:	4b02      	ldr	r3, [pc, #8]	; (8003e0c <NVIC_ClearIRQChannelPendingBit+0x18>)
 8003e02:	3260      	adds	r2, #96	; 0x60
 8003e04:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	e000e100 	and	lr, r0, r0, lsl #2

08003e10 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8003e10:	4b02      	ldr	r3, [pc, #8]	; (8003e1c <NVIC_GetCurrentActiveHandler+0xc>)
 8003e12:	6858      	ldr	r0, [r3, #4]
 8003e14:	f3c0 0009 	ubfx	r0, r0, #0, #10
}
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	e000ed00 	and	lr, r0, r0, lsl #26

08003e20 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8003e20:	f000 031f 	and.w	r3, r0, #31
 8003e24:	2201      	movs	r2, #1
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 8003e2a:	0940      	lsrs	r0, r0, #5
 8003e2c:	4a04      	ldr	r2, [pc, #16]	; (8003e40 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8003e2e:	3080      	adds	r0, #128	; 0x80
 8003e30:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8003e34:	4018      	ands	r0, r3
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8003e36:	1ac3      	subs	r3, r0, r3
 8003e38:	4258      	negs	r0, r3
 8003e3a:	4158      	adcs	r0, r3
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	e000e100 	and	lr, r0, r0, lsl #2

08003e44 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8003e44:	4b01      	ldr	r3, [pc, #4]	; (8003e4c <NVIC_GetCPUID+0x8>)
 8003e46:	6818      	ldr	r0, [r3, #0]
}
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	e000ed00 	and	lr, r0, r0, lsl #26

08003e50 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8003e50:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8003e54:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8003e58:	4b01      	ldr	r3, [pc, #4]	; (8003e60 <NVIC_SetVectorTable+0x10>)
 8003e5a:	4308      	orrs	r0, r1
 8003e5c:	6098      	str	r0, [r3, #8]
 8003e5e:	4770      	bx	lr
 8003e60:	e000ed00 	and	lr, r0, r0, lsl #26

08003e64 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 8003e64:	4a01      	ldr	r2, [pc, #4]	; (8003e6c <NVIC_GenerateSystemReset+0x8>)
 8003e66:	4b02      	ldr	r3, [pc, #8]	; (8003e70 <NVIC_GenerateSystemReset+0xc>)
 8003e68:	60da      	str	r2, [r3, #12]
 8003e6a:	4770      	bx	lr
 8003e6c:	05fa0004 	ldrbeq	r0, [sl, #4]!
 8003e70:	e000ed00 	and	lr, r0, r0, lsl #26

08003e74 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 8003e74:	4a01      	ldr	r2, [pc, #4]	; (8003e7c <NVIC_GenerateCoreReset+0x8>)
 8003e76:	4b02      	ldr	r3, [pc, #8]	; (8003e80 <NVIC_GenerateCoreReset+0xc>)
 8003e78:	60da      	str	r2, [r3, #12]
 8003e7a:	4770      	bx	lr
 8003e7c:	05fa0001 	ldrbeq	r0, [sl, #1]!
 8003e80:	e000ed00 	and	lr, r0, r0, lsl #26

08003e84 <NVIC_SystemLPConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemLPConfig(u8 LowPowerMode, FunctionalState NewState)
{
 8003e84:	4b04      	ldr	r3, [pc, #16]	; (8003e98 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8003e86:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8003e88:	b109      	cbz	r1, 8003e8e <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 8003e8a:	4310      	orrs	r0, r2
 8003e8c:	e001      	b.n	8003e92 <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 8003e8e:	ea22 0000 	bic.w	r0, r2, r0
 8003e92:	6118      	str	r0, [r3, #16]
 8003e94:	4770      	bx	lr
 8003e96:	bf00      	nop
 8003e98:	e000ed00 	and	lr, r0, r0, lsl #26

08003e9c <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	f000 001f 	and.w	r0, r0, #31
 8003ea2:	fa03 f000 	lsl.w	r0, r3, r0
 8003ea6:	4b04      	ldr	r3, [pc, #16]	; (8003eb8 <NVIC_SystemHandlerConfig+0x1c>)

  if (NewState != DISABLE)
  {
    SCB->SHCSR |= tmpreg;
 8003ea8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);

  if (NewState != DISABLE)
 8003eaa:	b109      	cbz	r1, 8003eb0 <NVIC_SystemHandlerConfig+0x14>
  {
    SCB->SHCSR |= tmpreg;
 8003eac:	4310      	orrs	r0, r2
 8003eae:	e001      	b.n	8003eb4 <NVIC_SystemHandlerConfig+0x18>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 8003eb0:	ea22 0000 	bic.w	r0, r2, r0
 8003eb4:	6258      	str	r0, [r3, #36]	; 0x24
 8003eb6:	4770      	bx	lr
 8003eb8:	e000ed00 	and	lr, r0, r0, lsl #26

08003ebc <NVIC_SystemHandlerPriorityConfig>:
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003ebc:	4b11      	ldr	r3, [pc, #68]	; (8003f04 <NVIC_SystemHandlerPriorityConfig+0x48>)
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8003ebe:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	f3c3 2302 	ubfx	r3, r3, #8, #3
  tmp1 = (0x4 - tmppriority);
 8003ec8:	f1c3 0404 	rsb	r4, r3, #4
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8003ecc:	40a1      	lsls	r1, r4
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
 8003ece:	24ff      	movs	r4, #255	; 0xff
 8003ed0:	fa24 f303 	lsr.w	r3, r4, r3
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8003ed4:	401a      	ands	r2, r3
 8003ed6:	4311      	orrs	r1, r2

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
 8003ed8:	f3c0 2201 	ubfx	r2, r0, #8, #2
  tmppriority = tmppriority << (tmp2 * 0x08);
 8003edc:	00d2      	lsls	r2, r2, #3
  handlermask = (u32)0xFF << (tmp2 * 0x08);
 8003ede:	4094      	lsls	r4, r2
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8003ee0:	0109      	lsls	r1, r1, #4
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8003ee2:	fa01 f202 	lsl.w	r2, r1, r2
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8003ee6:	f3c0 1381 	ubfx	r3, r0, #6, #2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8003ef0:	f503 436d 	add.w	r3, r3, #60672	; 0xed00
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8003ef4:	6998      	ldr	r0, [r3, #24]
 8003ef6:	ea20 0404 	bic.w	r4, r0, r4
 8003efa:	619c      	str	r4, [r3, #24]
  SCB->SHPR[tmp1] |= tmppriority;
 8003efc:	6998      	ldr	r0, [r3, #24]
 8003efe:	4302      	orrs	r2, r0
 8003f00:	619a      	str	r2, [r3, #24]
 8003f02:	bd10      	pop	{r4, pc}
 8003f04:	e000ed00 	and	lr, r0, r0, lsl #26

08003f08 <NVIC_GetSystemHandlerPendingBitStatus>:

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
  tmppos &= (u32)0x0F;
 8003f08:	f3c0 2083 	ubfx	r0, r0, #10, #4

  tmppos = (u32)0x01 << tmppos;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8003f10:	4a03      	ldr	r2, [pc, #12]	; (8003f20 <NVIC_GetSystemHandlerPendingBitStatus+0x18>)
 8003f12:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8003f14:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8003f16:	1ac3      	subs	r3, r0, r3
 8003f18:	4258      	negs	r0, r3
 8003f1a:	4158      	adcs	r0, r3
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	e000ed00 	and	lr, r0, r0, lsl #26

08003f24 <NVIC_SetSystemHandlerPendingBit>:

  /* Check the parameters */
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 8003f24:	f000 001f 	and.w	r0, r0, #31
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8003f28:	2101      	movs	r1, #1
 8003f2a:	fa01 f000 	lsl.w	r0, r1, r0
 8003f2e:	4b02      	ldr	r3, [pc, #8]	; (8003f38 <NVIC_SetSystemHandlerPendingBit+0x14>)
 8003f30:	685a      	ldr	r2, [r3, #4]
 8003f32:	4302      	orrs	r2, r0
 8003f34:	605a      	str	r2, [r3, #4]
 8003f36:	4770      	bx	lr
 8003f38:	e000ed00 	and	lr, r0, r0, lsl #26

08003f3c <NVIC_ClearSystemHandlerPendingBit>:

  /* Check the parameters */
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
 8003f3c:	f000 001f 	and.w	r0, r0, #31
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8003f40:	1e41      	subs	r1, r0, #1
 8003f42:	2001      	movs	r0, #1
 8003f44:	fa00 f101 	lsl.w	r1, r0, r1
 8003f48:	4b02      	ldr	r3, [pc, #8]	; (8003f54 <NVIC_ClearSystemHandlerPendingBit+0x18>)
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	605a      	str	r2, [r3, #4]
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	e000ed00 	and	lr, r0, r0, lsl #26

08003f58 <NVIC_GetSystemHandlerActiveBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;
 8003f58:	f3c0 3083 	ubfx	r0, r0, #14, #4

  tmppos = (u32)0x01 << tmppos;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8003f60:	4a03      	ldr	r2, [pc, #12]	; (8003f70 <NVIC_GetSystemHandlerActiveBitStatus+0x18>)
 8003f62:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8003f64:	4018      	ands	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8003f66:	1ac3      	subs	r3, r0, r3
 8003f68:	4258      	negs	r0, r3
 8003f6a:	4158      	adcs	r0, r3
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	e000ed00 	and	lr, r0, r0, lsl #26

08003f74 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8003f74:	f3c0 4281 	ubfx	r2, r0, #18, #2
 8003f78:	4b09      	ldr	r3, [pc, #36]	; (8003fa0 <NVIC_GetFaultHandlerSources+0x2c>)
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8003f7a:	b90a      	cbnz	r2, 8003f80 <NVIC_GetFaultHandlerSources+0xc>
  {
    faultsources = SCB->HFSR;
 8003f7c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003f7e:	4770      	bx	lr
  }
  else if (tmpreg == 0x01)
 8003f80:	2a01      	cmp	r2, #1
 8003f82:	d10a      	bne.n	8003f9a <NVIC_GetFaultHandlerSources+0x26>

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8003f84:	f3c0 5201 	ubfx	r2, r0, #20, #2
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8003f88:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003f8a:	00d3      	lsls	r3, r2, #3
 8003f8c:	40d8      	lsrs	r0, r3
    if (tmppos != 0x02)
 8003f8e:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 8003f90:	bf14      	ite	ne
 8003f92:	f000 000f 	andne.w	r0, r0, #15
    }
    else
    {
      faultsources &= (u32)0xFF;
 8003f96:	b2c0      	uxtbeq	r0, r0
 8003f98:	4770      	bx	lr
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8003f9a:	6b18      	ldr	r0, [r3, #48]	; 0x30
  }
  return faultsources;
}
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	e000ed00 	and	lr, r0, r0, lsl #26

08003fa4 <NVIC_GetFaultAddress>:
*                       - SystemHandler_BusFault
* Output         : None
* Return         : Fault address.
*******************************************************************************/
u32 NVIC_GetFaultAddress(u32 SystemHandler)
{
 8003fa4:	4b03      	ldr	r3, [pc, #12]	; (8003fb4 <NVIC_GetFaultAddress+0x10>)
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8003fa6:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8003faa:	bf0c      	ite	eq
 8003fac:	6b58      	ldreq	r0, [r3, #52]	; 0x34
  }
  else
  {
    faultaddress = SCB->BFAR;
 8003fae:	6b98      	ldrne	r0, [r3, #56]	; 0x38
  }
  return faultaddress;
}
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	e000ed00 	and	lr, r0, r0, lsl #26

08003fb8 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8003fb8:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8003fba:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003fbe:	2101      	movs	r1, #1
 8003fc0:	f000 f99c 	bl	80042fc <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
}
 8003fc4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8003fc8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003fcc:	2100      	movs	r1, #0
 8003fce:	f000 b995 	b.w	80042fc <RCC_APB1PeriphResetCmd>

08003fd2 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8003fd2:	4b01      	ldr	r3, [pc, #4]	; (8003fd8 <PWR_BackupAccessCmd+0x6>)
 8003fd4:	6018      	str	r0, [r3, #0]
 8003fd6:	4770      	bx	lr
 8003fd8:	420e0020 	andmi	r0, lr, #32

08003fdc <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8003fdc:	4b01      	ldr	r3, [pc, #4]	; (8003fe4 <PWR_PVDCmd+0x8>)
 8003fde:	6018      	str	r0, [r3, #0]
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	420e0010 	andmi	r0, lr, #16

08003fe8 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8003fe8:	4b03      	ldr	r3, [pc, #12]	; (8003ff8 <PWR_PVDLevelConfig+0x10>)
 8003fea:	681a      	ldr	r2, [r3, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8003fec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8003ff0:	4310      	orrs	r0, r2

  /* Store the new value */
  PWR->CR = tmpreg;
 8003ff2:	6018      	str	r0, [r3, #0]
 8003ff4:	4770      	bx	lr
 8003ff6:	bf00      	nop
 8003ff8:	40007000 	andmi	r7, r0, r0

08003ffc <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8003ffc:	4b01      	ldr	r3, [pc, #4]	; (8004004 <PWR_WakeUpPinCmd+0x8>)
 8003ffe:	6018      	str	r0, [r3, #0]
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	420e00a0 	andmi	r0, lr, #160	; 0xa0

08004008 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004008:	4b08      	ldr	r3, [pc, #32]	; (800402c <PWR_EnterSTOPMode+0x24>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 800400a:	2901      	cmp	r1, #1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 800400c:	681a      	ldr	r2, [r3, #0]

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 800400e:	f022 0203 	bic.w	r2, r2, #3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004012:	ea40 0002 	orr.w	r0, r0, r2

  /* Store the new value */
  PWR->CR = tmpreg;
 8004016:	6018      	str	r0, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004018:	4b05      	ldr	r3, [pc, #20]	; (8004030 <PWR_EnterSTOPMode+0x28>)
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	f042 0204 	orr.w	r2, r2, #4
 8004020:	601a      	str	r2, [r3, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004022:	d101      	bne.n	8004028 <PWR_EnterSTOPMode+0x20>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004024:	f000 bbb4 	b.w	8004790 <__WFI>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004028:	f000 bbb4 	b.w	8004794 <__WFE>
 800402c:	40007000 	andmi	r7, r0, r0
 8004030:	e000ed10 	and	lr, r0, r0, lsl sp

08004034 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004034:	4b07      	ldr	r3, [pc, #28]	; (8004054 <PWR_EnterSTANDBYMode+0x20>)
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	f042 0204 	orr.w	r2, r2, #4
 800403c:	601a      	str	r2, [r3, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	f042 0202 	orr.w	r2, r2, #2
 8004044:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004046:	4b04      	ldr	r3, [pc, #16]	; (8004058 <PWR_EnterSTANDBYMode+0x24>)
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	f042 0204 	orr.w	r2, r2, #4
 800404e:	601a      	str	r2, [r3, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8004050:	f000 bb9e 	b.w	8004790 <__WFI>
 8004054:	40007000 	andmi	r7, r0, r0
 8004058:	e000ed10 	and	lr, r0, r0, lsl sp

0800405c <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 800405c:	4b03      	ldr	r3, [pc, #12]	; (800406c <PWR_GetFlagStatus+0x10>)
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004062:	bf0c      	ite	eq
 8004064:	2000      	moveq	r0, #0
 8004066:	2001      	movne	r0, #1
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	40007000 	andmi	r7, r0, r0

08004070 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004070:	4b02      	ldr	r3, [pc, #8]	; (800407c <PWR_ClearFlag+0xc>)
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	ea42 0080 	orr.w	r0, r2, r0, lsl #2
 8004078:	6018      	str	r0, [r3, #0]
 800407a:	4770      	bx	lr
 800407c:	40007000 	andmi	r7, r0, r0

08004080 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004080:	4b0c      	ldr	r3, [pc, #48]	; (80040b4 <RCC_DeInit+0x34>)
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	f042 0201 	orr.w	r2, r2, #1
 8004088:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 800408a:	6859      	ldr	r1, [r3, #4]
 800408c:	4a0a      	ldr	r2, [pc, #40]	; (80040b8 <RCC_DeInit+0x38>)
 800408e:	400a      	ands	r2, r1
 8004090:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004098:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800409c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 800409e:	681a      	ldr	r2, [r3, #0]
 80040a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80040a4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 80040a6:	685a      	ldr	r2, [r3, #4]
 80040a8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80040ac:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80040ae:	2200      	movs	r2, #0
 80040b0:	609a      	str	r2, [r3, #8]
 80040b2:	4770      	bx	lr
 80040b4:	40021000 	andmi	r1, r2, r0
 80040b8:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

080040bc <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80040bc:	4b0c      	ldr	r3, [pc, #48]	; (80040f0 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80040be:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80040c8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80040ca:	681a      	ldr	r2, [r3, #0]
 80040cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80040d0:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80040d2:	d003      	beq.n	80040dc <RCC_HSEConfig+0x20>
 80040d4:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80040d8:	d004      	beq.n	80040e4 <RCC_HSEConfig+0x28>
 80040da:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80040e2:	e002      	b.n	80040ea <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80040ea:	601a      	str	r2, [r3, #0]
 80040ec:	4770      	bx	lr
 80040ee:	bf00      	nop
 80040f0:	40021000 	andmi	r1, r2, r0

080040f4 <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 80040f4:	4b03      	ldr	r3, [pc, #12]	; (8004104 <RCC_AdjustHSICalibrationValue+0x10>)
 80040f6:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 80040f8:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 80040fc:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004100:	6018      	str	r0, [r3, #0]
 8004102:	4770      	bx	lr
 8004104:	40021000 	andmi	r1, r2, r0

08004108 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004108:	4b01      	ldr	r3, [pc, #4]	; (8004110 <RCC_HSICmd+0x8>)
 800410a:	6018      	str	r0, [r3, #0]
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	42420000 	submi	r0, r2, #0

08004114 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004114:	4b03      	ldr	r3, [pc, #12]	; (8004124 <RCC_PLLConfig+0x10>)
 8004116:	685a      	ldr	r2, [r3, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 8004118:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 800411c:	4311      	orrs	r1, r2
 800411e:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004120:	6058      	str	r0, [r3, #4]
 8004122:	4770      	bx	lr
 8004124:	40021000 	andmi	r1, r2, r0

08004128 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004128:	4b01      	ldr	r3, [pc, #4]	; (8004130 <RCC_PLLCmd+0x8>)
 800412a:	6018      	str	r0, [r3, #0]
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	42420060 	submi	r0, r2, #96	; 0x60

08004134 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004134:	4b03      	ldr	r3, [pc, #12]	; (8004144 <RCC_SYSCLKConfig+0x10>)
 8004136:	685a      	ldr	r2, [r3, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004138:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800413c:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800413e:	6058      	str	r0, [r3, #4]
 8004140:	4770      	bx	lr
 8004142:	bf00      	nop
 8004144:	40021000 	andmi	r1, r2, r0

08004148 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8004148:	4b02      	ldr	r3, [pc, #8]	; (8004154 <RCC_GetSYSCLKSource+0xc>)
 800414a:	6858      	ldr	r0, [r3, #4]
}
 800414c:	f000 000c 	and.w	r0, r0, #12
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	40021000 	andmi	r1, r2, r0

08004158 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004158:	4b03      	ldr	r3, [pc, #12]	; (8004168 <RCC_HCLKConfig+0x10>)
 800415a:	685a      	ldr	r2, [r3, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 800415c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004160:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004162:	6058      	str	r0, [r3, #4]
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	40021000 	andmi	r1, r2, r0

0800416c <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800416c:	4b03      	ldr	r3, [pc, #12]	; (800417c <RCC_PCLK1Config+0x10>)
 800416e:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004170:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004174:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004176:	6058      	str	r0, [r3, #4]
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	40021000 	andmi	r1, r2, r0

08004180 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004180:	4b03      	ldr	r3, [pc, #12]	; (8004190 <RCC_PCLK2Config+0x10>)
 8004182:	685a      	ldr	r2, [r3, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004184:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004188:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800418c:	6058      	str	r0, [r3, #4]
 800418e:	4770      	bx	lr
 8004190:	40021000 	andmi	r1, r2, r0

08004194 <RCC_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_ITConfig(u8 RCC_IT, FunctionalState NewState)
{
 8004194:	4b04      	ldr	r3, [pc, #16]	; (80041a8 <RCC_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8004196:	781a      	ldrb	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004198:	b109      	cbz	r1, 800419e <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800419a:	4310      	orrs	r0, r2
 800419c:	e001      	b.n	80041a2 <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 800419e:	ea22 0000 	bic.w	r0, r2, r0
 80041a2:	7018      	strb	r0, [r3, #0]
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	40021009 	andmi	r1, r2, r9

080041ac <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 80041ac:	4b01      	ldr	r3, [pc, #4]	; (80041b4 <RCC_USBCLKConfig+0x8>)
 80041ae:	6018      	str	r0, [r3, #0]
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	424200d8 	submi	r0, r2, #216	; 0xd8

080041b8 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 80041b8:	4b03      	ldr	r3, [pc, #12]	; (80041c8 <RCC_ADCCLKConfig+0x10>)
 80041ba:	685a      	ldr	r2, [r3, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 80041bc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 80041c0:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80041c2:	6058      	str	r0, [r3, #4]
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	40021000 	andmi	r1, r2, r0

080041cc <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 80041cc:	4b06      	ldr	r3, [pc, #24]	; (80041e8 <RCC_LSEConfig+0x1c>)
 80041ce:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80041d0:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 80041d2:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 80041d4:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 80041d6:	d002      	beq.n	80041de <RCC_LSEConfig+0x12>
 80041d8:	2804      	cmp	r0, #4
 80041da:	d002      	beq.n	80041e2 <RCC_LSEConfig+0x16>
 80041dc:	4770      	bx	lr
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 80041de:	7018      	strb	r0, [r3, #0]
      break;
 80041e0:	4770      	bx	lr
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80041e2:	2205      	movs	r2, #5
 80041e4:	701a      	strb	r2, [r3, #0]
 80041e6:	4770      	bx	lr
 80041e8:	40021020 	andmi	r1, r2, r0, lsr #32

080041ec <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 80041ec:	4b01      	ldr	r3, [pc, #4]	; (80041f4 <RCC_LSICmd+0x8>)
 80041ee:	6018      	str	r0, [r3, #0]
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	42420480 	submi	r0, r2, #128, 8	; 0x80000000

080041f8 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 80041f8:	4b02      	ldr	r3, [pc, #8]	; (8004204 <RCC_RTCCLKConfig+0xc>)
 80041fa:	6a1a      	ldr	r2, [r3, #32]
 80041fc:	4310      	orrs	r0, r2
 80041fe:	6218      	str	r0, [r3, #32]
 8004200:	4770      	bx	lr
 8004202:	bf00      	nop
 8004204:	40021000 	andmi	r1, r2, r0

08004208 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8004208:	4b01      	ldr	r3, [pc, #4]	; (8004210 <RCC_RTCCLKCmd+0x8>)
 800420a:	6018      	str	r0, [r3, #0]
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	4242043c 	submi	r0, r2, #60, 8	; 0x3c000000

08004214 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004214:	4b1d      	ldr	r3, [pc, #116]	; (800428c <RCC_GetClocksFreq+0x78>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004216:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004218:	685a      	ldr	r2, [r3, #4]
 800421a:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 800421e:	2a04      	cmp	r2, #4
 8004220:	d001      	beq.n	8004226 <RCC_GetClocksFreq+0x12>
 8004222:	2a08      	cmp	r2, #8
 8004224:	d002      	beq.n	800422c <RCC_GetClocksFreq+0x18>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8004226:	4b1a      	ldr	r3, [pc, #104]	; (8004290 <RCC_GetClocksFreq+0x7c>)
 8004228:	6003      	str	r3, [r0, #0]
      break;
 800422a:	e00f      	b.n	800424c <RCC_GetClocksFreq+0x38>

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 800422c:	685a      	ldr	r2, [r3, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 800422e:	6859      	ldr	r1, [r3, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8004230:	f3c2 4283 	ubfx	r2, r2, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004234:	03c9      	lsls	r1, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 8004236:	f102 0202 	add.w	r2, r2, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 800423a:	d502      	bpl.n	8004242 <RCC_GetClocksFreq+0x2e>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	039b      	lsls	r3, r3, #14
 8004240:	d501      	bpl.n	8004246 <RCC_GetClocksFreq+0x32>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004242:	4b14      	ldr	r3, [pc, #80]	; (8004294 <RCC_GetClocksFreq+0x80>)
 8004244:	e000      	b.n	8004248 <RCC_GetClocksFreq+0x34>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004246:	4b12      	ldr	r3, [pc, #72]	; (8004290 <RCC_GetClocksFreq+0x7c>)
 8004248:	435a      	muls	r2, r3
 800424a:	6002      	str	r2, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 800424c:	4a0f      	ldr	r2, [pc, #60]	; (800428c <RCC_GetClocksFreq+0x78>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 800424e:	4b12      	ldr	r3, [pc, #72]	; (8004298 <RCC_GetClocksFreq+0x84>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004250:	6851      	ldr	r1, [r2, #4]
  tmp = tmp >> 4;
 8004252:	f3c1 1103 	ubfx	r1, r1, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004256:	5c5c      	ldrb	r4, [r3, r1]
 8004258:	6801      	ldr	r1, [r0, #0]
 800425a:	40e1      	lsrs	r1, r4
 800425c:	6041      	str	r1, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 800425e:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 8004260:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004264:	5d1c      	ldrb	r4, [r3, r4]
 8004266:	fa21 f404 	lsr.w	r4, r1, r4
 800426a:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 800426c:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 800426e:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004272:	5d1c      	ldrb	r4, [r3, r4]
 8004274:	40e1      	lsrs	r1, r4
 8004276:	60c1      	str	r1, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004278:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 800427a:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 800427e:	4413      	add	r3, r2
 8004280:	7c1b      	ldrb	r3, [r3, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004282:	fbb1 f1f3 	udiv	r1, r1, r3
 8004286:	6101      	str	r1, [r0, #16]
 8004288:	bd10      	pop	{r4, pc}
 800428a:	bf00      	nop
 800428c:	40021000 	andmi	r1, r2, r0
 8004290:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 8004294:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8004298:	08004920 	stmdaeq	r0, {r5, r8, fp, lr}

0800429c <RCC_AHBPeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState)
{
 800429c:	4b04      	ldr	r3, [pc, #16]	; (80042b0 <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800429e:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80042a0:	b109      	cbz	r1, 80042a6 <RCC_AHBPeriphClockCmd+0xa>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 80042a2:	4310      	orrs	r0, r2
 80042a4:	e001      	b.n	80042aa <RCC_AHBPeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 80042a6:	ea22 0000 	bic.w	r0, r2, r0
 80042aa:	6158      	str	r0, [r3, #20]
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	40021000 	andmi	r1, r2, r0

080042b4 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80042b4:	4b04      	ldr	r3, [pc, #16]	; (80042c8 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80042b6:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80042b8:	b109      	cbz	r1, 80042be <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80042ba:	4310      	orrs	r0, r2
 80042bc:	e001      	b.n	80042c2 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80042be:	ea22 0000 	bic.w	r0, r2, r0
 80042c2:	6198      	str	r0, [r3, #24]
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	40021000 	andmi	r1, r2, r0

080042cc <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 80042cc:	4b04      	ldr	r3, [pc, #16]	; (80042e0 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80042ce:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80042d0:	b109      	cbz	r1, 80042d6 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80042d2:	4310      	orrs	r0, r2
 80042d4:	e001      	b.n	80042da <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80042d6:	ea22 0000 	bic.w	r0, r2, r0
 80042da:	61d8      	str	r0, [r3, #28]
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	40021000 	andmi	r1, r2, r0

080042e4 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 80042e4:	4b04      	ldr	r3, [pc, #16]	; (80042f8 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80042e6:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80042e8:	b109      	cbz	r1, 80042ee <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80042ea:	4310      	orrs	r0, r2
 80042ec:	e001      	b.n	80042f2 <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80042ee:	ea22 0000 	bic.w	r0, r2, r0
 80042f2:	60d8      	str	r0, [r3, #12]
 80042f4:	4770      	bx	lr
 80042f6:	bf00      	nop
 80042f8:	40021000 	andmi	r1, r2, r0

080042fc <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 80042fc:	4b04      	ldr	r3, [pc, #16]	; (8004310 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80042fe:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004300:	b109      	cbz	r1, 8004306 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8004302:	4310      	orrs	r0, r2
 8004304:	e001      	b.n	800430a <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8004306:	ea22 0000 	bic.w	r0, r2, r0
 800430a:	6118      	str	r0, [r3, #16]
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	40021000 	andmi	r1, r2, r0

08004314 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8004314:	4b01      	ldr	r3, [pc, #4]	; (800431c <RCC_BackupResetCmd+0x8>)
 8004316:	6018      	str	r0, [r3, #0]
 8004318:	4770      	bx	lr
 800431a:	bf00      	nop
 800431c:	42420440 	submi	r0, r2, #64, 8	; 0x40000000

08004320 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8004320:	4b01      	ldr	r3, [pc, #4]	; (8004328 <RCC_ClockSecuritySystemCmd+0x8>)
 8004322:	6018      	str	r0, [r3, #0]
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop
 8004328:	4242004c 	submi	r0, r2, #76	; 0x4c

0800432c <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 800432c:	4b01      	ldr	r3, [pc, #4]	; (8004334 <RCC_MCOConfig+0x8>)
 800432e:	7018      	strb	r0, [r3, #0]
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	40021007 	andmi	r1, r2, r7

08004338 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8004338:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 800433a:	2b01      	cmp	r3, #1
 800433c:	4a07      	ldr	r2, [pc, #28]	; (800435c <RCC_GetFlagStatus+0x24>)
 800433e:	d101      	bne.n	8004344 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 8004340:	6813      	ldr	r3, [r2, #0]
 8004342:	e003      	b.n	800434c <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8004344:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8004346:	bf0c      	ite	eq
 8004348:	6a13      	ldreq	r3, [r2, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 800434a:	6a53      	ldrne	r3, [r2, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 800434c:	f000 001f 	and.w	r0, r0, #31
 8004350:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004354:	f000 0001 	and.w	r0, r0, #1
 8004358:	4770      	bx	lr
 800435a:	bf00      	nop
 800435c:	40021000 	andmi	r1, r2, r0

08004360 <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004360:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 8004362:	2300      	movs	r3, #0
 8004364:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8004366:	2031      	movs	r0, #49	; 0x31
 8004368:	f7ff ffe6 	bl	8004338 <RCC_GetFlagStatus>
    StartUpCounter++;  
 800436c:	9b01      	ldr	r3, [sp, #4]
 800436e:	3301      	adds	r3, #1
 8004370:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004372:	b918      	cbnz	r0, 800437c <RCC_WaitForHSEStartUp+0x1c>
 8004374:	9b01      	ldr	r3, [sp, #4]
 8004376:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800437a:	d1f4      	bne.n	8004366 <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 800437c:	2031      	movs	r0, #49	; 0x31
 800437e:	f7ff ffdb 	bl	8004338 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 8004382:	3000      	adds	r0, #0
 8004384:	bf18      	it	ne
 8004386:	2001      	movne	r0, #1
 8004388:	b003      	add	sp, #12
 800438a:	f85d fb04 	ldr.w	pc, [sp], #4

0800438e <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 800438e:	4b03      	ldr	r3, [pc, #12]	; (800439c <RCC_ClearFlag+0xe>)
 8004390:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004392:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004396:	625a      	str	r2, [r3, #36]	; 0x24
 8004398:	4770      	bx	lr
 800439a:	bf00      	nop
 800439c:	40021000 	andmi	r1, r2, r0

080043a0 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 80043a0:	4b03      	ldr	r3, [pc, #12]	; (80043b0 <RCC_GetITStatus+0x10>)
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	4218      	tst	r0, r3
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 80043a6:	bf0c      	ite	eq
 80043a8:	2000      	moveq	r0, #0
 80043aa:	2001      	movne	r0, #1
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	40021000 	andmi	r1, r2, r0

080043b4 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 80043b4:	4b01      	ldr	r3, [pc, #4]	; (80043bc <RCC_ClearITPendingBit+0x8>)
 80043b6:	7018      	strb	r0, [r3, #0]
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	4002100a 	andmi	r1, r2, sl

080043c0 <SysTick_CLKSourceConfig>:
*                         SysTick clock source.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
 80043c0:	4b04      	ldr	r3, [pc, #16]	; (80043d4 <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80043c2:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	bf0c      	ite	eq
 80043c8:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80043cc:	f022 0204 	bicne.w	r2, r2, #4
 80043d0:	601a      	str	r2, [r3, #0]
 80043d2:	4770      	bx	lr
 80043d4:	e000e010 	and	lr, r0, r0, lsl r0

080043d8 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 80043d8:	4b01      	ldr	r3, [pc, #4]	; (80043e0 <SysTick_SetReload+0x8>)
 80043da:	6058      	str	r0, [r3, #4]
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	e000e010 	and	lr, r0, r0, lsl r0

080043e4 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 80043e4:	2801      	cmp	r0, #1
 80043e6:	4b08      	ldr	r3, [pc, #32]	; (8004408 <SysTick_CounterCmd+0x24>)
 80043e8:	d103      	bne.n	80043f2 <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	f042 0201 	orr.w	r2, r2, #1
 80043f0:	e004      	b.n	80043fc <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 80043f2:	3002      	adds	r0, #2
 80043f4:	d104      	bne.n	8004400 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	f022 0201 	bic.w	r2, r2, #1
 80043fc:	601a      	str	r2, [r3, #0]
 80043fe:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8004400:	2200      	movs	r2, #0
 8004402:	609a      	str	r2, [r3, #8]
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	e000e010 	and	lr, r0, r0, lsl r0

0800440c <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 800440c:	4b04      	ldr	r3, [pc, #16]	; (8004420 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800440e:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004410:	b110      	cbz	r0, 8004418 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8004412:	f042 0202 	orr.w	r2, r2, #2
 8004416:	e001      	b.n	800441c <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8004418:	f022 0202 	bic.w	r2, r2, #2
 800441c:	601a      	str	r2, [r3, #0]
 800441e:	4770      	bx	lr
 8004420:	e000e010 	and	lr, r0, r0, lsl r0

08004424 <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 8004424:	4b01      	ldr	r3, [pc, #4]	; (800442c <SysTick_GetCounter+0x8>)
 8004426:	6898      	ldr	r0, [r3, #8]
}
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	e000e010 	and	lr, r0, r0, lsl r0

08004430 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8004430:	08c3      	lsrs	r3, r0, #3
 8004432:	2b02      	cmp	r3, #2
 8004434:	4b04      	ldr	r3, [pc, #16]	; (8004448 <SysTick_GetFlagStatus+0x18>)
  {
    statusreg = SysTick->CTRL;
 8004436:	bf0c      	ite	eq
 8004438:	681b      	ldreq	r3, [r3, #0]
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 800443a:	68db      	ldrne	r3, [r3, #12]
  }

  if ((statusreg & ((u32)1 << SysTick_FLAG)) != (u32)RESET)
 800443c:	fa23 f000 	lsr.w	r0, r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004440:	f000 0001 	and.w	r0, r0, #1
 8004444:	4770      	bx	lr
 8004446:	bf00      	nop
 8004448:	e000e010 	and	lr, r0, r0, lsl r0

0800444c <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 800444c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800444e:	4b22      	ldr	r3, [pc, #136]	; (80044d8 <USART_DeInit+0x8c>)
 8004450:	4298      	cmp	r0, r3
 8004452:	d02c      	beq.n	80044ae <USART_DeInit+0x62>
 8004454:	d808      	bhi.n	8004468 <USART_DeInit+0x1c>
 8004456:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800445a:	4298      	cmp	r0, r3
 800445c:	d017      	beq.n	800448e <USART_DeInit+0x42>
 800445e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004462:	4298      	cmp	r0, r3
 8004464:	d01b      	beq.n	800449e <USART_DeInit+0x52>
 8004466:	bd08      	pop	{r3, pc}
 8004468:	4b1c      	ldr	r3, [pc, #112]	; (80044dc <USART_DeInit+0x90>)
 800446a:	4298      	cmp	r0, r3
 800446c:	d027      	beq.n	80044be <USART_DeInit+0x72>
 800446e:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 8004472:	4298      	cmp	r0, r3
 8004474:	d12f      	bne.n	80044d6 <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8004476:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800447a:	2101      	movs	r1, #1
 800447c:	f7ff ff32 	bl	80042e4 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 8004480:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8004484:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004488:	2100      	movs	r1, #0
 800448a:	f7ff bf2b 	b.w	80042e4 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800448e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004492:	2101      	movs	r1, #1
 8004494:	f7ff ff32 	bl	80042fc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8004498:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800449c:	e016      	b.n	80044cc <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 800449e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80044a2:	2101      	movs	r1, #1
 80044a4:	f7ff ff2a 	bl	80042fc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80044a8:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80044ac:	e00e      	b.n	80044cc <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80044ae:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80044b2:	2101      	movs	r1, #1
 80044b4:	f7ff ff22 	bl	80042fc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80044b8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80044bc:	e006      	b.n	80044cc <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80044be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80044c2:	2101      	movs	r1, #1
 80044c4:	f7ff ff1a 	bl	80042fc <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80044c8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80044cc:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 80044ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80044d2:	f7ff bf13 	b.w	80042fc <RCC_APB1PeriphResetCmd>
 80044d6:	bd08      	pop	{r3, pc}
 80044d8:	40004c00 	andmi	r4, r0, r0, lsl #24
 80044dc:	40005000 	andmi	r5, r0, r0

080044e0 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80044e0:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 80044e2:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80044e4:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80044e6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 80044ea:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80044ec:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80044ee:	8203      	strh	r3, [r0, #16]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80044f0:	460d      	mov	r5, r1
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80044f2:	8983      	ldrh	r3, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80044f4:	8909      	ldrh	r1, [r1, #8]
 80044f6:	88aa      	ldrh	r2, [r5, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80044f8:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80044fc:	430a      	orrs	r2, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80044fe:	f023 030c 	bic.w	r3, r3, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004502:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004504:	041b      	lsls	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8004506:	430a      	orrs	r2, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8004508:	0c1b      	lsrs	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800450a:	4313      	orrs	r3, r2
 800450c:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 800450e:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8004510:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8004512:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8004514:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8004516:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800451a:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800451c:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800451e:	4604      	mov	r4, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8004520:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8004522:	a801      	add	r0, sp, #4
 8004524:	f7ff fe76 	bl	8004214 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8004528:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800452a:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800452c:	490d      	ldr	r1, [pc, #52]	; (8004564 <USART_Init+0x84>)
 800452e:	428c      	cmp	r4, r1
 8004530:	bf08      	it	eq
 8004532:	4613      	moveq	r3, r2
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8004534:	2119      	movs	r1, #25
 8004536:	434b      	muls	r3, r1
 8004538:	682a      	ldr	r2, [r5, #0]
 800453a:	0092      	lsls	r2, r2, #2
 800453c:	fbb3 f1f2 	udiv	r1, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 8004540:	2364      	movs	r3, #100	; 0x64
 8004542:	fbb1 f2f3 	udiv	r2, r1, r3
 8004546:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 8004548:	0910      	lsrs	r0, r2, #4
 800454a:	fb03 1110 	mls	r1, r3, r0, r1
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800454e:	0109      	lsls	r1, r1, #4
 8004550:	3132      	adds	r1, #50	; 0x32
 8004552:	fbb1 f3f3 	udiv	r3, r1, r3
 8004556:	f003 030f 	and.w	r3, r3, #15
 800455a:	431a      	orrs	r2, r3

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 800455c:	b292      	uxth	r2, r2
 800455e:	8122      	strh	r2, [r4, #8]
}
 8004560:	b007      	add	sp, #28
 8004562:	bd30      	pop	{r4, r5, pc}
 8004564:	40013800 	andmi	r3, r1, r0, lsl #16

08004568 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8004568:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800456c:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800456e:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8004570:	2300      	movs	r3, #0
 8004572:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8004574:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8004576:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8004578:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800457a:	8183      	strh	r3, [r0, #12]
 800457c:	4770      	bx	lr

0800457e <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800457e:	880b      	ldrh	r3, [r1, #0]
*                    the specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8004580:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8004582:	884c      	ldrh	r4, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8004584:	8a02      	ldrh	r2, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8004586:	4323      	orrs	r3, r4
 8004588:	888c      	ldrh	r4, [r1, #4]
 800458a:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800458c:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800458e:	4323      	orrs	r3, r4
 8004590:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8004592:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8004596:	4313      	orrs	r3, r2
 8004598:	b29b      	uxth	r3, r3
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800459a:	8203      	strh	r3, [r0, #16]
 800459c:	bd10      	pop	{r4, pc}

0800459e <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 800459e:	2300      	movs	r3, #0
 80045a0:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 80045a2:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 80045a4:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 80045a6:	80c3      	strh	r3, [r0, #6]
 80045a8:	4770      	bx	lr

080045aa <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80045aa:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80045ac:	b119      	cbz	r1, 80045b6 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80045b4:	e003      	b.n	80045be <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80045b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045ba:	041b      	lsls	r3, r3, #16
 80045bc:	0c1b      	lsrs	r3, r3, #16
 80045be:	8183      	strh	r3, [r0, #12]
 80045c0:	4770      	bx	lr

080045c2 <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80045c2:	f3c1 1342 	ubfx	r3, r1, #5, #3
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 80045c6:	b510      	push	{r4, lr}
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80045c8:	2401      	movs	r4, #1
 80045ca:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80045ce:	42a3      	cmp	r3, r4
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80045d0:	fa04 f101 	lsl.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80045d4:	d101      	bne.n	80045da <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 80045d6:	300c      	adds	r0, #12
 80045d8:	e003      	b.n	80045e2 <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80045da:	2b02      	cmp	r3, #2
  {
    usartxbase += 0x10;
 80045dc:	bf0c      	ite	eq
 80045de:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80045e0:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(vu32*)usartxbase  |= itmask;
 80045e2:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 80045e4:	b10a      	cbz	r2, 80045ea <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 80045e6:	4319      	orrs	r1, r3
 80045e8:	e001      	b.n	80045ee <USART_ITConfig+0x2c>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 80045ea:	ea23 0101 	bic.w	r1, r3, r1
 80045ee:	6001      	str	r1, [r0, #0]
 80045f0:	bd10      	pop	{r4, pc}

080045f2 <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80045f2:	8a83      	ldrh	r3, [r0, #20]
 80045f4:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 80045f6:	b10a      	cbz	r2, 80045fc <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80045f8:	4319      	orrs	r1, r3
 80045fa:	e001      	b.n	8004600 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 80045fc:	ea23 0101 	bic.w	r1, r3, r1
 8004600:	8281      	strh	r1, [r0, #20]
 8004602:	4770      	bx	lr

08004604 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8004604:	8a03      	ldrh	r3, [r0, #16]
 8004606:	f023 030f 	bic.w	r3, r3, #15
 800460a:	041b      	lsls	r3, r3, #16
 800460c:	0c1b      	lsrs	r3, r3, #16
 800460e:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8004610:	8a03      	ldrh	r3, [r0, #16]
 8004612:	b29b      	uxth	r3, r3
 8004614:	4319      	orrs	r1, r3
 8004616:	8201      	strh	r1, [r0, #16]
 8004618:	4770      	bx	lr

0800461a <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 800461a:	8983      	ldrh	r3, [r0, #12]
 800461c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004620:	041b      	lsls	r3, r3, #16
 8004622:	0c1b      	lsrs	r3, r3, #16
 8004624:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8004626:	8983      	ldrh	r3, [r0, #12]
 8004628:	b29b      	uxth	r3, r3
 800462a:	4319      	orrs	r1, r3
 800462c:	8181      	strh	r1, [r0, #12]
 800462e:	4770      	bx	lr

08004630 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8004630:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8004632:	b119      	cbz	r1, 800463c <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8004634:	b29b      	uxth	r3, r3
 8004636:	f043 0302 	orr.w	r3, r3, #2
 800463a:	e003      	b.n	8004644 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 800463c:	f023 0302 	bic.w	r3, r3, #2
 8004640:	041b      	lsls	r3, r3, #16
 8004642:	0c1b      	lsrs	r3, r3, #16
 8004644:	8183      	strh	r3, [r0, #12]
 8004646:	4770      	bx	lr

08004648 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8004648:	8a03      	ldrh	r3, [r0, #16]
 800464a:	f023 0320 	bic.w	r3, r3, #32
 800464e:	041b      	lsls	r3, r3, #16
 8004650:	0c1b      	lsrs	r3, r3, #16
 8004652:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8004654:	8a03      	ldrh	r3, [r0, #16]
 8004656:	b29b      	uxth	r3, r3
 8004658:	4319      	orrs	r1, r3
 800465a:	8201      	strh	r1, [r0, #16]
 800465c:	4770      	bx	lr

0800465e <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 800465e:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004660:	b119      	cbz	r1, 800466a <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8004662:	b29b      	uxth	r3, r3
 8004664:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004668:	e003      	b.n	8004672 <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 800466a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800466e:	041b      	lsls	r3, r3, #16
 8004670:	0c1b      	lsrs	r3, r3, #16
 8004672:	8203      	strh	r3, [r0, #16]
 8004674:	4770      	bx	lr

08004676 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8004676:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800467a:	8081      	strh	r1, [r0, #4]
 800467c:	4770      	bx	lr

0800467e <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 800467e:	8880      	ldrh	r0, [r0, #4]
}
 8004680:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8004684:	4770      	bx	lr

08004686 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8004686:	8983      	ldrh	r3, [r0, #12]
 8004688:	b29b      	uxth	r3, r3
 800468a:	f043 0301 	orr.w	r3, r3, #1
 800468e:	8183      	strh	r3, [r0, #12]
 8004690:	4770      	bx	lr

08004692 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8004692:	8b03      	ldrh	r3, [r0, #24]
 8004694:	b2db      	uxtb	r3, r3
 8004696:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8004698:	8b03      	ldrh	r3, [r0, #24]
 800469a:	b29b      	uxth	r3, r3
 800469c:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80046a0:	8301      	strh	r1, [r0, #24]
 80046a2:	4770      	bx	lr

080046a4 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 80046a4:	8b03      	ldrh	r3, [r0, #24]
 80046a6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80046aa:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80046ac:	8b03      	ldrh	r3, [r0, #24]
 80046ae:	b29b      	uxth	r3, r3
 80046b0:	4319      	orrs	r1, r3
 80046b2:	8301      	strh	r1, [r0, #24]
 80046b4:	4770      	bx	lr

080046b6 <USART_SmartCardCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80046b6:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80046b8:	b119      	cbz	r1, 80046c2 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	f043 0320 	orr.w	r3, r3, #32
 80046c0:	e003      	b.n	80046ca <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 80046c2:	f023 0320 	bic.w	r3, r3, #32
 80046c6:	041b      	lsls	r3, r3, #16
 80046c8:	0c1b      	lsrs	r3, r3, #16
 80046ca:	8283      	strh	r3, [r0, #20]
 80046cc:	4770      	bx	lr

080046ce <USART_SmartCardNACKCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80046ce:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80046d0:	b119      	cbz	r1, 80046da <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 80046d2:	b29b      	uxth	r3, r3
 80046d4:	f043 0310 	orr.w	r3, r3, #16
 80046d8:	e003      	b.n	80046e2 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 80046da:	f023 0310 	bic.w	r3, r3, #16
 80046de:	041b      	lsls	r3, r3, #16
 80046e0:	0c1b      	lsrs	r3, r3, #16
 80046e2:	8283      	strh	r3, [r0, #20]
 80046e4:	4770      	bx	lr

080046e6 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80046e6:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80046e8:	b119      	cbz	r1, 80046f2 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	f043 0308 	orr.w	r3, r3, #8
 80046f0:	e003      	b.n	80046fa <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 80046f2:	f023 0308 	bic.w	r3, r3, #8
 80046f6:	041b      	lsls	r3, r3, #16
 80046f8:	0c1b      	lsrs	r3, r3, #16
 80046fa:	8283      	strh	r3, [r0, #20]
 80046fc:	4770      	bx	lr

080046fe <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 80046fe:	8a83      	ldrh	r3, [r0, #20]
 8004700:	f023 0304 	bic.w	r3, r3, #4
 8004704:	041b      	lsls	r3, r3, #16
 8004706:	0c1b      	lsrs	r3, r3, #16
 8004708:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 800470a:	8a83      	ldrh	r3, [r0, #20]
 800470c:	b29b      	uxth	r3, r3
 800470e:	4319      	orrs	r1, r3
 8004710:	8281      	strh	r1, [r0, #20]
 8004712:	4770      	bx	lr

08004714 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8004714:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8004716:	b119      	cbz	r1, 8004720 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8004718:	b29b      	uxth	r3, r3
 800471a:	f043 0302 	orr.w	r3, r3, #2
 800471e:	e003      	b.n	8004728 <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8004720:	f023 0302 	bic.w	r3, r3, #2
 8004724:	041b      	lsls	r3, r3, #16
 8004726:	0c1b      	lsrs	r3, r3, #16
 8004728:	8283      	strh	r3, [r0, #20]
 800472a:	4770      	bx	lr

0800472c <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 800472c:	8803      	ldrh	r3, [r0, #0]
 800472e:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004730:	bf0c      	ite	eq
 8004732:	2000      	moveq	r0, #0
 8004734:	2001      	movne	r0, #1
 8004736:	4770      	bx	lr

08004738 <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 8004738:	43c9      	mvns	r1, r1
 800473a:	b289      	uxth	r1, r1
 800473c:	8001      	strh	r1, [r0, #0]
 800473e:	4770      	bx	lr

08004740 <USART_GetITStatus>:
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 8004740:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8004742:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8004746:	f001 031f 	and.w	r3, r1, #31
 800474a:	2201      	movs	r2, #1
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 800474c:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800474e:	fa02 f203 	lsl.w	r2, r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8004752:	d101      	bne.n	8004758 <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8004754:	8983      	ldrh	r3, [r0, #12]
 8004756:	e003      	b.n	8004760 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8004758:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 800475a:	bf0c      	ite	eq
 800475c:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800475e:	8a83      	ldrhne	r3, [r0, #20]
 8004760:	b29b      	uxth	r3, r3
 8004762:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8004764:	8802      	ldrh	r2, [r0, #0]
 8004766:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8004768:	b143      	cbz	r3, 800477c <USART_GetITStatus+0x3c>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 800476a:	2301      	movs	r3, #1
 800476c:	0a09      	lsrs	r1, r1, #8
 800476e:	fa03 f101 	lsl.w	r1, r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8004772:	4211      	tst	r1, r2
  {
    bitstatus = SET;
 8004774:	bf0c      	ite	eq
 8004776:	2000      	moveq	r0, #0
 8004778:	2001      	movne	r0, #1
 800477a:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 800477c:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 800477e:	bd10      	pop	{r4, pc}

08004780 <USART_ClearITPendingBit>:
  assert_param(IS_USART_CLEAR_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
 8004780:	0a09      	lsrs	r1, r1, #8
 8004782:	2301      	movs	r3, #1
 8004784:	408b      	lsls	r3, r1
  USARTx->SR = (u16)~itmask;
 8004786:	43db      	mvns	r3, r3
 8004788:	b29b      	uxth	r3, r3
 800478a:	8003      	strh	r3, [r0, #0]
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop

08004790 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8004790:	bf30      	wfi
    BX r14
 8004792:	4770      	bx	lr

08004794 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8004794:	bf20      	wfe
    BX r14
 8004796:	4770      	bx	lr

08004798 <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 8004798:	bf40      	sev
    BX r14
 800479a:	4770      	bx	lr

0800479c <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 800479c:	f3bf 8f6f 	isb	sy
    BX r14
 80047a0:	4770      	bx	lr

080047a2 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 80047a2:	f3bf 8f4f 	dsb	sy
    BX r14
 80047a6:	4770      	bx	lr

080047a8 <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 80047a8:	f3bf 8f5f 	dmb	sy
    BX r14
 80047ac:	4770      	bx	lr

080047ae <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 80047ae:	df01      	svc	1
    BX r14
 80047b0:	4770      	bx	lr

080047b2 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 80047b2:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 80047b6:	4770      	bx	lr

080047b8 <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 80047b8:	f380 8814 	msr	CONTROL, r0
  ISB
 80047bc:	f3bf 8f6f 	isb	sy
  BX r14
 80047c0:	4770      	bx	lr

080047c2 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 80047c2:	f3ef 8009 	mrs	r0, PSP
  BX r14
 80047c6:	4770      	bx	lr

080047c8 <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 80047c8:	f380 8809 	msr	PSP, r0
    BX r14
 80047cc:	4770      	bx	lr

080047ce <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 80047ce:	f3ef 8008 	mrs	r0, MSP
  BX r14
 80047d2:	4770      	bx	lr

080047d4 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 80047d4:	f380 8808 	msr	MSP, r0
    BX r14
 80047d8:	4770      	bx	lr

080047da <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 80047da:	b672      	cpsid	i
  BX r14
 80047dc:	4770      	bx	lr

080047de <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 80047de:	b662      	cpsie	i
  BX r14
 80047e0:	4770      	bx	lr

080047e2 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 80047e2:	b671      	cpsid	f
  BX r14
 80047e4:	4770      	bx	lr

080047e6 <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 80047e6:	b661      	cpsie	f
  BX r14
 80047e8:	4770      	bx	lr

080047ea <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 80047ea:	f380 8811 	msr	BASEPRI, r0
  BX r14
 80047ee:	4770      	bx	lr

080047f0 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 80047f0:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 80047f4:	4770      	bx	lr

080047f6 <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 80047f6:	ba40      	rev16	r0, r0
  BX r14
 80047f8:	4770      	bx	lr

080047fa <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 80047fa:	ba00      	rev	r0, r0
  BX r14
 80047fc:	4770      	bx	lr
	...

08004800 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8004800:	4668      	mov	r0, sp
 8004802:	f020 0107 	bic.w	r1, r0, #7
 8004806:	468d      	mov	sp, r1
 8004808:	b519      	push	{r0, r3, r4, lr}
 800480a:	4a0c      	ldr	r2, [pc, #48]	; (800483c <Reset_Handler+0x3c>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 800480c:	480c      	ldr	r0, [pc, #48]	; (8004840 <Reset_Handler+0x40>)
    {
        *(pulDest++) = *(pulSrc++);
 800480e:	4c0d      	ldr	r4, [pc, #52]	; (8004844 <Reset_Handler+0x44>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8004810:	2300      	movs	r3, #0
 8004812:	1899      	adds	r1, r3, r2
 8004814:	4281      	cmp	r1, r0
 8004816:	d203      	bcs.n	8004820 <Reset_Handler+0x20>
    {
        *(pulDest++) = *(pulSrc++);
 8004818:	5919      	ldr	r1, [r3, r4]
 800481a:	5099      	str	r1, [r3, r2]
 800481c:	3304      	adds	r3, #4
 800481e:	e7f8      	b.n	8004812 <Reset_Handler+0x12>

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8004820:	4b09      	ldr	r3, [pc, #36]	; (8004848 <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8004822:	4a0a      	ldr	r2, [pc, #40]	; (800484c <Reset_Handler+0x4c>)
    {
        *(pulDest++) = 0;
 8004824:	2100      	movs	r1, #0
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8004826:	4293      	cmp	r3, r2
 8004828:	d202      	bcs.n	8004830 <Reset_Handler+0x30>
    {
        *(pulDest++) = 0;
 800482a:	f843 1b04 	str.w	r1, [r3], #4
 800482e:	e7fa      	b.n	8004826 <Reset_Handler+0x26>
    }

    //
    // Call the application's entry point.
    //
    main();
 8004830:	f000 f80e 	bl	8004850 <main>
}
 8004834:	e8bd 4019 	ldmia.w	sp!, {r0, r3, r4, lr}
 8004838:	4685      	mov	sp, r0
 800483a:	4770      	bx	lr
 800483c:	20000000 	andcs	r0, r0, r0
 8004840:	20000010 	andcs	r0, r0, r0, lsl r0
 8004844:	0800494c 	stmdaeq	r0, {r2, r3, r6, r8, fp, lr}
 8004848:	20000010 	andcs	r0, r0, r0, lsl r0
 800484c:	20000040 	andcs	r0, r0, r0, asr #32

08004850 <main>:




int main(void)
{
 8004850:	b508      	push	{r3, lr}
    /* System Clocks Configuration */
	RCC_Configuration();
 8004852:	f7fe fcc1 	bl	80031d8 <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8004856:	f7fe fd01 	bl	800325c <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 800485a:	f7fe fd26 	bl	80032aa <GPIO_Configuration>

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 800485e:	f7fe fd67 	bl	8003330 <SysTick_Configuration>

	DXL_init(1000000);
 8004862:	4829      	ldr	r0, [pc, #164]	; (8004908 <main+0xb8>)
 8004864:	f7fe fea8 	bl	80035b8 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 8004868:	4b28      	ldr	r3, [pc, #160]	; (800490c <main+0xbc>)
 800486a:	2002      	movs	r0, #2
 800486c:	6819      	ldr	r1, [r3, #0]
 800486e:	f7fe fda6 	bl	80033be <USART_Configuration>


	TxDString(" HELLO :)\n\r");
 8004872:	4827      	ldr	r0, [pc, #156]	; (8004910 <main+0xc0>)
 8004874:	f7fe fd74 	bl	8003360 <TxDString>
	DXL_RX_com_buf[14] = 0;
 8004878:	4b26      	ldr	r3, [pc, #152]	; (8004914 <main+0xc4>)
 800487a:	2200      	movs	r2, #0
 800487c:	739a      	strb	r2, [r3, #14]

	while(1)
	{
		mDelay(1000);
 800487e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004882:	f7fe fd97 	bl	80033b4 <mDelay>

		TxDString("sending \n \r");
 8004886:	4824      	ldr	r0, [pc, #144]	; (8004918 <main+0xc8>)
 8004888:	f7fe fd6a 	bl	8003360 <TxDString>
		DXL_read_byte(0x10, 0x02);
 800488c:	2010      	movs	r0, #16
 800488e:	2102      	movs	r1, #2
 8004890:	f7fe fe24 	bl	80034dc <DXL_read_byte>

		TxArray(DXL_RX_com_buf, 10);
 8004894:	210a      	movs	r1, #10
 8004896:	481f      	ldr	r0, [pc, #124]	; (8004914 <main+0xc4>)
 8004898:	f7fe fd6b 	bl	8003372 <TxArray>
		TxDString("\n \r");
 800489c:	481f      	ldr	r0, [pc, #124]	; (800491c <main+0xcc>)
 800489e:	f7fe fd5f 	bl	8003360 <TxDString>

		DXL_send_word(10, 0x20, 2040);
 80048a2:	2120      	movs	r1, #32
 80048a4:	f44f 62ff 	mov.w	r2, #2040	; 0x7f8
 80048a8:	200a      	movs	r0, #10
 80048aa:	f7fe fde9 	bl	8003480 <DXL_send_word>
		TxDString("\n \r");
 80048ae:	481b      	ldr	r0, [pc, #108]	; (800491c <main+0xcc>)
 80048b0:	f7fe fd56 	bl	8003360 <TxDString>

		mDelay(1000);
 80048b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048b8:	f7fe fd7c 	bl	80033b4 <mDelay>

		DXL_send_word(10, 0x20, 1024);
 80048bc:	200a      	movs	r0, #10
 80048be:	2120      	movs	r1, #32
 80048c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048c4:	f7fe fddc 	bl	8003480 <DXL_send_word>
		//mDelay(1);
		DXL_send_word(8, 30, 1023);
 80048c8:	211e      	movs	r1, #30
 80048ca:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80048ce:	2008      	movs	r0, #8
 80048d0:	f7fe fdd6 	bl	8003480 <DXL_send_word>
		//TxArray(DXL_TX_com_buf, 9);
		//TxDString("\n \r");
		mDelay(1000);
 80048d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048d8:	f7fe fd6c 	bl	80033b4 <mDelay>

		DXL_send_word(10, 0x20, 1023);
 80048dc:	2120      	movs	r1, #32
 80048de:	f240 32ff 	movw	r2, #1023	; 0x3ff
 80048e2:	200a      	movs	r0, #10
 80048e4:	f7fe fdcc 	bl	8003480 <DXL_send_word>

		mDelay(1000);
 80048e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80048ec:	f7fe fd62 	bl	80033b4 <mDelay>
		DXL_send_word(10, 0x20, 0);
 80048f0:	200a      	movs	r0, #10
 80048f2:	2120      	movs	r1, #32
 80048f4:	2200      	movs	r2, #0
 80048f6:	f7fe fdc3 	bl	8003480 <DXL_send_word>
		//mDelay(1);
		DXL_send_word(8, 30, 0);
 80048fa:	2008      	movs	r0, #8
 80048fc:	211e      	movs	r1, #30
 80048fe:	2200      	movs	r2, #0
 8004900:	f7fe fdbe 	bl	8003480 <DXL_send_word>
 8004904:	e7bb      	b.n	800487e <main+0x2e>
 8004906:	bf00      	nop
 8004908:	000f4240 	andeq	r4, pc, r0, asr #4
 800490c:	20000000 	andcs	r0, r0, r0
 8004910:	08004934 	stmdaeq	r0, {r2, r4, r5, r8, fp, lr}
 8004914:	2000002c 	andcs	r0, r0, ip, lsr #32
 8004918:	08004940 	stmdaeq	r0, {r6, r8, fp, lr}
 800491c:	08004948 	stmdaeq	r0, {r3, r6, r8, fp, lr}

08004920 <APBAHBPrescTable>:
 8004920:	00000000 	andeq	r0, r0, r0
 8004924:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
 8004928:	04030201 	streq	r0, [r3], #-513	; 0xfffffdff
 800492c:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

08004930 <ADCPrescTable>:
 8004930:	08060402 	stmdaeq	r6, {r1, sl}
 8004934:	4c454820 	mcrrmi	8, 2, r4, r5, cr0
 8004938:	3a204f4c 	bcc	8818670 <_etext+0x813d24>
 800493c:	000d0a29 	andeq	r0, sp, r9, lsr #20
 8004940:	646e6573 	strbtvs	r6, [lr], #-1395	; 0xfffffa8d
 8004944:	20676e69 	rsbcs	r6, r7, r9, ror #28
 8004948:	000d200a 	andeq	r2, sp, sl

Disassembly of section .data:

20000000 <Baudrate_PC>:
20000000:	0000e100 	andeq	lr, r0, r0, lsl #2

20000004 <id>:
20000004:	00000001 	andeq	r0, r0, r1

20000006 <GoalPos>:
20000006:	03ff0000 	mvnseq	r0, #0
	...

2000000c <Baudrate_DXL>:
2000000c:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .bss:

20000010 <_sbss>:
20000010:	00000000 	andeq	r0, r0, r0

20000014 <gw1msCounter>:
20000014:	00000000 	andeq	r0, r0, r0

20000018 <DXL_TX_com_buf>:
	...

20000028 <DXL_RX_buff_index>:
20000028:	00000000 	andeq	r0, r0, r0

2000002c <DXL_RX_com_buf>:
	...

2000003c <DXL_TX_buff_index>:
2000003c:	00000000 	andeq	r0, r0, r0

Disassembly of section ._usrstack:

20000040 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
   4:	32332820 	eorscc	r2, r3, #32, 16	; 0x200000
   8:	7469622d 	strbtvc	r6, [r9], #-557	; 0xfffffdd3
   c:	4d524120 	ldfmie	f4, [r2, #-128]	; 0xffffff80
  10:	42414520 	submi	r4, r1, #32, 10	; 0x8000000
  14:	6f542049 	svcvs	0x00542049
  18:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  1c:	206e6961 	rsbcs	r6, lr, r1, ror #18
  20:	2d53424a 	lfmcs	f4, 2, [r3, #-296]	; 0xfffffed8
  24:	414f4c46 	cmpmi	pc, r6, asr #24
  28:	4f495f54 	svcmi	0x00495f54
  2c:	5847532d 	stmdapl	r7, {r0, r2, r3, r5, r8, r9, ip, lr}^
  30:	54494c58 	strbpl	r4, [r9], #-3160	; 0xfffff3a8
  34:	4c4d5f45 	mcrrmi	15, 4, r5, sp, cr5
  38:	3130322d 	teqcc	r0, sp, lsr #4
  3c:	35302e34 	ldrcc	r2, [r0, #-3636]!	; 0xfffff1cc
  40:	2d38322d 	lfmcs	f3, 4, [r8, #-180]!	; 0xffffff4c
  44:	31303276 	teqcc	r0, r6, ror r2
  48:	35302e33 	ldrcc	r2, [r0, #-3635]!	; 0xfffff1cd
  4c:	2d36332d 	ldccs	3, cr3, [r6, #-180]!	; 0xffffff4c
  50:	39663367 	stmdbcc	r6!, {r0, r1, r2, r5, r6, r8, r9, ip, sp}^
  54:	34343933 	ldrtcc	r3, [r4], #-2355	; 0xfffff6cd
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	20332e38 	eorscs	r2, r3, r8, lsr lr
  60:	34313032 	ldrtcc	r3, [r1], #-50	; 0xffffffce
  64:	30323330 	eorscc	r3, r2, r0, lsr r3
  68:	72702820 	rsbsvc	r2, r0, #32, 16	; 0x200000
  6c:	6c657265 	sfmvs	f7, 2, [r5], #-404	; 0xfffffe6c
  70:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  74:	Address 0x0000000000000074 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  14:	00000014 	andeq	r0, r0, r4, lsl r0
  18:	08004850 	stmdaeq	r0, {r4, r6, fp, lr}
  1c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	04980002 	ldreq	r0, [r8], #2
  30:	00040000 	andeq	r0, r4, r0
  34:	00000000 	andeq	r0, r0, r0
  38:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
  3c:	0000008e 	andeq	r0, r0, lr, lsl #1
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	0a020002 	beq	8005c <__Stack_Size+0x7fc5c>
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	080031d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip, sp}
  5c:	0000016a 	andeq	r0, r0, sl, ror #2
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	11230002 	teqne	r3, r2
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
  7c:	000000f8 	strdeq	r0, [r0], -r8
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	16b90002 	ldrtne	r0, [r9], r2
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	0800343c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip, sp}
  9c:	00000180 	andeq	r0, r0, r0, lsl #3
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	1d950002 	ldcne	0, cr0, [r5, #8]
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	080035bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip, sp}
  bc:	00000478 	andeq	r0, r0, r8, ror r4
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	264c0002 	strbcs	r0, [ip], -r2
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	08003a34 	stmdaeq	r0, {r2, r4, r5, r9, fp, ip, sp}
  dc:	00000262 	andeq	r0, r0, r2, ror #4
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	2d930002 	ldccs	0, cr0, [r3, #8]
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
  fc:	00000320 	andeq	r0, r0, r0, lsr #6
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	36f90002 	ldrbtcc	r0, [r9], r2
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	08003fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
 11c:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	39bf0002 	ldmibcc	pc!, {r1}	; <UNPREDICTABLE>
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08004080 	stmdaeq	r0, {r7, lr}
 13c:	00000340 	andeq	r0, r0, r0, asr #6
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	42300002 	eorsmi	r0, r0, #2
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	080043c0 	stmdaeq	r0, {r6, r7, r8, r9, lr}
 15c:	0000008c 	andeq	r0, r0, ip, lsl #1
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	443b0002 	ldrtmi	r0, [fp], #-2
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	0800444c 	stmdaeq	r0, {r2, r3, r6, sl, lr}
 17c:	00000342 	andeq	r0, r0, r2, asr #6
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	4e650002 	cdpmi	0, 6, cr0, cr5, cr2, {0}
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	08004790 	stmdaeq	r0, {r4, r7, r8, r9, sl, lr}
 19c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	4ef70002 	cdpmi	0, 15, cr0, cr7, cr2, {0}
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004800 	stmdaeq	r0, {fp, lr}
 1bc:	00000050 	andeq	r0, r0, r0, asr r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000494 	muleq	r0, r4, r4
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	000000e7 	andeq	r0, r0, r7, ror #1
      10:	00000001 	andeq	r0, r0, r1
      14:	00013400 	andeq	r3, r1, r0, lsl #8
	...
      24:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      28:	00000242 	andeq	r0, r0, r2, asr #4
      2c:	7a050202 	bvc	14083c <__Stack_Size+0x14043c>
      30:	02000001 	andeq	r0, r0, #1
      34:	00930601 	addseq	r0, r3, r1, lsl #12
      38:	75030000 	strvc	r0, [r3, #-0]
      3c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
      40:	00004527 	andeq	r4, r0, r7, lsr #10
      44:	07040200 	streq	r0, [r4, -r0, lsl #4]
      48:	000000b9 	strheq	r0, [r0], -r9
      4c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
      50:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
      54:	02000000 	andeq	r0, r0, #0
      58:	00cb0702 	sbceq	r0, fp, r2, lsl #14
      5c:	75030000 	strvc	r0, [r3, #-0]
      60:	29020038 	stmdbcs	r2, {r3, r4, r5}
      64:	00000068 	andeq	r0, r0, r8, rrx
      68:	91080102 	tstls	r8, r2, lsl #2
      6c:	04000000 	streq	r0, [r0], #-0
      70:	00000080 	andeq	r0, r0, r0, lsl #1
      74:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
      78:	45050000 	strmi	r0, [r5, #-0]
      7c:	03000000 	movweq	r0, #0
      80:	00387576 	eorseq	r7, r8, r6, ror r5
      84:	008a3102 	addeq	r3, sl, r2, lsl #2
      88:	68050000 	stmdavs	r5, {}	; <UNPREDICTABLE>
      8c:	02000000 	andeq	r0, r0, #0
      90:	02040704 	andeq	r0, r4, #4, 14	; 0x100000
      94:	a3060000 	movwge	r0, #24576	; 0x6000
      98:	01000001 	tsteq	r0, r1
      9c:	00028f31 	andeq	r8, r2, r1, lsr pc
      a0:	00485000 	subeq	r5, r8, r0
      a4:	0000d008 	andeq	sp, r0, r8
      a8:	8f9c0100 	svchi	0x009c0100
      ac:	07000002 	streq	r0, [r0, -r2]
      b0:	08004856 	stmdaeq	r0, {r1, r2, r4, r6, fp, lr}
      b4:	000003e9 	andeq	r0, r0, r9, ror #7
      b8:	00485a07 	subeq	r5, r8, r7, lsl #20
      bc:	0003f008 	andeq	pc, r3, r8
      c0:	485e0700 	ldmdami	lr, {r8, r9, sl}^
      c4:	03f70800 	mvnseq	r0, #0, 16
      c8:	62070000 	andvs	r0, r7, #0
      cc:	fe080048 	cdp2	0, 0, cr0, cr8, cr8, {2}
      d0:	08000003 	stmdaeq	r0, {r0, r1}
      d4:	08004868 	stmdaeq	r0, {r3, r5, r6, fp, lr}
      d8:	00000405 	andeq	r0, r0, r5, lsl #8
      dc:	000000ea 	andeq	r0, r0, sl, ror #1
      e0:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
      e4:	0f42400c 	svceq	0x0042400c
      e8:	72080000 	andvc	r0, r8, #0
      ec:	16080048 	strne	r0, [r8], -r8, asr #32
      f0:	fd000004 	stc2	0, cr0, [r0, #-16]
      f4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
      f8:	32015001 	andcc	r5, r1, #1
      fc:	48780800 	ldmdami	r8!, {fp}^
     100:	042c0800 	strteq	r0, [ip], #-2048	; 0xfffff800
     104:	01140000 	tsteq	r4, r0
     108:	01090000 	mrseq	r0, (UNDEF: 9)
     10c:	34030550 	strcc	r0, [r3], #-1360	; 0xfffffab0
     110:	00080049 	andeq	r0, r8, r9, asr #32
     114:	00488608 	subeq	r8, r8, r8, lsl #12
     118:	00044308 	andeq	r4, r4, r8, lsl #6
     11c:	00012900 	andeq	r2, r1, r0, lsl #18
     120:	50010900 	andpl	r0, r1, r0, lsl #18
     124:	03e80a03 	mvneq	r0, #12288	; 0x3000
     128:	488c0800 	stmmi	ip, {fp}
     12c:	042c0800 	strteq	r0, [ip], #-2048	; 0xfffff800
     130:	01400000 	mrseq	r0, (UNDEF: 64)
     134:	01090000 	mrseq	r0, (UNDEF: 9)
     138:	40030550 	andmi	r0, r3, r0, asr r5
     13c:	00080049 	andeq	r0, r8, r9, asr #32
     140:	00489408 	subeq	r9, r8, r8, lsl #8
     144:	00045408 	andeq	r5, r4, r8, lsl #8
     148:	00015800 	andeq	r5, r1, r0, lsl #16
     14c:	51010900 	tstpl	r1, r0, lsl #18
     150:	01093201 	tsteq	r9, r1, lsl #4
     154:	00400150 	subeq	r0, r0, r0, asr r1
     158:	00489c08 	subeq	r9, r8, r8, lsl #24
     15c:	00046a08 	andeq	r6, r4, r8, lsl #20
     160:	00016b00 	andeq	r6, r1, r0, lsl #22
     164:	51010900 	tstpl	r1, r0, lsl #18
     168:	08003a01 	stmdaeq	r0, {r0, r9, fp, ip, sp}
     16c:	080048a2 	stmdaeq	r0, {r1, r5, r7, fp, lr}
     170:	0000042c 	andeq	r0, r0, ip, lsr #8
     174:	00000182 	andeq	r0, r0, r2, lsl #3
     178:	05500109 	ldrbeq	r0, [r0, #-265]	; 0xfffffef7
     17c:	00494803 	subeq	r4, r9, r3, lsl #16
     180:	ae080008 	cdpge	0, 0, cr0, cr8, cr8, {0}
     184:	80080048 	andhi	r0, r8, r8, asr #32
     188:	a2000004 	andge	r0, r0, #4
     18c:	09000001 	stmdbeq	r0, {r0}
     190:	0a035201 	beq	d499c <__Stack_Size+0xd459c>
     194:	010907f8 	strdeq	r0, [r9, -r8]
     198:	20080251 	andcs	r0, r8, r1, asr r2
     19c:	01500109 	cmpeq	r0, r9, lsl #2
     1a0:	b408003a 	strlt	r0, [r8], #-58	; 0xffffffc6
     1a4:	2c080048 	stccs	0, cr0, [r8], {72}	; 0x48
     1a8:	b9000004 	stmdblt	r0, {r2}
     1ac:	09000001 	stmdbeq	r0, {r0}
     1b0:	03055001 	movweq	r5, #20481	; 0x5001
     1b4:	08004948 	stmdaeq	r0, {r3, r6, r8, fp, lr}
     1b8:	48bc0800 	ldmmi	ip!, {fp}
     1bc:	04430800 	strbeq	r0, [r3], #-2048	; 0xfffff800
     1c0:	01ce0000 	biceq	r0, lr, r0
     1c4:	01090000 	mrseq	r0, (UNDEF: 9)
     1c8:	e80a0350 	stmda	sl, {r4, r6, r8, r9}
     1cc:	c8080003 	stmdagt	r8, {r0, r1}
     1d0:	80080048 	andhi	r0, r8, r8, asr #32
     1d4:	ee000004 	cdp	0, 0, cr0, cr0, cr4, {0}
     1d8:	09000001 	stmdbeq	r0, {r0}
     1dc:	0a035201 	beq	d49e8 <__Stack_Size+0xd45e8>
     1e0:	01090400 	tsteq	r9, r0, lsl #8
     1e4:	20080251 	andcs	r0, r8, r1, asr r2
     1e8:	01500109 	cmpeq	r0, r9, lsl #2
     1ec:	d408003a 	strle	r0, [r8], #-58	; 0xffffffc6
     1f0:	80080048 	andhi	r0, r8, r8, asr #32
     1f4:	0d000004 	stceq	0, cr0, [r0, #-16]
     1f8:	09000002 	stmdbeq	r0, {r1}
     1fc:	0a035201 	beq	d4a08 <__Stack_Size+0xd4608>
     200:	010903ff 	strdeq	r0, [r9, -pc]
     204:	094e0151 	stmdbeq	lr, {r0, r4, r6, r8}^
     208:	38015001 	stmdacc	r1, {r0, ip, lr}
     20c:	48dc0800 	ldmmi	ip, {fp}^
     210:	04430800 	strbeq	r0, [r3], #-2048	; 0xfffff800
     214:	02220000 	eoreq	r0, r2, #0
     218:	01090000 	mrseq	r0, (UNDEF: 9)
     21c:	e80a0350 	stmda	sl, {r4, r6, r8, r9}
     220:	e8080003 	stmda	r8, {r0, r1}
     224:	80080048 	andhi	r0, r8, r8, asr #32
     228:	42000004 	andmi	r0, r0, #4
     22c:	09000002 	stmdbeq	r0, {r1}
     230:	0a035201 	beq	d4a3c <__Stack_Size+0xd463c>
     234:	010903ff 	strdeq	r0, [r9, -pc]
     238:	20080251 	andcs	r0, r8, r1, asr r2
     23c:	01500109 	cmpeq	r0, r9, lsl #2
     240:	f008003a 			; <UNDEFINED> instruction: 0xf008003a
     244:	43080048 	movwmi	r0, #32840	; 0x8048
     248:	57000004 	strpl	r0, [r0, -r4]
     24c:	09000002 	stmdbeq	r0, {r1}
     250:	0a035001 	beq	d425c <__Stack_Size+0xd3e5c>
     254:	080003e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9}
     258:	080048fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, fp, lr}
     25c:	00000480 	andeq	r0, r0, r0, lsl #9
     260:	00000275 	andeq	r0, r0, r5, ror r2
     264:	01520109 	cmpeq	r2, r9, lsl #2
     268:	51010930 	tstpl	r1, r0, lsr r9
     26c:	09200802 	stmdbeq	r0!, {r1, fp}
     270:	3a015001 	bcc	5427c <__Stack_Size+0x53e7c>
     274:	49040a00 	stmdbmi	r4, {r9, fp}
     278:	04800800 	streq	r0, [r0], #2048	; 0x800
     27c:	01090000 	mrseq	r0, (UNDEF: 9)
     280:	09300152 	ldmdbeq	r0!, {r1, r4, r6, r8}
     284:	4e015101 	adfmis	f5, f1, f1
     288:	01500109 	cmpeq	r0, r9, lsl #2
     28c:	0b000038 	bleq	374 <_Minimum_Stack_Size+0x274>
     290:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     294:	9f0c0074 	svcls	0x000c0074
     298:	01000000 	mrseq	r0, (UNDEF: 0)
     29c:	0031346b 	eorseq	r3, r1, fp, ror #8
     2a0:	00001408 	andeq	r1, r0, r8, lsl #8
     2a4:	0d9c0100 	ldfeqs	f0, [ip]
     2a8:	00000234 	andeq	r0, r0, r4, lsr r2
     2ac:	006f1803 	rsbeq	r1, pc, r3, lsl #16
     2b0:	7f0e0000 	svcvc	0x000e0000
     2b4:	c2000000 	andgt	r0, r0, #0
     2b8:	0f000002 	svceq	0x00000002
     2bc:	0000008f 	andeq	r0, r0, pc, lsl #1
     2c0:	710d000e 	tstvc	sp, lr
     2c4:	04000000 	streq	r0, [r0], #-0
     2c8:	0002cd14 	andeq	ip, r2, r4, lsl sp
     2cc:	02b20500 	adcseq	r0, r2, #0, 10
     2d0:	5e0e0000 	cdppl	0, 0, cr0, cr14, cr0, {0}
     2d4:	e2000000 	and	r0, r0, #0
     2d8:	0f000002 	svceq	0x00000002
     2dc:	0000008f 	andeq	r0, r0, pc, lsl #1
     2e0:	0d1000ff 	ldceq	0, cr0, [r0, #-1020]	; 0xfffffc04
     2e4:	01000002 	tsteq	r0, r2
     2e8:	0002f318 	andeq	pc, r2, r8, lsl r3	; <UNPREDICTABLE>
     2ec:	00030500 	andeq	r0, r3, r0, lsl #10
     2f0:	05000000 	streq	r0, [r0, #-0]
     2f4:	000002d2 	ldrdeq	r0, [r0], -r2
     2f8:	00000f10 	andeq	r0, r0, r0, lsl pc
     2fc:	09190100 	ldmdbeq	r9, {r8}
     300:	05000003 	streq	r0, [r0, #-3]
     304:	00000003 	andeq	r0, r0, r3
     308:	005e0500 	subseq	r0, lr, r0, lsl #10
     30c:	84100000 	ldrhi	r0, [r0], #-0
     310:	01000001 	tsteq	r0, r1
     314:	00030919 	andeq	r0, r3, r9, lsl r9
     318:	00030500 	andeq	r0, r3, r0, lsl #10
     31c:	10000000 	andne	r0, r0, r0
     320:	00000026 	andeq	r0, r0, r6, lsr #32
     324:	003a1b01 	eorseq	r1, sl, r1, lsl #22
     328:	03050000 	movweq	r0, #20480	; 0x5000
     32c:	2000000c 	andcs	r0, r0, ip
     330:	00024b10 	andeq	r4, r2, r0, lsl fp
     334:	3a1c0100 	bcc	70073c <__Stack_Size+0x70033c>
     338:	05000000 	streq	r0, [r0, #-0]
     33c:	00000003 	andeq	r0, r0, r3
     340:	025d1020 	subseq	r1, sp, #32
     344:	1d010000 	stcne	0, cr0, [r1, #-0]
     348:	0000006f 	andeq	r0, r0, pc, rrx
     34c:	00000305 	andeq	r0, r0, r5, lsl #6
     350:	4c0e0000 	stcmi	0, cr0, [lr], {-0}
     354:	62000000 	andvs	r0, r0, #0
     358:	0f000003 	svceq	0x00000003
     35c:	0000008f 	andeq	r0, r0, pc, lsl #1
     360:	2c100001 	ldccs	0, cr0, [r0], {1}
     364:	01000002 	tsteq	r0, r2
     368:	0003521e 	andeq	r5, r3, lr, lsl r2
     36c:	06030500 	streq	r0, [r3], -r0, lsl #10
     370:	10200000 	eorne	r0, r0, r0
     374:	0000019a 	muleq	r0, sl, r1
     378:	004c2001 	subeq	r2, ip, r1
     37c:	03050000 	movweq	r0, #20480	; 0x5000
     380:	00000000 	andeq	r0, r0, r0
     384:	00008510 	andeq	r8, r0, r0, lsl r5
     388:	4c210100 	stfmis	f0, [r1], #-0
     38c:	05000000 	streq	r0, [r0, #-0]
     390:	00000003 	andeq	r0, r0, r3
     394:	02571000 	subseq	r1, r7, #0
     398:	22010000 	andcs	r0, r1, #0
     39c:	0000005e 	andeq	r0, r0, lr, asr r0
     3a0:	00000305 	andeq	r0, r0, r5, lsl #6
     3a4:	c3100000 	tstgt	r0, #0
     3a8:	01000001 	tsteq	r0, r1
     3ac:	00005e23 	andeq	r5, r0, r3, lsr #28
     3b0:	00030500 	andeq	r0, r3, r0, lsl #10
     3b4:	11000000 	mrsne	r0, (UNDEF: 0)
     3b8:	01006469 	tsteq	r0, r9, ror #8
     3bc:	00005e24 	andeq	r5, r0, r4, lsr #28
     3c0:	04030500 	streq	r0, [r3], #-1280	; 0xfffffb00
     3c4:	10200000 	eorne	r0, r0, r0
     3c8:	000001a8 	andeq	r0, r0, r8, lsr #3
     3cc:	005e2501 	subseq	r2, lr, r1, lsl #10
     3d0:	03050000 	movweq	r0, #20480	; 0x5000
     3d4:	00000000 	andeq	r0, r0, r0
     3d8:	00005710 	andeq	r5, r0, r0, lsl r7
     3dc:	5e250100 	sufpls	f0, f5, f0
     3e0:	05000000 	streq	r0, [r0, #-0]
     3e4:	00000003 	andeq	r0, r0, r3
     3e8:	01cb1200 	biceq	r1, fp, r0, lsl #4
     3ec:	0c050000 	stceq	0, cr0, [r5], {-0}
     3f0:	0001f112 	andeq	pc, r1, r2, lsl r1	; <UNPREDICTABLE>
     3f4:	120d0500 	andne	r0, sp, #0, 10
     3f8:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
     3fc:	41120e05 	tstmi	r2, r5, lsl #28
     400:	05000000 	streq	r0, [r0, #-0]
     404:	00de130f 	sbcseq	r1, lr, pc, lsl #6
     408:	0a040000 	beq	100410 <__Stack_Size+0x100010>
     40c:	00000416 	andeq	r0, r0, r6, lsl r4
     410:	00003a14 	andeq	r3, r0, r4, lsl sl
     414:	dd130000 	ldcle	0, cr0, [r3, #-0]
     418:	03000001 	movweq	r0, #1
     41c:	00042c13 	andeq	r2, r4, r3, lsl ip
     420:	005e1400 	subseq	r1, lr, r0, lsl #8
     424:	3a140000 	bcc	50042c <__Stack_Size+0x50002c>
     428:	00000000 	andeq	r0, r0, r0
     42c:	00022213 	andeq	r2, r2, r3, lsl r2
     430:	3d0f0300 	stccc	3, cr0, [pc, #-0]	; 438 <__Stack_Size+0x38>
     434:	14000004 	strne	r0, [r0], #-4
     438:	0000043d 	andeq	r0, r0, sp, lsr r4
     43c:	5e041500 	cfsh32pl	mvfx1, mvfx4, #0
     440:	13000000 	movwne	r0, #0
     444:	00000062 	andeq	r0, r0, r2, rrx
     448:	04541503 	ldrbeq	r1, [r4], #-1283	; 0xfffffafd
     44c:	3a140000 	bcc	500454 <__Stack_Size+0x500054>
     450:	00000000 	andeq	r0, r0, r0
     454:	00003313 	andeq	r3, r0, r3, lsl r3
     458:	6a120400 	bvs	481460 <__Stack_Size+0x481060>
     45c:	14000004 	strne	r0, [r0], #-4
     460:	0000005e 	andeq	r0, r0, lr, asr r0
     464:	00005e14 	andeq	r5, r0, r4, lsl lr
     468:	69130000 	ldmdbvs	r3, {}	; <UNPREDICTABLE>
     46c:	03000000 	movweq	r0, #0
     470:	00048010 	andeq	r8, r4, r0, lsl r0
     474:	043d1400 	ldrteq	r1, [sp], #-1024	; 0xfffffc00
     478:	5e140000 	cdppl	0, 1, cr0, cr4, cr0, {0}
     47c:	00000000 	andeq	r0, r0, r0
     480:	0000ab16 	andeq	sl, r0, r6, lsl fp
     484:	14110400 	ldrne	r0, [r1], #-1024	; 0xfffffc00
     488:	0000005e 	andeq	r0, r0, lr, asr r0
     48c:	00005e14 	andeq	r5, r0, r4, lsl lr
     490:	004c1400 	subeq	r1, ip, r0, lsl #8
     494:	00000000 	andeq	r0, r0, r0
     498:	00000566 	andeq	r0, r0, r6, ror #10
     49c:	01380004 	teqeq	r8, r4
     4a0:	01040000 	mrseq	r0, (UNDEF: 4)
     4a4:	000000e7 	andeq	r0, r0, r7, ror #1
     4a8:	00027801 	andeq	r7, r2, r1, lsl #16
     4ac:	00013400 	andeq	r3, r1, r0, lsl #8
     4b0:	00314800 	eorseq	r4, r1, r0, lsl #16
     4b4:	00008e08 	andeq	r8, r0, r8, lsl #28
     4b8:	0000f400 	andeq	pc, r0, r0, lsl #8
     4bc:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     4c0:	00000242 	andeq	r0, r0, r2, asr #4
     4c4:	7a050202 	bvc	140cd4 <__Stack_Size+0x1408d4>
     4c8:	02000001 	andeq	r0, r0, #1
     4cc:	00930601 	addseq	r0, r3, r1, lsl #12
     4d0:	04020000 	streq	r0, [r2], #-0
     4d4:	0000b907 	andeq	fp, r0, r7, lsl #18
     4d8:	07020200 	streq	r0, [r2, -r0, lsl #4]
     4dc:	000000cb 	andeq	r0, r0, fp, asr #1
     4e0:	91080102 	tstls	r8, r2, lsl #2
     4e4:	02000000 	andeq	r0, r0, #0
     4e8:	02040704 	andeq	r0, r4, #4, 14	; 0x100000
     4ec:	a0030000 	andge	r0, r3, r0
     4f0:	01000006 	tsteq	r0, r6
     4f4:	00314824 	eorseq	r4, r1, r4, lsr #16
     4f8:	00000208 	andeq	r0, r0, r8, lsl #4
     4fc:	039c0100 	orrseq	r0, ip, #0, 2
     500:	00000578 	andeq	r0, r0, r8, ror r5
     504:	314a2f01 	cmpcc	sl, r1, lsl #30
     508:	00020800 	andeq	r0, r2, r0, lsl #16
     50c:	9c010000 	stcls	0, cr0, [r1], {-0}
     510:	00079003 	andeq	r9, r7, r3
     514:	4c3e0100 	ldfmis	f0, [lr], #-0
     518:	02080031 	andeq	r0, r8, #49	; 0x31
     51c:	01000000 	mrseq	r0, (UNDEF: 0)
     520:	03a5039c 			; <UNDEFINED> instruction: 0x03a5039c
     524:	4d010000 	stcmi	0, cr0, [r1, #-0]
     528:	0800314e 	stmdaeq	r0, {r1, r2, r3, r6, r8, ip, sp}
     52c:	00000002 	andeq	r0, r0, r2
     530:	cc039c01 	stcgt	12, cr9, [r3], {1}
     534:	01000002 	tsteq	r0, r2
     538:	0031505c 	eorseq	r5, r1, ip, asr r0
     53c:	00000208 	andeq	r0, r0, r8, lsl #4
     540:	039c0100 	orrseq	r0, ip, #0, 2
     544:	0000065e 	andeq	r0, r0, lr, asr r6
     548:	31526b01 	cmpcc	r2, r1, lsl #22
     54c:	00020800 	andeq	r0, r2, r0, lsl #16
     550:	9c010000 	stcls	0, cr0, [r1], {-0}
     554:	0004fa03 	andeq	pc, r4, r3, lsl #20
     558:	54760100 	ldrbtpl	r0, [r6], #-256	; 0xffffff00
     55c:	02080031 	andeq	r0, r8, #49	; 0x31
     560:	01000000 	mrseq	r0, (UNDEF: 0)
     564:	0698039c 			; <UNDEFINED> instruction: 0x0698039c
     568:	81010000 	mrshi	r0, (UNDEF: 1)
     56c:	08003156 	stmdaeq	r0, {r1, r2, r4, r6, r8, ip, sp}
     570:	00000002 	andeq	r0, r0, r2
     574:	51049c01 	tstpl	r4, r1, lsl #24
     578:	01000003 	tsteq	r0, r3
     57c:	0031588c 	eorseq	r5, r1, ip, lsl #17
     580:	00000408 	andeq	r0, r0, r8, lsl #8
     584:	0e9c0100 	fmleqe	f0, f4, f0
     588:	05000001 	streq	r0, [r0, #-1]
     58c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     590:	010e8e01 	tsteq	lr, r1, lsl #28
     594:	01040000 	mrseq	r0, (UNDEF: 4)
     598:	00060000 	andeq	r0, r6, r0
     59c:	00315c07 	eorseq	r5, r1, r7, lsl #24
     5a0:	00055108 	andeq	r5, r5, r8, lsl #2
     5a4:	04080000 	streq	r0, [r8], #-0
     5a8:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
     5ac:	05ad0300 	streq	r0, [sp, #768]!	; 0x300
     5b0:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
     5b4:	0800315c 	stmdaeq	r0, {r2, r3, r4, r6, r8, ip, sp}
     5b8:	00000002 	andeq	r0, r0, r2
     5bc:	55039c01 	strpl	r9, [r3, #-3073]	; 0xfffff3ff
     5c0:	01000007 	tsteq	r0, r7
     5c4:	00315ea3 	eorseq	r5, r1, r3, lsr #29
     5c8:	00000208 	andeq	r0, r0, r8, lsl #4
     5cc:	039c0100 	orrseq	r0, ip, #0, 2
     5d0:	000005bd 			; <UNDEFINED> instruction: 0x000005bd
     5d4:	3160ae01 	cmncc	r0, r1, lsl #28
     5d8:	00020800 	andeq	r0, r2, r0, lsl #16
     5dc:	9c010000 	stcls	0, cr0, [r1], {-0}
     5e0:	00032203 	andeq	r2, r3, r3, lsl #4
     5e4:	62b90100 	adcsvs	r0, r9, #0, 2
     5e8:	02080031 	andeq	r0, r8, #49	; 0x31
     5ec:	01000000 	mrseq	r0, (UNDEF: 0)
     5f0:	05f6039c 	ldrbeq	r0, [r6, #924]!	; 0x39c
     5f4:	c4010000 	strgt	r0, [r1], #-0
     5f8:	08003164 	stmdaeq	r0, {r2, r5, r6, r8, ip, sp}
     5fc:	00000002 	andeq	r0, r0, r2
     600:	8b039c01 	blhi	e760c <__Stack_Size+0xe720c>
     604:	01000005 	tsteq	r0, r5
     608:	003166cf 	eorseq	r6, r1, pc, asr #13
     60c:	00000208 	andeq	r0, r0, r8, lsl #4
     610:	039c0100 	orrseq	r0, ip, #0, 2
     614:	000006fd 	strdeq	r0, [r0], -sp
     618:	3168da01 	cmncc	r8, r1, lsl #20
     61c:	00020800 	andeq	r0, r2, r0, lsl #16
     620:	9c010000 	stcls	0, cr0, [r1], {-0}
     624:	00047c03 	andeq	r7, r4, r3, lsl #24
     628:	6ae50100 	bvs	ff940a30 <SCS_BASE+0x1f932a30>
     62c:	02080031 	andeq	r0, r8, #49	; 0x31
     630:	01000000 	mrseq	r0, (UNDEF: 0)
     634:	04a6039c 	strteq	r0, [r6], #924	; 0x39c
     638:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
     63c:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}
     640:	00000002 	andeq	r0, r0, r2
     644:	05039c01 	streq	r9, [r3, #-3073]	; 0xfffff3ff
     648:	01000005 	tsteq	r0, r5
     64c:	00316efb 	ldrshteq	r6, [r1], -fp
     650:	00000208 	andeq	r0, r0, r8, lsl #4
     654:	099c0100 	ldmibeq	ip, {r8}
     658:	00000554 	andeq	r0, r0, r4, asr r5
     65c:	70010601 	andvc	r0, r1, r1, lsl #12
     660:	02080031 	andeq	r0, r8, #49	; 0x31
     664:	01000000 	mrseq	r0, (UNDEF: 0)
     668:	0723099c 			; <UNDEFINED> instruction: 0x0723099c
     66c:	11010000 	mrsne	r0, (UNDEF: 1)
     670:	00317201 	eorseq	r7, r1, r1, lsl #4
     674:	00000208 	andeq	r0, r0, r8, lsl #4
     678:	099c0100 	ldmibeq	ip, {r8}
     67c:	0000073c 	andeq	r0, r0, ip, lsr r7
     680:	74011c01 	strvc	r1, [r1], #-3073	; 0xfffff3ff
     684:	02080031 	andeq	r0, r8, #49	; 0x31
     688:	01000000 	mrseq	r0, (UNDEF: 0)
     68c:	0777099c 			; <UNDEFINED> instruction: 0x0777099c
     690:	27010000 	strcs	r0, [r1, -r0]
     694:	00317601 	eorseq	r7, r1, r1, lsl #12
     698:	00000208 	andeq	r0, r0, r8, lsl #4
     69c:	099c0100 	ldmibeq	ip, {r8}
     6a0:	000006d2 	ldrdeq	r0, [r0], -r2
     6a4:	78013201 	stmdavc	r1, {r0, r9, ip, sp}
     6a8:	02080031 	andeq	r0, r8, #49	; 0x31
     6ac:	01000000 	mrseq	r0, (UNDEF: 0)
     6b0:	02e0099c 	rsceq	r0, r0, #156, 18	; 0x270000
     6b4:	3d010000 	stccc	0, cr0, [r1, #-0]
     6b8:	00317a01 	eorseq	r7, r1, r1, lsl #20
     6bc:	00000208 	andeq	r0, r0, r8, lsl #4
     6c0:	099c0100 	ldmibeq	ip, {r8}
     6c4:	00000309 	andeq	r0, r0, r9, lsl #6
     6c8:	7c014801 	stcvc	8, cr4, [r1], {1}
     6cc:	02080031 	andeq	r0, r8, #49	; 0x31
     6d0:	01000000 	mrseq	r0, (UNDEF: 0)
     6d4:	04b7099c 	ldrteq	r0, [r7], #2460	; 0x99c
     6d8:	53010000 	movwpl	r0, #4096	; 0x1000
     6dc:	00317e01 	eorseq	r7, r1, r1, lsl #28
     6e0:	00000208 	andeq	r0, r0, r8, lsl #4
     6e4:	099c0100 	ldmibeq	ip, {r8}
     6e8:	00000414 	andeq	r0, r0, r4, lsl r4
     6ec:	80015f01 	andhi	r5, r1, r1, lsl #30
     6f0:	02080031 	andeq	r0, r8, #49	; 0x31
     6f4:	01000000 	mrseq	r0, (UNDEF: 0)
     6f8:	03c7099c 	biceq	r0, r7, #156, 18	; 0x270000
     6fc:	6b010000 	blvs	40704 <__Stack_Size+0x40304>
     700:	00318201 	eorseq	r8, r1, r1, lsl #4
     704:	00000208 	andeq	r0, r0, r8, lsl #4
     708:	099c0100 	ldmibeq	ip, {r8}
     70c:	000004e0 	andeq	r0, r0, r0, ror #9
     710:	84017701 	strhi	r7, [r1], #-1793	; 0xfffff8ff
     714:	02080031 	andeq	r0, r8, #49	; 0x31
     718:	01000000 	mrseq	r0, (UNDEF: 0)
     71c:	0541099c 	strbeq	r0, [r1, #-2460]	; 0xfffff664
     720:	82010000 	andhi	r0, r1, #0
     724:	00318601 	eorseq	r8, r1, r1, lsl #12
     728:	00000208 	andeq	r0, r0, r8, lsl #4
     72c:	099c0100 	ldmibeq	ip, {r8}
     730:	00000764 	andeq	r0, r0, r4, ror #14
     734:	88018d01 	stmdahi	r1, {r0, r8, sl, fp, pc}
     738:	02080031 	andeq	r0, r8, #49	; 0x31
     73c:	01000000 	mrseq	r0, (UNDEF: 0)
     740:	0516099c 	ldreq	r0, [r6, #-2460]	; 0xfffff664
     744:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
     748:	00318a01 	eorseq	r8, r1, r1, lsl #20
     74c:	00000208 	andeq	r0, r0, r8, lsl #4
     750:	099c0100 	ldmibeq	ip, {r8}
     754:	000002a0 	andeq	r0, r0, r0, lsr #5
     758:	8c01a301 	stchi	3, cr10, [r1], {1}
     75c:	02080031 	andeq	r0, r8, #49	; 0x31
     760:	01000000 	mrseq	r0, (UNDEF: 0)
     764:	0565099c 	strbeq	r0, [r5, #-2460]!	; 0xfffff664
     768:	af010000 	svcge	0x00010000
     76c:	00318e01 	eorseq	r8, r1, r1, lsl #28
     770:	00000208 	andeq	r0, r0, r8, lsl #4
     774:	099c0100 	ldmibeq	ip, {r8}
     778:	000002b4 			; <UNDEFINED> instruction: 0x000002b4
     77c:	9001bb01 	andls	fp, r1, r1, lsl #22
     780:	02080031 	andeq	r0, r8, #49	; 0x31
     784:	01000000 	mrseq	r0, (UNDEF: 0)
     788:	03f0099c 	mvnseq	r0, #156, 18	; 0x270000
     78c:	c6010000 	strgt	r0, [r1], -r0
     790:	00319201 	eorseq	r9, r1, r1, lsl #4
     794:	00000208 	andeq	r0, r0, r8, lsl #4
     798:	099c0100 	ldmibeq	ip, {r8}
     79c:	000002f9 	strdeq	r0, [r0], -r9
     7a0:	9401d101 	strls	sp, [r1], #-257	; 0xfffffeff
     7a4:	02080031 	andeq	r0, r8, #49	; 0x31
     7a8:	01000000 	mrseq	r0, (UNDEF: 0)
     7ac:	0331099c 	teqeq	r1, #156, 18	; 0x270000
     7b0:	dd010000 	stcle	0, cr0, [r1, #-0]
     7b4:	00319601 	eorseq	r9, r1, r1, lsl #12
     7b8:	00000208 	andeq	r0, r0, r8, lsl #4
     7bc:	099c0100 	ldmibeq	ip, {r8}
     7c0:	00000360 	andeq	r0, r0, r0, ror #6
     7c4:	9801e801 	stmdals	r1, {r0, fp, sp, lr, pc}
     7c8:	02080031 	andeq	r0, r8, #49	; 0x31
     7cc:	01000000 	mrseq	r0, (UNDEF: 0)
     7d0:	05cf099c 	strbeq	r0, [pc, #2460]	; 1174 <__Stack_Size+0xd74>
     7d4:	f3010000 	vhadd.u8	d0, d1, d0
     7d8:	00319a01 	eorseq	r9, r1, r1, lsl #20
     7dc:	00000208 	andeq	r0, r0, r8, lsl #4
     7e0:	099c0100 	ldmibeq	ip, {r8}
     7e4:	00000265 	andeq	r0, r0, r5, ror #4
     7e8:	9c01fe01 	stcls	14, cr15, [r1], {1}
     7ec:	02080031 	andeq	r0, r8, #49	; 0x31
     7f0:	01000000 	mrseq	r0, (UNDEF: 0)
     7f4:	0450099c 	ldrbeq	r0, [r0], #-2460	; 0xfffff664
     7f8:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
     7fc:	00319e02 	eorseq	r9, r1, r2, lsl #28
     800:	00000208 	andeq	r0, r0, r8, lsl #4
     804:	099c0100 	ldmibeq	ip, {r8}
     808:	0000063b 	andeq	r0, r0, fp, lsr r6
     80c:	a0021401 	andge	r1, r2, r1, lsl #8
     810:	02080031 	andeq	r0, r8, #49	; 0x31
     814:	01000000 	mrseq	r0, (UNDEF: 0)
     818:	0395099c 	orrseq	r0, r5, #156, 18	; 0x270000
     81c:	1f010000 	svcne	0x00010000
     820:	0031a202 	eorseq	sl, r1, r2, lsl #4
     824:	00000208 	andeq	r0, r0, r8, lsl #4
     828:	099c0100 	ldmibeq	ip, {r8}
     82c:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
     830:	a4022a01 	strge	r2, [r2], #-2561	; 0xfffff5ff
     834:	02080031 	andeq	r0, r8, #49	; 0x31
     838:	01000000 	mrseq	r0, (UNDEF: 0)
     83c:	066b0a9c 			; <UNDEFINED> instruction: 0x066b0a9c
     840:	35010000 	strcc	r0, [r1, #-0]
     844:	0031a602 	eorseq	sl, r1, r2, lsl #12
     848:	00000408 	andeq	r0, r0, r8, lsl #8
     84c:	c59c0100 	ldrgt	r0, [ip, #256]	; 0x100
     850:	07000003 	streq	r0, [r0, -r3]
     854:	080031aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, ip, sp}
     858:	00000562 	andeq	r0, r0, r2, ror #10
     85c:	06c00900 	strbeq	r0, [r0], r0, lsl #18
     860:	42010000 	andmi	r0, r1, #0
     864:	0031aa02 	eorseq	sl, r1, r2, lsl #20
     868:	00000208 	andeq	r0, r0, r8, lsl #4
     86c:	099c0100 	ldmibeq	ip, {r8}
     870:	000006eb 	andeq	r0, r0, fp, ror #13
     874:	ac024d01 	stcge	13, cr4, [r2], {1}
     878:	02080031 	andeq	r0, r8, #49	; 0x31
     87c:	01000000 	mrseq	r0, (UNDEF: 0)
     880:	070e099c 			; <UNDEFINED> instruction: 0x070e099c
     884:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
     888:	0031ae02 	eorseq	sl, r1, r2, lsl #28
     88c:	00000208 	andeq	r0, r0, r8, lsl #4
     890:	099c0100 	ldmibeq	ip, {r8}
     894:	00000617 	andeq	r0, r0, r7, lsl r6
     898:	b0026301 	andlt	r6, r2, r1, lsl #6
     89c:	02080031 	andeq	r0, r8, #49	; 0x31
     8a0:	01000000 	mrseq	r0, (UNDEF: 0)
     8a4:	0370099c 	cmneq	r0, #156, 18	; 0x270000
     8a8:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
     8ac:	0031b202 	eorseq	fp, r1, r2, lsl #4
     8b0:	00000208 	andeq	r0, r0, r8, lsl #4
     8b4:	099c0100 	ldmibeq	ip, {r8}
     8b8:	000005e2 	andeq	r0, r0, r2, ror #11
     8bc:	b4027901 	strlt	r7, [r2], #-2305	; 0xfffff6ff
     8c0:	02080031 	andeq	r0, r8, #49	; 0x31
     8c4:	01000000 	mrseq	r0, (UNDEF: 0)
     8c8:	06ad099c 	ssateq	r0, #14, ip, lsl #19
     8cc:	85010000 	strhi	r0, [r1, #-0]
     8d0:	0031b602 	eorseq	fp, r1, r2, lsl #12
     8d4:	00000208 	andeq	r0, r0, r8, lsl #4
     8d8:	099c0100 	ldmibeq	ip, {r8}
     8dc:	00000529 	andeq	r0, r0, r9, lsr #10
     8e0:	b8029101 	stmdalt	r2, {r0, r8, ip, pc}
     8e4:	02080031 	andeq	r0, r8, #49	; 0x31
     8e8:	01000000 	mrseq	r0, (UNDEF: 0)
     8ec:	059a099c 	ldreq	r0, [sl, #2460]	; 0x99c
     8f0:	9c010000 	stcls	0, cr0, [r1], {-0}
     8f4:	0031ba02 	eorseq	fp, r1, r2, lsl #20
     8f8:	00000208 	andeq	r0, r0, r8, lsl #4
     8fc:	099c0100 	ldmibeq	ip, {r8}
     900:	0000064e 	andeq	r0, r0, lr, asr #12
     904:	bc02a701 	stclt	7, cr10, [r2], {1}
     908:	02080031 	andeq	r0, r8, #49	; 0x31
     90c:	01000000 	mrseq	r0, (UNDEF: 0)
     910:	0341099c 	movteq	r0, #6556	; 0x199c
     914:	b2010000 	andlt	r0, r1, #0
     918:	0031be02 	eorseq	fp, r1, r2, lsl #28
     91c:	00000208 	andeq	r0, r0, r8, lsl #4
     920:	099c0100 	ldmibeq	ip, {r8}
     924:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     928:	c002bd01 	andgt	fp, r2, r1, lsl #26
     92c:	02080031 	andeq	r0, r8, #49	; 0x31
     930:	01000000 	mrseq	r0, (UNDEF: 0)
     934:	0385099c 	orreq	r0, r5, #156, 18	; 0x270000
     938:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
     93c:	0031c202 	eorseq	ip, r1, r2, lsl #4
     940:	00000208 	andeq	r0, r0, r8, lsl #4
     944:	099c0100 	ldmibeq	ip, {r8}
     948:	000003e0 	andeq	r0, r0, r0, ror #7
     94c:	c402d301 	strgt	sp, [r2], #-769	; 0xfffffcff
     950:	02080031 	andeq	r0, r8, #49	; 0x31
     954:	01000000 	mrseq	r0, (UNDEF: 0)
     958:	0403099c 	streq	r0, [r3], #-2460	; 0xfffff664
     95c:	de010000 	cdple	0, 0, cr0, cr1, cr0, {0}
     960:	0031c602 	eorseq	ip, r1, r2, lsl #12
     964:	00000208 	andeq	r0, r0, r8, lsl #4
     968:	099c0100 	ldmibeq	ip, {r8}
     96c:	00000426 	andeq	r0, r0, r6, lsr #8
     970:	c802e901 	stmdagt	r2, {r0, r8, fp, sp, lr, pc}
     974:	02080031 	andeq	r0, r8, #49	; 0x31
     978:	01000000 	mrseq	r0, (UNDEF: 0)
     97c:	0607099c 			; <UNDEFINED> instruction: 0x0607099c
     980:	f4010000 	vst4.8	{d0-d3}, [r1], r0
     984:	0031ca02 	eorseq	ip, r1, r2, lsl #20
     988:	00000208 	andeq	r0, r0, r8, lsl #4
     98c:	099c0100 	ldmibeq	ip, {r8}
     990:	0000062b 	andeq	r0, r0, fp, lsr #12
     994:	cc02ff01 	stcgt	15, cr15, [r2], {1}
     998:	02080031 	andeq	r0, r8, #49	; 0x31
     99c:	01000000 	mrseq	r0, (UNDEF: 0)
     9a0:	0437099c 	ldrteq	r0, [r7], #-2460	; 0xfffff664
     9a4:	0a010000 	beq	409ac <__Stack_Size+0x405ac>
     9a8:	0031ce03 	eorseq	ip, r1, r3, lsl #28
     9ac:	00000208 	andeq	r0, r0, r8, lsl #4
     9b0:	099c0100 	ldmibeq	ip, {r8}
     9b4:	00000463 	andeq	r0, r0, r3, ror #8
     9b8:	d0031501 	andle	r1, r3, r1, lsl #10
     9bc:	02080031 	andeq	r0, r8, #49	; 0x31
     9c0:	01000000 	mrseq	r0, (UNDEF: 0)
     9c4:	048d099c 	streq	r0, [sp], #2460	; 0x99c
     9c8:	20010000 	andcs	r0, r1, r0
     9cc:	0031d203 	eorseq	sp, r1, r3, lsl #4
     9d0:	00000208 	andeq	r0, r0, r8, lsl #4
     9d4:	099c0100 	ldmibeq	ip, {r8}
     9d8:	0000067d 	andeq	r0, r0, sp, ror r6
     9dc:	d4032c01 	strle	r2, [r3], #-3073	; 0xfffff3ff
     9e0:	02080031 	andeq	r0, r8, #49	; 0x31
     9e4:	01000000 	mrseq	r0, (UNDEF: 0)
     9e8:	009f059c 	umullseq	r0, pc, ip, r5	; <UNPREDICTABLE>
     9ec:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
     9f0:	0000010e 	andeq	r0, r0, lr, lsl #2
     9f4:	00000562 	andeq	r0, r0, r2, ror #10
     9f8:	8f0b0006 	svchi	0x000b0006
     9fc:	02000002 	andeq	r0, r0, #2
     a00:	071d000f 	ldreq	r0, [sp, -pc]
     a04:	00040000 	andeq	r0, r4, r0
     a08:	000001fd 	strdeq	r0, [r0], -sp
     a0c:	00e70104 	rsceq	r0, r7, r4, lsl #2
     a10:	dc010000 	stcle	0, cr0, [r1], {-0}
     a14:	34000007 	strcc	r0, [r0], #-7
     a18:	d8000001 	stmdale	r0, {r0}
     a1c:	6a080031 	bvs	200ae8 <__Stack_Size+0x2006e8>
     a20:	19000001 	stmdbne	r0, {r0}
     a24:	02000002 	andeq	r0, r0, #2
     a28:	02420504 	subeq	r0, r2, #4, 10	; 0x1000000
     a2c:	02020000 	andeq	r0, r2, #0
     a30:	00017a05 	andeq	r7, r1, r5, lsl #20
     a34:	06010200 	streq	r0, [r1], -r0, lsl #4
     a38:	00000093 	muleq	r0, r3, r0
     a3c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
     a40:	45270200 	strmi	r0, [r7, #-512]!	; 0xfffffe00
     a44:	02000000 	andeq	r0, r0, #0
     a48:	00b90704 	adcseq	r0, r9, r4, lsl #14
     a4c:	75030000 	strvc	r0, [r3, #-0]
     a50:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
     a54:	00005728 	andeq	r5, r0, r8, lsr #14
     a58:	07020200 	streq	r0, [r2, -r0, lsl #4]
     a5c:	000000cb 	andeq	r0, r0, fp, asr #1
     a60:	00387503 	eorseq	r7, r8, r3, lsl #10
     a64:	00682902 	rsbeq	r2, r8, r2, lsl #18
     a68:	01020000 	mrseq	r0, (UNDEF: 2)
     a6c:	00009108 	andeq	r9, r0, r8, lsl #2
     a70:	00800400 	addeq	r0, r0, r0, lsl #8
     a74:	2f020000 	svccs	0x00020000
     a78:	0000007a 	andeq	r0, r0, sl, ror r0
     a7c:	00004505 	andeq	r4, r0, r5, lsl #10
     a80:	02010600 	andeq	r0, r1, #0, 12
     a84:	00009439 	andeq	r9, r0, r9, lsr r4
     a88:	117b0700 	cmnne	fp, r0, lsl #14
     a8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     a90:	00544553 	subseq	r4, r4, r3, asr r5
     a94:	c7040001 	strgt	r0, [r4, -r1]
     a98:	02000009 	andeq	r0, r0, #9
     a9c:	00007f39 	andeq	r7, r0, r9, lsr pc
     aa0:	02010600 	andeq	r0, r1, #0, 12
     aa4:	0000b43b 	andeq	fp, r0, fp, lsr r4
     aa8:	089e0700 	ldmeq	lr, {r8, r9, sl}
     aac:	07000000 	streq	r0, [r0, -r0]
     ab0:	00000846 	andeq	r0, r0, r6, asr #16
     ab4:	c0040001 	andgt	r0, r4, r1
     ab8:	0200000a 	andeq	r0, r0, #10
     abc:	00009f3b 	andeq	r9, r0, fp, lsr pc
     ac0:	02010600 	andeq	r0, r1, #0, 12
     ac4:	0000d43e 	andeq	sp, r0, lr, lsr r4
     ac8:	09040700 	stmdbeq	r4, {r8, r9, sl}
     acc:	07000000 	streq	r0, [r0, -r0]
     ad0:	000008a6 	andeq	r0, r0, r6, lsr #17
     ad4:	cd040001 	stcgt	0, cr0, [r4, #-4]
     ad8:	02000008 	andeq	r0, r0, #8
     adc:	0000bf3e 	andeq	fp, r0, lr, lsr pc
     ae0:	07040200 	streq	r0, [r4, -r0, lsl #4]
     ae4:	00000204 	andeq	r0, r0, r4, lsl #4
     ae8:	4e031c09 	cdpmi	12, 0, cr1, cr3, cr9, {0}
     aec:	00014b01 	andeq	r4, r1, r1, lsl #22
     af0:	52430a00 	subpl	r0, r3, #0, 20
     af4:	5003004c 	andpl	r0, r3, ip, asr #32
     af8:	00006f01 	andeq	r6, r0, r1, lsl #30
     afc:	430a0000 	movwmi	r0, #40960	; 0xa000
     b00:	03004852 	movweq	r4, #2130	; 0x852
     b04:	006f0151 	rsbeq	r0, pc, r1, asr r1	; <UNPREDICTABLE>
     b08:	0a040000 	beq	100b10 <__Stack_Size+0x100710>
     b0c:	00524449 	subseq	r4, r2, r9, asr #8
     b10:	6f015203 	svcvs	0x00015203
     b14:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     b18:	52444f0a 	subpl	r4, r4, #10, 30	; 0x28
     b1c:	01530300 	cmpeq	r3, r0, lsl #6
     b20:	0000006f 	andeq	r0, r0, pc, rrx
     b24:	08d90b0c 	ldmeq	r9, {r2, r3, r8, r9, fp}^
     b28:	54030000 	strpl	r0, [r3], #-0
     b2c:	00006f01 	andeq	r6, r0, r1, lsl #30
     b30:	420a1000 	andmi	r1, sl, #0
     b34:	03005252 	movweq	r5, #594	; 0x252
     b38:	006f0155 	rsbeq	r0, pc, r5, asr r1	; <UNPREDICTABLE>
     b3c:	0b140000 	bleq	500b44 <__Stack_Size+0x500744>
     b40:	00000b4c 	andeq	r0, r0, ip, asr #22
     b44:	6f015603 	svcvs	0x00015603
     b48:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     b4c:	07a30c00 	streq	r0, [r3, r0, lsl #24]!
     b50:	57030000 	strpl	r0, [r3, -r0]
     b54:	0000e601 	andeq	lr, r0, r1, lsl #12
     b58:	04010600 	streq	r0, [r1], #-1536	; 0xfffffa00
     b5c:	00017223 	andeq	r7, r1, r3, lsr #4
     b60:	090a0700 	stmdbeq	sl, {r8, r9, sl}
     b64:	07010000 	streq	r0, [r1, -r0]
     b68:	00000953 	andeq	r0, r0, r3, asr r9
     b6c:	0b050702 	bleq	14277c <__Stack_Size+0x14237c>
     b70:	00030000 	andeq	r0, r3, r0
     b74:	000aae04 	andeq	sl, sl, r4, lsl #28
     b78:	57270400 	strpl	r0, [r7, -r0, lsl #8]!
     b7c:	06000001 	streq	r0, [r0], -r1
     b80:	b72e0401 	strlt	r0, [lr, -r1, lsl #8]!
     b84:	07000001 	streq	r0, [r0, -r1]
     b88:	00000a5b 	andeq	r0, r0, fp, asr sl
     b8c:	0b360700 	bleq	d82794 <__Stack_Size+0xd82394>
     b90:	07040000 	streq	r0, [r4, -r0]
     b94:	000009e6 	andeq	r0, r0, r6, ror #19
     b98:	0a360728 	beq	d82840 <__Stack_Size+0xd82440>
     b9c:	00c80000 	sbceq	r0, r8, r0
     ba0:	00094207 	andeq	r4, r9, r7, lsl #4
     ba4:	e1071400 	tst	r7, r0, lsl #8
     ba8:	1000000a 	andne	r0, r0, sl
     bac:	000b5107 	andeq	r5, fp, r7, lsl #2
     bb0:	18071c00 	stmdane	r7, {sl, fp, ip}
     bb4:	18000008 	stmdane	r0, {r3}
     bb8:	0b160400 	bleq	581bc0 <__Stack_Size+0x5817c0>
     bbc:	36040000 	strcc	r0, [r4], -r0
     bc0:	0000017d 	andeq	r0, r0, sp, ror r1
     bc4:	3e04040d 	cdpcc	4, 0, cr0, cr4, cr13, {0}
     bc8:	000001ef 	andeq	r0, r0, pc, ror #3
     bcc:	0007b00e 	andeq	fp, r7, lr
     bd0:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
     bd4:	00000000 	andeq	r0, r0, r0
     bd8:	00084d0e 	andeq	r4, r8, lr, lsl #26
     bdc:	72410400 	subvc	r0, r1, #0, 8
     be0:	02000001 	andeq	r0, r0, #1
     be4:	000a820e 	andeq	r8, sl, lr, lsl #4
     be8:	b7420400 	strblt	r0, [r2, -r0, lsl #8]
     bec:	03000001 	movweq	r0, #1
     bf0:	098f0400 	stmibeq	pc, {sl}	; <UNPREDICTABLE>
     bf4:	43040000 	movwmi	r0, #16384	; 0x4000
     bf8:	000001c2 	andeq	r0, r0, r2, asr #3
     bfc:	1a05040d 	bne	141c38 <__Stack_Size+0x141838>
     c00:	00000233 	andeq	r0, r0, r3, lsr r2
     c04:	000a150e 	andeq	r1, sl, lr, lsl #10
     c08:	5e1c0500 	cfmul32pl	mvfx0, mvfx12, mvfx0
     c0c:	00000000 	andeq	r0, r0, r0
     c10:	000a8c0e 	andeq	r8, sl, lr, lsl #24
     c14:	5e1d0500 	cfmul32pl	mvfx0, mvfx13, mvfx0
     c18:	01000000 	mrseq	r0, (UNDEF: 0)
     c1c:	0008620e 	andeq	r6, r8, lr, lsl #4
     c20:	5e1e0500 	cfmul32pl	mvfx0, mvfx14, mvfx0
     c24:	02000000 	andeq	r0, r0, #0
     c28:	0007b90e 	andeq	fp, r7, lr, lsl #18
     c2c:	b41f0500 	ldrlt	r0, [pc], #-1280	; c34 <__Stack_Size+0x834>
     c30:	03000000 	movweq	r0, #0
     c34:	0ad00400 	beq	ff401c3c <SCS_BASE+0x1f3f3c3c>
     c38:	20050000 	andcs	r0, r5, r0
     c3c:	000001fa 	strdeq	r0, [r0], -sl
     c40:	0001cb0f 	andeq	ip, r1, pc, lsl #22
     c44:	d81c0100 	ldmdale	ip, {r8}
     c48:	84080031 	strhi	r0, [r8], #-49	; 0xffffffcf
     c4c:	01000000 	mrseq	r0, (UNDEF: 0)
     c50:	0003949c 	muleq	r3, ip, r4
     c54:	08bc1000 	ldmeq	ip!, {ip}
     c58:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
     c5c:	000000d4 	ldrdeq	r0, [r0], -r4
     c60:	00000000 	andeq	r0, r0, r0
     c64:	0031de11 	eorseq	sp, r1, r1, lsl lr
     c68:	00053608 	andeq	r3, r5, r8, lsl #12
     c6c:	31e61200 	mvncc	r1, r0, lsl #4
     c70:	053d0800 	ldreq	r0, [sp, #-2048]!	; 0xfffff800
     c74:	02800000 	addeq	r0, r0, #0
     c78:	01130000 	tsteq	r3, r0
     c7c:	3c400350 	mcrrcc	3, 5, r0, r0, cr0
     c80:	ea110024 	b	440d18 <__Stack_Size+0x440918>
     c84:	4e080031 	mcrmi	0, 0, r0, cr8, cr1, {1}
     c88:	12000005 	andne	r0, r0, #5
     c8c:	080031fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, ip, sp}
     c90:	00000559 	andeq	r0, r0, r9, asr r5
     c94:	000002a3 	andeq	r0, r0, r3, lsr #5
     c98:	01510113 	cmpeq	r1, r3, lsl r1
     c9c:	50011331 	andpl	r1, r1, r1, lsr r3
     ca0:	40080a03 	andmi	r0, r8, r3, lsl #20
     ca4:	32021200 	andcc	r1, r2, #0, 4
     ca8:	05700800 	ldrbeq	r0, [r0, #-2048]!	; 0xfffff800
     cac:	02bf0000 	adcseq	r0, pc, #0
     cb0:	01130000 	tsteq	r3, r0
     cb4:	13310151 	teqne	r1, #1073741844	; 0x40000014
     cb8:	0c055001 	stceq	0, cr5, [r5], {1}
     cbc:	00040001 	andeq	r0, r4, r1
     cc0:	320c1400 	andcc	r1, ip, #0, 8
     cc4:	05870800 	streq	r0, [r7, #2048]	; 0x800
     cc8:	02d20000 	sbcseq	r0, r2, #0
     ccc:	01130000 	tsteq	r3, r0
     cd0:	00310150 	eorseq	r0, r1, r0, asr r1
     cd4:	00321212 	eorseq	r1, r2, r2, lsl r2
     cd8:	00059808 	andeq	r9, r5, r8, lsl #16
     cdc:	0002e500 	andeq	lr, r2, r0, lsl #10
     ce0:	50011300 	andpl	r1, r1, r0, lsl #6
     ce4:	12004001 	andne	r4, r0, #1
     ce8:	08003218 	stmdaeq	r0, {r3, r4, r9, ip, sp}
     cec:	000005a9 	andeq	r0, r0, r9, lsr #11
     cf0:	000002f8 	strdeq	r0, [r0], -r8
     cf4:	01500113 	cmpeq	r0, r3, lsl r1
     cf8:	1e120032 	mrcne	0, 0, r0, cr2, cr2, {1}
     cfc:	ba080032 	blt	200dcc <__Stack_Size+0x2009cc>
     d00:	0b000005 	bleq	d1c <__Stack_Size+0x91c>
     d04:	13000003 	movwne	r0, #3
     d08:	30015001 	andcc	r5, r1, r1
     d0c:	32241200 	eorcc	r1, r4, #0, 4
     d10:	05cc0800 	strbeq	r0, [ip, #2048]	; 0x800
     d14:	031e0000 	tsteq	lr, #0
     d18:	01130000 	tsteq	r3, r0
     d1c:	00300150 	eorseq	r0, r0, r0, asr r1
     d20:	00322c12 	eorseq	r2, r2, r2, lsl ip
     d24:	0005de08 	andeq	sp, r5, r8, lsl #28
     d28:	00033300 	andeq	r3, r3, r0, lsl #6
     d2c:	50011300 	andpl	r1, r1, r0, lsl #6
     d30:	04000a03 	streq	r0, [r0], #-2563	; 0xfffff5fd
     d34:	32381200 	eorscc	r1, r8, #0, 4
     d38:	05f00800 	ldrbeq	r0, [r0, #2048]!	; 0x800
     d3c:	034f0000 	movteq	r0, #61440	; 0xf000
     d40:	01130000 	tsteq	r3, r0
     d44:	404c0351 	submi	r0, ip, r1, asr r3
     d48:	50011324 	andpl	r1, r1, r4, lsr #6
     d4c:	243c4003 	ldrtcs	r4, [ip], #-3
     d50:	323e1200 	eorscc	r1, lr, #0, 4
     d54:	06070800 	streq	r0, [r7], -r0, lsl #16
     d58:	03630000 	cmneq	r3, #0
     d5c:	01130000 	tsteq	r3, r0
     d60:	00740250 	rsbseq	r0, r4, r0, asr r2
     d64:	32441200 	subcc	r1, r4, #0, 4
     d68:	06190800 	ldreq	r0, [r9], -r0, lsl #16
     d6c:	03770000 	cmneq	r7, #0
     d70:	01130000 	tsteq	r3, r0
     d74:	39080250 	stmdbcc	r8, {r4, r6, r9}
     d78:	324e1200 	subcc	r1, lr, #0, 4
     d7c:	062f0800 	strteq	r0, [pc], -r0, lsl #16
     d80:	038a0000 	orreq	r0, sl, #0
     d84:	01130000 	tsteq	r3, r0
     d88:	00320150 	eorseq	r0, r2, r0, asr r1
     d8c:	00325211 	eorseq	r5, r2, r1, lsl r2
     d90:	00064108 	andeq	r4, r6, r8, lsl #2
     d94:	f10f0000 			; <UNDEFINED> instruction: 0xf10f0000
     d98:	01000001 	tsteq	r0, r1
     d9c:	00325c5f 	eorseq	r5, r2, pc, asr ip
     da0:	00004e08 	andeq	r4, r0, r8, lsl #28
     da4:	0d9c0100 	ldfeqs	f0, [ip]
     da8:	15000004 	strne	r0, [r0, #-4]
     dac:	000009f4 	strdeq	r0, [r0], -r4
     db0:	02336101 	eorseq	r6, r3, #1073741824	; 0x40000000
     db4:	91020000 	mrsls	r0, (UNDEF: 2)
     db8:	326a126c 	rsbcc	r1, sl, #108, 4	; 0xc0000006
     dbc:	064d0800 	strbeq	r0, [sp], -r0, lsl #16
     dc0:	03d30000 	bicseq	r0, r3, #0
     dc4:	01130000 	tsteq	r3, r0
     dc8:	000a0351 	andeq	r0, sl, r1, asr r3
     dcc:	50011330 	andpl	r1, r1, r0, lsr r3
     dd0:	24474003 	strbcs	r4, [r7], #-3
     dd4:	32721200 	rsbscc	r1, r2, #0, 4
     dd8:	06640800 	strbteq	r0, [r4], -r0, lsl #16
     ddc:	03e80000 	mvneq	r0, #0
     de0:	01130000 	tsteq	r3, r0
     de4:	000a0350 	andeq	r0, sl, r0, asr r3
     de8:	8e120005 	cdphi	0, 1, cr0, cr2, cr5, {0}
     dec:	75080032 	strvc	r0, [r8, #-50]	; 0xffffffce
     df0:	fc000006 	stc2	0, cr0, [r0], {6}
     df4:	13000003 	movwne	r0, #3
     df8:	7d025001 	stcvc	0, cr5, [r2, #-4]
     dfc:	a6160004 	ldrge	r0, [r6], -r4
     e00:	75080032 	strvc	r0, [r8, #-50]	; 0xffffffce
     e04:	13000006 	movwne	r0, #6
     e08:	7d025001 	stcvc	0, cr5, [r2, #-4]
     e0c:	0f000004 	svceq	0x00000004
     e10:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
     e14:	32aa8401 	adccc	r8, sl, #16777216	; 0x1000000
     e18:	00860800 	addeq	r0, r6, r0, lsl #16
     e1c:	9c010000 	stcls	0, cr0, [r1], {-0}
     e20:	000004fe 	strdeq	r0, [r0], -lr
     e24:	000af215 	andeq	pc, sl, r5, lsl r2	; <UNPREDICTABLE>
     e28:	ef860100 	svc	0x00860100
     e2c:	02000001 	andeq	r0, r0, #1
     e30:	b4126491 	ldrlt	r6, [r2], #-1169	; 0xfffffb6f
     e34:	8d080032 	stchi	0, cr0, [r8, #-200]	; 0xffffff38
     e38:	44000006 	strmi	r0, [r0], #-6
     e3c:	13000004 	movwne	r0, #4
     e40:	7d025001 	stcvc	0, cr5, [r2, #-4]
     e44:	d0120004 	andsle	r0, r2, r4
     e48:	a4080032 	strge	r0, [r8], #-50	; 0xffffffce
     e4c:	5e000006 	cdppl	0, 0, cr0, cr0, cr6, {0}
     e50:	13000004 	movwne	r0, #4
     e54:	7d025101 	stfvcs	f5, [r2, #-4]
     e58:	50011304 	andpl	r1, r1, r4, lsl #6
     e5c:	00007402 	andeq	r7, r0, r2, lsl #8
     e60:	0032e612 	eorseq	lr, r2, r2, lsl r6
     e64:	0006a408 	andeq	sl, r6, r8, lsl #8
     e68:	00047b00 	andeq	r7, r4, r0, lsl #22
     e6c:	51011300 	mrspl	r1, SP_irq
     e70:	76007d05 	strvc	r7, [r0], -r5, lsl #26
     e74:	01132200 	tsteq	r3, r0, lsl #4
     e78:	00740250 	rsbseq	r0, r4, r0, asr r2
     e7c:	33021200 	movwcc	r1, #8704	; 0x2200
     e80:	06a40800 	strteq	r0, [r4], r0, lsl #16
     e84:	04980000 	ldreq	r0, [r8], #0
     e88:	01130000 	tsteq	r3, r0
     e8c:	007d0551 	rsbseq	r0, sp, r1, asr r5
     e90:	13220076 	teqne	r2, #118	; 0x76
     e94:	74025001 	strvc	r5, [r2], #-1
     e98:	0a120000 	beq	480ea0 <__Stack_Size+0x480aa0>
     e9c:	c0080033 	andgt	r0, r8, r3, lsr r0
     ea0:	b1000006 	tstlt	r0, r6
     ea4:	13000004 	movwne	r0, #4
     ea8:	31015101 	tstcc	r1, r1, lsl #2
     eac:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
     eb0:	12000076 	andne	r0, r0, #118	; 0x76
     eb4:	08003312 	stmdaeq	r0, {r1, r4, r8, r9, ip, sp}
     eb8:	000006c0 	andeq	r0, r0, r0, asr #13
     ebc:	000004cd 	andeq	r0, r0, sp, asr #9
     ec0:	01510113 	cmpeq	r1, r3, lsl r1
     ec4:	50011331 	andpl	r1, r1, r1, lsr r3
     ec8:	04000c05 	streq	r0, [r0], #-3077	; 0xfffff3fb
     ecc:	12000030 	andne	r0, r0, #48	; 0x30
     ed0:	0800331a 	stmdaeq	r0, {r1, r3, r4, r8, r9, ip, sp}
     ed4:	000006d6 	ldrdeq	r0, [r0], -r6
     ed8:	000004e7 	andeq	r0, r0, r7, ror #9
     edc:	02510113 	subseq	r0, r1, #-1073741820	; 0xc0000004
     ee0:	01130075 	tsteq	r3, r5, ror r0
     ee4:	00740250 	rsbseq	r0, r4, r0, asr r2
     ee8:	33221600 	teqcc	r2, #0, 12
     eec:	06ec0800 	strbteq	r0, [ip], r0, lsl #16
     ef0:	01130000 	tsteq	r3, r0
     ef4:	20080251 	andcs	r0, r8, r1, asr r2
     ef8:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
     efc:	00000074 	andeq	r0, r0, r4, ror r0
     f00:	0000410f 	andeq	r4, r0, pc, lsl #2
     f04:	30a00100 	adccc	r0, r0, r0, lsl #2
     f08:	12080033 	andne	r0, r8, #51	; 0x33
     f0c:	01000000 	mrseq	r0, (UNDEF: 0)
     f10:	0005369c 	muleq	r5, ip, r6
     f14:	33381200 	teqcc	r8, #0, 4
     f18:	07020800 	streq	r0, [r2, -r0, lsl #16]
     f1c:	05260000 	streq	r0, [r6, #-0]!
     f20:	01130000 	tsteq	r3, r0
     f24:	00390150 	eorseq	r0, r9, r0, asr r1
     f28:	00334217 	eorseq	r4, r3, r7, lsl r2
     f2c:	00071308 	andeq	r1, r7, r8, lsl #6
     f30:	50011300 	andpl	r1, r1, r0, lsl #6
     f34:	00003101 	andeq	r3, r0, r1, lsl #2
     f38:	00087d18 	andeq	r7, r8, r8, lsl sp
     f3c:	19fd0600 	ldmibne	sp!, {r9, sl}^
     f40:	00000a07 	andeq	r0, r0, r7, lsl #20
     f44:	054efe06 	strbeq	pc, [lr, #-3590]	; 0xfffff1fa	; <UNPREDICTABLE>
     f48:	3a1a0000 	bcc	680f50 <__Stack_Size+0x680b50>
     f4c:	00000000 	andeq	r0, r0, r0
     f50:	0008881b 	andeq	r8, r8, fp, lsl r8
     f54:	d4ff0600 	ldrbtle	r0, [pc], #1536	; f5c <__Stack_Size+0xb5c>
     f58:	1c000000 	stcne	0, cr0, [r0], {-0}
     f5c:	00000a44 	andeq	r0, r0, r4, asr #20
     f60:	70011206 	andvc	r1, r1, r6, lsl #4
     f64:	1a000005 	bne	f80 <__Stack_Size+0xb80>
     f68:	0000003a 	andeq	r0, r0, sl, lsr r0
     f6c:	0000b41a 	andeq	fp, r0, sl, lsl r4
     f70:	2b1c0000 	blcs	700f78 <__Stack_Size+0x700b78>
     f74:	06000009 	streq	r0, [r0], -r9
     f78:	05870113 	streq	r0, [r7, #275]	; 0x113
     f7c:	3a1a0000 	bcc	680f84 <__Stack_Size+0x680b84>
     f80:	1a000000 	bne	f88 <__Stack_Size+0xb88>
     f84:	000000b4 	strheq	r0, [r0], -r4
     f88:	07f91900 	ldrbeq	r1, [r9, r0, lsl #18]!
     f8c:	42070000 	andmi	r0, r7, #0
     f90:	00000598 	muleq	r0, r8, r5
     f94:	0000b41a 	andeq	fp, r0, sl, lsl r4
     f98:	77190000 	ldrvc	r0, [r9, -r0]
     f9c:	08000009 	stmdaeq	r0, {r0, r3}
     fa0:	0005a9b6 			; <UNDEFINED> instruction: 0x0005a9b6
     fa4:	003a1a00 	eorseq	r1, sl, r0, lsl #20
     fa8:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     fac:	00000a25 	andeq	r0, r0, r5, lsr #20
     fb0:	05bab408 	ldreq	fp, [sl, #1032]!	; 0x408
     fb4:	3a1a0000 	bcc	680fbc <__Stack_Size+0x680bbc>
     fb8:	00000000 	andeq	r0, r0, r0
     fbc:	000b271c 	andeq	r2, fp, ip, lsl r7
     fc0:	01060600 	tsteq	r6, r0, lsl #12
     fc4:	000005cc 	andeq	r0, r0, ip, asr #11
     fc8:	00003a1a 	andeq	r3, r0, sl, lsl sl
     fcc:	611c0000 	tstvs	ip, r0
     fd0:	0600000b 	streq	r0, [r0], -fp
     fd4:	05de0108 	ldrbeq	r0, [lr, #264]	; 0x108
     fd8:	3a1a0000 	bcc	680fe0 <__Stack_Size+0x680be0>
     fdc:	00000000 	andeq	r0, r0, r0
     fe0:	00091b1c 	andeq	r1, r9, ip, lsl fp
     fe4:	01070600 	tsteq	r7, r0, lsl #12
     fe8:	000005f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fec:	00003a1a 	andeq	r3, r0, sl, lsl sl
     ff0:	ae1c0000 	cdpge	0, 1, cr0, cr12, cr0, {0}
     ff4:	06000008 	streq	r0, [r0], -r8
     ff8:	06070102 	streq	r0, [r7], -r2, lsl #2
     ffc:	3a1a0000 	bcc	681004 <__Stack_Size+0x680c04>
    1000:	1a000000 	bne	1008 <__Stack_Size+0xc08>
    1004:	0000003a 	andeq	r0, r0, sl, lsr r0
    1008:	080d1c00 	stmdaeq	sp, {sl, fp, ip}
    100c:	03060000 	movweq	r0, #24576	; 0x6000
    1010:	00061901 	andeq	r1, r6, r1, lsl #18
    1014:	00b41a00 	adcseq	r1, r4, r0, lsl #20
    1018:	1d000000 	stcne	0, cr0, [r0, #-0]
    101c:	000009c0 	andeq	r0, r0, r0, asr #19
    1020:	94011906 	strls	r1, [r1], #-2310	; 0xfffff6fa
    1024:	2f000000 	svccs	0x00000000
    1028:	1a000006 	bne	1048 <__Stack_Size+0xc48>
    102c:	0000005e 	andeq	r0, r0, lr, asr r0
    1030:	09af1c00 	stmibeq	pc!, {sl, fp, ip}	; <UNPREDICTABLE>
    1034:	04060000 	streq	r0, [r6], #-0
    1038:	00064101 	andeq	r4, r6, r1, lsl #2
    103c:	003a1a00 	eorseq	r1, sl, r0, lsl #20
    1040:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1044:	000008de 	ldrdeq	r0, [r0], -lr
    1048:	5e010506 	cfsh32pl	mvfx0, mvfx1, #6
    104c:	1c000000 	stcne	0, cr0, [r0], {-0}
    1050:	00000963 	andeq	r0, r0, r3, ror #18
    1054:	64010f05 	strvs	r0, [r1], #-3845	; 0xfffff0fb
    1058:	1a000006 	bne	1078 <__Stack_Size+0xc78>
    105c:	0000003a 	andeq	r0, r0, sl, lsr r0
    1060:	00003a1a 	andeq	r3, r0, sl, lsl sl
    1064:	69190000 	ldmdbvs	r9, {}	; <UNPREDICTABLE>
    1068:	0500000a 	streq	r0, [r0, #-10]
    106c:	000675ff 	strdeq	r7, [r6], -pc	; <UNPREDICTABLE>
    1070:	003a1a00 	eorseq	r1, sl, r0, lsl #20
    1074:	1c000000 	stcne	0, cr0, [r0], {-0}
    1078:	000007ef 	andeq	r0, r0, pc, ror #15
    107c:	87010005 	strhi	r0, [r1, -r5]
    1080:	1a000006 	bne	10a0 <__Stack_Size+0xca0>
    1084:	00000687 	andeq	r0, r0, r7, lsl #13
    1088:	33041f00 	movwcc	r1, #20224	; 0x4f00
    108c:	19000002 	stmdbne	r0, {r1}
    1090:	000007cc 	andeq	r0, r0, ip, asr #15
    1094:	069edc04 	ldreq	sp, [lr], r4, lsl #24
    1098:	9e1a0000 	cdpls	0, 1, cr0, cr10, cr0, {0}
    109c:	00000006 	andeq	r0, r0, r6
    10a0:	01ef041f 	mvneq	r0, pc, lsl r4
    10a4:	58190000 	ldmdapl	r9, {}	; <UNPREDICTABLE>
    10a8:	04000008 	streq	r0, [r0], #-8
    10ac:	0006badb 	ldrdeq	fp, [r6], -fp	; <UNPREDICTABLE>
    10b0:	06ba1a00 	ldrteq	r1, [sl], r0, lsl #20
    10b4:	9e1a0000 	cdpls	0, 1, cr0, cr10, cr0, {0}
    10b8:	00000006 	andeq	r0, r0, r6
    10bc:	014b041f 	cmpeq	fp, pc, lsl r4
    10c0:	d2190000 	andsle	r0, r9, #0
    10c4:	04000009 	streq	r0, [r0], #-9
    10c8:	0006d6e8 	andeq	sp, r6, r8, ror #13
    10cc:	003a1a00 	eorseq	r1, sl, r0, lsl #20
    10d0:	b41a0000 	ldrlt	r0, [sl], #-0
    10d4:	00000000 	andeq	r0, r0, r0
    10d8:	0009a019 	andeq	sl, r9, r9, lsl r0
    10dc:	ece20400 	cfstrd	mvd0, [r2]
    10e0:	1a000006 	bne	1100 <__Stack_Size+0xd00>
    10e4:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
    10e8:	00004c1a 	andeq	r4, r0, sl, lsl ip
    10ec:	39190000 	ldmdbcc	r9, {}	; <UNPREDICTABLE>
    10f0:	04000008 	streq	r0, [r0], #-8
    10f4:	000702e1 	andeq	r0, r7, r1, ror #5
    10f8:	06ba1a00 	ldrteq	r1, [sl], r0, lsl #20
    10fc:	4c1a0000 	ldcmi	0, cr0, [sl], {-0}
    1100:	00000000 	andeq	r0, r0, r0
    1104:	0008f219 	andeq	pc, r8, r9, lsl r2	; <UNPREDICTABLE>
    1108:	13380900 	teqne	r8, #0, 18
    110c:	1a000007 	bne	1130 <__Stack_Size+0xd30>
    1110:	0000003a 	andeq	r0, r0, sl, lsr r0
    1114:	08282000 	stmdaeq	r8!, {sp}
    1118:	3a090000 	bcc	241120 <__Stack_Size+0x240d20>
    111c:	0000b41a 	andeq	fp, r0, sl, lsl r4
    1120:	92000000 	andls	r0, r0, #0
    1124:	04000005 	streq	r0, [r0], #-5
    1128:	0003c800 	andeq	ip, r3, r0, lsl #16
    112c:	e7010400 	str	r0, [r1, -r0, lsl #8]
    1130:	01000000 	mrseq	r0, (UNDEF: 0)
    1134:	00000ba1 	andeq	r0, r0, r1, lsr #23
    1138:	00000134 	andeq	r0, r0, r4, lsr r1
    113c:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
    1140:	000000f8 	strdeq	r0, [r0], -r8
    1144:	0000036d 	andeq	r0, r0, sp, ror #6
    1148:	42050402 	andmi	r0, r5, #33554432	; 0x2000000
    114c:	02000002 	andeq	r0, r0, #2
    1150:	017a0502 	cmneq	sl, r2, lsl #10
    1154:	01020000 	mrseq	r0, (UNDEF: 2)
    1158:	00009306 	andeq	r9, r0, r6, lsl #6
    115c:	33750300 	cmncc	r5, #0, 6
    1160:	27020032 	smladxcs	r2, r2, r0, r0
    1164:	00000045 	andeq	r0, r0, r5, asr #32
    1168:	b9070402 	stmdblt	r7, {r1, sl}
    116c:	03000000 	movweq	r0, #0
    1170:	00363175 	eorseq	r3, r6, r5, ror r1
    1174:	00572802 	subseq	r2, r7, r2, lsl #16
    1178:	02020000 	andeq	r0, r2, #0
    117c:	0000cb07 	andeq	ip, r0, r7, lsl #22
    1180:	38750300 	ldmdacc	r5!, {r8, r9}^
    1184:	68290200 	stmdavs	r9!, {r9}
    1188:	02000000 	andeq	r0, r0, #0
    118c:	00910801 	addseq	r0, r1, r1, lsl #16
    1190:	80040000 	andhi	r0, r4, r0
    1194:	02000000 	andeq	r0, r0, #0
    1198:	00007a2f 	andeq	r7, r0, pc, lsr #20
    119c:	00450500 	subeq	r0, r5, r0, lsl #10
    11a0:	3b040000 	blcc	1011a8 <__Stack_Size+0x100da8>
    11a4:	0200000c 	andeq	r0, r0, #12
    11a8:	00008a30 	andeq	r8, r0, r0, lsr sl
    11ac:	00570500 	subseq	r0, r7, r0, lsl #10
    11b0:	01060000 	mrseq	r0, (UNDEF: 6)
    11b4:	00a43902 	adceq	r3, r4, r2, lsl #18
    11b8:	7b070000 	blvc	1c11c0 <__Stack_Size+0x1c0dc0>
    11bc:	00000011 	andeq	r0, r0, r1, lsl r0
    11c0:	54455308 	strbpl	r5, [r5], #-776	; 0xfffffcf8
    11c4:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    11c8:	000009c7 	andeq	r0, r0, r7, asr #19
    11cc:	008f3902 	addeq	r3, pc, r2, lsl #18
    11d0:	01060000 	mrseq	r0, (UNDEF: 6)
    11d4:	00c43b02 	sbceq	r3, r4, r2, lsl #22
    11d8:	9e070000 	cdpls	0, 0, cr0, cr7, cr0, {0}
    11dc:	00000008 	andeq	r0, r0, r8
    11e0:	00084607 	andeq	r4, r8, r7, lsl #12
    11e4:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    11e8:	00000ac0 	andeq	r0, r0, r0, asr #21
    11ec:	00af3b02 	adceq	r3, pc, r2, lsl #22
    11f0:	04020000 	streq	r0, [r2], #-0
    11f4:	00020407 	andeq	r0, r2, r7, lsl #8
    11f8:	031c0900 	tsteq	ip, #0, 18
    11fc:	01940238 	orrseq	r0, r4, r8, lsr r2
    1200:	530a0000 	movwpl	r0, #40960	; 0xa000
    1204:	3a030052 	bcc	c1354 <__Stack_Size+0xc0f54>
    1208:	00007f02 	andeq	r7, r0, r2, lsl #30
    120c:	890b0000 	stmdbhi	fp, {}	; <UNPREDICTABLE>
    1210:	0300000c 	movweq	r0, #12
    1214:	004c023b 	subeq	r0, ip, fp, lsr r2
    1218:	0a020000 	beq	81220 <__Stack_Size+0x80e20>
    121c:	03005244 	movweq	r5, #580	; 0x244
    1220:	007f023c 	rsbseq	r0, pc, ip, lsr r2	; <UNPREDICTABLE>
    1224:	0b040000 	bleq	10122c <__Stack_Size+0x100e2c>
    1228:	00000c93 	muleq	r0, r3, ip
    122c:	4c023d03 	stcmi	13, cr3, [r2], {3}
    1230:	06000000 	streq	r0, [r0], -r0
    1234:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    1238:	023e0300 	eorseq	r0, lr, #0, 6
    123c:	0000007f 	andeq	r0, r0, pc, ror r0
    1240:	0c7f0b08 	ldcleq	11, cr0, [pc], #-32	; 1228 <__Stack_Size+0xe28>
    1244:	3f030000 	svccc	0x00030000
    1248:	00004c02 	andeq	r4, r0, r2, lsl #24
    124c:	430a0a00 	movwmi	r0, #43520	; 0xaa00
    1250:	03003152 	movweq	r3, #338	; 0x152
    1254:	007f0240 	rsbseq	r0, pc, r0, asr #4
    1258:	0b0c0000 	bleq	301260 <__Stack_Size+0x300e60>
    125c:	00000c9d 	muleq	r0, sp, ip
    1260:	4c024103 	stfmis	f4, [r2], {3}
    1264:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1268:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    126c:	02420300 	subeq	r0, r2, #0, 6
    1270:	0000007f 	andeq	r0, r0, pc, ror r0
    1274:	0ca70b10 	vstmiaeq	r7!, {d0-d7}
    1278:	43030000 	movwmi	r0, #12288	; 0x3000
    127c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1280:	430a1200 	movwmi	r1, #41472	; 0xa200
    1284:	03003352 	movweq	r3, #850	; 0x352
    1288:	007f0244 	rsbseq	r0, pc, r4, asr #4
    128c:	0b140000 	bleq	501294 <__Stack_Size+0x500e94>
    1290:	00000cb1 			; <UNDEFINED> instruction: 0x00000cb1
    1294:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    1298:	16000000 	strne	r0, [r0], -r0
    129c:	000b710b 	andeq	r7, fp, fp, lsl #2
    12a0:	02460300 	subeq	r0, r6, #0, 6
    12a4:	0000007f 	andeq	r0, r0, pc, ror r0
    12a8:	0cbb0b18 	vldmiaeq	fp!, {d0-d11}
    12ac:	47030000 	strmi	r0, [r3, -r0]
    12b0:	00004c02 	andeq	r4, r0, r2, lsl #24
    12b4:	0c001a00 	stceq	10, cr1, [r0], {-0}
    12b8:	00000bb8 			; <UNDEFINED> instruction: 0x00000bb8
    12bc:	d6024803 	strle	r4, [r2], -r3, lsl #16
    12c0:	0d000000 	stceq	0, cr0, [r0, #-0]
    12c4:	f11a0410 			; <UNDEFINED> instruction: 0xf11a0410
    12c8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    12cc:	00000c11 	andeq	r0, r0, r1, lsl ip
    12d0:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    12d4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    12d8:	00000c00 	andeq	r0, r0, r0, lsl #24
    12dc:	004c1d04 	subeq	r1, ip, r4, lsl #26
    12e0:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    12e4:	00000bc6 	andeq	r0, r0, r6, asr #23
    12e8:	004c1e04 	subeq	r1, ip, r4, lsl #28
    12ec:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    12f0:	00000c29 	andeq	r0, r0, r9, lsr #24
    12f4:	004c1f04 	subeq	r1, ip, r4, lsl #30
    12f8:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    12fc:	00000c74 	andeq	r0, r0, r4, ror ip
    1300:	004c2004 	subeq	r2, ip, r4
    1304:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    1308:	00000c5a 	andeq	r0, r0, sl, asr ip
    130c:	004c2104 	subeq	r2, ip, r4, lsl #2
    1310:	000c0000 	andeq	r0, ip, r0
    1314:	000bee04 	andeq	lr, fp, r4, lsl #28
    1318:	a0220400 	eorge	r0, r2, r0, lsl #8
    131c:	0f000001 	svceq	0x00000001
    1320:	00000c4f 	andeq	r0, r0, pc, asr #24
    1324:	33445101 	movtcc	r5, #16641	; 0x4101
    1328:	001c0800 	andseq	r0, ip, r0, lsl #16
    132c:	9c010000 	stcls	0, cr0, [r1], {-0}
    1330:	00000251 	andeq	r0, r0, r1, asr r2
    1334:	000d1810 	andeq	r1, sp, r0, lsl r8
    1338:	5e510100 	rdfpls	f0, f1, f0
    133c:	34000000 	strcc	r0, [r0], #-0
    1340:	11000000 	mrsne	r0, (UNDEF: 0)
    1344:	0800334e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, ip, sp}
    1348:	000004e3 	andeq	r0, r0, r3, ror #9
    134c:	00000237 	andeq	r0, r0, r7, lsr r2
    1350:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
    1354:	0048000c 	subeq	r0, r8, ip
    1358:	56130040 	ldrpl	r0, [r3], -r0, asr #32
    135c:	ff080033 			; <UNDEFINED> instruction: 0xff080033
    1360:	12000004 	andne	r0, r0, #4
    1364:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    1368:	50011240 	andpl	r1, r1, r0, asr #4
    136c:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    1370:	00004000 	andeq	r4, r0, r0
    1374:	0002220f 	andeq	r2, r2, pc, lsl #4
    1378:	60430100 	subvs	r0, r3, r0, lsl #2
    137c:	12080033 	andne	r0, r8, #51	; 0x33
    1380:	01000000 	mrseq	r0, (UNDEF: 0)
    1384:	00027f9c 	muleq	r2, ip, pc	; <UNPREDICTABLE>
    1388:	0bb21000 	bleq	fec85390 <SCS_BASE+0x1ec77390>
    138c:	43010000 	movwmi	r0, #4096	; 0x1000
    1390:	0000027f 	andeq	r0, r0, pc, ror r2
    1394:	00000055 	andeq	r0, r0, r5, asr r0
    1398:	00336e14 	eorseq	r6, r3, r4, lsl lr
    139c:	0001fc08 	andeq	pc, r1, r8, lsl #24
    13a0:	04150000 	ldreq	r0, [r5], #-0
    13a4:	0000005e 	andeq	r0, r0, lr, asr r0
    13a8:	0000690f 	andeq	r6, r0, pc, lsl #18
    13ac:	72480100 	subvc	r0, r8, #0, 2
    13b0:	18080033 	stmdane	r8, {r0, r1, r4, r5}
    13b4:	01000000 	mrseq	r0, (UNDEF: 0)
    13b8:	0002cf9c 	muleq	r2, ip, pc	; <UNPREDICTABLE>
    13bc:	0bb21000 	bleq	fec853c4 <SCS_BASE+0x1ec773c4>
    13c0:	48010000 	stmdami	r1, {}	; <UNPREDICTABLE>
    13c4:	0000027f 	andeq	r0, r0, pc, ror r2
    13c8:	00000098 	muleq	r0, r8, r0
    13cc:	6e656c16 	mcrvs	12, 3, r6, cr5, cr6, {0}
    13d0:	5e480100 	dvfple	f0, f0, f0
    13d4:	cd000000 	stcgt	0, cr0, [r0, #-0]
    13d8:	17000000 	strne	r0, [r0, -r0]
    13dc:	4a010069 	bmi	41588 <__Stack_Size+0x41188>
    13e0:	000002cf 	andeq	r0, r0, pc, asr #5
    13e4:	000000ee 	andeq	r0, r0, lr, ror #1
    13e8:	00338414 	eorseq	r8, r3, r4, lsl r4
    13ec:	0001fc08 	andeq	pc, r1, r8, lsl #24
    13f0:	04180000 	ldreq	r0, [r8], #-0
    13f4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    13f8:	0d110f00 	ldceq	15, cr0, [r1, #-0]
    13fc:	5c010000 	stcpl	0, cr0, [r1], {-0}
    1400:	0800338a 	stmdaeq	r0, {r1, r3, r7, r8, r9, ip, sp}
    1404:	0000002a 	andeq	r0, r0, sl, lsr #32
    1408:	032b9c01 	teqeq	fp, #256	; 0x100
    140c:	0b100000 	bleq	401414 <__Stack_Size+0x401014>
    1410:	0100000d 	tsteq	r0, sp
    1414:	00003a5c 	andeq	r3, r0, ip, asr sl
    1418:	00010d00 	andeq	r0, r1, r0, lsl #26
    141c:	33941100 	orrscc	r1, r4, #0, 2
    1420:	05190800 	ldreq	r0, [r9, #-2048]	; 0xfffff800
    1424:	030d0000 	movweq	r0, #53248	; 0xd000
    1428:	01120000 	tsteq	r2, r0
    142c:	00310150 	eorseq	r0, r1, r0, asr r1
    1430:	0033a611 	eorseq	sl, r3, r1, lsl r6
    1434:	00051908 	andeq	r1, r5, r8, lsl #18
    1438:	00032100 	andeq	r2, r3, r0, lsl #2
    143c:	50011200 	andpl	r1, r1, r0, lsl #4
    1440:	00fe0902 	rscseq	r0, lr, r2, lsl #18
    1444:	0033b019 	eorseq	fp, r3, r9, lsl r0
    1448:	00051908 	andeq	r1, r5, r8, lsl #18
    144c:	621a0000 	andsvs	r0, sl, #0
    1450:	01000000 	mrseq	r0, (UNDEF: 0)
    1454:	03430157 	movteq	r0, #12631	; 0x3157
    1458:	0b1b0000 	bleq	6c1460 <__Stack_Size+0x6c1060>
    145c:	0100000d 	tsteq	r0, sp
    1460:	00003a57 	andeq	r3, r0, r7, asr sl
    1464:	2b1c0000 	blcs	70146c <__Stack_Size+0x70106c>
    1468:	b4000003 	strlt	r0, [r0], #-3
    146c:	0a080033 	beq	201540 <__Stack_Size+0x201140>
    1470:	01000000 	mrseq	r0, (UNDEF: 0)
    1474:	0003759c 	muleq	r3, ip, r5
    1478:	03371d00 	teqeq	r7, #0, 26
    147c:	01480000 	mrseq	r0, (UNDEF: 72)
    1480:	be1e0000 	cdplt	0, 1, cr0, cr14, cr0, {0}
    1484:	d6080033 			; <UNDEFINED> instruction: 0xd6080033
    1488:	12000002 	andne	r0, r0, #2
    148c:	f3075001 	vhadd.u8	d5, d7, d1
    1490:	e80a5001 	stmda	sl, {r0, ip, lr}
    1494:	00001e03 	andeq	r1, r0, r3, lsl #28
    1498:	0001dd0f 	andeq	sp, r1, pc, lsl #26
    149c:	be130100 	muflts	f0, f3, f0
    14a0:	7e080033 	mcrvc	0, 0, r0, cr8, cr3, {1}
    14a4:	01000000 	mrseq	r0, (UNDEF: 0)
    14a8:	0004c19c 	muleq	r4, ip, r1
    14ac:	0c361000 	ldceq	0, cr1, [r6], #-0
    14b0:	13010000 	movwne	r0, #4096	; 0x1000
    14b4:	0000005e 	andeq	r0, r0, lr, asr r0
    14b8:	00000169 	andeq	r0, r0, r9, ror #2
    14bc:	000c2010 	andeq	r2, ip, r0, lsl r0
    14c0:	3a130100 	bcc	4c18c8 <__Stack_Size+0x4c14c8>
    14c4:	8a000000 	bhi	14cc <__Stack_Size+0x10cc>
    14c8:	1f000001 	svcne	0x00000001
    14cc:	00000ce6 	andeq	r0, r0, r6, ror #25
    14d0:	01f11601 	mvnseq	r1, r1, lsl #12
    14d4:	91020000 	mrsls	r0, (UNDEF: 2)
    14d8:	032b2060 	teqeq	fp, #96	; 0x60
    14dc:	33ee0000 	mvncc	r0, #0
    14e0:	00080800 	andeq	r0, r8, r0, lsl #16
    14e4:	26010000 	strcs	r0, [r1], -r0
    14e8:	000003e4 	andeq	r0, r0, r4, ror #7
    14ec:	0003371d 	andeq	r3, r3, sp, lsl r7
    14f0:	0001b600 	andeq	fp, r1, r0, lsl #12
    14f4:	33f61300 	mvnscc	r1, #0, 6
    14f8:	02d60800 	sbcseq	r0, r6, #0, 16
    14fc:	01120000 	tsteq	r2, r0
    1500:	100a0350 	andne	r0, sl, r0, asr r3
    1504:	20000027 	andcs	r0, r0, r7, lsr #32
    1508:	0000032b 	andeq	r0, r0, fp, lsr #6
    150c:	08003418 	stmdaeq	r0, {r3, r4, sl, ip, sp}
    1510:	00000008 	andeq	r0, r0, r8
    1514:	04123501 	ldreq	r3, [r2], #-1281	; 0xfffffaff
    1518:	371d0000 	ldrcc	r0, [sp, -r0]
    151c:	ca000003 	bgt	1530 <__Stack_Size+0x1130>
    1520:	13000001 	movwne	r0, #1
    1524:	08003420 	stmdaeq	r0, {r5, sl, ip, sp}
    1528:	000002d6 	ldrdeq	r0, [r0], -r6
    152c:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    1530:	0027100a 	eoreq	r1, r7, sl
    1534:	33cc1100 	biccc	r1, ip, #0, 2
    1538:	052a0800 	streq	r0, [sl, #-2048]!	; 0xfffff800
    153c:	04260000 	strteq	r0, [r6], #-0
    1540:	01120000 	tsteq	r2, r0
    1544:	007d0250 	rsbseq	r0, sp, r0, asr r2
    1548:	33ee1100 	mvncc	r1, #0, 2
    154c:	05410800 	strbeq	r0, [r1, #-2048]	; 0xfffff800
    1550:	043d0000 	ldrteq	r0, [sp], #-0
    1554:	01120000 	tsteq	r2, r0
    1558:	000c0550 	andeq	r0, ip, r0, asr r5
    155c:	00400138 	subeq	r0, r0, r8, lsr r1
    1560:	0033fe11 	eorseq	pc, r3, r1, lsl lr	; <UNPREDICTABLE>
    1564:	00055208 	andeq	r5, r5, r8, lsl #4
    1568:	00045a00 	andeq	r5, r4, r0, lsl #20
    156c:	51011200 	mrspl	r1, R9_usr
    1570:	12007d02 	andne	r7, r0, #2, 26	; 0x80
    1574:	0c055001 	stceq	0, cr5, [r5], {1}
    1578:	40013800 	andmi	r3, r1, r0, lsl #16
    157c:	340a1100 	strcc	r1, [sl], #-256	; 0xffffff00
    1580:	05680800 	strbeq	r0, [r8, #-2048]!	; 0xfffff800
    1584:	047d0000 	ldrbteq	r0, [sp], #-0
    1588:	01120000 	tsteq	r2, r0
    158c:	12310152 	eorsne	r0, r1, #-2147483628	; 0x80000014
    1590:	0a035101 	beq	d599c <__Stack_Size+0xd559c>
    1594:	01120525 	tsteq	r2, r5, lsr #10
    1598:	000c0550 	andeq	r0, ip, r0, asr r5
    159c:	00400138 	subeq	r0, r0, r8, lsr r1
    15a0:	00341811 	eorseq	r1, r4, r1, lsl r8
    15a4:	00054108 	andeq	r4, r5, r8, lsl #2
    15a8:	00049400 	andeq	r9, r4, r0, lsl #8
    15ac:	50011200 	andpl	r1, r1, r0, lsl #4
    15b0:	48000c05 	stmdami	r0, {r0, r2, sl, fp}
    15b4:	11004000 	mrsne	r4, (UNDEF: 0)
    15b8:	08003428 	stmdaeq	r0, {r3, r5, sl, ip, sp}
    15bc:	00000552 	andeq	r0, r0, r2, asr r5
    15c0:	000004b1 			; <UNDEFINED> instruction: 0x000004b1
    15c4:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
    15c8:	0112007d 	tsteq	r2, sp, ror r0
    15cc:	000c0550 	andeq	r0, ip, r0, asr r5
    15d0:	00400048 	subeq	r0, r0, r8, asr #32
    15d4:	00343013 	eorseq	r3, r4, r3, lsl r0
    15d8:	00058308 	andeq	r8, r5, r8, lsl #6
    15dc:	51011200 	mrspl	r1, R9_usr
    15e0:	00003101 	andeq	r3, r0, r1, lsl #2
    15e4:	00023421 	andeq	r3, r2, r1, lsr #8
    15e8:	6f0c0100 	svcvs	0x000c0100
    15ec:	05000000 	streq	r0, [r0, #-0]
    15f0:	00001003 	andeq	r1, r0, r3
    15f4:	0b892120 	bleq	fe249a7c <SCS_BASE+0x1e23ba7c>
    15f8:	0c010000 	stceq	0, cr0, [r1], {-0}
    15fc:	0000006f 	andeq	r0, r0, pc, rrx
    1600:	00140305 	andseq	r0, r4, r5, lsl #6
    1604:	df222000 	svcle	0x00222000
    1608:	0400000b 	streq	r0, [r0], #-11
    160c:	0004f9ec 	andeq	pc, r4, ip, ror #19
    1610:	04f92300 	ldrbteq	r2, [r9], #768	; 0x300
    1614:	4c230000 	stcmi	0, cr0, [r3], #-0
    1618:	00000000 	andeq	r0, r0, r0
    161c:	01940415 	orrseq	r0, r4, r5, lsl r4
    1620:	d2240000 	eorle	r0, r4, #0
    1624:	0400000c 	streq	r0, [r0], #-12
    1628:	0000a4f6 	strdeq	sl, [r0], -r6
    162c:	00051900 	andeq	r1, r5, r0, lsl #18
    1630:	04f92300 	ldrbteq	r2, [r9], #768	; 0x300
    1634:	4c230000 	stcmi	0, cr0, [r3], #-0
    1638:	00000000 	andeq	r0, r0, r0
    163c:	000b7622 	andeq	r7, fp, r2, lsr #12
    1640:	2a390500 	bcs	e42a48 <__Stack_Size+0xe42648>
    1644:	23000005 	movwcs	r0, #5
    1648:	0000003a 	andeq	r0, r0, sl, lsr r0
    164c:	0cfa2200 	lfmeq	f2, 2, [sl]
    1650:	e1040000 	mrs	r0, (UNDEF: 4)
    1654:	0000053b 	andeq	r0, r0, fp, lsr r5
    1658:	00053b23 	andeq	r3, r5, r3, lsr #22
    165c:	04150000 	ldreq	r0, [r5], #-0
    1660:	000001f1 	strdeq	r0, [r0], -r1
    1664:	000cc522 	andeq	ip, ip, r2, lsr #10
    1668:	52df0400 	sbcspl	r0, pc, #0, 8
    166c:	23000005 	movwcs	r0, #5
    1670:	000004f9 	strdeq	r0, [r0], -r9
    1674:	0b962200 	bleq	fe589e7c <SCS_BASE+0x1e57be7c>
    1678:	e0040000 	and	r0, r4, r0
    167c:	00000568 	andeq	r0, r0, r8, ror #10
    1680:	0004f923 	andeq	pc, r4, r3, lsr #18
    1684:	053b2300 	ldreq	r2, [fp, #-768]!	; 0xfffffd00
    1688:	22000000 	andcs	r0, r0, #0
    168c:	00000c40 	andeq	r0, r0, r0, asr #24
    1690:	0583e504 	streq	lr, [r3, #1284]	; 0x504
    1694:	f9230000 			; <UNDEFINED> instruction: 0xf9230000
    1698:	23000004 	movwcs	r0, #4
    169c:	0000004c 	andeq	r0, r0, ip, asr #32
    16a0:	0000c423 	andeq	ip, r0, r3, lsr #8
    16a4:	d5250000 	strle	r0, [r5, #-0]!
    16a8:	0400000b 	streq	r0, [r0], #-11
    16ac:	04f923e4 	ldrbteq	r2, [r9], #996	; 0x3e4
    16b0:	c4230000 	strtgt	r0, [r3], #-0
    16b4:	00000000 	andeq	r0, r0, r0
    16b8:	0006d800 	andeq	sp, r6, r0, lsl #16
    16bc:	cd000400 	cfstrsgt	mvf0, [r0, #-0]
    16c0:	04000005 	streq	r0, [r0], #-5
    16c4:	0000e701 	andeq	lr, r0, r1, lsl #14
    16c8:	0d570100 	ldfeqe	f0, [r7, #-0]
    16cc:	01340000 	teqeq	r4, r0
    16d0:	343c0000 	ldrtcc	r0, [ip], #-0
    16d4:	01800800 	orreq	r0, r0, r0, lsl #16
    16d8:	046f0000 	strbteq	r0, [pc], #-0	; 16e0 <__Stack_Size+0x12e0>
    16dc:	04020000 	streq	r0, [r2], #-0
    16e0:	00024205 	andeq	r4, r2, r5, lsl #4
    16e4:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    16e8:	0000017a 	andeq	r0, r0, sl, ror r1
    16ec:	93060102 	movwls	r0, #24834	; 0x6102
    16f0:	03000000 	movweq	r0, #0
    16f4:	00323375 	eorseq	r3, r2, r5, ror r3
    16f8:	00452702 	subeq	r2, r5, r2, lsl #14
    16fc:	04020000 	streq	r0, [r2], #-0
    1700:	0000b907 	andeq	fp, r0, r7, lsl #18
    1704:	31750300 	cmncc	r5, r0, lsl #6
    1708:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    170c:	00000057 	andeq	r0, r0, r7, asr r0
    1710:	cb070202 	blgt	1c1f20 <__Stack_Size+0x1c1b20>
    1714:	03000000 	movweq	r0, #0
    1718:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    171c:	00006829 	andeq	r6, r0, r9, lsr #16
    1720:	08010200 	stmdaeq	r1, {r9}
    1724:	00000091 	muleq	r0, r1, r0
    1728:	00008004 	andeq	r8, r0, r4
    172c:	7a2f0200 	bvc	bc1f34 <__Stack_Size+0xbc1b34>
    1730:	05000000 	streq	r0, [r0, #-0]
    1734:	00000045 	andeq	r0, r0, r5, asr #32
    1738:	000c3b04 	andeq	r3, ip, r4, lsl #22
    173c:	8a300200 	bhi	c01f44 <__Stack_Size+0xc01b44>
    1740:	05000000 	streq	r0, [r0, #-0]
    1744:	00000057 	andeq	r0, r0, r7, asr r0
    1748:	38757603 	ldmdacc	r5!, {r0, r1, r9, sl, ip, sp, lr}^
    174c:	9a310200 	bls	c41f54 <__Stack_Size+0xc41b54>
    1750:	05000000 	streq	r0, [r0, #-0]
    1754:	00000068 	andeq	r0, r0, r8, rrx
    1758:	39020106 	stmdbcc	r2, {r1, r2, r8}
    175c:	000000b4 	strheq	r0, [r0], -r4
    1760:	00117b07 	andseq	r7, r1, r7, lsl #22
    1764:	53080000 	movwpl	r0, #32768	; 0x8000
    1768:	01005445 	tsteq	r0, r5, asr #8
    176c:	09c70400 	stmibeq	r7, {sl}^
    1770:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    1774:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1778:	00190304 	andseq	r0, r9, r4, lsl #6
    177c:	9f390200 	svcls	0x00390200
    1780:	06000000 	streq	r0, [r0], -r0
    1784:	df3b0201 	svcle	0x003b0201
    1788:	07000000 	streq	r0, [r0, -r0]
    178c:	0000089e 	muleq	r0, lr, r8
    1790:	08460700 	stmdaeq	r6, {r8, r9, sl}^
    1794:	00010000 	andeq	r0, r1, r0
    1798:	000ac004 	andeq	ip, sl, r4
    179c:	ca3b0200 	bgt	ec1fa4 <__Stack_Size+0xec1ba4>
    17a0:	02000000 	andeq	r0, r0, #0
    17a4:	02040704 	andeq	r0, r4, #4, 14	; 0x100000
    17a8:	1c090000 	stcne	0, cr0, [r9], {-0}
    17ac:	56014e03 	strpl	r4, [r1], -r3, lsl #28
    17b0:	0a000001 	beq	17bc <__Stack_Size+0x13bc>
    17b4:	004c5243 	subeq	r5, ip, r3, asr #4
    17b8:	6f015003 	svcvs	0x00015003
    17bc:	00000000 	andeq	r0, r0, r0
    17c0:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    17c4:	01510300 	cmpeq	r1, r0, lsl #6
    17c8:	0000006f 	andeq	r0, r0, pc, rrx
    17cc:	44490a04 	strbmi	r0, [r9], #-2564	; 0xfffff5fc
    17d0:	52030052 	andpl	r0, r3, #82	; 0x52
    17d4:	00006f01 	andeq	r6, r0, r1, lsl #30
    17d8:	4f0a0800 	svcmi	0x000a0800
    17dc:	03005244 	movweq	r5, #580	; 0x244
    17e0:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    17e4:	0b0c0000 	bleq	3017ec <__Stack_Size+0x3013ec>
    17e8:	000008d9 	ldrdeq	r0, [r0], -r9
    17ec:	6f015403 	svcvs	0x00015403
    17f0:	10000000 	andne	r0, r0, r0
    17f4:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    17f8:	01550300 	cmpeq	r5, r0, lsl #6
    17fc:	0000006f 	andeq	r0, r0, pc, rrx
    1800:	0b4c0b14 	bleq	1304458 <__Stack_Size+0x1304058>
    1804:	56030000 	strpl	r0, [r3], -r0
    1808:	00006f01 	andeq	r6, r0, r1, lsl #30
    180c:	0c001800 	stceq	8, cr1, [r0], {-0}
    1810:	000007a3 	andeq	r0, r0, r3, lsr #15
    1814:	f1015703 			; <UNDEFINED> instruction: 0xf1015703
    1818:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    181c:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    1820:	00000220 	andeq	r0, r0, r0, lsr #4
    1824:	0052530a 	subseq	r5, r2, sl, lsl #6
    1828:	7f023a03 	svcvc	0x00023a03
    182c:	00000000 	andeq	r0, r0, r0
    1830:	000c890b 	andeq	r8, ip, fp, lsl #18
    1834:	023b0300 	eorseq	r0, fp, #0, 6
    1838:	0000004c 	andeq	r0, r0, ip, asr #32
    183c:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    1840:	023c0300 	eorseq	r0, ip, #0, 6
    1844:	0000007f 	andeq	r0, r0, pc, ror r0
    1848:	0c930b04 	vldmiaeq	r3, {d0-d1}
    184c:	3d030000 	stccc	0, cr0, [r3, #-0]
    1850:	00004c02 	andeq	r4, r0, r2, lsl #24
    1854:	420a0600 	andmi	r0, sl, #0, 12
    1858:	03005252 	movweq	r5, #594	; 0x252
    185c:	007f023e 	rsbseq	r0, pc, lr, lsr r2	; <UNPREDICTABLE>
    1860:	0b080000 	bleq	201868 <__Stack_Size+0x201468>
    1864:	00000c7f 	andeq	r0, r0, pc, ror ip
    1868:	4c023f03 	stcmi	15, cr3, [r2], {3}
    186c:	0a000000 	beq	1874 <__Stack_Size+0x1474>
    1870:	3152430a 	cmpcc	r2, sl, lsl #6
    1874:	02400300 	subeq	r0, r0, #0, 6
    1878:	0000007f 	andeq	r0, r0, pc, ror r0
    187c:	0c9d0b0c 	vldmiaeq	sp, {d0-d5}
    1880:	41030000 	mrsmi	r0, (UNDEF: 3)
    1884:	00004c02 	andeq	r4, r0, r2, lsl #24
    1888:	430a0e00 	movwmi	r0, #44544	; 0xae00
    188c:	03003252 	movweq	r3, #594	; 0x252
    1890:	007f0242 	rsbseq	r0, pc, r2, asr #4
    1894:	0b100000 	bleq	40189c <__Stack_Size+0x40149c>
    1898:	00000ca7 	andeq	r0, r0, r7, lsr #25
    189c:	4c024303 	stcmi	3, cr4, [r2], {3}
    18a0:	12000000 	andne	r0, r0, #0
    18a4:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    18a8:	02440300 	subeq	r0, r4, #0, 6
    18ac:	0000007f 	andeq	r0, r0, pc, ror r0
    18b0:	0cb10b14 	vldmiaeq	r1!, {d0-d9}
    18b4:	45030000 	strmi	r0, [r3, #-0]
    18b8:	00004c02 	andeq	r4, r0, r2, lsl #24
    18bc:	710b1600 	tstvc	fp, r0, lsl #12
    18c0:	0300000b 	movweq	r0, #11
    18c4:	007f0246 	rsbseq	r0, pc, r6, asr #4
    18c8:	0b180000 	bleq	6018d0 <__Stack_Size+0x6014d0>
    18cc:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    18d0:	4c024703 	stcmi	7, cr4, [r2], {3}
    18d4:	1a000000 	bne	18dc <__Stack_Size+0x14dc>
    18d8:	0bb80c00 	bleq	fee048e0 <SCS_BASE+0x1edf68e0>
    18dc:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    18e0:	00016202 	andeq	r6, r1, r2, lsl #4
    18e4:	04100d00 	ldreq	r0, [r0], #-3328	; 0xfffff300
    18e8:	00027d1a 	andeq	r7, r2, sl, lsl sp
    18ec:	0c110e00 	ldceq	14, cr0, [r1], {-0}
    18f0:	1c040000 	stcne	0, cr0, [r4], {-0}
    18f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    18f8:	0c000e00 	stceq	14, cr0, [r0], {-0}
    18fc:	1d040000 	stcne	0, cr0, [r4, #-0]
    1900:	0000004c 	andeq	r0, r0, ip, asr #32
    1904:	0bc60e04 	bleq	ff18511c <SCS_BASE+0x1f17711c>
    1908:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    190c:	0000004c 	andeq	r0, r0, ip, asr #32
    1910:	0c290e06 	stceq	14, cr0, [r9], #-24	; 0xffffffe8
    1914:	1f040000 	svcne	0x00040000
    1918:	0000004c 	andeq	r0, r0, ip, asr #32
    191c:	0c740e08 	ldcleq	14, cr0, [r4], #-32	; 0xffffffe0
    1920:	20040000 	andcs	r0, r4, r0
    1924:	0000004c 	andeq	r0, r0, ip, asr #32
    1928:	0c5a0e0a 	mrrceq	14, 0, r0, sl, cr10
    192c:	21040000 	mrscs	r0, (UNDEF: 4)
    1930:	0000004c 	andeq	r0, r0, ip, asr #32
    1934:	ee04000c 	cdp	0, 0, cr0, cr4, cr12, {0}
    1938:	0400000b 	streq	r0, [r0], #-11
    193c:	00022c22 	andeq	r2, r2, r2, lsr #24
    1940:	0d210f00 	stceq	15, cr0, [r1, #-0]
    1944:	63010000 	movwvs	r0, #4096	; 0x1000
    1948:	0800343c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip, sp}
    194c:	00000044 	andeq	r0, r0, r4, asr #32
    1950:	03559c01 	cmpeq	r5, #256	; 0x100
    1954:	7d100000 	ldcvc	0, cr0, [r0, #-0]
    1958:	0100001f 	tsteq	r0, pc, lsl r0
    195c:	00005e63 	andeq	r5, r0, r3, ror #28
    1960:	0001de00 	andeq	sp, r1, r0, lsl #28
    1964:	34481100 	strbcc	r1, [r8], #-256	; 0xffffff00
    1968:	05c80800 	strbeq	r0, [r8, #2048]	; 0x800
    196c:	02c90000 	sbceq	r0, r9, #0
    1970:	01120000 	tsteq	r2, r0
    1974:	20080251 	andcs	r0, r8, r1, asr r2
    1978:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
    197c:	010c000c 	tsteq	ip, ip
    1980:	50110040 	andspl	r0, r1, r0, asr #32
    1984:	e4080034 	str	r0, [r8], #-52	; 0xffffffcc
    1988:	e5000005 	str	r0, [r0, #-5]
    198c:	12000002 	andne	r0, r0, #2
    1990:	40015101 	andmi	r5, r1, r1, lsl #2
    1994:	05500112 	ldrbeq	r0, [r0, #-274]	; 0xfffffeee
    1998:	010c000c 	tsteq	ip, ip
    199c:	58110040 	ldmdapl	r1, {r6}
    19a0:	fa080034 	blx	201a78 <__Stack_Size+0x201678>
    19a4:	02000005 	andeq	r0, r0, #5
    19a8:	12000003 	andne	r0, r0, #3
    19ac:	74025101 	strvc	r5, [r2], #-257	; 0xfffffeff
    19b0:	50011200 	andpl	r1, r1, r0, lsl #4
    19b4:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    19b8:	11004001 	tstne	r0, r1
    19bc:	08003460 	stmdaeq	r0, {r5, r6, sl, ip, sp}
    19c0:	00000616 	andeq	r0, r0, r6, lsl r6
    19c4:	0000031f 	andeq	r0, r0, pc, lsl r3
    19c8:	02510112 	subseq	r0, r1, #-2147483644	; 0x80000004
    19cc:	01124008 	tsteq	r2, r8
    19d0:	000c0550 	andeq	r0, ip, r0, asr r5
    19d4:	00400138 	subeq	r0, r0, r8, lsr r1
    19d8:	00346c11 	eorseq	r6, r4, r1, lsl ip
    19dc:	0005c808 	andeq	ip, r5, r8, lsl #16
    19e0:	00033b00 	andeq	r3, r3, r0, lsl #22
    19e4:	51011200 	mrspl	r1, R9_usr
    19e8:	01124001 	tsteq	r2, r1
    19ec:	000c0550 	andeq	r0, ip, r0, asr r5
    19f0:	0040010c 	subeq	r0, r0, ip, lsl #2
    19f4:	00347813 	eorseq	r7, r4, r3, lsl r8
    19f8:	0005e408 	andeq	lr, r5, r8, lsl #8
    19fc:	51011200 	mrspl	r1, R9_usr
    1a00:	12200802 	eorne	r0, r0, #131072	; 0x20000
    1a04:	0c055001 	stceq	0, cr5, [r5], {1}
    1a08:	40010c00 	andmi	r0, r1, r0, lsl #24
    1a0c:	ab0f0000 	blge	3c1a14 <__Stack_Size+0x3c1614>
    1a10:	01000000 	mrseq	r0, (UNDEF: 0)
    1a14:	0034802f 	eorseq	r8, r4, pc, lsr #32
    1a18:	00005c08 	andeq	r5, r0, r8, lsl #24
    1a1c:	bd9c0100 	ldflts	f0, [ip]
    1a20:	10000003 	andne	r0, r0, r3
    1a24:	00000d65 	andeq	r0, r0, r5, ror #26
    1a28:	005e2f01 	subseq	r2, lr, r1, lsl #30
    1a2c:	01ff0000 	mvnseq	r0, r0
    1a30:	61140000 	tstvs	r4, r0
    1a34:	01006464 	tsteq	r0, r4, ror #8
    1a38:	00005e2f 	andeq	r5, r0, pc, lsr #28
    1a3c:	00022f00 	andeq	r2, r2, r0, lsl #30
    1a40:	1f7d1000 	svcne	0x007d1000
    1a44:	2f010000 	svccs	0x00010000
    1a48:	0000004c 	andeq	r0, r0, ip, asr #32
    1a4c:	0000025f 	andeq	r0, r0, pc, asr r2
    1a50:	01006915 	tsteq	r0, r5, lsl r9
    1a54:	00004c31 	andeq	r4, r0, r1, lsr ip
    1a58:	00028000 	andeq	r8, r2, r0
    1a5c:	0d281600 	stceq	6, cr1, [r8, #-0]
    1a60:	31010000 	mrscc	r0, (UNDEF: 1)
    1a64:	0000004c 	andeq	r0, r0, ip, asr #32
    1a68:	0000030f 	andeq	r0, r0, pc, lsl #6
    1a6c:	0034c417 	eorseq	ip, r4, r7, lsl r4
    1a70:	00028808 	andeq	r8, r2, r8, lsl #16
    1a74:	330f0000 	movwcc	r0, #61440	; 0xf000
    1a78:	01000000 	mrseq	r0, (UNDEF: 0)
    1a7c:	0034dc79 	eorseq	sp, r4, r9, ror ip
    1a80:	00005408 	andeq	r5, r0, r8, lsl #8
    1a84:	259c0100 	ldrcs	r0, [ip, #256]	; 0x100
    1a88:	10000004 	andne	r0, r0, r4
    1a8c:	00000d65 	andeq	r0, r0, r5, ror #26
    1a90:	005e7901 	subseq	r7, lr, r1, lsl #18
    1a94:	03470000 	movteq	r0, #28672	; 0x7000
    1a98:	61140000 	tstvs	r4, r0
    1a9c:	01006464 	tsteq	r0, r4, ror #8
    1aa0:	00005e79 	andeq	r5, r0, r9, ror lr
    1aa4:	00036800 	andeq	r6, r3, r0, lsl #16
    1aa8:	00691500 	rsbeq	r1, r9, r0, lsl #10
    1aac:	005e7c01 	subseq	r7, lr, r1, lsl #24
    1ab0:	03980000 	orrseq	r0, r8, #0
    1ab4:	28160000 	ldmdacs	r6, {}	; <UNPREDICTABLE>
    1ab8:	0100000d 	tsteq	r0, sp
    1abc:	00005e7c 	andeq	r5, r0, ip, ror lr
    1ac0:	0003f400 	andeq	pc, r3, r0, lsl #8
    1ac4:	351e1700 	ldrcc	r1, [lr, #-1792]	; 0xfffff900
    1ac8:	02880800 	addeq	r0, r8, #0, 16
    1acc:	2c130000 	ldccs	0, cr0, [r3], {-0}
    1ad0:	30080035 	andcc	r0, r8, r5, lsr r0
    1ad4:	12000006 	andne	r0, r0, #6
    1ad8:	3a015001 	bcc	55ae4 <__Stack_Size+0x556e4>
    1adc:	8f0f0000 	svchi	0x000f0000
    1ae0:	01000002 	tsteq	r0, r2
    1ae4:	003530ab 	eorseq	r3, r5, fp, lsr #1
    1ae8:	00003008 	andeq	r3, r0, r8
    1aec:	6c9c0100 	ldfvss	f0, [ip], {0}
    1af0:	11000004 	tstne	r0, r4
    1af4:	0800353c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, ip, sp}
    1af8:	00000641 	andeq	r0, r0, r1, asr #12
    1afc:	00000458 	andeq	r0, r0, r8, asr r4
    1b00:	03510112 	cmpeq	r1, #-2147483644	; 0x80000004
    1b04:	1205250a 	andne	r2, r5, #41943040	; 0x2800000
    1b08:	0c055001 	stceq	0, cr5, [r5], {1}
    1b0c:	40013800 	andmi	r3, r1, r0, lsl #16
    1b10:	35481800 	strbcc	r1, [r8, #-2048]	; 0xfffff800
    1b14:	065b0800 	ldrbeq	r0, [fp], -r0, lsl #16
    1b18:	01120000 	tsteq	r2, r0
    1b1c:	000c0550 	andeq	r0, ip, r0, asr r5
    1b20:	00400138 	subeq	r0, r0, r8, lsr r1
    1b24:	0d6b0f00 	stcleq	15, cr0, [fp, #-0]
    1b28:	b7010000 	strlt	r0, [r1, -r0]
    1b2c:	08003560 	stmdaeq	r0, {r5, r6, r8, sl, ip, sp}
    1b30:	00000058 	andeq	r0, r0, r8, asr r0
    1b34:	05299c01 	streq	r9, [r9, #-3073]!	; 0xfffff3ff
    1b38:	20100000 	andscs	r0, r0, r0
    1b3c:	0100000c 	tsteq	r0, ip
    1b40:	00003ab7 			; <UNDEFINED> instruction: 0x00003ab7
    1b44:	00042c00 	andeq	r2, r4, r0, lsl #24
    1b48:	0ce61900 	stcleq	9, cr1, [r6]
    1b4c:	ba010000 	blt	41b54 <__Stack_Size+0x41754>
    1b50:	0000027d 	andeq	r0, r0, sp, ror r2
    1b54:	11689102 	cmnne	r8, r2, lsl #2
    1b58:	0800356a 	stmdaeq	r0, {r1, r3, r5, r6, r8, sl, ip, sp}
    1b5c:	00000670 	andeq	r0, r0, r0, ror r6
    1b60:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    1b64:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    1b68:	1100007d 	tstne	r0, sp, ror r0
    1b6c:	0800358c 	stmdaeq	r0, {r2, r3, r7, r8, sl, ip, sp}
    1b70:	00000687 	andeq	r0, r0, r7, lsl #13
    1b74:	000004c6 	andeq	r0, r0, r6, asr #9
    1b78:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    1b7c:	11000074 	tstne	r0, r4, ror r0
    1b80:	08003592 	stmdaeq	r0, {r1, r4, r7, r8, sl, ip, sp}
    1b84:	00000630 	andeq	r0, r0, r0, lsr r6
    1b88:	000004d9 	ldrdeq	r0, [r0], -r9
    1b8c:	01500112 	cmpeq	r0, r2, lsl r1
    1b90:	9a11003a 	bls	441c80 <__Stack_Size+0x441880>
    1b94:	98080035 	stmdals	r8, {r0, r2, r4, r5}
    1b98:	f3000006 	vhadd.u8	d0, d0, d6
    1b9c:	12000004 	andne	r0, r0, #4
    1ba0:	7d025101 	stfvcs	f5, [r2, #-4]
    1ba4:	50011200 	andpl	r1, r1, r0, lsl #4
    1ba8:	00007402 	andeq	r7, r0, r2, lsl #8
    1bac:	0035a611 	eorseq	sl, r5, r1, lsl r6
    1bb0:	0006ae08 	andeq	sl, r6, r8, lsl #28
    1bb4:	00051300 	andeq	r1, r5, r0, lsl #6
    1bb8:	52011200 	andpl	r1, r1, #0, 4
    1bbc:	01123101 	tsteq	r2, r1, lsl #2
    1bc0:	250a0351 	strcs	r0, [sl, #-849]	; 0xfffffcaf
    1bc4:	50011205 	andpl	r1, r1, r5, lsl #4
    1bc8:	00007402 	andeq	r7, r0, r2, lsl #8
    1bcc:	0035ae18 	eorseq	sl, r5, r8, lsl lr
    1bd0:	0006c908 	andeq	ip, r6, r8, lsl #18
    1bd4:	51011200 	mrspl	r1, R9_usr
    1bd8:	01123101 	tsteq	r2, r1, lsl #2
    1bdc:	00740250 	rsbseq	r0, r4, r0, asr r2
    1be0:	de0f0000 	cdple	0, 0, cr0, cr15, cr0, {0}
    1be4:	01000000 	mrseq	r0, (UNDEF: 0)
    1be8:	0035b827 	eorseq	fp, r5, r7, lsr #16
    1bec:	00000408 	andeq	r0, r0, r8, lsl #8
    1bf0:	5f9c0100 	svcpl	0x009c0100
    1bf4:	10000005 	andne	r0, r0, r5
    1bf8:	00000d52 	andeq	r0, r0, r2, asr sp
    1bfc:	003a2701 	eorseq	r2, sl, r1, lsl #14
    1c00:	04640000 	strbteq	r0, [r4], #-0
    1c04:	bc130000 	ldclt	0, cr0, [r3], {-0}
    1c08:	6c080035 	stcvs	0, cr0, [r8], {53}	; 0x35
    1c0c:	12000004 	andne	r0, r0, #4
    1c10:	f3035001 	vhadd.u8	d5, d3, d1
    1c14:	00005001 	andeq	r5, r0, r1
    1c18:	00008f1a 	andeq	r8, r0, sl, lsl pc
    1c1c:	00056f00 	andeq	r6, r5, r0, lsl #30
    1c20:	00ea1b00 	rsceq	r1, sl, r0, lsl #22
    1c24:	000e0000 	andeq	r0, lr, r0
    1c28:	0000711c 	andeq	r7, r0, ip, lsl r1
    1c2c:	801b0100 	andshi	r0, fp, r0, lsl #2
    1c30:	05000005 	streq	r0, [r0, #-5]
    1c34:	00002c03 	andeq	r2, r0, r3, lsl #24
    1c38:	055f0520 	ldrbeq	r0, [pc, #-1312]	; 1720 <__Stack_Size+0x1320>
    1c3c:	5e1a0000 	cdppl	0, 1, cr0, cr10, cr0, {0}
    1c40:	95000000 	strls	r0, [r0, #-0]
    1c44:	1b000005 	blne	1c60 <__Stack_Size+0x1860>
    1c48:	000000ea 	andeq	r0, r0, sl, ror #1
    1c4c:	311c000e 	tstcc	ip, lr
    1c50:	0100000d 	tsteq	r0, sp
    1c54:	0005851c 	andeq	r8, r5, ip, lsl r5
    1c58:	18030500 	stmdane	r3, {r8, sl}
    1c5c:	1c200000 	stcne	0, cr0, [r0], #-0
    1c60:	00000d40 	andeq	r0, r0, r0, asr #26
    1c64:	006f1f01 	rsbeq	r1, pc, r1, lsl #30
    1c68:	03050000 	movweq	r0, #20480	; 0x5000
    1c6c:	20000028 	andcs	r0, r0, r8, lsr #32
    1c70:	000d901c 	andeq	r9, sp, ip, lsl r0
    1c74:	3a200100 	bcc	80207c <__Stack_Size+0x801c7c>
    1c78:	05000000 	streq	r0, [r0, #-0]
    1c7c:	00003c03 	andeq	r3, r0, r3, lsl #24
    1c80:	09a01d20 	stmibeq	r0!, {r5, r8, sl, fp, ip}
    1c84:	e2050000 	and	r0, r5, #0
    1c88:	000005de 	ldrdeq	r0, [r0], -lr
    1c8c:	0005de1e 	andeq	sp, r5, lr, lsl lr
    1c90:	004c1e00 	subeq	r1, ip, r0, lsl #28
    1c94:	1f000000 	svcne	0x00000000
    1c98:	00015604 	andeq	r5, r1, r4, lsl #12
    1c9c:	08391d00 	ldmdaeq	r9!, {r8, sl, fp, ip}
    1ca0:	e1050000 	mrs	r0, (UNDEF: 5)
    1ca4:	000005fa 	strdeq	r0, [r0], -sl
    1ca8:	0005de1e 	andeq	sp, r5, lr, lsl lr
    1cac:	004c1e00 	subeq	r1, ip, r0, lsl #28
    1cb0:	1d000000 	stcne	0, cr0, [r0, #-0]
    1cb4:	00000bdf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1cb8:	0610ec04 	ldreq	lr, [r0], -r4, lsl #24
    1cbc:	101e0000 	andsne	r0, lr, r0
    1cc0:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    1cc4:	0000004c 	andeq	r0, r0, ip, asr #32
    1cc8:	20041f00 	andcs	r1, r4, r0, lsl #30
    1ccc:	20000002 	andcs	r0, r0, r2
    1cd0:	00000cd2 	ldrdeq	r0, [r0], -r2
    1cd4:	00b4f604 	adcseq	pc, r4, r4, lsl #12
    1cd8:	06300000 	ldrteq	r0, [r0], -r0
    1cdc:	101e0000 	andsne	r0, lr, r0
    1ce0:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    1ce4:	0000004c 	andeq	r0, r0, ip, asr #32
    1ce8:	00621d00 	rsbeq	r1, r2, r0, lsl #26
    1cec:	15060000 	strne	r0, [r6, #-0]
    1cf0:	00000641 	andeq	r0, r0, r1, asr #12
    1cf4:	00003a1e 	andeq	r3, r0, lr, lsl sl
    1cf8:	7e200000 	cdpvc	0, 2, cr0, cr0, cr0, {0}
    1cfc:	0400000d 	streq	r0, [r0], #-13
    1d00:	0000bff8 	strdeq	fp, [r0], -r8
    1d04:	00065b00 	andeq	r5, r6, r0, lsl #22
    1d08:	06101e00 	ldreq	r1, [r0], -r0, lsl #28
    1d0c:	4c1e0000 	ldcmi	0, cr0, [lr], {-0}
    1d10:	00000000 	andeq	r0, r0, r0
    1d14:	000da220 	andeq	sl, sp, r0, lsr #4
    1d18:	4ced0400 	cfstrdmi	mvd0, [sp]
    1d1c:	70000000 	andvc	r0, r0, r0
    1d20:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    1d24:	00000610 	andeq	r0, r0, r0, lsl r6
    1d28:	0cfa1d00 	ldcleq	13, cr1, [sl]
    1d2c:	e1040000 	mrs	r0, (UNDEF: 4)
    1d30:	00000681 	andeq	r0, r0, r1, lsl #13
    1d34:	0006811e 	andeq	r8, r6, lr, lsl r1
    1d38:	041f0000 	ldreq	r0, [pc], #-0	; 1d40 <__Stack_Size+0x1940>
    1d3c:	0000027d 	andeq	r0, r0, sp, ror r2
    1d40:	000cc51d 	andeq	ip, ip, sp, lsl r5
    1d44:	98df0400 	ldmls	pc, {sl}^	; <UNPREDICTABLE>
    1d48:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    1d4c:	00000610 	andeq	r0, r0, r0, lsl r6
    1d50:	0b961d00 	bleq	fe589158 <SCS_BASE+0x1e57b158>
    1d54:	e0040000 	and	r0, r4, r0
    1d58:	000006ae 	andeq	r0, r0, lr, lsr #13
    1d5c:	0006101e 	andeq	r1, r6, lr, lsl r0
    1d60:	06811e00 	streq	r1, [r1], r0, lsl #28
    1d64:	1d000000 	stcne	0, cr0, [r0, #-0]
    1d68:	00000c40 	andeq	r0, r0, r0, asr #24
    1d6c:	06c9e504 	strbeq	lr, [r9], r4, lsl #10
    1d70:	101e0000 	andsne	r0, lr, r0
    1d74:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    1d78:	0000004c 	andeq	r0, r0, ip, asr #32
    1d7c:	0000df1e 	andeq	sp, r0, lr, lsl pc
    1d80:	d5210000 	strle	r0, [r1, #-0]!
    1d84:	0400000b 	streq	r0, [r0], #-11
    1d88:	06101ee4 	ldreq	r1, [r0], -r4, ror #29
    1d8c:	df1e0000 	svcle	0x001e0000
    1d90:	00000000 	andeq	r0, r0, r0
    1d94:	0008b300 	andeq	fp, r8, r0, lsl #6
    1d98:	8e000400 	cfcpyshi	mvf0, mvf0
    1d9c:	04000007 	streq	r0, [r0], #-7
    1da0:	0000e701 	andeq	lr, r0, r1, lsl #14
    1da4:	0f490100 	svceq	0x00490100
    1da8:	01340000 	teqeq	r4, r0
    1dac:	35bc0000 	ldrcc	r0, [ip, #0]!
    1db0:	04780800 	ldrbteq	r0, [r8], #-2048	; 0xfffff800
    1db4:	05c80000 	strbeq	r0, [r8]
    1db8:	04020000 	streq	r0, [r2], #-0
    1dbc:	00024205 	andeq	r4, r2, r5, lsl #4
    1dc0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    1dc4:	0000017a 	andeq	r0, r0, sl, ror r1
    1dc8:	93060102 	movwls	r0, #24834	; 0x6102
    1dcc:	03000000 	movweq	r0, #0
    1dd0:	00323375 	eorseq	r3, r2, r5, ror r3
    1dd4:	00452702 	subeq	r2, r5, r2, lsl #14
    1dd8:	04020000 	streq	r0, [r2], #-0
    1ddc:	0000b907 	andeq	fp, r0, r7, lsl #18
    1de0:	31750300 	cmncc	r5, r0, lsl #6
    1de4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    1de8:	00000057 	andeq	r0, r0, r7, asr r0
    1dec:	cb070202 	blgt	1c25fc <__Stack_Size+0x1c21fc>
    1df0:	03000000 	movweq	r0, #0
    1df4:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    1df8:	00006829 	andeq	r6, r0, r9, lsr #16
    1dfc:	08010200 	stmdaeq	r1, {r9}
    1e00:	00000091 	muleq	r0, r1, r0
    1e04:	00008004 	andeq	r8, r0, r4
    1e08:	7a2f0200 	bvc	bc2610 <__Stack_Size+0xbc2210>
    1e0c:	05000000 	streq	r0, [r0, #-0]
    1e10:	00000045 	andeq	r0, r0, r5, asr #32
    1e14:	000c3b04 	andeq	r3, ip, r4, lsl #22
    1e18:	8a300200 	bhi	c02620 <__Stack_Size+0xc02220>
    1e1c:	05000000 	streq	r0, [r0, #-0]
    1e20:	00000057 	andeq	r0, r0, r7, asr r0
    1e24:	39020106 	stmdbcc	r2, {r1, r2, r8}
    1e28:	000000a4 	andeq	r0, r0, r4, lsr #1
    1e2c:	00117b07 	andseq	r7, r1, r7, lsl #22
    1e30:	53080000 	movwpl	r0, #32768	; 0x8000
    1e34:	01005445 	tsteq	r0, r5, asr #8
    1e38:	09c70400 	stmibeq	r7, {sl}^
    1e3c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    1e40:	0000008f 	andeq	r0, r0, pc, lsl #1
    1e44:	3b020106 	blcc	82264 <__Stack_Size+0x81e64>
    1e48:	000000c4 	andeq	r0, r0, r4, asr #1
    1e4c:	00089e07 	andeq	r9, r8, r7, lsl #28
    1e50:	46070000 	strmi	r0, [r7], -r0
    1e54:	01000008 	tsteq	r0, r8
    1e58:	0ac00400 	beq	ff002e60 <SCS_BASE+0x1eff4e60>
    1e5c:	3b020000 	blcc	81e64 <__Stack_Size+0x81a64>
    1e60:	000000af 	andeq	r0, r0, pc, lsr #1
    1e64:	04070402 	streq	r0, [r7], #-1026	; 0xfffffbfe
    1e68:	09000002 	stmdbeq	r0, {r1}
    1e6c:	010c0324 	tsteq	ip, r4, lsr #6
    1e70:	00000152 	andeq	r0, r0, r2, asr r1
    1e74:	5243410a 	subpl	r4, r3, #-2147483646	; 0x80000002
    1e78:	010e0300 	mrseq	r0, ELR_hyp
    1e7c:	0000006f 	andeq	r0, r0, pc, rrx
    1e80:	0ec20b00 	vdiveq.f64	d16, d2, d0
    1e84:	0f030000 	svceq	0x00030000
    1e88:	00006f01 	andeq	r6, r0, r1, lsl #30
    1e8c:	bf0b0400 	svclt	0x000b0400
    1e90:	0300000e 	movweq	r0, #14
    1e94:	006f0110 	rsbeq	r0, pc, r0, lsl r1	; <UNPREDICTABLE>
    1e98:	0a080000 	beq	201ea0 <__Stack_Size+0x201aa0>
    1e9c:	03005253 	movweq	r5, #595	; 0x253
    1ea0:	006f0111 	rsbeq	r0, pc, r1, lsl r1	; <UNPREDICTABLE>
    1ea4:	0a0c0000 	beq	301eac <__Stack_Size+0x301aac>
    1ea8:	03005243 	movweq	r5, #579	; 0x243
    1eac:	006f0112 	rsbeq	r0, pc, r2, lsl r1	; <UNPREDICTABLE>
    1eb0:	0a100000 	beq	401eb8 <__Stack_Size+0x401ab8>
    1eb4:	03005241 	movweq	r5, #577	; 0x241
    1eb8:	006f0113 	rsbeq	r0, pc, r3, lsl r1	; <UNPREDICTABLE>
    1ebc:	0b140000 	bleq	501ec4 <__Stack_Size+0x501ac4>
    1ec0:	000010f2 	strdeq	r1, [r0], -r2
    1ec4:	6f011403 	svcvs	0x00011403
    1ec8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1ecc:	52424f0a 	subpl	r4, r2, #10, 30	; 0x28
    1ed0:	01150300 	tsteq	r5, r0, lsl #6
    1ed4:	0000006f 	andeq	r0, r0, pc, rrx
    1ed8:	0e4c0b1c 	vmoveq.8	d12[0], r0
    1edc:	16030000 	strne	r0, [r3], -r0
    1ee0:	00006f01 	andeq	r6, r0, r1, lsl #30
    1ee4:	0c002000 	stceq	0, cr2, [r0], {-0}
    1ee8:	000010fb 	strdeq	r1, [r0], -fp
    1eec:	d6011703 	strle	r1, [r1], -r3, lsl #14
    1ef0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1ef4:	01190310 	tsteq	r9, r0, lsl r3
    1ef8:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1efc:	5044520a 	subpl	r5, r4, sl, lsl #4
    1f00:	011b0300 	tsteq	fp, r0, lsl #6
    1f04:	0000007f 	andeq	r0, r0, pc, ror r0
    1f08:	10ba0b00 	adcsne	r0, sl, r0, lsl #22
    1f0c:	1c030000 	stcne	0, cr0, [r3], {-0}
    1f10:	00007f01 	andeq	r7, r0, r1, lsl #30
    1f14:	bf0b0200 	svclt	0x000b0200
    1f18:	03000010 	movweq	r0, #16
    1f1c:	007f011d 	rsbseq	r0, pc, sp, lsl r1	; <UNPREDICTABLE>
    1f20:	0b040000 	bleq	101f28 <__Stack_Size+0x101b28>
    1f24:	000010c5 	andeq	r1, r0, r5, asr #1
    1f28:	7f011e03 	svcvc	0x00011e03
    1f2c:	06000000 	streq	r0, [r0], -r0
    1f30:	000e880b 	andeq	r8, lr, fp, lsl #16
    1f34:	011f0300 	tsteq	pc, r0, lsl #6
    1f38:	0000007f 	andeq	r0, r0, pc, ror r0
    1f3c:	0e8d0b08 	vdiveq.f64	d0, d13, d8
    1f40:	20030000 	andcs	r0, r3, r0
    1f44:	00007f01 	andeq	r7, r0, r1, lsl #30
    1f48:	920b0a00 	andls	r0, fp, #0, 20
    1f4c:	0300000e 	movweq	r0, #14
    1f50:	007f0121 	rsbseq	r0, pc, r1, lsr #2
    1f54:	0b0c0000 	bleq	301f5c <__Stack_Size+0x301b5c>
    1f58:	00000e97 	muleq	r0, r7, lr
    1f5c:	7f012203 	svcvc	0x00012203
    1f60:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1f64:	10250c00 	eorne	r0, r5, r0, lsl #24
    1f68:	23030000 	movwcs	r0, #12288	; 0x3000
    1f6c:	00015e01 	andeq	r5, r1, r1, lsl #28
    1f70:	04010600 	streq	r0, [r1], #-1536	; 0xfffffa00
    1f74:	0002031d 	andeq	r0, r2, sp, lsl r3
    1f78:	0fa00700 	svceq	0x00a00700
    1f7c:	07010000 	streq	r0, [r1, -r0]
    1f80:	00000f25 	andeq	r0, r0, r5, lsr #30
    1f84:	0dfa0702 	ldcleq	7, cr0, [sl, #8]!
    1f88:	07030000 	streq	r0, [r3, -r0]
    1f8c:	00000f91 	muleq	r0, r1, pc	; <UNPREDICTABLE>
    1f90:	0fb50704 	svceq	0x00b50704
    1f94:	00050000 	andeq	r0, r5, r0
    1f98:	000e7204 	andeq	r7, lr, r4, lsl #4
    1f9c:	dc230400 	cfstrsle	mvf0, [r3], #-0
    1fa0:	0d000001 	stceq	0, cr0, [r0, #-4]
    1fa4:	00001015 	andeq	r1, r0, r5, lsl r0
    1fa8:	03033f01 	movweq	r3, #16129	; 0x3f01
    1fac:	01000002 	tsteq	r0, r2
    1fb0:	0000022c 	andeq	r0, r0, ip, lsr #4
    1fb4:	000f020e 	andeq	r0, pc, lr, lsl #4
    1fb8:	03410100 	movteq	r0, #4352	; 0x1100
    1fbc:	00000203 	andeq	r0, r0, r3, lsl #4
    1fc0:	0a250f00 	beq	945bc8 <__Stack_Size+0x9457c8>
    1fc4:	56010000 	strpl	r0, [r1], -r0
    1fc8:	080035bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip, sp}
    1fcc:	00000018 	andeq	r0, r0, r8, lsl r0
    1fd0:	02519c01 	subseq	r9, r1, #256	; 0x100
    1fd4:	1a100000 	bne	401fdc <__Stack_Size+0x401bdc>
    1fd8:	0100000e 	tsteq	r0, lr
    1fdc:	00003a56 	andeq	r3, r0, r6, asr sl
    1fe0:	00048500 	andeq	r8, r4, r0, lsl #10
    1fe4:	300f0000 	andcc	r0, pc, r0
    1fe8:	01000010 	tsteq	r0, r0, lsl r0
    1fec:	0035d46a 	eorseq	sp, r5, sl, ror #8
    1ff0:	00001808 	andeq	r1, r0, r8, lsl #16
    1ff4:	769c0100 	ldrvc	r0, [ip], r0, lsl #2
    1ff8:	10000002 	andne	r0, r0, r2
    1ffc:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    2000:	003a6a01 	eorseq	r6, sl, r1, lsl #20
    2004:	04a60000 	strteq	r0, [r6], #0
    2008:	0f000000 	svceq	0x00000000
    200c:	00000977 	andeq	r0, r0, r7, ror r9
    2010:	35ec7e01 	strbcc	r7, [ip, #3585]!	; 0xe01
    2014:	00180800 	andseq	r0, r8, r0, lsl #16
    2018:	9c010000 	stcls	0, cr0, [r1], {-0}
    201c:	0000029b 	muleq	r0, fp, r2
    2020:	00112410 	andseq	r2, r1, r0, lsl r4
    2024:	3a7e0100 	bcc	1f8242c <__Stack_Size+0x1f8202c>
    2028:	c7000000 	strgt	r0, [r0, -r0]
    202c:	00000004 	andeq	r0, r0, r4
    2030:	000e5111 	andeq	r5, lr, r1, lsl r1
    2034:	04900100 	ldreq	r0, [r0], #256	; 0x100
    2038:	18080036 	stmdane	r8, {r1, r2, r4, r5}
    203c:	01000000 	mrseq	r0, (UNDEF: 0)
    2040:	0f34119c 	svceq	0x0034119c
    2044:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    2048:	0800361c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip, sp}
    204c:	00000010 	andeq	r0, r0, r0, lsl r0
    2050:	65129c01 	ldrvs	r9, [r2, #-3073]	; 0xfffff3ff
    2054:	01000010 	tsteq	r0, r0, lsl r0
    2058:	003a0296 	mlaseq	sl, r6, r2, r0
    205c:	362c0000 	strtcc	r0, [ip], -r0
    2060:	000c0800 	andeq	r0, ip, r0, lsl #16
    2064:	9c010000 	stcls	0, cr0, [r1], {-0}
    2068:	000e9c12 	andeq	r9, lr, r2, lsl ip
    206c:	02a30100 	adceq	r0, r3, #0, 2
    2070:	0000003a 	andeq	r0, r0, sl, lsr r0
    2074:	08003638 	stmdaeq	r0, {r3, r4, r5, r9, sl, ip, sp}
    2078:	0000000c 	andeq	r0, r0, ip
    207c:	cb139c01 	blgt	4e9088 <__Stack_Size+0x4e8c88>
    2080:	0100000f 	tsteq	r0, pc
    2084:	00a402b1 	strhteq	r0, [r4], r1
    2088:	36440000 	strbcc	r0, [r4], -r0
    208c:	00100800 	andseq	r0, r0, r0, lsl #16
    2090:	9c010000 	stcls	0, cr0, [r1], {-0}
    2094:	00000314 	andeq	r0, r0, r4, lsl r3
    2098:	000dec14 	andeq	lr, sp, r4, lsl ip
    209c:	02b30100 	adcseq	r0, r3, #0, 2
    20a0:	000000a4 	andeq	r0, r0, r4, lsr #1
    20a4:	000004e8 	andeq	r0, r0, r8, ror #9
    20a8:	0e281300 	cdpeq	3, 2, cr1, cr8, cr0, {0}
    20ac:	c7010000 	strgt	r0, [r1, -r0]
    20b0:	0000a402 	andeq	sl, r0, r2, lsl #8
    20b4:	00365400 	eorseq	r5, r6, r0, lsl #8
    20b8:	00001008 	andeq	r1, r0, r8
    20bc:	3f9c0100 	svccc	0x009c0100
    20c0:	14000003 	strne	r0, [r0], #-3
    20c4:	00000f0e 	andeq	r0, r0, lr, lsl #30
    20c8:	a402c901 	strge	ip, [r2], #-2305	; 0xfffff6ff
    20cc:	0d000000 	stceq	0, cr0, [r0, #-0]
    20d0:	00000005 	andeq	r0, r0, r5
    20d4:	000db415 	andeq	fp, sp, r5, lsl r4
    20d8:	02e20100 	rsceq	r0, r2, #0, 2
    20dc:	08003664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip, sp}
    20e0:	00000018 	andeq	r0, r0, r8, lsl r0
    20e4:	03749c01 	cmneq	r4, #256	; 0x100
    20e8:	d7160000 	ldrle	r0, [r6, -r0]
    20ec:	01000010 	tsteq	r0, r0, lsl r0
    20f0:	004c02e2 	subeq	r0, ip, r2, ror #5
    20f4:	05330000 	ldreq	r0, [r3, #-0]!
    20f8:	7f170000 	svcvc	0x00170000
    20fc:	0100000e 	tsteq	r0, lr
    2100:	00c402e2 	sbceq	r0, r4, r2, ror #5
    2104:	51010000 	mrspl	r0, (UNDEF: 1)
    2108:	0f6d1300 	svceq	0x006d1300
    210c:	01010000 	mrseq	r0, (UNDEF: 1)
    2110:	0000a403 	andeq	sl, r0, r3, lsl #8
    2114:	00367c00 	eorseq	r7, r6, r0, lsl #24
    2118:	00002008 	andeq	r2, r0, r8
    211c:	af9c0100 	svcge	0x009c0100
    2120:	16000003 	strne	r0, [r0], -r3
    2124:	00001093 	muleq	r0, r3, r0
    2128:	4c030101 	stfmis	f0, [r3], {1}
    212c:	6d000000 	stcvs	0, cr0, [r0, #-0]
    2130:	14000005 	strne	r0, [r0], #-5
    2134:	00000f0e 	andeq	r0, r0, lr, lsl #30
    2138:	a4030301 	strge	r0, [r3], #-769	; 0xfffffcff
    213c:	a7000000 	strge	r0, [r0, -r0]
    2140:	00000005 	andeq	r0, r0, r5
    2144:	000f8115 	andeq	r8, pc, r5, lsl r1	; <UNPREDICTABLE>
    2148:	032e0100 	teqeq	lr, #0, 2
    214c:	0800369c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip, sp}
    2150:	0000000c 	andeq	r0, r0, ip
    2154:	03d49c01 	bicseq	r9, r4, #256	; 0x100
    2158:	93170000 	tstls	r7, #0
    215c:	01000010 	tsteq	r0, r0, lsl r0
    2160:	004c032e 	subeq	r0, ip, lr, lsr #6
    2164:	50010000 	andpl	r0, r1, r0
    2168:	020e1800 	andeq	r1, lr, #0, 16
    216c:	36a80000 	strtcc	r0, [r8], r0
    2170:	00280800 	eoreq	r0, r8, r0, lsl #16
    2174:	9c010000 	stcls	0, cr0, [r1], {-0}
    2178:	00000400 	andeq	r0, r0, r0, lsl #8
    217c:	00021f19 	andeq	r1, r2, r9, lsl pc
    2180:	0005c600 	andeq	ip, r5, r0, lsl #12
    2184:	36b61a00 	ldrtcc	r1, [r6], r0, lsl #20
    2188:	000e0800 	andeq	r0, lr, r0, lsl #16
    218c:	1f1b0000 	svcne	0x001b0000
    2190:	00000002 	andeq	r0, r0, r2
    2194:	0e461c00 	cdpeq	12, 4, cr1, cr6, cr0, {0}
    2198:	85010000 	strhi	r0, [r1, #-0]
    219c:	04180103 	ldreq	r0, [r8], #-259	; 0xfffffefd
    21a0:	691d0000 	ldmdbvs	sp, {}	; <UNPREDICTABLE>
    21a4:	03870100 	orreq	r0, r7, #0, 2
    21a8:	0000006f 	andeq	r0, r0, pc, rrx
    21ac:	11091300 	mrsne	r1, (UNDEF: 57)
    21b0:	66010000 	strvs	r0, [r1], -r0
    21b4:	00020303 	andeq	r0, r2, r3, lsl #6
    21b8:	0036d000 	eorseq	sp, r6, r0
    21bc:	00003808 	andeq	r3, r0, r8, lsl #16
    21c0:	889c0100 	ldmhi	ip, {r8}
    21c4:	16000004 	strne	r0, [r0], -r4
    21c8:	00000fc3 	andeq	r0, r0, r3, asr #31
    21cc:	3a036601 	bcc	db9d8 <__Stack_Size+0xdb5d8>
    21d0:	e5000000 	str	r0, [r0, #-0]
    21d4:	14000005 	strne	r0, [r0], #-5
    21d8:	00000f07 	andeq	r0, r0, r7, lsl #30
    21dc:	03036801 	movweq	r6, #14337	; 0x3801
    21e0:	03000002 	movweq	r0, #2
    21e4:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    21e8:	00000400 	andeq	r0, r0, r0, lsl #8
    21ec:	080036d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip, sp}
    21f0:	00000018 	andeq	r0, r0, r8, lsl r0
    21f4:	75037001 	strvc	r7, [r3, #-1]
    21f8:	1f000004 	svcne	0x00000004
    21fc:	00000018 	andeq	r0, r0, r8, lsl r0
    2200:	00040d20 	andeq	r0, r4, r0, lsr #26
    2204:	6c910200 	lfmvs	f0, 4, [r1], {0}
    2208:	d8210000 	stmdale	r1!, {}	; <UNPREDICTABLE>
    220c:	0e080036 	mcreq	0, 0, r0, cr8, cr6, {1}
    2210:	21000002 	tstcs	r0, r2
    2214:	080036f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, ip, sp}
    2218:	0000020e 	andeq	r0, r0, lr, lsl #4
    221c:	0e0a2200 	cdpeq	2, 0, cr2, cr10, cr0, {0}
    2220:	ad010000 	stcge	0, cr0, [r1, #-0]
    2224:	00000203 	andeq	r0, r0, r3, lsl #4
    2228:	08003708 	stmdaeq	r0, {r3, r8, r9, sl, ip, sp}
    222c:	00000040 	andeq	r0, r0, r0, asr #32
    2230:	04e69c01 	strbteq	r9, [r6], #3073	; 0xc01
    2234:	18100000 	ldmdane	r0, {}	; <UNPREDICTABLE>
    2238:	0100000f 	tsteq	r0, pc
    223c:	00003aad 	andeq	r3, r0, sp, lsr #21
    2240:	00063800 	andeq	r3, r6, r0, lsl #16
    2244:	0f072300 	svceq	0x00072300
    2248:	af010000 	svcge	0x00010000
    224c:	00000203 	andeq	r0, r0, r3, lsl #4
    2250:	00000664 	andeq	r0, r0, r4, ror #12
    2254:	00371424 	eorseq	r1, r7, r4, lsr #8
    2258:	00041808 	andeq	r1, r4, r8, lsl #16
    225c:	0004d400 	andeq	sp, r4, r0, lsl #8
    2260:	50012500 	andpl	r2, r1, r0, lsl #10
    2264:	0fff0a03 	svceq	0x00ff0a03
    2268:	37342600 	ldrcc	r2, [r4, -r0, lsl #12]!
    226c:	04180800 	ldreq	r0, [r8], #-2048	; 0xfffff800
    2270:	01250000 	teqeq	r5, r0
    2274:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    2278:	2200000f 	andcs	r0, r0, #15
    227c:	00000e5e 	andeq	r0, r0, lr, asr lr
    2280:	0203d401 	andeq	sp, r3, #16777216	; 0x1000000
    2284:	37480000 	strbcc	r0, [r8, -r0]
    2288:	003c0800 	eorseq	r0, ip, r0, lsl #16
    228c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2290:	00000535 	andeq	r0, r0, r5, lsr r5
    2294:	000f0723 	andeq	r0, pc, r3, lsr #14
    2298:	03d60100 	bicseq	r0, r6, #0, 2
    229c:	8e000002 	cdphi	0, 0, cr0, cr0, cr2, {0}
    22a0:	24000006 	strcs	r0, [r0], #-6
    22a4:	08003752 	stmdaeq	r0, {r1, r4, r6, r8, r9, sl, ip, sp}
    22a8:	00000418 	andeq	r0, r0, r8, lsl r4
    22ac:	00000523 	andeq	r0, r0, r3, lsr #10
    22b0:	03500125 	cmpeq	r0, #1073741833	; 0x40000009
    22b4:	000fff0a 	andeq	pc, pc, sl, lsl #30
    22b8:	00377026 	eorseq	r7, r7, r6, lsr #32
    22bc:	00041808 	andeq	r1, r4, r8, lsl #16
    22c0:	50012500 	andpl	r2, r1, r0, lsl #10
    22c4:	0fff0a03 	svceq	0x00ff0a03
    22c8:	d5220000 	strle	r0, [r2, #-0]!
    22cc:	0100000d 	tsteq	r0, sp
    22d0:	000203f7 	strdeq	r0, [r2], -r7
    22d4:	00378400 	eorseq	r8, r7, r0, lsl #8
    22d8:	00007008 	andeq	r7, r0, r8
    22dc:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
    22e0:	23000005 	movwcs	r0, #5
    22e4:	00000f07 	andeq	r0, r0, r7, lsl #30
    22e8:	0203f901 	andeq	pc, r3, #16384	; 0x4000
    22ec:	06b80000 	ldrteq	r0, [r8], r0
    22f0:	8e240000 	cdphi	0, 2, cr0, cr4, cr0, {0}
    22f4:	18080037 	stmdane	r8, {r0, r1, r2, r4, r5}
    22f8:	72000004 	andvc	r0, r0, #4
    22fc:	25000005 	strcs	r0, [r0, #-5]
    2300:	0a035001 	beq	d630c <__Stack_Size+0xd5f0c>
    2304:	24000fff 	strcs	r0, [r0], #-4095	; 0xfffff001
    2308:	080037b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, r9, sl, ip, sp}
    230c:	00000418 	andeq	r0, r0, r8, lsl r4
    2310:	00000587 	andeq	r0, r0, r7, lsl #11
    2314:	03500125 	cmpeq	r0, #1073741833	; 0x40000009
    2318:	000fff0a 	andeq	pc, pc, sl, lsl #30
    231c:	0037d826 	eorseq	sp, r7, r6, lsr #16
    2320:	00041808 	andeq	r1, r4, r8, lsl #16
    2324:	50012500 	andpl	r2, r1, r0, lsl #10
    2328:	00003f01 	andeq	r3, r0, r1, lsl #30
    232c:	0010e013 	andseq	lr, r0, r3, lsl r0
    2330:	01360100 	teqeq	r6, r0, lsl #2
    2334:	00000203 	andeq	r0, r0, r3, lsl #4
    2338:	080037f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}
    233c:	00000048 	andeq	r0, r0, r8, asr #32
    2340:	06179c01 	ldreq	r9, [r7], -r1, lsl #24
    2344:	1d160000 	ldcne	0, cr0, [r6, #-0]
    2348:	0100001e 	tsteq	r0, lr, lsl r0
    234c:	003a0136 	eorseq	r0, sl, r6, lsr r1
    2350:	06ed0000 	strbteq	r0, [sp], r0
    2354:	fa160000 	blx	58235c <__Stack_Size+0x581f5c>
    2358:	0100000f 	tsteq	r0, pc
    235c:	003a0136 	eorseq	r0, sl, r6, lsr r1
    2360:	07190000 	ldreq	r0, [r9, -r0]
    2364:	07140000 	ldreq	r0, [r4, -r0]
    2368:	0100000f 	tsteq	r0, pc
    236c:	02030138 	andeq	r0, r3, #56, 2
    2370:	07450000 	strbeq	r0, [r5, -r0]
    2374:	00240000 	eoreq	r0, r4, r0
    2378:	18080038 	stmdane	r8, {r3, r4, r5}
    237c:	f4000004 	vst4.8	{d0-d3}, [r0], r4
    2380:	25000005 	strcs	r0, [r0, #-5]
    2384:	3f015001 	svccc	0x00015001
    2388:	38182400 	ldmdacc	r8, {sl, sp}
    238c:	04180800 	ldreq	r0, [r8], #-2048	; 0xfffff800
    2390:	06070000 	streq	r0, [r7], -r0
    2394:	01250000 	teqeq	r5, r0
    2398:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    239c:	00382626 	eorseq	r2, r8, r6, lsr #12
    23a0:	00041808 	andeq	r1, r4, r8, lsl #16
    23a4:	50012500 	andpl	r2, r1, r0, lsl #10
    23a8:	00003f01 	andeq	r3, r0, r1, lsl #30
    23ac:	00107d13 	andseq	r7, r0, r3, lsl sp
    23b0:	01710100 	cmneq	r1, r0, lsl #2
    23b4:	00000203 	andeq	r0, r0, r3, lsl #4
    23b8:	0800383c 	stmdaeq	r0, {r2, r3, r4, r5, fp, ip, sp}
    23bc:	00000038 	andeq	r0, r0, r8, lsr r0
    23c0:	06849c01 	streq	r9, [r4], r1, lsl #24
    23c4:	1d160000 	ldcne	0, cr0, [r6, #-0]
    23c8:	0100001e 	tsteq	r0, lr, lsl r0
    23cc:	003a0171 	eorseq	r0, sl, r1, ror r1
    23d0:	077a0000 	ldrbeq	r0, [sl, -r0]!
    23d4:	fa160000 	blx	5823dc <__Stack_Size+0x581fdc>
    23d8:	0100000f 	tsteq	r0, pc
    23dc:	004c0171 	subeq	r0, ip, r1, ror r1
    23e0:	07a60000 	streq	r0, [r6, r0]!
    23e4:	07140000 	ldreq	r0, [r4, -r0]
    23e8:	0100000f 	tsteq	r0, pc
    23ec:	02030173 	andeq	r0, r3, #-1073741796	; 0xc000001c
    23f0:	07c70000 	strbeq	r0, [r7, r0]
    23f4:	48240000 	stmdami	r4!, {}	; <UNPREDICTABLE>
    23f8:	18080038 	stmdane	r8, {r3, r4, r5}
    23fc:	74000004 	strvc	r0, [r0], #-4
    2400:	25000006 	strcs	r0, [r0, #-6]
    2404:	3f015001 	svccc	0x00015001
    2408:	385e2600 	ldmdacc	lr, {r9, sl, sp}^
    240c:	04180800 	ldreq	r0, [r8], #-2048	; 0xfffff800
    2410:	01250000 	teqeq	r5, r0
    2414:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    2418:	10491300 	subne	r1, r9, r0, lsl #6
    241c:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    2420:	00020301 	andeq	r0, r2, r1, lsl #6
    2424:	00387400 	eorseq	r7, r8, r0, lsl #8
    2428:	00004408 	andeq	r4, r0, r8, lsl #8
    242c:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    2430:	16000006 	strne	r0, [r0], -r6
    2434:	00001e1d 	andeq	r1, r0, sp, lsl lr
    2438:	3a019901 	bcc	68844 <__Stack_Size+0x68444>
    243c:	f1000000 	cps	#0
    2440:	16000007 	strne	r0, [r0], -r7
    2444:	00000ffa 	strdeq	r0, [r0], -sl
    2448:	5e019901 	cdppl	9, 0, cr9, cr1, cr1, {0}
    244c:	1d000000 	stcne	0, cr0, [r0, #-0]
    2450:	14000008 	strne	r0, [r0], #-8
    2454:	00000f07 	andeq	r0, r0, r7, lsl #30
    2458:	03019b01 	movweq	r9, #6913	; 0x1b01
    245c:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    2460:	24000008 	strcs	r0, [r0], #-8
    2464:	08003880 	stmdaeq	r0, {r7, fp, ip, sp}
    2468:	00000418 	andeq	r0, r0, r8, lsl r4
    246c:	000006e1 	andeq	r0, r0, r1, ror #13
    2470:	01500125 	cmpeq	r0, r5, lsr #2
    2474:	a026003f 	eorge	r0, r6, pc, lsr r0
    2478:	18080038 	stmdane	r8, {r3, r4, r5}
    247c:	25000004 	strcs	r0, [r0, #-4]
    2480:	3f015001 	svccc	0x00015001
    2484:	9e130000 	cdpls	0, 1, cr0, cr3, cr0, {0}
    2488:	01000010 	tsteq	r0, r0, lsl r0
    248c:	020301ca 	andeq	r0, r3, #-2147483598	; 0x80000032
    2490:	38b80000 	ldmcc	r8!, {}	; <UNPREDICTABLE>
    2494:	009c0800 	addseq	r0, ip, r0, lsl #16
    2498:	9c010000 	stcls	0, cr0, [r1], {-0}
    249c:	000007c7 	andeq	r0, r0, r7, asr #15
    24a0:	0010cb16 	andseq	ip, r0, r6, lsl fp
    24a4:	01ca0100 	biceq	r0, sl, r0, lsl #2
    24a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    24ac:	00000868 	andeq	r0, r0, r8, ror #16
    24b0:	000ff514 	andeq	pc, pc, r4, lsl r5	; <UNPREDICTABLE>
    24b4:	01cc0100 	biceq	r0, ip, r0, lsl #2
    24b8:	0000004c 	andeq	r0, r0, ip, asr #32
    24bc:	000008b1 			; <UNDEFINED> instruction: 0x000008b1
    24c0:	000fab14 	andeq	sl, pc, r4, lsl fp	; <UNPREDICTABLE>
    24c4:	01cc0100 	biceq	r0, ip, r0, lsl #2
    24c8:	0000004c 	andeq	r0, r0, ip, asr #32
    24cc:	000008fd 	strdeq	r0, [r0], -sp
    24d0:	000dc314 	andeq	ip, sp, r4, lsl r3
    24d4:	01cc0100 	biceq	r0, ip, r0, lsl #2
    24d8:	0000004c 	andeq	r0, r0, ip, asr #32
    24dc:	00000955 	andeq	r0, r0, r5, asr r9
    24e0:	000f3f14 	andeq	r3, pc, r4, lsl pc	; <UNPREDICTABLE>
    24e4:	01cc0100 	biceq	r0, ip, r0, lsl #2
    24e8:	0000004c 	andeq	r0, r0, ip, asr #32
    24ec:	000009b1 			; <UNDEFINED> instruction: 0x000009b1
    24f0:	000f0714 	andeq	r0, pc, r4, lsl r7	; <UNPREDICTABLE>
    24f4:	01ce0100 	biceq	r0, lr, r0, lsl #2
    24f8:	00000203 	andeq	r0, r0, r3, lsl #4
    24fc:	000009f9 	strdeq	r0, [r0], -r9
    2500:	0038c224 	eorseq	ip, r8, r4, lsr #4
    2504:	00041808 	andeq	r1, r4, r8, lsl #16
    2508:	00077e00 	andeq	r7, r7, r0, lsl #28
    250c:	50012500 	andpl	r2, r1, r0, lsl #10
    2510:	24003f01 	strcs	r3, [r0], #-3841	; 0xfffff0ff
    2514:	080038f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, fp, ip, sp}
    2518:	00000418 	andeq	r0, r0, r8, lsl r4
    251c:	00000791 	muleq	r0, r1, r7
    2520:	01500125 	cmpeq	r0, r5, lsr #2
    2524:	0624003f 			; <UNDEFINED> instruction: 0x0624003f
    2528:	18080039 	stmdane	r8, {r0, r3, r4, r5}
    252c:	a4000004 	strge	r0, [r0], #-4
    2530:	25000007 	strcs	r0, [r0, #-7]
    2534:	3f015001 	svccc	0x00015001
    2538:	391c2400 	ldmdbcc	ip, {sl, sp}
    253c:	04180800 	ldreq	r0, [r8], #-2048	; 0xfffff800
    2540:	07b70000 	ldreq	r0, [r7, r0]!
    2544:	01250000 	teqeq	r5, r0
    2548:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    254c:	00393426 	eorseq	r3, r9, r6, lsr #8
    2550:	00041808 	andeq	r1, r4, r8, lsl #16
    2554:	50012500 	andpl	r2, r1, r0, lsl #10
    2558:	00003f01 	andeq	r3, r0, r1, lsl #30
    255c:	000eea13 	andeq	lr, lr, r3, lsl sl
    2560:	02190100 	andseq	r0, r9, #0, 2
    2564:	00000203 	andeq	r0, r0, r3, lsl #4
    2568:	08003954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip, sp}
    256c:	0000008c 	andeq	r0, r0, ip, lsl #1
    2570:	083d9c01 	ldmdaeq	sp!, {r0, sl, fp, ip, pc}
    2574:	7f160000 	svcvc	0x00160000
    2578:	0100000e 	tsteq	r0, lr
    257c:	00c40219 	sbceq	r0, r4, r9, lsl r2
    2580:	0a4f0000 	beq	13c2588 <__Stack_Size+0x13c2188>
    2584:	07140000 	ldreq	r0, [r4, -r0]
    2588:	0100000f 	tsteq	r0, pc
    258c:	0203021b 	andeq	r0, r3, #-1342177279	; 0xb0000001
    2590:	0a700000 	beq	1c02598 <__Stack_Size+0x1c02198>
    2594:	60240000 	eorvs	r0, r4, r0
    2598:	18080039 	stmdane	r8, {r0, r3, r4, r5}
    259c:	16000004 	strne	r0, [r0], -r4
    25a0:	25000008 	strcs	r0, [r0, #-8]
    25a4:	0a035001 	beq	d65b0 <__Stack_Size+0xd61b0>
    25a8:	24000fff 	strcs	r0, [r0], #-4095	; 0xfffff001
    25ac:	08003988 	stmdaeq	r0, {r3, r7, r8, fp, ip, sp}
    25b0:	00000418 	andeq	r0, r0, r8, lsl r4
    25b4:	0000082b 	andeq	r0, r0, fp, lsr #16
    25b8:	03500125 	cmpeq	r0, #1073741833	; 0x40000009
    25bc:	000fff0a 	andeq	pc, pc, sl, lsl #30
    25c0:	0039b226 	eorseq	fp, r9, r6, lsr #4
    25c4:	00041808 	andeq	r1, r4, r8, lsl #16
    25c8:	50012500 	andpl	r2, r1, r0, lsl #10
    25cc:	0fff0a03 	svceq	0x00ff0a03
    25d0:	c7270000 	strgt	r0, [r7, -r0]!
    25d4:	0100000e 	tsteq	r0, lr
    25d8:	0203026a 	andeq	r0, r3, #-1610612730	; 0xa0000006
    25dc:	39e00000 	stmibcc	r0!, {}^	; <UNPREDICTABLE>
    25e0:	00540800 	subseq	r0, r4, r0, lsl #16
    25e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    25e8:	000ee216 	andeq	lr, lr, r6, lsl r2
    25ec:	026a0100 	rsbeq	r0, sl, #0, 2
    25f0:	0000004c 	andeq	r0, r0, ip, asr #32
    25f4:	00000aa5 	andeq	r0, r0, r5, lsr #21
    25f8:	000dcd16 	andeq	ip, sp, r6, lsl sp
    25fc:	026a0100 	rsbeq	r0, sl, #0, 2
    2600:	0000004c 	andeq	r0, r0, ip, asr #32
    2604:	00000ac6 	andeq	r0, r0, r6, asr #21
    2608:	000fec16 	andeq	lr, pc, r6, lsl ip	; <UNPREDICTABLE>
    260c:	026a0100 	rsbeq	r0, sl, #0, 2
    2610:	0000004c 	andeq	r0, r0, ip, asr #32
    2614:	00000ae7 	andeq	r0, r0, r7, ror #21
    2618:	000f0714 	andeq	r0, pc, r4, lsl r7	; <UNPREDICTABLE>
    261c:	026c0100 	rsbeq	r0, ip, #0, 2
    2620:	00000203 	andeq	r0, r0, r3, lsl #4
    2624:	00000b08 	andeq	r0, r0, r8, lsl #22
    2628:	0039fa24 	eorseq	pc, r9, r4, lsr #20
    262c:	00041808 	andeq	r1, r4, r8, lsl #16
    2630:	0008a600 	andeq	sl, r8, r0, lsl #12
    2634:	50012500 	andpl	r2, r1, r0, lsl #10
    2638:	26003f01 	strcs	r3, [r0], -r1, lsl #30
    263c:	08003a18 	stmdaeq	r0, {r3, r4, r9, fp, ip, sp}
    2640:	00000418 	andeq	r0, r0, r8, lsl r4
    2644:	01500125 	cmpeq	r0, r5, lsr #2
    2648:	0000003f 	andeq	r0, r0, pc, lsr r0
    264c:	00000743 	andeq	r0, r0, r3, asr #14
    2650:	09e30004 	stmibeq	r3!, {r2}^
    2654:	01040000 	mrseq	r0, (UNDEF: 4)
    2658:	000000e7 	andeq	r0, r0, r7, ror #1
    265c:	00119601 	andseq	r9, r1, r1, lsl #12
    2660:	00013400 	andeq	r3, r1, r0, lsl #8
    2664:	003a3400 	eorseq	r3, sl, r0, lsl #8
    2668:	00026208 	andeq	r6, r2, r8, lsl #4
    266c:	0007cf00 	andeq	ip, r7, r0, lsl #30
    2670:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    2674:	00000242 	andeq	r0, r0, r2, asr #4
    2678:	7a050202 	bvc	142e88 <__Stack_Size+0x142a88>
    267c:	02000001 	andeq	r0, r0, #1
    2680:	00930601 	addseq	r0, r3, r1, lsl #12
    2684:	75030000 	strvc	r0, [r3, #-0]
    2688:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    268c:	00004527 	andeq	r4, r0, r7, lsr #10
    2690:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2694:	000000b9 	strheq	r0, [r0], -r9
    2698:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    269c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    26a0:	02000000 	andeq	r0, r0, #0
    26a4:	00cb0702 	sbceq	r0, fp, r2, lsl #14
    26a8:	75030000 	strvc	r0, [r3, #-0]
    26ac:	29020038 	stmdbcs	r2, {r3, r4, r5}
    26b0:	00000068 	andeq	r0, r0, r8, rrx
    26b4:	91080102 	tstls	r8, r2, lsl #2
    26b8:	04000000 	streq	r0, [r0], #-0
    26bc:	00000080 	andeq	r0, r0, r0, lsl #1
    26c0:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    26c4:	45050000 	strmi	r0, [r5, #-0]
    26c8:	06000000 	streq	r0, [r0], -r0
    26cc:	943b0201 	ldrtls	r0, [fp], #-513	; 0xfffffdff
    26d0:	07000000 	streq	r0, [r0, -r0]
    26d4:	0000089e 	muleq	r0, lr, r8
    26d8:	08460700 	stmdaeq	r6, {r8, r9, sl}^
    26dc:	00010000 	andeq	r0, r1, r0
    26e0:	000ac004 	andeq	ip, sl, r4
    26e4:	7f3b0200 	svcvc	0x003b0200
    26e8:	02000000 	andeq	r0, r0, #0
    26ec:	02040704 	andeq	r0, r4, #4, 14	; 0x100000
    26f0:	1c080000 	stcne	0, cr0, [r8], {-0}
    26f4:	0b014e03 	bleq	55f08 <__Stack_Size+0x55b08>
    26f8:	09000001 	stmdbeq	r0, {r0}
    26fc:	004c5243 	subeq	r5, ip, r3, asr #4
    2700:	6f015003 	svcvs	0x00015003
    2704:	00000000 	andeq	r0, r0, r0
    2708:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    270c:	01510300 	cmpeq	r1, r0, lsl #6
    2710:	0000006f 	andeq	r0, r0, pc, rrx
    2714:	44490904 	strbmi	r0, [r9], #-2308	; 0xfffff6fc
    2718:	52030052 	andpl	r0, r3, #82	; 0x52
    271c:	00006f01 	andeq	r6, r0, r1, lsl #30
    2720:	4f090800 	svcmi	0x00090800
    2724:	03005244 	movweq	r5, #580	; 0x244
    2728:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    272c:	0a0c0000 	beq	302734 <__Stack_Size+0x302334>
    2730:	000008d9 	ldrdeq	r0, [r0], -r9
    2734:	6f015403 	svcvs	0x00015403
    2738:	10000000 	andne	r0, r0, r0
    273c:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    2740:	01550300 	cmpeq	r5, r0, lsl #6
    2744:	0000006f 	andeq	r0, r0, pc, rrx
    2748:	0b4c0a14 	bleq	1304fa0 <__Stack_Size+0x1304ba0>
    274c:	56030000 	strpl	r0, [r3], -r0
    2750:	00006f01 	andeq	r6, r0, r1, lsl #30
    2754:	0b001800 	bleq	875c <__Stack_Size+0x835c>
    2758:	000007a3 	andeq	r0, r0, r3, lsr #15
    275c:	a6015703 	strge	r5, [r1], -r3, lsl #14
    2760:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2764:	01590318 	cmpeq	r9, r8, lsl r3
    2768:	00000148 	andeq	r0, r0, r8, asr #2
    276c:	0012c60a 	andseq	ip, r2, sl, lsl #12
    2770:	015b0300 	cmpeq	fp, r0, lsl #6
    2774:	0000006f 	andeq	r0, r0, pc, rrx
    2778:	12ab0a00 	adcne	r0, fp, #0, 20
    277c:	5c030000 	stcpl	0, cr0, [r3], {-0}
    2780:	00006f01 	andeq	r6, r0, r1, lsl #30
    2784:	8f0a0400 	svchi	0x000a0400
    2788:	03000011 	movweq	r0, #17
    278c:	0158015d 	cmpeq	r8, sp, asr r1
    2790:	00080000 	andeq	r0, r8, r0
    2794:	00006f0c 	andeq	r6, r0, ip, lsl #30
    2798:	00015800 	andeq	r5, r1, r0, lsl #16
    279c:	009f0d00 	addseq	r0, pc, r0, lsl #26
    27a0:	00030000 	andeq	r0, r3, r0
    27a4:	00014805 	andeq	r4, r1, r5, lsl #16
    27a8:	12940b00 	addsne	r0, r4, #0, 22
    27ac:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    27b0:	00011701 	andeq	r1, r1, r1, lsl #14
    27b4:	04010600 	streq	r0, [r1], #-1536	; 0xfffffa00
    27b8:	00018423 	andeq	r8, r1, r3, lsr #8
    27bc:	090a0700 	stmdbeq	sl, {r8, r9, sl}
    27c0:	07010000 	streq	r0, [r1, -r0]
    27c4:	00000953 	andeq	r0, r0, r3, asr r9
    27c8:	0b050702 	bleq	1443d8 <__Stack_Size+0x143fd8>
    27cc:	00030000 	andeq	r0, r3, r0
    27d0:	000aae04 	andeq	sl, sl, r4, lsl #28
    27d4:	69270400 	stmdbvs	r7!, {sl}
    27d8:	06000001 	streq	r0, [r0], -r1
    27dc:	c92e0401 	stmdbgt	lr!, {r0, sl}
    27e0:	07000001 	streq	r0, [r0, -r1]
    27e4:	00000a5b 	andeq	r0, r0, fp, asr sl
    27e8:	0b360700 	bleq	d843f0 <__Stack_Size+0xd83ff0>
    27ec:	07040000 	streq	r0, [r4, -r0]
    27f0:	000009e6 	andeq	r0, r0, r6, ror #19
    27f4:	0a360728 	beq	d8449c <__Stack_Size+0xd8409c>
    27f8:	00c80000 	sbceq	r0, r8, r0
    27fc:	00094207 	andeq	r4, r9, r7, lsl #4
    2800:	e1071400 	tst	r7, r0, lsl #8
    2804:	1000000a 	andne	r0, r0, sl
    2808:	000b5107 	andeq	r5, fp, r7, lsl #2
    280c:	18071c00 	stmdane	r7, {sl, fp, ip}
    2810:	18000008 	stmdane	r0, {r3}
    2814:	0b160400 	bleq	58381c <__Stack_Size+0x58341c>
    2818:	36040000 	strcc	r0, [r4], -r0
    281c:	0000018f 	andeq	r0, r0, pc, lsl #3
    2820:	3e04040e 	cdpcc	4, 0, cr0, cr4, cr14, {0}
    2824:	00000201 	andeq	r0, r0, r1, lsl #4
    2828:	0007b00f 	andeq	fp, r7, pc
    282c:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
    2830:	00000000 	andeq	r0, r0, r0
    2834:	00084d0f 	andeq	r4, r8, pc, lsl #26
    2838:	84410400 	strbhi	r0, [r1], #-1024	; 0xfffffc00
    283c:	02000001 	andeq	r0, r0, #1
    2840:	000a820f 	andeq	r8, sl, pc, lsl #4
    2844:	c9420400 	stmdbgt	r2, {sl}^
    2848:	03000001 	movweq	r0, #1
    284c:	098f0400 	stmibeq	pc, {sl}	; <UNPREDICTABLE>
    2850:	43040000 	movwmi	r0, #16384	; 0x4000
    2854:	000001d4 	ldrdeq	r0, [r0], -r4
    2858:	47040106 	strmi	r0, [r4, -r6, lsl #2]
    285c:	00000221 	andeq	r0, r0, r1, lsr #4
    2860:	00117707 	andseq	r7, r1, r7, lsl #14
    2864:	40070000 	andmi	r0, r7, r0
    2868:	01000011 	tsteq	r0, r1, lsl r0
    286c:	12a10400 	adcne	r0, r1, #0, 8
    2870:	49040000 	stmdbmi	r4, {}	; <UNPREDICTABLE>
    2874:	0000020c 	andeq	r0, r0, ip, lsl #4
    2878:	0011c110 	andseq	ip, r1, r0, lsl r1
    287c:	34330100 	ldrtcc	r0, [r3], #-256	; 0xffffff00
    2880:	a408003a 	strge	r0, [r8], #-58	; 0xffffffc6
    2884:	01000000 	mrseq	r0, (UNDEF: 0)
    2888:	00030d9c 	muleq	r3, ip, sp
    288c:	12b01100 	adcsne	r1, r0, #0, 2
    2890:	33010000 	movwcc	r0, #4096	; 0x1000
    2894:	0000030d 	andeq	r0, r0, sp, lsl #6
    2898:	00000b32 	andeq	r0, r0, r2, lsr fp
    289c:	003a5e12 	eorseq	r5, sl, r2, lsl lr
    28a0:	00073308 	andeq	r3, r7, r8, lsl #6
    28a4:	00026800 	andeq	r6, r2, r0, lsl #16
    28a8:	51011300 	mrspl	r1, SP_irq
    28ac:	01133101 	tsteq	r3, r1, lsl #2
    28b0:	00340150 	eorseq	r0, r4, r0, asr r1
    28b4:	003a8012 	eorseq	r8, sl, r2, lsl r0
    28b8:	00073308 	andeq	r3, r7, r8, lsl #6
    28bc:	00028100 	andeq	r8, r2, r0, lsl #2
    28c0:	51011300 	mrspl	r1, SP_irq
    28c4:	01133101 	tsteq	r3, r1, lsl #2
    28c8:	40080250 	andmi	r0, r8, r0, asr r2
    28cc:	3a8c1200 	bcc	fe3070d4 <SCS_BASE+0x1e2f90d4>
    28d0:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    28d4:	02990000 	addseq	r0, r9, #0
    28d8:	01130000 	tsteq	r3, r0
    28dc:	13310151 	teqne	r1, #1073741844	; 0x40000014
    28e0:	38015001 	stmdacc	r1, {r0, ip, lr}
    28e4:	3a981200 	bcc	fe6070ec <SCS_BASE+0x1e5f90ec>
    28e8:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    28ec:	02b10000 	adcseq	r0, r1, #0
    28f0:	01130000 	tsteq	r3, r0
    28f4:	13310151 	teqne	r1, #1073741844	; 0x40000014
    28f8:	40015001 	andmi	r5, r1, r1
    28fc:	3aa41200 	bcc	fe907104 <SCS_BASE+0x1e8f9104>
    2900:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    2904:	02ca0000 	sbceq	r0, sl, #0
    2908:	01130000 	tsteq	r3, r0
    290c:	13310151 	teqne	r1, #1073741844	; 0x40000014
    2910:	08025001 	stmdaeq	r2, {r0, ip, lr}
    2914:	b0120020 	andslt	r0, r2, r0, lsr #32
    2918:	3308003a 	movwcc	r0, #32826	; 0x803a
    291c:	e3000007 	movw	r0, #7
    2920:	13000002 	movwne	r0, #2
    2924:	31015101 	tstcc	r1, r1, lsl #2
    2928:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    292c:	12008008 	andne	r8, r0, #8
    2930:	08003abe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9, fp, ip, sp}
    2934:	00000733 	andeq	r0, r0, r3, lsr r7
    2938:	000002fd 	strdeq	r0, [r0], -sp
    293c:	01510113 	cmpeq	r1, r3, lsl r1
    2940:	50011331 	andpl	r1, r1, r1, lsr r3
    2944:	01000a03 	tsteq	r0, r3, lsl #20
    2948:	3acc1400 	bcc	ff307950 <SCS_BASE+0x1f2f9950>
    294c:	07330800 	ldreq	r0, [r3, -r0, lsl #16]!
    2950:	01130000 	tsteq	r3, r0
    2954:	00300151 	eorseq	r0, r0, r1, asr r1
    2958:	0b041500 	bleq	107d60 <__Stack_Size+0x107960>
    295c:	10000001 	andne	r0, r0, r1
    2960:	00001301 	andeq	r1, r0, r1, lsl #6
    2964:	3ad86b01 	bcc	ff61d570 <SCS_BASE+0x1f60f570>
    2968:	00160800 	andseq	r0, r6, r0, lsl #16
    296c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2970:	00000355 	andeq	r0, r0, r5, asr r3
    2974:	003ae212 	eorseq	lr, sl, r2, lsl r2
    2978:	00073308 	andeq	r3, r7, r8, lsl #6
    297c:	00034000 	andeq	r4, r3, r0
    2980:	51011300 	mrspl	r1, SP_irq
    2984:	01133101 	tsteq	r3, r1, lsl #2
    2988:	00310150 	eorseq	r0, r1, r0, asr r1
    298c:	003aee14 	eorseq	lr, sl, r4, lsl lr
    2990:	00073308 	andeq	r3, r7, r8, lsl #6
    2994:	51011300 	mrspl	r1, SP_irq
    2998:	01133001 	tsteq	r3, r1
    299c:	00310150 	eorseq	r0, r1, r0, asr r1
    29a0:	08581000 	ldmdaeq	r8, {ip}^
    29a4:	7c010000 	stcvc	0, cr0, [r1], {-0}
    29a8:	08003aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp, ip, sp}
    29ac:	000000a8 	andeq	r0, r0, r8, lsr #1
    29b0:	03e19c01 	mvneq	r9, #256	; 0x100
    29b4:	b0160000 	andslt	r0, r6, r0
    29b8:	01000012 	tsteq	r0, r2, lsl r0
    29bc:	00030d7c 	andeq	r0, r3, ip, ror sp
    29c0:	11500100 	cmpne	r0, r0, lsl #2
    29c4:	000012b6 			; <UNDEFINED> instruction: 0x000012b6
    29c8:	03e17c01 	mvneq	r7, #256	; 0x100
    29cc:	0bf40000 	bleq	ffd029d4 <SCS_BASE+0x1fcf49d4>
    29d0:	14170000 	ldrne	r0, [r7], #-0
    29d4:	01000012 	tsteq	r0, r2, lsl r0
    29d8:	00003a7e 	andeq	r3, r0, lr, ror sl
    29dc:	000c1500 	andeq	r1, ip, r0, lsl #10
    29e0:	12651700 	rsbne	r1, r5, #0, 14
    29e4:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    29e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    29ec:	00000c44 	andeq	r0, r0, r4, asr #24
    29f0:	00113917 	andseq	r3, r1, r7, lsl r9
    29f4:	3a7e0100 	bcc	1f82dfc <__Stack_Size+0x1f829fc>
    29f8:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    29fc:	1800000c 	stmdane	r0, {r2, r3}
    2a00:	00736f70 	rsbseq	r6, r3, r0, ror pc
    2a04:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    2a08:	0ca40000 	stceq	0, cr0, [r4]
    2a0c:	05170000 	ldreq	r0, [r7, #-0]
    2a10:	01000012 	tsteq	r0, r2, lsl r0
    2a14:	00003a7f 	andeq	r3, r0, pc, ror sl
    2a18:	000d2000 	andeq	r2, sp, r0
    2a1c:	11b91700 			; <UNDEFINED> instruction: 0x11b91700
    2a20:	7f010000 	svcvc	0x00010000
    2a24:	0000003a 	andeq	r0, r0, sl, lsr r0
    2a28:	00000d4a 	andeq	r0, r0, sl, asr #26
    2a2c:	01041500 	tsteq	r4, r0, lsl #10
    2a30:	10000002 	andne	r0, r0, r2
    2a34:	000007cc 	andeq	r0, r0, ip, asr #15
    2a38:	3b96e501 	blcc	fe5bbe44 <SCS_BASE+0x1e5ade44>
    2a3c:	00100800 	andseq	r0, r0, r0, lsl #16
    2a40:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a44:	0000040a 	andeq	r0, r0, sl, lsl #8
    2a48:	0012b616 	andseq	fp, r2, r6, lsl r6
    2a4c:	e1e50100 	mvn	r0, r0, lsl #2
    2a50:	01000003 	tsteq	r0, r3
    2a54:	ef190050 	svc	0x00190050
    2a58:	01000011 	tsteq	r0, r1, lsl r0
    2a5c:	00005ef6 	strdeq	r5, [r0], -r6
    2a60:	003ba600 	eorseq	sl, fp, r0, lsl #12
    2a64:	00000c08 	andeq	r0, r0, r8, lsl #24
    2a68:	4f9c0100 	svcmi	0x009c0100
    2a6c:	11000004 	tstne	r0, r4
    2a70:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    2a74:	030df601 	movweq	pc, #54785	; 0xd601	; <UNPREDICTABLE>
    2a78:	0d9e0000 	ldceq	0, cr0, [lr]
    2a7c:	b0160000 	andslt	r0, r6, r0
    2a80:	01000007 	tsteq	r0, r7
    2a84:	00004cf6 	strdeq	r4, [r0], -r6
    2a88:	17510100 	ldrbne	r0, [r1, -r0, lsl #2]
    2a8c:	00000f0e 	andeq	r0, r0, lr, lsl #30
    2a90:	005ef801 	subseq	pc, lr, r1, lsl #16
    2a94:	0dbf0000 	ldceq	0, cr0, [pc]	; 2a9c <__Stack_Size+0x269c>
    2a98:	1a000000 	bne	2aa0 <__Stack_Size+0x26a0>
    2a9c:	00001237 	andeq	r1, r0, r7, lsr r2
    2aa0:	4c011001 	stcmi	0, cr1, [r1], {1}
    2aa4:	b2000000 	andlt	r0, r0, #0
    2aa8:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2aac:	01000000 	mrseq	r0, (UNDEF: 0)
    2ab0:	00047a9c 	muleq	r4, ip, sl
    2ab4:	12b01b00 	adcsne	r1, r0, #0, 22
    2ab8:	10010000 	andne	r0, r1, r0
    2abc:	00030d01 	andeq	r0, r3, r1, lsl #26
    2ac0:	000de900 	andeq	lr, sp, r0, lsl #18
    2ac4:	ea1a0000 	b	682acc <__Stack_Size+0x6826cc>
    2ac8:	01000012 	tsteq	r0, r2, lsl r0
    2acc:	005e0121 	subseq	r0, lr, r1, lsr #2
    2ad0:	3bb80000 	blcc	fee02ad8 <SCS_BASE+0x1edf4ad8>
    2ad4:	000c0800 	andeq	r0, ip, r0, lsl #16
    2ad8:	9c010000 	stcls	0, cr0, [r1], {-0}
    2adc:	000004c3 	andeq	r0, r0, r3, asr #9
    2ae0:	0012b01b 	andseq	fp, r2, fp, lsl r0
    2ae4:	01210100 	teqeq	r1, r0, lsl #2
    2ae8:	0000030d 	andeq	r0, r0, sp, lsl #6
    2aec:	00000e0a 	andeq	r0, r0, sl, lsl #28
    2af0:	0007b01c 	andeq	fp, r7, ip, lsl r0
    2af4:	01210100 	teqeq	r1, r0, lsl #2
    2af8:	0000004c 	andeq	r0, r0, ip, asr #32
    2afc:	0e1d5101 	mufeqe	f5, f5, f1
    2b00:	0100000f 	tsteq	r0, pc
    2b04:	005e0123 	subseq	r0, lr, r3, lsr #2
    2b08:	0e2b0000 	cdpeq	0, 2, cr0, cr11, cr0, {0}
    2b0c:	1a000000 	bne	2b14 <__Stack_Size+0x2714>
    2b10:	00001148 	andeq	r1, r0, r8, asr #2
    2b14:	4c013b01 	stcmi	11, cr3, [r1], {1}
    2b18:	c4000000 	strgt	r0, [r0], #-0
    2b1c:	0608003b 			; <UNDEFINED> instruction: 0x0608003b
    2b20:	01000000 	mrseq	r0, (UNDEF: 0)
    2b24:	0004ee9c 	muleq	r4, ip, lr
    2b28:	12b01b00 	adcsne	r1, r0, #0, 22
    2b2c:	3b010000 	blcc	42b34 <__Stack_Size+0x42734>
    2b30:	00030d01 	andeq	r0, r3, r1, lsl #26
    2b34:	000e5500 	andeq	r5, lr, r0, lsl #10
    2b38:	391e0000 	ldmdbcc	lr, {}	; <UNPREDICTABLE>
    2b3c:	01000008 	tsteq	r0, r8
    2b40:	3bca014d 	blcc	ff28307c <SCS_BASE+0x1f27507c>
    2b44:	00040800 	andeq	r0, r4, r0, lsl #16
    2b48:	9c010000 	stcls	0, cr0, [r1], {-0}
    2b4c:	00000521 	andeq	r0, r0, r1, lsr #10
    2b50:	0012b01c 	andseq	fp, r2, ip, lsl r0
    2b54:	014d0100 	mrseq	r0, (UNDEF: 93)
    2b58:	0000030d 	andeq	r0, r0, sp, lsl #6
    2b5c:	b01c5001 	andslt	r5, ip, r1
    2b60:	01000007 	tsteq	r0, r7
    2b64:	004c014d 	subeq	r0, ip, sp, asr #2
    2b68:	51010000 	mrspl	r0, (UNDEF: 1)
    2b6c:	09a01e00 	stmibeq	r0!, {r9, sl, fp, ip}
    2b70:	60010000 	andvs	r0, r1, r0
    2b74:	003bce01 	eorseq	ip, fp, r1, lsl #28
    2b78:	00000408 	andeq	r0, r0, r8, lsl #8
    2b7c:	549c0100 	ldrpl	r0, [ip], #256	; 0x100
    2b80:	1c000005 	stcne	0, cr0, [r0], {5}
    2b84:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    2b88:	0d016001 	stceq	0, cr6, [r1, #-4]
    2b8c:	01000003 	tsteq	r0, r3
    2b90:	07b01c50 	sbfxeq	r1, r0, #24, #17
    2b94:	60010000 	andvs	r0, r1, r0
    2b98:	00004c01 	andeq	r4, r0, r1, lsl #24
    2b9c:	00510100 	subseq	r0, r1, r0, lsl #2
    2ba0:	0011811e 	andseq	r8, r1, lr, lsl r1
    2ba4:	01760100 	cmneq	r6, r0, lsl #2
    2ba8:	08003bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp, ip, sp}
    2bac:	0000000a 	andeq	r0, r0, sl
    2bb0:	05959c01 	ldreq	r9, [r5, #3073]	; 0xc01
    2bb4:	b01c0000 	andslt	r0, ip, r0
    2bb8:	01000012 	tsteq	r0, r2, lsl r0
    2bbc:	030d0176 	movweq	r0, #53622	; 0xd176
    2bc0:	50010000 	andpl	r0, r1, r0
    2bc4:	0007b01c 	andeq	fp, r7, ip, lsl r0
    2bc8:	01760100 	cmneq	r6, r0, lsl #2
    2bcc:	0000004c 	andeq	r0, r0, ip, asr #32
    2bd0:	701c5101 	andsvc	r5, ip, r1, lsl #2
    2bd4:	01000011 	tsteq	r0, r1, lsl r0
    2bd8:	02210176 	eoreq	r0, r1, #-2147483619	; 0x8000001d
    2bdc:	52010000 	andpl	r0, r1, #0
    2be0:	12701e00 	rsbsne	r1, r0, #0, 28
    2be4:	90010000 	andls	r0, r1, r0
    2be8:	003bdc01 	eorseq	sp, fp, r1, lsl #24
    2bec:	00000408 	andeq	r0, r0, r8, lsl #8
    2bf0:	c89c0100 	ldmgt	ip, {r8}
    2bf4:	1c000005 	stcne	0, cr0, [r0], {5}
    2bf8:	000012b0 			; <UNDEFINED> instruction: 0x000012b0
    2bfc:	0d019001 	stceq	0, cr9, [r1, #-4]
    2c00:	01000003 	tsteq	r0, r3
    2c04:	120c1c50 	andne	r1, ip, #80, 24	; 0x5000
    2c08:	90010000 	andls	r0, r1, r0
    2c0c:	00004c01 	andeq	r4, r0, r1, lsl #24
    2c10:	00510100 	subseq	r0, r1, r0, lsl #2
    2c14:	0012521e 	andseq	r5, r2, lr, lsl r2
    2c18:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    2c1c:	08003be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp, ip, sp}
    2c20:	00000010 	andeq	r0, r0, r0, lsl r0
    2c24:	060b9c01 	streq	r9, [fp], -r1, lsl #24
    2c28:	b01c0000 	andslt	r0, ip, r0
    2c2c:	01000012 	tsteq	r0, r2, lsl r0
    2c30:	030d01a2 	movweq	r0, #53666	; 0xd1a2
    2c34:	50010000 	andpl	r0, r1, r0
    2c38:	0007b01c 	andeq	fp, r7, ip, lsl r0
    2c3c:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    2c40:	0000004c 	andeq	r0, r0, ip, asr #32
    2c44:	741f5101 	ldrvc	r5, [pc], #-257	; 2c4c <__Stack_Size+0x284c>
    2c48:	0100706d 	tsteq	r0, sp, rrx
    2c4c:	003a01a4 	eorseq	r0, sl, r4, lsr #3
    2c50:	0e760000 	cdpeq	0, 7, cr0, cr6, cr0, {0}
    2c54:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2c58:	000011cd 	andeq	r1, r0, sp, asr #3
    2c5c:	f001c301 			; <UNDEFINED> instruction: 0xf001c301
    2c60:	1c08003b 	stcne	0, cr0, [r8], {59}	; 0x3b
    2c64:	01000000 	mrseq	r0, (UNDEF: 0)
    2c68:	0006529c 	muleq	r6, ip, r2
    2c6c:	12cb1b00 	sbcne	r1, fp, #0, 22
    2c70:	c3010000 	movwgt	r0, #4096	; 0x1000
    2c74:	00005e01 	andeq	r5, r0, r1, lsl #28
    2c78:	000e9700 	andeq	r9, lr, r0, lsl #14
    2c7c:	12db1b00 	sbcsne	r1, fp, #0, 22
    2c80:	c3010000 	movwgt	r0, #4096	; 0x1000
    2c84:	00005e01 	andeq	r5, r0, r1, lsl #28
    2c88:	000eb800 	andeq	fp, lr, r0, lsl #16
    2c8c:	12051d00 	andne	r1, r5, #0, 26
    2c90:	c5010000 	strgt	r0, [r1, #-0]
    2c94:	00003a01 	andeq	r3, r0, r1, lsl #20
    2c98:	000ed900 	andeq	sp, lr, r0, lsl #18
    2c9c:	5c1e0000 	ldcpl	0, cr0, [lr], {-0}
    2ca0:	01000011 	tsteq	r0, r1, lsl r0
    2ca4:	3c0c01dc 	stfccs	f0, [ip], {220}	; 0xdc
    2ca8:	000c0800 	andeq	r0, ip, r0, lsl #16
    2cac:	9c010000 	stcls	0, cr0, [r1], {-0}
    2cb0:	00000677 	andeq	r0, r0, r7, ror r6
    2cb4:	000e7f1c 	andeq	r7, lr, ip, lsl pc
    2cb8:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    2cbc:	00000094 	muleq	r0, r4, r0
    2cc0:	1e005001 	cdpne	0, 0, cr5, cr0, cr1, {0}
    2cc4:	000009d2 	ldrdeq	r0, [r0], -r2
    2cc8:	18020701 	stmdane	r2, {r0, r8, r9, sl}
    2ccc:	5408003c 	strpl	r0, [r8], #-60	; 0xffffffc4
    2cd0:	01000000 	mrseq	r0, (UNDEF: 0)
    2cd4:	0006ec9c 	muleq	r6, ip, ip
    2cd8:	11e41b00 	mvnne	r1, r0, lsl #22
    2cdc:	07010000 	streq	r0, [r1, -r0]
    2ce0:	00003a02 	andeq	r3, r0, r2, lsl #20
    2ce4:	000f1800 	andeq	r1, pc, r0, lsl #16
    2ce8:	0e7f1c00 	cdpeq	12, 7, cr1, cr15, cr0, {0}
    2cec:	07010000 	streq	r0, [r1, -r0]
    2cf0:	00009402 	andeq	r9, r0, r2, lsl #8
    2cf4:	1f510100 	svcne	0x00510100
    2cf8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    2cfc:	3a020901 	bcc	85108 <__Stack_Size+0x84d08>
    2d00:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    2d04:	1d00000f 	stcne	0, cr0, [r0, #-60]	; 0xffffffc4
    2d08:	0000127b 	andeq	r1, r0, fp, ror r2
    2d0c:	3a020901 	bcc	85118 <__Stack_Size+0x84d18>
    2d10:	6a000000 	bvs	2d18 <__Stack_Size+0x2918>
    2d14:	1d00000f 	stcne	0, cr0, [r0, #-60]	; 0xffffffc4
    2d18:	00001205 	andeq	r1, r0, r5, lsl #4
    2d1c:	3a020901 	bcc	85128 <__Stack_Size+0x84d28>
    2d20:	9f000000 	svcls	0x00000000
    2d24:	1d00000f 	stcne	0, cr0, [r0, #-60]	; 0xffffffc4
    2d28:	0000124a 	andeq	r1, r0, sl, asr #4
    2d2c:	3a020901 	bcc	85138 <__Stack_Size+0x84d38>
    2d30:	be000000 	cdplt	0, 0, cr0, cr0, cr0, {0}
    2d34:	0000000f 	andeq	r0, r0, pc
    2d38:	0012801e 	andseq	r8, r2, lr, lsl r0
    2d3c:	02390100 	eorseq	r0, r9, #0, 2
    2d40:	08003c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, sp}
    2d44:	0000002a 	andeq	r0, r0, sl, lsr #32
    2d48:	07339c01 	ldreq	r9, [r3, -r1, lsl #24]!
    2d4c:	cb1b0000 	blgt	6c2d54 <__Stack_Size+0x6c2954>
    2d50:	01000012 	tsteq	r0, r2, lsl r0
    2d54:	005e0239 	subseq	r0, lr, r9, lsr r2
    2d58:	0ff90000 	svceq	0x00f90000
    2d5c:	db1b0000 	blle	6c2d64 <__Stack_Size+0x6c2964>
    2d60:	01000012 	tsteq	r0, r2, lsl r0
    2d64:	005e0239 	subseq	r0, lr, r9, lsr r2
    2d68:	101a0000 	andsne	r0, sl, r0
    2d6c:	741f0000 	ldrvc	r0, [pc], #-0	; 2d74 <__Stack_Size+0x2974>
    2d70:	0100706d 	tsteq	r0, sp, rrx
    2d74:	003a023b 	eorseq	r0, sl, fp, lsr r2
    2d78:	103b0000 	eorsne	r0, fp, r0
    2d7c:	20000000 	andcs	r0, r0, r0
    2d80:	00001220 	andeq	r1, r0, r0, lsr #4
    2d84:	21011405 	tstcs	r1, r5, lsl #8
    2d88:	0000003a 	andeq	r0, r0, sl, lsr r0
    2d8c:	00009421 	andeq	r9, r0, r1, lsr #8
    2d90:	62000000 	andvs	r0, r0, #0
    2d94:	04000009 	streq	r0, [r0], #-9
    2d98:	000bcb00 	andeq	ip, fp, r0, lsl #22
    2d9c:	e7010400 	str	r0, [r1, -r0, lsl #8]
    2da0:	01000000 	mrseq	r0, (UNDEF: 0)
    2da4:	00001411 	andeq	r1, r0, r1, lsl r4
    2da8:	00000134 	andeq	r0, r0, r4, lsr r1
    2dac:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
    2db0:	00000320 	andeq	r0, r0, r0, lsr #6
    2db4:	00000953 	andeq	r0, r0, r3, asr r9
    2db8:	42050402 	andmi	r0, r5, #33554432	; 0x2000000
    2dbc:	02000002 	andeq	r0, r0, #2
    2dc0:	017a0502 	cmneq	sl, r2, lsl #10
    2dc4:	01020000 	mrseq	r0, (UNDEF: 2)
    2dc8:	00009306 	andeq	r9, r0, r6, lsl #6
    2dcc:	33750300 	cmncc	r5, #0, 6
    2dd0:	27020032 	smladxcs	r2, r2, r0, r0
    2dd4:	00000045 	andeq	r0, r0, r5, asr #32
    2dd8:	b9070402 	stmdblt	r7, {r1, sl}
    2ddc:	03000000 	movweq	r0, #0
    2de0:	00363175 	eorseq	r3, r6, r5, ror r1
    2de4:	00572802 	subseq	r2, r7, r2, lsl #16
    2de8:	02020000 	andeq	r0, r2, #0
    2dec:	0000cb07 	andeq	ip, r0, r7, lsl #22
    2df0:	38750300 	ldmdacc	r5!, {r8, r9}^
    2df4:	68290200 	stmdavs	r9!, {r9}
    2df8:	02000000 	andeq	r0, r0, #0
    2dfc:	00910801 	addseq	r0, r1, r1, lsl #16
    2e00:	80040000 	andhi	r0, r4, r0
    2e04:	02000000 	andeq	r0, r0, #0
    2e08:	00007a2f 	andeq	r7, r0, pc, lsr #20
    2e0c:	00450500 	subeq	r0, r5, r0, lsl #10
    2e10:	a9040000 	stmdbge	r4, {}	; <UNPREDICTABLE>
    2e14:	02000016 	andeq	r0, r0, #22
    2e18:	00008a33 	andeq	r8, r0, r3, lsr sl
    2e1c:	007a0600 	rsbseq	r0, sl, r0, lsl #12
    2e20:	01070000 	mrseq	r0, (UNDEF: 7)
    2e24:	00a43902 	adceq	r3, r4, r2, lsl #18
    2e28:	7b080000 	blvc	202e30 <__Stack_Size+0x202a30>
    2e2c:	00000011 	andeq	r0, r0, r1, lsl r0
    2e30:	54455309 	strbpl	r5, [r5], #-777	; 0xfffffcf7
    2e34:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    2e38:	00001903 	andeq	r1, r0, r3, lsl #18
    2e3c:	008f3902 	addeq	r3, pc, r2, lsl #18
    2e40:	01070000 	mrseq	r0, (UNDEF: 7)
    2e44:	00c43b02 	sbceq	r3, r4, r2, lsl #22
    2e48:	9e080000 	cdpls	0, 0, cr0, cr8, cr0, {0}
    2e4c:	00000008 	andeq	r0, r0, r8
    2e50:	00084608 	andeq	r4, r8, r8, lsl #12
    2e54:	04000100 	streq	r0, [r0], #-256	; 0xffffff00
    2e58:	00000ac0 	andeq	r0, r0, r0, asr #21
    2e5c:	00af3b02 	adceq	r3, pc, r2, lsl #22
    2e60:	04020000 	streq	r0, [r2], #-0
    2e64:	00020407 	andeq	r0, r2, r7, lsl #8
    2e68:	033c0a00 	teqeq	ip, #0, 20
    2e6c:	77018103 	strvc	r8, [r1, -r3, lsl #2]
    2e70:	0b000001 	bleq	2e7c <__Stack_Size+0x2a7c>
    2e74:	0000162f 	andeq	r1, r0, pc, lsr #12
    2e78:	87018303 	strhi	r8, [r1, -r3, lsl #6]
    2e7c:	00000001 	andeq	r0, r0, r1
    2e80:	000c890b 	andeq	r8, ip, fp, lsl #18
    2e84:	01840300 	orreq	r0, r4, r0, lsl #6
    2e88:	0000018c 	andeq	r0, r0, ip, lsl #3
    2e8c:	15da0b08 	ldrbne	r0, [sl, #2824]	; 0xb08
    2e90:	85030000 	strhi	r0, [r3, #-0]
    2e94:	00019c01 	andeq	r9, r1, r1, lsl #24
    2e98:	990b8000 	stmdbls	fp, {pc}
    2e9c:	03000014 	movweq	r0, #20
    2ea0:	018c0186 	orreq	r0, ip, r6, lsl #3
    2ea4:	0c880000 	stceq	0, cr0, [r8], {0}
    2ea8:	00001609 	andeq	r1, r0, r9, lsl #12
    2eac:	a1018703 	tstge	r1, r3, lsl #14
    2eb0:	00000001 	andeq	r0, r0, r1
    2eb4:	0c7f0c01 	ldcleq	12, cr0, [pc], #-4	; 2eb8 <__Stack_Size+0x2ab8>
    2eb8:	88030000 	stmdahi	r3, {}	; <UNPREDICTABLE>
    2ebc:	00018c01 	andeq	r8, r1, r1, lsl #24
    2ec0:	0c010800 	stceq	8, cr0, [r1], {-0}
    2ec4:	00001554 	andeq	r1, r0, r4, asr r5
    2ec8:	a6018903 	strge	r8, [r1], -r3, lsl #18
    2ecc:	80000001 	andhi	r0, r0, r1
    2ed0:	0c9d0c01 	ldceq	12, cr0, [sp], {1}
    2ed4:	8a030000 	bhi	c2edc <__Stack_Size+0xc2adc>
    2ed8:	00018c01 	andeq	r8, r1, r1, lsl #24
    2edc:	0c018800 	stceq	8, cr8, [r1], {-0}
    2ee0:	00001311 	andeq	r1, r0, r1, lsl r3
    2ee4:	ab018b03 	blge	65af8 <__Stack_Size+0x656f8>
    2ee8:	00000001 	andeq	r0, r0, r1
    2eec:	0ca70c02 	stceq	12, cr0, [r7], #8
    2ef0:	8c030000 	stchi	0, cr0, [r3], {-0}
    2ef4:	0001b001 	andeq	fp, r1, r1
    2ef8:	0d020800 	stceq	8, cr0, [r2, #-0]
    2efc:	00525049 	subseq	r5, r2, r9, asr #32
    2f00:	d0018d03 	andle	r8, r1, r3, lsl #26
    2f04:	00000001 	andeq	r0, r0, r1
    2f08:	6f0e0003 	svcvs	0x000e0003
    2f0c:	87000000 	strhi	r0, [r0, -r0]
    2f10:	0f000001 	svceq	0x00000001
    2f14:	000000cf 	andeq	r0, r0, pc, asr #1
    2f18:	77050001 	strvc	r0, [r5, -r1]
    2f1c:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2f20:	0000003a 	andeq	r0, r0, sl, lsr r0
    2f24:	0000019c 	muleq	r0, ip, r1
    2f28:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    2f2c:	05001d00 	streq	r1, [r0, #-3328]	; 0xfffff300
    2f30:	00000177 	andeq	r0, r0, r7, ror r1
    2f34:	00017705 	andeq	r7, r1, r5, lsl #14
    2f38:	01770500 	cmneq	r7, r0, lsl #10
    2f3c:	77050000 	strvc	r0, [r5, -r0]
    2f40:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2f44:	0000003a 	andeq	r0, r0, sl, lsr r0
    2f48:	000001c0 	andeq	r0, r0, r0, asr #3
    2f4c:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    2f50:	0e003d00 	cdpeq	13, 0, cr3, cr0, cr0, {0}
    2f54:	0000006f 	andeq	r0, r0, pc, rrx
    2f58:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2f5c:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    2f60:	05000e00 	streq	r0, [r0, #-3584]	; 0xfffff200
    2f64:	000001c0 	andeq	r0, r0, r0, asr #3
    2f68:	00157410 	andseq	r7, r5, r0, lsl r4
    2f6c:	018e0300 	orreq	r0, lr, r0, lsl #6
    2f70:	000000d6 	ldrdeq	r0, [r0], -r6
    2f74:	90034011 	andls	r4, r3, r1, lsl r0
    2f78:	0002a101 	andeq	sl, r2, r1, lsl #2
    2f7c:	143c0b00 	ldrtne	r0, [ip], #-2816	; 0xfffff500
    2f80:	92030000 	andls	r0, r3, #0
    2f84:	00007f01 	andeq	r7, r0, r1, lsl #30
    2f88:	940b0000 	strls	r0, [fp], #-0
    2f8c:	03000014 	movweq	r0, #20
    2f90:	006f0193 	mlseq	pc, r3, r1, r0	; <UNPREDICTABLE>
    2f94:	0b040000 	bleq	102f9c <__Stack_Size+0x102b9c>
    2f98:	000015eb 	andeq	r1, r0, fp, ror #11
    2f9c:	6f019403 	svcvs	0x00019403
    2fa0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2fa4:	00154e0b 	andseq	r4, r5, fp, lsl #28
    2fa8:	01950300 	orrseq	r0, r5, r0, lsl #6
    2fac:	0000006f 	andeq	r0, r0, pc, rrx
    2fb0:	4353120c 	cmpmi	r3, #12, 4	; 0xc0000000
    2fb4:	96030052 			; <UNDEFINED> instruction: 0x96030052
    2fb8:	00006f01 	andeq	r6, r0, r1, lsl #30
    2fbc:	43121000 	tstmi	r2, #0
    2fc0:	03005243 	movweq	r5, #579	; 0x243
    2fc4:	006f0197 	mlseq	pc, r7, r1, r0	; <UNPREDICTABLE>
    2fc8:	0b140000 	bleq	502fd0 <__Stack_Size+0x502bd0>
    2fcc:	00001569 	andeq	r1, r0, r9, ror #10
    2fd0:	b1019803 	tstlt	r1, r3, lsl #16
    2fd4:	18000002 	stmdane	r0, {r1}
    2fd8:	00156e0b 	andseq	r6, r5, fp, lsl #28
    2fdc:	01990300 	orrseq	r0, r9, r0, lsl #6
    2fe0:	0000006f 	andeq	r0, r0, pc, rrx
    2fe4:	15290b24 	strne	r0, [r9, #-2852]!	; 0xfffff4dc
    2fe8:	9a030000 	bls	c2ff0 <__Stack_Size+0xc2bf0>
    2fec:	00006f01 	andeq	r6, r0, r1, lsl #30
    2ff0:	130b2800 	movwne	r2, #47104	; 0xb800
    2ff4:	03000016 	movweq	r0, #22
    2ff8:	006f019b 	mlseq	pc, fp, r1, r0	; <UNPREDICTABLE>
    2ffc:	0b2c0000 	bleq	b03004 <__Stack_Size+0xb02c04>
    3000:	0000160e 	andeq	r1, r0, lr, lsl #12
    3004:	6f019c03 	svcvs	0x00019c03
    3008:	30000000 	andcc	r0, r0, r0
    300c:	0015a20b 	andseq	sl, r5, fp, lsl #4
    3010:	019d0300 	orrseq	r0, sp, r0, lsl #6
    3014:	0000006f 	andeq	r0, r0, pc, rrx
    3018:	15000b34 	strne	r0, [r0, #-2868]	; 0xfffff4cc
    301c:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    3020:	00006f01 	andeq	r6, r0, r1, lsl #30
    3024:	2a0b3800 	bcs	2d102c <__Stack_Size+0x2d0c2c>
    3028:	03000016 	movweq	r0, #22
    302c:	006f019f 	mlseq	pc, pc, r1, r0	; <UNPREDICTABLE>
    3030:	003c0000 	eorseq	r0, ip, r0
    3034:	00006f0e 	andeq	r6, r0, lr, lsl #30
    3038:	0002b100 	andeq	fp, r2, r0, lsl #2
    303c:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    3040:	00020000 	andeq	r0, r2, r0
    3044:	0002a105 	andeq	sl, r2, r5, lsl #2
    3048:	16501000 	ldrbne	r1, [r0], -r0
    304c:	a0030000 	andge	r0, r3, r0
    3050:	0001e101 	andeq	lr, r1, r1, lsl #2
    3054:	04041300 	streq	r1, [r4], #-768	; 0xfffffd00
    3058:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    305c:	0a151400 	beq	548064 <__Stack_Size+0x547c64>
    3060:	1c040000 	stcne	0, cr0, [r4], {-0}
    3064:	0000005e 	andeq	r0, r0, lr, asr r0
    3068:	0a8c1400 	beq	fe308070 <SCS_BASE+0x1e2fa070>
    306c:	1d040000 	stcne	0, cr0, [r4, #-0]
    3070:	0000005e 	andeq	r0, r0, lr, asr r0
    3074:	08621401 	stmdaeq	r2!, {r0, sl, ip}^
    3078:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    307c:	0000005e 	andeq	r0, r0, lr, asr r0
    3080:	07b91402 	ldreq	r1, [r9, r2, lsl #8]!
    3084:	1f040000 	svcne	0x00040000
    3088:	000000c4 	andeq	r0, r0, r4, asr #1
    308c:	d0040003 	andle	r0, r4, r3
    3090:	0400000a 	streq	r0, [r0], #-10
    3094:	0002c220 	andeq	ip, r2, r0, lsr #4
    3098:	178e1500 	strne	r1, [lr, r0, lsl #10]
    309c:	24010000 	strcs	r0, [r1], #-0
    30a0:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
    30a4:	00000034 	andeq	r0, r0, r4, lsr r0
    30a8:	032b9c01 	teqeq	fp, #256	; 0x100
    30ac:	4c160000 	ldcmi	0, cr0, [r6], {-0}
    30b0:	0100000d 	tsteq	r0, sp
    30b4:	00003a26 	andeq	r3, r0, r6, lsr #20
    30b8:	00107800 	andseq	r7, r0, r0, lsl #16
    30bc:	ff150000 			; <UNDEFINED> instruction: 0xff150000
    30c0:	01000016 	tsteq	r0, r6, lsl r0
    30c4:	003ccc3b 	eorseq	ip, ip, fp, lsr ip
    30c8:	00003008 	andeq	r3, r0, r8
    30cc:	509c0100 	addspl	r0, ip, r0, lsl #2
    30d0:	16000003 	strne	r0, [r0], -r3
    30d4:	00000d4c 	andeq	r0, r0, ip, asr #26
    30d8:	003a3d01 	eorseq	r3, sl, r1, lsl #26
    30dc:	10970000 	addsne	r0, r7, r0
    30e0:	15000000 	strne	r0, [r0, #-0]
    30e4:	00000a69 	andeq	r0, r0, r9, ror #20
    30e8:	3cfc6101 	ldfcce	f6, [ip], #4
    30ec:	00140800 	andseq	r0, r4, r0, lsl #16
    30f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    30f4:	00000375 	andeq	r0, r0, r5, ror r3
    30f8:	00144217 	andseq	r4, r4, r7, lsl r2
    30fc:	3a610100 	bcc	1843504 <__Stack_Size+0x1843104>
    3100:	cf000000 	svcgt	0x00000000
    3104:	00000010 	andeq	r0, r0, r0, lsl r0
    3108:	0007ef15 	andeq	lr, r7, r5, lsl pc
    310c:	10740100 	rsbsne	r0, r4, r0, lsl #2
    3110:	8008003d 	andhi	r0, r8, sp, lsr r0
    3114:	01000000 	mrseq	r0, (UNDEF: 0)
    3118:	0003e39c 	muleq	r3, ip, r3
    311c:	13351800 	teqne	r5, #0, 16
    3120:	74010000 	strvc	r0, [r1], #-0
    3124:	000003e3 	andeq	r0, r0, r3, ror #7
    3128:	df165001 	svcle	0x00165001
    312c:	01000015 	tsteq	r0, r5, lsl r0
    3130:	00003a76 	andeq	r3, r0, r6, ror sl
    3134:	0010f000 	andseq	pc, r0, r0
    3138:	12051600 	andne	r1, r5, #0, 12
    313c:	76010000 	strvc	r0, [r1], -r0
    3140:	0000003a 	andeq	r0, r0, sl, lsr r0
    3144:	00001168 	andeq	r1, r0, r8, ror #2
    3148:	00124a16 	andseq	r4, r2, r6, lsl sl
    314c:	3a760100 	bcc	1d83554 <__Stack_Size+0x1d83154>
    3150:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    3154:	16000011 			; <UNDEFINED> instruction: 0x16000011
    3158:	000013bd 			; <UNDEFINED> instruction: 0x000013bd
    315c:	003a7701 	eorseq	r7, sl, r1, lsl #14
    3160:	11ed0000 	mvnne	r0, r0
    3164:	a8160000 	ldmdage	r6, {}	; <UNPREDICTABLE>
    3168:	01000015 	tsteq	r0, r5, lsl r0
    316c:	00003a77 	andeq	r3, r0, r7, ror sl
    3170:	00123600 	andseq	r3, r2, r0, lsl #12
    3174:	04190000 	ldreq	r0, [r9], #-0
    3178:	000002fb 	strdeq	r0, [r0], -fp
    317c:	0015ca15 	andseq	ip, r5, r5, lsl sl
    3180:	90a80100 	adcls	r0, r8, r0, lsl #2
    3184:	0c08003d 	stceq	0, cr0, [r8], {61}	; 0x3d
    3188:	01000000 	mrseq	r0, (UNDEF: 0)
    318c:	00040c9c 	muleq	r4, ip, ip
    3190:	13351800 	teqne	r5, #0, 16
    3194:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    3198:	000003e3 	andeq	r0, r0, r3, ror #7
    319c:	15005001 	strne	r5, [r0, #-1]
    31a0:	00001394 	muleq	r0, r4, r3
    31a4:	3d9cb801 	ldccc	8, cr11, [ip, #4]
    31a8:	00040800 	andeq	r0, r4, r0, lsl #16
    31ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    31b0:	0000042b 	andeq	r0, r0, fp, lsr #8
    31b4:	003da01a 	eorseq	sl, sp, sl, lsl r0
    31b8:	00092d08 	andeq	r2, r9, r8, lsl #26
    31bc:	c4150000 	ldrgt	r0, [r5], #-0
    31c0:	01000013 	tsteq	r0, r3, lsl r0
    31c4:	003da0c4 	eorseq	sl, sp, r4, asr #1
    31c8:	00000408 	andeq	r0, r0, r8, lsl #8
    31cc:	4a9c0100 	bmi	fe7035d4 <SCS_BASE+0x1e6f55d4>
    31d0:	1a000004 	bne	31e8 <__Stack_Size+0x2de8>
    31d4:	08003da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip, sp}
    31d8:	00000934 	andeq	r0, r0, r4, lsr r9
    31dc:	16181500 	ldrne	r1, [r8], -r0, lsl #10
    31e0:	d0010000 	andle	r0, r1, r0
    31e4:	08003da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip, sp}
    31e8:	00000004 	andeq	r0, r0, r4
    31ec:	04699c01 	strbteq	r9, [r9], #-3073	; 0xfffff3ff
    31f0:	a81a0000 	ldmdage	sl, {}	; <UNPREDICTABLE>
    31f4:	3b08003d 	blcc	2032f0 <__Stack_Size+0x202ef0>
    31f8:	00000009 	andeq	r0, r0, r9
    31fc:	00145515 	andseq	r5, r4, r5, lsl r5
    3200:	a8dc0100 	ldmge	ip, {r8}^
    3204:	0408003d 	streq	r0, [r8], #-61	; 0xffffffc3
    3208:	01000000 	mrseq	r0, (UNDEF: 0)
    320c:	0004889c 	muleq	r4, ip, r8
    3210:	3dac1a00 	stccc	10, cr1, [ip]
    3214:	09420800 	stmdbeq	r2, {fp}^
    3218:	15000000 	strne	r0, [r0, #-0]
    321c:	000014ed 	andeq	r1, r0, sp, ror #9
    3220:	3dacea01 	stccc	10, cr14, [ip, #4]!
    3224:	00060800 	andeq	r0, r6, r0, lsl #16
    3228:	9c010000 	stcls	0, cr0, [r1], {-0}
    322c:	000004c0 	andeq	r0, r0, r0, asr #9
    3230:	00170e17 	andseq	r0, r7, r7, lsl lr
    3234:	3aea0100 	bcc	ffa8363c <SCS_BASE+0x1fa7563c>
    3238:	7f000000 	svcvc	0x00000000
    323c:	1b000012 	blne	328c <__Stack_Size+0x2e8c>
    3240:	08003db2 	stmdaeq	r0, {r1, r4, r5, r7, r8, sl, fp, ip, sp}
    3244:	00000949 	andeq	r0, r0, r9, asr #18
    3248:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0xfffffee4
    324c:	345001f3 	ldrbcc	r0, [r0], #-499	; 0xfffffe0d
    3250:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
    3254:	00001581 	andeq	r1, r0, r1, lsl #11
    3258:	003af901 	eorseq	pc, sl, r1, lsl #18
    325c:	3db20000 	ldccc	0, cr0, [r2]
    3260:	00040800 	andeq	r0, r4, r0, lsl #16
    3264:	9c010000 	stcls	0, cr0, [r1], {-0}
    3268:	000004e3 	andeq	r0, r0, r3, ror #9
    326c:	003db61a 	eorseq	fp, sp, sl, lsl r6
    3270:	00095a08 	andeq	r5, r9, r8, lsl #20
    3274:	451e0000 	ldrmi	r0, [lr, #-0]
    3278:	01000013 	tsteq	r0, r3, lsl r0
    327c:	004c0105 	subeq	r0, ip, r5, lsl #2
    3280:	3db60000 	ldccc	0, cr0, [r6]
    3284:	000e0800 	andeq	r0, lr, r0, lsl #16
    3288:	9c010000 	stcls	0, cr0, [r1], {-0}
    328c:	0016dc1f 	andseq	sp, r6, pc, lsl ip
    3290:	01120100 	tsteq	r2, r0, lsl #2
    3294:	000000a4 	andeq	r0, r0, r4, lsr #1
    3298:	08003dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp, ip, sp}
    329c:	00000024 	andeq	r0, r0, r4, lsr #32
    32a0:	05449c01 	strbeq	r9, [r4, #-3073]	; 0xfffff3ff
    32a4:	15200000 	strne	r0, [r0, #-0]!
    32a8:	0100000a 	tsteq	r0, sl
    32ac:	005e0112 	subseq	r0, lr, r2, lsl r1
    32b0:	12a00000 	adcne	r0, r0, #0
    32b4:	9a210000 	bls	8432bc <__Stack_Size+0x842ebc>
    32b8:	01000017 	tsteq	r0, r7, lsl r0
    32bc:	00a40114 	adceq	r0, r4, r4, lsl r1
    32c0:	12c10000 	sbcne	r0, r1, #0
    32c4:	74220000 	strtvc	r0, [r2], #-0
    32c8:	0100706d 	tsteq	r0, sp, rrx
    32cc:	003a0115 	eorseq	r0, sl, r5, lsl r1
    32d0:	12e80000 	rscne	r0, r8, #0
    32d4:	23000000 	movwcs	r0, #0
    32d8:	00001505 	andeq	r1, r0, r5, lsl #10
    32dc:	e8012e01 	stmda	r1, {r0, r9, sl, fp, sp}
    32e0:	0c08003d 	stceq	0, cr0, [r8], {61}	; 0x3d
    32e4:	01000000 	mrseq	r0, (UNDEF: 0)
    32e8:	0005699c 	muleq	r5, ip, r9
    32ec:	0a152400 	beq	54c2f4 <__Stack_Size+0x54bef4>
    32f0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    32f4:	00005e01 	andeq	r5, r0, r1, lsl #28
    32f8:	00500100 	subseq	r0, r0, r0, lsl #2
    32fc:	00131623 	andseq	r1, r3, r3, lsr #12
    3300:	013d0100 	teqeq	sp, r0, lsl #2
    3304:	08003df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}
    3308:	0000001c 	andeq	r0, r0, ip, lsl r0
    330c:	05909c01 	ldreq	r9, [r0, #3073]	; 0xc01
    3310:	15200000 	strne	r0, [r0, #-0]!
    3314:	0100000a 	tsteq	r0, sl
    3318:	005e013d 	subseq	r0, lr, sp, lsr r1
    331c:	13070000 	movwne	r0, #28672	; 0x7000
    3320:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    3324:	00001469 	andeq	r1, r0, r9, ror #8
    3328:	4c014d01 	stcmi	13, cr4, [r1], {1}
    332c:	10000000 	andne	r0, r0, r0
    3330:	1008003e 	andne	r0, r8, lr, lsr r0
    3334:	01000000 	mrseq	r0, (UNDEF: 0)
    3338:	176c1f9c 			; <UNDEFINED> instruction: 0x176c1f9c
    333c:	5a010000 	bpl	43344 <__Stack_Size+0x42f44>
    3340:	0000a401 	andeq	sl, r0, r1, lsl #8
    3344:	003e2000 	eorseq	r2, lr, r0
    3348:	00002408 	andeq	r2, r0, r8, lsl #8
    334c:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    3350:	20000005 	andcs	r0, r0, r5
    3354:	00000a15 	andeq	r0, r0, r5, lsl sl
    3358:	5e015a01 	vmlapl.f32	s10, s2, s2
    335c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
    3360:	21000013 	tstcs	r0, r3, lsl r0
    3364:	00001727 	andeq	r1, r0, r7, lsr #14
    3368:	a4015c01 	strge	r5, [r1], #-3073	; 0xfffff3ff
    336c:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    3370:	22000013 	andcs	r0, r0, #19
    3374:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3378:	3a015d01 	bcc	5a784 <__Stack_Size+0x5a384>
    337c:	70000000 	andvc	r0, r0, r0
    3380:	00000013 	andeq	r0, r0, r3, lsl r0
    3384:	0014341e 	andseq	r3, r4, lr, lsl r4
    3388:	01770100 	cmneq	r7, r0, lsl #2
    338c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3390:	08003e44 	stmdaeq	r0, {r2, r6, r9, sl, fp, ip, sp}
    3394:	0000000c 	andeq	r0, r0, ip
    3398:	63239c01 	teqvs	r3, #256	; 0x100
    339c:	01000009 	tsteq	r0, r9
    33a0:	3e500189 	rdfccd	f0, f0, #1.0
    33a4:	00140800 	andseq	r0, r4, r0, lsl #16
    33a8:	9c010000 	stcls	0, cr0, [r1], {-0}
    33ac:	0000063e 	andeq	r0, r0, lr, lsr r6
    33b0:	00171a20 	andseq	r1, r7, r0, lsr #20
    33b4:	01890100 	orreq	r0, r9, r0, lsl #2
    33b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    33bc:	0000138f 	andeq	r1, r0, pc, lsl #7
    33c0:	0015c320 	andseq	ip, r5, r0, lsr #6
    33c4:	01890100 	orreq	r0, r9, r0, lsl #2
    33c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    33cc:	000013b0 			; <UNDEFINED> instruction: 0x000013b0
    33d0:	13a42500 			; <UNDEFINED> instruction: 0x13a42500
    33d4:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    33d8:	003e6401 	eorseq	r6, lr, r1, lsl #8
    33dc:	00001008 	andeq	r1, r0, r8
    33e0:	259c0100 	ldrcs	r0, [ip, #256]	; 0x100
    33e4:	000014b1 			; <UNDEFINED> instruction: 0x000014b1
    33e8:	7401a501 	strvc	sl, [r1], #-1281	; 0xfffffaff
    33ec:	1008003e 	andne	r0, r8, lr, lsr r0
    33f0:	01000000 	mrseq	r0, (UNDEF: 0)
    33f4:	15af239c 	strne	r2, [pc, #924]!	; 3798 <__Stack_Size+0x3398>
    33f8:	b8010000 	stmdalt	r1, {}	; <UNPREDICTABLE>
    33fc:	003e8401 	eorseq	r8, lr, r1, lsl #8
    3400:	00001808 	andeq	r1, r0, r8, lsl #16
    3404:	979c0100 	ldrls	r0, [ip, r0, lsl #2]
    3408:	20000006 	andcs	r0, r0, r6
    340c:	0000175f 	andeq	r1, r0, pc, asr r7
    3410:	5e01b801 	cdppl	8, 0, cr11, cr1, cr1, {0}
    3414:	d1000000 	mrsle	r0, (UNDEF: 0)
    3418:	24000013 	strcs	r0, [r0], #-19	; 0xffffffed
    341c:	00000e7f 	andeq	r0, r0, pc, ror lr
    3420:	c401b801 	strgt	fp, [r1], #-2049	; 0xfffff7ff
    3424:	01000000 	mrseq	r0, (UNDEF: 0)
    3428:	f0230051 			; <UNDEFINED> instruction: 0xf0230051
    342c:	01000015 	tsteq	r0, r5, lsl r0
    3430:	3e9c01d6 	mrccc	1, 4, r0, cr12, cr6, {6}
    3434:	00200800 	eoreq	r0, r0, r0, lsl #16
    3438:	9c010000 	stcls	0, cr0, [r1], {-0}
    343c:	000006dc 	ldrdeq	r0, [r0], -ip
    3440:	00148620 	andseq	r8, r4, r0, lsr #12
    3444:	01d60100 	bicseq	r0, r6, r0, lsl #2
    3448:	0000003a 	andeq	r0, r0, sl, lsr r0
    344c:	0000140b 	andeq	r1, r0, fp, lsl #8
    3450:	000e7f24 	andeq	r7, lr, r4, lsr #30
    3454:	01d60100 	bicseq	r0, r6, r0, lsl #2
    3458:	000000c4 	andeq	r0, r0, r4, asr #1
    345c:	05215101 	streq	r5, [r1, #-257]!	; 0xfffffeff
    3460:	01000012 	tsteq	r0, r2, lsl r0
    3464:	003a01d8 	ldrsbteq	r0, [sl], -r8
    3468:	142c0000 	strtne	r0, [ip], #-0
    346c:	23000000 	movwcs	r0, #0
    3470:	000013e3 	andeq	r1, r0, r3, ror #7
    3474:	bc01fe01 	stclt	14, cr15, [r1], {1}
    3478:	4c08003e 	stcmi	0, cr0, [r8], {62}	; 0x3e
    347c:	01000000 	mrseq	r0, (UNDEF: 0)
    3480:	0007639c 	muleq	r7, ip, r3
    3484:	14862000 	strne	r2, [r6], #0
    3488:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    348c:	00003a01 	andeq	r3, r0, r1, lsl #20
    3490:	00147a00 	andseq	r7, r4, r0, lsl #20
    3494:	16bc2000 	ldrtne	r2, [ip], r0
    3498:	fe010000 	cdp2	0, 0, cr0, cr1, cr0, {0}
    349c:	00005e01 	andeq	r5, r0, r1, lsl #28
    34a0:	00149b00 	andseq	r9, r4, r0, lsl #22
    34a4:	137b2000 	cmnne	fp, #0
    34a8:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    34ac:	00005e01 	andeq	r5, r0, r1, lsl #28
    34b0:	0014bc00 	andseq	fp, r4, r0, lsl #24
    34b4:	127b2100 	rsbsne	r2, fp, #0, 2
    34b8:	01010000 	mrseq	r0, (UNDEF: 1)
    34bc:	00003a02 	andeq	r3, r0, r2, lsl #20
    34c0:	0014dd00 	andseq	sp, r4, r0, lsl #26
    34c4:	165c2100 	ldrbne	r2, [ip], -r0, lsl #2
    34c8:	01010000 	mrseq	r0, (UNDEF: 1)
    34cc:	00003a02 	andeq	r3, r0, r2, lsl #20
    34d0:	00153f00 	andseq	r3, r5, r0, lsl #30
    34d4:	17442100 	strbne	r2, [r4, -r0, lsl #2]
    34d8:	01010000 	mrseq	r0, (UNDEF: 1)
    34dc:	00003a02 	andeq	r3, r0, r2, lsl #20
    34e0:	00159200 	andseq	r9, r5, r0, lsl #4
    34e4:	15df2100 	ldrbne	r2, [pc, #256]	; 35ec <__Stack_Size+0x31ec>
    34e8:	02010000 	andeq	r0, r1, #0
    34ec:	00003a02 	andeq	r3, r0, r2, lsl #20
    34f0:	0015c900 	andseq	ip, r5, r0, lsl #18
    34f4:	611f0000 	tstvs	pc, r0
    34f8:	01000016 	tsteq	r0, r6, lsl r0
    34fc:	00a40228 	adceq	r0, r4, r8, lsr #4
    3500:	3f080000 	svccc	0x00080000
    3504:	001c0800 	andseq	r0, ip, r0, lsl #16
    3508:	9c010000 	stcls	0, cr0, [r1], {-0}
    350c:	000007be 			; <UNDEFINED> instruction: 0x000007be
    3510:	00148620 	andseq	r8, r4, r0, lsr #12
    3514:	02280100 	eoreq	r0, r8, #0, 2
    3518:	0000003a 	andeq	r0, r0, sl, lsr r0
    351c:	00001626 	andeq	r1, r0, r6, lsr #12
    3520:	000f0e21 	andeq	r0, pc, r1, lsr #28
    3524:	022a0100 	eoreq	r0, sl, #0, 2
    3528:	000000a4 	andeq	r0, r0, r4, lsr #1
    352c:	00001647 	andeq	r1, r0, r7, asr #12
    3530:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    3534:	022b0100 	eoreq	r0, fp, #0, 2
    3538:	0000003a 	andeq	r0, r0, sl, lsr r0
    353c:	0000166e 	andeq	r1, r0, lr, ror #12
    3540:	00152221 	andseq	r2, r5, r1, lsr #4
    3544:	022b0100 	eoreq	r0, fp, #0, 2
    3548:	0000003a 	andeq	r0, r0, sl, lsr r0
    354c:	0000169d 	muleq	r0, sp, r6
    3550:	152e2300 	strne	r2, [lr, #-768]!	; 0xfffffd00
    3554:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    3558:	003f2402 	eorseq	r2, pc, r2, lsl #8
    355c:	00001808 	andeq	r1, r0, r8, lsl #16
    3560:	f59c0100 			; <UNDEFINED> instruction: 0xf59c0100
    3564:	20000007 	andcs	r0, r0, r7
    3568:	00001486 	andeq	r1, r0, r6, lsl #9
    356c:	3a024e01 	bcc	96d78 <__Stack_Size+0x96978>
    3570:	e6000000 	str	r0, [r0], -r0
    3574:	22000016 	andcs	r0, r0, #22
    3578:	00706d74 	rsbseq	r6, r0, r4, ror sp
    357c:	3a025001 	bcc	97588 <__Stack_Size+0x97188>
    3580:	07000000 	streq	r0, [r0, -r0]
    3584:	00000017 	andeq	r0, r0, r7, lsl r0
    3588:	00168723 	andseq	r8, r6, r3, lsr #14
    358c:	02660100 	rsbeq	r0, r6, #0, 2
    3590:	08003f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}
    3594:	0000001c 	andeq	r0, r0, ip, lsl r0
    3598:	082c9c01 	stmdaeq	ip!, {r0, sl, fp, ip, pc}
    359c:	86200000 	strthi	r0, [r0], -r0
    35a0:	01000014 	tsteq	r0, r4, lsl r0
    35a4:	003a0266 	eorseq	r0, sl, r6, ror #4
    35a8:	17390000 	ldrne	r0, [r9, -r0]!
    35ac:	74220000 	strtvc	r0, [r2], #-0
    35b0:	0100706d 	tsteq	r0, sp, rrx
    35b4:	003a0268 	eorseq	r0, sl, r8, ror #4
    35b8:	175a0000 	ldrbne	r0, [sl, -r0]
    35bc:	1f000000 	svcne	0x00000000
    35c0:	000014c8 	andeq	r1, r0, r8, asr #9
    35c4:	a4028401 	strge	r8, [r2], #-1025	; 0xfffffbff
    35c8:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    35cc:	1c08003f 	stcne	0, cr0, [r8], {63}	; 0x3f
    35d0:	01000000 	mrseq	r0, (UNDEF: 0)
    35d4:	0008879c 	muleq	r8, ip, r7
    35d8:	14862000 	strne	r2, [r6], #0
    35dc:	84010000 	strhi	r0, [r1], #-0
    35e0:	00003a02 	andeq	r3, r0, r2, lsl #20
    35e4:	00179900 	andseq	r9, r7, r0, lsl #18
    35e8:	0f0e2100 	svceq	0x000e2100
    35ec:	86010000 	strhi	r0, [r1], -r0
    35f0:	0000a402 	andeq	sl, r0, r2, lsl #8
    35f4:	0017ba00 	andseq	fp, r7, r0, lsl #20
    35f8:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    35fc:	88010070 	stmdahi	r1, {r4, r5, r6}
    3600:	00003a02 	andeq	r3, r0, r2, lsl #20
    3604:	0017e100 	andseq	lr, r7, r0, lsl #2
    3608:	15222100 	strne	r2, [r2, #-256]!	; 0xffffff00
    360c:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    3610:	00003a02 	andeq	r3, r0, r2, lsl #20
    3614:	00181000 	andseq	r1, r8, r0
    3618:	341f0000 	ldrcc	r0, [pc], #-0	; 3620 <__Stack_Size+0x3220>
    361c:	01000016 	tsteq	r0, r6, lsl r0
    3620:	003a02ac 	eorseq	r0, sl, ip, lsr #5
    3624:	3f740000 	svccc	0x00740000
    3628:	00300800 	eorseq	r0, r0, r0, lsl #16
    362c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3630:	000008e2 	andeq	r0, r0, r2, ror #17
    3634:	00148620 	andseq	r8, r4, r0, lsr #12
    3638:	02ac0100 	adceq	r0, ip, #0, 2
    363c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3640:	00001859 	andeq	r1, r0, r9, asr r8
    3644:	0016af21 	andseq	sl, r6, r1, lsr #30
    3648:	02ae0100 	adceq	r0, lr, #0, 2
    364c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3650:	000018ac 	andeq	r1, r0, ip, lsr #17
    3654:	00120521 	andseq	r0, r2, r1, lsr #10
    3658:	02af0100 	adceq	r0, pc, #0, 2
    365c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3660:	000018f9 	strdeq	r1, [r0], -r9
    3664:	00152221 	andseq	r2, r5, r1, lsr #4
    3668:	02af0100 	adceq	r0, pc, #0, 2
    366c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3670:	00001948 	andeq	r1, r0, r8, asr #18
    3674:	13661f00 	cmnne	r6, #0, 30
    3678:	da010000 	ble	43680 <__Stack_Size+0x43280>
    367c:	00003a02 	andeq	r3, r0, r2, lsl #20
    3680:	003fa400 	eorseq	sl, pc, r0, lsl #8
    3684:	00001408 	andeq	r1, r0, r8, lsl #8
    3688:	2d9c0100 	ldfcss	f0, [ip]
    368c:	20000009 	andcs	r0, r0, r9
    3690:	00001486 	andeq	r1, r0, r6, lsl #9
    3694:	3a02da01 	bcc	b9ea0 <__Stack_Size+0xb9aa0>
    3698:	c5000000 	strgt	r0, [r0, #-0]
    369c:	21000019 	tstcs	r0, r9, lsl r0
    36a0:	000013d6 	ldrdeq	r1, [r0], -r6
    36a4:	3a02dc01 	bcc	ba6b0 <__Stack_Size+0xba2b0>
    36a8:	e6000000 	str	r0, [r0], -r0
    36ac:	22000019 	andcs	r0, r0, #25
    36b0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    36b4:	3a02dd01 	bcc	baac0 <__Stack_Size+0xba6c0>
    36b8:	05000000 	streq	r0, [r0, #-0]
    36bc:	0000001a 	andeq	r0, r0, sl, lsl r0
    36c0:	00173726 	andseq	r3, r7, r6, lsr #14
    36c4:	26290500 	strtcs	r0, [r9], -r0, lsl #10
    36c8:	00001750 	andeq	r1, r0, r0, asr r7
    36cc:	a2262805 	eorge	r2, r6, #327680	; 0x50000
    36d0:	05000014 	streq	r0, [r0, #-20]	; 0xffffffec
    36d4:	1591262c 	ldrne	r2, [r1, #1580]	; 0x62c
    36d8:	2b050000 	blcs	1436e0 <__Stack_Size+0x1432e0>
    36dc:	00155927 	andseq	r5, r5, r7, lsr #18
    36e0:	5a2e0500 	bpl	b84ae8 <__Stack_Size+0xb846e8>
    36e4:	28000009 	stmdacs	r0, {r0, r3}
    36e8:	0000003a 	andeq	r0, r0, sl, lsr r0
    36ec:	14042900 	strne	r2, [r4], #-2304	; 0xfffff700
    36f0:	2f050000 	svccs	0x00050000
    36f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    36f8:	0002c200 	andeq	ip, r2, r0, lsl #4
    36fc:	38000400 	stmdacc	r0, {sl}
    3700:	0400000e 	streq	r0, [r0], #-14
    3704:	0000e701 	andeq	lr, r0, r1, lsl #14
    3708:	18140100 	ldmdane	r4, {r8}
    370c:	01340000 	teqeq	r4, r0
    3710:	3fb80000 	svccc	0x00b80000
    3714:	00c80800 	sbceq	r0, r8, r0, lsl #16
    3718:	0b0c0000 	bleq	303720 <__Stack_Size+0x303320>
    371c:	04020000 	streq	r0, [r2], #-0
    3720:	00024205 	andeq	r4, r2, r5, lsl #4
    3724:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    3728:	0000017a 	andeq	r0, r0, sl, ror r1
    372c:	93060102 	movwls	r0, #24834	; 0x6102
    3730:	03000000 	movweq	r0, #0
    3734:	00323375 	eorseq	r3, r2, r5, ror r3
    3738:	00452702 	subeq	r2, r5, r2, lsl #14
    373c:	04020000 	streq	r0, [r2], #-0
    3740:	0000b907 	andeq	fp, r0, r7, lsl #18
    3744:	07020200 	streq	r0, [r2, -r0, lsl #4]
    3748:	000000cb 	andeq	r0, r0, fp, asr #1
    374c:	00387503 	eorseq	r7, r8, r3, lsl #10
    3750:	005d2902 	subseq	r2, sp, r2, lsl #18
    3754:	01020000 	mrseq	r0, (UNDEF: 2)
    3758:	00009108 	andeq	r9, r0, r8, lsl #2
    375c:	00800400 	addeq	r0, r0, r0, lsl #8
    3760:	2f020000 	svccs	0x00020000
    3764:	0000006f 	andeq	r0, r0, pc, rrx
    3768:	00004505 	andeq	r4, r0, r5, lsl #10
    376c:	02010600 	andeq	r0, r1, #0, 12
    3770:	00008939 	andeq	r8, r0, r9, lsr r9
    3774:	117b0700 	cmnne	fp, r0, lsl #14
    3778:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    377c:	00544553 	subseq	r4, r4, r3, asr r5
    3780:	c7040001 	strgt	r0, [r4, -r1]
    3784:	02000009 	andeq	r0, r0, #9
    3788:	00007439 	andeq	r7, r0, r9, lsr r4
    378c:	02010600 	andeq	r0, r1, #0, 12
    3790:	0000a93b 	andeq	sl, r0, fp, lsr r9
    3794:	089e0700 	ldmeq	lr, {r8, r9, sl}
    3798:	07000000 	streq	r0, [r0, -r0]
    379c:	00000846 	andeq	r0, r0, r6, asr #16
    37a0:	c0040001 	andgt	r0, r4, r1
    37a4:	0200000a 	andeq	r0, r0, #10
    37a8:	0000943b 	andeq	r9, r0, fp, lsr r4
    37ac:	07040200 	streq	r0, [r4, -r0, lsl #4]
    37b0:	00000204 	andeq	r0, r0, r4, lsl #4
    37b4:	a3030809 	movwge	r0, #14345	; 0x3809
    37b8:	0000de01 	andeq	sp, r0, r1, lsl #28
    37bc:	52430a00 	subpl	r0, r3, #0, 20
    37c0:	01a50300 			; <UNDEFINED> instruction: 0x01a50300
    37c4:	00000064 	andeq	r0, r0, r4, rrx
    37c8:	53430a00 	movtpl	r0, #14848	; 0x3a00
    37cc:	a6030052 			; <UNDEFINED> instruction: 0xa6030052
    37d0:	00006401 	andeq	r6, r0, r1, lsl #8
    37d4:	0b000400 	bleq	47dc <__Stack_Size+0x43dc>
    37d8:	000017fd 	strdeq	r1, [r0], -sp
    37dc:	bb01a703 	bllt	6d3f0 <__Stack_Size+0x6cff0>
    37e0:	0c000000 	stceq	0, cr0, [r0], {-0}
    37e4:	000017ce 	andeq	r1, r0, lr, asr #15
    37e8:	3fb84301 	svccc	0x00b84301
    37ec:	001a0800 	andseq	r0, sl, r0, lsl #16
    37f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    37f4:	00000130 	andeq	r0, r0, r0, lsr r1
    37f8:	003fc40d 	eorseq	ip, pc, sp, lsl #8
    37fc:	0002a008 	andeq	sl, r2, r8
    3800:	00011900 	andeq	r1, r1, r0, lsl #18
    3804:	51010e00 	tstpl	r1, r0, lsl #28
    3808:	010e3101 	tsteq	lr, r1, lsl #2
    380c:	48400350 	stmdami	r0, {r4, r6, r8, r9}^
    3810:	d20f0024 	andle	r0, pc, #36	; 0x24
    3814:	a008003f 	andge	r0, r8, pc, lsr r0
    3818:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    381c:	30015101 	andcc	r5, r1, r1, lsl #2
    3820:	0350010e 	cmpeq	r0, #-2147483645	; 0x80000003
    3824:	00244840 	eoreq	r4, r4, r0, asr #16
    3828:	07f90c00 	ldrbeq	r0, [r9, r0, lsl #24]!
    382c:	51010000 	mrspl	r0, (UNDEF: 1)
    3830:	08003fd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl, fp, ip, sp}
    3834:	0000000a 	andeq	r0, r0, sl
    3838:	01539c01 	cmpeq	r3, r1, lsl #24
    383c:	7f100000 	svcvc	0x00100000
    3840:	0100000e 	tsteq	r0, lr
    3844:	0000a951 	andeq	sl, r0, r1, asr r9
    3848:	00500100 	subseq	r0, r0, r0, lsl #2
    384c:	0018090c 	andseq	r0, r8, ip, lsl #18
    3850:	dc610100 	stflee	f0, [r1], #-0
    3854:	0c08003f 	stceq	0, cr0, [r8], {63}	; 0x3f
    3858:	01000000 	mrseq	r0, (UNDEF: 0)
    385c:	0001769c 	muleq	r1, ip, r6
    3860:	0e7f1000 	cdpeq	0, 7, cr1, cr15, cr0, {0}
    3864:	61010000 	mrsvs	r0, (UNDEF: 1)
    3868:	000000a9 	andeq	r0, r0, r9, lsr #1
    386c:	0c005001 	stceq	0, cr5, [r0], {1}
    3870:	00001836 	andeq	r1, r0, r6, lsr r8
    3874:	3fe87a01 	svccc	0x00e87a01
    3878:	00140800 	andseq	r0, r4, r0, lsl #16
    387c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3880:	000001aa 	andeq	r0, r0, sl, lsr #3
    3884:	0017e711 	andseq	lr, r7, r1, lsl r7
    3888:	3a7a0100 	bcc	1e83c90 <__Stack_Size+0x1e83890>
    388c:	30000000 	andcc	r0, r0, r0
    3890:	1200001a 	andne	r0, r0, #26
    3894:	00001205 	andeq	r1, r0, r5, lsl #4
    3898:	003a7c01 	eorseq	r7, sl, r1, lsl #24
    389c:	1a510000 	bne	14438a4 <__Stack_Size+0x14434a4>
    38a0:	0c000000 	stceq	0, cr0, [r0], {-0}
    38a4:	0000189e 	muleq	r0, lr, r8
    38a8:	3ffc9501 	svccc	0x00fc9501
    38ac:	000c0800 	andeq	r0, ip, r0, lsl #16
    38b0:	9c010000 	stcls	0, cr0, [r1], {-0}
    38b4:	000001cd 	andeq	r0, r0, sp, asr #3
    38b8:	000e7f10 	andeq	r7, lr, r0, lsl pc
    38bc:	a9950100 	ldmibge	r5, {r8}
    38c0:	01000000 	mrseq	r0, (UNDEF: 0)
    38c4:	670c0050 	smlsdvs	ip, r0, r0, r0
    38c8:	01000018 	tsteq	r0, r8, lsl r0
    38cc:	004008ad 	subeq	r0, r0, sp, lsr #17
    38d0:	00002c08 	andeq	r2, r0, r8, lsl #24
    38d4:	229c0100 	addscs	r0, ip, #0, 2
    38d8:	11000002 	tstne	r0, r2
    38dc:	000017d9 	ldrdeq	r1, [r0], -r9
    38e0:	003aad01 	eorseq	sl, sl, r1, lsl #26
    38e4:	1a7b0000 	bne	1ec38ec <__Stack_Size+0x1ec34ec>
    38e8:	90110000 	andsls	r0, r1, r0
    38ec:	01000018 	tsteq	r0, r8, lsl r0
    38f0:	000053ad 	andeq	r5, r0, sp, lsr #7
    38f4:	001a9c00 	andseq	r9, sl, r0, lsl #24
    38f8:	12051200 	andne	r1, r5, #0, 4
    38fc:	af010000 	svcge	0x00010000
    3900:	0000003a 	andeq	r0, r0, sl, lsr r0
    3904:	00001ad6 	ldrdeq	r1, [r0], -r6
    3908:	00402813 	subeq	r2, r0, r3, lsl r8
    390c:	0002b708 	andeq	fp, r2, r8, lsl #14
    3910:	402c1300 	eormi	r1, ip, r0, lsl #6
    3914:	02be0800 	adcseq	r0, lr, #0, 16
    3918:	0c000000 	stceq	0, cr0, [r0], {-0}
    391c:	000017ab 	andeq	r1, r0, fp, lsr #15
    3920:	4034d801 	eorsmi	sp, r4, r1, lsl #16
    3924:	00280800 	eoreq	r0, r8, r0, lsl #16
    3928:	9c010000 	stcls	0, cr0, [r1], {-0}
    392c:	00000241 	andeq	r0, r0, r1, asr #4
    3930:	00405413 	subeq	r5, r0, r3, lsl r4
    3934:	0002b708 	andeq	fp, r2, r8, lsl #14
    3938:	49140000 	ldmdbmi	r4, {}	; <UNPREDICTABLE>
    393c:	01000018 	tsteq	r0, r8, lsl r0
    3940:	000089f2 	strdeq	r8, [r0], -r2
    3944:	00405c00 	subeq	r5, r0, r0, lsl #24
    3948:	00001408 	andeq	r1, r0, r8, lsl #8
    394c:	799c0100 	ldmibvc	ip, {r8}
    3950:	11000002 	tstne	r0, r2
    3954:	000017f4 	strdeq	r1, [r0], -r4
    3958:	003af201 	eorseq	pc, sl, r1, lsl #4
    395c:	1b0b0000 	blne	2c3964 <__Stack_Size+0x2c3564>
    3960:	0e120000 	cdpeq	0, 1, cr0, cr2, cr0, {0}
    3964:	0100000f 	tsteq	r0, pc
    3968:	000089f4 	strdeq	r8, [r0], -r4
    396c:	001b2c00 	andseq	r2, fp, r0, lsl #24
    3970:	c0150000 	andsgt	r0, r5, r0
    3974:	01000017 	tsteq	r0, r7, lsl r0
    3978:	40700110 	rsbsmi	r0, r0, r0, lsl r1
    397c:	00100800 	andseq	r0, r0, r0, lsl #16
    3980:	9c010000 	stcls	0, cr0, [r1], {-0}
    3984:	000002a0 	andeq	r0, r0, r0, lsr #5
    3988:	0017f416 	andseq	pc, r7, r6, lsl r4	; <UNPREDICTABLE>
    398c:	01100100 	tsteq	r0, r0, lsl #2
    3990:	0000003a 	andeq	r0, r0, sl, lsr r0
    3994:	00001b65 	andeq	r1, r0, r5, ror #22
    3998:	18791700 	ldmdane	r9!, {r8, r9, sl, ip}^
    399c:	15050000 	strne	r0, [r5, #-0]
    39a0:	0002b701 	andeq	fp, r2, r1, lsl #14
    39a4:	003a1800 	eorseq	r1, sl, r0, lsl #16
    39a8:	a9180000 	ldmdbge	r8, {}	; <UNPREDICTABLE>
    39ac:	00000000 	andeq	r0, r0, r0
    39b0:	00186119 	andseq	r6, r8, r9, lsl r1
    39b4:	191b0400 	ldmdbne	fp, {sl}
    39b8:	0000185b 	andeq	r1, r0, fp, asr r8
    39bc:	6d001c04 	stcvs	12, cr1, [r0, #-16]
    39c0:	04000008 	streq	r0, [r0], #-8
    39c4:	000fac00 	andeq	sl, pc, r0, lsl #24
    39c8:	e7010400 	str	r0, [r1, -r0, lsl #8]
    39cc:	01000000 	mrseq	r0, (UNDEF: 0)
    39d0:	00001b3d 	andeq	r1, r0, sp, lsr fp
    39d4:	00000134 	andeq	r0, r0, r4, lsr r1
    39d8:	08004080 	stmdaeq	r0, {r7, lr}
    39dc:	00000340 	andeq	r0, r0, r0, asr #6
    39e0:	00000bf7 	strdeq	r0, [r0], -r7
    39e4:	42050402 	andmi	r0, r5, #33554432	; 0x2000000
    39e8:	02000002 	andeq	r0, r0, #2
    39ec:	017a0502 	cmneq	sl, r2, lsl #10
    39f0:	01020000 	mrseq	r0, (UNDEF: 2)
    39f4:	00009306 	andeq	r9, r0, r6, lsl #6
    39f8:	33750300 	cmncc	r5, #0, 6
    39fc:	27020032 	smladxcs	r2, r2, r0, r0
    3a00:	00000045 	andeq	r0, r0, r5, asr #32
    3a04:	b9070402 	stmdblt	r7, {r1, sl}
    3a08:	03000000 	movweq	r0, #0
    3a0c:	00363175 	eorseq	r3, r6, r5, ror r1
    3a10:	00572802 	subseq	r2, r7, r2, lsl #16
    3a14:	02020000 	andeq	r0, r2, #0
    3a18:	0000cb07 	andeq	ip, r0, r7, lsl #22
    3a1c:	38750300 	ldmdacc	r5!, {r8, r9}^
    3a20:	68290200 	stmdavs	r9!, {r9}
    3a24:	02000000 	andeq	r0, r0, #0
    3a28:	00910801 	addseq	r0, r1, r1, lsl #16
    3a2c:	75030000 	strvc	r0, [r3, #-0]
    3a30:	02003863 	andeq	r3, r0, #6488064	; 0x630000
    3a34:	00007a2d 	andeq	r7, r0, sp, lsr #20
    3a38:	00680400 	rsbeq	r0, r8, r0, lsl #8
    3a3c:	80050000 	andhi	r0, r5, r0
    3a40:	02000000 	andeq	r0, r0, #0
    3a44:	00008a2f 	andeq	r8, r0, pc, lsr #20
    3a48:	00450600 	subeq	r0, r5, r0, lsl #12
    3a4c:	76030000 	strvc	r0, [r3], -r0
    3a50:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3a54:	00009a31 	andeq	r9, r0, r1, lsr sl
    3a58:	00680600 	rsbeq	r0, r8, r0, lsl #12
    3a5c:	01070000 	mrseq	r0, (UNDEF: 7)
    3a60:	00b43902 	adcseq	r3, r4, r2, lsl #18
    3a64:	7b080000 	blvc	203a6c <__Stack_Size+0x20366c>
    3a68:	00000011 	andeq	r0, r0, r1, lsl r0
    3a6c:	54455309 	strbpl	r5, [r5], #-777	; 0xfffffcf7
    3a70:	05000100 	streq	r0, [r0, #-256]	; 0xffffff00
    3a74:	000009c7 	andeq	r0, r0, r7, asr #19
    3a78:	009f3902 	addseq	r3, pc, r2, lsl #18
    3a7c:	03050000 	movweq	r0, #20480	; 0x5000
    3a80:	02000019 	andeq	r0, r0, #25
    3a84:	00009f39 	andeq	r9, r0, r9, lsr pc
    3a88:	02010700 	andeq	r0, r1, #0, 14
    3a8c:	0000df3b 	andeq	sp, r0, fp, lsr pc
    3a90:	089e0800 	ldmeq	lr, {fp}
    3a94:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3a98:	00000846 	andeq	r0, r0, r6, asr #16
    3a9c:	c0050001 	andgt	r0, r5, r1
    3aa0:	0200000a 	andeq	r0, r0, #10
    3aa4:	0000ca3b 	andeq	ip, r0, fp, lsr sl
    3aa8:	02010700 	andeq	r0, r1, #0, 14
    3aac:	0000ff3e 	andeq	pc, r0, lr, lsr pc	; <UNPREDICTABLE>
    3ab0:	09040800 	stmdbeq	r4, {fp}
    3ab4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3ab8:	000008a6 	andeq	r0, r0, r6, lsr #17
    3abc:	cd050001 	stcgt	0, cr0, [r5, #-4]
    3ac0:	02000008 	andeq	r0, r0, #8
    3ac4:	0000ea3e 	andeq	lr, r0, lr, lsr sl
    3ac8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3acc:	00000204 	andeq	r0, r0, r4, lsl #4
    3ad0:	aa03280a 	bge	cdb00 <__Stack_Size+0xcd700>
    3ad4:	00019c01 	andeq	r9, r1, r1, lsl #24
    3ad8:	52430b00 	subpl	r0, r3, #0, 22
    3adc:	01ac0300 			; <UNDEFINED> instruction: 0x01ac0300
    3ae0:	0000007f 	andeq	r0, r0, pc, ror r0
    3ae4:	195d0c00 	ldmdbne	sp, {sl, fp}^
    3ae8:	ad030000 	stcge	0, cr0, [r3, #-0]
    3aec:	00007f01 	andeq	r7, r0, r1, lsl #30
    3af0:	430b0400 	movwmi	r0, #46080	; 0xb400
    3af4:	03005249 	movweq	r5, #585	; 0x249
    3af8:	007f01ae 	rsbseq	r0, pc, lr, lsr #3
    3afc:	0c080000 	stceq	0, cr0, [r8], {-0}
    3b00:	000019ab 	andeq	r1, r0, fp, lsr #19
    3b04:	7f01af03 	svcvc	0x0001af03
    3b08:	0c000000 	stceq	0, cr0, [r0], {-0}
    3b0c:	0018bb0c 	andseq	fp, r8, ip, lsl #22
    3b10:	01b00300 	lslseq	r0, r0, #6
    3b14:	0000007f 	andeq	r0, r0, pc, ror r0
    3b18:	19cd0c10 	stmibne	sp, {r4, sl, fp}^
    3b1c:	b1030000 	mrslt	r0, (UNDEF: 3)
    3b20:	00007f01 	andeq	r7, r0, r1, lsl #30
    3b24:	ef0c1400 	svc	0x000c1400
    3b28:	03000019 	movweq	r0, #25
    3b2c:	007f01b2 	ldrhteq	r0, [pc], #-18
    3b30:	0c180000 	ldceq	0, cr0, [r8], {-0}
    3b34:	00001971 	andeq	r1, r0, r1, ror r9
    3b38:	7f01b303 	svcvc	0x0001b303
    3b3c:	1c000000 	stcne	0, cr0, [r0], {-0}
    3b40:	00190c0c 	andseq	r0, r9, ip, lsl #24
    3b44:	01b40300 			; <UNDEFINED> instruction: 0x01b40300
    3b48:	0000007f 	andeq	r0, r0, pc, ror r0
    3b4c:	53430b20 	movtpl	r0, #15136	; 0x3b20
    3b50:	b5030052 	strlt	r0, [r3, #-82]	; 0xffffffae
    3b54:	00007f01 	andeq	r7, r0, r1, lsl #30
    3b58:	0d002400 	cfstrseq	mvf2, [r0, #-0]
    3b5c:	000018af 	andeq	r1, r0, pc, lsr #17
    3b60:	1101b603 	tstne	r1, r3, lsl #12
    3b64:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3b68:	ed190414 	cfldrs	mvf0, [r9, #-80]	; 0xffffffb0
    3b6c:	0f000001 	svceq	0x00000001
    3b70:	00001aa4 	andeq	r1, r0, r4, lsr #21
    3b74:	003a1b04 	eorseq	r1, sl, r4, lsl #22
    3b78:	0f000000 	svceq	0x00000000
    3b7c:	00001962 	andeq	r1, r0, r2, ror #18
    3b80:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    3b84:	0f040000 	svceq	0x00040000
    3b88:	00001afc 	strdeq	r1, [r0], -ip
    3b8c:	003a1d04 	eorseq	r1, sl, r4, lsl #26
    3b90:	0f080000 	svceq	0x00080000
    3b94:	00001ac0 	andeq	r1, r0, r0, asr #21
    3b98:	003a1e04 	eorseq	r1, sl, r4, lsl #28
    3b9c:	0f0c0000 	svceq	0x000c0000
    3ba0:	00001a37 	andeq	r1, r0, r7, lsr sl
    3ba4:	003a1f04 	eorseq	r1, sl, r4, lsl #30
    3ba8:	00100000 	andseq	r0, r0, r0
    3bac:	00192a05 	andseq	r2, r9, r5, lsl #20
    3bb0:	a8200400 	stmdage	r0!, {sl}
    3bb4:	10000001 	andne	r0, r0, r1
    3bb8:	0000087d 	andeq	r0, r0, sp, ror r8
    3bbc:	40807c01 	addmi	r7, r0, r1, lsl #24
    3bc0:	003c0800 	eorseq	r0, ip, r0, lsl #16
    3bc4:	9c010000 	stcls	0, cr0, [r1], {-0}
    3bc8:	000a0711 	andeq	r0, sl, r1, lsl r7
    3bcc:	bc9f0100 	ldflts	f0, [pc], {0}
    3bd0:	38080040 	stmdacc	r8, {r6}
    3bd4:	01000000 	mrseq	r0, (UNDEF: 0)
    3bd8:	00022c9c 	muleq	r2, ip, ip
    3bdc:	1ae31200 	bne	ff8c83e4 <SCS_BASE+0x1f8ba3e4>
    3be0:	9f010000 	svcls	0x00010000
    3be4:	0000003a 	andeq	r0, r0, sl, lsr r0
    3be8:	11005001 	tstne	r0, r1
    3bec:	00001a19 	andeq	r1, r0, r9, lsl sl
    3bf0:	40f4e901 	rscsmi	lr, r4, r1, lsl #18
    3bf4:	00140800 	andseq	r0, r4, r0, lsl #16
    3bf8:	9c010000 	stcls	0, cr0, [r1], {-0}
    3bfc:	00000260 	andeq	r0, r0, r0, ror #4
    3c00:	001a2313 	andseq	r2, sl, r3, lsl r3
    3c04:	5ee90100 	cdppl	1, 14, cr0, cr9, cr0, {0}
    3c08:	86000000 	strhi	r0, [r0], -r0
    3c0c:	1400001b 	strne	r0, [r0], #-27	; 0xffffffe5
    3c10:	00001205 	andeq	r1, r0, r5, lsl #4
    3c14:	003aeb01 	eorseq	lr, sl, r1, lsl #22
    3c18:	1ba70000 	blne	fe9c3c20 <SCS_BASE+0x1e9b5c20>
    3c1c:	15000000 	strne	r0, [r0, #-0]
    3c20:	00001b88 	andeq	r1, r0, r8, lsl #23
    3c24:	08010601 	stmdaeq	r1, {r0, r9, sl}
    3c28:	0c080041 	stceq	0, cr0, [r8], {65}	; 0x41
    3c2c:	01000000 	mrseq	r0, (UNDEF: 0)
    3c30:	0002859c 	muleq	r2, ip, r5
    3c34:	0e7f1600 	cdpeq	6, 7, cr1, cr15, cr0, {0}
    3c38:	06010000 	streq	r0, [r1], -r0
    3c3c:	0000df01 	andeq	sp, r0, r1, lsl #30
    3c40:	00500100 	subseq	r0, r0, r0, lsl #2
    3c44:	0008ae15 	andeq	sl, r8, r5, lsl lr
    3c48:	011f0100 	tsteq	pc, r0, lsl #2
    3c4c:	08004114 	stmdaeq	r0, {r2, r4, r8, lr}
    3c50:	00000014 	andeq	r0, r0, r4, lsl r0
    3c54:	02cc9c01 	sbceq	r9, ip, #256	; 0x100
    3c58:	51170000 	tstpl	r7, r0
    3c5c:	0100001a 	tsteq	r0, sl, lsl r0
    3c60:	003a011f 	eorseq	r0, sl, pc, lsl r1
    3c64:	1bd10000 	blne	ff443c6c <SCS_BASE+0x1f435c6c>
    3c68:	3c170000 	ldccc	0, cr0, [r7], {-0}
    3c6c:	01000019 	tsteq	r0, r9, lsl r0
    3c70:	003a011f 	eorseq	r0, sl, pc, lsl r1
    3c74:	1bf20000 	blne	ffc83c7c <SCS_BASE+0x1fc75c7c>
    3c78:	05180000 	ldreq	r0, [r8, #-0]
    3c7c:	01000012 	tsteq	r0, r2, lsl r0
    3c80:	003a0121 	eorseq	r0, sl, r1, lsr #2
    3c84:	1c130000 	ldcne	0, cr0, [r3], {-0}
    3c88:	15000000 	strne	r0, [r0, #-0]
    3c8c:	0000080d 	andeq	r0, r0, sp, lsl #16
    3c90:	28013c01 	stmdacs	r1, {r0, sl, fp, ip, sp}
    3c94:	0c080041 	stceq	0, cr0, [r8], {65}	; 0x41
    3c98:	01000000 	mrseq	r0, (UNDEF: 0)
    3c9c:	0002f19c 	muleq	r2, ip, r1
    3ca0:	0e7f1600 	cdpeq	6, 7, cr1, cr15, cr0, {0}
    3ca4:	3c010000 	stccc	0, cr0, [r1], {-0}
    3ca8:	0000df01 	andeq	sp, r0, r1, lsl #30
    3cac:	00500100 	subseq	r0, r0, r0, lsl #2
    3cb0:	0009af15 	andeq	sl, r9, r5, lsl pc
    3cb4:	014f0100 	mrseq	r0, (UNDEF: 95)
    3cb8:	08004134 	stmdaeq	r0, {r2, r4, r5, r8, lr}
    3cbc:	00000014 	andeq	r0, r0, r4, lsl r0
    3cc0:	03289c01 	teqeq	r8, #256	; 0x100
    3cc4:	eb170000 	bl	5c3ccc <__Stack_Size+0x5c38cc>
    3cc8:	0100001a 	tsteq	r0, sl, lsl r0
    3ccc:	003a014f 	eorseq	r0, sl, pc, asr #2
    3cd0:	1c500000 	mrane	r0, r0, acc0
    3cd4:	05180000 	ldreq	r0, [r8, #-0]
    3cd8:	01000012 	tsteq	r0, r2, lsl r0
    3cdc:	003a0151 	eorseq	r0, sl, r1, asr r1
    3ce0:	1c710000 	ldclne	0, cr0, [r1], #-0
    3ce4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    3ce8:	000008de 	ldrdeq	r0, [r0], -lr
    3cec:	5e016d01 	cdppl	13, 0, cr6, cr1, cr1, {0}
    3cf0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    3cf4:	10080041 	andne	r0, r8, r1, asr #32
    3cf8:	01000000 	mrseq	r0, (UNDEF: 0)
    3cfc:	0b27159c 	bleq	9c9374 <__Stack_Size+0x9c8f74>
    3d00:	84010000 	strhi	r0, [r1], #-0
    3d04:	00415801 	subeq	r5, r1, r1, lsl #16
    3d08:	00001408 	andeq	r1, r0, r8, lsl #8
    3d0c:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
    3d10:	17000003 	strne	r0, [r0, -r3]
    3d14:	00001a8f 	andeq	r1, r0, pc, lsl #21
    3d18:	3a018401 	bcc	64d24 <__Stack_Size+0x64924>
    3d1c:	9b000000 	blls	3d24 <__Stack_Size+0x3924>
    3d20:	1800001c 	stmdane	r0, {r2, r3, r4}
    3d24:	00001205 	andeq	r1, r0, r5, lsl #4
    3d28:	3a018601 	bcc	65534 <__Stack_Size+0x65134>
    3d2c:	bc000000 	stclt	0, cr0, [r0], {-0}
    3d30:	0000001c 	andeq	r0, r0, ip, lsl r0
    3d34:	00091b15 	andeq	r1, r9, r5, lsl fp
    3d38:	01a50100 			; <UNDEFINED> instruction: 0x01a50100
    3d3c:	0800416c 	stmdaeq	r0, {r2, r3, r5, r6, r8, lr}
    3d40:	00000014 	andeq	r0, r0, r4, lsl r0
    3d44:	03ac9c01 			; <UNDEFINED> instruction: 0x03ac9c01
    3d48:	c4170000 	ldrgt	r0, [r7], #-0
    3d4c:	01000018 	tsteq	r0, r8, lsl r0
    3d50:	003a01a5 	eorseq	r0, sl, r5, lsr #3
    3d54:	1ce60000 	stclne	0, cr0, [r6]
    3d58:	05180000 	ldreq	r0, [r8, #-0]
    3d5c:	01000012 	tsteq	r0, r2, lsl r0
    3d60:	003a01a7 	eorseq	r0, sl, r7, lsr #3
    3d64:	1d070000 	stcne	0, cr0, [r7, #-0]
    3d68:	15000000 	strne	r0, [r0, #-0]
    3d6c:	00000b61 	andeq	r0, r0, r1, ror #22
    3d70:	8001c601 	andhi	ip, r1, r1, lsl #12
    3d74:	14080041 	strne	r0, [r8], #-65	; 0xffffffbf
    3d78:	01000000 	mrseq	r0, (UNDEF: 0)
    3d7c:	0003e39c 	muleq	r3, ip, r3
    3d80:	18c41700 	stmiane	r4, {r8, r9, sl, ip}^
    3d84:	c6010000 	strgt	r0, [r1], -r0
    3d88:	00003a01 	andeq	r3, r0, r1, lsl #20
    3d8c:	001d3100 	andseq	r3, sp, r0, lsl #2
    3d90:	12051800 	andne	r1, r5, #0, 16
    3d94:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    3d98:	00003a01 	andeq	r3, r0, r1, lsl #20
    3d9c:	001d5200 	andseq	r5, sp, r0, lsl #4
    3da0:	d0150000 	andsle	r0, r5, r0
    3da4:	0100001a 	tsteq	r0, sl, lsl r0
    3da8:	419401e9 	orrsmi	r0, r4, r9, ror #3
    3dac:	00180800 	andseq	r0, r8, r0, lsl #16
    3db0:	9c010000 	stcls	0, cr0, [r1], {-0}
    3db4:	00000418 	andeq	r0, r0, r8, lsl r4
    3db8:	001b9b17 	andseq	r9, fp, r7, lsl fp
    3dbc:	01e90100 	mvneq	r0, r0, lsl #2
    3dc0:	0000005e 	andeq	r0, r0, lr, asr r0
    3dc4:	00001d7c 	andeq	r1, r0, ip, ror sp
    3dc8:	000e7f16 	andeq	r7, lr, r6, lsl pc
    3dcc:	01e90100 	mvneq	r0, r0, lsl #2
    3dd0:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3dd4:	15005101 	strne	r5, [r0, #-257]	; 0xfffffeff
    3dd8:	0000198f 	andeq	r1, r0, pc, lsl #19
    3ddc:	ac020801 	stcge	8, cr0, [r2], {1}
    3de0:	0c080041 	stceq	0, cr0, [r8], {65}	; 0x41
    3de4:	01000000 	mrseq	r0, (UNDEF: 0)
    3de8:	00043d9c 	muleq	r4, ip, sp
    3dec:	1a701600 	bne	1c095f4 <__Stack_Size+0x1c091f4>
    3df0:	08010000 	stmdaeq	r1, {}	; <UNPREDICTABLE>
    3df4:	00003a02 	andeq	r3, r0, r2, lsl #20
    3df8:	00500100 	subseq	r0, r0, r0, lsl #2
    3dfc:	0018cd15 	andseq	ip, r8, r5, lsl sp
    3e00:	021d0100 	andseq	r0, sp, #0, 2
    3e04:	080041b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, lr}
    3e08:	00000014 	andeq	r0, r0, r4, lsl r0
    3e0c:	04749c01 	ldrbteq	r9, [r4], #-3073	; 0xfffff3ff
    3e10:	20170000 	andscs	r0, r7, r0
    3e14:	01000019 	tsteq	r0, r9, lsl r0
    3e18:	003a021d 	eorseq	r0, sl, sp, lsl r2
    3e1c:	1db60000 	ldcne	0, cr0, [r6]
    3e20:	05180000 	ldreq	r0, [r8, #-0]
    3e24:	01000012 	tsteq	r0, r2, lsl r0
    3e28:	003a021f 	eorseq	r0, sl, pc, lsl r2
    3e2c:	1dd70000 	ldclne	0, cr0, [r7]
    3e30:	15000000 	strne	r0, [r0, #-0]
    3e34:	00001b0c 	andeq	r1, r0, ip, lsl #22
    3e38:	cc023c01 	stcgt	12, cr3, [r2], {1}
    3e3c:	20080041 	andcs	r0, r8, r1, asr #32
    3e40:	01000000 	mrseq	r0, (UNDEF: 0)
    3e44:	0004999c 	muleq	r4, ip, r9
    3e48:	18f41600 	ldmne	r4!, {r9, sl, ip}^
    3e4c:	3c010000 	stccc	0, cr0, [r1], {-0}
    3e50:	00005e02 	andeq	r5, r0, r2, lsl #28
    3e54:	00500100 	subseq	r0, r0, r0, lsl #2
    3e58:	0019a015 	andseq	sl, r9, r5, lsl r0
    3e5c:	02630100 	rsbeq	r0, r3, #0, 2
    3e60:	080041ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, lr}
    3e64:	0000000c 	andeq	r0, r0, ip
    3e68:	04be9c01 	ldrteq	r9, [lr], #3073	; 0xc01
    3e6c:	7f160000 	svcvc	0x00160000
    3e70:	0100000e 	tsteq	r0, lr
    3e74:	00df0263 	sbcseq	r0, pc, r3, ror #4
    3e78:	50010000 	andpl	r0, r1, r0
    3e7c:	1a5f1500 	bne	17c9284 <__Stack_Size+0x17c8e84>
    3e80:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    3e84:	0041f802 	subeq	pc, r1, r2, lsl #16
    3e88:	00001008 	andeq	r1, r0, r8
    3e8c:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    3e90:	17000004 	strne	r0, [r0, -r4]
    3e94:	000019de 	ldrdeq	r1, [r0], -lr
    3e98:	3a027901 	bcc	a22a4 <__Stack_Size+0xa1ea4>
    3e9c:	01000000 	mrseq	r0, (UNDEF: 0)
    3ea0:	0000001e 	andeq	r0, r0, lr, lsl r0
    3ea4:	001b5f15 	andseq	r5, fp, r5, lsl pc
    3ea8:	028c0100 	addeq	r0, ip, #0, 2
    3eac:	08004208 	stmdaeq	r0, {r3, r9, lr}
    3eb0:	0000000c 	andeq	r0, r0, ip
    3eb4:	050a9c01 	streq	r9, [sl, #-3073]	; 0xfffff3ff
    3eb8:	7f160000 	svcvc	0x00160000
    3ebc:	0100000e 	tsteq	r0, lr
    3ec0:	00df028c 	sbcseq	r0, pc, ip, lsl #5
    3ec4:	50010000 	andpl	r0, r1, r0
    3ec8:	1b2b1500 	blne	ac92d0 <__Stack_Size+0xac8ed0>
    3ecc:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ed0:	00421402 	subeq	r1, r2, r2, lsl #8
    3ed4:	00008808 	andeq	r8, r0, r8, lsl #16
    3ed8:	6f9c0100 	svcvs	0x009c0100
    3edc:	16000005 	strne	r0, [r0], -r5
    3ee0:	00001ab5 			; <UNDEFINED> instruction: 0x00001ab5
    3ee4:	6f029c01 	svcvs	0x00029c01
    3ee8:	01000005 	tsteq	r0, r5
    3eec:	6d741a50 	vldmdbvs	r4!, {s3-s82}
    3ef0:	9e010070 	mcrls	0, 0, r0, cr1, cr0, {3}
    3ef4:	00003a02 	andeq	r3, r0, r2, lsl #20
    3ef8:	001e2200 	andseq	r2, lr, r0, lsl #4
    3efc:	19871800 	stmibne	r7, {fp, ip}
    3f00:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    3f04:	00003a02 	andeq	r3, r0, r2, lsl #20
    3f08:	001e9b00 	andseq	r9, lr, r0, lsl #22
    3f0c:	19c31800 	stmibne	r3, {fp, ip}^
    3f10:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    3f14:	00003a02 	andeq	r3, r0, r2, lsl #20
    3f18:	001ecb00 	andseq	ip, lr, r0, lsl #22
    3f1c:	1add1800 	bne	ff749f24 <SCS_BASE+0x1f73bf24>
    3f20:	9e010000 	cdpls	0, 0, cr0, cr1, cr0, {0}
    3f24:	00003a02 	andeq	r3, r0, r2, lsl #20
    3f28:	001edf00 	andseq	sp, lr, r0, lsl #30
    3f2c:	041b0000 	ldreq	r0, [fp], #-0
    3f30:	000001ed 	andeq	r0, r0, sp, ror #3
    3f34:	00194715 	andseq	r4, r9, r5, lsl r7
    3f38:	03000100 	movweq	r0, #256	; 0x100
    3f3c:	0800429c 	stmdaeq	r0, {r2, r3, r4, r7, r9, lr}
    3f40:	00000018 	andeq	r0, r0, r8, lsl r0
    3f44:	05aa9c01 	streq	r9, [sl, #3073]!	; 0xc01
    3f48:	a2170000 	andsge	r0, r7, #0
    3f4c:	0100001b 	tsteq	r0, fp, lsl r0
    3f50:	003a0300 	eorseq	r0, sl, r0, lsl #6
    3f54:	1f6a0000 	svcne	0x006a0000
    3f58:	7f160000 	svcvc	0x00160000
    3f5c:	0100000e 	tsteq	r0, lr
    3f60:	00df0300 	sbcseq	r0, pc, r0, lsl #6
    3f64:	51010000 	mrspl	r0, (UNDEF: 1)
    3f68:	0a441500 	beq	1109370 <__Stack_Size+0x1108f70>
    3f6c:	21010000 	mrscs	r0, (UNDEF: 1)
    3f70:	0042b403 	subeq	fp, r2, r3, lsl #8
    3f74:	00001808 	andeq	r1, r0, r8, lsl #16
    3f78:	df9c0100 	svcle	0x009c0100
    3f7c:	17000005 	strne	r0, [r0, -r5]
    3f80:	00001911 	andeq	r1, r0, r1, lsl r9
    3f84:	3a032101 	bcc	cc390 <__Stack_Size+0xcbf90>
    3f88:	a4000000 	strge	r0, [r0], #-0
    3f8c:	1600001f 			; <UNDEFINED> instruction: 0x1600001f
    3f90:	00000e7f 	andeq	r0, r0, pc, ror lr
    3f94:	df032101 	svcle	0x00032101
    3f98:	01000000 	mrseq	r0, (UNDEF: 0)
    3f9c:	2b150051 	blcs	5440e8 <__Stack_Size+0x543ce8>
    3fa0:	01000009 	tsteq	r0, r9
    3fa4:	42cc0343 	sbcmi	r0, ip, #201326593	; 0xc000001
    3fa8:	00180800 	andseq	r0, r8, r0, lsl #16
    3fac:	9c010000 	stcls	0, cr0, [r1], {-0}
    3fb0:	00000614 	andeq	r0, r0, r4, lsl r6
    3fb4:	0019b417 	andseq	fp, r9, r7, lsl r4
    3fb8:	03430100 	movteq	r0, #12544	; 0x3100
    3fbc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3fc0:	00001fde 	ldrdeq	r1, [r0], -lr
    3fc4:	000e7f16 	andeq	r7, lr, r6, lsl pc
    3fc8:	03430100 	movteq	r0, #12544	; 0x3100
    3fcc:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3fd0:	15005101 	strne	r5, [r0, #-257]	; 0xfffffeff
    3fd4:	00001220 	andeq	r1, r0, r0, lsr #4
    3fd8:	e4036301 	str	r6, [r3], #-769	; 0xfffffcff
    3fdc:	18080042 	stmdane	r8, {r1, r6}
    3fe0:	01000000 	mrseq	r0, (UNDEF: 0)
    3fe4:	0006499c 	muleq	r6, ip, r9
    3fe8:	19111700 	ldmdbne	r1, {r8, r9, sl, ip}
    3fec:	63010000 	movwvs	r0, #4096	; 0x1000
    3ff0:	00003a03 	andeq	r3, r0, r3, lsl #20
    3ff4:	00201800 	eoreq	r1, r0, r0, lsl #16
    3ff8:	0e7f1600 	cdpeq	6, 7, cr1, cr15, cr0, {0}
    3ffc:	63010000 	movwvs	r0, #4096	; 0x1000
    4000:	0000df03 	andeq	sp, r0, r3, lsl #30
    4004:	00510100 	subseq	r0, r1, r0, lsl #2
    4008:	00187915 	andseq	r7, r8, r5, lsl r9
    400c:	03840100 	orreq	r0, r4, #0, 2
    4010:	080042fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, lr}
    4014:	00000018 	andeq	r0, r0, r8, lsl r0
    4018:	067e9c01 	ldrbteq	r9, [lr], -r1, lsl #24
    401c:	b4170000 	ldrlt	r0, [r7], #-0
    4020:	01000019 	tsteq	r0, r9, lsl r0
    4024:	003a0384 	eorseq	r0, sl, r4, lsl #7
    4028:	20520000 	subscs	r0, r2, r0
    402c:	7f160000 	svcvc	0x00160000
    4030:	0100000e 	tsteq	r0, lr
    4034:	00df0384 	sbcseq	r0, pc, r4, lsl #7
    4038:	51010000 	mrspl	r0, (UNDEF: 1)
    403c:	1a061500 	bne	189444 <__Stack_Size+0x189044>
    4040:	9c010000 	stcls	0, cr0, [r1], {-0}
    4044:	00431403 	subeq	r1, r3, r3, lsl #8
    4048:	00000c08 	andeq	r0, r0, r8, lsl #24
    404c:	a39c0100 	orrsge	r0, ip, #0, 2
    4050:	16000006 	strne	r0, [r0], -r6
    4054:	00000e7f 	andeq	r0, r0, pc, ror lr
    4058:	df039c01 	svcle	0x00039c01
    405c:	01000000 	mrseq	r0, (UNDEF: 0)
    4060:	6d150050 	ldcvs	0, cr0, [r5, #-320]	; 0xfffffec0
    4064:	0100001b 	tsteq	r0, fp, lsl r0
    4068:	432003ac 	teqmi	r0, #172, 6	; 0xb0000002
    406c:	000c0800 	andeq	r0, ip, r0, lsl #16
    4070:	9c010000 	stcls	0, cr0, [r1], {-0}
    4074:	000006c8 	andeq	r0, r0, r8, asr #13
    4078:	000e7f16 	andeq	r7, lr, r6, lsl pc
    407c:	03ac0100 			; <UNDEFINED> instruction: 0x03ac0100
    4080:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4084:	15005001 	strne	r5, [r0, #-1]
    4088:	00001979 	andeq	r1, r0, r9, ror r9
    408c:	2c03c101 	stfcsd	f4, [r3], {1}
    4090:	0c080043 	stceq	0, cr0, [r8], {67}	; 0x43
    4094:	01000000 	mrseq	r0, (UNDEF: 0)
    4098:	0006ed9c 	muleq	r6, ip, sp
    409c:	1b931600 	blne	fe4c98a4 <SCS_BASE+0x1e4bb8a4>
    40a0:	c1010000 	mrsgt	r0, (UNDEF: 1)
    40a4:	00005e03 	andeq	r5, r0, r3, lsl #28
    40a8:	00500100 	subseq	r0, r0, r0, lsl #2
    40ac:	0009c01c 	andeq	ip, r9, ip, lsl r0
    40b0:	03dd0100 	bicseq	r0, sp, #0, 2
    40b4:	000000b4 	strheq	r0, [r0], -r4
    40b8:	08004338 	stmdaeq	r0, {r3, r4, r5, r8, r9, lr}
    40bc:	00000028 	andeq	r0, r0, r8, lsr #32
    40c0:	07489c01 	strbeq	r9, [r8, -r1, lsl #24]
    40c4:	48170000 	ldmdami	r7, {}	; <UNPREDICTABLE>
    40c8:	0100001a 	tsteq	r0, sl, lsl r0
    40cc:	005e03dd 	ldrsbeq	r0, [lr], #-61	; 0xffffffc3
    40d0:	208c0000 	addcs	r0, ip, r0
    40d4:	741a0000 	ldrvc	r0, [sl], #-0
    40d8:	0100706d 	tsteq	r0, sp, rrx
    40dc:	003a03df 	ldrsbteq	r0, [sl], -pc
    40e0:	20ad0000 	adccs	r0, sp, r0
    40e4:	d4180000 	ldrle	r0, [r8], #-0
    40e8:	01000019 	tsteq	r0, r9, lsl r0
    40ec:	003a03e0 	eorseq	r0, sl, r0, ror #7
    40f0:	21070000 	mrscs	r0, (UNDEF: 7)
    40f4:	0e180000 	cdpeq	0, 1, cr0, cr8, cr0, {0}
    40f8:	0100000f 	tsteq	r0, pc
    40fc:	00b403e1 	adcseq	r0, r4, r1, ror #7
    4100:	213d0000 	teqcs	sp, r0
    4104:	1d000000 	stcne	0, cr0, [r0, #-0]
    4108:	00000888 	andeq	r0, r0, r8, lsl #17
    410c:	00ffc601 	rscseq	ip, pc, r1, lsl #12
    4110:	43600000 	cmnmi	r0, #0
    4114:	002e0800 	eoreq	r0, lr, r0, lsl #16
    4118:	9c010000 	stcls	0, cr0, [r1], {-0}
    411c:	000007b2 			; <UNDEFINED> instruction: 0x000007b2
    4120:	0019f71e 	andseq	pc, r9, lr, lsl r7	; <UNPREDICTABLE>
    4124:	7fc80100 	svcvc	0x00c80100
    4128:	02000000 	andeq	r0, r0, #0
    412c:	07147491 			; <UNDEFINED> instruction: 0x07147491
    4130:	0100000f 	tsteq	r0, pc
    4134:	0000ffc9 	andeq	pc, r0, r9, asr #31
    4138:	00216800 	eoreq	r6, r1, r0, lsl #16
    413c:	1a9a1400 	bne	fe689144 <SCS_BASE+0x1e67b144>
    4140:	ca010000 	bgt	44148 <__Stack_Size+0x43d48>
    4144:	000000b4 	strheq	r0, [r0], -r4
    4148:	0000218d 	andeq	r2, r0, sp, lsl #3
    414c:	00436c1f 	subeq	r6, r3, pc, lsl ip
    4150:	0006ed08 	andeq	lr, r6, r8, lsl #26
    4154:	0007a100 	andeq	sl, r7, r0, lsl #2
    4158:	50012000 	andpl	r2, r1, r0
    415c:	00310802 	eorseq	r0, r1, r2, lsl #16
    4160:	00438221 	subeq	r8, r3, r1, lsr #4
    4164:	0006ed08 	andeq	lr, r6, r8, lsl #26
    4168:	50012000 	andpl	r2, r1, r0
    416c:	00310802 	eorseq	r0, r1, r2, lsl #16
    4170:	1a812200 	bne	fe04c978 <SCS_BASE+0x1e03e978>
    4174:	10010000 	andne	r0, r1, r0
    4178:	00438e04 	subeq	r8, r3, r4, lsl #28
    417c:	00001208 	andeq	r1, r0, r8, lsl #4
    4180:	1c9c0100 	ldfnes	f0, [ip], {0}
    4184:	000018fc 	strdeq	r1, [r0], -ip
    4188:	bf042401 	svclt	0x00042401
    418c:	a0000000 	andge	r0, r0, r0
    4190:	14080043 	strne	r0, [r8], #-67	; 0xffffffbd
    4194:	01000000 	mrseq	r0, (UNDEF: 0)
    4198:	0007ff9c 	muleq	r7, ip, pc	; <UNPREDICTABLE>
    419c:	1b9b1700 	blne	fe6c9da4 <SCS_BASE+0x1e6bbda4>
    41a0:	24010000 	strcs	r0, [r1], #-0
    41a4:	00005e04 	andeq	r5, r0, r4, lsl #28
    41a8:	0021a000 	eoreq	sl, r1, r0
    41ac:	0f0e1800 	svceq	0x000e1800
    41b0:	26010000 	strcs	r0, [r1], -r0
    41b4:	0000bf04 	andeq	fp, r0, r4, lsl #30
    41b8:	0021c100 	eoreq	ip, r1, r0, lsl #2
    41bc:	de150000 	cdple	0, 1, cr0, cr5, cr0, {0}
    41c0:	01000018 	tsteq	r0, r8, lsl r0
    41c4:	43b40447 			; <UNDEFINED> instruction: 0x43b40447
    41c8:	000c0800 	andeq	r0, ip, r0, lsl #16
    41cc:	9c010000 	stcls	0, cr0, [r1], {-0}
    41d0:	00000824 	andeq	r0, r0, r4, lsr #16
    41d4:	001b9b16 	andseq	r9, fp, r6, lsl fp
    41d8:	04470100 	strbeq	r0, [r7], #-256	; 0xffffff00
    41dc:	0000005e 	andeq	r0, r0, lr, asr r0
    41e0:	23005001 	movwcs	r5, #1
    41e4:	0000006f 	andeq	r0, r0, pc, rrx
    41e8:	00000834 	andeq	r0, r0, r4, lsr r8
    41ec:	00010a24 	andeq	r0, r1, r4, lsr #20
    41f0:	1e000f00 	cdpne	15, 0, cr0, cr0, cr0, {0}
    41f4:	00001b1a 	andeq	r1, r0, sl, lsl fp
    41f8:	08456f01 	stmdaeq	r5, {r0, r8, r9, sl, fp, sp, lr}^
    41fc:	03050000 	movweq	r0, #20480	; 0x5000
    4200:	08004920 	stmdaeq	r0, {r5, r8, fp, lr}
    4204:	00082404 	andeq	r2, r8, r4, lsl #8
    4208:	006f2300 	rsbeq	r2, pc, r0, lsl #6
    420c:	085a0000 	ldmdaeq	sl, {}^	; <UNPREDICTABLE>
    4210:	0a240000 	beq	904218 <__Stack_Size+0x903e18>
    4214:	03000001 	movweq	r0, #1
    4218:	1bb01e00 	blne	fec0ba20 <SCS_BASE+0x1ebfda20>
    421c:	70010000 	andvc	r0, r1, r0
    4220:	0000086b 	andeq	r0, r0, fp, ror #16
    4224:	49300305 	ldmdbmi	r0!, {r0, r2, r8, r9}
    4228:	4a040800 	bmi	106230 <__Stack_Size+0x105e30>
    422c:	00000008 	andeq	r0, r0, r8
    4230:	00000207 	andeq	r0, r0, r7, lsl #4
    4234:	11d30004 	bicsne	r0, r3, r4
    4238:	01040000 	mrseq	r0, (UNDEF: 4)
    423c:	000000e7 	andeq	r0, r0, r7, ror #1
    4240:	001bfa01 	andseq	pc, fp, r1, lsl #20
    4244:	00013400 	andeq	r3, r1, r0, lsl #8
    4248:	0043c000 	subeq	ip, r3, r0
    424c:	00008c08 	andeq	r8, r0, r8, lsl #24
    4250:	000d9200 	andeq	r9, sp, r0, lsl #4
    4254:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    4258:	00000242 	andeq	r0, r0, r2, asr #4
    425c:	7a050202 	bvc	144a6c <__Stack_Size+0x14466c>
    4260:	02000001 	andeq	r0, r0, #1
    4264:	00930601 	addseq	r0, r3, r1, lsl #12
    4268:	75030000 	strvc	r0, [r3, #-0]
    426c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4270:	00004527 	andeq	r4, r0, r7, lsr #10
    4274:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4278:	000000b9 	strheq	r0, [r0], -r9
    427c:	cb070202 	blgt	1c4a8c <__Stack_Size+0x1c468c>
    4280:	03000000 	movweq	r0, #0
    4284:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4288:	00005d29 	andeq	r5, r0, r9, lsr #26
    428c:	08010200 	stmdaeq	r1, {r9}
    4290:	00000091 	muleq	r0, r1, r0
    4294:	00008004 	andeq	r8, r0, r4
    4298:	6f2f0200 	svcvs	0x002f0200
    429c:	05000000 	streq	r0, [r0, #-0]
    42a0:	00000045 	andeq	r0, r0, r5, asr #32
    42a4:	0016a904 	andseq	sl, r6, r4, lsl #18
    42a8:	7f330200 	svcvc	0x00330200
    42ac:	06000000 	streq	r0, [r0], -r0
    42b0:	0000006f 	andeq	r0, r0, pc, rrx
    42b4:	39020107 	stmdbcc	r2, {r0, r1, r2, r8}
    42b8:	00000099 	muleq	r0, r9, r0
    42bc:	00117b08 	andseq	r7, r1, r8, lsl #22
    42c0:	53090000 	movwpl	r0, #36864	; 0x9000
    42c4:	01005445 	tsteq	r0, r5, asr #8
    42c8:	09c70400 	stmibeq	r7, {sl}^
    42cc:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    42d0:	00000084 	andeq	r0, r0, r4, lsl #1
    42d4:	3b020107 	blcc	846f8 <__Stack_Size+0x842f8>
    42d8:	000000b9 	strheq	r0, [r0], -r9
    42dc:	00089e08 	andeq	r9, r8, r8, lsl #28
    42e0:	46080000 	strmi	r0, [r8], -r0
    42e4:	01000008 	tsteq	r0, r8
    42e8:	0ac00400 	beq	ff0052f0 <SCS_BASE+0x1eff72f0>
    42ec:	3b020000 	blcc	842f4 <__Stack_Size+0x83ef4>
    42f0:	000000a4 	andeq	r0, r0, r4, lsr #1
    42f4:	04070402 	streq	r0, [r7], #-1026	; 0xfffffbfe
    42f8:	0a000002 	beq	4308 <__Stack_Size+0x3f08>
    42fc:	02020310 	andeq	r0, r2, #16, 6	; 0x40000000
    4300:	00000109 	andeq	r0, r0, r9, lsl #2
    4304:	001c200b 	andseq	r2, ip, fp
    4308:	02040300 	andeq	r0, r4, #0, 6
    430c:	00000064 	andeq	r0, r0, r4, rrx
    4310:	1c4d0b00 	mcrrne	11, 0, r0, sp, cr0
    4314:	05030000 	streq	r0, [r3, #-0]
    4318:	00006402 	andeq	r6, r0, r2, lsl #8
    431c:	560c0400 	strpl	r0, [ip], -r0, lsl #8
    4320:	03004c41 	movweq	r4, #3137	; 0xc41
    4324:	00640206 	rsbeq	r0, r4, r6, lsl #4
    4328:	0b080000 	bleq	204330 <__Stack_Size+0x203f30>
    432c:	00001bf4 	strdeq	r1, [r0], -r4
    4330:	74020703 	strvc	r0, [r2], #-1795	; 0xfffff8fd
    4334:	0c000000 	stceq	0, cr0, [r0], {-0}
    4338:	1c520d00 	mrrcne	13, 0, r0, r2, cr0
    433c:	08030000 	stmdaeq	r3, {}	; <UNPREDICTABLE>
    4340:	0000cb02 	andeq	ip, r0, r2, lsl #22
    4344:	1c350e00 	ldcne	14, cr0, [r5], #-0
    4348:	2b010000 	blcs	44350 <__Stack_Size+0x43f50>
    434c:	080043c0 	stmdaeq	r0, {r6, r7, r8, r9, lr}
    4350:	00000018 	andeq	r0, r0, r8, lsl r0
    4354:	01389c01 	teqeq	r8, r1, lsl #24
    4358:	620f0000 	andvs	r0, pc, #0
    435c:	0100001c 	tsteq	r0, ip, lsl r0
    4360:	00003a2b 	andeq	r3, r0, fp, lsr #20
    4364:	00500100 	subseq	r0, r0, r0, lsl #2
    4368:	0008f20e 	andeq	pc, r8, lr, lsl #4
    436c:	d8420100 	stmdale	r2, {r8}^
    4370:	0c080043 	stceq	0, cr0, [r8], {67}	; 0x43
    4374:	01000000 	mrseq	r0, (UNDEF: 0)
    4378:	00015b9c 	muleq	r1, ip, fp
    437c:	08fd0f00 	ldmeq	sp!, {r8, r9, sl, fp}^
    4380:	42010000 	andmi	r0, r1, #0
    4384:	0000003a 	andeq	r0, r0, sl, lsr r0
    4388:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    438c:	00000b76 	andeq	r0, r0, r6, ror fp
    4390:	43e45501 	mvnmi	r5, #4194304	; 0x400000
    4394:	00280800 	eoreq	r0, r8, r0, lsl #16
    4398:	9c010000 	stcls	0, cr0, [r1], {-0}
    439c:	00000180 	andeq	r0, r0, r0, lsl #3
    43a0:	001c2510 	andseq	r2, ip, r0, lsl r5
    43a4:	3a550100 	bcc	15447ac <__Stack_Size+0x15443ac>
    43a8:	00000000 	andeq	r0, r0, r0
    43ac:	00000022 	andeq	r0, r0, r2, lsr #32
    43b0:	0008280e 	andeq	r2, r8, lr, lsl #16
    43b4:	0c700100 	ldfeqe	f0, [r0], #-0
    43b8:	18080044 	stmdane	r8, {r2, r6}
    43bc:	01000000 	mrseq	r0, (UNDEF: 0)
    43c0:	0001a39c 	muleq	r1, ip, r3
    43c4:	0e7f0f00 	cdpeq	15, 7, cr0, cr15, cr0, {0}
    43c8:	70010000 	andvc	r0, r1, r0
    43cc:	000000b9 	strheq	r0, [r0], -r9
    43d0:	11005001 	tstne	r0, r1
    43d4:	00001bbe 			; <UNDEFINED> instruction: 0x00001bbe
    43d8:	003a8601 	eorseq	r8, sl, r1, lsl #12
    43dc:	44240000 	strtmi	r0, [r4], #-0
    43e0:	000c0800 	andeq	r0, ip, r0, lsl #16
    43e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    43e8:	001bd112 	andseq	sp, fp, r2, lsl r1
    43ec:	99960100 	ldmibls	r6, {r8}
    43f0:	30000000 	andcc	r0, r0, r0
    43f4:	1c080044 	stcne	0, cr0, [r8], {68}	; 0x44
    43f8:	01000000 	mrseq	r0, (UNDEF: 0)
    43fc:	1be7109c 	blne	ff9c8674 <SCS_BASE+0x1f9ba674>
    4400:	96010000 	strls	r0, [r1], -r0
    4404:	00000053 	andeq	r0, r0, r3, asr r0
    4408:	0000223b 	andeq	r2, r0, fp, lsr r2
    440c:	0019d413 	andseq	sp, r9, r3, lsl r4
    4410:	3a980100 	bcc	fe604818 <SCS_BASE+0x1e5f6818>
    4414:	5c000000 	stcpl	0, cr0, [r0], {-0}
    4418:	14000022 	strne	r0, [r0], #-34	; 0xffffffde
    441c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4420:	003a9801 	eorseq	r9, sl, r1, lsl #16
    4424:	227b0000 	rsbscs	r0, fp, #0
    4428:	0e130000 	cdpeq	0, 1, cr0, cr3, cr0, {0}
    442c:	0100000f 	tsteq	r0, pc
    4430:	00009999 	muleq	r0, r9, r9
    4434:	00229500 	eoreq	r9, r2, r0, lsl #10
    4438:	26000000 	strcs	r0, [r0], -r0
    443c:	0400000a 	streq	r0, [r0], #-10
    4440:	0012fb00 	andseq	pc, r2, r0, lsl #22
    4444:	e7010400 	str	r0, [r1, -r0, lsl #8]
    4448:	01000000 	mrseq	r0, (UNDEF: 0)
    444c:	00001f1b 	andeq	r1, r0, fp, lsl pc
    4450:	00000134 	andeq	r0, r0, r4, lsr r1
    4454:	0800444c 	stmdaeq	r0, {r2, r3, r6, sl, lr}
    4458:	00000342 	andeq	r0, r0, r2, asr #6
    445c:	00000e47 	andeq	r0, r0, r7, asr #28
    4460:	be070402 	cdplt	4, 0, cr0, cr7, cr2, {0}
    4464:	02000000 	andeq	r0, r0, #0
    4468:	02420504 	subeq	r0, r2, #4, 10	; 0x1000000
    446c:	02020000 	andeq	r0, r2, #0
    4470:	00017a05 	andeq	r7, r1, r5, lsl #20
    4474:	06010200 	streq	r0, [r1], -r0, lsl #4
    4478:	00000093 	muleq	r0, r3, r0
    447c:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    4480:	4c270200 	sfmmi	f0, 4, [r7], #-0
    4484:	02000000 	andeq	r0, r0, #0
    4488:	00b90704 	adcseq	r0, r9, r4, lsl #14
    448c:	75030000 	strvc	r0, [r3, #-0]
    4490:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    4494:	00005e28 	andeq	r5, r0, r8, lsr #28
    4498:	07020200 	streq	r0, [r2, -r0, lsl #4]
    449c:	000000cb 	andeq	r0, r0, fp, asr #1
    44a0:	00387503 	eorseq	r7, r8, r3, lsl #10
    44a4:	006f2902 	rsbeq	r2, pc, r2, lsl #18
    44a8:	01020000 	mrseq	r0, (UNDEF: 2)
    44ac:	00009108 	andeq	r9, r0, r8, lsl #2
    44b0:	00800400 	addeq	r0, r0, r0, lsl #8
    44b4:	2f020000 	svccs	0x00020000
    44b8:	00000081 	andeq	r0, r0, r1, lsl #1
    44bc:	00004c05 	andeq	r4, r0, r5, lsl #24
    44c0:	0c3b0400 	cfldrseq	mvf0, [fp], #-0
    44c4:	30020000 	andcc	r0, r2, r0
    44c8:	00000091 	muleq	r0, r1, r0
    44cc:	00005e05 	andeq	r5, r0, r5, lsl #28
    44d0:	02010600 	andeq	r0, r1, #0, 12
    44d4:	0000ab39 	andeq	sl, r0, r9, lsr fp
    44d8:	117b0700 	cmnne	fp, r0, lsl #14
    44dc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    44e0:	00544553 	subseq	r4, r4, r3, asr r5
    44e4:	c7040001 	strgt	r0, [r4, -r1]
    44e8:	02000009 	andeq	r0, r0, #9
    44ec:	00009639 	andeq	r9, r0, r9, lsr r6
    44f0:	19030400 	stmdbne	r3, {sl}
    44f4:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
    44f8:	00000096 	muleq	r0, r6, r0
    44fc:	3b020106 	blcc	8491c <__Stack_Size+0x8451c>
    4500:	000000d6 	ldrdeq	r0, [r0], -r6
    4504:	00089e07 	andeq	r9, r8, r7, lsl #28
    4508:	46070000 	strmi	r0, [r7], -r0
    450c:	01000008 	tsteq	r0, r8
    4510:	0ac00400 	beq	ff005518 <SCS_BASE+0x1eff7518>
    4514:	3b020000 	blcc	8451c <__Stack_Size+0x8411c>
    4518:	000000c1 	andeq	r0, r0, r1, asr #1
    451c:	04070402 	streq	r0, [r7], #-1026	; 0xfffffbfe
    4520:	09000002 	stmdbeq	r0, {r1}
    4524:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
    4528:	000001a6 	andeq	r0, r0, r6, lsr #3
    452c:	0052530a 	subseq	r5, r2, sl, lsl #6
    4530:	86023a03 	strhi	r3, [r2], -r3, lsl #20
    4534:	00000000 	andeq	r0, r0, r0
    4538:	000c890b 	andeq	r8, ip, fp, lsl #18
    453c:	023b0300 	eorseq	r0, fp, #0, 6
    4540:	00000053 	andeq	r0, r0, r3, asr r0
    4544:	52440a02 	subpl	r0, r4, #8192	; 0x2000
    4548:	023c0300 	eorseq	r0, ip, #0, 6
    454c:	00000086 	andeq	r0, r0, r6, lsl #1
    4550:	0c930b04 	vldmiaeq	r3, {d0-d1}
    4554:	3d030000 	stccc	0, cr0, [r3, #-0]
    4558:	00005302 	andeq	r5, r0, r2, lsl #6
    455c:	420a0600 	andmi	r0, sl, #0, 12
    4560:	03005252 	movweq	r5, #594	; 0x252
    4564:	0086023e 	addeq	r0, r6, lr, lsr r2
    4568:	0b080000 	bleq	204570 <__Stack_Size+0x204170>
    456c:	00000c7f 	andeq	r0, r0, pc, ror ip
    4570:	53023f03 	movwpl	r3, #12035	; 0x2f03
    4574:	0a000000 	beq	457c <__Stack_Size+0x417c>
    4578:	3152430a 	cmpcc	r2, sl, lsl #6
    457c:	02400300 	subeq	r0, r0, #0, 6
    4580:	00000086 	andeq	r0, r0, r6, lsl #1
    4584:	0c9d0b0c 	vldmiaeq	sp, {d0-d5}
    4588:	41030000 	mrsmi	r0, (UNDEF: 3)
    458c:	00005302 	andeq	r5, r0, r2, lsl #6
    4590:	430a0e00 	movwmi	r0, #44544	; 0xae00
    4594:	03003252 	movweq	r3, #594	; 0x252
    4598:	00860242 	addeq	r0, r6, r2, asr #4
    459c:	0b100000 	bleq	4045a4 <__Stack_Size+0x4041a4>
    45a0:	00000ca7 	andeq	r0, r0, r7, lsr #25
    45a4:	53024303 	movwpl	r4, #8963	; 0x2303
    45a8:	12000000 	andne	r0, r0, #0
    45ac:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
    45b0:	02440300 	subeq	r0, r4, #0, 6
    45b4:	00000086 	andeq	r0, r0, r6, lsl #1
    45b8:	0cb10b14 	vldmiaeq	r1!, {d0-d9}
    45bc:	45030000 	strmi	r0, [r3, #-0]
    45c0:	00005302 	andeq	r5, r0, r2, lsl #6
    45c4:	710b1600 	tstvc	fp, r0, lsl #12
    45c8:	0300000b 	movweq	r0, #11
    45cc:	00860246 	addeq	r0, r6, r6, asr #4
    45d0:	0b180000 	bleq	6045d8 <__Stack_Size+0x6041d8>
    45d4:	00000cbb 			; <UNDEFINED> instruction: 0x00000cbb
    45d8:	53024703 	movwpl	r4, #9987	; 0x2703
    45dc:	1a000000 	bne	45e4 <__Stack_Size+0x41e4>
    45e0:	0bb80c00 	bleq	fee075e8 <SCS_BASE+0x1edf95e8>
    45e4:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
    45e8:	0000e802 	andeq	lr, r0, r2, lsl #16
    45ec:	04100d00 	ldreq	r0, [r0], #-3328	; 0xfffff300
    45f0:	0002031a 	andeq	r0, r2, sl, lsl r3
    45f4:	0c110e00 	ldceq	14, cr0, [r1], {-0}
    45f8:	1c040000 	stcne	0, cr0, [r4], {-0}
    45fc:	00000041 	andeq	r0, r0, r1, asr #32
    4600:	0c000e00 	stceq	14, cr0, [r0], {-0}
    4604:	1d040000 	stcne	0, cr0, [r4, #-0]
    4608:	00000053 	andeq	r0, r0, r3, asr r0
    460c:	0bc60e04 	bleq	ff187e24 <SCS_BASE+0x1f179e24>
    4610:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    4614:	00000053 	andeq	r0, r0, r3, asr r0
    4618:	0c290e06 	stceq	14, cr0, [r9], #-24	; 0xffffffe8
    461c:	1f040000 	svcne	0x00040000
    4620:	00000053 	andeq	r0, r0, r3, asr r0
    4624:	0c740e08 	ldcleq	14, cr0, [r4], #-32	; 0xffffffe0
    4628:	20040000 	andcs	r0, r4, r0
    462c:	00000053 	andeq	r0, r0, r3, asr r0
    4630:	0c5a0e0a 	mrrceq	14, 0, r0, sl, cr10
    4634:	21040000 	mrscs	r0, (UNDEF: 4)
    4638:	00000053 	andeq	r0, r0, r3, asr r0
    463c:	ee04000c 	cdp	0, 0, cr0, cr4, cr12, {0}
    4640:	0400000b 	streq	r0, [r0], #-11
    4644:	0001b222 	andeq	fp, r1, r2, lsr #4
    4648:	04080d00 	streq	r0, [r8], #-3328	; 0xfffff300
    464c:	00024725 	andeq	r4, r2, r5, lsr #14
    4650:	1e4d0e00 	cdpne	14, 4, cr0, cr13, cr0, {0}
    4654:	27040000 	strcs	r0, [r4, -r0]
    4658:	00000053 	andeq	r0, r0, r3, asr r0
    465c:	1efb0e00 	cdpne	14, 15, cr0, cr11, cr0, {0}
    4660:	28040000 	stmdacs	r4, {}	; <UNPREDICTABLE>
    4664:	00000053 	andeq	r0, r0, r3, asr r0
    4668:	1c830e02 	stcne	14, cr0, [r3], {2}
    466c:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
    4670:	00000053 	andeq	r0, r0, r3, asr r0
    4674:	1f0d0e04 	svcne	0x000d0e04
    4678:	2a040000 	bcs	104680 <__Stack_Size+0x104280>
    467c:	00000053 	andeq	r0, r0, r3, asr r0
    4680:	bc040006 	stclt	0, cr0, [r4], {6}
    4684:	0400001c 	streq	r0, [r0], #-28	; 0xffffffe4
    4688:	00020e2b 	andeq	r0, r2, fp, lsr #28
    468c:	05140d00 	ldreq	r0, [r4, #-3328]	; 0xfffff300
    4690:	00029719 	andeq	r9, r2, r9, lsl r7
    4694:	1aa40e00 	bne	fe907e9c <SCS_BASE+0x1e8f9e9c>
    4698:	1b050000 	blne	1446a0 <__Stack_Size+0x1442a0>
    469c:	00000041 	andeq	r0, r0, r1, asr #32
    46a0:	19620e00 	stmdbne	r2!, {r9, sl, fp}^
    46a4:	1c050000 	stcne	0, cr0, [r5], {-0}
    46a8:	00000041 	andeq	r0, r0, r1, asr #32
    46ac:	1afc0e04 	bne	fff07ec4 <SCS_BASE+0x1fef9ec4>
    46b0:	1d050000 	stcne	0, cr0, [r5, #-0]
    46b4:	00000041 	andeq	r0, r0, r1, asr #32
    46b8:	1ac00e08 	bne	ff007ee0 <SCS_BASE+0x1eff9ee0>
    46bc:	1e050000 	cdpne	0, 0, cr0, cr5, cr0, {0}
    46c0:	00000041 	andeq	r0, r0, r1, asr #32
    46c4:	1a370e0c 	bne	dc7efc <__Stack_Size+0xdc7afc>
    46c8:	1f050000 	svcne	0x00050000
    46cc:	00000041 	andeq	r0, r0, r1, asr #32
    46d0:	2a040010 	bcs	104718 <__Stack_Size+0x104318>
    46d4:	05000019 	streq	r0, [r0, #-25]	; 0xffffffe7
    46d8:	00025220 	andeq	r5, r2, r0, lsr #4
    46dc:	0cc50f00 	stcleq	15, cr0, [r5], {0}
    46e0:	5a010000 	bpl	446e8 <__Stack_Size+0x442e8>
    46e4:	0800444c 	stmdaeq	r0, {r2, r3, r6, sl, lr}
    46e8:	00000094 	muleq	r0, r4, r0
    46ec:	03729c01 	cmneq	r2, #256	; 0x100
    46f0:	ff100000 			; <UNDEFINED> instruction: 0xff100000
    46f4:	0100001d 	tsteq	r0, sp, lsl r0
    46f8:	0003725a 	andeq	r7, r3, sl, asr r2
    46fc:	0022be00 	eoreq	fp, r2, r0, lsl #28
    4700:	44801100 	strmi	r1, [r0], #256	; 0x100
    4704:	09e30800 	stmibeq	r3!, {fp}^
    4708:	02e00000 	rsceq	r0, r0, #0
    470c:	01120000 	tsteq	r2, r0
    4710:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    4714:	0a035001 	beq	d8720 <__Stack_Size+0xd8320>
    4718:	13004000 	movwne	r4, #0
    471c:	0800448e 	stmdaeq	r0, {r1, r2, r3, r7, sl, lr}
    4720:	000009e3 	andeq	r0, r0, r3, ror #19
    4724:	000002fa 	strdeq	r0, [r0], -sl
    4728:	01510112 	cmpeq	r1, r2, lsl r1
    472c:	50011230 	andpl	r1, r1, r0, lsr r2
    4730:	40000a03 	andmi	r0, r0, r3, lsl #20
    4734:	44981100 	ldrmi	r1, [r8], #256	; 0x100
    4738:	09fa0800 	ldmibeq	sl!, {fp}^
    473c:	03140000 	tsteq	r4, #0
    4740:	01120000 	tsteq	r2, r0
    4744:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    4748:	40035001 	andmi	r5, r3, r1
    474c:	1100243d 	tstne	r0, sp, lsr r4
    4750:	080044a8 	stmdaeq	r0, {r3, r5, r7, sl, lr}
    4754:	000009fa 	strdeq	r0, [r0], -sl
    4758:	0000032e 	andeq	r0, r0, lr, lsr #6
    475c:	01510112 	cmpeq	r1, r2, lsl r1
    4760:	50011231 	andpl	r1, r1, r1, lsr r2
    4764:	243e4003 	ldrtcs	r4, [lr], #-3
    4768:	44b81100 	ldrtmi	r1, [r8], #256	; 0x100
    476c:	09fa0800 	ldmibeq	sl!, {fp}^
    4770:	03480000 	movteq	r0, #32768	; 0x8000
    4774:	01120000 	tsteq	r2, r0
    4778:	12310151 	eorsne	r0, r1, #1073741844	; 0x40000014
    477c:	40035001 	andmi	r5, r3, r1
    4780:	1100243f 	tstne	r0, pc, lsr r4
    4784:	080044c8 	stmdaeq	r0, {r3, r6, r7, sl, lr}
    4788:	000009fa 	strdeq	r0, [r0], -sl
    478c:	00000362 	andeq	r0, r0, r2, ror #6
    4790:	01510112 	cmpeq	r1, r2, lsl r1
    4794:	50011231 	andpl	r1, r1, r1, lsr r2
    4798:	24404003 	strbcs	r4, [r0], #-3
    479c:	44d61400 	ldrbmi	r1, [r6], #1024	; 0x400
    47a0:	09fa0800 	ldmibeq	sl!, {fp}^
    47a4:	01120000 	tsteq	r2, r0
    47a8:	00300151 	eorseq	r0, r0, r1, asr r1
    47ac:	a6041500 	strge	r1, [r4], -r0, lsl #10
    47b0:	0f000001 	svceq	0x00000001
    47b4:	00000b96 	muleq	r0, r6, fp
    47b8:	44e08c01 	strbtmi	r8, [r0], #3073	; 0xc01
    47bc:	00880800 	addeq	r0, r8, r0, lsl #16
    47c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    47c4:	00000415 	andeq	r0, r0, r5, lsl r4
    47c8:	001dff10 	andseq	pc, sp, r0, lsl pc	; <UNPREDICTABLE>
    47cc:	728c0100 	addvc	r0, ip, #0, 2
    47d0:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    47d4:	10000023 	andne	r0, r0, r3, lsr #32
    47d8:	00001e06 	andeq	r1, r0, r6, lsl #28
    47dc:	04158c01 	ldreq	r8, [r5], #-3073	; 0xfffff3ff
    47e0:	237a0000 	cmncs	sl, #0
    47e4:	05160000 	ldreq	r0, [r6, #-0]
    47e8:	01000012 	tsteq	r0, r2, lsl r0
    47ec:	0000418e 	andeq	r4, r0, lr, lsl #3
    47f0:	0023a600 	eoreq	sl, r3, r0, lsl #12
    47f4:	1d191600 	ldcne	6, cr1, [r9, #-0]
    47f8:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    47fc:	00000041 	andeq	r0, r0, r1, asr #32
    4800:	000024c8 	andeq	r2, r0, r8, asr #9
    4804:	001c7416 	andseq	r7, ip, r6, lsl r4
    4808:	418f0100 	orrmi	r0, pc, r0, lsl #2
    480c:	41000000 	mrsmi	r0, (UNDEF: 0)
    4810:	16000025 	strne	r0, [r0], -r5, lsr #32
    4814:	00001e8c 	andeq	r1, r0, ip, lsl #29
    4818:	00419001 	subeq	r9, r1, r1
    481c:	25ba0000 	ldrcs	r0, [sl, #0]!
    4820:	af160000 	svcge	0x00160000
    4824:	0100001d 	tsteq	r0, sp, lsl r0
    4828:	00004191 	muleq	r0, r1, r1
    482c:	00234e00 	eoreq	r4, r3, r0, lsl #28
    4830:	1dba1700 	ldcne	7, cr1, [sl]
    4834:	92010000 	andls	r0, r1, #0
    4838:	00000297 	muleq	r0, r7, r2
    483c:	185c9102 	ldmdane	ip, {r1, r8, ip, pc}^
    4840:	08004528 	stmdaeq	r0, {r3, r5, r8, sl, lr}
    4844:	00000a11 	andeq	r0, r0, r1, lsl sl
    4848:	02500112 	subseq	r0, r0, #-2147483644	; 0x80000004
    484c:	00005c91 	muleq	r0, r1, ip
    4850:	02030415 	andeq	r0, r3, #352321536	; 0x15000000
    4854:	fa0f0000 	blx	3c485c <__Stack_Size+0x3c445c>
    4858:	0100000c 	tsteq	r0, ip
    485c:	004568e8 	subeq	r6, r5, r8, ror #17
    4860:	00001608 	andeq	r1, r0, r8, lsl #12
    4864:	3e9c0100 	fmlcce	f0, f4, f0
    4868:	19000004 	stmdbne	r0, {r2}
    486c:	00001e06 	andeq	r1, r0, r6, lsl #28
    4870:	0415e801 	ldreq	lr, [r5], #-2049	; 0xfffff7ff
    4874:	50010000 	andpl	r0, r1, r0
    4878:	1ec80f00 	cdpne	15, 12, cr0, cr8, cr0, {0}
    487c:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    4880:	0800457e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, sl, lr}
    4884:	00000020 	andeq	r0, r0, r0, lsr #32
    4888:	04809c01 	streq	r9, [r0], #3073	; 0xc01
    488c:	ff190000 			; <UNDEFINED> instruction: 0xff190000
    4890:	0100001d 	tsteq	r0, sp, lsl r0
    4894:	000372ff 	strdeq	r7, [r3], -pc	; <UNPREDICTABLE>
    4898:	10500100 	subsne	r0, r0, r0, lsl #2
    489c:	00001d76 	andeq	r1, r0, r6, ror sp
    48a0:	0480ff01 	streq	pc, [r0], #3841	; 0xf01
    48a4:	26e20000 	strbtcs	r0, [r2], r0
    48a8:	051a0000 	ldreq	r0, [sl, #-0]
    48ac:	01000012 	tsteq	r0, r2, lsl r0
    48b0:	00410101 	subeq	r0, r1, r1, lsl #2
    48b4:	27030000 	strcs	r0, [r3, -r0]
    48b8:	15000000 	strne	r0, [r0, #-0]
    48bc:	00024704 	andeq	r4, r2, r4, lsl #14
    48c0:	1d991b00 	vldrne	d1, [r9]
    48c4:	23010000 	movwcs	r0, #4096	; 0x1000
    48c8:	00459e01 	subeq	r9, r5, r1, lsl #28
    48cc:	00000c08 	andeq	r0, r0, r8, lsl #24
    48d0:	ab9c0100 	blge	fe704cd8 <SCS_BASE+0x1e6f6cd8>
    48d4:	1c000004 	stcne	0, cr0, [r0], {4}
    48d8:	00001d76 	andeq	r1, r0, r6, ror sp
    48dc:	80012301 	andhi	r2, r1, r1, lsl #6
    48e0:	01000004 	tsteq	r0, r4
    48e4:	d51b0050 	ldrle	r0, [fp, #-80]	; 0xffffffb0
    48e8:	0100000b 	tsteq	r0, fp
    48ec:	45aa0137 	strmi	r0, [sl, #311]!	; 0x137
    48f0:	00180800 	andseq	r0, r8, r0, lsl #16
    48f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    48f8:	000004de 	ldrdeq	r0, [r0], -lr
    48fc:	001dff1c 	andseq	pc, sp, ip, lsl pc	; <UNPREDICTABLE>
    4900:	01370100 	teqeq	r7, r0, lsl #2
    4904:	00000372 	andeq	r0, r0, r2, ror r3
    4908:	7f1c5001 	svcvc	0x001c5001
    490c:	0100000e 	tsteq	r0, lr
    4910:	00d60137 	sbcseq	r0, r6, r7, lsr r1
    4914:	51010000 	mrspl	r0, (UNDEF: 1)
    4918:	0c401b00 	mcrreq	11, 0, r1, r0, cr0
    491c:	62010000 	andvs	r0, r1, #0
    4920:	0045c201 	subeq	ip, r5, r1, lsl #4
    4924:	00003008 	andeq	r3, r0, r8
    4928:	619c0100 	orrsvs	r0, ip, r0, lsl #2
    492c:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    4930:	00001dff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4934:	72016201 	andvc	r6, r1, #268435456	; 0x10000000
    4938:	3d000003 	stccc	0, cr0, [r0, #-12]
    493c:	1d000027 	stcne	0, cr0, [r0, #-156]	; 0xffffff64
    4940:	00001ce7 	andeq	r1, r0, r7, ror #25
    4944:	53016201 	movwpl	r6, #4609	; 0x1201
    4948:	76000000 	strvc	r0, [r0], -r0
    494c:	1c000027 	stcne	0, cr0, [r0], {39}	; 0x27
    4950:	00000e7f 	andeq	r0, r0, pc, ror lr
    4954:	d6016201 	strle	r6, [r1], -r1, lsl #4
    4958:	01000000 	mrseq	r0, (UNDEF: 0)
    495c:	1f3f1a52 	svcne	0x003f1a52
    4960:	64010000 	strvs	r0, [r1], #-0
    4964:	00004101 	andeq	r4, r0, r1, lsl #2
    4968:	00279700 	eoreq	r9, r7, r0, lsl #14
    496c:	1e261a00 	vmulne.f32	s2, s12, s0
    4970:	64010000 	strvs	r0, [r1], #-0
    4974:	00004101 	andeq	r4, r0, r1, lsl #2
    4978:	0027b600 	eoreq	fp, r7, r0, lsl #12
    497c:	1f061a00 	svcne	0x00061a00
    4980:	64010000 	strvs	r0, [r1], #-0
    4984:	00004101 	andeq	r4, r0, r1, lsl #2
    4988:	0027dd00 	eoreq	sp, r7, r0, lsl #26
    498c:	1daf1e00 	stcne	14, cr1, [pc]	; 4994 <__Stack_Size+0x4594>
    4990:	65010000 	strvs	r0, [r1, #-0]
    4994:	00004101 	andeq	r4, r0, r1, lsl #2
    4998:	00500100 	subseq	r0, r0, r0, lsl #2
    499c:	001cfd1b 	andseq	pc, ip, fp, lsl sp	; <UNPREDICTABLE>
    49a0:	019d0100 	orrseq	r0, sp, r0, lsl #2
    49a4:	080045f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl, lr}
    49a8:	00000012 	andeq	r0, r0, r2, lsl r0
    49ac:	05a49c01 	streq	r9, [r4, #3073]!	; 0xc01
    49b0:	ff1c0000 			; <UNDEFINED> instruction: 0xff1c0000
    49b4:	0100001d 	tsteq	r0, sp, lsl r0
    49b8:	0372019d 	cmneq	r2, #1073741863	; 0x40000027
    49bc:	50010000 	andpl	r0, r1, r0
    49c0:	001d8c1d 	andseq	r8, sp, sp, lsl ip
    49c4:	019d0100 	orrseq	r0, sp, r0, lsl #2
    49c8:	00000053 	andeq	r0, r0, r3, asr r0
    49cc:	00002807 	andeq	r2, r0, r7, lsl #16
    49d0:	000e7f1c 	andeq	r7, lr, ip, lsl pc
    49d4:	019d0100 	orrseq	r0, sp, r0, lsl #2
    49d8:	000000d6 	ldrdeq	r0, [r0], -r6
    49dc:	1b005201 	blne	191e8 <__Stack_Size+0x18de8>
    49e0:	00001dcb 	andeq	r1, r0, fp, asr #27
    49e4:	0401bc01 	streq	fp, [r1], #-3073	; 0xfffff3ff
    49e8:	16080046 	strne	r0, [r8], -r6, asr #32
    49ec:	01000000 	mrseq	r0, (UNDEF: 0)
    49f0:	0005d99c 	muleq	r5, ip, r9
    49f4:	1dff1c00 	ldclne	12, cr1, [pc]	; 49fc <__Stack_Size+0x45fc>
    49f8:	bc010000 	stclt	0, cr0, [r1], {-0}
    49fc:	00037201 	andeq	r7, r3, r1, lsl #4
    4a00:	1d500100 	ldfnee	f0, [r0, #-0]
    4a04:	00001e17 	andeq	r1, r0, r7, lsl lr
    4a08:	6501bc01 	strvs	fp, [r1, #-3073]	; 0xfffff3ff
    4a0c:	41000000 	mrsmi	r0, (UNDEF: 0)
    4a10:	00000028 	andeq	r0, r0, r8, lsr #32
    4a14:	001ed81b 	andseq	sp, lr, fp, lsl r8
    4a18:	01d50100 	bicseq	r0, r5, r0, lsl #2
    4a1c:	0800461a 	stmdaeq	r0, {r1, r3, r4, r9, sl, lr}
    4a20:	00000016 	andeq	r0, r0, r6, lsl r0
    4a24:	060e9c01 	streq	r9, [lr], -r1, lsl #24
    4a28:	ff1c0000 			; <UNDEFINED> instruction: 0xff1c0000
    4a2c:	0100001d 	tsteq	r0, sp, lsl r0
    4a30:	037201d5 	cmneq	r2, #1073741877	; 0x40000035
    4a34:	50010000 	andpl	r0, r1, r0
    4a38:	001cf01d 	andseq	pc, ip, sp, lsl r0	; <UNPREDICTABLE>
    4a3c:	01d50100 	bicseq	r0, r5, r0, lsl #2
    4a40:	00000053 	andeq	r0, r0, r3, asr r0
    4a44:	00002862 	andeq	r2, r0, r2, ror #16
    4a48:	1e591b00 	vnmlsne.f64	d17, d9, d0
    4a4c:	ea010000 	b	44a54 <__Stack_Size+0x44654>
    4a50:	00463001 	subeq	r3, r6, r1
    4a54:	00001808 	andeq	r1, r0, r8, lsl #16
    4a58:	419c0100 	orrsmi	r0, ip, r0, lsl #2
    4a5c:	1c000006 	stcne	0, cr0, [r0], {6}
    4a60:	00001dff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4a64:	7201ea01 	andvc	lr, r1, #4096	; 0x1000
    4a68:	01000003 	tsteq	r0, r3
    4a6c:	0e7f1c50 	mrceq	12, 3, r1, cr15, cr0, {2}
    4a70:	ea010000 	b	44a78 <__Stack_Size+0x44678>
    4a74:	0000d601 	andeq	sp, r0, r1, lsl #12
    4a78:	00510100 	subseq	r0, r1, r0, lsl #2
    4a7c:	001d4a1b 	andseq	r4, sp, fp, lsl sl
    4a80:	020a0100 	andeq	r0, sl, #0, 2
    4a84:	08004648 	stmdaeq	r0, {r3, r6, r9, sl, lr}
    4a88:	00000016 	andeq	r0, r0, r6, lsl r0
    4a8c:	06769c01 	ldrbteq	r9, [r6], -r1, lsl #24
    4a90:	ff1c0000 			; <UNDEFINED> instruction: 0xff1c0000
    4a94:	0100001d 	tsteq	r0, sp, lsl r0
    4a98:	0372020a 	cmneq	r2, #-1610612736	; 0xa0000000
    4a9c:	50010000 	andpl	r0, r1, r0
    4aa0:	001ca11d 	andseq	sl, ip, sp, lsl r1
    4aa4:	020a0100 	andeq	r0, sl, #0, 2
    4aa8:	00000053 	andeq	r0, r0, r3, asr r0
    4aac:	00002883 	andeq	r2, r0, r3, lsl #17
    4ab0:	1e7f1b00 	vaddne.f64	d17, d15, d0
    4ab4:	1f010000 	svcne	0x00010000
    4ab8:	00465e02 	subeq	r5, r6, r2, lsl #28
    4abc:	00001808 	andeq	r1, r0, r8, lsl #16
    4ac0:	a99c0100 	ldmibge	ip, {r8}
    4ac4:	1c000006 	stcne	0, cr0, [r0], {6}
    4ac8:	00001dff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4acc:	72021f01 	andvc	r1, r2, #1, 30
    4ad0:	01000003 	tsteq	r0, r3
    4ad4:	0e7f1c50 	mrceq	12, 3, r1, cr15, cr0, {2}
    4ad8:	1f010000 	svcne	0x00010000
    4adc:	0000d602 	andeq	sp, r0, r2, lsl #12
    4ae0:	00510100 	subseq	r0, r1, r0, lsl #2
    4ae4:	000bdf1b 	andeq	sp, fp, fp, lsl pc
    4ae8:	023b0100 	eorseq	r0, fp, #0, 2
    4aec:	08004676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, lr}
    4af0:	00000008 	andeq	r0, r0, r8
    4af4:	06de9c01 	ldrbeq	r9, [lr], r1, lsl #24
    4af8:	ff1c0000 			; <UNDEFINED> instruction: 0xff1c0000
    4afc:	0100001d 	tsteq	r0, sp, lsl r0
    4b00:	0372023b 	cmneq	r2, #-1342177277	; 0xb0000003
    4b04:	50010000 	andpl	r0, r1, r0
    4b08:	000ffa1d 	andeq	pc, pc, sp, lsl sl	; <UNPREDICTABLE>
    4b0c:	023b0100 	eorseq	r0, fp, #0, 2
    4b10:	00000053 	andeq	r0, r0, r3, asr r0
    4b14:	000028a4 	andeq	r2, r0, r4, lsr #17
    4b18:	0da21f00 	stceq	15, cr1, [r2]
    4b1c:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    4b20:	00005302 	andeq	r5, r0, r2, lsl #6
    4b24:	00467e00 	subeq	r7, r6, r0, lsl #28
    4b28:	00000808 	andeq	r0, r0, r8, lsl #16
    4b2c:	099c0100 	ldmibeq	ip, {r8}
    4b30:	1d000007 	stcne	0, cr0, [r0, #-28]	; 0xffffffe4
    4b34:	00001dff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4b38:	72024e01 	andvc	r4, r2, #1, 28
    4b3c:	c5000003 	strgt	r0, [r0, #-3]
    4b40:	00000028 	andeq	r0, r0, r8, lsr #32
    4b44:	001def1b 	andseq	lr, sp, fp, lsl pc
    4b48:	02600100 	rsbeq	r0, r0, #0, 2
    4b4c:	08004686 	stmdaeq	r0, {r1, r2, r7, r9, sl, lr}
    4b50:	0000000c 	andeq	r0, r0, ip
    4b54:	072e9c01 	streq	r9, [lr, -r1, lsl #24]!
    4b58:	ff1c0000 			; <UNDEFINED> instruction: 0xff1c0000
    4b5c:	0100001d 	tsteq	r0, sp, lsl r0
    4b60:	03720260 	cmneq	r2, #96, 4
    4b64:	50010000 	andpl	r0, r1, r0
    4b68:	1ddc1b00 	vldrne	d17, [ip]
    4b6c:	73010000 	movwvc	r0, #4096	; 0x1000
    4b70:	00469202 	subeq	r9, r6, r2, lsl #4
    4b74:	00001208 	andeq	r1, r0, r8, lsl #4
    4b78:	639c0100 	orrsvs	r0, ip, #0, 2
    4b7c:	1c000007 	stcne	0, cr0, [r0], {7}
    4b80:	00001dff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4b84:	72027301 	andvc	r7, r2, #67108864	; 0x4000000
    4b88:	01000003 	tsteq	r0, r3
    4b8c:	1d3a1d50 	ldcne	13, cr1, [sl, #-320]!	; 0xfffffec0
    4b90:	73010000 	movwvc	r0, #4096	; 0x1000
    4b94:	00006502 	andeq	r6, r0, r2, lsl #10
    4b98:	0028e600 	eoreq	lr, r8, r0, lsl #12
    4b9c:	8e1b0000 	cdphi	0, 1, cr0, cr11, cr0, {0}
    4ba0:	0100001c 	tsteq	r0, ip, lsl r0
    4ba4:	46a40289 	strtmi	r0, [r4], r9, lsl #5
    4ba8:	00120800 	andseq	r0, r2, r0, lsl #16
    4bac:	9c010000 	stcls	0, cr0, [r1], {-0}
    4bb0:	00000798 	muleq	r0, r8, r7
    4bb4:	001dff1c 	andseq	pc, sp, ip, lsl pc	; <UNPREDICTABLE>
    4bb8:	02890100 	addeq	r0, r9, #0, 2
    4bbc:	00000372 	andeq	r0, r0, r2, ror r3
    4bc0:	eb1d5001 	bl	758bcc <__Stack_Size+0x7587cc>
    4bc4:	0100001e 	tsteq	r0, lr, lsl r0
    4bc8:	00650289 	rsbeq	r0, r5, r9, lsl #5
    4bcc:	29070000 	stmdbcs	r7, {}	; <UNPREDICTABLE>
    4bd0:	1b000000 	blne	4bd8 <__Stack_Size+0x47d8>
    4bd4:	00001eb5 			; <UNDEFINED> instruction: 0x00001eb5
    4bd8:	b6029f01 	strlt	r9, [r2], -r1, lsl #30
    4bdc:	18080046 	stmdane	r8, {r1, r2, r6}
    4be0:	01000000 	mrseq	r0, (UNDEF: 0)
    4be4:	0007cb9c 	muleq	r7, ip, fp
    4be8:	1dff1c00 	ldclne	12, cr1, [pc]	; 4bf0 <__Stack_Size+0x47f0>
    4bec:	9f010000 	svcls	0x00010000
    4bf0:	00037202 	andeq	r7, r3, r2, lsl #4
    4bf4:	1c500100 	ldfnee	f0, [r0], {-0}
    4bf8:	00000e7f 	andeq	r0, r0, pc, ror lr
    4bfc:	d6029f01 	strle	r9, [r2], -r1, lsl #30
    4c00:	01000000 	mrseq	r0, (UNDEF: 0)
    4c04:	9e1b0051 	mrcls	0, 0, r0, cr11, cr1, {2}
    4c08:	0100001e 	tsteq	r0, lr, lsl r0
    4c0c:	46ce02bc 			; <UNDEFINED> instruction: 0x46ce02bc
    4c10:	00180800 	andseq	r0, r8, r0, lsl #16
    4c14:	9c010000 	stcls	0, cr0, [r1], {-0}
    4c18:	000007fe 	strdeq	r0, [r0], -lr
    4c1c:	001dff1c 	andseq	pc, sp, ip, lsl pc	; <UNPREDICTABLE>
    4c20:	02bc0100 	adcseq	r0, ip, #0, 2
    4c24:	00000372 	andeq	r0, r0, r2, ror r3
    4c28:	7f1c5001 	svcvc	0x001c5001
    4c2c:	0100000e 	tsteq	r0, lr
    4c30:	00d602bc 	ldrheq	r0, [r6], #44	; 0x2c
    4c34:	51010000 	mrspl	r0, (UNDEF: 1)
    4c38:	1cd31b00 	vldmiane	r3, {d17-d16}
    4c3c:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    4c40:	0046e602 	subeq	lr, r6, r2, lsl #12
    4c44:	00001808 	andeq	r1, r0, r8, lsl #16
    4c48:	319c0100 	orrscc	r0, ip, r0, lsl #2
    4c4c:	1c000008 	stcne	0, cr0, [r0], {8}
    4c50:	00001dff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4c54:	7202d901 	andvc	sp, r2, #16384	; 0x4000
    4c58:	01000003 	tsteq	r0, r3
    4c5c:	0e7f1c50 	mrceq	12, 3, r1, cr15, cr0, {2}
    4c60:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    4c64:	0000d602 	andeq	sp, r0, r2, lsl #12
    4c68:	00510100 	subseq	r0, r1, r0, lsl #2
    4c6c:	001e3c1b 	andseq	r3, lr, fp, lsl ip
    4c70:	02f80100 	rscseq	r0, r8, #0, 2
    4c74:	080046fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, lr}
    4c78:	00000016 	andeq	r0, r0, r6, lsl r0
    4c7c:	08669c01 	stmdaeq	r6!, {r0, sl, fp, ip, pc}^
    4c80:	ff1c0000 			; <UNDEFINED> instruction: 0xff1c0000
    4c84:	0100001d 	tsteq	r0, sp, lsl r0
    4c88:	037202f8 	cmneq	r2, #248, 4	; 0x8000000f
    4c8c:	50010000 	andpl	r0, r1, r0
    4c90:	001d0a1d 	andseq	r0, sp, sp, lsl sl
    4c94:	02f80100 	rscseq	r0, r8, #0, 2
    4c98:	00000053 	andeq	r0, r0, r3, asr r0
    4c9c:	00002928 	andeq	r2, r0, r8, lsr #18
    4ca0:	1e711b00 	vaddne.f64	d17, d1, d0
    4ca4:	0d010000 	stceq	0, cr0, [r1, #-0]
    4ca8:	00471403 	subeq	r1, r7, r3, lsl #8
    4cac:	00001808 	andeq	r1, r0, r8, lsl #16
    4cb0:	999c0100 	ldmibls	ip, {r8}
    4cb4:	1c000008 	stcne	0, cr0, [r0], {8}
    4cb8:	00001dff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4cbc:	72030d01 	andvc	r0, r3, #1, 26	; 0x40
    4cc0:	01000003 	tsteq	r0, r3
    4cc4:	0e7f1c50 	mrceq	12, 3, r1, cr15, cr0, {2}
    4cc8:	0d010000 	stceq	0, cr0, [r1, #-0]
    4ccc:	0000d603 	andeq	sp, r0, r3, lsl #12
    4cd0:	00510100 	subseq	r0, r1, r0, lsl #2
    4cd4:	000cd21f 	andeq	sp, ip, pc, lsl r2
    4cd8:	03350100 	teqeq	r5, #0, 2
    4cdc:	000000ab 	andeq	r0, r0, fp, lsr #1
    4ce0:	0800472c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, lr}
    4ce4:	0000000c 	andeq	r0, r0, ip
    4ce8:	08e29c01 	stmiaeq	r2!, {r0, sl, fp, ip, pc}^
    4cec:	ff1d0000 			; <UNDEFINED> instruction: 0xff1d0000
    4cf0:	0100001d 	tsteq	r0, sp, lsl r0
    4cf4:	03720335 	cmneq	r2, #-738197504	; 0xd4000000
    4cf8:	29490000 	stmdbcs	r9, {}^	; <UNPREDICTABLE>
    4cfc:	6b1c0000 	blvs	704d04 <__Stack_Size+0x704904>
    4d00:	0100001d 	tsteq	r0, sp, lsl r0
    4d04:	00530335 	subseq	r0, r3, r5, lsr r3
    4d08:	51010000 	mrspl	r0, (UNDEF: 1)
    4d0c:	000f0e1a 	andeq	r0, pc, sl, lsl lr	; <UNPREDICTABLE>
    4d10:	03370100 	teqeq	r7, #0, 2
    4d14:	000000ab 	andeq	r0, r0, fp, lsr #1
    4d18:	0000296a 	andeq	r2, r0, sl, ror #18
    4d1c:	1e2c1b00 	vmulne.f64	d1, d12, d0
    4d20:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    4d24:	00473803 	subeq	r3, r7, r3, lsl #16
    4d28:	00000808 	andeq	r0, r0, r8, lsl #16
    4d2c:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    4d30:	1c000009 	stcne	0, cr0, [r0], {9}
    4d34:	00001dff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4d38:	72036901 	andvc	r6, r3, #16384	; 0x4000
    4d3c:	01000003 	tsteq	r0, r3
    4d40:	1d6b1d50 	stclne	13, cr1, [fp, #-320]!	; 0xfffffec0
    4d44:	69010000 	stmdbvs	r1, {}	; <UNPREDICTABLE>
    4d48:	00005303 	andeq	r5, r0, r3, lsl #6
    4d4c:	00299200 	eoreq	r9, r9, r0, lsl #4
    4d50:	7e1f0000 	cdpvc	0, 1, cr0, cr15, cr0, {0}
    4d54:	0100000d 	tsteq	r0, sp
    4d58:	00b6038a 	adcseq	r0, r6, sl, lsl #7
    4d5c:	47400000 	strbmi	r0, [r0, -r0]
    4d60:	00400800 	subeq	r0, r0, r0, lsl #16
    4d64:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d68:	00000992 	muleq	r0, r2, r9
    4d6c:	001dff1d 	andseq	pc, sp, sp, lsl pc	; <UNPREDICTABLE>
    4d70:	038a0100 	orreq	r0, sl, #0, 2
    4d74:	00000372 	andeq	r0, r0, r2, ror r3
    4d78:	000029b3 			; <UNDEFINED> instruction: 0x000029b3
    4d7c:	001ce71d 	andseq	lr, ip, sp, lsl r7
    4d80:	038a0100 	orreq	r0, sl, #0, 2
    4d84:	00000053 	andeq	r0, r0, r3, asr r0
    4d88:	000029ed 	andeq	r2, r0, sp, ror #19
    4d8c:	001e251a 	andseq	r2, lr, sl, lsl r5
    4d90:	038c0100 	orreq	r0, ip, #0, 2
    4d94:	00000041 	andeq	r0, r0, r1, asr #32
    4d98:	00002a19 	andeq	r2, r0, r9, lsl sl
    4d9c:	001f061a 	andseq	r0, pc, sl, lsl r6	; <UNPREDICTABLE>
    4da0:	038c0100 	orreq	r0, ip, #0, 2
    4da4:	00000041 	andeq	r0, r0, r1, asr #32
    4da8:	00002a7a 	andeq	r2, r0, sl, ror sl
    4dac:	001f3f1a 	andseq	r3, pc, sl, lsl pc	; <UNPREDICTABLE>
    4db0:	038c0100 	orreq	r0, ip, #0, 2
    4db4:	00000041 	andeq	r0, r0, r1, asr #32
    4db8:	00002ac2 	andeq	r2, r0, r2, asr #21
    4dbc:	000f0e1a 	andeq	r0, pc, sl, lsl lr	; <UNPREDICTABLE>
    4dc0:	038d0100 	orreq	r0, sp, #0, 2
    4dc4:	000000b6 	strheq	r0, [r0], -r6
    4dc8:	00002ae1 	andeq	r2, r0, r1, ror #21
    4dcc:	1d221b00 	vstmdbne	r2!, {d1-d0}
    4dd0:	da010000 	ble	44dd8 <__Stack_Size+0x449d8>
    4dd4:	00478003 	subeq	r8, r7, r3
    4dd8:	00000e08 	andeq	r0, r0, r8, lsl #28
    4ddc:	e39c0100 	orrs	r0, ip, #0, 2
    4de0:	1c000009 	stcne	0, cr0, [r0], {9}
    4de4:	00001dff 	strdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    4de8:	7203da01 	andvc	sp, r3, #4096	; 0x1000
    4dec:	01000003 	tsteq	r0, r3
    4df0:	1ce71d50 	stclne	13, cr1, [r7], #320	; 0x140
    4df4:	da010000 	ble	44dfc <__Stack_Size+0x449fc>
    4df8:	00005303 	andeq	r5, r0, r3, lsl #6
    4dfc:	002b0000 	eoreq	r0, fp, r0
    4e00:	1e251a00 	vmulne.f32	s2, s10, s0
    4e04:	dc010000 	stcle	0, cr0, [r1], {-0}
    4e08:	00005303 	andeq	r5, r0, r3, lsl #6
    4e0c:	002b2100 	eoreq	r2, fp, r0, lsl #2
    4e10:	1f062000 	svcne	0x00062000
    4e14:	dc010000 	stcle	0, cr0, [r1], {-0}
    4e18:	00005303 	andeq	r5, r0, r3, lsl #6
    4e1c:	20210000 	eorcs	r0, r1, r0
    4e20:	05000012 	streq	r0, [r0, #-18]	; 0xffffffee
    4e24:	09fa0114 	ldmibeq	sl!, {r2, r4, r8}^
    4e28:	41220000 	teqmi	r2, r0
    4e2c:	22000000 	andcs	r0, r0, #0
    4e30:	000000d6 	ldrdeq	r0, [r0], -r6
    4e34:	18792100 	ldmdane	r9!, {r8, sp}^
    4e38:	15050000 	strne	r0, [r5, #-0]
    4e3c:	000a1101 	andeq	r1, sl, r1, lsl #2
    4e40:	00412200 	subeq	r2, r1, r0, lsl #4
    4e44:	d6220000 	strtle	r0, [r2], -r0
    4e48:	00000000 	andeq	r0, r0, r0
    4e4c:	001b2b21 	andseq	r2, fp, r1, lsr #22
    4e50:	01100500 	tsteq	r0, r0, lsl #10
    4e54:	00000a23 	andeq	r0, r0, r3, lsr #20
    4e58:	000a2322 	andeq	r2, sl, r2, lsr #6
    4e5c:	04150000 	ldreq	r0, [r5], #-0
    4e60:	00000297 	muleq	r0, r7, r2
    4e64:	00008e00 	andeq	r8, r0, r0, lsl #28
    4e68:	e8000200 	stmda	r0, {r9}
    4e6c:	04000014 	streq	r0, [r0], #-20	; 0xffffffec
    4e70:	00103401 	andseq	r3, r0, r1, lsl #8
    4e74:	00479000 	subeq	r9, r7, r0
    4e78:	0047fe08 	subeq	pc, r7, r8, lsl #28
    4e7c:	6d747308 	ldclvs	3, cr7, [r4, #-32]!	; 0xffffffe0
    4e80:	31663233 	cmncc	r6, r3, lsr r2
    4e84:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    4e88:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    4e8c:	632f6372 	teqvs	pc, #-939524095	; 0xc8000001
    4e90:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
    4e94:	5f336d78 	svcpl	0x00336d78
    4e98:	7263616d 	rsbvc	r6, r3, #1073741851	; 0x4000001b
    4e9c:	00732e6f 	rsbseq	r2, r3, pc, ror #28
    4ea0:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
    4ea4:	4d2f7372 	stcmi	3, cr7, [pc, #-456]!	; 4ce4 <__Stack_Size+0x48e4>
    4ea8:	47687461 	strbmi	r7, [r8, -r1, ror #8]!
    4eac:	636c6572 	cmnvs	ip, #478150656	; 0x1c800000
    4eb0:	6f442f6b 	svcvs	0x00442f6b
    4eb4:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
    4eb8:	2f73746e 	svccs	0x0073746e
    4ebc:	2f746967 	svccs	0x00746967
    4ec0:	5f336d43 	svcpl	0x00336d43
    4ec4:	6b736174 	blvs	1cdd49c <__Stack_Size+0x1cdd09c>
    4ec8:	68572f31 	ldmdavs	r7, {r0, r4, r5, r8, r9, sl, fp, sp}^
    4ecc:	656c6565 	strbvs	r6, [ip, #-1381]!	; 0xfffffa9b
    4ed0:	626f5264 	rsbvs	r5, pc, #100, 4	; 0x40000006
    4ed4:	6552746f 	ldrbvs	r7, [r2, #-1135]	; 0xfffffb91
    4ed8:	65746f6d 	ldrbvs	r6, [r4, #-3949]!	; 0xfffff093
    4edc:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
    4ee0:	566c6f72 	uqsub16pl	r6, ip, r2
    4ee4:	4e470031 	mcrmi	0, 2, r0, cr7, cr1, {1}
    4ee8:	53412055 	movtpl	r2, #4181	; 0x1055
    4eec:	322e3220 	eorcc	r3, lr, #32, 4
    4ef0:	31352e34 	teqcc	r5, r4, lsr lr
    4ef4:	13800100 	orrne	r0, r0, #0, 2
    4ef8:	04000001 	streq	r0, [r0], #-1
    4efc:	0014fc00 	andseq	pc, r4, r0, lsl #24
    4f00:	e7010400 	str	r0, [r1, -r0, lsl #8]
    4f04:	01000000 	mrseq	r0, (UNDEF: 0)
    4f08:	00001f82 	andeq	r1, r0, r2, lsl #31
    4f0c:	00000134 	andeq	r0, r0, r4, lsr r1
    4f10:	08004800 	stmdaeq	r0, {fp, lr}
    4f14:	00000050 	andeq	r0, r0, r0, asr r0
    4f18:	000010d8 	ldrdeq	r1, [r0], -r8
    4f1c:	42050402 	andmi	r0, r5, #33554432	; 0x2000000
    4f20:	02000002 	andeq	r0, r0, #2
    4f24:	017a0502 	cmneq	sl, r2, lsl #10
    4f28:	01020000 	mrseq	r0, (UNDEF: 2)
    4f2c:	00009306 	andeq	r9, r0, r6, lsl #6
    4f30:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4f34:	000000b9 	strheq	r0, [r0], -r9
    4f38:	cb070202 	blgt	1c5748 <__Stack_Size+0x1c5348>
    4f3c:	02000000 	andeq	r0, r0, #0
    4f40:	00910801 	addseq	r0, r1, r1, lsl #16
    4f44:	04020000 	streq	r0, [r2], #-0
    4f48:	00020407 	andeq	r0, r2, r7, lsl #8
    4f4c:	1f570300 	svcne	0x00570300
    4f50:	91010000 	mrsls	r0, (UNDEF: 1)
    4f54:	08004800 	stmdaeq	r0, {fp, lr}
    4f58:	00000050 	andeq	r0, r0, r0, asr r0
    4f5c:	00939c01 	addseq	r9, r3, r1, lsl #24
    4f60:	b4040000 	strlt	r0, [r4], #-0
    4f64:	0100001f 	tsteq	r0, pc, lsl r0
    4f68:	00009393 	muleq	r0, r3, r3
    4f6c:	002b4800 	eoreq	r4, fp, r0, lsl #16
    4f70:	1f650400 	svcne	0x00650400
    4f74:	93010000 	movwls	r0, #4096	; 0x1000
    4f78:	00000093 	muleq	r0, r3, r0
    4f7c:	00002b77 	andeq	r2, r0, r7, ror fp
    4f80:	00483405 	subeq	r3, r8, r5, lsl #8
    4f84:	00010408 	andeq	r0, r1, r8, lsl #8
    4f88:	04060000 	streq	r0, [r6], #-0
    4f8c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4f90:	001f6d07 	andseq	r6, pc, r7, lsl #26
    4f94:	3a190100 	bcc	64539c <__Stack_Size+0x644f9c>
    4f98:	07000000 	streq	r0, [r0, -r0]
    4f9c:	00001f50 	andeq	r1, r0, r0, asr pc
    4fa0:	003a1b01 	eorseq	r1, sl, r1, lsl #22
    4fa4:	7b070000 	blvc	1c4fac <__Stack_Size+0x1c4bac>
    4fa8:	0100001f 	tsteq	r0, pc, lsl r0
    4fac:	00003a1d 	andeq	r3, r0, sp, lsl sl
    4fb0:	1fbb0700 	svcne	0x00bb0700
    4fb4:	20010000 	andcs	r0, r1, r0
    4fb8:	0000003a 	andeq	r0, r0, sl, lsr r0
    4fbc:	001f7507 	andseq	r7, pc, r7, lsl #10
    4fc0:	3a220100 	bcc	8853c8 <__Stack_Size+0x884fc8>
    4fc4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4fc8:	00001f48 	andeq	r1, r0, r8, asr #30
    4fcc:	e7092501 	str	r2, [r9, -r1, lsl #10]
    4fd0:	e7000000 	str	r0, [r0, -r0]
    4fd4:	0a000000 	beq	4fdc <__Stack_Size+0x4bdc>
    4fd8:	0000004f 	andeq	r0, r0, pc, asr #32
    4fdc:	0406004c 	streq	r0, [r6], #-76	; 0xffffffb4
    4fe0:	000000ed 	andeq	r0, r0, sp, ror #1
    4fe4:	1fa70c0b 	svcne	0x00a70c0b
    4fe8:	39010000 	stmdbcc	r1, {}	; <UNPREDICTABLE>
    4fec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    4ff0:	30000305 	andcc	r0, r0, r5, lsl #6
    4ff4:	d70d0800 	strle	r0, [sp, -r0, lsl #16]
    4ff8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    4ffc:	000001a3 	andeq	r0, r0, r3, lsr #3
    5000:	010f2c01 	tsteq	pc, r1, lsl #24
    5004:	040f0000 	streq	r0, [pc], #-0	; 500c <__Stack_Size+0x4c0c>
    5008:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xfffff4f2
       c:	10011117 	andne	r1, r1, r7, lsl r1
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013
      40:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
      44:	0b3a0e03 	bleq	e83858 <__Stack_Size+0xe83458>
      48:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
      4c:	01111349 	tsteq	r1, r9, asr #6
      50:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      54:	01194297 			; <UNDEFINED> instruction: 0x01194297
      58:	07000013 	smladeq	r0, r3, r0, r0
      5c:	00018289 	andeq	r8, r1, r9, lsl #5
      60:	13310111 	teqne	r1, #1073741828	; 0x40000004
      64:	89080000 	stmdbhi	r8, {}	; <UNPREDICTABLE>
      68:	11010182 	smlabbne	r1, r2, r1, r0
      6c:	01133101 	tsteq	r3, r1, lsl #2
      70:	09000013 	stmdbeq	r0, {r0, r1, r4}
      74:	0001828a 	andeq	r8, r1, sl, lsl #5
      78:	42911802 	addsmi	r1, r1, #131072	; 0x20000
      7c:	0a000018 	beq	e4 <_Minimum_Stack_Size-0x1c>
      80:	01018289 	smlabbeq	r1, r9, r2, r8
      84:	13310111 	teqne	r1, #1073741828	; 0x40000004
      88:	240b0000 	strcs	r0, [fp], #-0
      8c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      90:	0008030b 	andeq	r0, r8, fp, lsl #6
      94:	002e0c00 	eoreq	r0, lr, r0, lsl #24
      98:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      9c:	0b3b0b3a 	bleq	ec2d8c <__Stack_Size+0xec298c>
      a0:	01111927 	tsteq	r1, r7, lsr #18
      a4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      a8:	00194297 	mulseq	r9, r7, r2
      ac:	00340d00 	eorseq	r0, r4, r0, lsl #26
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      b8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
      bc:	010e0000 	mrseq	r0, (UNDEF: 14)
      c0:	01134901 	tsteq	r3, r1, lsl #18
      c4:	0f000013 	svceq	0x00000013
      c8:	13490021 	movtne	r0, #36897	; 0x9021
      cc:	00000b2f 	andeq	r0, r0, pc, lsr #22
      d0:	03003410 	movweq	r3, #1040	; 0x410
      d4:	3b0b3a0e 	blcc	2ce914 <__Stack_Size+0x2ce514>
      d8:	3f13490b 	svccc	0x0013490b
      dc:	00180219 	andseq	r0, r8, r9, lsl r2
      e0:	00341100 	eorseq	r1, r4, r0, lsl #2
      e4:	0b3a0803 	bleq	e820f8 <__Stack_Size+0xe81cf8>
      e8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      ec:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
      f0:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
      f4:	03193f00 	tsteq	r9, #0, 30
      f8:	3b0b3a0e 	blcc	2ce938 <__Stack_Size+0x2ce538>
      fc:	3c19270b 	ldccc	7, cr2, [r9], {11}
     100:	13000019 	movwne	r0, #25
     104:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     108:	0b3a0e03 	bleq	e8391c <__Stack_Size+0xe8351c>
     10c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     110:	1301193c 	movwne	r1, #6460	; 0x193c
     114:	05140000 	ldreq	r0, [r4, #-0]
     118:	00134900 	andseq	r4, r3, r0, lsl #18
     11c:	000f1500 	andeq	r1, pc, r0, lsl #10
     120:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     124:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
     128:	03193f01 	tsteq	r9, #1, 30
     12c:	3b0b3a0e 	blcc	2ce96c <__Stack_Size+0x2ce56c>
     130:	3c19270b 	ldccc	7, cr2, [r9], {11}
     134:	00000019 	andeq	r0, r0, r9, lsl r0
     138:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     13c:	030b130e 	movweq	r1, #45838	; 0xb30e
     140:	110e1b0e 	tstne	lr, lr, lsl #22
     144:	10061201 	andne	r1, r6, r1, lsl #4
     148:	02000017 	andeq	r0, r0, #23
     14c:	0b0b0024 	bleq	2c01e4 <__Stack_Size+0x2bfde4>
     150:	0e030b3e 	vmoveq.16	d3[0], r0
     154:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
     158:	03193f00 	tsteq	r9, #0, 30
     15c:	3b0b3a0e 	blcc	2ce99c <__Stack_Size+0x2ce59c>
     160:	1119270b 	tstne	r9, fp, lsl #14
     164:	40061201 	andmi	r1, r6, r1, lsl #4
     168:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     16c:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
     170:	03193f01 	tsteq	r9, #1, 30
     174:	3b0b3a0e 	blcc	2ce9b4 <__Stack_Size+0x2ce5b4>
     178:	1119270b 	tstne	r9, fp, lsl #14
     17c:	40061201 	andmi	r1, r6, r1, lsl #4
     180:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     184:	00001301 	andeq	r1, r0, r1, lsl #6
     188:	3f012e05 	svccc	0x00012e05
     18c:	3a0e0319 	bcc	380df8 <__Stack_Size+0x3809f8>
     190:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     194:	01193c13 	tsteq	r9, r3, lsl ip
     198:	06000013 			; <UNDEFINED> instruction: 0x06000013
     19c:	00000018 	andeq	r0, r0, r8, lsl r0
     1a0:	01828907 	orreq	r8, r2, r7, lsl #18
     1a4:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
     1a8:	13311942 	teqne	r1, #1081344	; 0x108000
     1ac:	24080000 	strcs	r0, [r8], #-0
     1b0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     1b4:	0008030b 	andeq	r0, r8, fp, lsl #6
     1b8:	002e0900 	eoreq	r0, lr, r0, lsl #18
     1bc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1c0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1c4:	01111927 	tsteq	r1, r7, lsr #18
     1c8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     1cc:	00194297 	mulseq	r9, r7, r2
     1d0:	012e0a00 	teqeq	lr, r0, lsl #20
     1d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     1dc:	01111927 	tsteq	r1, r7, lsr #18
     1e0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     1e4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     1e8:	0b000013 	bleq	23c <_Minimum_Stack_Size+0x13c>
     1ec:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     1f0:	0b3a0e03 	bleq	e83a04 <__Stack_Size+0xe83604>
     1f4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     1f8:	0000193c 	andeq	r1, r0, ip, lsr r9
     1fc:	01110100 	tsteq	r1, r0, lsl #2
     200:	0b130e25 	bleq	4c3a9c <__Stack_Size+0x4c369c>
     204:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     208:	06120111 			; <UNDEFINED> instruction: 0x06120111
     20c:	00001710 	andeq	r1, r0, r0, lsl r7
     210:	0b002402 	bleq	9220 <__Stack_Size+0x8e20>
     214:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     218:	0300000e 	movweq	r0, #14
     21c:	08030016 	stmdaeq	r3, {r1, r2, r4}
     220:	0b3b0b3a 	bleq	ec2f10 <__Stack_Size+0xec2b10>
     224:	00001349 	andeq	r1, r0, r9, asr #6
     228:	03001604 	movweq	r1, #1540	; 0x604
     22c:	3b0b3a0e 	blcc	2cea6c <__Stack_Size+0x2ce66c>
     230:	0013490b 	andseq	r4, r3, fp, lsl #18
     234:	00350500 	eorseq	r0, r5, r0, lsl #10
     238:	00001349 	andeq	r1, r0, r9, asr #6
     23c:	0b010406 	bleq	4125c <__Stack_Size+0x40e5c>
     240:	3b0b3a0b 	blcc	2cea74 <__Stack_Size+0x2ce674>
     244:	0013010b 	andseq	r0, r3, fp, lsl #2
     248:	00280700 	eoreq	r0, r8, r0, lsl #14
     24c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     250:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     254:	1c080300 	stcne	3, cr0, [r8], {-0}
     258:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     25c:	0b0b0113 	bleq	2c06b0 <__Stack_Size+0x2c02b0>
     260:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     264:	00001301 	andeq	r1, r0, r1, lsl #6
     268:	03000d0a 	movweq	r0, #3338	; 0xd0a
     26c:	3b0b3a08 	blcc	2cea94 <__Stack_Size+0x2ce694>
     270:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     274:	0b00000b 	bleq	2a8 <_Minimum_Stack_Size+0x1a8>
     278:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     27c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     280:	0b381349 	bleq	e04fac <__Stack_Size+0xe04bac>
     284:	160c0000 	strne	r0, [ip], -r0
     288:	3a0e0300 	bcc	380e90 <__Stack_Size+0x380a90>
     28c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     290:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     294:	0b0b0113 	bleq	2c06e8 <__Stack_Size+0x2c02e8>
     298:	0b3b0b3a 	bleq	ec2f88 <__Stack_Size+0xec2b88>
     29c:	00001301 	andeq	r1, r0, r1, lsl #6
     2a0:	03000d0e 	movweq	r0, #3342	; 0xd0e
     2a4:	3b0b3a0e 	blcc	2ceae4 <__Stack_Size+0x2ce6e4>
     2a8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     2ac:	0f00000b 	svceq	0x0000000b
     2b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     2b4:	0b3a0e03 	bleq	e83ac8 <__Stack_Size+0xe836c8>
     2b8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     2bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     2c4:	00130119 	andseq	r0, r3, r9, lsl r1
     2c8:	00341000 	eorseq	r1, r4, r0
     2cc:	0b3a0e03 	bleq	e83ae0 <__Stack_Size+0xe836e0>
     2d0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2d4:	00001702 	andeq	r1, r0, r2, lsl #14
     2d8:	01828911 	orreq	r8, r2, r1, lsl r9
     2dc:	31011100 	mrscc	r1, (UNDEF: 17)
     2e0:	12000013 	andne	r0, r0, #19
     2e4:	01018289 	smlabbeq	r1, r9, r2, r8
     2e8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     2ec:	00001301 	andeq	r1, r0, r1, lsl #6
     2f0:	01828a13 	orreq	r8, r2, r3, lsl sl
     2f4:	91180200 	tstls	r8, r0, lsl #4
     2f8:	00001842 	andeq	r1, r0, r2, asr #16
     2fc:	01828914 	orreq	r8, r2, r4, lsl r9
     300:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     304:	13311942 	teqne	r1, #1081344	; 0x108000
     308:	00001301 	andeq	r1, r0, r1, lsl #6
     30c:	03003415 	movweq	r3, #1045	; 0x415
     310:	3b0b3a0e 	blcc	2ceb50 <__Stack_Size+0x2ce750>
     314:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     318:	16000018 			; <UNDEFINED> instruction: 0x16000018
     31c:	01018289 	smlabbeq	r1, r9, r2, r8
     320:	13310111 	teqne	r1, #1073741828	; 0x40000004
     324:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
     328:	11010182 	smlabbne	r1, r2, r1, r0
     32c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     330:	00001331 	andeq	r1, r0, r1, lsr r3
     334:	3f002e18 	svccc	0x00002e18
     338:	3a0e0319 	bcc	380fa4 <__Stack_Size+0x380ba4>
     33c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     340:	00193c19 	andseq	r3, r9, r9, lsl ip
     344:	012e1900 	teqeq	lr, r0, lsl #18
     348:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     34c:	0b3b0b3a 	bleq	ec303c <__Stack_Size+0xec2c3c>
     350:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     354:	00001301 	andeq	r1, r0, r1, lsl #6
     358:	4900051a 	stmdbmi	r0, {r1, r3, r4, r8, sl}
     35c:	1b000013 	blne	3b0 <_Minimum_Stack_Size+0x2b0>
     360:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     364:	0b3a0e03 	bleq	e83b78 <__Stack_Size+0xe83778>
     368:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     36c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     370:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     374:	03193f01 	tsteq	r9, #1, 30
     378:	3b0b3a0e 	blcc	2cebb8 <__Stack_Size+0x2ce7b8>
     37c:	3c192705 	ldccc	7, cr2, [r9], {5}
     380:	00130119 	andseq	r0, r3, r9, lsl r1
     384:	012e1d00 	teqeq	lr, r0, lsl #26
     388:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     38c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     390:	13491927 	movtne	r1, #39207	; 0x9927
     394:	1301193c 	movwne	r1, #6460	; 0x193c
     398:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     39c:	03193f00 	tsteq	r9, #0, 30
     3a0:	3b0b3a0e 	blcc	2cebe0 <__Stack_Size+0x2ce7e0>
     3a4:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     3a8:	00193c13 	andseq	r3, r9, r3, lsl ip
     3ac:	000f1f00 	andeq	r1, pc, r0, lsl #30
     3b0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     3b4:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     3b8:	03193f01 	tsteq	r9, #1, 30
     3bc:	3b0b3a0e 	blcc	2cebfc <__Stack_Size+0x2ce7fc>
     3c0:	3c19270b 	ldccc	7, cr2, [r9], {11}
     3c4:	00000019 	andeq	r0, r0, r9, lsl r0
     3c8:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     3cc:	030b130e 	movweq	r1, #45838	; 0xb30e
     3d0:	110e1b0e 	tstne	lr, lr, lsl #22
     3d4:	10061201 	andne	r1, r6, r1, lsl #4
     3d8:	02000017 	andeq	r0, r0, #23
     3dc:	0b0b0024 	bleq	2c0474 <__Stack_Size+0x2c0074>
     3e0:	0e030b3e 	vmoveq.16	d3[0], r0
     3e4:	16030000 	strne	r0, [r3], -r0
     3e8:	3a080300 	bcc	200ff0 <__Stack_Size+0x200bf0>
     3ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3f0:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     3f4:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     3f8:	0b3b0b3a 	bleq	ec30e8 <__Stack_Size+0xec2ce8>
     3fc:	00001349 	andeq	r1, r0, r9, asr #6
     400:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     404:	06000013 			; <UNDEFINED> instruction: 0x06000013
     408:	0b0b0104 	bleq	2c0820 <__Stack_Size+0x2c0420>
     40c:	0b3b0b3a 	bleq	ec30fc <__Stack_Size+0xec2cfc>
     410:	00001301 	andeq	r1, r0, r1, lsl #6
     414:	03002807 	movweq	r2, #2055	; 0x807
     418:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     41c:	00280800 	eoreq	r0, r8, r0, lsl #16
     420:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     424:	13090000 	movwne	r0, #36864	; 0x9000
     428:	3a0b0b01 	bcc	2c3034 <__Stack_Size+0x2c2c34>
     42c:	01053b0b 	tsteq	r5, fp, lsl #22
     430:	0a000013 	beq	484 <__Stack_Size+0x84>
     434:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     438:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     43c:	0b381349 	bleq	e05168 <__Stack_Size+0xe04d68>
     440:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     444:	3a0e0300 	bcc	38104c <__Stack_Size+0x380c4c>
     448:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     44c:	000b3813 	andeq	r3, fp, r3, lsl r8
     450:	00160c00 	andseq	r0, r6, r0, lsl #24
     454:	0b3a0e03 	bleq	e83c68 <__Stack_Size+0xe83868>
     458:	1349053b 	movtne	r0, #38203	; 0x953b
     45c:	130d0000 	movwne	r0, #53248	; 0xd000
     460:	3a0b0b01 	bcc	2c306c <__Stack_Size+0x2c2c6c>
     464:	010b3b0b 	tsteq	fp, fp, lsl #22
     468:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     46c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     470:	0b3b0b3a 	bleq	ec3160 <__Stack_Size+0xec2d60>
     474:	0b381349 	bleq	e051a0 <__Stack_Size+0xe04da0>
     478:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     47c:	03193f01 	tsteq	r9, #1, 30
     480:	3b0b3a0e 	blcc	2cecc0 <__Stack_Size+0x2ce8c0>
     484:	1119270b 	tstne	r9, fp, lsl #14
     488:	40061201 	andmi	r1, r6, r1, lsl #4
     48c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     490:	00001301 	andeq	r1, r0, r1, lsl #6
     494:	03000510 	movweq	r0, #1296	; 0x510
     498:	3b0b3a0e 	blcc	2cecd8 <__Stack_Size+0x2ce8d8>
     49c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     4a0:	11000017 	tstne	r0, r7, lsl r0
     4a4:	01018289 	smlabbeq	r1, r9, r2, r8
     4a8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     4ac:	00001301 	andeq	r1, r0, r1, lsl #6
     4b0:	01828a12 	orreq	r8, r2, r2, lsl sl
     4b4:	91180200 	tstls	r8, r0, lsl #4
     4b8:	00001842 	andeq	r1, r0, r2, asr #16
     4bc:	01828913 	orreq	r8, r2, r3, lsl r9
     4c0:	31011101 	tstcc	r1, r1, lsl #2
     4c4:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     4c8:	00018289 	andeq	r8, r1, r9, lsl #5
     4cc:	13310111 	teqne	r1, #1073741828	; 0x40000004
     4d0:	0f150000 	svceq	0x00150000
     4d4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     4d8:	16000013 			; <UNDEFINED> instruction: 0x16000013
     4dc:	08030005 	stmdaeq	r3, {r0, r2}
     4e0:	0b3b0b3a 	bleq	ec31d0 <__Stack_Size+0xec2dd0>
     4e4:	17021349 	strne	r1, [r2, -r9, asr #6]
     4e8:	34170000 	ldrcc	r0, [r7], #-0
     4ec:	3a080300 	bcc	2010f4 <__Stack_Size+0x200cf4>
     4f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4f4:	00170213 	andseq	r0, r7, r3, lsl r2
     4f8:	00241800 	eoreq	r1, r4, r0, lsl #16
     4fc:	0b3e0b0b 	bleq	f83130 <__Stack_Size+0xf82d30>
     500:	00000803 	andeq	r0, r0, r3, lsl #16
     504:	01828919 	orreq	r8, r2, r9, lsl r9
     508:	95011100 	strls	r1, [r1, #-256]	; 0xffffff00
     50c:	13311942 	teqne	r1, #1081344	; 0x108000
     510:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
     514:	03193f01 	tsteq	r9, #1, 30
     518:	3b0b3a0e 	blcc	2ced58 <__Stack_Size+0x2ce958>
     51c:	2019270b 	andscs	r2, r9, fp, lsl #14
     520:	0013010b 	andseq	r0, r3, fp, lsl #2
     524:	00051b00 	andeq	r1, r5, r0, lsl #22
     528:	0b3a0e03 	bleq	e83d3c <__Stack_Size+0xe8393c>
     52c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     530:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     534:	11133101 	tstne	r3, r1, lsl #2
     538:	40061201 	andmi	r1, r6, r1, lsl #4
     53c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     540:	00001301 	andeq	r1, r0, r1, lsl #6
     544:	3100051d 	tstcc	r0, sp, lsl r5
     548:	00170213 	andseq	r0, r7, r3, lsl r2
     54c:	82891e00 	addhi	r1, r9, #0, 28
     550:	01110101 	tsteq	r1, r1, lsl #2
     554:	31194295 			; <UNDEFINED> instruction: 0x31194295
     558:	1f000013 	svcne	0x00000013
     55c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     560:	0b3b0b3a 	bleq	ec3250 <__Stack_Size+0xec2e50>
     564:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     568:	1d200000 	stcne	0, cr0, [r0, #-0]
     56c:	11133101 	tstne	r3, r1, lsl #2
     570:	58061201 	stmdapl	r6, {r0, r9, ip}
     574:	010b590b 	tsteq	fp, fp, lsl #18
     578:	21000013 	tstcs	r0, r3, lsl r0
     57c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     580:	0b3b0b3a 	bleq	ec3270 <__Stack_Size+0xec2e70>
     584:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     588:	00001802 	andeq	r1, r0, r2, lsl #16
     58c:	3f012e22 	svccc	0x00012e22
     590:	3a0e0319 	bcc	3811fc <__Stack_Size+0x380dfc>
     594:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     598:	01193c19 	tsteq	r9, r9, lsl ip
     59c:	23000013 	movwcs	r0, #19
     5a0:	13490005 	movtne	r0, #36869	; 0x9005
     5a4:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
     5a8:	03193f01 	tsteq	r9, #1, 30
     5ac:	3b0b3a0e 	blcc	2cedec <__Stack_Size+0x2ce9ec>
     5b0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     5b4:	01193c13 	tsteq	r9, r3, lsl ip
     5b8:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
     5bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     5c0:	0b3a0e03 	bleq	e83dd4 <__Stack_Size+0xe839d4>
     5c4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     5c8:	0000193c 	andeq	r1, r0, ip, lsr r9
     5cc:	01110100 	tsteq	r1, r0, lsl #2
     5d0:	0b130e25 	bleq	4c3e6c <__Stack_Size+0x4c3a6c>
     5d4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     5d8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     5dc:	00001710 	andeq	r1, r0, r0, lsl r7
     5e0:	0b002402 	bleq	95f0 <__Stack_Size+0x91f0>
     5e4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5e8:	0300000e 	movweq	r0, #14
     5ec:	08030016 	stmdaeq	r3, {r1, r2, r4}
     5f0:	0b3b0b3a 	bleq	ec32e0 <__Stack_Size+0xec2ee0>
     5f4:	00001349 	andeq	r1, r0, r9, asr #6
     5f8:	03001604 	movweq	r1, #1540	; 0x604
     5fc:	3b0b3a0e 	blcc	2cee3c <__Stack_Size+0x2cea3c>
     600:	0013490b 	andseq	r4, r3, fp, lsl #18
     604:	00350500 	eorseq	r0, r5, r0, lsl #10
     608:	00001349 	andeq	r1, r0, r9, asr #6
     60c:	0b010406 	bleq	4162c <__Stack_Size+0x4122c>
     610:	3b0b3a0b 	blcc	2cee44 <__Stack_Size+0x2cea44>
     614:	0013010b 	andseq	r0, r3, fp, lsl #2
     618:	00280700 	eoreq	r0, r8, r0, lsl #14
     61c:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     620:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     624:	1c080300 	stcne	3, cr0, [r8], {-0}
     628:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     62c:	0b0b0113 	bleq	2c0a80 <__Stack_Size+0x2c0680>
     630:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     634:	00001301 	andeq	r1, r0, r1, lsl #6
     638:	03000d0a 	movweq	r0, #3338	; 0xd0a
     63c:	3b0b3a08 	blcc	2cee64 <__Stack_Size+0x2cea64>
     640:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     644:	0b00000b 	bleq	678 <__Stack_Size+0x278>
     648:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     64c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     650:	0b381349 	bleq	e0537c <__Stack_Size+0xe04f7c>
     654:	160c0000 	strne	r0, [ip], -r0
     658:	3a0e0300 	bcc	381260 <__Stack_Size+0x380e60>
     65c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     660:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     664:	0b0b0113 	bleq	2c0ab8 <__Stack_Size+0x2c06b8>
     668:	0b3b0b3a 	bleq	ec3358 <__Stack_Size+0xec2f58>
     66c:	00001301 	andeq	r1, r0, r1, lsl #6
     670:	03000d0e 	movweq	r0, #3342	; 0xd0e
     674:	3b0b3a0e 	blcc	2ceeb4 <__Stack_Size+0x2ceab4>
     678:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     67c:	0f00000b 	svceq	0x0000000b
     680:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     684:	0b3a0e03 	bleq	e83e98 <__Stack_Size+0xe83a98>
     688:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     68c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     690:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     694:	00130119 	andseq	r0, r3, r9, lsl r1
     698:	00051000 	andeq	r1, r5, r0
     69c:	0b3a0e03 	bleq	e83eb0 <__Stack_Size+0xe83ab0>
     6a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6a4:	00001702 	andeq	r1, r0, r2, lsl #14
     6a8:	01828911 	orreq	r8, r2, r1, lsl r9
     6ac:	31011101 	tstcc	r1, r1, lsl #2
     6b0:	00130113 	andseq	r0, r3, r3, lsl r1
     6b4:	828a1200 	addhi	r1, sl, #0, 4
     6b8:	18020001 	stmdane	r2, {r0}
     6bc:	00184291 	mulseq	r8, r1, r2
     6c0:	82891300 	addhi	r1, r9, #0, 6
     6c4:	01110101 	tsteq	r1, r1, lsl #2
     6c8:	31194295 			; <UNDEFINED> instruction: 0x31194295
     6cc:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     6d0:	08030005 	stmdaeq	r3, {r0, r2}
     6d4:	0b3b0b3a 	bleq	ec33c4 <__Stack_Size+0xec2fc4>
     6d8:	17021349 	strne	r1, [r2, -r9, asr #6]
     6dc:	34150000 	ldrcc	r0, [r5], #-0
     6e0:	3a080300 	bcc	2012e8 <__Stack_Size+0x200ee8>
     6e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6e8:	00170213 	andseq	r0, r7, r3, lsl r2
     6ec:	00341600 	eorseq	r1, r4, r0, lsl #12
     6f0:	0b3a0e03 	bleq	e83f04 <__Stack_Size+0xe83b04>
     6f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6f8:	00001702 	andeq	r1, r0, r2, lsl #14
     6fc:	01828917 	orreq	r8, r2, r7, lsl r9
     700:	31011100 	mrscc	r1, (UNDEF: 17)
     704:	18000013 	stmdane	r0, {r0, r1, r4}
     708:	01018289 	smlabbeq	r1, r9, r2, r8
     70c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     710:	34190000 	ldrcc	r0, [r9], #-0
     714:	3a0e0300 	bcc	38131c <__Stack_Size+0x380f1c>
     718:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     71c:	00180213 	andseq	r0, r8, r3, lsl r2
     720:	01011a00 	tsteq	r1, r0, lsl #20
     724:	13011349 	movwne	r1, #4937	; 0x1349
     728:	211b0000 	tstcs	fp, r0
     72c:	2f134900 	svccs	0x00134900
     730:	1c00000b 	stcne	0, cr0, [r0], {11}
     734:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     738:	0b3b0b3a 	bleq	ec3428 <__Stack_Size+0xec3028>
     73c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     740:	00001802 	andeq	r1, r0, r2, lsl #16
     744:	3f012e1d 	svccc	0x00012e1d
     748:	3a0e0319 	bcc	3813b4 <__Stack_Size+0x380fb4>
     74c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     750:	01193c19 	tsteq	r9, r9, lsl ip
     754:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     758:	13490005 	movtne	r0, #36869	; 0x9005
     75c:	0f1f0000 	svceq	0x001f0000
     760:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     764:	20000013 	andcs	r0, r0, r3, lsl r0
     768:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     76c:	0b3a0e03 	bleq	e83f80 <__Stack_Size+0xe83b80>
     770:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     774:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     778:	00001301 	andeq	r1, r0, r1, lsl #6
     77c:	3f012e21 	svccc	0x00012e21
     780:	3a0e0319 	bcc	3813ec <__Stack_Size+0x380fec>
     784:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     788:	00193c19 	andseq	r3, r9, r9, lsl ip
     78c:	11010000 	mrsne	r0, (UNDEF: 1)
     790:	130e2501 	movwne	r2, #58625	; 0xe501
     794:	1b0e030b 	blne	3813c8 <__Stack_Size+0x380fc8>
     798:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
     79c:	00171006 	andseq	r1, r7, r6
     7a0:	00240200 	eoreq	r0, r4, r0, lsl #4
     7a4:	0b3e0b0b 	bleq	f833d8 <__Stack_Size+0xf82fd8>
     7a8:	00000e03 	andeq	r0, r0, r3, lsl #28
     7ac:	03001603 	movweq	r1, #1539	; 0x603
     7b0:	3b0b3a08 	blcc	2cefd8 <__Stack_Size+0x2cebd8>
     7b4:	0013490b 	andseq	r4, r3, fp, lsl #18
     7b8:	00160400 	andseq	r0, r6, r0, lsl #8
     7bc:	0b3a0e03 	bleq	e83fd0 <__Stack_Size+0xe83bd0>
     7c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     7c4:	35050000 	strcc	r0, [r5, #-0]
     7c8:	00134900 	andseq	r4, r3, r0, lsl #18
     7cc:	01040600 	tsteq	r4, r0, lsl #12
     7d0:	0b3a0b0b 	bleq	e83404 <__Stack_Size+0xe83004>
     7d4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     7d8:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     7dc:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     7e0:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     7e4:	08030028 	stmdaeq	r3, {r3, r5}
     7e8:	00000d1c 	andeq	r0, r0, ip, lsl sp
     7ec:	0b011309 	bleq	45418 <__Stack_Size+0x45018>
     7f0:	3b0b3a0b 	blcc	2cf024 <__Stack_Size+0x2cec24>
     7f4:	00130105 	andseq	r0, r3, r5, lsl #2
     7f8:	000d0a00 	andeq	r0, sp, r0, lsl #20
     7fc:	0b3a0803 	bleq	e82810 <__Stack_Size+0xe82410>
     800:	1349053b 	movtne	r0, #38203	; 0x953b
     804:	00000b38 	andeq	r0, r0, r8, lsr fp
     808:	03000d0b 	movweq	r0, #3339	; 0xd0b
     80c:	3b0b3a0e 	blcc	2cf04c <__Stack_Size+0x2cec4c>
     810:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     814:	0c00000b 	stceq	0, cr0, [r0], {11}
     818:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     81c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     820:	00001349 	andeq	r1, r0, r9, asr #6
     824:	3f012e0d 	svccc	0x00012e0d
     828:	3a0e0319 	bcc	381494 <__Stack_Size+0x381094>
     82c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     830:	20134919 	andscs	r4, r3, r9, lsl r9
     834:	0013010b 	andseq	r0, r3, fp, lsl #2
     838:	00340e00 	eorseq	r0, r4, r0, lsl #28
     83c:	0b3a0e03 	bleq	e84050 <__Stack_Size+0xe83c50>
     840:	1349053b 	movtne	r0, #38203	; 0x953b
     844:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     848:	03193f01 	tsteq	r9, #1, 30
     84c:	3b0b3a0e 	blcc	2cf08c <__Stack_Size+0x2cec8c>
     850:	1119270b 	tstne	r9, fp, lsl #14
     854:	40061201 	andmi	r1, r6, r1, lsl #4
     858:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     85c:	00001301 	andeq	r1, r0, r1, lsl #6
     860:	03000510 	movweq	r0, #1296	; 0x510
     864:	3b0b3a0e 	blcc	2cf0a4 <__Stack_Size+0x2ceca4>
     868:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     86c:	11000017 	tstne	r0, r7, lsl r0
     870:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     874:	0b3a0e03 	bleq	e84088 <__Stack_Size+0xe83c88>
     878:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     87c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     880:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     884:	12000019 	andne	r0, r0, #25
     888:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     88c:	0b3a0e03 	bleq	e840a0 <__Stack_Size+0xe83ca0>
     890:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     894:	01111349 	tsteq	r1, r9, asr #6
     898:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     89c:	00194297 	mulseq	r9, r7, r2
     8a0:	012e1300 	teqeq	lr, r0, lsl #6
     8a4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     8a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     8ac:	13491927 	movtne	r1, #39207	; 0x9927
     8b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
     8b4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     8b8:	00130119 	andseq	r0, r3, r9, lsl r1
     8bc:	00341400 	eorseq	r1, r4, r0, lsl #8
     8c0:	0b3a0e03 	bleq	e840d4 <__Stack_Size+0xe83cd4>
     8c4:	1349053b 	movtne	r0, #38203	; 0x953b
     8c8:	00001702 	andeq	r1, r0, r2, lsl #14
     8cc:	3f012e15 	svccc	0x00012e15
     8d0:	3a0e0319 	bcc	38153c <__Stack_Size+0x38113c>
     8d4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     8d8:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     8dc:	97184006 	ldrls	r4, [r8, -r6]
     8e0:	13011942 	movwne	r1, #6466	; 0x1942
     8e4:	05160000 	ldreq	r0, [r6, #-0]
     8e8:	3a0e0300 	bcc	3814f0 <__Stack_Size+0x3810f0>
     8ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     8f0:	00170213 	andseq	r0, r7, r3, lsl r2
     8f4:	00051700 	andeq	r1, r5, r0, lsl #14
     8f8:	0b3a0e03 	bleq	e8410c <__Stack_Size+0xe83d0c>
     8fc:	1349053b 	movtne	r0, #38203	; 0x953b
     900:	00001802 	andeq	r1, r0, r2, lsl #16
     904:	31012e18 	tstcc	r1, r8, lsl lr
     908:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     90c:	97184006 	ldrls	r4, [r8, -r6]
     910:	13011942 	movwne	r1, #6466	; 0x1942
     914:	34190000 	ldrcc	r0, [r9], #-0
     918:	02133100 	andseq	r3, r3, #0, 2
     91c:	1a000017 	bne	980 <__Stack_Size+0x580>
     920:	0111010b 	tsteq	r1, fp, lsl #2
     924:	00000612 	andeq	r0, r0, r2, lsl r6
     928:	3100341b 	tstcc	r0, fp, lsl r4
     92c:	1c000013 	stcne	0, cr0, [r0], {19}
     930:	0e03012e 	adfeqsp	f0, f3, #0.5
     934:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     938:	0b201927 	bleq	806ddc <__Stack_Size+0x8069dc>
     93c:	00001301 	andeq	r1, r0, r1, lsl #6
     940:	0300341d 	movweq	r3, #1053	; 0x41d
     944:	3b0b3a08 	blcc	2cf16c <__Stack_Size+0x2ced6c>
     948:	00134905 	andseq	r4, r3, r5, lsl #18
     94c:	011d1e00 	tsteq	sp, r0, lsl #28
     950:	01521331 	cmpeq	r2, r1, lsr r3
     954:	0b581755 	bleq	16066b0 <__Stack_Size+0x16062b0>
     958:	13010559 	movwne	r0, #5465	; 0x1559
     95c:	0b1f0000 	bleq	7c0964 <__Stack_Size+0x7c0564>
     960:	00175501 	andseq	r5, r7, r1, lsl #10
     964:	00342000 	eorseq	r2, r4, r0
     968:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     96c:	89210000 	stmdbhi	r1!, {}	; <UNPREDICTABLE>
     970:	11000182 	smlabbne	r0, r2, r1, r0
     974:	00133101 	andseq	r3, r3, r1, lsl #2
     978:	012e2200 	teqeq	lr, r0, lsl #4
     97c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     980:	0b3b0b3a 	bleq	ec3670 <__Stack_Size+0xec3270>
     984:	13491927 	movtne	r1, #39207	; 0x9927
     988:	06120111 			; <UNDEFINED> instruction: 0x06120111
     98c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     990:	00130119 	andseq	r0, r3, r9, lsl r1
     994:	00342300 	eorseq	r2, r4, r0, lsl #6
     998:	0b3a0e03 	bleq	e841ac <__Stack_Size+0xe83dac>
     99c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     9a0:	00001702 	andeq	r1, r0, r2, lsl #14
     9a4:	01828924 	orreq	r8, r2, r4, lsr #18
     9a8:	31011101 	tstcc	r1, r1, lsl #2
     9ac:	00130113 	andseq	r0, r3, r3, lsl r1
     9b0:	828a2500 	addhi	r2, sl, #0, 10
     9b4:	18020001 	stmdane	r2, {r0}
     9b8:	00184291 	mulseq	r8, r1, r2
     9bc:	82892600 	addhi	r2, r9, #0, 12
     9c0:	01110101 	tsteq	r1, r1, lsl #2
     9c4:	00001331 	andeq	r1, r0, r1, lsr r3
     9c8:	3f012e27 	svccc	0x00012e27
     9cc:	3a0e0319 	bcc	381638 <__Stack_Size+0x381238>
     9d0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     9d4:	11134919 	tstne	r3, r9, lsl r9
     9d8:	40061201 	andmi	r1, r6, r1, lsl #4
     9dc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     9e0:	01000000 	mrseq	r0, (UNDEF: 0)
     9e4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     9e8:	0e030b13 	vmoveq.32	d3[0], r0
     9ec:	01110e1b 	tsteq	r1, fp, lsl lr
     9f0:	17100612 			; <UNDEFINED> instruction: 0x17100612
     9f4:	24020000 	strcs	r0, [r2], #-0
     9f8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     9fc:	000e030b 	andeq	r0, lr, fp, lsl #6
     a00:	00160300 	andseq	r0, r6, r0, lsl #6
     a04:	0b3a0803 	bleq	e82a18 <__Stack_Size+0xe82618>
     a08:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     a0c:	16040000 	strne	r0, [r4], -r0
     a10:	3a0e0300 	bcc	381618 <__Stack_Size+0x381218>
     a14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a18:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     a1c:	13490035 	movtne	r0, #36917	; 0x9035
     a20:	04060000 	streq	r0, [r6], #-0
     a24:	3a0b0b01 	bcc	2c3630 <__Stack_Size+0x2c3230>
     a28:	010b3b0b 	tsteq	fp, fp, lsl #22
     a2c:	07000013 	smladeq	r0, r3, r0, r0
     a30:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     a34:	00000d1c 	andeq	r0, r0, ip, lsl sp
     a38:	0b011308 	bleq	45660 <__Stack_Size+0x45260>
     a3c:	3b0b3a0b 	blcc	2cf270 <__Stack_Size+0x2cee70>
     a40:	00130105 	andseq	r0, r3, r5, lsl #2
     a44:	000d0900 	andeq	r0, sp, r0, lsl #18
     a48:	0b3a0803 	bleq	e82a5c <__Stack_Size+0xe8265c>
     a4c:	1349053b 	movtne	r0, #38203	; 0x953b
     a50:	00000b38 	andeq	r0, r0, r8, lsr fp
     a54:	03000d0a 	movweq	r0, #3338	; 0xd0a
     a58:	3b0b3a0e 	blcc	2cf298 <__Stack_Size+0x2cee98>
     a5c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     a60:	0b00000b 	bleq	a94 <__Stack_Size+0x694>
     a64:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     a68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     a6c:	00001349 	andeq	r1, r0, r9, asr #6
     a70:	4901010c 	stmdbmi	r1, {r2, r3, r8}
     a74:	00130113 	andseq	r0, r3, r3, lsl r1
     a78:	00210d00 	eoreq	r0, r1, r0, lsl #26
     a7c:	0b2f1349 	bleq	bc57a8 <__Stack_Size+0xbc53a8>
     a80:	130e0000 	movwne	r0, #57344	; 0xe000
     a84:	3a0b0b01 	bcc	2c3690 <__Stack_Size+0x2c3290>
     a88:	010b3b0b 	tsteq	fp, fp, lsl #22
     a8c:	0f000013 	svceq	0x00000013
     a90:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     a94:	0b3b0b3a 	bleq	ec3784 <__Stack_Size+0xec3384>
     a98:	0b381349 	bleq	e057c4 <__Stack_Size+0xe053c4>
     a9c:	2e100000 	cdpcs	0, 1, cr0, cr0, cr0, {0}
     aa0:	03193f01 	tsteq	r9, #1, 30
     aa4:	3b0b3a0e 	blcc	2cf2e4 <__Stack_Size+0x2ceee4>
     aa8:	1119270b 	tstne	r9, fp, lsl #14
     aac:	40061201 	andmi	r1, r6, r1, lsl #4
     ab0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ab4:	00001301 	andeq	r1, r0, r1, lsl #6
     ab8:	03000511 	movweq	r0, #1297	; 0x511
     abc:	3b0b3a0e 	blcc	2cf2fc <__Stack_Size+0x2ceefc>
     ac0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     ac4:	12000017 	andne	r0, r0, #23
     ac8:	01018289 	smlabbeq	r1, r9, r2, r8
     acc:	13310111 	teqne	r1, #1073741828	; 0x40000004
     ad0:	00001301 	andeq	r1, r0, r1, lsl #6
     ad4:	01828a13 	orreq	r8, r2, r3, lsl sl
     ad8:	91180200 	tstls	r8, r0, lsl #4
     adc:	00001842 	andeq	r1, r0, r2, asr #16
     ae0:	01828914 	orreq	r8, r2, r4, lsl r9
     ae4:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     ae8:	13311942 	teqne	r1, #1081344	; 0x108000
     aec:	0f150000 	svceq	0x00150000
     af0:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     af4:	16000013 			; <UNDEFINED> instruction: 0x16000013
     af8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     afc:	0b3b0b3a 	bleq	ec37ec <__Stack_Size+0xec33ec>
     b00:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     b04:	34170000 	ldrcc	r0, [r7], #-0
     b08:	3a0e0300 	bcc	381710 <__Stack_Size+0x381310>
     b0c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b10:	00170213 	andseq	r0, r7, r3, lsl r2
     b14:	00341800 	eorseq	r1, r4, r0, lsl #16
     b18:	0b3a0803 	bleq	e82b2c <__Stack_Size+0xe8272c>
     b1c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b20:	00001702 	andeq	r1, r0, r2, lsl #14
     b24:	3f012e19 	svccc	0x00012e19
     b28:	3a0e0319 	bcc	381794 <__Stack_Size+0x381394>
     b2c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     b30:	11134919 	tstne	r3, r9, lsl r9
     b34:	40061201 	andmi	r1, r6, r1, lsl #4
     b38:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     b3c:	00001301 	andeq	r1, r0, r1, lsl #6
     b40:	3f012e1a 	svccc	0x00012e1a
     b44:	3a0e0319 	bcc	3817b0 <__Stack_Size+0x3813b0>
     b48:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     b4c:	11134919 	tstne	r3, r9, lsl r9
     b50:	40061201 	andmi	r1, r6, r1, lsl #4
     b54:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     b58:	00001301 	andeq	r1, r0, r1, lsl #6
     b5c:	0300051b 	movweq	r0, #1307	; 0x51b
     b60:	3b0b3a0e 	blcc	2cf3a0 <__Stack_Size+0x2cefa0>
     b64:	02134905 	andseq	r4, r3, #81920	; 0x14000
     b68:	1c000017 	stcne	0, cr0, [r0], {23}
     b6c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     b70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     b74:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     b78:	341d0000 	ldrcc	r0, [sp], #-0
     b7c:	3a0e0300 	bcc	381784 <__Stack_Size+0x381384>
     b80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b84:	00170213 	andseq	r0, r7, r3, lsl r2
     b88:	012e1e00 	teqeq	lr, r0, lsl #28
     b8c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b90:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     b94:	01111927 	tsteq	r1, r7, lsr #18
     b98:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     b9c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     ba0:	1f000013 	svcne	0x00000013
     ba4:	08030034 	stmdaeq	r3, {r2, r4, r5}
     ba8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     bac:	17021349 	strne	r1, [r2, -r9, asr #6]
     bb0:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
     bb4:	03193f01 	tsteq	r9, #1, 30
     bb8:	3b0b3a0e 	blcc	2cf3f8 <__Stack_Size+0x2ceff8>
     bbc:	3c192705 	ldccc	7, cr2, [r9], {5}
     bc0:	21000019 	tstcs	r0, r9, lsl r0
     bc4:	13490005 	movtne	r0, #36869	; 0x9005
     bc8:	01000000 	mrseq	r0, (UNDEF: 0)
     bcc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     bd0:	0e030b13 	vmoveq.32	d3[0], r0
     bd4:	01110e1b 	tsteq	r1, fp, lsl lr
     bd8:	17100612 			; <UNDEFINED> instruction: 0x17100612
     bdc:	24020000 	strcs	r0, [r2], #-0
     be0:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     be4:	000e030b 	andeq	r0, lr, fp, lsl #6
     be8:	00160300 	andseq	r0, r6, r0, lsl #6
     bec:	0b3a0803 	bleq	e82c00 <__Stack_Size+0xe82800>
     bf0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     bf4:	16040000 	strne	r0, [r4], -r0
     bf8:	3a0e0300 	bcc	381800 <__Stack_Size+0x381400>
     bfc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c00:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     c04:	13490035 	movtne	r0, #36917	; 0x9035
     c08:	26060000 	strcs	r0, [r6], -r0
     c0c:	00134900 	andseq	r4, r3, r0, lsl #18
     c10:	01040700 	tsteq	r4, r0, lsl #14
     c14:	0b3a0b0b 	bleq	e83848 <__Stack_Size+0xe83448>
     c18:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     c1c:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
     c20:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     c24:	0900000d 	stmdbeq	r0, {r0, r2, r3}
     c28:	08030028 	stmdaeq	r3, {r3, r5}
     c2c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     c30:	0b01130a 	bleq	45860 <__Stack_Size+0x45460>
     c34:	3b0b3a05 	blcc	2cf450 <__Stack_Size+0x2cf050>
     c38:	00130105 	andseq	r0, r3, r5, lsl #2
     c3c:	000d0b00 	andeq	r0, sp, r0, lsl #22
     c40:	0b3a0e03 	bleq	e84454 <__Stack_Size+0xe84054>
     c44:	1349053b 	movtne	r0, #38203	; 0x953b
     c48:	00000b38 	andeq	r0, r0, r8, lsr fp
     c4c:	03000d0c 	movweq	r0, #3340	; 0xd0c
     c50:	3b0b3a0e 	blcc	2cf490 <__Stack_Size+0x2cf090>
     c54:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     c58:	0d000005 	stceq	0, cr0, [r0, #-20]	; 0xffffffec
     c5c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     c60:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     c64:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     c68:	010e0000 	mrseq	r0, (UNDEF: 14)
     c6c:	01134901 	tsteq	r3, r1, lsl #18
     c70:	0f000013 	svceq	0x00000013
     c74:	13490021 	movtne	r0, #36897	; 0x9021
     c78:	00000b2f 	andeq	r0, r0, pc, lsr #22
     c7c:	03001610 	movweq	r1, #1552	; 0x610
     c80:	3b0b3a0e 	blcc	2cf4c0 <__Stack_Size+0x2cf0c0>
     c84:	00134905 	andseq	r4, r3, r5, lsl #18
     c88:	01131100 	tsteq	r3, r0, lsl #2
     c8c:	0b3a0b0b 	bleq	e838c0 <__Stack_Size+0xe834c0>
     c90:	1301053b 	movwne	r0, #5435	; 0x153b
     c94:	0d120000 	ldceq	0, cr0, [r2, #-0]
     c98:	3a080300 	bcc	2018a0 <__Stack_Size+0x2014a0>
     c9c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ca0:	000b3813 	andeq	r3, fp, r3, lsl r8
     ca4:	01131300 	tsteq	r3, r0, lsl #6
     ca8:	0b3a0b0b 	bleq	e838dc <__Stack_Size+0xe834dc>
     cac:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     cb0:	0d140000 	ldceq	0, cr0, [r4, #-0]
     cb4:	3a0e0300 	bcc	3818bc <__Stack_Size+0x3814bc>
     cb8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cbc:	000b3813 	andeq	r3, fp, r3, lsl r8
     cc0:	012e1500 	teqeq	lr, r0, lsl #10
     cc4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     cc8:	0b3b0b3a 	bleq	ec39b8 <__Stack_Size+0xec35b8>
     ccc:	01111927 	tsteq	r1, r7, lsr #18
     cd0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     cd4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     cd8:	16000013 			; <UNDEFINED> instruction: 0x16000013
     cdc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ce0:	0b3b0b3a 	bleq	ec39d0 <__Stack_Size+0xec35d0>
     ce4:	17021349 	strne	r1, [r2, -r9, asr #6]
     ce8:	05170000 	ldreq	r0, [r7, #-0]
     cec:	3a0e0300 	bcc	3818f4 <__Stack_Size+0x3814f4>
     cf0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     cf4:	00170213 	andseq	r0, r7, r3, lsl r2
     cf8:	00051800 	andeq	r1, r5, r0, lsl #16
     cfc:	0b3a0e03 	bleq	e84510 <__Stack_Size+0xe84110>
     d00:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     d04:	00001802 	andeq	r1, r0, r2, lsl #16
     d08:	0b000f19 	bleq	4974 <__Stack_Size+0x4574>
     d0c:	0013490b 	andseq	r4, r3, fp, lsl #18
     d10:	82891a00 	addhi	r1, r9, #0, 20
     d14:	01110001 	tsteq	r1, r1
     d18:	31194295 			; <UNDEFINED> instruction: 0x31194295
     d1c:	1b000013 	blne	d70 <__Stack_Size+0x970>
     d20:	01018289 	smlabbeq	r1, r9, r2, r8
     d24:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     d28:	00133119 	andseq	r3, r3, r9, lsl r1
     d2c:	828a1c00 	addhi	r1, sl, #0, 24
     d30:	18020001 	stmdane	r2, {r0}
     d34:	00184291 	mulseq	r8, r1, r2
     d38:	012e1d00 	teqeq	lr, r0, lsl #26
     d3c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d40:	0b3b0b3a 	bleq	ec3a30 <__Stack_Size+0xec3630>
     d44:	13491927 	movtne	r1, #39207	; 0x9927
     d48:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d4c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     d50:	00130119 	andseq	r0, r3, r9, lsl r1
     d54:	002e1e00 	eoreq	r1, lr, r0, lsl #28
     d58:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d5c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     d60:	13491927 	movtne	r1, #39207	; 0x9927
     d64:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d68:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     d6c:	1f000019 	svcne	0x00000019
     d70:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     d74:	0b3a0e03 	bleq	e84588 <__Stack_Size+0xe84188>
     d78:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     d7c:	01111349 	tsteq	r1, r9, asr #6
     d80:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     d84:	01194297 			; <UNDEFINED> instruction: 0x01194297
     d88:	20000013 	andcs	r0, r0, r3, lsl r0
     d8c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     d90:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     d94:	17021349 	strne	r1, [r2, -r9, asr #6]
     d98:	34210000 	strtcc	r0, [r1], #-0
     d9c:	3a0e0300 	bcc	3819a4 <__Stack_Size+0x3815a4>
     da0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     da4:	00170213 	andseq	r0, r7, r3, lsl r2
     da8:	00342200 	eorseq	r2, r4, r0, lsl #4
     dac:	0b3a0803 	bleq	e82dc0 <__Stack_Size+0xe829c0>
     db0:	1349053b 	movtne	r0, #38203	; 0x953b
     db4:	00001702 	andeq	r1, r0, r2, lsl #14
     db8:	3f012e23 	svccc	0x00012e23
     dbc:	3a0e0319 	bcc	381a28 <__Stack_Size+0x381628>
     dc0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     dc4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     dc8:	97184006 	ldrls	r4, [r8, -r6]
     dcc:	13011942 	movwne	r1, #6466	; 0x1942
     dd0:	05240000 	streq	r0, [r4, #-0]!
     dd4:	3a0e0300 	bcc	3819dc <__Stack_Size+0x3815dc>
     dd8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ddc:	00180213 	andseq	r0, r8, r3, lsl r2
     de0:	002e2500 	eoreq	r2, lr, r0, lsl #10
     de4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     de8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     dec:	01111927 	tsteq	r1, r7, lsr #18
     df0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     df4:	00194297 	mulseq	r9, r7, r2
     df8:	002e2600 	eoreq	r2, lr, r0, lsl #12
     dfc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e00:	0b3b0b3a 	bleq	ec3af0 <__Stack_Size+0xec36f0>
     e04:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     e08:	2e270000 	cdpcs	0, 2, cr0, cr7, cr0, {0}
     e0c:	03193f01 	tsteq	r9, #1, 30
     e10:	3b0b3a0e 	blcc	2cf650 <__Stack_Size+0x2cf250>
     e14:	3c19270b 	ldccc	7, cr2, [r9], {11}
     e18:	00130119 	andseq	r0, r3, r9, lsl r1
     e1c:	00052800 	andeq	r2, r5, r0, lsl #16
     e20:	00001349 	andeq	r1, r0, r9, asr #6
     e24:	3f002e29 	svccc	0x00002e29
     e28:	3a0e0319 	bcc	381a94 <__Stack_Size+0x381694>
     e2c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e30:	3c134919 	ldccc	9, cr4, [r3], {25}
     e34:	00000019 	andeq	r0, r0, r9, lsl r0
     e38:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     e3c:	030b130e 	movweq	r1, #45838	; 0xb30e
     e40:	110e1b0e 	tstne	lr, lr, lsl #22
     e44:	10061201 	andne	r1, r6, r1, lsl #4
     e48:	02000017 	andeq	r0, r0, #23
     e4c:	0b0b0024 	bleq	2c0ee4 <__Stack_Size+0x2c0ae4>
     e50:	0e030b3e 	vmoveq.16	d3[0], r0
     e54:	16030000 	strne	r0, [r3], -r0
     e58:	3a080300 	bcc	201a60 <__Stack_Size+0x201660>
     e5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e60:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     e64:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     e68:	0b3b0b3a 	bleq	ec3b58 <__Stack_Size+0xec3758>
     e6c:	00001349 	andeq	r1, r0, r9, asr #6
     e70:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
     e74:	06000013 			; <UNDEFINED> instruction: 0x06000013
     e78:	0b0b0104 	bleq	2c1290 <__Stack_Size+0x2c0e90>
     e7c:	0b3b0b3a 	bleq	ec3b6c <__Stack_Size+0xec376c>
     e80:	00001301 	andeq	r1, r0, r1, lsl #6
     e84:	03002807 	movweq	r2, #2055	; 0x807
     e88:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     e8c:	00280800 	eoreq	r0, r8, r0, lsl #16
     e90:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     e94:	13090000 	movwne	r0, #36864	; 0x9000
     e98:	3a0b0b01 	bcc	2c3aa4 <__Stack_Size+0x2c36a4>
     e9c:	01053b0b 	tsteq	r5, fp, lsl #22
     ea0:	0a000013 	beq	ef4 <__Stack_Size+0xaf4>
     ea4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     ea8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     eac:	0b381349 	bleq	e05bd8 <__Stack_Size+0xe057d8>
     eb0:	160b0000 	strne	r0, [fp], -r0
     eb4:	3a0e0300 	bcc	381abc <__Stack_Size+0x3816bc>
     eb8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     ebc:	0c000013 	stceq	0, cr0, [r0], {19}
     ec0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ec4:	0b3a0e03 	bleq	e846d8 <__Stack_Size+0xe842d8>
     ec8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ecc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     ed0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     ed4:	00130119 	andseq	r0, r3, r9, lsl r1
     ed8:	82890d00 	addhi	r0, r9, #0, 26
     edc:	01110101 	tsteq	r1, r1, lsl #2
     ee0:	13011331 	movwne	r1, #4913	; 0x1331
     ee4:	8a0e0000 	bhi	380eec <__Stack_Size+0x380aec>
     ee8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     eec:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     ef0:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     ef4:	11010182 	smlabbne	r1, r2, r1, r0
     ef8:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     efc:	00001331 	andeq	r1, r0, r1, lsr r3
     f00:	03000510 	movweq	r0, #1296	; 0x510
     f04:	3b0b3a0e 	blcc	2cf744 <__Stack_Size+0x2cf344>
     f08:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f0c:	11000018 	tstne	r0, r8, lsl r0
     f10:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f14:	0b3b0b3a 	bleq	ec3c04 <__Stack_Size+0xec3804>
     f18:	17021349 	strne	r1, [r2, -r9, asr #6]
     f1c:	34120000 	ldrcc	r0, [r2], #-0
     f20:	3a0e0300 	bcc	381b28 <__Stack_Size+0x381728>
     f24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f28:	00170213 	andseq	r0, r7, r3, lsl r2
     f2c:	82891300 	addhi	r1, r9, #0, 6
     f30:	01110001 	tsteq	r1, r1
     f34:	31194295 			; <UNDEFINED> instruction: 0x31194295
     f38:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     f3c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f40:	0b3a0e03 	bleq	e84754 <__Stack_Size+0xe84354>
     f44:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f48:	01111349 	tsteq	r1, r9, asr #6
     f4c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f50:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f54:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     f58:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f5c:	0b3a0e03 	bleq	e84770 <__Stack_Size+0xe84370>
     f60:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     f64:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f68:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f6c:	00130119 	andseq	r0, r3, r9, lsl r1
     f70:	00051600 	andeq	r1, r5, r0, lsl #12
     f74:	0b3a0e03 	bleq	e84788 <__Stack_Size+0xe84388>
     f78:	1349053b 	movtne	r0, #38203	; 0x953b
     f7c:	00001702 	andeq	r1, r0, r2, lsl #14
     f80:	3f012e17 	svccc	0x00012e17
     f84:	3a0e0319 	bcc	381bf0 <__Stack_Size+0x3817f0>
     f88:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     f8c:	01193c19 	tsteq	r9, r9, lsl ip
     f90:	18000013 	stmdane	r0, {r0, r1, r4}
     f94:	13490005 	movtne	r0, #36869	; 0x9005
     f98:	2e190000 	cdpcs	0, 1, cr0, cr9, cr0, {0}
     f9c:	03193f00 	tsteq	r9, #0, 30
     fa0:	3b0b3a0e 	blcc	2cf7e0 <__Stack_Size+0x2cf3e0>
     fa4:	3c19270b 	ldccc	7, cr2, [r9], {11}
     fa8:	00000019 	andeq	r0, r0, r9, lsl r0
     fac:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     fb0:	030b130e 	movweq	r1, #45838	; 0xb30e
     fb4:	110e1b0e 	tstne	lr, lr, lsl #22
     fb8:	10061201 	andne	r1, r6, r1, lsl #4
     fbc:	02000017 	andeq	r0, r0, #23
     fc0:	0b0b0024 	bleq	2c1058 <__Stack_Size+0x2c0c58>
     fc4:	0e030b3e 	vmoveq.16	d3[0], r0
     fc8:	16030000 	strne	r0, [r3], -r0
     fcc:	3a080300 	bcc	201bd4 <__Stack_Size+0x2017d4>
     fd0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     fd4:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     fd8:	13490026 	movtne	r0, #36902	; 0x9026
     fdc:	16050000 	strne	r0, [r5], -r0
     fe0:	3a0e0300 	bcc	381be8 <__Stack_Size+0x3817e8>
     fe4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     fe8:	06000013 			; <UNDEFINED> instruction: 0x06000013
     fec:	13490035 	movtne	r0, #36917	; 0x9035
     ff0:	04070000 	streq	r0, [r7], #-0
     ff4:	3a0b0b01 	bcc	2c3c00 <__Stack_Size+0x2c3800>
     ff8:	010b3b0b 	tsteq	fp, fp, lsl #22
     ffc:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1000:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1004:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1008:	03002809 	movweq	r2, #2057	; 0x809
    100c:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1010:	01130a00 	tsteq	r3, r0, lsl #20
    1014:	0b3a0b0b 	bleq	e83c48 <__Stack_Size+0xe83848>
    1018:	1301053b 	movwne	r0, #5435	; 0x153b
    101c:	0d0b0000 	stceq	0, cr0, [fp, #-0]
    1020:	3a080300 	bcc	201c28 <__Stack_Size+0x201828>
    1024:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1028:	000b3813 	andeq	r3, fp, r3, lsl r8
    102c:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1030:	0b3a0e03 	bleq	e84844 <__Stack_Size+0xe84444>
    1034:	1349053b 	movtne	r0, #38203	; 0x953b
    1038:	00000b38 	andeq	r0, r0, r8, lsr fp
    103c:	0300160d 	movweq	r1, #1549	; 0x60d
    1040:	3b0b3a0e 	blcc	2cf880 <__Stack_Size+0x2cf480>
    1044:	00134905 	andseq	r4, r3, r5, lsl #18
    1048:	01130e00 	tsteq	r3, r0, lsl #28
    104c:	0b3a0b0b 	bleq	e83c80 <__Stack_Size+0xe83880>
    1050:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1054:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 105c <__Stack_Size+0xc5c>
    1058:	3a0e0300 	bcc	381c60 <__Stack_Size+0x381860>
    105c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1060:	000b3813 	andeq	r3, fp, r3, lsl r8
    1064:	002e1000 	eoreq	r1, lr, r0
    1068:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    106c:	0b3b0b3a 	bleq	ec3d5c <__Stack_Size+0xec395c>
    1070:	01111927 	tsteq	r1, r7, lsr #18
    1074:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1078:	00194297 	mulseq	r9, r7, r2
    107c:	012e1100 	teqeq	lr, r0, lsl #2
    1080:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1084:	0b3b0b3a 	bleq	ec3d74 <__Stack_Size+0xec3974>
    1088:	01111927 	tsteq	r1, r7, lsr #18
    108c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1090:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1094:	12000013 	andne	r0, r0, #19
    1098:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    109c:	0b3b0b3a 	bleq	ec3d8c <__Stack_Size+0xec398c>
    10a0:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    10a4:	05130000 	ldreq	r0, [r3, #-0]
    10a8:	3a0e0300 	bcc	381cb0 <__Stack_Size+0x3818b0>
    10ac:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10b0:	00170213 	andseq	r0, r7, r3, lsl r2
    10b4:	00341400 	eorseq	r1, r4, r0, lsl #8
    10b8:	0b3a0e03 	bleq	e848cc <__Stack_Size+0xe844cc>
    10bc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10c0:	00001702 	andeq	r1, r0, r2, lsl #14
    10c4:	3f012e15 	svccc	0x00012e15
    10c8:	3a0e0319 	bcc	381d34 <__Stack_Size+0x381934>
    10cc:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    10d0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    10d4:	97184006 	ldrls	r4, [r8, -r6]
    10d8:	13011942 	movwne	r1, #6466	; 0x1942
    10dc:	05160000 	ldreq	r0, [r6, #-0]
    10e0:	3a0e0300 	bcc	381ce8 <__Stack_Size+0x3818e8>
    10e4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    10e8:	00180213 	andseq	r0, r8, r3, lsl r2
    10ec:	00051700 	andeq	r1, r5, r0, lsl #14
    10f0:	0b3a0e03 	bleq	e84904 <__Stack_Size+0xe84504>
    10f4:	1349053b 	movtne	r0, #38203	; 0x953b
    10f8:	00001702 	andeq	r1, r0, r2, lsl #14
    10fc:	03003418 	movweq	r3, #1048	; 0x418
    1100:	3b0b3a0e 	blcc	2cf940 <__Stack_Size+0x2cf540>
    1104:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1108:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    110c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1110:	0b3a0e03 	bleq	e84924 <__Stack_Size+0xe84524>
    1114:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1118:	01111349 	tsteq	r1, r9, asr #6
    111c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1120:	00194297 	mulseq	r9, r7, r2
    1124:	00341a00 	eorseq	r1, r4, r0, lsl #20
    1128:	0b3a0803 	bleq	e8313c <__Stack_Size+0xe82d3c>
    112c:	1349053b 	movtne	r0, #38203	; 0x953b
    1130:	00001702 	andeq	r1, r0, r2, lsl #14
    1134:	0b000f1b 	bleq	4da8 <__Stack_Size+0x49a8>
    1138:	0013490b 	andseq	r4, r3, fp, lsl #18
    113c:	012e1c00 	teqeq	lr, r0, lsl #24
    1140:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1144:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1148:	13491927 	movtne	r1, #39207	; 0x9927
    114c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1150:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1154:	00130119 	andseq	r0, r3, r9, lsl r1
    1158:	012e1d00 	teqeq	lr, r0, lsl #26
    115c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1160:	0b3b0b3a 	bleq	ec3e50 <__Stack_Size+0xec3a50>
    1164:	13491927 	movtne	r1, #39207	; 0x9927
    1168:	06120111 			; <UNDEFINED> instruction: 0x06120111
    116c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1170:	00130119 	andseq	r0, r3, r9, lsl r1
    1174:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1178:	0b3a0e03 	bleq	e8498c <__Stack_Size+0xe8458c>
    117c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1180:	00001802 	andeq	r1, r0, r2, lsl #16
    1184:	0182891f 	orreq	r8, r2, pc, lsl r9
    1188:	31011101 	tstcc	r1, r1, lsl #2
    118c:	00130113 	andseq	r0, r3, r3, lsl r1
    1190:	828a2000 	addhi	r2, sl, #0
    1194:	18020001 	stmdane	r2, {r0}
    1198:	00184291 	mulseq	r8, r1, r2
    119c:	82892100 	addhi	r2, r9, #0, 2
    11a0:	01110101 	tsteq	r1, r1, lsl #2
    11a4:	00001331 	andeq	r1, r0, r1, lsr r3
    11a8:	3f002e22 	svccc	0x00002e22
    11ac:	3a0e0319 	bcc	381e18 <__Stack_Size+0x381a18>
    11b0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    11b4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    11b8:	97184006 	ldrls	r4, [r8, -r6]
    11bc:	00001942 	andeq	r1, r0, r2, asr #18
    11c0:	49010123 	stmdbmi	r1, {r0, r1, r5, r8}
    11c4:	00130113 	andseq	r0, r3, r3, lsl r1
    11c8:	00212400 	eoreq	r2, r1, r0, lsl #8
    11cc:	0b2f1349 	bleq	bc5ef8 <__Stack_Size+0xbc5af8>
    11d0:	01000000 	mrseq	r0, (UNDEF: 0)
    11d4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    11d8:	0e030b13 	vmoveq.32	d3[0], r0
    11dc:	01110e1b 	tsteq	r1, fp, lsl lr
    11e0:	17100612 			; <UNDEFINED> instruction: 0x17100612
    11e4:	24020000 	strcs	r0, [r2], #-0
    11e8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    11ec:	000e030b 	andeq	r0, lr, fp, lsl #6
    11f0:	00160300 	andseq	r0, r6, r0, lsl #6
    11f4:	0b3a0803 	bleq	e83208 <__Stack_Size+0xe82e08>
    11f8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11fc:	16040000 	strne	r0, [r4], -r0
    1200:	3a0e0300 	bcc	381e08 <__Stack_Size+0x381a08>
    1204:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1208:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    120c:	13490035 	movtne	r0, #36917	; 0x9035
    1210:	26060000 	strcs	r0, [r6], -r0
    1214:	00134900 	andseq	r4, r3, r0, lsl #18
    1218:	01040700 	tsteq	r4, r0, lsl #14
    121c:	0b3a0b0b 	bleq	e83e50 <__Stack_Size+0xe83a50>
    1220:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1224:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1228:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    122c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1230:	08030028 	stmdaeq	r3, {r3, r5}
    1234:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1238:	0b01130a 	bleq	45e68 <__Stack_Size+0x45a68>
    123c:	3b0b3a0b 	blcc	2cfa70 <__Stack_Size+0x2cf670>
    1240:	00130105 	andseq	r0, r3, r5, lsl #2
    1244:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1248:	0b3a0e03 	bleq	e84a5c <__Stack_Size+0xe8465c>
    124c:	1349053b 	movtne	r0, #38203	; 0x953b
    1250:	00000b38 	andeq	r0, r0, r8, lsr fp
    1254:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1258:	3b0b3a08 	blcc	2cfa80 <__Stack_Size+0x2cf680>
    125c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1260:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1264:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1268:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    126c:	00001349 	andeq	r1, r0, r9, asr #6
    1270:	3f012e0e 	svccc	0x00012e0e
    1274:	3a0e0319 	bcc	381ee0 <__Stack_Size+0x381ae0>
    1278:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    127c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1280:	97184006 	ldrls	r4, [r8, -r6]
    1284:	13011942 	movwne	r1, #6466	; 0x1942
    1288:	050f0000 	streq	r0, [pc, #-0]	; 1290 <__Stack_Size+0xe90>
    128c:	3a0e0300 	bcc	381e94 <__Stack_Size+0x381a94>
    1290:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1294:	00180213 	andseq	r0, r8, r3, lsl r2
    1298:	00051000 	andeq	r1, r5, r0
    129c:	0b3a0e03 	bleq	e84ab0 <__Stack_Size+0xe846b0>
    12a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12a4:	00001702 	andeq	r1, r0, r2, lsl #14
    12a8:	3f002e11 	svccc	0x00002e11
    12ac:	3a0e0319 	bcc	381f18 <__Stack_Size+0x381b18>
    12b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    12b4:	11134919 	tstne	r3, r9, lsl r9
    12b8:	40061201 	andmi	r1, r6, r1, lsl #4
    12bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    12c0:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    12c4:	03193f01 	tsteq	r9, #1, 30
    12c8:	3b0b3a0e 	blcc	2cfb08 <__Stack_Size+0x2cf708>
    12cc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    12d0:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    12d4:	97184006 	ldrls	r4, [r8, -r6]
    12d8:	00001942 	andeq	r1, r0, r2, asr #18
    12dc:	03003413 	movweq	r3, #1043	; 0x413
    12e0:	3b0b3a0e 	blcc	2cfb20 <__Stack_Size+0x2cf720>
    12e4:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    12e8:	14000017 	strne	r0, [r0], #-23	; 0xffffffe9
    12ec:	08030034 	stmdaeq	r3, {r2, r4, r5}
    12f0:	0b3b0b3a 	bleq	ec3fe0 <__Stack_Size+0xec3be0>
    12f4:	17021349 	strne	r1, [r2, -r9, asr #6]
    12f8:	01000000 	mrseq	r0, (UNDEF: 0)
    12fc:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1300:	0e030b13 	vmoveq.32	d3[0], r0
    1304:	01110e1b 	tsteq	r1, fp, lsl lr
    1308:	17100612 			; <UNDEFINED> instruction: 0x17100612
    130c:	24020000 	strcs	r0, [r2], #-0
    1310:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1314:	000e030b 	andeq	r0, lr, fp, lsl #6
    1318:	00160300 	andseq	r0, r6, r0, lsl #6
    131c:	0b3a0803 	bleq	e83330 <__Stack_Size+0xe82f30>
    1320:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1324:	16040000 	strne	r0, [r4], -r0
    1328:	3a0e0300 	bcc	381f30 <__Stack_Size+0x381b30>
    132c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1330:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
    1334:	13490035 	movtne	r0, #36917	; 0x9035
    1338:	04060000 	streq	r0, [r6], #-0
    133c:	3a0b0b01 	bcc	2c3f48 <__Stack_Size+0x2c3b48>
    1340:	010b3b0b 	tsteq	fp, fp, lsl #22
    1344:	07000013 	smladeq	r0, r3, r0, r0
    1348:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    134c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1350:	03002808 	movweq	r2, #2056	; 0x808
    1354:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1358:	01130900 	tsteq	r3, r0, lsl #18
    135c:	0b3a0b0b 	bleq	e83f90 <__Stack_Size+0xe83b90>
    1360:	1301053b 	movwne	r0, #5435	; 0x153b
    1364:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1368:	3a080300 	bcc	201f70 <__Stack_Size+0x201b70>
    136c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1370:	000b3813 	andeq	r3, fp, r3, lsl r8
    1374:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1378:	0b3a0e03 	bleq	e84b8c <__Stack_Size+0xe8478c>
    137c:	1349053b 	movtne	r0, #38203	; 0x953b
    1380:	00000b38 	andeq	r0, r0, r8, lsr fp
    1384:	0300160c 	movweq	r1, #1548	; 0x60c
    1388:	3b0b3a0e 	blcc	2cfbc8 <__Stack_Size+0x2cf7c8>
    138c:	00134905 	andseq	r4, r3, r5, lsl #18
    1390:	01130d00 	tsteq	r3, r0, lsl #26
    1394:	0b3a0b0b 	bleq	e83fc8 <__Stack_Size+0xe83bc8>
    1398:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    139c:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    13a0:	3a0e0300 	bcc	381fa8 <__Stack_Size+0x381ba8>
    13a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    13a8:	000b3813 	andeq	r3, fp, r3, lsl r8
    13ac:	012e0f00 	teqeq	lr, r0, lsl #30
    13b0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    13b4:	0b3b0b3a 	bleq	ec40a4 <__Stack_Size+0xec3ca4>
    13b8:	01111927 	tsteq	r1, r7, lsr #18
    13bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    13c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
    13c4:	10000013 	andne	r0, r0, r3, lsl r0
    13c8:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    13cc:	0b3b0b3a 	bleq	ec40bc <__Stack_Size+0xec3cbc>
    13d0:	17021349 	strne	r1, [r2, -r9, asr #6]
    13d4:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    13d8:	11010182 	smlabbne	r1, r2, r1, r0
    13dc:	01133101 	tsteq	r3, r1, lsl #2
    13e0:	12000013 	andne	r0, r0, #19
    13e4:	0001828a 	andeq	r8, r1, sl, lsl #5
    13e8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    13ec:	13000018 	movwne	r0, #24
    13f0:	01018289 	smlabbeq	r1, r9, r2, r8
    13f4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    13f8:	01133119 	tsteq	r3, r9, lsl r1
    13fc:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
    1400:	01018289 	smlabbeq	r1, r9, r2, r8
    1404:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1408:	00133119 	andseq	r3, r3, r9, lsl r1
    140c:	000f1500 	andeq	r1, pc, r0, lsl #10
    1410:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1414:	34160000 	ldrcc	r0, [r6], #-0
    1418:	3a0e0300 	bcc	382020 <__Stack_Size+0x381c20>
    141c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1420:	00170213 	andseq	r0, r7, r3, lsl r2
    1424:	00341700 	eorseq	r1, r4, r0, lsl #14
    1428:	0b3a0e03 	bleq	e84c3c <__Stack_Size+0xe8483c>
    142c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1430:	00001802 	andeq	r1, r0, r2, lsl #16
    1434:	01828918 	orreq	r8, r2, r8, lsl r9
    1438:	31011101 	tstcc	r1, r1, lsl #2
    143c:	19000013 	stmdbne	r0, {r0, r1, r4}
    1440:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1444:	0b3b0b3a 	bleq	ec4134 <__Stack_Size+0xec3d34>
    1448:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    144c:	341a0000 	ldrcc	r0, [sl], #-0
    1450:	3a0e0300 	bcc	382058 <__Stack_Size+0x381c58>
    1454:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1458:	00170213 	andseq	r0, r7, r3, lsl r2
    145c:	012e1b00 	teqeq	lr, r0, lsl #22
    1460:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1464:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1468:	01111927 	tsteq	r1, r7, lsr #18
    146c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1470:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1474:	1c000013 	stcne	0, cr0, [r0], {19}
    1478:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    147c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1480:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1484:	051d0000 	ldreq	r0, [sp, #-0]
    1488:	3a0e0300 	bcc	382090 <__Stack_Size+0x381c90>
    148c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1490:	00170213 	andseq	r0, r7, r3, lsl r2
    1494:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1498:	0b3a0e03 	bleq	e84cac <__Stack_Size+0xe848ac>
    149c:	1349053b 	movtne	r0, #38203	; 0x953b
    14a0:	00001802 	andeq	r1, r0, r2, lsl #16
    14a4:	3f012e1f 	svccc	0x00012e1f
    14a8:	3a0e0319 	bcc	382114 <__Stack_Size+0x381d14>
    14ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    14b0:	11134919 	tstne	r3, r9, lsl r9
    14b4:	40061201 	andmi	r1, r6, r1, lsl #4
    14b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14bc:	00001301 	andeq	r1, r0, r1, lsl #6
    14c0:	03003420 	movweq	r3, #1056	; 0x420
    14c4:	3b0b3a0e 	blcc	2cfd04 <__Stack_Size+0x2cf904>
    14c8:	00134905 	andseq	r4, r3, r5, lsl #18
    14cc:	012e2100 	teqeq	lr, r0, lsl #2
    14d0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    14d4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    14d8:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    14dc:	00001301 	andeq	r1, r0, r1, lsl #6
    14e0:	49000522 	stmdbmi	r0, {r1, r5, r8, sl}
    14e4:	00000013 	andeq	r0, r0, r3, lsl r0
    14e8:	10001101 	andne	r1, r0, r1, lsl #2
    14ec:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    14f0:	1b080301 	blne	2020fc <__Stack_Size+0x201cfc>
    14f4:	13082508 	movwne	r2, #34056	; 0x8508
    14f8:	00000005 	andeq	r0, r0, r5
    14fc:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
    1500:	030b130e 	movweq	r1, #45838	; 0xb30e
    1504:	110e1b0e 	tstne	lr, lr, lsl #22
    1508:	10061201 	andne	r1, r6, r1, lsl #4
    150c:	02000017 	andeq	r0, r0, #23
    1510:	0b0b0024 	bleq	2c15a8 <__Stack_Size+0x2c11a8>
    1514:	0e030b3e 	vmoveq.16	d3[0], r0
    1518:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    151c:	03193f01 	tsteq	r9, #1, 30
    1520:	3b0b3a0e 	blcc	2cfd60 <__Stack_Size+0x2cf960>
    1524:	1119270b 	tstne	r9, fp, lsl #14
    1528:	40061201 	andmi	r1, r6, r1, lsl #4
    152c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1530:	00001301 	andeq	r1, r0, r1, lsl #6
    1534:	03003404 	movweq	r3, #1028	; 0x404
    1538:	3b0b3a0e 	blcc	2cfd78 <__Stack_Size+0x2cf978>
    153c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1540:	05000017 	streq	r0, [r0, #-23]	; 0xffffffe9
    1544:	00018289 	andeq	r8, r1, r9, lsl #5
    1548:	13310111 	teqne	r1, #1073741828	; 0x40000004
    154c:	0f060000 	svceq	0x00060000
    1550:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1554:	07000013 	smladeq	r0, r3, r0, r0
    1558:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    155c:	0b3b0b3a 	bleq	ec424c <__Stack_Size+0xec3e4c>
    1560:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1564:	0000193c 	andeq	r1, r0, ip, lsr r9
    1568:	03003408 	movweq	r3, #1032	; 0x408
    156c:	3b0b3a0e 	blcc	2cfdac <__Stack_Size+0x2cf9ac>
    1570:	3c193f0b 	ldccc	15, cr3, [r9], {11}
    1574:	09000019 	stmdbeq	r0, {r0, r3, r4}
    1578:	13490101 	movtne	r0, #37121	; 0x9101
    157c:	00001301 	andeq	r1, r0, r1, lsl #6
    1580:	4900210a 	stmdbmi	r0, {r1, r3, r8, sp}
    1584:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1588:	00150b00 	andseq	r0, r5, r0, lsl #22
    158c:	00001927 	andeq	r1, r0, r7, lsr #18
    1590:	0300340c 	movweq	r3, #1036	; 0x40c
    1594:	3b0b3a0e 	blcc	2cfdd4 <__Stack_Size+0x2cf9d4>
    1598:	3f13490b 	svccc	0x0013490b
    159c:	00180219 	andseq	r0, r8, r9, lsl r2
    15a0:	00260d00 	eoreq	r0, r6, r0, lsl #26
    15a4:	00001349 	andeq	r1, r0, r9, asr #6
    15a8:	3f002e0e 	svccc	0x00002e0e
    15ac:	3a0e0319 	bcc	382218 <__Stack_Size+0x381e18>
    15b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    15b4:	3c134919 	ldccc	9, cr4, [r3], {25}
    15b8:	0f000019 	svceq	0x00000019
    15bc:	0b0b0024 	bleq	2c1654 <__Stack_Size+0x2c1254>
    15c0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    15c4:	Address 0x00000000000015c4 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
       4:	00760002 	rsbseq	r0, r6, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	41010000 	mrsmi	r0, (UNDEF: 1)
      1c:	732f5050 	teqvc	pc, #80	; 0x50
      20:	73006372 	movwvc	r6, #882	; 0x372
      24:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      28:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      2c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
      30:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      34:	50504100 	subspl	r4, r0, r0, lsl #2
      38:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      3c:	616d0000 	cmnvs	sp, r0
      40:	632e6e69 	teqvs	lr, #1680	; 0x690
      44:	00000100 	andeq	r0, r0, r0, lsl #2
      48:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
      4c:	30316632 	eorscc	r6, r1, r2, lsr r6
      50:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
      54:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
      58:	00000200 	andeq	r0, r0, r0, lsl #4
      5c:	435f4350 	cmpmi	pc, #80, 6	; 0x40000001
      60:	682e6d6f 	stmdavs	lr!, {r0, r1, r2, r3, r5, r6, r8, sl, fp, sp, lr}
      64:	00000300 	andeq	r0, r0, r0, lsl #6
      68:	2e4c5844 	cdpcs	8, 4, cr5, cr12, cr4, {2}
      6c:	00030068 	andeq	r0, r3, r8, rrx
      70:	73797300 	cmnvc	r9, #0, 6
      74:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
      78:	00682e74 	rsbeq	r2, r8, r4, ror lr
      7c:	00000003 	andeq	r0, r0, r3
      80:	50020500 	andpl	r0, r2, r0, lsl #10
      84:	03080048 	movweq	r0, #32840	; 0x8048
      88:	31220131 	teqcc	r2, r1, lsr r1
      8c:	3e303031 	mrccc	0, 1, r3, cr0, cr1, {1}
      90:	02003d5b 	andeq	r3, r0, #5824	; 0x16c0
      94:	00400104 	subeq	r0, r0, r4, lsl #2
      98:	4c010402 	cfstrsmi	mvf0, [r1], {2}
      9c:	01040200 	mrseq	r0, R12_usr
      a0:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
      a4:	02004c01 	andeq	r4, r0, #256	; 0x100
      a8:	004b0104 	subeq	r0, fp, r4, lsl #2
      ac:	3e010402 	cdpcc	4, 0, cr0, cr1, cr2, {0}
      b0:	01040200 	mrseq	r0, R12_usr
      b4:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
      b8:	02003e01 	andeq	r3, r0, #1, 28
      bc:	004c0104 	subeq	r0, ip, r4, lsl #2
      c0:	68010402 	stmdavs	r1, {r1, sl}
      c4:	01040200 	mrseq	r0, R12_usr
      c8:	04020069 	streq	r0, [r2], #-105	; 0xffffff97
      cc:	02004c01 	andeq	r4, r0, #256	; 0x100
      d0:	00680104 	rsbeq	r0, r8, r4, lsl #2
      d4:	4b010402 	blmi	410e4 <__Stack_Size+0x40ce4>
      d8:	01040200 	mrseq	r0, R12_usr
      dc:	0013025a 	andseq	r0, r3, sl, asr r2
      e0:	05000101 	streq	r0, [r0, #-257]	; 0xfffffeff
      e4:	00313402 	eorseq	r3, r1, r2, lsl #8
      e8:	00eb0308 	rsceq	r0, fp, r8, lsl #6
      ec:	023d1301 	eorseq	r1, sp, #67108864	; 0x4000000
      f0:	01010007 	tsteq	r1, r7
      f4:	00000121 	andeq	r0, r0, r1, lsr #2
      f8:	003e0002 	eorseq	r0, lr, r2
      fc:	01020000 	mrseq	r0, (UNDEF: 2)
     100:	000d0efb 	strdeq	r0, [sp], -fp
     104:	01010101 	tsteq	r1, r1, lsl #2
     108:	01000000 	mrseq	r0, (UNDEF: 0)
     10c:	41010000 	mrsmi	r0, (UNDEF: 1)
     110:	732f5050 	teqvc	pc, #80	; 0x50
     114:	41006372 	tstmi	r0, r2, ror r3
     118:	692f5050 	stmdbvs	pc!, {r4, r6, ip, lr}	; <UNPREDICTABLE>
     11c:	0000636e 	andeq	r6, r0, lr, ror #6
     120:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     124:	30316632 	eorscc	r6, r1, r2, lsr r6
     128:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xfffff088
     12c:	0100632e 	tsteq	r0, lr, lsr #6
     130:	58440000 	stmdapl	r4, {}^	; <UNPREDICTABLE>
     134:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     138:	00000002 	andeq	r0, r0, r2
     13c:	48020500 	stmdami	r2, {r8, sl}
     140:	03080031 	movweq	r0, #32817	; 0x8031
     144:	0b030124 	bleq	c05dc <__Stack_Size+0xc01dc>
     148:	200f0320 	andcs	r0, pc, r0, lsr #6
     14c:	03200f03 	teqeq	r0, #3, 30
     150:	0f03200f 	svceq	0x0003200f
     154:	200b0320 	andcs	r0, fp, r0, lsr #6
     158:	03200b03 	teqeq	r0, #3072	; 0xc00
     15c:	0313200b 	tsteq	r3, #11
     160:	0b032e0b 	bleq	cb994 <__Stack_Size+0xcb594>
     164:	200b0320 	andcs	r0, fp, r0, lsr #6
     168:	03200b03 	teqeq	r0, #3072	; 0xc00
     16c:	0b03200b 	bleq	c81a0 <__Stack_Size+0xc7da0>
     170:	200b0320 	andcs	r0, fp, r0, lsr #6
     174:	03200b03 	teqeq	r0, #3072	; 0xc00
     178:	0b03200b 	bleq	c81ac <__Stack_Size+0xc7dac>
     17c:	200b0320 	andcs	r0, fp, r0, lsr #6
     180:	03200b03 	teqeq	r0, #3072	; 0xc00
     184:	0b03200b 	bleq	c81b8 <__Stack_Size+0xc7db8>
     188:	200b0320 	andcs	r0, fp, r0, lsr #6
     18c:	03200b03 	teqeq	r0, #3072	; 0xc00
     190:	0b03200b 	bleq	c81c4 <__Stack_Size+0xc7dc4>
     194:	200c0320 	andcs	r0, ip, r0, lsr #6
     198:	03200c03 	teqeq	r0, #768	; 0x300
     19c:	0b03200c 	bleq	c81d4 <__Stack_Size+0xc7dd4>
     1a0:	200b0320 	andcs	r0, fp, r0, lsr #6
     1a4:	03200b03 	teqeq	r0, #3072	; 0xc00
     1a8:	0c03200b 	stceq	0, cr2, [r3], {11}
     1ac:	200c0320 	andcs	r0, ip, r0, lsr #6
     1b0:	03200b03 	teqeq	r0, #3072	; 0xc00
     1b4:	0c03200b 	stceq	0, cr2, [r3], {11}
     1b8:	200b0320 	andcs	r0, fp, r0, lsr #6
     1bc:	03200b03 	teqeq	r0, #3072	; 0xc00
     1c0:	0b03200b 	bleq	c81f4 <__Stack_Size+0xc7df4>
     1c4:	200b0320 	andcs	r0, fp, r0, lsr #6
     1c8:	03200b03 	teqeq	r0, #3072	; 0xc00
     1cc:	0b03200b 	bleq	c8200 <__Stack_Size+0xc7e00>
     1d0:	0b031420 	bleq	c5258 <__Stack_Size+0xc4e58>
     1d4:	200b032e 	andcs	r0, fp, lr, lsr #6
     1d8:	03200b03 	teqeq	r0, #3072	; 0xc00
     1dc:	0b03200b 	bleq	c8210 <__Stack_Size+0xc7e10>
     1e0:	200b0320 	andcs	r0, fp, r0, lsr #6
     1e4:	03200c03 	teqeq	r0, #768	; 0x300
     1e8:	0b03200c 	bleq	c8220 <__Stack_Size+0xc7e20>
     1ec:	200b0320 	andcs	r0, fp, r0, lsr #6
     1f0:	03200b03 	teqeq	r0, #3072	; 0xc00
     1f4:	0b03200b 	bleq	c8228 <__Stack_Size+0xc7e28>
     1f8:	200b0320 	andcs	r0, fp, r0, lsr #6
     1fc:	03200b03 	teqeq	r0, #3072	; 0xc00
     200:	0b03200b 	bleq	c8234 <__Stack_Size+0xc7e34>
     204:	200b0320 	andcs	r0, fp, r0, lsr #6
     208:	03200b03 	teqeq	r0, #3072	; 0xc00
     20c:	0b03200b 	bleq	c8240 <__Stack_Size+0xc7e40>
     210:	200c0320 	andcs	r0, ip, r0, lsr #6
     214:	01000102 	tsteq	r0, r2, lsl #2
     218:	00015001 	andeq	r5, r1, r1
     21c:	dc000200 	sfmle	f0, 4, [r0], {-0}
     220:	02000000 	andeq	r0, r0, #0
     224:	0d0efb01 	vstreq	d15, [lr, #-4]
     228:	01010100 	mrseq	r0, (UNDEF: 17)
     22c:	00000001 	andeq	r0, r0, r1
     230:	01000001 	tsteq	r0, r1
     234:	2f505041 	svccs	0x00505041
     238:	00637273 	rsbeq	r7, r3, r3, ror r2
     23c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     240:	30316632 	eorscc	r6, r1, r2, lsr r6
     244:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     248:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     24c:	73000063 	movwvc	r0, #99	; 0x63
     250:	695f7379 	ldmdbvs	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
     254:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     258:	00010063 	andeq	r0, r1, r3, rrx
     25c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     260:	31663233 	cmncc	r6, r3, lsr r2
     264:	745f7830 	ldrbvc	r7, [pc], #-2096	; 26c <_Minimum_Stack_Size+0x16c>
     268:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     26c:	00020068 	andeq	r0, r2, r8, rrx
     270:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     274:	31663233 	cmncc	r6, r3, lsr r2
     278:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1c0 <_Minimum_Stack_Size+0xc0>
     27c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     280:	00000200 	andeq	r0, r0, r0, lsl #4
     284:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     288:	30316632 	eorscc	r6, r1, r2, lsr r6
     28c:	70675f78 	rsbvc	r5, r7, r8, ror pc
     290:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     294:	00000200 	andeq	r0, r0, r0, lsl #4
     298:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     29c:	30316632 	eorscc	r6, r1, r2, lsr r6
     2a0:	766e5f78 	uqsub16vc	r5, lr, r8
     2a4:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
     2a8:	00000200 	andeq	r0, r0, r0, lsl #4
     2ac:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     2b0:	30316632 	eorscc	r6, r1, r2, lsr r6
     2b4:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     2b8:	00682e63 	rsbeq	r2, r8, r3, ror #28
     2bc:	73000002 	movwvc	r0, #2
     2c0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     2c4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     2c8:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     2cc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     2d0:	74730000 	ldrbtvc	r0, [r3], #-0
     2d4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     2d8:	5f783031 	svcpl	0x00783031
     2dc:	73616c66 	cmnvc	r1, #26112	; 0x6600
     2e0:	00682e68 	rsbeq	r2, r8, r8, ror #28
     2e4:	73000002 	movwvc	r0, #2
     2e8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     2ec:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     2f0:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     2f4:	6b636974 	blvs	18da8cc <__Stack_Size+0x18da4cc>
     2f8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     2fc:	00000000 	andeq	r0, r0, r0
     300:	31d80205 	bicscc	r0, r8, r5, lsl #4
     304:	1c030800 	stcne	8, cr0, [r3], {-0}
     308:	4d312301 	ldcmi	3, cr2, [r1, #-4]!
     30c:	03221e30 	teqeq	r2, #48, 28	; 0x300
     310:	4d5b2028 	ldclmi	0, cr2, [fp, #-160]	; 0xffffff60
     314:	3c56032d 	mrrccc	3, 2, r0, r6, cr13
     318:	3f3f3f3f 	svccc	0x003f3f3f
     31c:	0200694d 	andeq	r6, r0, #1261568	; 0x134000
     320:	5d3f0104 	ldfpls	f0, [pc, #-16]!	; 318 <_Minimum_Stack_Size+0x218>
     324:	01040200 	mrseq	r0, R12_usr
     328:	7418033f 	ldrvc	r0, [r8], #-831	; 0xfffffcc1
     32c:	224e6a28 	subcs	r6, lr, #40, 20	; 0x28000
     330:	2f1c241d 	svccs	0x001c241d
     334:	312f2f2f 	teqcc	pc, pc, lsr #30
     338:	2f2f1c24 	svccs	0x002f1c24
     33c:	032f2f2f 	teqeq	pc, #47, 30	; 0xbc
     340:	03282e0a 	teqeq	r8, #10, 28	; 0xa0
     344:	0903207a 	stmdbeq	r3, {r1, r3, r4, r5, r6, sp}
     348:	207a033c 	rsbscs	r0, sl, ip, lsr r3
     34c:	2b212121 	blcs	8487d8 <__Stack_Size+0x8483d8>
     350:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     354:	2f2f3a30 	svccs	0x002f3a30
     358:	211f4d30 	tstcs	pc, r0, lsr sp	; <UNPREDICTABLE>
     35c:	30302d2d 	eorscc	r2, r0, sp, lsr #26
     360:	4b4b4c4b 	blmi	12d3494 <__Stack_Size+0x12d3094>
     364:	2d402278 	sfmcs	f2, 2, [r0, #-480]	; 0xfffffe20
     368:	01000302 	tsteq	r0, r2, lsl #6
     36c:	0000fe01 	andeq	pc, r0, r1, lsl #28
     370:	8c000200 	sfmhi	f0, 4, [r0], {-0}
     374:	02000000 	andeq	r0, r0, #0
     378:	0d0efb01 	vstreq	d15, [lr, #-4]
     37c:	01010100 	mrseq	r0, (UNDEF: 17)
     380:	00000001 	andeq	r0, r0, r1
     384:	01000001 	tsteq	r0, r1
     388:	2f505041 	svccs	0x00505041
     38c:	00637273 	rsbeq	r7, r3, r3, ror r2
     390:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     394:	30316632 	eorscc	r6, r1, r2, lsr r6
     398:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     39c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     3a0:	50000063 	andpl	r0, r0, r3, rrx
     3a4:	6f435f43 	svcvs	0x00435f43
     3a8:	00632e6d 	rsbeq	r2, r3, sp, ror #28
     3ac:	73000001 	movwvc	r0, #1
     3b0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     3b4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     3b8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     3bc:	00682e65 	rsbeq	r2, r8, r5, ror #28
     3c0:	73000002 	movwvc	r0, #2
     3c4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     3c8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     3cc:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     3d0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     3d4:	74730000 	ldrbtvc	r0, [r3], #-0
     3d8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     3dc:	5f783031 	svcpl	0x00783031
     3e0:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     3e4:	00682e74 	rsbeq	r2, r8, r4, ror lr
     3e8:	73000002 	movwvc	r0, #2
     3ec:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     3f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     3f4:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
     3f8:	6b636974 	blvs	18da9d0 <__Stack_Size+0x18da5d0>
     3fc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     400:	00000000 	andeq	r0, r0, r0
     404:	33440205 	movtcc	r0, #16901	; 0x4205
     408:	d1030800 	tstle	r3, r0, lsl #16
     40c:	002f0100 	eoreq	r0, pc, r0, lsl #2
     410:	3d010402 	cfstrscc	mvf0, [r1, #-8]
     414:	3c6f0367 	stclcc	3, cr0, [pc], #-412	; 280 <_Minimum_Stack_Size+0x180>
     418:	01040200 	mrseq	r0, R12_usr
     41c:	223d3d2f 	eorscs	r3, sp, #3008	; 0xbc0
     420:	02003020 	andeq	r3, r0, #32
     424:	20060104 	andcs	r0, r6, r4, lsl #2
     428:	02040200 	andeq	r0, r4, #0, 4
     42c:	02003006 	andeq	r3, r0, #6
     430:	323a0204 	eorscc	r0, sl, #4, 4	; 0x40000000
     434:	20200e03 	eorcs	r0, r0, r3, lsl #28
     438:	02003e22 	andeq	r3, r0, #544	; 0x220
     43c:	3f300104 	svccc	0x00300104
     440:	032d214c 	teqeq	sp, #76, 2
     444:	03134a70 	tsteq	r3, #112, 20	; 0x70000
     448:	2e587fbb 	mrccs	15, 2, r7, cr8, cr11, {5}
     44c:	32241c24 	eorcc	r1, r4, #36, 24	; 0x2400
     450:	2f2f2f3d 	svccs	0x002f2f3d
     454:	2231251b 	eorscs	r2, r1, #113246208	; 0x6c00000
     458:	033c3403 	teqeq	ip, #50331648	; 0x3000000
     45c:	6a4d4a4f 	bvs	1352da0 <__Stack_Size+0x13529a0>
     460:	25033031 	strcs	r3, [r3, #-49]	; 0xffffffcf
     464:	4a5e033c 	bmi	178115c <__Stack_Size+0x1780d5c>
     468:	06024c51 			; <UNDEFINED> instruction: 0x06024c51
     46c:	55010100 	strpl	r0, [r1, #-256]	; 0xffffff00
     470:	02000001 	andeq	r0, r0, #1
     474:	00009a00 	andeq	r9, r0, r0, lsl #20
     478:	fb010200 	blx	40c82 <__Stack_Size+0x40882>
     47c:	01000d0e 	tsteq	r0, lr, lsl #26
     480:	00010101 	andeq	r0, r1, r1, lsl #2
     484:	00010000 	andeq	r0, r1, r0
     488:	50410100 	subpl	r0, r1, r0, lsl #2
     48c:	72732f50 	rsbsvc	r2, r3, #80, 30	; 0x140
     490:	74730063 	ldrbtvc	r0, [r3], #-99	; 0xffffff9d
     494:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     498:	5f783031 	svcpl	0x00783031
     49c:	2f62696c 	svccs	0x0062696c
     4a0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     4a4:	2f505041 	svccs	0x00505041
     4a8:	00636e69 	rsbeq	r6, r3, r9, ror #28
     4ac:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
     4b0:	0100632e 	tsteq	r0, lr, lsr #6
     4b4:	74730000 	ldrbtvc	r0, [r3], #-0
     4b8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     4bc:	5f783031 	svcpl	0x00783031
     4c0:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     4c4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     4c8:	74730000 	ldrbtvc	r0, [r3], #-0
     4cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     4d0:	5f783031 	svcpl	0x00783031
     4d4:	2e70616d 	rpwcssz	f6, f0, #5.0
     4d8:	00020068 	andeq	r0, r2, r8, rrx
     4dc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     4e0:	31663233 	cmncc	r6, r3, lsr r2
     4e4:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffffcbc <SCS_BASE+0x1fff1cbc>
     4e8:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
     4ec:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     4f0:	74730000 	ldrbtvc	r0, [r3], #-0
     4f4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     4f8:	5f783031 	svcpl	0x00783031
     4fc:	6f697067 	svcvs	0x00697067
     500:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     504:	43500000 	cmpmi	r0, #0
     508:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 394 <_Minimum_Stack_Size+0x294>
     50c:	0300682e 	movweq	r6, #2094	; 0x82e
     510:	00000000 	andeq	r0, r0, r0
     514:	343c0205 	ldrtcc	r0, [ip], #-517	; 0xfffffdfb
     518:	e3030800 	movw	r0, #14336	; 0x3800
     51c:	1e220100 	sufnes	f0, f2, f0
     520:	004e3d22 	subeq	r3, lr, r2, lsr #26
     524:	4b010402 	blmi	41534 <__Stack_Size+0x41134>
     528:	032c4d6a 	teqeq	ip, #6784	; 0x1a80
     52c:	23827fbf 	orrcs	r7, r2, #764	; 0x2fc
     530:	200b0332 	andcs	r0, fp, r2, lsr r3
     534:	03207803 	teqeq	r0, #196608	; 0x30000
     538:	77032009 	strvc	r2, [r3, -r9]
     53c:	20090320 	andcs	r0, r9, r0, lsr #6
     540:	03207a03 	teqeq	r0, #12288	; 0x3000
     544:	6c03200a 	stcvs	0, cr2, [r3], {10}
     548:	0d032120 	stfeqs	f2, [r3, #-128]	; 0xffffff80
     54c:	00281c20 	eoreq	r1, r8, r0, lsr #24
     550:	3e010402 	cdpcc	4, 0, cr0, cr1, cr2, {0}
     554:	02040200 	andeq	r0, r4, #0, 4
     558:	311d503e 	tstcc	sp, lr, lsr r0
     55c:	04020023 	streq	r0, [r2], #-35	; 0xffffffdd
     560:	02002402 	andeq	r2, r0, #33554432	; 0x2000000
     564:	06480204 	strbeq	r0, [r8], -r4, lsl #4
     568:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     56c:	00350602 	eorseq	r0, r5, r2, lsl #12
     570:	3a020402 	bcc	81580 <__Stack_Size+0x81180>
     574:	3c1c0333 	ldccc	3, cr0, [ip], {51}	; 0x33
     578:	30243d24 	eorcc	r3, r4, r4, lsr #26
     57c:	7a033331 	bvc	cd248 <__Stack_Size+0xcce48>
     580:	207a0320 	rsbscs	r0, sl, r0, lsr #6
     584:	00200a03 	eoreq	r0, r0, r3, lsl #20
     588:	3e010402 	cdpcc	4, 0, cr0, cr1, cr2, {0}
     58c:	02040200 	andeq	r0, r4, #0, 4
     590:	311d503e 	tstcc	sp, lr, lsr r0
     594:	04020023 	streq	r0, [r2], #-35	; 0xffffffdd
     598:	02002402 	andeq	r2, r0, #33554432	; 0x2000000
     59c:	03480204 	movteq	r0, #33284	; 0x8204
     5a0:	76032e0f 	strvc	r2, [r3], -pc, lsl #28
     5a4:	580d032e 	stmdapl	sp, {r1, r2, r3, r5, r8, r9}
     5a8:	98836821 	stmls	r3, {r0, r5, fp, sp, lr}
     5ac:	283f2420 	ldmdacs	pc!, {r5, sl, sp}	; <UNPREDICTABLE>
     5b0:	3d207903 	stccc	9, cr7, [r0, #-12]!
     5b4:	1d322f2f 	ldcne	15, cr2, [r2, #-188]!	; 0xffffff44
     5b8:	4d3e2f3f 	ldcmi	15, cr2, [lr, #-252]!	; 0xffffff04
     5bc:	d5034c6a 	strle	r4, [r3, #-3178]	; 0xfffff396
     5c0:	0213587e 	andseq	r5, r3, #8257536	; 0x7e0000
     5c4:	01010002 	tsteq	r1, r2
     5c8:	00000203 	andeq	r0, r0, r3, lsl #4
     5cc:	00880002 	addeq	r0, r8, r2
     5d0:	01020000 	mrseq	r0, (UNDEF: 2)
     5d4:	000d0efb 	strdeq	r0, [sp], -fp
     5d8:	01010101 	tsteq	r1, r1, lsl #2
     5dc:	01000000 	mrseq	r0, (UNDEF: 0)
     5e0:	73010000 	movwvc	r0, #4096	; 0x1000
     5e4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     5e8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5ec:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     5f0:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     5f4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5f8:	31663233 	cmncc	r6, r3, lsr r2
     5fc:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     600:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     604:	0000636e 	andeq	r6, r0, lr, ror #6
     608:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     60c:	30316632 	eorscc	r6, r1, r2, lsr r6
     610:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     614:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     618:	00010063 	andeq	r0, r1, r3, rrx
     61c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     620:	31663233 	cmncc	r6, r3, lsr r2
     624:	745f7830 	ldrbvc	r7, [pc], #-2096	; 62c <__Stack_Size+0x22c>
     628:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     62c:	00020068 	andeq	r0, r2, r8, rrx
     630:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     634:	31663233 	cmncc	r6, r3, lsr r2
     638:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 580 <__Stack_Size+0x180>
     63c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     640:	00000200 	andeq	r0, r0, r0, lsl #4
     644:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     648:	30316632 	eorscc	r6, r1, r2, lsr r6
     64c:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     650:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     654:	00020068 	andeq	r0, r2, r8, rrx
     658:	05000000 	streq	r0, [r0, #-0]
     65c:	0035bc02 	eorseq	fp, r5, r2, lsl #24
     660:	00d60308 	sbcseq	r0, r6, r8, lsl #6
     664:	03591701 	cmpeq	r9, #262144	; 0x40000
     668:	5917740e 	ldmdbpl	r7, {r1, r2, r3, sl, ip, sp, lr}
     66c:	17740e03 	ldrbne	r0, [r4, -r3, lsl #28]!
     670:	740c0359 	strvc	r0, [ip], #-857	; 0xfffffca7
     674:	0b033d14 	bleq	cfacc <__Stack_Size+0xcf6cc>
     678:	f6031490 			; <UNDEFINED> instruction: 0xf6031490
     67c:	2f148203 	svccs	0x00148203
     680:	144a0a03 	strbne	r0, [sl], #-2563	; 0xfffff5fd
     684:	4a0b032f 	bmi	2c1348 <__Stack_Size+0x2c0f48>
     688:	2e090315 	mcrcs	3, 0, r0, cr9, cr5, {0}
     68c:	15660a03 	strbne	r0, [r6, #-2563]!	; 0xfffff5fd
     690:	032e0a03 	teqeq	lr, #12288	; 0x3000
     694:	1d28660e 	stcne	6, cr6, [r8, #-56]!	; 0xffffffc8
     698:	12033323 	andne	r3, r3, #-1946157056	; 0x8c000000
     69c:	263e1874 			; <UNDEFINED> instruction: 0x263e1874
     6a0:	10032941 	andne	r2, r3, r1, asr #18
     6a4:	4a0f033c 	bmi	3c139c <__Stack_Size+0x3c0f9c>
     6a8:	660c0317 			; <UNDEFINED> instruction: 0x660c0317
     6ac:	3e425015 	mcrcc	0, 2, r5, cr2, cr5, {0}
     6b0:	344a7403 	strbcc	r7, [sl], #-1027	; 0xfffffbfd
     6b4:	03201003 	teqeq	r0, #3
     6b8:	24203c0c 	strtcs	r3, [r0], #-3084	; 0xfffff3f4
     6bc:	222e1c03 	eorcs	r1, lr, #768	; 0x300
     6c0:	01040200 	mrseq	r0, R12_usr
     6c4:	00206503 	eoreq	r6, r0, r3, lsl #10
     6c8:	06020402 	streq	r0, [r2], -r2, lsl #8
     6cc:	1903062e 	stmdbne	r3, {r1, r2, r3, r5, r9, sl}
     6d0:	68032220 	stmdavs	r3, {r5, r9, sp}
     6d4:	5d332f74 	ldcpl	15, cr2, [r3, #-464]!	; 0xfffffe30
     6d8:	2e7ab203 	cdpcs	2, 7, cr11, cr10, cr3, {0}
     6dc:	314c2720 	cmpcc	ip, r0, lsr #14
     6e0:	214b2925 	cmpcs	fp, r5, lsr #18
     6e4:	5d31304d 	ldcpl	0, cr3, [r1, #-308]!	; 0xfffffecc
     6e8:	243c0c03 	ldrtcs	r0, [ip], #-3075	; 0xfffff3fd
     6ec:	2a24314c 	bcs	90cc24 <__Stack_Size+0x90c824>
     6f0:	31304d4b 	teqcc	r0, fp, asr #26
     6f4:	3c0c035d 	stccc	3, cr0, [ip], {93}	; 0x5d
     6f8:	36314c24 	ldrtcc	r4, [r1], -r4, lsr #24
     6fc:	212e7803 	teqcs	lr, r3, lsl #16
     700:	304d4b3f 	subcc	r4, sp, pc, lsr fp
     704:	1d235b31 	fstmdbxne	r3!, {d5-d28}	;@ Deprecated
     708:	231d233f 	tstcs	sp, #-67108864	; 0xfc000000
     70c:	312e0a03 	teqcc	lr, r3, lsl #20
     710:	740d035e 	strvc	r0, [sp], #-862	; 0xfffffca2
     714:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
     718:	32302720 	eorscc	r2, r0, #32, 14	; 0x800000
     71c:	314c1b25 	cmpcc	ip, r5, lsr #22
     720:	03313230 	teqeq	r1, #48, 4
     724:	5e313c0a 	cdppl	12, 3, cr3, cr1, cr10, {0}
     728:	204a0d03 	subcs	r0, sl, r3, lsl #26
     72c:	20790327 	rsbscs	r0, r9, r7, lsr #6
     730:	24313027 	ldrtcs	r3, [r1], #-39	; 0xffffffd9
     734:	30224c1c 	eorcc	r4, r2, ip, lsl ip
     738:	0e035d31 	mcreq	13, 0, r5, cr3, cr1, {1}
     73c:	0326204a 	teqeq	r6, #74	; 0x4a
     740:	3026207a 	eorcc	r2, r6, sl, ror r0
     744:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
     748:	4b3f2120 	blmi	fc8bd0 <__Stack_Size+0xfc87d0>
     74c:	5d313023 	ldcpl	0, cr3, [r1, #-140]!	; 0xffffff74
     750:	20581403 	subscs	r1, r8, r3, lsl #8
     754:	3e200f03 	cdpcc	15, 2, cr0, cr0, cr3, {0}
     758:	2e740331 	mrccs	3, 3, r0, cr4, cr1, {1}
     75c:	21200c03 	teqcs	r0, r3, lsl #24
     760:	2073033d 	rsbscs	r0, r3, sp, lsr r3
     764:	30200d03 	eorcc	r0, r0, r3, lsl #26
     768:	7203221e 	andvc	r2, r3, #-536870911	; 0xe0000001
     76c:	2e150320 	cdpcs	3, 1, cr0, cr5, cr0, {1}
     770:	231d2337 	tstcs	sp, #-603979776	; 0xdc000000
     774:	1d233e30 	stcne	14, cr3, [r3, #-192]!	; 0xffffff40
     778:	64033123 	strvs	r3, [r3], #-291	; 0xfffffedd
     77c:	2e1c032e 	cdpcs	3, 1, cr0, cr12, cr14, {1}
     780:	231d2330 	tstcs	sp, #48, 6	; 0xc0000000
     784:	2e5d0331 	mrccs	3, 2, r0, cr13, cr1, {1}
     788:	4c202303 	stcmi	3, cr2, [r0], #-12
     78c:	31231d23 	teqcc	r3, r3, lsr #26
     790:	10036b31 	andne	r6, r3, r1, lsr fp
     794:	4c262082 	stcmi	0, cr2, [r6], #-520	; 0xfffffdf8
     798:	79033531 	stmdbvc	r3, {r0, r4, r5, r8, sl, ip, sp}
     79c:	4b3e212e 	blmi	f88c5c <__Stack_Size+0xf8885c>
     7a0:	5b31304d 	blpl	c4c8dc <__Stack_Size+0xc4c4dc>
     7a4:	3232225a 	eorscc	r2, r2, #-1610612731	; 0xa0000005
     7a8:	3179314c 	cmncc	r9, ip, asr #2
     7ac:	7418035e 	ldrvc	r0, [r8], #-862	; 0xfffffca2
     7b0:	03200903 	teqeq	r0, #49152	; 0xc000
     7b4:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     7b8:	033f2120 	teqeq	pc, #32, 2
     7bc:	0d032073 	stceq	0, cr2, [r3, #-460]	; 0xfffffe34
     7c0:	2231302e 	eorscs	r3, r1, #46	; 0x2e
     7c4:	3e4d3e2c 	cdpcc	14, 4, cr3, cr13, cr12, {1}
     7c8:	07025d31 	smladxeq	r2, r1, sp, r5
     7cc:	80010100 	andhi	r0, r1, r0, lsl #2
     7d0:	02000001 	andeq	r0, r0, #1
     7d4:	00009900 	andeq	r9, r0, r0, lsl #18
     7d8:	fb010200 	blx	40fe2 <__Stack_Size+0x40be2>
     7dc:	01000d0e 	tsteq	r0, lr, lsl #26
     7e0:	00010101 	andeq	r0, r1, r1, lsl #2
     7e4:	00010000 	andeq	r0, r1, r0
     7e8:	74730100 	ldrbtvc	r0, [r3], #-256	; 0xffffff00
     7ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     7f0:	5f783031 	svcpl	0x00783031
     7f4:	2f62696c 	svccs	0x0062696c
     7f8:	00637273 	rsbeq	r7, r3, r3, ror r2
     7fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     800:	30316632 	eorscc	r6, r1, r2, lsr r6
     804:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     808:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     80c:	73000063 	movwvc	r0, #99	; 0x63
     810:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     814:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     818:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
     81c:	00632e6f 	rsbeq	r2, r3, pc, ror #28
     820:	73000001 	movwvc	r0, #1
     824:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     828:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     82c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     830:	00682e65 	rsbeq	r2, r8, r5, ror #28
     834:	73000002 	movwvc	r0, #2
     838:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     83c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     840:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     844:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     848:	74730000 	ldrbtvc	r0, [r3], #-0
     84c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     850:	5f783031 	svcpl	0x00783031
     854:	6f697067 	svcvs	0x00697067
     858:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     85c:	74730000 	ldrbtvc	r0, [r3], #-0
     860:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     864:	5f783031 	svcpl	0x00783031
     868:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     86c:	00020068 	andeq	r0, r2, r8, rrx
     870:	05000000 	streq	r0, [r0, #-0]
     874:	003a3402 	eorseq	r3, sl, r2, lsl #8
     878:	01330308 	teqeq	r3, r8, lsl #6
     87c:	2a4bf524 	bcs	12fdd14 <__Stack_Size+0x12fd914>
     880:	4bac1703 	blmi	feb06494 <SCS_BASE+0x1eaf8494>
     884:	4b2e7003 	blmi	b9c898 <__Stack_Size+0xb9c498>
     888:	4b324b32 	blmi	c93558 <__Stack_Size+0xc93158>
     88c:	4b2e0903 	blmi	b82ca0 <__Stack_Size+0xb828a0>
     890:	03425932 	movteq	r5, #10546	; 0x2932
     894:	12032e7a 	andne	r2, r3, #1952	; 0x7a0
     898:	2d4c2182 	stfcse	f2, [ip, #-520]	; 0xfffffdf8
     89c:	034a0f03 	movteq	r0, #44803	; 0xaf03
     8a0:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     8a4:	2e0c0320 	cdpcs	3, 0, cr0, cr12, cr0, {1}
     8a8:	74033325 	strvc	r3, [r3], #-805	; 0xfffffcdb
     8ac:	3e333520 	cfabs64cc	mvdx3, mvdx3
     8b0:	03362222 	teqeq	r6, #536870914	; 0x20000002
     8b4:	30302e78 	eorscc	r2, r0, r8, ror lr
     8b8:	2b322230 	blcs	c89180 <__Stack_Size+0xc88d80>
     8bc:	22311d34 	eorscs	r1, r1, #52, 26	; 0xd00
     8c0:	66032233 			; <UNDEFINED> instruction: 0x66032233
     8c4:	3c1f032e 	ldccc	3, cr0, [pc], {46}	; 0x2e
     8c8:	22213025 	eorcs	r3, r1, #37	; 0x25
     8cc:	4a790335 	bmi	1e415a8 <__Stack_Size+0x1e411a8>
     8d0:	22302f30 	eorscs	r2, r0, #48, 30	; 0xc0
     8d4:	1d342b32 	vldmdbne	r4!, {d2-d26}
     8d8:	22312231 	eorscs	r2, r1, #268435459	; 0x10000003
     8dc:	032e6903 	teqeq	lr, #49152	; 0xc000
     8e0:	0d033c1b 	stceq	12, cr3, [r3, #-108]	; 0xffffff94
     8e4:	2f3d143c 	svccs	0x003d143c
     8e8:	193c0d03 	ldmdbne	ip!, {r0, r1, r8, sl, fp}
     8ec:	032e0903 	teqeq	lr, #49152	; 0xc000
     8f0:	21164a0a 	tstcs	r6, sl, lsl #20
     8f4:	192e0c03 	stmdbne	lr!, {r0, r1, sl, fp}
     8f8:	032e0903 	teqeq	lr, #49152	; 0xc000
     8fc:	21164a0a 	tstcs	r6, sl, lsl #20
     900:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
     904:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
     908:	182e1103 	stmdane	lr!, {r0, r1, r8, ip}
     90c:	0e033222 	cdpeq	2, 0, cr3, cr3, cr2, {1}
     910:	0e03162e 	cfmadd32eq	mvax1, mvfx1, mvfx3, mvfx14
     914:	2230192e 	eorscs	r1, r0, #753664	; 0xb8000
     918:	03222222 	teqeq	r2, #536870914	; 0x20000002
     91c:	03192e10 	tsteq	r9, #16, 28	; 0x100
     920:	22272079 	eorcs	r2, r7, #121	; 0x79
     924:	0330213d 	teqeq	r0, #1073741839	; 0x4000000f
     928:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
     92c:	25276627 	strcs	r6, [r7, #-1575]!	; 0xfffff9d9
     930:	23222345 	teqcs	r2, #335544321	; 0x14000001
     934:	034c2f1f 	movteq	r2, #53023	; 0xcf1f
     938:	0a032e78 	beq	cc320 <__Stack_Size+0xcbf20>
     93c:	3167502e 	cmncc	r7, lr, lsr #32
     940:	10034d22 	andne	r4, r3, r2, lsr #26
     944:	035b1958 	cmpeq	fp, #88, 18	; 0x160000
     948:	09037476 	stmdbeq	r3, {r1, r2, r4, r5, r6, sl, ip, sp, lr}
     94c:	04024b20 	streq	r4, [r2], #-2848	; 0xfffff4e0
     950:	b5010100 	strlt	r0, [r1, #-256]	; 0xffffff00
     954:	02000001 	andeq	r0, r0, #1
     958:	00009a00 	andeq	r9, r0, r0, lsl #20
     95c:	fb010200 	blx	41166 <__Stack_Size+0x40d66>
     960:	01000d0e 	tsteq	r0, lr, lsl #26
     964:	00010101 	andeq	r0, r1, r1, lsl #2
     968:	00010000 	andeq	r0, r1, r0
     96c:	74730100 	ldrbtvc	r0, [r3], #-256	; 0xffffff00
     970:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     974:	5f783031 	svcpl	0x00783031
     978:	2f62696c 	svccs	0x0062696c
     97c:	00637273 	rsbeq	r7, r3, r3, ror r2
     980:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     984:	30316632 	eorscc	r6, r1, r2, lsr r6
     988:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     98c:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     990:	73000063 	movwvc	r0, #99	; 0x63
     994:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     998:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     99c:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
     9a0:	00632e63 	rsbeq	r2, r3, r3, ror #28
     9a4:	73000001 	movwvc	r0, #1
     9a8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     9ac:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     9b0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     9b4:	00682e65 	rsbeq	r2, r8, r5, ror #28
     9b8:	73000002 	movwvc	r0, #2
     9bc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     9c0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     9c4:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     9c8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     9cc:	74730000 	ldrbtvc	r0, [r3], #-0
     9d0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     9d4:	5f783031 	svcpl	0x00783031
     9d8:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     9dc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     9e0:	6f630000 	svcvs	0x00630000
     9e4:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
     9e8:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 83c <__Stack_Size+0x43c>
     9ec:	6f726361 	svcvs	0x00726361
     9f0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     9f4:	00000000 	andeq	r0, r0, r0
     9f8:	3c980205 	lfmcc	f0, 4, [r8], {5}
     9fc:	24030800 	strcs	r0, [r3], #-2048	; 0xfffff800
     a00:	2d211501 	cfstr32cs	mvfx1, [r1, #-4]!
     a04:	302f2f4b 	eorcc	r2, pc, fp, asr #30
     a08:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
     a0c:	00200602 	eoreq	r0, r0, r2, lsl #12
     a10:	06020402 	streq	r0, [r2], -r2, lsl #8
     a14:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     a18:	02003002 	andeq	r3, r0, #2
     a1c:	242c0204 	strtcs	r0, [ip], #-516	; 0xfffffdfc
     a20:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xfffff4fd
     a24:	2f211e3e 	svccs	0x00211e3e
     a28:	3e232121 	sufccsp	f2, f3, f1
     a2c:	03213d21 	teqeq	r1, #2112	; 0x840
     a30:	03176617 	tsteq	r7, #24117248	; 0x1700000
     a34:	0a039e0e 	beq	e8274 <__Stack_Size+0xe7e74>
     a38:	20760301 	rsbscs	r0, r6, r1, lsl #6
     a3c:	232e0a03 	teqcs	lr, #12288	; 0x3000
     a40:	1b251c24 	blne	947ad8 <__Stack_Size+0x9476d8>
     a44:	312c313d 	teqcc	ip, sp, lsr r1
     a48:	1d243b31 	fstmdbxne	r4!, {d3-d26}	;@ Deprecated
     a4c:	2f307323 	svccs	0x00307323
     a50:	21312221 	teqcs	r1, r1, lsr #4
     a54:	215d211f 	cmpcs	sp, pc, lsl r1
     a58:	9e0e0357 	mcrls	3, 0, r0, cr14, cr7, {2}
     a5c:	21212f14 	teqcs	r1, r4, lsl pc
     a60:	132e0b03 	teqne	lr, #3072	; 0xc00
     a64:	132e0b03 	teqne	lr, #3072	; 0xc00
     a68:	132e0b03 	teqne	lr, #3072	; 0xc00
     a6c:	132e0b03 	teqne	lr, #3072	; 0xc00
     a70:	162e0d03 	strtne	r0, [lr], -r3, lsl #26
     a74:	133c0b03 	teqne	ip, #3072	; 0xc00
     a78:	132e0b03 	teqne	lr, #3072	; 0xc00
     a7c:	580b032f 	stmdapl	fp, {r0, r1, r2, r3, r5, r8, r9}
     a80:	09035a19 	stmdbeq	r3, {r0, r3, r4, r9, fp, ip, lr}
     a84:	740a0366 	strvc	r0, [sl], #-870	; 0xfffffc9a
     a88:	660b0316 			; <UNDEFINED> instruction: 0x660b0316
     a8c:	d60c0316 			; <UNDEFINED> instruction: 0xd60c0316
     a90:	0b034b13 	bleq	d36e4 <__Stack_Size+0xd32e4>
     a94:	035a194a 	cmpeq	sl, #1212416	; 0x128000
     a98:	0b036609 	bleq	da2c4 <__Stack_Size+0xd9ec4>
     a9c:	032f1374 	teqeq	pc, #116, 6	; 0xd0000001
     aa0:	03174a10 	tsteq	r7, #16, 20	; 0x10000
     aa4:	03139e0b 	tsteq	r3, #11, 28	; 0xb0
     aa8:	0313820b 	tsteq	r3, #-1342177280	; 0xb0000000
     aac:	1e278212 	mcrne	2, 1, r8, cr7, cr2, {0}
     ab0:	13033222 	movwne	r3, #12834	; 0x3222
     ab4:	1e6a1974 	mcrne	9, 3, r1, cr10, cr4, {3}
     ab8:	1a033222 	bne	cd348 <__Stack_Size+0xccf48>
     abc:	01090366 	tsteq	r9, r6, ror #6
     ac0:	03207703 	teqeq	r0, #786432	; 0xc0000
     ac4:	314b2009 	cmpcc	fp, r9
     ac8:	2f333f1e 	svccs	0x00333f1e
     acc:	2c241b21 	stccs	11, cr1, [r4], #-132	; 0xffffff7c
     ad0:	11034b79 	tstne	r3, r9, ror fp
     ad4:	30301a66 	eorscc	r1, r0, r6, ror #20
     ad8:	033c0b03 	teqeq	ip, #3072	; 0xc00
     adc:	3019740f 	andscc	r7, r9, pc, lsl #8
     ae0:	199e0f03 	ldmibne	lr, {r0, r1, r8, r9, sl, fp}
     ae4:	ba150330 	blt	5417ac <__Stack_Size+0x5413ac>
     ae8:	0330301a 	teqeq	r0, #26
     aec:	11033c0b 	tstne	r3, fp, lsl #24
     af0:	223f1974 	eorscs	r1, pc, #116, 18	; 0x1d0000
     af4:	2e7a0330 	mrccs	3, 3, r0, cr10, cr0, {1}
     af8:	40223d36 	eormi	r3, r2, r6, lsr sp
     afc:	0f032333 	svceq	0x00032333
     b00:	2009034a 	andcs	r0, r9, sl, asr #6
     b04:	02233230 	eoreq	r3, r3, #48, 4
     b08:	01010004 	tsteq	r1, r4
     b0c:	000000e7 	andeq	r0, r0, r7, ror #1
     b10:	00980002 	addseq	r0, r8, r2
     b14:	01020000 	mrseq	r0, (UNDEF: 2)
     b18:	000d0efb 	strdeq	r0, [sp], -fp
     b1c:	01010101 	tsteq	r1, r1, lsl #2
     b20:	01000000 	mrseq	r0, (UNDEF: 0)
     b24:	73010000 	movwvc	r0, #4096	; 0x1000
     b28:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     b2c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     b30:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     b34:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     b38:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     b3c:	31663233 	cmncc	r6, r3, lsr r2
     b40:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     b44:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     b48:	0000636e 	andeq	r6, r0, lr, ror #6
     b4c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b50:	30316632 	eorscc	r6, r1, r2, lsr r6
     b54:	77705f78 			; <UNDEFINED> instruction: 0x77705f78
     b58:	00632e72 	rsbeq	r2, r3, r2, ror lr
     b5c:	73000001 	movwvc	r0, #1
     b60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     b64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     b68:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     b6c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     b70:	73000002 	movwvc	r0, #2
     b74:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     b78:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     b7c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     b80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     b84:	6f630000 	svcvs	0x00630000
     b88:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
     b8c:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 9e0 <__Stack_Size+0x5e0>
     b90:	6f726361 	svcvs	0x00726361
     b94:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     b98:	74730000 	ldrbtvc	r0, [r3], #-0
     b9c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     ba0:	5f783031 	svcpl	0x00783031
     ba4:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
     ba8:	00020068 	andeq	r0, r2, r8, rrx
     bac:	05000000 	streq	r0, [r0, #-0]
     bb0:	003fb802 	eorseq	fp, pc, r2, lsl #16
     bb4:	00c30308 	sbceq	r0, r3, r8, lsl #6
     bb8:	2d5a2101 	ldfcse	f2, [sl, #-4]
     bbc:	16580c03 	ldrbne	r0, [r8], -r3, lsl #24
     bc0:	16580c03 	ldrbne	r0, [r8], -r3, lsl #24
     bc4:	18661503 	stmdane	r6!, {r0, r1, r8, sl, ip}^
     bc8:	03233131 	teqeq	r3, #1073741836	; 0x4000000c
     bcc:	0316580c 	tsteq	r6, #12, 16	; 0xc0000
     bd0:	031a6614 	tsteq	sl, #20, 12	; 0x1400000
     bd4:	7103200f 	tstvc	r3, pc
     bd8:	31312320 	teqcc	r1, r0, lsr #6
     bdc:	33235b23 	teqcc	r3, #35840	; 0x8c00
     be0:	14660c03 	strbtne	r0, [r6], #-3075	; 0xfffff3fd
     be4:	035b4d5b 	cmpeq	fp, #5824	; 0x16c0
     be8:	0318660f 	tsteq	r8, #15728640	; 0xf00000
     bec:	0d033c0b 	stceq	12, cr3, [r3, #-44]	; 0xffffffd4
     bf0:	08021674 	stmdaeq	r2, {r2, r4, r5, r6, r9, sl, ip}
     bf4:	97010100 	strls	r0, [r1, -r0, lsl #2]
     bf8:	02000001 	andeq	r0, r0, #1
     bfc:	00008400 	andeq	r8, r0, r0, lsl #8
     c00:	fb010200 	blx	4140a <__Stack_Size+0x4100a>
     c04:	01000d0e 	tsteq	r0, lr, lsl #26
     c08:	00010101 	andeq	r0, r1, r1, lsl #2
     c0c:	00010000 	andeq	r0, r1, r0
     c10:	74730100 	ldrbtvc	r0, [r3], #-256	; 0xffffff00
     c14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c18:	5f783031 	svcpl	0x00783031
     c1c:	2f62696c 	svccs	0x0062696c
     c20:	00637273 	rsbeq	r7, r3, r3, ror r2
     c24:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c28:	30316632 	eorscc	r6, r1, r2, lsr r6
     c2c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     c30:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     c34:	73000063 	movwvc	r0, #99	; 0x63
     c38:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     c3c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c40:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
     c44:	0100632e 	tsteq	r0, lr, lsr #6
     c48:	74730000 	ldrbtvc	r0, [r3], #-0
     c4c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c50:	5f783031 	svcpl	0x00783031
     c54:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     c58:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     c5c:	74730000 	ldrbtvc	r0, [r3], #-0
     c60:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c64:	5f783031 	svcpl	0x00783031
     c68:	2e70616d 	rpwcssz	f6, f0, #5.0
     c6c:	00020068 	andeq	r0, r2, r8, rrx
     c70:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     c74:	31663233 	cmncc	r6, r3, lsr r2
     c78:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
     c7c:	682e6363 	stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}
     c80:	00000200 	andeq	r0, r0, r0, lsl #4
     c84:	02050000 	andeq	r0, r5, #0
     c88:	08004080 	stmdaeq	r0, {r7, lr}
     c8c:	0100fc03 	tsteq	r0, r3, lsl #24
     c90:	694d5b14 	stmdbvs	sp, {r2, r4, r8, r9, fp, ip, lr}^
     c94:	12034d4d 	andne	r4, r3, #4928	; 0x1340
     c98:	03261874 	teqeq	r6, #116, 16	; 0x740000
     c9c:	4d4d2e7a 	stclmi	14, cr2, [sp, #-488]	; 0xfffffe18
     ca0:	35034f5c 	strcc	r4, [r3, #-3932]	; 0xfffff0a4
     ca4:	31311882 	teqcc	r1, r2, lsl #17
     ca8:	4a0e0331 	bmi	381974 <__Stack_Size+0x381574>
     cac:	66150316 			; <UNDEFINED> instruction: 0x66150316
     cb0:	31313119 	teqcc	r1, r9, lsl r1
     cb4:	164a0d03 	strbne	r0, [sl], -r3, lsl #26
     cb8:	18660f03 	stmdane	r6!, {r0, r1, r8, r9, sl, fp}^
     cbc:	03233131 	teqeq	r3, #1073741836	; 0x4000000c
     cc0:	2f13580f 	svccs	0x0013580f
     cc4:	18661503 	stmdane	r6!, {r0, r1, r8, sl, ip}^
     cc8:	03233131 	teqeq	r3, #1073741836	; 0x4000000c
     ccc:	31185812 	tstcc	r8, r2, lsl r8
     cd0:	12032331 	andne	r2, r3, #-1006632960	; 0xc4000000
     cd4:	31311858 	teqcc	r1, r8, asr r8
     cd8:	4a140331 	bmi	5019a4 <__Stack_Size+0x5015a4>
     cdc:	33231d28 	teqcc	r3, #40, 26	; 0xa00
     ce0:	16741203 	ldrbtne	r1, [r4], -r3, lsl #4
     ce4:	18661103 	stmdane	r6!, {r0, r1, r8, ip}^
     ce8:	03233131 	teqeq	r3, #1073741836	; 0x4000000c
     cec:	34185810 	ldrcc	r5, [r8], #-2064	; 0xfffff7f0
     cf0:	23207a03 	teqcs	r0, #12288	; 0x3000
     cf4:	24214e23 	strtcs	r4, [r1], #-3619	; 0xfffff1dd
     cf8:	16581203 	ldrbne	r1, [r8], -r3, lsl #4
     cfc:	17661203 	strbne	r1, [r6, -r3, lsl #4]!
     d00:	16820e03 	strne	r0, [r2], r3, lsl #28
     d04:	16660c03 	strbtne	r0, [r6], -r3, lsl #24
     d08:	513e241c 	teqpl	lr, ip, lsl r4
     d0c:	1e23242f 	cdpne	4, 2, cr2, cr3, cr15, {1}
     d10:	27321c32 			; <UNDEFINED> instruction: 0x27321c32
     d14:	0c03323f 	sfmeq	f3, 4, [r3], {63}	; 0x3f
     d18:	211e223c 	tstcs	lr, ip, lsr r2
     d1c:	32214d32 	eorcc	r4, r1, #3200	; 0xc80
     d20:	3f32214d 	svccc	0x0032214d
     d24:	03312f21 	teqeq	r1, #33, 30	; 0x84
     d28:	1e27c816 	mcrne	8, 1, ip, cr7, cr6, {0}
     d2c:	16033222 	strne	r3, [r3], -r2, lsr #4
     d30:	221e2774 	andscs	r2, lr, #116, 14	; 0x1d00000
     d34:	74170332 	ldrvc	r0, [r7], #-818	; 0xfffffcce
     d38:	32221e27 	eorcc	r1, r2, #624	; 0x270
     d3c:	27741503 	ldrbcs	r1, [r4, -r3, lsl #10]!
     d40:	0332221e 	teqeq	r2, #-536870911	; 0xe0000001
     d44:	1e277416 	mcrne	4, 1, r7, cr7, cr6, {0}
     d48:	0d033222 	sfmeq	f3, 4, [r3, #-136]	; 0xffffff78
     d4c:	0c031674 	stceq	6, cr1, [r3], {116}	; 0x74
     d50:	11031666 	tstne	r3, r6, ror #12
     d54:	17031766 	strne	r1, [r3, -r6, ror #14]
     d58:	01090366 	tsteq	r9, r6, ror #6
     d5c:	22303e22 	eorscs	r3, r0, #544	; 0x220
     d60:	0b032632 	bleq	ca630 <__Stack_Size+0xca230>
     d64:	79c3034a 	stmibvc	r3, {r1, r3, r6, r8, r9}^
     d68:	02002166 	andeq	r2, r0, #-2147483623	; 0x80000019
     d6c:	00350104 	eorseq	r0, r5, r4, lsl #2
     d70:	3d010402 	cfstrscc	mvf0, [r1, #-8]
     d74:	01040200 	mrseq	r0, R12_usr
     d78:	0a035b3d 	beq	d7a74 <__Stack_Size+0xd7674>
     d7c:	06b3033c 			; <UNDEFINED> instruction: 0x06b3033c
     d80:	12031466 	andne	r1, r3, #1711276032	; 0x66000000
     d84:	0b031990 	bleq	c73cc <__Stack_Size+0xc6fcc>
     d88:	7411033c 	ldrvc	r0, [r1], #-828	; 0xfffffcc4
     d8c:	00060218 	andeq	r0, r6, r8, lsl r2
     d90:	00b10101 	adcseq	r0, r1, r1, lsl #2
     d94:	00020000 	andeq	r0, r2, r0
     d98:	00000075 	andeq	r0, r0, r5, ror r0
     d9c:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     da0:	0101000d 	tsteq	r1, sp
     da4:	00000101 	andeq	r0, r0, r1, lsl #2
     da8:	00000100 	andeq	r0, r0, r0, lsl #2
     dac:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     db0:	31663233 	cmncc	r6, r3, lsr r2
     db4:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     db8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     dbc:	73006372 	movwvc	r6, #882	; 0x372
     dc0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     dc4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     dc8:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     dcc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     dd0:	74730000 	ldrbtvc	r0, [r3], #-0
     dd4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     dd8:	5f783031 	svcpl	0x00783031
     ddc:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     de0:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
     de4:	00010063 	andeq	r0, r1, r3, rrx
     de8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     dec:	31663233 	cmncc	r6, r3, lsr r2
     df0:	745f7830 	ldrbvc	r7, [pc], #-2096	; df8 <__Stack_Size+0x9f8>
     df4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     df8:	00020068 	andeq	r0, r2, r8, rrx
     dfc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     e00:	31663233 	cmncc	r6, r3, lsr r2
     e04:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; d4c <__Stack_Size+0x94c>
     e08:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     e0c:	00000200 	andeq	r0, r0, r0, lsl #4
     e10:	02050000 	andeq	r0, r5, #0
     e14:	080043c0 	stmdaeq	r0, {r6, r7, r8, r9, lr}
     e18:	24012b03 	strcs	r2, [r1], #-2819	; 0xfffff4fd
     e1c:	0d034e22 	stceq	14, cr4, [r3, #-136]	; 0xffffff78
     e20:	0f031666 	svceq	0x00031666
     e24:	4c3e1666 	ldcmi	6, cr1, [lr], #-408	; 0xfffffe68
     e28:	0d035c30 	stceq	12, cr5, [r3, #-192]	; 0xffffff40
     e2c:	221e2666 	andscs	r2, lr, #106954752	; 0x6600000
     e30:	660c0340 	strvs	r0, [ip], -r0, asr #6
     e34:	0e032f13 	mcreq	15, 0, r2, cr3, cr3, {0}
     e38:	010a034a 	tsteq	sl, sl, asr #6
     e3c:	0323323e 	teqeq	r3, #-536870909	; 0xe0000003
     e40:	06022e09 	streq	r2, [r2], -r9, lsl #28
     e44:	e9010100 	stmdb	r1, {r8}
     e48:	02000001 	andeq	r0, r0, #1
     e4c:	00009b00 	andeq	r9, r0, r0, lsl #22
     e50:	fb010200 	blx	4165a <__Stack_Size+0x4125a>
     e54:	01000d0e 	tsteq	r0, lr, lsl #26
     e58:	00010101 	andeq	r0, r1, r1, lsl #2
     e5c:	00010000 	andeq	r0, r1, r0
     e60:	74730100 	ldrbtvc	r0, [r3], #-256	; 0xffffff00
     e64:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     e68:	5f783031 	svcpl	0x00783031
     e6c:	2f62696c 	svccs	0x0062696c
     e70:	00637273 	rsbeq	r7, r3, r3, ror r2
     e74:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     e78:	30316632 	eorscc	r6, r1, r2, lsr r6
     e7c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     e80:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     e84:	73000063 	movwvc	r0, #99	; 0x63
     e88:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     e8c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     e90:	6173755f 	cmnvs	r3, pc, asr r5
     e94:	632e7472 	teqvs	lr, #1912602624	; 0x72000000
     e98:	00000100 	andeq	r0, r0, r0, lsl #2
     e9c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ea0:	30316632 	eorscc	r6, r1, r2, lsr r6
     ea4:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ea8:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     eac:	00000200 	andeq	r0, r0, r0, lsl #4
     eb0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     eb4:	30316632 	eorscc	r6, r1, r2, lsr r6
     eb8:	616d5f78 	smcvs	54776	; 0xd5f8
     ebc:	00682e70 	rsbeq	r2, r8, r0, ror lr
     ec0:	73000002 	movwvc	r0, #2
     ec4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     ec8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     ecc:	6173755f 	cmnvs	r3, pc, asr r5
     ed0:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     ed4:	00000200 	andeq	r0, r0, r0, lsl #4
     ed8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     edc:	30316632 	eorscc	r6, r1, r2, lsr r6
     ee0:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
     ee4:	00682e63 	rsbeq	r2, r8, r3, ror #28
     ee8:	00000002 	andeq	r0, r0, r2
     eec:	4c020500 	cfstr32mi	mvfx0, [r2], {-0}
     ef0:	03080044 	movweq	r0, #32836	; 0x8044
     ef4:	240100da 	strcs	r0, [r1], #-218	; 0xffffff26
     ef8:	1b033f08 	blne	d0b20 <__Stack_Size+0xd0720>
     efc:	2e660358 	mcrcs	3, 3, r0, cr6, cr8, {2}
     f00:	5940595c 	stmdbpl	r0, {r2, r3, r4, r6, r8, fp, ip, lr}^
     f04:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
     f08:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
     f0c:	03741603 	cmneq	r4, #3145728	; 0x300000
     f10:	03260115 	teqeq	r6, #1073741829	; 0x40000005
     f14:	3222207a 	eorcc	r2, r2, #122	; 0x7a
     f18:	03206503 	teqeq	r0, #12582912	; 0xc00000
     f1c:	6203201e 	andvs	r2, r3, #30
     f20:	20210320 	eorcs	r0, r1, r0, lsr #6
     f24:	2e7a0328 	cdpcs	3, 7, cr0, cr10, cr8, {1}
     f28:	207a0334 	rsbscs	r0, sl, r4, lsr r3
     f2c:	207a0334 	rsbscs	r0, sl, r4, lsr r3
     f30:	207a0326 	rsbscs	r0, sl, r6, lsr #6
     f34:	26233226 	strtcs	r3, [r3], -r6, lsr #4
     f38:	22207a03 	eorcs	r7, r0, #12288	; 0x3000
     f3c:	032e4e03 	teqeq	lr, #3, 28	; 0x30
     f40:	4a032036 	bmi	c9020 <__Stack_Size+0xc8c20>
     f44:	20390320 	eorscs	r0, r9, r0, lsr #6
     f48:	1c243f24 	stcne	15, cr3, [r4], #-144	; 0xffffff70
     f4c:	3d4d6752 	stclcc	7, cr6, [sp, #-328]	; 0xfffffeb8
     f50:	0b032f77 	bleq	ccd34 <__Stack_Size+0xcc934>
     f54:	1d40144a 	cfstrdne	mvd1, [r0, #-296]	; 0xfffffed8
     f58:	2121212f 	teqcs	r1, pc, lsr #2
     f5c:	032e1003 	teqeq	lr, #3
     f60:	6b030115 	blvs	c13bc <__Stack_Size+0xc0fbc>
     f64:	20150320 	andscs	r0, r5, r0, lsr #6
     f68:	03207603 	teqeq	r0, #3145728	; 0x300000
     f6c:	7603200a 	strvc	r2, [r3], -sl
     f70:	200a033c 	andcs	r0, sl, ip, lsr r3
     f74:	352e7803 	strcc	r7, [lr, #-2051]!	; 0xfffff7fd
     f78:	2e0c0332 	mcrcs	3, 0, r0, cr12, cr2, {1}
     f7c:	21212f14 	teqcs	r1, r4, lsl pc
     f80:	1a2e0f03 	bne	b84b94 <__Stack_Size+0xb84794>
     f84:	034f231d 	movteq	r2, #62237	; 0xf31d
     f88:	0d03661e 	stceq	6, cr6, [r3, #-120]	; 0xffffff88
     f8c:	2e730301 	cdpcs	3, 7, cr0, cr3, cr1, {0}
     f90:	3e201203 	cdpcc	2, 2, cr1, cr0, cr3, {0}
     f94:	3022301e 	eorcc	r3, r2, lr, lsl r0
     f98:	1e243222 	cdpne	2, 2, cr3, cr4, cr2, {1}
     f9c:	15033222 	strne	r3, [r3, #-546]	; 0xfffffdde
     fa0:	010a034a 	tsteq	sl, sl, asr #6
     fa4:	0334242a 	teqeq	r4, #704643072	; 0x2a000000
     fa8:	68184a0f 	ldmdavs	r8, {r0, r1, r2, r3, r9, fp, lr}
     fac:	17581103 	ldrbne	r1, [r8, -r3, lsl #2]
     fb0:	580f0367 	stmdapl	pc, {r0, r1, r2, r5, r6, r8, r9}	; <UNPREDICTABLE>
     fb4:	4f231d1a 	svcmi	0x00231d1a
     fb8:	17661303 	strbne	r1, [r6, -r3, lsl #6]!
     fbc:	580f0367 	stmdapl	pc, {r0, r1, r2, r5, r6, r8, r9}	; <UNPREDICTABLE>
     fc0:	4f231d1a 	svcmi	0x00231d1a
     fc4:	18660f03 	stmdane	r6!, {r0, r1, r8, r9, sl, fp}^
     fc8:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
     fcc:	3c0c0321 	stccc	3, cr0, [ip], {33}	; 0x21
     fd0:	660e0317 			; <UNDEFINED> instruction: 0x660e0317
     fd4:	0f033e17 	svceq	0x00033e17
     fd8:	034c1766 	movteq	r1, #51046	; 0xc766
     fdc:	1d1a580f 	ldcne	8, cr5, [sl, #-60]	; 0xffffffc4
     fe0:	10034f23 	andne	r4, r3, r3, lsr #30
     fe4:	231d1a66 	tstcs	sp, #417792	; 0x66000
     fe8:	6610034f 	ldrvs	r0, [r0], -pc, asr #6
     fec:	4f231d1a 	svcmi	0x00231d1a
     ff0:	17661203 	strbne	r1, [r6, -r3, lsl #4]!
     ff4:	580f0367 	stmdapl	pc, {r0, r1, r2, r5, r6, r8, r9}	; <UNPREDICTABLE>
     ff8:	4f231d1a 	svcmi	0x00231d1a
     ffc:	1a661b03 	bne	1987c10 <__Stack_Size+0x1987810>
    1000:	032e0903 	teqeq	lr, #49152	; 0xc000
    1004:	03184a23 	tsteq	r8, #143360	; 0x23000
    1008:	0a034a1b 	beq	d387c <__Stack_Size+0xd347c>
    100c:	1e3e3320 	cdpne	3, 3, cr3, cr14, cr0, {1}
    1010:	22302230 	eorscs	r2, r0, #48, 4
    1014:	00304232 	eorseq	r4, r0, r2, lsr r2
    1018:	1d010402 	cfstrsne	mvf0, [r1, #-8]
    101c:	01040200 	mrseq	r0, R12_usr
    1020:	0402004d 	streq	r0, [r2], #-77	; 0xffffffb3
    1024:	244e2201 	strbcs	r2, [lr], #-513	; 0xfffffdff
    1028:	03202303 	teqeq	r0, #201326592	; 0xc000000
    102c:	023d010a 	eorseq	r0, sp, #-2147483646	; 0x80000002
    1030:	01010004 	tsteq	r1, r4
    1034:	000000a0 	andeq	r0, r0, r0, lsr #1
    1038:	00390002 	eorseq	r0, r9, r2
    103c:	01020000 	mrseq	r0, (UNDEF: 2)
    1040:	000d0efb 	strdeq	r0, [sp], -fp
    1044:	01010101 	tsteq	r1, r1, lsl #2
    1048:	01000000 	mrseq	r0, (UNDEF: 0)
    104c:	73010000 	movwvc	r0, #4096	; 0x1000
    1050:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1054:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1058:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    105c:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1060:	6f630000 	svcvs	0x00630000
    1064:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1068:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; ebc <__Stack_Size+0xabc>
    106c:	6f726361 	svcvs	0x00726361
    1070:	0100732e 	tsteq	r0, lr, lsr #6
    1074:	00000000 	andeq	r0, r0, r0
    1078:	47900205 	ldrmi	r0, [r0, r5, lsl #4]
    107c:	34030800 	strcc	r0, [r3], #-2048	; 0xfffff800
    1080:	0b032101 	bleq	c948c <__Stack_Size+0xc908c>
    1084:	0b032120 	bleq	c950c <__Stack_Size+0xc910c>
    1088:	0b032120 	bleq	c9510 <__Stack_Size+0xc9110>
    108c:	0b032f20 	bleq	ccd14 <__Stack_Size+0xcc914>
    1090:	0b032f20 	bleq	ccd18 <__Stack_Size+0xcc918>
    1094:	0b032f20 	bleq	ccd1c <__Stack_Size+0xcc91c>
    1098:	0b032120 	bleq	c9520 <__Stack_Size+0xc9120>
    109c:	0b032f20 	bleq	ccd24 <__Stack_Size+0xcc924>
    10a0:	032f2f20 	teqeq	pc, #32, 30	; 0x80
    10a4:	032f200a 	teqeq	pc, #10
    10a8:	032f200b 	teqeq	pc, #11
    10ac:	032f200b 	teqeq	pc, #11
    10b0:	032f200b 	teqeq	pc, #11
    10b4:	0321200a 	teqeq	r1, #10
    10b8:	0321200b 	teqeq	r1, #11
    10bc:	0321200b 	teqeq	r1, #11
    10c0:	0321200b 	teqeq	r1, #11
    10c4:	032f200b 	teqeq	pc, #11
    10c8:	032f200b 	teqeq	pc, #11
    10cc:	0321200a 	teqeq	r1, #10
    10d0:	0221200b 	eoreq	r2, r1, #11
    10d4:	01010001 	tsteq	r1, r1
    10d8:	00000067 	andeq	r0, r0, r7, rrx
    10dc:	003b0002 	eorseq	r0, fp, r2
    10e0:	01020000 	mrseq	r0, (UNDEF: 2)
    10e4:	000d0efb 	strdeq	r0, [sp], -fp
    10e8:	01010101 	tsteq	r1, r1, lsl #2
    10ec:	01000000 	mrseq	r0, (UNDEF: 0)
    10f0:	73010000 	movwvc	r0, #4096	; 0x1000
    10f4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    10f8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    10fc:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1100:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1104:	74730000 	ldrbtvc	r0, [r3], #-0
    1108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    110c:	5f783031 	svcpl	0x00783031
    1110:	74636576 	strbtvc	r6, [r3], #-1398	; 0xfffffa8a
    1114:	632e726f 	teqvs	lr, #-268435450	; 0xf0000006
    1118:	00000100 	andeq	r0, r0, r0, lsl #2
    111c:	02050000 	andeq	r0, r5, #0
    1120:	08004800 	stmdaeq	r0, {fp, lr}
    1124:	01019103 	tsteq	r1, r3, lsl #2
    1128:	001e226d 	andseq	r2, lr, sp, ror #4
    112c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1130:	4830062e 	ldmdami	r0!, {r1, r2, r3, r5, r9, sl}
    1134:	02002228 	andeq	r2, r0, #40, 4	; 0x80000002
    1138:	301e0104 	andscc	r0, lr, r4, lsl #2
    113c:	0e022f42 	cdpeq	15, 0, cr2, cr2, cr2, {2}
    1140:	Address 0x0000000000001140 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000014 	andeq	r0, r0, r4, lsl r0
      14:	00000000 	andeq	r0, r0, r0
      18:	08004850 	stmdaeq	r0, {r4, r6, fp, lr}
      1c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
      20:	83080e41 	movwhi	r0, #36417	; 0x8e41
      24:	00018e02 	andeq	r8, r1, r2, lsl #28
      28:	0000000c 	andeq	r0, r0, ip
      2c:	00000000 	andeq	r0, r0, r0
      30:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      34:	00000014 	andeq	r0, r0, r4, lsl r0
      38:	0000000c 	andeq	r0, r0, ip
      3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      40:	7c020001 	stcvc	0, cr0, [r2], {1}
      44:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      48:	0000000c 	andeq	r0, r0, ip
      4c:	00000038 	andeq	r0, r0, r8, lsr r0
      50:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      54:	00000002 	andeq	r0, r0, r2
      58:	0000000c 	andeq	r0, r0, ip
      5c:	00000038 	andeq	r0, r0, r8, lsr r0
      60:	0800314a 	stmdaeq	r0, {r1, r3, r6, r8, ip, sp}
      64:	00000002 	andeq	r0, r0, r2
      68:	0000000c 	andeq	r0, r0, ip
      6c:	00000038 	andeq	r0, r0, r8, lsr r0
      70:	0800314c 	stmdaeq	r0, {r2, r3, r6, r8, ip, sp}
      74:	00000002 	andeq	r0, r0, r2
      78:	0000000c 	andeq	r0, r0, ip
      7c:	00000038 	andeq	r0, r0, r8, lsr r0
      80:	0800314e 	stmdaeq	r0, {r1, r2, r3, r6, r8, ip, sp}
      84:	00000002 	andeq	r0, r0, r2
      88:	0000000c 	andeq	r0, r0, ip
      8c:	00000038 	andeq	r0, r0, r8, lsr r0
      90:	08003150 	stmdaeq	r0, {r4, r6, r8, ip, sp}
      94:	00000002 	andeq	r0, r0, r2
      98:	0000000c 	andeq	r0, r0, ip
      9c:	00000038 	andeq	r0, r0, r8, lsr r0
      a0:	08003152 	stmdaeq	r0, {r1, r4, r6, r8, ip, sp}
      a4:	00000002 	andeq	r0, r0, r2
      a8:	0000000c 	andeq	r0, r0, ip
      ac:	00000038 	andeq	r0, r0, r8, lsr r0
      b0:	08003154 	stmdaeq	r0, {r2, r4, r6, r8, ip, sp}
      b4:	00000002 	andeq	r0, r0, r2
      b8:	0000000c 	andeq	r0, r0, ip
      bc:	00000038 	andeq	r0, r0, r8, lsr r0
      c0:	08003156 	stmdaeq	r0, {r1, r2, r4, r6, r8, ip, sp}
      c4:	00000002 	andeq	r0, r0, r2
      c8:	0000000c 	andeq	r0, r0, ip
      cc:	00000038 	andeq	r0, r0, r8, lsr r0
      d0:	08003158 	stmdaeq	r0, {r3, r4, r6, r8, ip, sp}
      d4:	00000004 	andeq	r0, r0, r4
      d8:	0000000c 	andeq	r0, r0, ip
      dc:	00000038 	andeq	r0, r0, r8, lsr r0
      e0:	0800315c 	stmdaeq	r0, {r2, r3, r4, r6, r8, ip, sp}
      e4:	00000002 	andeq	r0, r0, r2
      e8:	0000000c 	andeq	r0, r0, ip
      ec:	00000038 	andeq	r0, r0, r8, lsr r0
      f0:	0800315e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, ip, sp}
      f4:	00000002 	andeq	r0, r0, r2
      f8:	0000000c 	andeq	r0, r0, ip
      fc:	00000038 	andeq	r0, r0, r8, lsr r0
     100:	08003160 	stmdaeq	r0, {r5, r6, r8, ip, sp}
     104:	00000002 	andeq	r0, r0, r2
     108:	0000000c 	andeq	r0, r0, ip
     10c:	00000038 	andeq	r0, r0, r8, lsr r0
     110:	08003162 	stmdaeq	r0, {r1, r5, r6, r8, ip, sp}
     114:	00000002 	andeq	r0, r0, r2
     118:	0000000c 	andeq	r0, r0, ip
     11c:	00000038 	andeq	r0, r0, r8, lsr r0
     120:	08003164 	stmdaeq	r0, {r2, r5, r6, r8, ip, sp}
     124:	00000002 	andeq	r0, r0, r2
     128:	0000000c 	andeq	r0, r0, ip
     12c:	00000038 	andeq	r0, r0, r8, lsr r0
     130:	08003166 	stmdaeq	r0, {r1, r2, r5, r6, r8, ip, sp}
     134:	00000002 	andeq	r0, r0, r2
     138:	0000000c 	andeq	r0, r0, ip
     13c:	00000038 	andeq	r0, r0, r8, lsr r0
     140:	08003168 	stmdaeq	r0, {r3, r5, r6, r8, ip, sp}
     144:	00000002 	andeq	r0, r0, r2
     148:	0000000c 	andeq	r0, r0, ip
     14c:	00000038 	andeq	r0, r0, r8, lsr r0
     150:	0800316a 	stmdaeq	r0, {r1, r3, r5, r6, r8, ip, sp}
     154:	00000002 	andeq	r0, r0, r2
     158:	0000000c 	andeq	r0, r0, ip
     15c:	00000038 	andeq	r0, r0, r8, lsr r0
     160:	0800316c 	stmdaeq	r0, {r2, r3, r5, r6, r8, ip, sp}
     164:	00000002 	andeq	r0, r0, r2
     168:	0000000c 	andeq	r0, r0, ip
     16c:	00000038 	andeq	r0, r0, r8, lsr r0
     170:	0800316e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, ip, sp}
     174:	00000002 	andeq	r0, r0, r2
     178:	0000000c 	andeq	r0, r0, ip
     17c:	00000038 	andeq	r0, r0, r8, lsr r0
     180:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
     184:	00000002 	andeq	r0, r0, r2
     188:	0000000c 	andeq	r0, r0, ip
     18c:	00000038 	andeq	r0, r0, r8, lsr r0
     190:	08003172 	stmdaeq	r0, {r1, r4, r5, r6, r8, ip, sp}
     194:	00000002 	andeq	r0, r0, r2
     198:	0000000c 	andeq	r0, r0, ip
     19c:	00000038 	andeq	r0, r0, r8, lsr r0
     1a0:	08003174 	stmdaeq	r0, {r2, r4, r5, r6, r8, ip, sp}
     1a4:	00000002 	andeq	r0, r0, r2
     1a8:	0000000c 	andeq	r0, r0, ip
     1ac:	00000038 	andeq	r0, r0, r8, lsr r0
     1b0:	08003176 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, ip, sp}
     1b4:	00000002 	andeq	r0, r0, r2
     1b8:	0000000c 	andeq	r0, r0, ip
     1bc:	00000038 	andeq	r0, r0, r8, lsr r0
     1c0:	08003178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip, sp}
     1c4:	00000002 	andeq	r0, r0, r2
     1c8:	0000000c 	andeq	r0, r0, ip
     1cc:	00000038 	andeq	r0, r0, r8, lsr r0
     1d0:	0800317a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, ip, sp}
     1d4:	00000002 	andeq	r0, r0, r2
     1d8:	0000000c 	andeq	r0, r0, ip
     1dc:	00000038 	andeq	r0, r0, r8, lsr r0
     1e0:	0800317c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, ip, sp}
     1e4:	00000002 	andeq	r0, r0, r2
     1e8:	0000000c 	andeq	r0, r0, ip
     1ec:	00000038 	andeq	r0, r0, r8, lsr r0
     1f0:	0800317e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, ip, sp}
     1f4:	00000002 	andeq	r0, r0, r2
     1f8:	0000000c 	andeq	r0, r0, ip
     1fc:	00000038 	andeq	r0, r0, r8, lsr r0
     200:	08003180 	stmdaeq	r0, {r7, r8, ip, sp}
     204:	00000002 	andeq	r0, r0, r2
     208:	0000000c 	andeq	r0, r0, ip
     20c:	00000038 	andeq	r0, r0, r8, lsr r0
     210:	08003182 	stmdaeq	r0, {r1, r7, r8, ip, sp}
     214:	00000002 	andeq	r0, r0, r2
     218:	0000000c 	andeq	r0, r0, ip
     21c:	00000038 	andeq	r0, r0, r8, lsr r0
     220:	08003184 	stmdaeq	r0, {r2, r7, r8, ip, sp}
     224:	00000002 	andeq	r0, r0, r2
     228:	0000000c 	andeq	r0, r0, ip
     22c:	00000038 	andeq	r0, r0, r8, lsr r0
     230:	08003186 	stmdaeq	r0, {r1, r2, r7, r8, ip, sp}
     234:	00000002 	andeq	r0, r0, r2
     238:	0000000c 	andeq	r0, r0, ip
     23c:	00000038 	andeq	r0, r0, r8, lsr r0
     240:	08003188 	stmdaeq	r0, {r3, r7, r8, ip, sp}
     244:	00000002 	andeq	r0, r0, r2
     248:	0000000c 	andeq	r0, r0, ip
     24c:	00000038 	andeq	r0, r0, r8, lsr r0
     250:	0800318a 	stmdaeq	r0, {r1, r3, r7, r8, ip, sp}
     254:	00000002 	andeq	r0, r0, r2
     258:	0000000c 	andeq	r0, r0, ip
     25c:	00000038 	andeq	r0, r0, r8, lsr r0
     260:	0800318c 	stmdaeq	r0, {r2, r3, r7, r8, ip, sp}
     264:	00000002 	andeq	r0, r0, r2
     268:	0000000c 	andeq	r0, r0, ip
     26c:	00000038 	andeq	r0, r0, r8, lsr r0
     270:	0800318e 	stmdaeq	r0, {r1, r2, r3, r7, r8, ip, sp}
     274:	00000002 	andeq	r0, r0, r2
     278:	0000000c 	andeq	r0, r0, ip
     27c:	00000038 	andeq	r0, r0, r8, lsr r0
     280:	08003190 	stmdaeq	r0, {r4, r7, r8, ip, sp}
     284:	00000002 	andeq	r0, r0, r2
     288:	0000000c 	andeq	r0, r0, ip
     28c:	00000038 	andeq	r0, r0, r8, lsr r0
     290:	08003192 	stmdaeq	r0, {r1, r4, r7, r8, ip, sp}
     294:	00000002 	andeq	r0, r0, r2
     298:	0000000c 	andeq	r0, r0, ip
     29c:	00000038 	andeq	r0, r0, r8, lsr r0
     2a0:	08003194 	stmdaeq	r0, {r2, r4, r7, r8, ip, sp}
     2a4:	00000002 	andeq	r0, r0, r2
     2a8:	0000000c 	andeq	r0, r0, ip
     2ac:	00000038 	andeq	r0, r0, r8, lsr r0
     2b0:	08003196 	stmdaeq	r0, {r1, r2, r4, r7, r8, ip, sp}
     2b4:	00000002 	andeq	r0, r0, r2
     2b8:	0000000c 	andeq	r0, r0, ip
     2bc:	00000038 	andeq	r0, r0, r8, lsr r0
     2c0:	08003198 	stmdaeq	r0, {r3, r4, r7, r8, ip, sp}
     2c4:	00000002 	andeq	r0, r0, r2
     2c8:	0000000c 	andeq	r0, r0, ip
     2cc:	00000038 	andeq	r0, r0, r8, lsr r0
     2d0:	0800319a 	stmdaeq	r0, {r1, r3, r4, r7, r8, ip, sp}
     2d4:	00000002 	andeq	r0, r0, r2
     2d8:	0000000c 	andeq	r0, r0, ip
     2dc:	00000038 	andeq	r0, r0, r8, lsr r0
     2e0:	0800319c 	stmdaeq	r0, {r2, r3, r4, r7, r8, ip, sp}
     2e4:	00000002 	andeq	r0, r0, r2
     2e8:	0000000c 	andeq	r0, r0, ip
     2ec:	00000038 	andeq	r0, r0, r8, lsr r0
     2f0:	0800319e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, ip, sp}
     2f4:	00000002 	andeq	r0, r0, r2
     2f8:	0000000c 	andeq	r0, r0, ip
     2fc:	00000038 	andeq	r0, r0, r8, lsr r0
     300:	080031a0 	stmdaeq	r0, {r5, r7, r8, ip, sp}
     304:	00000002 	andeq	r0, r0, r2
     308:	0000000c 	andeq	r0, r0, ip
     30c:	00000038 	andeq	r0, r0, r8, lsr r0
     310:	080031a2 	stmdaeq	r0, {r1, r5, r7, r8, ip, sp}
     314:	00000002 	andeq	r0, r0, r2
     318:	0000000c 	andeq	r0, r0, ip
     31c:	00000038 	andeq	r0, r0, r8, lsr r0
     320:	080031a4 	stmdaeq	r0, {r2, r5, r7, r8, ip, sp}
     324:	00000002 	andeq	r0, r0, r2
     328:	0000000c 	andeq	r0, r0, ip
     32c:	00000038 	andeq	r0, r0, r8, lsr r0
     330:	080031a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, ip, sp}
     334:	00000004 	andeq	r0, r0, r4
     338:	0000000c 	andeq	r0, r0, ip
     33c:	00000038 	andeq	r0, r0, r8, lsr r0
     340:	080031aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, ip, sp}
     344:	00000002 	andeq	r0, r0, r2
     348:	0000000c 	andeq	r0, r0, ip
     34c:	00000038 	andeq	r0, r0, r8, lsr r0
     350:	080031ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip, sp}
     354:	00000002 	andeq	r0, r0, r2
     358:	0000000c 	andeq	r0, r0, ip
     35c:	00000038 	andeq	r0, r0, r8, lsr r0
     360:	080031ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, ip, sp}
     364:	00000002 	andeq	r0, r0, r2
     368:	0000000c 	andeq	r0, r0, ip
     36c:	00000038 	andeq	r0, r0, r8, lsr r0
     370:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
     374:	00000002 	andeq	r0, r0, r2
     378:	0000000c 	andeq	r0, r0, ip
     37c:	00000038 	andeq	r0, r0, r8, lsr r0
     380:	080031b2 	stmdaeq	r0, {r1, r4, r5, r7, r8, ip, sp}
     384:	00000002 	andeq	r0, r0, r2
     388:	0000000c 	andeq	r0, r0, ip
     38c:	00000038 	andeq	r0, r0, r8, lsr r0
     390:	080031b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, ip, sp}
     394:	00000002 	andeq	r0, r0, r2
     398:	0000000c 	andeq	r0, r0, ip
     39c:	00000038 	andeq	r0, r0, r8, lsr r0
     3a0:	080031b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, ip, sp}
     3a4:	00000002 	andeq	r0, r0, r2
     3a8:	0000000c 	andeq	r0, r0, ip
     3ac:	00000038 	andeq	r0, r0, r8, lsr r0
     3b0:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
     3b4:	00000002 	andeq	r0, r0, r2
     3b8:	0000000c 	andeq	r0, r0, ip
     3bc:	00000038 	andeq	r0, r0, r8, lsr r0
     3c0:	080031ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, ip, sp}
     3c4:	00000002 	andeq	r0, r0, r2
     3c8:	0000000c 	andeq	r0, r0, ip
     3cc:	00000038 	andeq	r0, r0, r8, lsr r0
     3d0:	080031bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, ip, sp}
     3d4:	00000002 	andeq	r0, r0, r2
     3d8:	0000000c 	andeq	r0, r0, ip
     3dc:	00000038 	andeq	r0, r0, r8, lsr r0
     3e0:	080031be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, ip, sp}
     3e4:	00000002 	andeq	r0, r0, r2
     3e8:	0000000c 	andeq	r0, r0, ip
     3ec:	00000038 	andeq	r0, r0, r8, lsr r0
     3f0:	080031c0 	stmdaeq	r0, {r6, r7, r8, ip, sp}
     3f4:	00000002 	andeq	r0, r0, r2
     3f8:	0000000c 	andeq	r0, r0, ip
     3fc:	00000038 	andeq	r0, r0, r8, lsr r0
     400:	080031c2 	stmdaeq	r0, {r1, r6, r7, r8, ip, sp}
     404:	00000002 	andeq	r0, r0, r2
     408:	0000000c 	andeq	r0, r0, ip
     40c:	00000038 	andeq	r0, r0, r8, lsr r0
     410:	080031c4 	stmdaeq	r0, {r2, r6, r7, r8, ip, sp}
     414:	00000002 	andeq	r0, r0, r2
     418:	0000000c 	andeq	r0, r0, ip
     41c:	00000038 	andeq	r0, r0, r8, lsr r0
     420:	080031c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, ip, sp}
     424:	00000002 	andeq	r0, r0, r2
     428:	0000000c 	andeq	r0, r0, ip
     42c:	00000038 	andeq	r0, r0, r8, lsr r0
     430:	080031c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, sp}
     434:	00000002 	andeq	r0, r0, r2
     438:	0000000c 	andeq	r0, r0, ip
     43c:	00000038 	andeq	r0, r0, r8, lsr r0
     440:	080031ca 	stmdaeq	r0, {r1, r3, r6, r7, r8, ip, sp}
     444:	00000002 	andeq	r0, r0, r2
     448:	0000000c 	andeq	r0, r0, ip
     44c:	00000038 	andeq	r0, r0, r8, lsr r0
     450:	080031cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, ip, sp}
     454:	00000002 	andeq	r0, r0, r2
     458:	0000000c 	andeq	r0, r0, ip
     45c:	00000038 	andeq	r0, r0, r8, lsr r0
     460:	080031ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, ip, sp}
     464:	00000002 	andeq	r0, r0, r2
     468:	0000000c 	andeq	r0, r0, ip
     46c:	00000038 	andeq	r0, r0, r8, lsr r0
     470:	080031d0 	stmdaeq	r0, {r4, r6, r7, r8, ip, sp}
     474:	00000002 	andeq	r0, r0, r2
     478:	0000000c 	andeq	r0, r0, ip
     47c:	00000038 	andeq	r0, r0, r8, lsr r0
     480:	080031d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, ip, sp}
     484:	00000002 	andeq	r0, r0, r2
     488:	0000000c 	andeq	r0, r0, ip
     48c:	00000038 	andeq	r0, r0, r8, lsr r0
     490:	080031d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip, sp}
     494:	00000002 	andeq	r0, r0, r2
     498:	0000000c 	andeq	r0, r0, ip
     49c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     4a0:	7c020001 	stcvc	0, cr0, [r2], {1}
     4a4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4a8:	00000014 	andeq	r0, r0, r4, lsl r0
     4ac:	00000498 	muleq	r0, r8, r4
     4b0:	080031d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip, sp}
     4b4:	00000084 	andeq	r0, r0, r4, lsl #1
     4b8:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     4bc:	00018e02 	andeq	r8, r1, r2, lsl #28
     4c0:	0000001c 	andeq	r0, r0, ip, lsl r0
     4c4:	00000498 	muleq	r0, r8, r4
     4c8:	0800325c 	stmdaeq	r0, {r2, r3, r4, r6, r9, ip, sp}
     4cc:	0000004e 	andeq	r0, r0, lr, asr #32
     4d0:	80180e41 	andshi	r0, r8, r1, asr #28
     4d4:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     4d8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     4dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     4e0:	00000020 	andeq	r0, r0, r0, lsr #32
     4e4:	00000498 	muleq	r0, r8, r4
     4e8:	080032aa 	stmdaeq	r0, {r1, r3, r5, r7, r9, ip, sp}
     4ec:	00000086 	andeq	r0, r0, r6, lsl #1
     4f0:	80200e41 	eorhi	r0, r0, r1, asr #28
     4f4:	82078108 	andhi	r8, r7, #8, 2
     4f8:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     4fc:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     500:	00018e02 	andeq	r8, r1, r2, lsl #28
     504:	00000014 	andeq	r0, r0, r4, lsl r0
     508:	00000498 	muleq	r0, r8, r4
     50c:	08003330 	stmdaeq	r0, {r4, r5, r8, r9, ip, sp}
     510:	00000012 	andeq	r0, r0, r2, lsl r0
     514:	83080e41 	movwhi	r0, #36417	; 0x8e41
     518:	00018e02 	andeq	r8, r1, r2, lsl #28
     51c:	0000000c 	andeq	r0, r0, ip
     520:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     524:	7c020001 	stcvc	0, cr0, [r2], {1}
     528:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     52c:	00000014 	andeq	r0, r0, r4, lsl r0
     530:	0000051c 	andeq	r0, r0, ip, lsl r5
     534:	08003344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp}
     538:	0000001c 	andeq	r0, r0, ip, lsl r0
     53c:	83080e42 	movwhi	r0, #36418	; 0x8e42
     540:	00018e02 	andeq	r8, r1, r2, lsl #28
     544:	00000014 	andeq	r0, r0, r4, lsl r0
     548:	0000051c 	andeq	r0, r0, ip, lsl r5
     54c:	08003360 	stmdaeq	r0, {r5, r6, r8, r9, ip, sp}
     550:	00000012 	andeq	r0, r0, r2, lsl r0
     554:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     558:	00018e02 	andeq	r8, r1, r2, lsl #28
     55c:	00000018 	andeq	r0, r0, r8, lsl r0
     560:	0000051c 	andeq	r0, r0, ip, lsl r5
     564:	08003372 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, ip, sp}
     568:	00000018 	andeq	r0, r0, r8, lsl r0
     56c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     570:	86038504 	strhi	r8, [r3], -r4, lsl #10
     574:	00018e02 	andeq	r8, r1, r2, lsl #28
     578:	00000014 	andeq	r0, r0, r4, lsl r0
     57c:	0000051c 	andeq	r0, r0, ip, lsl r5
     580:	0800338a 	stmdaeq	r0, {r1, r3, r7, r8, r9, ip, sp}
     584:	0000002a 	andeq	r0, r0, sl, lsr #32
     588:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     58c:	00018e02 	andeq	r8, r1, r2, lsl #28
     590:	0000000c 	andeq	r0, r0, ip
     594:	0000051c 	andeq	r0, r0, ip, lsl r5
     598:	080033b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, ip, sp}
     59c:	0000000a 	andeq	r0, r0, sl
     5a0:	00000018 	andeq	r0, r0, r8, lsl r0
     5a4:	0000051c 	andeq	r0, r0, ip, lsl r5
     5a8:	080033be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, ip, sp}
     5ac:	0000007e 	andeq	r0, r0, lr, ror r0
     5b0:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     5b4:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     5b8:	200e4101 	andcs	r4, lr, r1, lsl #2
     5bc:	0000000c 	andeq	r0, r0, ip
     5c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     5c4:	7c020001 	stcvc	0, cr0, [r2], {1}
     5c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     5cc:	00000014 	andeq	r0, r0, r4, lsl r0
     5d0:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     5d4:	0800343c 	stmdaeq	r0, {r2, r3, r4, r5, sl, ip, sp}
     5d8:	00000044 	andeq	r0, r0, r4, asr #32
     5dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     5e0:	00018e02 	andeq	r8, r1, r2, lsl #28
     5e4:	00000018 	andeq	r0, r0, r8, lsl r0
     5e8:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     5ec:	08003480 	stmdaeq	r0, {r7, sl, ip, sp}
     5f0:	0000005c 	andeq	r0, r0, ip, asr r0
     5f4:	83100e41 	tsthi	r0, #1040	; 0x410
     5f8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     5fc:	00018e02 	andeq	r8, r1, r2, lsl #28
     600:	00000018 	andeq	r0, r0, r8, lsl r0
     604:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     608:	080034dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip, sp}
     60c:	00000054 	andeq	r0, r0, r4, asr r0
     610:	83100e41 	tsthi	r0, #1040	; 0x410
     614:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     618:	00018e02 	andeq	r8, r1, r2, lsl #28
     61c:	00000018 	andeq	r0, r0, r8, lsl r0
     620:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     624:	08003530 	stmdaeq	r0, {r4, r5, r8, sl, ip, sp}
     628:	00000030 	andeq	r0, r0, r0, lsr r0
     62c:	83100e41 	tsthi	r0, #1040	; 0x410
     630:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     634:	00018e02 	andeq	r8, r1, r2, lsl #28
     638:	0000001c 	andeq	r0, r0, ip, lsl r0
     63c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     640:	08003560 	stmdaeq	r0, {r5, r6, r8, sl, ip, sp}
     644:	00000058 	andeq	r0, r0, r8, asr r0
     648:	80180e41 	andshi	r0, r8, r1, asr #28
     64c:	82058106 	andhi	r8, r5, #-2147483647	; 0x80000001
     650:	84038304 	strhi	r8, [r3], #-772	; 0xfffffcfc
     654:	00018e02 	andeq	r8, r1, r2, lsl #28
     658:	0000000c 	andeq	r0, r0, ip
     65c:	000005bc 			; <UNDEFINED> instruction: 0x000005bc
     660:	080035b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, ip, sp}
     664:	00000004 	andeq	r0, r0, r4
     668:	0000000c 	andeq	r0, r0, ip
     66c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     670:	7c020001 	stcvc	0, cr0, [r2], {1}
     674:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     678:	0000000c 	andeq	r0, r0, ip
     67c:	00000668 	andeq	r0, r0, r8, ror #12
     680:	080035bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip, sp}
     684:	00000018 	andeq	r0, r0, r8, lsl r0
     688:	0000000c 	andeq	r0, r0, ip
     68c:	00000668 	andeq	r0, r0, r8, ror #12
     690:	080035d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, sp}
     694:	00000018 	andeq	r0, r0, r8, lsl r0
     698:	0000000c 	andeq	r0, r0, ip
     69c:	00000668 	andeq	r0, r0, r8, ror #12
     6a0:	080035ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip, sp}
     6a4:	00000018 	andeq	r0, r0, r8, lsl r0
     6a8:	0000000c 	andeq	r0, r0, ip
     6ac:	00000668 	andeq	r0, r0, r8, ror #12
     6b0:	08003604 	stmdaeq	r0, {r2, r9, sl, ip, sp}
     6b4:	00000018 	andeq	r0, r0, r8, lsl r0
     6b8:	0000000c 	andeq	r0, r0, ip
     6bc:	00000668 	andeq	r0, r0, r8, ror #12
     6c0:	0800361c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip, sp}
     6c4:	00000010 	andeq	r0, r0, r0, lsl r0
     6c8:	0000000c 	andeq	r0, r0, ip
     6cc:	00000668 	andeq	r0, r0, r8, ror #12
     6d0:	0800362c 	stmdaeq	r0, {r2, r3, r5, r9, sl, ip, sp}
     6d4:	0000000c 	andeq	r0, r0, ip
     6d8:	0000000c 	andeq	r0, r0, ip
     6dc:	00000668 	andeq	r0, r0, r8, ror #12
     6e0:	08003638 	stmdaeq	r0, {r3, r4, r5, r9, sl, ip, sp}
     6e4:	0000000c 	andeq	r0, r0, ip
     6e8:	0000000c 	andeq	r0, r0, ip
     6ec:	00000668 	andeq	r0, r0, r8, ror #12
     6f0:	08003644 	stmdaeq	r0, {r2, r6, r9, sl, ip, sp}
     6f4:	00000010 	andeq	r0, r0, r0, lsl r0
     6f8:	0000000c 	andeq	r0, r0, ip
     6fc:	00000668 	andeq	r0, r0, r8, ror #12
     700:	08003654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip, sp}
     704:	00000010 	andeq	r0, r0, r0, lsl r0
     708:	0000000c 	andeq	r0, r0, ip
     70c:	00000668 	andeq	r0, r0, r8, ror #12
     710:	08003664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip, sp}
     714:	00000018 	andeq	r0, r0, r8, lsl r0
     718:	0000000c 	andeq	r0, r0, ip
     71c:	00000668 	andeq	r0, r0, r8, ror #12
     720:	0800367c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, ip, sp}
     724:	00000020 	andeq	r0, r0, r0, lsr #32
     728:	0000000c 	andeq	r0, r0, ip
     72c:	00000668 	andeq	r0, r0, r8, ror #12
     730:	0800369c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, ip, sp}
     734:	0000000c 	andeq	r0, r0, ip
     738:	0000000c 	andeq	r0, r0, ip
     73c:	00000668 	andeq	r0, r0, r8, ror #12
     740:	080036a8 	stmdaeq	r0, {r3, r5, r7, r9, sl, ip, sp}
     744:	00000028 	andeq	r0, r0, r8, lsr #32
     748:	0000001c 	andeq	r0, r0, ip, lsl r0
     74c:	00000668 	andeq	r0, r0, r8, ror #12
     750:	080036d0 	stmdaeq	r0, {r4, r6, r7, r9, sl, ip, sp}
     754:	00000038 	andeq	r0, r0, r8, lsr r0
     758:	80180e41 	andshi	r0, r8, r1, asr #28
     75c:	84058106 	strhi	r8, [r5], #-262	; 0xfffffefa
     760:	86038504 	strhi	r8, [r3], -r4, lsl #10
     764:	00018e02 	andeq	r8, r1, r2, lsl #28
     768:	00000018 	andeq	r0, r0, r8, lsl r0
     76c:	00000668 	andeq	r0, r0, r8, ror #12
     770:	08003708 	stmdaeq	r0, {r3, r8, r9, sl, ip, sp}
     774:	00000040 	andeq	r0, r0, r0, asr #32
     778:	83100e41 	tsthi	r0, #1040	; 0x410
     77c:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     780:	00018e02 	andeq	r8, r1, r2, lsl #28
     784:	00000014 	andeq	r0, r0, r4, lsl r0
     788:	00000668 	andeq	r0, r0, r8, ror #12
     78c:	08003748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip, sp}
     790:	0000003c 	andeq	r0, r0, ip, lsr r0
     794:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     798:	00018e02 	andeq	r8, r1, r2, lsl #28
     79c:	00000014 	andeq	r0, r0, r4, lsl r0
     7a0:	00000668 	andeq	r0, r0, r8, ror #12
     7a4:	08003784 	stmdaeq	r0, {r2, r7, r8, r9, sl, ip, sp}
     7a8:	00000070 	andeq	r0, r0, r0, ror r0
     7ac:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     7b0:	00018e02 	andeq	r8, r1, r2, lsl #28
     7b4:	00000018 	andeq	r0, r0, r8, lsl r0
     7b8:	00000668 	andeq	r0, r0, r8, ror #12
     7bc:	080037f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp}
     7c0:	00000048 	andeq	r0, r0, r8, asr #32
     7c4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     7c8:	86038504 	strhi	r8, [r3], -r4, lsl #10
     7cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     7d0:	00000018 	andeq	r0, r0, r8, lsl r0
     7d4:	00000668 	andeq	r0, r0, r8, ror #12
     7d8:	0800383c 	stmdaeq	r0, {r2, r3, r4, r5, fp, ip, sp}
     7dc:	00000038 	andeq	r0, r0, r8, lsr r0
     7e0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     7e4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     7e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     7ec:	00000018 	andeq	r0, r0, r8, lsl r0
     7f0:	00000668 	andeq	r0, r0, r8, ror #12
     7f4:	08003874 	stmdaeq	r0, {r2, r4, r5, r6, fp, ip, sp}
     7f8:	00000044 	andeq	r0, r0, r4, asr #32
     7fc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     800:	86038504 	strhi	r8, [r3], -r4, lsl #10
     804:	00018e02 	andeq	r8, r1, r2, lsl #28
     808:	00000014 	andeq	r0, r0, r4, lsl r0
     80c:	00000668 	andeq	r0, r0, r8, ror #12
     810:	080038b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, ip, sp}
     814:	0000009c 	muleq	r0, ip, r0
     818:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     81c:	00018e02 	andeq	r8, r1, r2, lsl #28
     820:	00000018 	andeq	r0, r0, r8, lsl r0
     824:	00000668 	andeq	r0, r0, r8, ror #12
     828:	08003954 	stmdaeq	r0, {r2, r4, r6, r8, fp, ip, sp}
     82c:	0000008c 	andeq	r0, r0, ip, lsl #1
     830:	83100e41 	tsthi	r0, #1040	; 0x410
     834:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     838:	00018e02 	andeq	r8, r1, r2, lsl #28
     83c:	0000001c 	andeq	r0, r0, ip, lsl r0
     840:	00000668 	andeq	r0, r0, r8, ror #12
     844:	080039e0 	stmdaeq	r0, {r5, r6, r7, r8, fp, ip, sp}
     848:	00000054 	andeq	r0, r0, r4, asr r0
     84c:	83180e41 	tsthi	r8, #1040	; 0x410
     850:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     854:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     858:	00018e02 	andeq	r8, r1, r2, lsl #28
     85c:	0000000c 	andeq	r0, r0, ip
     860:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     864:	7c020001 	stcvc	0, cr0, [r2], {1}
     868:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     86c:	00000014 	andeq	r0, r0, r4, lsl r0
     870:	0000085c 	andeq	r0, r0, ip, asr r8
     874:	08003a34 	stmdaeq	r0, {r2, r4, r5, r9, fp, ip, sp}
     878:	000000a4 	andeq	r0, r0, r4, lsr #1
     87c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     880:	00018e02 	andeq	r8, r1, r2, lsl #28
     884:	00000014 	andeq	r0, r0, r4, lsl r0
     888:	0000085c 	andeq	r0, r0, ip, asr r8
     88c:	08003ad8 	stmdaeq	r0, {r3, r4, r6, r7, r9, fp, ip, sp}
     890:	00000016 	andeq	r0, r0, r6, lsl r0
     894:	83080e41 	movwhi	r0, #36417	; 0x8e41
     898:	00018e02 	andeq	r8, r1, r2, lsl #28
     89c:	00000020 	andeq	r0, r0, r0, lsr #32
     8a0:	0000085c 	andeq	r0, r0, ip, asr r8
     8a4:	08003aee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, fp, ip, sp}
     8a8:	000000a8 	andeq	r0, r0, r8, lsr #1
     8ac:	841c0e43 	ldrhi	r0, [ip], #-3651	; 0xfffff1bd
     8b0:	86068507 	strhi	r8, [r6], -r7, lsl #10
     8b4:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     8b8:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     8bc:	00000001 	andeq	r0, r0, r1
     8c0:	0000000c 	andeq	r0, r0, ip
     8c4:	0000085c 	andeq	r0, r0, ip, asr r8
     8c8:	08003b96 	stmdaeq	r0, {r1, r2, r4, r7, r8, r9, fp, ip, sp}
     8cc:	00000010 	andeq	r0, r0, r0, lsl r0
     8d0:	0000000c 	andeq	r0, r0, ip
     8d4:	0000085c 	andeq	r0, r0, ip, asr r8
     8d8:	08003ba6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, fp, ip, sp}
     8dc:	0000000c 	andeq	r0, r0, ip
     8e0:	0000000c 	andeq	r0, r0, ip
     8e4:	0000085c 	andeq	r0, r0, ip, asr r8
     8e8:	08003bb2 	stmdaeq	r0, {r1, r4, r5, r7, r8, r9, fp, ip, sp}
     8ec:	00000006 	andeq	r0, r0, r6
     8f0:	0000000c 	andeq	r0, r0, ip
     8f4:	0000085c 	andeq	r0, r0, ip, asr r8
     8f8:	08003bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp, ip, sp}
     8fc:	0000000c 	andeq	r0, r0, ip
     900:	0000000c 	andeq	r0, r0, ip
     904:	0000085c 	andeq	r0, r0, ip, asr r8
     908:	08003bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip, sp}
     90c:	00000006 	andeq	r0, r0, r6
     910:	0000000c 	andeq	r0, r0, ip
     914:	0000085c 	andeq	r0, r0, ip, asr r8
     918:	08003bca 	stmdaeq	r0, {r1, r3, r6, r7, r8, r9, fp, ip, sp}
     91c:	00000004 	andeq	r0, r0, r4
     920:	0000000c 	andeq	r0, r0, ip
     924:	0000085c 	andeq	r0, r0, ip, asr r8
     928:	08003bce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, fp, ip, sp}
     92c:	00000004 	andeq	r0, r0, r4
     930:	0000000c 	andeq	r0, r0, ip
     934:	0000085c 	andeq	r0, r0, ip, asr r8
     938:	08003bd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, fp, ip, sp}
     93c:	0000000a 	andeq	r0, r0, sl
     940:	0000000c 	andeq	r0, r0, ip
     944:	0000085c 	andeq	r0, r0, ip, asr r8
     948:	08003bdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, fp, ip, sp}
     94c:	00000004 	andeq	r0, r0, r4
     950:	0000000c 	andeq	r0, r0, ip
     954:	0000085c 	andeq	r0, r0, ip, asr r8
     958:	08003be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp, ip, sp}
     95c:	00000010 	andeq	r0, r0, r0, lsl r0
     960:	00000014 	andeq	r0, r0, r4, lsl r0
     964:	0000085c 	andeq	r0, r0, ip, asr r8
     968:	08003bf0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, fp, ip, sp}
     96c:	0000001c 	andeq	r0, r0, ip, lsl r0
     970:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     974:	00018e02 	andeq	r8, r1, r2, lsl #28
     978:	0000000c 	andeq	r0, r0, ip
     97c:	0000085c 	andeq	r0, r0, ip, asr r8
     980:	08003c0c 	stmdaeq	r0, {r2, r3, sl, fp, ip, sp}
     984:	0000000c 	andeq	r0, r0, ip
     988:	00000018 	andeq	r0, r0, r8, lsl r0
     98c:	0000085c 	andeq	r0, r0, ip, asr r8
     990:	08003c18 	stmdaeq	r0, {r3, r4, sl, fp, ip, sp}
     994:	00000054 	andeq	r0, r0, r4, asr r0
     998:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     99c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     9a0:	00000001 	andeq	r0, r0, r1
     9a4:	00000014 	andeq	r0, r0, r4, lsl r0
     9a8:	0000085c 	andeq	r0, r0, ip, asr r8
     9ac:	08003c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, sp}
     9b0:	0000002a 	andeq	r0, r0, sl, lsr #32
     9b4:	84080e4d 	strhi	r0, [r8], #-3661	; 0xfffff1b3
     9b8:	00018e02 	andeq	r8, r1, r2, lsl #28
     9bc:	0000000c 	andeq	r0, r0, ip
     9c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9c4:	7c020001 	stcvc	0, cr0, [r2], {1}
     9c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9cc:	0000000c 	andeq	r0, r0, ip
     9d0:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     9d4:	08003c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, ip, sp}
     9d8:	00000034 	andeq	r0, r0, r4, lsr r0
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     9e4:	08003ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, ip, sp}
     9e8:	00000030 	andeq	r0, r0, r0, lsr r0
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     9f4:	08003cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp, ip, sp}
     9f8:	00000014 	andeq	r0, r0, r4, lsl r0
     9fc:	00000018 	andeq	r0, r0, r8, lsl r0
     a00:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     a04:	08003d10 	stmdaeq	r0, {r4, r8, sl, fp, ip, sp}
     a08:	00000080 	andeq	r0, r0, r0, lsl #1
     a0c:	840c0e42 	strhi	r0, [ip], #-3650	; 0xfffff1be
     a10:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     a14:	00000001 	andeq	r0, r0, r1
     a18:	0000000c 	andeq	r0, r0, ip
     a1c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     a20:	08003d90 	stmdaeq	r0, {r4, r7, r8, sl, fp, ip, sp}
     a24:	0000000c 	andeq	r0, r0, ip
     a28:	0000000c 	andeq	r0, r0, ip
     a2c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     a30:	08003d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp, ip, sp}
     a34:	00000004 	andeq	r0, r0, r4
     a38:	0000000c 	andeq	r0, r0, ip
     a3c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     a40:	08003da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip, sp}
     a44:	00000004 	andeq	r0, r0, r4
     a48:	0000000c 	andeq	r0, r0, ip
     a4c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     a50:	08003da4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, ip, sp}
     a54:	00000004 	andeq	r0, r0, r4
     a58:	0000000c 	andeq	r0, r0, ip
     a5c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     a60:	08003da8 	stmdaeq	r0, {r3, r5, r7, r8, sl, fp, ip, sp}
     a64:	00000004 	andeq	r0, r0, r4
     a68:	0000000c 	andeq	r0, r0, ip
     a6c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     a70:	08003dac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sl, fp, ip, sp}
     a74:	00000006 	andeq	r0, r0, r6
     a78:	0000000c 	andeq	r0, r0, ip
     a7c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     a80:	08003db2 	stmdaeq	r0, {r1, r4, r5, r7, r8, sl, fp, ip, sp}
     a84:	00000004 	andeq	r0, r0, r4
     a88:	0000000c 	andeq	r0, r0, ip
     a8c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     a90:	08003db6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r8, sl, fp, ip, sp}
     a94:	0000000e 	andeq	r0, r0, lr
     a98:	0000000c 	andeq	r0, r0, ip
     a9c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     aa0:	08003dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp, ip, sp}
     aa4:	00000024 	andeq	r0, r0, r4, lsr #32
     aa8:	0000000c 	andeq	r0, r0, ip
     aac:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     ab0:	08003de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp, ip, sp}
     ab4:	0000000c 	andeq	r0, r0, ip
     ab8:	0000000c 	andeq	r0, r0, ip
     abc:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     ac0:	08003df4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, fp, ip, sp}
     ac4:	0000001c 	andeq	r0, r0, ip, lsl r0
     ac8:	0000000c 	andeq	r0, r0, ip
     acc:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     ad0:	08003e10 	stmdaeq	r0, {r4, r9, sl, fp, ip, sp}
     ad4:	00000010 	andeq	r0, r0, r0, lsl r0
     ad8:	0000000c 	andeq	r0, r0, ip
     adc:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     ae0:	08003e20 	stmdaeq	r0, {r5, r9, sl, fp, ip, sp}
     ae4:	00000024 	andeq	r0, r0, r4, lsr #32
     ae8:	0000000c 	andeq	r0, r0, ip
     aec:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     af0:	08003e44 	stmdaeq	r0, {r2, r6, r9, sl, fp, ip, sp}
     af4:	0000000c 	andeq	r0, r0, ip
     af8:	0000000c 	andeq	r0, r0, ip
     afc:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     b00:	08003e50 	stmdaeq	r0, {r4, r6, r9, sl, fp, ip, sp}
     b04:	00000014 	andeq	r0, r0, r4, lsl r0
     b08:	0000000c 	andeq	r0, r0, ip
     b0c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     b10:	08003e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp, ip, sp}
     b14:	00000010 	andeq	r0, r0, r0, lsl r0
     b18:	0000000c 	andeq	r0, r0, ip
     b1c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     b20:	08003e74 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, fp, ip, sp}
     b24:	00000010 	andeq	r0, r0, r0, lsl r0
     b28:	0000000c 	andeq	r0, r0, ip
     b2c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     b30:	08003e84 	stmdaeq	r0, {r2, r7, r9, sl, fp, ip, sp}
     b34:	00000018 	andeq	r0, r0, r8, lsl r0
     b38:	0000000c 	andeq	r0, r0, ip
     b3c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     b40:	08003e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, ip, sp}
     b44:	00000020 	andeq	r0, r0, r0, lsr #32
     b48:	00000014 	andeq	r0, r0, r4, lsl r0
     b4c:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     b50:	08003ebc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, fp, ip, sp}
     b54:	0000004c 	andeq	r0, r0, ip, asr #32
     b58:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     b5c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b60:	0000000c 	andeq	r0, r0, ip
     b64:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     b68:	08003f08 	stmdaeq	r0, {r3, r8, r9, sl, fp, ip, sp}
     b6c:	0000001c 	andeq	r0, r0, ip, lsl r0
     b70:	0000000c 	andeq	r0, r0, ip
     b74:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     b78:	08003f24 	stmdaeq	r0, {r2, r5, r8, r9, sl, fp, ip, sp}
     b7c:	00000018 	andeq	r0, r0, r8, lsl r0
     b80:	0000000c 	andeq	r0, r0, ip
     b84:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     b88:	08003f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}
     b8c:	0000001c 	andeq	r0, r0, ip, lsl r0
     b90:	0000000c 	andeq	r0, r0, ip
     b94:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     b98:	08003f58 	stmdaeq	r0, {r3, r4, r6, r8, r9, sl, fp, ip, sp}
     b9c:	0000001c 	andeq	r0, r0, ip, lsl r0
     ba0:	0000000c 	andeq	r0, r0, ip
     ba4:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     ba8:	08003f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp, ip, sp}
     bac:	00000030 	andeq	r0, r0, r0, lsr r0
     bb0:	0000000c 	andeq	r0, r0, ip
     bb4:	000009bc 			; <UNDEFINED> instruction: 0x000009bc
     bb8:	08003fa4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sl, fp, ip, sp}
     bbc:	00000014 	andeq	r0, r0, r4, lsl r0
     bc0:	0000000c 	andeq	r0, r0, ip
     bc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bc8:	7c020001 	stcvc	0, cr0, [r2], {1}
     bcc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bd0:	00000014 	andeq	r0, r0, r4, lsl r0
     bd4:	00000bc0 	andeq	r0, r0, r0, asr #23
     bd8:	08003fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
     bdc:	0000001a 	andeq	r0, r0, sl, lsl r0
     be0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     be4:	00018e02 	andeq	r8, r1, r2, lsl #28
     be8:	0000000c 	andeq	r0, r0, ip
     bec:	00000bc0 	andeq	r0, r0, r0, asr #23
     bf0:	08003fd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl, fp, ip, sp}
     bf4:	0000000a 	andeq	r0, r0, sl
     bf8:	0000000c 	andeq	r0, r0, ip
     bfc:	00000bc0 	andeq	r0, r0, r0, asr #23
     c00:	08003fdc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp}
     c04:	0000000c 	andeq	r0, r0, ip
     c08:	0000000c 	andeq	r0, r0, ip
     c0c:	00000bc0 	andeq	r0, r0, r0, asr #23
     c10:	08003fe8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, fp, ip, sp}
     c14:	00000014 	andeq	r0, r0, r4, lsl r0
     c18:	0000000c 	andeq	r0, r0, ip
     c1c:	00000bc0 	andeq	r0, r0, r0, asr #23
     c20:	08003ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
     c24:	0000000c 	andeq	r0, r0, ip
     c28:	0000000c 	andeq	r0, r0, ip
     c2c:	00000bc0 	andeq	r0, r0, r0, asr #23
     c30:	08004008 	stmdaeq	r0, {r3, lr}
     c34:	0000002c 	andeq	r0, r0, ip, lsr #32
     c38:	0000000c 	andeq	r0, r0, ip
     c3c:	00000bc0 	andeq	r0, r0, r0, asr #23
     c40:	08004034 	stmdaeq	r0, {r2, r4, r5, lr}
     c44:	00000028 	andeq	r0, r0, r8, lsr #32
     c48:	0000000c 	andeq	r0, r0, ip
     c4c:	00000bc0 	andeq	r0, r0, r0, asr #23
     c50:	0800405c 	stmdaeq	r0, {r2, r3, r4, r6, lr}
     c54:	00000014 	andeq	r0, r0, r4, lsl r0
     c58:	0000000c 	andeq	r0, r0, ip
     c5c:	00000bc0 	andeq	r0, r0, r0, asr #23
     c60:	08004070 	stmdaeq	r0, {r4, r5, r6, lr}
     c64:	00000010 	andeq	r0, r0, r0, lsl r0
     c68:	0000000c 	andeq	r0, r0, ip
     c6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c70:	7c020001 	stcvc	0, cr0, [r2], {1}
     c74:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c78:	0000000c 	andeq	r0, r0, ip
     c7c:	00000c68 	andeq	r0, r0, r8, ror #24
     c80:	08004080 	stmdaeq	r0, {r7, lr}
     c84:	0000003c 	andeq	r0, r0, ip, lsr r0
     c88:	0000000c 	andeq	r0, r0, ip
     c8c:	00000c68 	andeq	r0, r0, r8, ror #24
     c90:	080040bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, lr}
     c94:	00000038 	andeq	r0, r0, r8, lsr r0
     c98:	0000000c 	andeq	r0, r0, ip
     c9c:	00000c68 	andeq	r0, r0, r8, ror #24
     ca0:	080040f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, lr}
     ca4:	00000014 	andeq	r0, r0, r4, lsl r0
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	00000c68 	andeq	r0, r0, r8, ror #24
     cb0:	08004108 	stmdaeq	r0, {r3, r8, lr}
     cb4:	0000000c 	andeq	r0, r0, ip
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	00000c68 	andeq	r0, r0, r8, ror #24
     cc0:	08004114 	stmdaeq	r0, {r2, r4, r8, lr}
     cc4:	00000014 	andeq	r0, r0, r4, lsl r0
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	00000c68 	andeq	r0, r0, r8, ror #24
     cd0:	08004128 	stmdaeq	r0, {r3, r5, r8, lr}
     cd4:	0000000c 	andeq	r0, r0, ip
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	00000c68 	andeq	r0, r0, r8, ror #24
     ce0:	08004134 	stmdaeq	r0, {r2, r4, r5, r8, lr}
     ce4:	00000014 	andeq	r0, r0, r4, lsl r0
     ce8:	0000000c 	andeq	r0, r0, ip
     cec:	00000c68 	andeq	r0, r0, r8, ror #24
     cf0:	08004148 	stmdaeq	r0, {r3, r6, r8, lr}
     cf4:	00000010 	andeq	r0, r0, r0, lsl r0
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	00000c68 	andeq	r0, r0, r8, ror #24
     d00:	08004158 	stmdaeq	r0, {r3, r4, r6, r8, lr}
     d04:	00000014 	andeq	r0, r0, r4, lsl r0
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000c68 	andeq	r0, r0, r8, ror #24
     d10:	0800416c 	stmdaeq	r0, {r2, r3, r5, r6, r8, lr}
     d14:	00000014 	andeq	r0, r0, r4, lsl r0
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	00000c68 	andeq	r0, r0, r8, ror #24
     d20:	08004180 	stmdaeq	r0, {r7, r8, lr}
     d24:	00000014 	andeq	r0, r0, r4, lsl r0
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	00000c68 	andeq	r0, r0, r8, ror #24
     d30:	08004194 	stmdaeq	r0, {r2, r4, r7, r8, lr}
     d34:	00000018 	andeq	r0, r0, r8, lsl r0
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	00000c68 	andeq	r0, r0, r8, ror #24
     d40:	080041ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, lr}
     d44:	0000000c 	andeq	r0, r0, ip
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	00000c68 	andeq	r0, r0, r8, ror #24
     d50:	080041b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, lr}
     d54:	00000014 	andeq	r0, r0, r4, lsl r0
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	00000c68 	andeq	r0, r0, r8, ror #24
     d60:	080041cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, lr}
     d64:	00000020 	andeq	r0, r0, r0, lsr #32
     d68:	0000000c 	andeq	r0, r0, ip
     d6c:	00000c68 	andeq	r0, r0, r8, ror #24
     d70:	080041ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, lr}
     d74:	0000000c 	andeq	r0, r0, ip
     d78:	0000000c 	andeq	r0, r0, ip
     d7c:	00000c68 	andeq	r0, r0, r8, ror #24
     d80:	080041f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, lr}
     d84:	00000010 	andeq	r0, r0, r0, lsl r0
     d88:	0000000c 	andeq	r0, r0, ip
     d8c:	00000c68 	andeq	r0, r0, r8, ror #24
     d90:	08004208 	stmdaeq	r0, {r3, r9, lr}
     d94:	0000000c 	andeq	r0, r0, ip
     d98:	00000014 	andeq	r0, r0, r4, lsl r0
     d9c:	00000c68 	andeq	r0, r0, r8, ror #24
     da0:	08004214 	stmdaeq	r0, {r2, r4, r9, lr}
     da4:	00000088 	andeq	r0, r0, r8, lsl #1
     da8:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     dac:	00018e02 	andeq	r8, r1, r2, lsl #28
     db0:	0000000c 	andeq	r0, r0, ip
     db4:	00000c68 	andeq	r0, r0, r8, ror #24
     db8:	0800429c 	stmdaeq	r0, {r2, r3, r4, r7, r9, lr}
     dbc:	00000018 	andeq	r0, r0, r8, lsl r0
     dc0:	0000000c 	andeq	r0, r0, ip
     dc4:	00000c68 	andeq	r0, r0, r8, ror #24
     dc8:	080042b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, lr}
     dcc:	00000018 	andeq	r0, r0, r8, lsl r0
     dd0:	0000000c 	andeq	r0, r0, ip
     dd4:	00000c68 	andeq	r0, r0, r8, ror #24
     dd8:	080042cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, lr}
     ddc:	00000018 	andeq	r0, r0, r8, lsl r0
     de0:	0000000c 	andeq	r0, r0, ip
     de4:	00000c68 	andeq	r0, r0, r8, ror #24
     de8:	080042e4 	stmdaeq	r0, {r2, r5, r6, r7, r9, lr}
     dec:	00000018 	andeq	r0, r0, r8, lsl r0
     df0:	0000000c 	andeq	r0, r0, ip
     df4:	00000c68 	andeq	r0, r0, r8, ror #24
     df8:	080042fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, lr}
     dfc:	00000018 	andeq	r0, r0, r8, lsl r0
     e00:	0000000c 	andeq	r0, r0, ip
     e04:	00000c68 	andeq	r0, r0, r8, ror #24
     e08:	08004314 	stmdaeq	r0, {r2, r4, r8, r9, lr}
     e0c:	0000000c 	andeq	r0, r0, ip
     e10:	0000000c 	andeq	r0, r0, ip
     e14:	00000c68 	andeq	r0, r0, r8, ror #24
     e18:	08004320 	stmdaeq	r0, {r5, r8, r9, lr}
     e1c:	0000000c 	andeq	r0, r0, ip
     e20:	0000000c 	andeq	r0, r0, ip
     e24:	00000c68 	andeq	r0, r0, r8, ror #24
     e28:	0800432c 	stmdaeq	r0, {r2, r3, r5, r8, r9, lr}
     e2c:	0000000c 	andeq	r0, r0, ip
     e30:	0000000c 	andeq	r0, r0, ip
     e34:	00000c68 	andeq	r0, r0, r8, ror #24
     e38:	08004338 	stmdaeq	r0, {r3, r4, r5, r8, r9, lr}
     e3c:	00000028 	andeq	r0, r0, r8, lsr #32
     e40:	00000018 	andeq	r0, r0, r8, lsl r0
     e44:	00000c68 	andeq	r0, r0, r8, ror #24
     e48:	08004360 	stmdaeq	r0, {r5, r6, r8, r9, lr}
     e4c:	0000002e 	andeq	r0, r0, lr, lsr #32
     e50:	80100e41 	andshi	r0, r0, r1, asr #28
     e54:	82038104 	andhi	r8, r3, #4, 2
     e58:	00018e02 	andeq	r8, r1, r2, lsl #28
     e5c:	0000000c 	andeq	r0, r0, ip
     e60:	00000c68 	andeq	r0, r0, r8, ror #24
     e64:	0800438e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, lr}
     e68:	00000012 	andeq	r0, r0, r2, lsl r0
     e6c:	0000000c 	andeq	r0, r0, ip
     e70:	00000c68 	andeq	r0, r0, r8, ror #24
     e74:	080043a0 	stmdaeq	r0, {r5, r7, r8, r9, lr}
     e78:	00000014 	andeq	r0, r0, r4, lsl r0
     e7c:	0000000c 	andeq	r0, r0, ip
     e80:	00000c68 	andeq	r0, r0, r8, ror #24
     e84:	080043b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, lr}
     e88:	0000000c 	andeq	r0, r0, ip
     e8c:	0000000c 	andeq	r0, r0, ip
     e90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e94:	7c020001 	stcvc	0, cr0, [r2], {1}
     e98:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e9c:	0000000c 	andeq	r0, r0, ip
     ea0:	00000e8c 	andeq	r0, r0, ip, lsl #29
     ea4:	080043c0 	stmdaeq	r0, {r6, r7, r8, r9, lr}
     ea8:	00000018 	andeq	r0, r0, r8, lsl r0
     eac:	0000000c 	andeq	r0, r0, ip
     eb0:	00000e8c 	andeq	r0, r0, ip, lsl #29
     eb4:	080043d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, lr}
     eb8:	0000000c 	andeq	r0, r0, ip
     ebc:	0000000c 	andeq	r0, r0, ip
     ec0:	00000e8c 	andeq	r0, r0, ip, lsl #29
     ec4:	080043e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, lr}
     ec8:	00000028 	andeq	r0, r0, r8, lsr #32
     ecc:	0000000c 	andeq	r0, r0, ip
     ed0:	00000e8c 	andeq	r0, r0, ip, lsl #29
     ed4:	0800440c 	stmdaeq	r0, {r2, r3, sl, lr}
     ed8:	00000018 	andeq	r0, r0, r8, lsl r0
     edc:	0000000c 	andeq	r0, r0, ip
     ee0:	00000e8c 	andeq	r0, r0, ip, lsl #29
     ee4:	08004424 	stmdaeq	r0, {r2, r5, sl, lr}
     ee8:	0000000c 	andeq	r0, r0, ip
     eec:	0000000c 	andeq	r0, r0, ip
     ef0:	00000e8c 	andeq	r0, r0, ip, lsl #29
     ef4:	08004430 	stmdaeq	r0, {r4, r5, sl, lr}
     ef8:	0000001c 	andeq	r0, r0, ip, lsl r0
     efc:	0000000c 	andeq	r0, r0, ip
     f00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f04:	7c020001 	stcvc	0, cr0, [r2], {1}
     f08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f0c:	00000014 	andeq	r0, r0, r4, lsl r0
     f10:	00000efc 	strdeq	r0, [r0], -ip
     f14:	0800444c 	stmdaeq	r0, {r2, r3, r6, sl, lr}
     f18:	00000094 	muleq	r0, r4, r0
     f1c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     f20:	00018e02 	andeq	r8, r1, r2, lsl #28
     f24:	00000018 	andeq	r0, r0, r8, lsl r0
     f28:	00000efc 	strdeq	r0, [r0], -ip
     f2c:	080044e0 	stmdaeq	r0, {r5, r6, r7, sl, lr}
     f30:	00000088 	andeq	r0, r0, r8, lsl #1
     f34:	840c0e47 	strhi	r0, [ip], #-3655	; 0xfffff1b9
     f38:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     f3c:	280e5701 	stmdacs	lr, {r0, r8, r9, sl, ip, lr}
     f40:	0000000c 	andeq	r0, r0, ip
     f44:	00000efc 	strdeq	r0, [r0], -ip
     f48:	08004568 	stmdaeq	r0, {r3, r5, r6, r8, sl, lr}
     f4c:	00000016 	andeq	r0, r0, r6, lsl r0
     f50:	00000014 	andeq	r0, r0, r4, lsl r0
     f54:	00000efc 	strdeq	r0, [r0], -ip
     f58:	0800457e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, sl, lr}
     f5c:	00000020 	andeq	r0, r0, r0, lsr #32
     f60:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     f64:	00018e02 	andeq	r8, r1, r2, lsl #28
     f68:	0000000c 	andeq	r0, r0, ip
     f6c:	00000efc 	strdeq	r0, [r0], -ip
     f70:	0800459e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, sl, lr}
     f74:	0000000c 	andeq	r0, r0, ip
     f78:	0000000c 	andeq	r0, r0, ip
     f7c:	00000efc 	strdeq	r0, [r0], -ip
     f80:	080045aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, sl, lr}
     f84:	00000018 	andeq	r0, r0, r8, lsl r0
     f88:	00000014 	andeq	r0, r0, r4, lsl r0
     f8c:	00000efc 	strdeq	r0, [r0], -ip
     f90:	080045c2 	stmdaeq	r0, {r1, r6, r7, r8, sl, lr}
     f94:	00000030 	andeq	r0, r0, r0, lsr r0
     f98:	84080e43 	strhi	r0, [r8], #-3651	; 0xfffff1bd
     f9c:	00018e02 	andeq	r8, r1, r2, lsl #28
     fa0:	0000000c 	andeq	r0, r0, ip
     fa4:	00000efc 	strdeq	r0, [r0], -ip
     fa8:	080045f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl, lr}
     fac:	00000012 	andeq	r0, r0, r2, lsl r0
     fb0:	0000000c 	andeq	r0, r0, ip
     fb4:	00000efc 	strdeq	r0, [r0], -ip
     fb8:	08004604 	stmdaeq	r0, {r2, r9, sl, lr}
     fbc:	00000016 	andeq	r0, r0, r6, lsl r0
     fc0:	0000000c 	andeq	r0, r0, ip
     fc4:	00000efc 	strdeq	r0, [r0], -ip
     fc8:	0800461a 	stmdaeq	r0, {r1, r3, r4, r9, sl, lr}
     fcc:	00000016 	andeq	r0, r0, r6, lsl r0
     fd0:	0000000c 	andeq	r0, r0, ip
     fd4:	00000efc 	strdeq	r0, [r0], -ip
     fd8:	08004630 	stmdaeq	r0, {r4, r5, r9, sl, lr}
     fdc:	00000018 	andeq	r0, r0, r8, lsl r0
     fe0:	0000000c 	andeq	r0, r0, ip
     fe4:	00000efc 	strdeq	r0, [r0], -ip
     fe8:	08004648 	stmdaeq	r0, {r3, r6, r9, sl, lr}
     fec:	00000016 	andeq	r0, r0, r6, lsl r0
     ff0:	0000000c 	andeq	r0, r0, ip
     ff4:	00000efc 	strdeq	r0, [r0], -ip
     ff8:	0800465e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, lr}
     ffc:	00000018 	andeq	r0, r0, r8, lsl r0
    1000:	0000000c 	andeq	r0, r0, ip
    1004:	00000efc 	strdeq	r0, [r0], -ip
    1008:	08004676 	stmdaeq	r0, {r1, r2, r4, r5, r6, r9, sl, lr}
    100c:	00000008 	andeq	r0, r0, r8
    1010:	0000000c 	andeq	r0, r0, ip
    1014:	00000efc 	strdeq	r0, [r0], -ip
    1018:	0800467e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sl, lr}
    101c:	00000008 	andeq	r0, r0, r8
    1020:	0000000c 	andeq	r0, r0, ip
    1024:	00000efc 	strdeq	r0, [r0], -ip
    1028:	08004686 	stmdaeq	r0, {r1, r2, r7, r9, sl, lr}
    102c:	0000000c 	andeq	r0, r0, ip
    1030:	0000000c 	andeq	r0, r0, ip
    1034:	00000efc 	strdeq	r0, [r0], -ip
    1038:	08004692 	stmdaeq	r0, {r1, r4, r7, r9, sl, lr}
    103c:	00000012 	andeq	r0, r0, r2, lsl r0
    1040:	0000000c 	andeq	r0, r0, ip
    1044:	00000efc 	strdeq	r0, [r0], -ip
    1048:	080046a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, lr}
    104c:	00000012 	andeq	r0, r0, r2, lsl r0
    1050:	0000000c 	andeq	r0, r0, ip
    1054:	00000efc 	strdeq	r0, [r0], -ip
    1058:	080046b6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, sl, lr}
    105c:	00000018 	andeq	r0, r0, r8, lsl r0
    1060:	0000000c 	andeq	r0, r0, ip
    1064:	00000efc 	strdeq	r0, [r0], -ip
    1068:	080046ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sl, lr}
    106c:	00000018 	andeq	r0, r0, r8, lsl r0
    1070:	0000000c 	andeq	r0, r0, ip
    1074:	00000efc 	strdeq	r0, [r0], -ip
    1078:	080046e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, lr}
    107c:	00000018 	andeq	r0, r0, r8, lsl r0
    1080:	0000000c 	andeq	r0, r0, ip
    1084:	00000efc 	strdeq	r0, [r0], -ip
    1088:	080046fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, lr}
    108c:	00000016 	andeq	r0, r0, r6, lsl r0
    1090:	0000000c 	andeq	r0, r0, ip
    1094:	00000efc 	strdeq	r0, [r0], -ip
    1098:	08004714 	stmdaeq	r0, {r2, r4, r8, r9, sl, lr}
    109c:	00000018 	andeq	r0, r0, r8, lsl r0
    10a0:	0000000c 	andeq	r0, r0, ip
    10a4:	00000efc 	strdeq	r0, [r0], -ip
    10a8:	0800472c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, lr}
    10ac:	0000000c 	andeq	r0, r0, ip
    10b0:	0000000c 	andeq	r0, r0, ip
    10b4:	00000efc 	strdeq	r0, [r0], -ip
    10b8:	08004738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, lr}
    10bc:	00000008 	andeq	r0, r0, r8
    10c0:	00000014 	andeq	r0, r0, r4, lsl r0
    10c4:	00000efc 	strdeq	r0, [r0], -ip
    10c8:	08004740 	stmdaeq	r0, {r6, r8, r9, sl, lr}
    10cc:	00000040 	andeq	r0, r0, r0, asr #32
    10d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
    10d4:	00018e02 	andeq	r8, r1, r2, lsl #28
    10d8:	0000000c 	andeq	r0, r0, ip
    10dc:	00000efc 	strdeq	r0, [r0], -ip
    10e0:	08004780 	stmdaeq	r0, {r7, r8, r9, sl, lr}
    10e4:	0000000e 	andeq	r0, r0, lr
    10e8:	0000000c 	andeq	r0, r0, ip
    10ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10f0:	7c020001 	stcvc	0, cr0, [r2], {1}
    10f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10f8:	0000001c 	andeq	r0, r0, ip, lsl r0
    10fc:	000010e8 	andeq	r1, r0, r8, ror #1
    1100:	08004800 	stmdaeq	r0, {fp, lr}
    1104:	00000050 	andeq	r0, r0, r0, asr r0
    1108:	000d0941 	andeq	r0, sp, r1, asr #18
    110c:	8d100e44 	ldchi	14, cr0, [r0, #-272]	; 0xfffffef0
    1110:	84038304 	strhi	r8, [r3], #-772	; 0xfffffcfc
    1114:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	2f505041 	svccs	0x00505041
       4:	2f637273 	svccs	0x00637273
       8:	6e69616d 	powvsez	f6, f1, #5.0
       c:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
      10:	42785262 	rsbsmi	r5, r8, #536870918	; 0x20000006
      14:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
      18:	69725772 	ldmdbvs	r2!, {r1, r4, r5, r6, r8, r9, sl, ip, lr}^
      1c:	6f506574 	svcvs	0x00506574
      20:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
      24:	61420072 	hvcvs	8194	; 0x2002
      28:	61726475 	cmnvs	r2, r5, ror r4
      2c:	445f6574 	ldrbmi	r6, [pc], #-1396	; 34 <_Minimum_Stack_Size-0xcc>
      30:	44004c58 	strmi	r4, [r0], #-3160	; 0xfffff3a8
      34:	725f4c58 	subsvc	r4, pc, #88, 24	; 0x5800
      38:	5f646165 	svcpl	0x00646165
      3c:	65747962 	ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e
      40:	73795300 	cmnvc	r9, #0, 6
      44:	6b636954 	blvs	18da59c <__Stack_Size+0x18da19c>
      48:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
      4c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
      50:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
      54:	43006e6f 	movwmi	r6, #3695	; 0xe6f
      58:	536d6d6f 	cmnpl	sp, #7104	; 0x1bc0
      5c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
      60:	446d0073 	strbtmi	r0, [sp], #-115	; 0xffffff8d
      64:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
      68:	41785400 	cmnmi	r8, r0, lsl #8
      6c:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
      70:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
      74:	5f58525f 	svcpl	0x0058525f
      78:	5f6d6f63 	svcpl	0x006d6f63
      7c:	00667562 	rsbeq	r7, r6, r2, ror #10
      80:	32337576 	eorscc	r7, r3, #494927872	; 0x1d800000
      84:	72507700 	subsvc	r7, r0, #0, 14
      88:	6e657365 	cdpvs	3, 6, cr7, cr5, cr5, {3}
      8c:	736f5074 	cmnvc	pc, #116	; 0x74
      90:	736e7500 	cmnvc	lr, #0, 10
      94:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
      98:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
      9c:	5f007261 	svcpl	0x00007261
      a0:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      a4:	4c45445f 	cfstrdmi	mvd4, [r5], {95}	; 0x5f
      a8:	44005941 	strmi	r5, [r0], #-2369	; 0xfffff6bf
      ac:	735f4c58 	cmpvc	pc, #88, 24	; 0x5800
      b0:	5f646e65 	svcpl	0x00646e65
      b4:	64726f77 	ldrbtvs	r6, [r2], #-3959	; 0xfffff089
      b8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
      bc:	6e752067 	cdpvs	0, 7, cr2, cr5, cr7, {3}
      c0:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
      c4:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
      c8:	7300746e 	movwvc	r7, #1134	; 0x46e
      cc:	74726f68 	ldrbtvc	r6, [r2], #-3944	; 0xfffff098
      d0:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
      d4:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
      d8:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
      dc:	58440074 	stmdapl	r4, {r2, r4, r5, r6}^
      e0:	6e695f4c 	cdpvs	15, 6, cr5, cr9, cr12, {2}
      e4:	47007469 	strmi	r7, [r0, -r9, ror #8]
      e8:	4320554e 	teqmi	r0, #327155712	; 0x13800000
      ec:	382e3420 	stmdacc	lr!, {r5, sl, ip, sp}
      f0:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
      f4:	30343130 	eorscc	r3, r4, r0, lsr r1
      f8:	20303233 	eorscs	r3, r0, r3, lsr r2
      fc:	65727028 	ldrbvs	r7, [r2, #-40]!	; 0xffffffd8
     100:	656c6572 	strbvs	r6, [ip, #-1394]!	; 0xfffffa8e
     104:	29657361 	stmdbcs	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
     108:	636d2d20 	cmnvs	sp, #32, 26	; 0x800
     10c:	633d7570 	teqvs	sp, #112, 10	; 0x1c000000
     110:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0xfffffd91
     114:	336d2d78 	cmncc	sp, #120, 26	; 0x1e00
     118:	746d2d20 	strbtvc	r2, [sp], #-3360	; 0xfffff2e0
     11c:	626d7568 	rsbvs	r7, sp, #104, 10	; 0x1a000000
     120:	20672d20 	rsbcs	r2, r7, r0, lsr #26
     124:	20734f2d 	rsbscs	r4, r3, sp, lsr #30
     128:	6f6e662d 	svcvs	0x006e662d
     12c:	6d6f632d 	stclvs	3, cr6, [pc, #-180]!	; 80 <_Minimum_Stack_Size-0x80>
     130:	006e6f6d 	rsbeq	r6, lr, sp, ror #30
     134:	6573552f 	ldrbvs	r5, [r3, #-1327]!	; 0xfffffad1
     138:	4d2f7372 	stcmi	3, cr7, [pc, #-456]!	; ffffff78 <SCS_BASE+0x1fff1f78>
     13c:	47687461 	strbmi	r7, [r8, -r1, ror #8]!
     140:	636c6572 	cmnvs	ip, #478150656	; 0x1c800000
     144:	6f442f6b 	svcvs	0x00442f6b
     148:	656d7563 	strbvs	r7, [sp, #-1379]!	; 0xfffffa9d
     14c:	2f73746e 	svccs	0x0073746e
     150:	2f746967 	svccs	0x00746967
     154:	5f336d43 	svcpl	0x00336d43
     158:	6b736174 	blvs	1cd8730 <__Stack_Size+0x1cd8330>
     15c:	68572f31 	ldmdavs	r7, {r0, r4, r5, r8, r9, sl, fp, sp}^
     160:	656c6565 	strbvs	r6, [ip, #-1381]!	; 0xfffffa9b
     164:	626f5264 	rsbvs	r5, pc, #100, 4	; 0x40000006
     168:	6552746f 	ldrbvs	r7, [r2, #-1135]	; 0xfffffb91
     16c:	65746f6d 	ldrbvs	r6, [r4, #-3949]!	; 0xfffff093
     170:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
     174:	566c6f72 	uqsub16pl	r6, ip, r2
     178:	68730031 	ldmdavs	r3!, {r0, r4, r5}^
     17c:	2074726f 	rsbscs	r7, r4, pc, ror #4
     180:	00746e69 	rsbseq	r6, r4, r9, ror #28
     184:	78526267 	ldmdavc	r2, {r0, r1, r2, r5, r6, r9, sp, lr}^
     188:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     18c:	65527265 	ldrbvs	r7, [r2, #-613]	; 0xfffffd9b
     190:	6f506461 	svcvs	0x00506461
     194:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
     198:	6f500072 	svcvs	0x00500072
     19c:	69746973 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}^
     1a0:	6d006e6f 	stcvs	14, cr6, [r0, #-444]	; 0xfffffe44
     1a4:	006e6961 	rsbeq	r6, lr, r1, ror #18
     1a8:	766f4d62 	strbtvc	r4, [pc], -r2, ror #26
     1ac:	00676e69 	rsbeq	r6, r7, r9, ror #28
     1b0:	4f495047 	svcmi	0x00495047
     1b4:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     1b8:	75676966 	strbvc	r6, [r7, #-2406]!	; 0xfffff69a
     1bc:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     1c0:	56006e6f 	strpl	r6, [r0], -pc, ror #28
     1c4:	61746c6f 	cmnvs	r4, pc, ror #24
     1c8:	52006567 	andpl	r6, r0, #432013312	; 0x19c00000
     1cc:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     1d0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     1d4:	61727567 	cmnvs	r2, r7, ror #10
     1d8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     1dc:	41535500 	cmpmi	r3, r0, lsl #10
     1e0:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     1e4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     1e8:	61727567 	cmnvs	r2, r7, ror #10
     1ec:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     1f0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     1f4:	6f435f43 	svcvs	0x00435f43
     1f8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     1fc:	74617275 	strbtvc	r7, [r1], #-629	; 0xfffffd8b
     200:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     204:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d
     208:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c
     20c:	70626700 	rsbvc	r6, r2, r0, lsl #14
     210:	6e497852 	mcrvs	8, 2, r7, cr9, cr2, {2}
     214:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     218:	42747075 	rsbsmi	r7, r4, #117	; 0x75
     21c:	65666675 	strbvs	r6, [r6, #-1653]!	; 0xfffff98b
     220:	78540072 	ldmdavc	r4, {r1, r4, r5, r6}^
     224:	72745344 	rsbsvc	r5, r4, #68, 6	; 0x10000001
     228:	00676e69 	rsbeq	r6, r7, r9, ror #28
     22c:	6c616f47 	stclvs	15, cr6, [r1], #-284	; 0xfffffee4
     230:	00736f50 	rsbseq	r6, r3, r0, asr pc
     234:	69547767 	ldmdbvs	r4, {r0, r1, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
     238:	676e696d 	strbvs	r6, [lr, -sp, ror #18]!
     23c:	616c6544 	cmnvs	ip, r4, asr #10
     240:	6f6c0079 	svcvs	0x006c0079
     244:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     248:	4200746e 	andmi	r7, r0, #1845493760	; 0x6e000000
     24c:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
     250:	5f657461 	svcpl	0x00657461
     254:	49004350 	stmdbmi	r0, {r4, r6, r8, r9, lr}
     258:	5845444e 	stmdapl	r5, {r1, r2, r3, r6, sl, lr}^
     25c:	70616300 	rsbvc	r6, r1, r0, lsl #6
     260:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0xfffffa8c
     264:	43324900 	teqmi	r2, #0, 18
     268:	52455f31 	subpl	r5, r5, #49, 30	; 0xc4
     26c:	5152495f 	cmppl	r2, pc, asr r9
     270:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     274:	0072656c 	rsbseq	r6, r2, ip, ror #10
     278:	2f505041 	svccs	0x00505041
     27c:	2f637273 	svccs	0x00637273
     280:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     284:	30316632 	eorscc	r6, r1, r2, lsr r6
     288:	74695f78 	strbtvc	r5, [r9], #-3960	; 0xfffff088
     28c:	4400632e 	strmi	r6, [r0], #-814	; 0xfffffcd2
     290:	525f4c58 	subspl	r4, pc, #88, 24	; 0x5800
     294:	6e695f58 	mcrvs	15, 3, r5, cr9, cr8, {2}
     298:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
     29c:	00747075 	rsbseq	r7, r4, r5, ror r0
     2a0:	314d4954 	cmpcc	sp, r4, asr r9
     2a4:	4b52425f 	blmi	1490c28 <__Stack_Size+0x1490828>
     2a8:	5152495f 	cmppl	r2, pc, asr r9
     2ac:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     2b0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2b4:	314d4954 	cmpcc	sp, r4, asr r9
     2b8:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
     2bc:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 148 <_Minimum_Stack_Size+0x48>
     2c0:	5152495f 	cmppl	r2, pc, asr r9
     2c4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     2c8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2cc:	67617355 			; <UNDEFINED> instruction: 0x67617355
     2d0:	75614665 	strbvc	r4, [r1, #-1637]!	; 0xfffff99b
     2d4:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     2d8:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d
     2dc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     2e0:	31414d44 	cmpcc	r1, r4, asr #26
     2e4:	6168435f 	cmnvs	r8, pc, asr r3
     2e8:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     2ec:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     2f0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     2f4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     2f8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     2fc:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     300:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     304:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     308:	414d4400 	cmpmi	sp, r0, lsl #8
     30c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     310:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     314:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
     318:	61485152 	cmpvs	r8, r2, asr r1
     31c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     320:	54520072 	ldrbpl	r0, [r2], #-114	; 0xffffff8e
     324:	52495f43 	subpl	r5, r9, #268	; 0x10c
     328:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     32c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     330:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     334:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     338:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     33c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     340:	4d534600 	ldclmi	6, cr4, [r3, #-0]
     344:	52495f43 	subpl	r5, r9, #268	; 0x10c
     348:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     34c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     350:	73795300 	cmnvc	r9, #0, 6
     354:	6b636954 	blvs	18da8ac <__Stack_Size+0x18da4ac>
     358:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     35c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     360:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
     364:	5152495f 	cmppl	r2, pc, asr r9
     368:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     36c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     370:	57425355 	smlsldpl	r5, r2, r5, r3
     374:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
     378:	52495f70 	subpl	r5, r9, #112, 30	; 0x1c0
     37c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     380:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     384:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     388:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     38c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     390:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     394:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     398:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     39c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3a0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     3a4:	73754200 	cmnvc	r5, #0, 4
     3a8:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     3ac:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     3b0:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     3b4:	53006e6f 	movwpl	r6, #3695	; 0xe6f
     3b8:	5f324950 	svcpl	0x00324950
     3bc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3c0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     3c4:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
     3c8:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     3cc:	41435f50 	cmpmi	r3, r0, asr pc
     3d0:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     3d4:	5152495f 	cmppl	r2, pc, asr r9
     3d8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     3dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3e0:	33495053 	movtcc	r5, #36947	; 0x9053
     3e4:	5152495f 	cmppl	r2, pc, asr r9
     3e8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     3ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3f0:	314d4954 	cmpcc	sp, r4, asr r9
     3f4:	5f43435f 	svcpl	0x0043435f
     3f8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3fc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     400:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
     404:	34545241 	ldrbcc	r5, [r4], #-577	; 0xfffffdbf
     408:	5152495f 	cmppl	r2, pc, asr r9
     40c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     410:	0072656c 	rsbseq	r6, r2, ip, ror #10
     414:	31434441 	cmpcc	r3, r1, asr #8
     418:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     41c:	61485152 	cmpvs	r8, r2, asr r1
     420:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     424:	41550072 	cmpmi	r5, r2, ror r0
     428:	5f355452 	svcpl	0x00355452
     42c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     430:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     434:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
     438:	5f32414d 	svcpl	0x0032414d
     43c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     440:	316c656e 	cmncc	ip, lr, ror #10
     444:	5152495f 	cmppl	r2, pc, asr r9
     448:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     44c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     450:	32433249 	subcc	r3, r3, #-1879048188	; 0x90000004
     454:	5f56455f 	svcpl	0x0056455f
     458:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     45c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     460:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
     464:	5f32414d 	svcpl	0x0032414d
     468:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     46c:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     470:	5152495f 	cmppl	r2, pc, asr r9
     474:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     478:	0072656c 	rsbseq	r6, r2, ip, ror #10
     47c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     480:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     484:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     488:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     48c:	414d4400 	cmpmi	sp, r0, lsl #8
     490:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     494:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     498:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     49c:	61485152 	cmpvs	r8, r2, asr r1
     4a0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     4a4:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     4a8:	5f324954 	svcpl	0x00324954
     4ac:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4b0:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     4b4:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
     4b8:	5f31414d 	svcpl	0x0031414d
     4bc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     4c0:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     4c4:	5152495f 	cmppl	r2, pc, asr r9
     4c8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     4cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4d0:	4f494453 	svcmi	0x00494453
     4d4:	5152495f 	cmppl	r2, pc, asr r9
     4d8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     4dc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4e0:	5f425355 	svcpl	0x00425355
     4e4:	435f504c 	cmpmi	pc, #76	; 0x4c
     4e8:	525f4e41 	subspl	r4, pc, #1040	; 0x410
     4ec:	495f3058 	ldmdbmi	pc, {r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>
     4f0:	61485152 	cmpvs	r8, r2, asr r1
     4f4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     4f8:	56530072 			; <UNDEFINED> instruction: 0x56530072
     4fc:	6e614843 	cdpvs	8, 6, cr4, cr1, cr3, {2}
     500:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     504:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     508:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     50c:	61485152 	cmpvs	r8, r2, asr r1
     510:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     514:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     518:	5f394954 	svcpl	0x00394954
     51c:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     520:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     524:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     528:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     52c:	52545f38 	subspl	r5, r4, #56, 30	; 0xe0
     530:	4f435f47 	svcmi	0x00435f47
     534:	52495f4d 	subpl	r5, r9, #308	; 0x134
     538:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     53c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     540:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     544:	3158525f 	cmpcc	r8, pc, asr r2
     548:	5152495f 	cmppl	r2, pc, asr r9
     54c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     550:	0072656c 	rsbseq	r6, r2, ip, ror #10
     554:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     558:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     55c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     560:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     564:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     568:	50555f31 	subspl	r5, r5, r1, lsr pc
     56c:	5152495f 	cmppl	r2, pc, asr r9
     570:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     574:	0072656c 	rsbseq	r6, r2, ip, ror #10
     578:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
     57c:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     580:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     584:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     588:	52006e6f 	andpl	r6, r0, #1776	; 0x6f0
     58c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     590:	61485152 	cmpvs	r8, r2, asr r1
     594:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     598:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     59c:	435f384d 	cmpmi	pc, #5046272	; 0x4d0000
     5a0:	52495f43 	subpl	r5, r9, #268	; 0x10c
     5a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5a8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     5ac:	44575700 	ldrbmi	r5, [r7], #-1792	; 0xfffff900
     5b0:	52495f47 	subpl	r5, r9, #284	; 0x11c
     5b4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5b8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     5bc:	4d415400 	cfstrdmi	mvd5, [r1, #-0]
     5c0:	5f524550 	svcpl	0x00524550
     5c4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5c8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     5cc:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     5d0:	5f314332 	svcpl	0x00314332
     5d4:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     5d8:	61485152 	cmpvs	r8, r2, asr r1
     5dc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     5e0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     5e4:	425f384d 	subsmi	r3, pc, #5046272	; 0x4d0000
     5e8:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
     5ec:	61485152 	cmpvs	r8, r2, asr r1
     5f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     5f4:	4c460072 	mcrrmi	0, 7, r0, r6, cr2
     5f8:	5f485341 	svcpl	0x00485341
     5fc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     600:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     604:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
     608:	5f364d49 	svcpl	0x00364d49
     60c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     610:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     614:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
     618:	6c414354 	mcrrvs	3, 5, r4, r1, cr4
     61c:	5f6d7261 	svcpl	0x006d7261
     620:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     624:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     628:	54007265 	strpl	r7, [r0], #-613	; 0xfffffd9b
     62c:	5f374d49 	svcpl	0x00374d49
     630:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     634:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     638:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     63c:	5f324332 	svcpl	0x00324332
     640:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
     644:	61485152 	cmpvs	r8, r2, asr r1
     648:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     64c:	44410072 	strbmi	r0, [r1], #-114	; 0xffffff8e
     650:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     654:	61485152 	cmpvs	r8, r2, asr r1
     658:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     65c:	65440072 	strbvs	r0, [r4, #-114]	; 0xffffff8e
     660:	4d677562 	cfstr64mi	mvdx7, [r7, #-392]!	; 0xfffffe78
     664:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xfffff191
     668:	5500726f 	strpl	r7, [r0, #-623]	; 0xfffffd91
     66c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     670:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     674:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     678:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     67c:	414d4400 	cmpmi	sp, r0, lsl #8
     680:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     684:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     688:	355f346c 	ldrbcc	r3, [pc, #-1132]	; 224 <_Minimum_Stack_Size+0x124>
     68c:	5152495f 	cmppl	r2, pc, asr r9
     690:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     694:	0072656c 	rsbseq	r6, r2, ip, ror #10
     698:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
     69c:	00435653 	subeq	r5, r3, r3, asr r6
     6a0:	45494d4e 	strbmi	r4, [r9, #-3406]	; 0xfffff2b2
     6a4:	70656378 	rsbvc	r6, r5, r8, ror r3
     6a8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     6ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     6b0:	50555f38 	subspl	r5, r5, r8, lsr pc
     6b4:	5152495f 	cmppl	r2, pc, asr r9
     6b8:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     6bc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6c0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     6c4:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     6c8:	61485152 	cmpvs	r8, r2, asr r1
     6cc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     6d0:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     6d4:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     6d8:	6e6e6168 	powvsez	f6, f6, #0.0
     6dc:	5f346c65 	svcpl	0x00346c65
     6e0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6e4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     6e8:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
     6ec:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     6f0:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     6f4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6f8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     6fc:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
     700:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^	; <UNPREDICTABLE>
     704:	61485152 	cmpvs	r8, r2, asr r1
     708:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
     70c:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     710:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0xfffff6ac
     714:	5f30315f 	svcpl	0x0030315f
     718:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     71c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     720:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
     724:	5f31414d 	svcpl	0x0031414d
     728:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     72c:	316c656e 	cmncc	ip, lr, ror #10
     730:	5152495f 	cmppl	r2, pc, asr r9
     734:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     738:	0072656c 	rsbseq	r6, r2, ip, ror #10
     73c:	31414d44 	cmpcc	r1, r4, asr #26
     740:	6168435f 	cmnvs	r8, pc, asr r3
     744:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     748:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
     74c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     750:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     754:	44565000 	ldrbmi	r5, [r6], #-0
     758:	5152495f 	cmppl	r2, pc, asr r9
     75c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     760:	0072656c 	rsbseq	r6, r2, ip, ror #10
     764:	5f4e4143 	svcpl	0x004e4143
     768:	5f454353 	svcpl	0x00454353
     76c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     770:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     774:	44007265 	strmi	r7, [r0], #-613	; 0xfffffd9b
     778:	5f31414d 	svcpl	0x0031414d
     77c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     780:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     784:	5152495f 	cmppl	r2, pc, asr r9
     788:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
     78c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     790:	4d6d654d 	cfstr64mi	mvdx6, [sp, #-308]!	; 0xfffffecc
     794:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
     798:	63784565 	cmnvs	r8, #423624704	; 0x19400000
     79c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     7a0:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
     7a4:	5f4f4950 	svcpl	0x004f4950
     7a8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     7ac:	00666544 	rsbeq	r6, r6, r4, asr #10
     7b0:	4f495047 	svcmi	0x00495047
     7b4:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
     7b8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     7bc:	52495f43 	subpl	r5, r9, #268	; 0x10c
     7c0:	61684351 	cmnvs	r8, r1, asr r3
     7c4:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     7c8:	00646d43 	rsbeq	r6, r4, r3, asr #26
     7cc:	4f495047 	svcmi	0x00495047
     7d0:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
     7d4:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     7d8:	0074696e 	rsbseq	r6, r4, lr, ror #18
     7dc:	2f505041 	svccs	0x00505041
     7e0:	2f637273 	svccs	0x00637273
     7e4:	5f737973 	svcpl	0x00737973
     7e8:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
     7ec:	4e00632e 	cdpmi	3, 0, cr6, cr0, cr14, {1}
     7f0:	5f434956 	svcpl	0x00434956
     7f4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     7f8:	52575000 	subspl	r5, r7, #0
     7fc:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
     800:	4170756b 	cmnmi	r0, fp, ror #10
     804:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
     808:	646d4373 	strbtvs	r4, [sp], #-883	; 0xfffffc8d
     80c:	43435200 	movtmi	r5, #12800	; 0x3200
     810:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
     814:	00646d43 	rsbeq	r6, r4, r3, asr #26
     818:	4f495047 	svcmi	0x00495047
     81c:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 824 <__Stack_Size+0x424>
     820:	46415f65 	strbmi	r5, [r1], -r5, ror #30
     824:	0050505f 	subseq	r5, r0, pc, asr r0
     828:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
     82c:	5f6b6369 	svcpl	0x006b6369
     830:	6f435449 	svcvs	0x00435449
     834:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     838:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     83c:	65535f4f 	ldrbvs	r5, [r3, #-3919]	; 0xfffff0b1
     840:	74694274 	strbtvc	r4, [r9], #-628	; 0xfffffd8c
     844:	4e450073 	mcrmi	0, 2, r0, cr5, cr3, {3}
     848:	454c4241 	strbmi	r4, [ip, #-577]	; 0xfffffdbf
     84c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     850:	70535f4f 	subsvc	r5, r3, pc, asr #30
     854:	00646565 	rsbeq	r6, r4, r5, ror #10
     858:	4f495047 	svcmi	0x00495047
     85c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     860:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
     864:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     868:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     86c:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
     870:	6275536c 	rsbsvs	r5, r5, #108, 6	; 0xb0000001
     874:	6f697250 	svcvs	0x00697250
     878:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     87c:	43435200 	movtmi	r5, #12800	; 0x3200
     880:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     884:	0074696e 	rsbseq	r6, r4, lr, ror #18
     888:	5f434352 	svcpl	0x00434352
     88c:	74696157 	strbtvc	r6, [r9], #-343	; 0xfffffea9
     890:	48726f46 	ldmdami	r2!, {r1, r2, r6, r8, r9, sl, fp, sp, lr}^
     894:	74534553 	ldrbvc	r4, [r3], #-1363	; 0xfffffaad
     898:	55747261 	ldrbpl	r7, [r4, #-609]!	; 0xfffffd9f
     89c:	49440070 	stmdbmi	r4, {r4, r5, r6}^
     8a0:	4c424153 	stfmie	f4, [r2], {83}	; 0x53
     8a4:	55530045 	ldrbpl	r0, [r3, #-69]	; 0xffffffbb
     8a8:	53454343 	movtpl	r4, #21315	; 0x5343
     8ac:	43520053 	cmpmi	r2, #83	; 0x53
     8b0:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
     8b4:	6e6f434c 	cdpvs	3, 6, cr4, cr15, cr12, {2}
     8b8:	00676966 	rsbeq	r6, r7, r6, ror #18
     8bc:	53455348 	movtpl	r5, #21320	; 0x5348
     8c0:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
     8c4:	74537055 	ldrbvc	r7, [r3], #-85	; 0xffffffab
     8c8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     8cc:	72724500 	rsbsvc	r4, r2, #0, 10
     8d0:	7453726f 	ldrbvc	r7, [r3], #-623	; 0xfffffd91
     8d4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     8d8:	52534200 	subspl	r4, r3, #0, 4
     8dc:	43520052 	cmpmi	r2, #82	; 0x52
     8e0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
     8e4:	53595374 	cmppl	r9, #116, 6	; 0xd0000001
     8e8:	534b4c43 	movtpl	r4, #48195	; 0xbc43
     8ec:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     8f0:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
     8f4:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     8f8:	65535f6b 	ldrbvs	r5, [r3, #-3947]	; 0xfffff095
     8fc:	6c655274 	sfmvs	f5, 2, [r5], #-464	; 0xfffffe30
     900:	0064616f 	rsbeq	r6, r4, pc, ror #2
     904:	4f525245 	svcmi	0x00525245
     908:	50470052 	subpl	r0, r7, r2, asr r0
     90c:	535f4f49 	cmppl	pc, #292	; 0x124
     910:	64656570 	strbtvs	r6, [r5], #-1392	; 0xfffffa90
     914:	4d30315f 	ldfmis	f3, [r0, #-380]!	; 0xfffffe84
     918:	52007a48 	andpl	r7, r0, #72, 20	; 0x48000
     91c:	505f4343 	subspl	r4, pc, r3, asr #6
     920:	314b4c43 	cmpcc	fp, r3, asr #24
     924:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     928:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     92c:	415f4343 	cmpmi	pc, r3, asr #6
     930:	50314250 	eorspl	r4, r1, r0, asr r2
     934:	70697265 	rsbvc	r7, r9, r5, ror #4
     938:	6f6c4368 	svcvs	0x006c4368
     93c:	6d436b63 	vstrvs	d22, [r3, #-396]	; 0xfffffe74
     940:	50470064 	subpl	r0, r7, r4, rrx
     944:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 828 <__Stack_Size+0x428>
     948:	5f65646f 	svcpl	0x0065646f
     94c:	5f74754f 	svcpl	0x0074754f
     950:	4700444f 	strmi	r4, [r0, -pc, asr #8]
     954:	5f4f4950 	svcpl	0x004f4950
     958:	65657053 	strbvs	r7, [r5, #-83]!	; 0xffffffad
     95c:	4d325f64 	ldcmi	15, cr5, [r2, #-400]!	; 0xfffffe70
     960:	4e007a48 	vmlsmi.f32	s14, s0, s16
     964:	5f434956 	svcpl	0x00434956
     968:	56746553 			; <UNDEFINED> instruction: 0x56746553
     96c:	6f746365 	svcvs	0x00746365
     970:	62615472 	rsbvs	r5, r1, #1912602624	; 0x72000000
     974:	4600656c 	strmi	r6, [r0], -ip, ror #10
     978:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     97c:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
     980:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     984:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     988:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     98c:	4700646d 	strmi	r6, [r0, -sp, ror #8]
     990:	5f4f4950 	svcpl	0x004f4950
     994:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     998:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     99c:	00666544 	rsbeq	r6, r6, r4, asr #10
     9a0:	4f495047 	svcmi	0x00495047
     9a4:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
     9a8:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
     9ac:	52007374 	andpl	r7, r0, #116, 6	; 0xd0000001
     9b0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
     9b4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
     9b8:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     9bc:	00676966 	rsbeq	r6, r7, r6, ror #18
     9c0:	5f434352 	svcpl	0x00434352
     9c4:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     9c8:	5367616c 	cmnpl	r7, #108, 2
     9cc:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     9d0:	50470073 	subpl	r0, r7, r3, ror r0
     9d4:	505f4f49 	subspl	r4, pc, r9, asr #30
     9d8:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xfffff197
     9dc:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
     9e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     9e4:	50470067 	subpl	r0, r7, r7, rrx
     9e8:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 8cc <__Stack_Size+0x4cc>
     9ec:	5f65646f 	svcpl	0x0065646f
     9f0:	00445049 	subeq	r5, r4, r9, asr #32
     9f4:	4349564e 	movtmi	r5, #38478	; 0x964e
     9f8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9fc:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
     a00:	75746375 	ldrbvc	r6, [r4, #-885]!	; 0xfffffc8b
     a04:	52006572 	andpl	r6, r0, #478150656	; 0x1c800000
     a08:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     a0c:	6f434553 	svcvs	0x00434553
     a10:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     a14:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     a18:	52495f43 	subpl	r5, r9, #268	; 0x10c
     a1c:	61684351 	cmnvs	r8, r1, asr r3
     a20:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     a24:	414c4600 	cmpmi	ip, r0, lsl #12
     a28:	535f4853 	cmppl	pc, #5439488	; 0x530000
     a2c:	614c7465 	cmpvs	ip, r5, ror #8
     a30:	636e6574 	cmnvs	lr, #116, 10	; 0x1d000000
     a34:	50470079 	subpl	r0, r7, r9, ror r0
     a38:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 91c <__Stack_Size+0x51c>
     a3c:	5f65646f 	svcpl	0x0065646f
     a40:	00555049 	subseq	r5, r5, r9, asr #32
     a44:	5f434352 	svcpl	0x00434352
     a48:	32425041 	subcc	r5, r2, #65	; 0x41
     a4c:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     a50:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
     a54:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     a58:	4700646d 	strmi	r6, [r0, -sp, ror #8]
     a5c:	5f4f4950 	svcpl	0x004f4950
     a60:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
     a64:	4e49415f 	mcrmi	1, 2, r4, cr9, cr15, {2}
     a68:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     a6c:	72505f43 	subsvc	r5, r0, #268	; 0x10c
     a70:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     a74:	72477974 	subvc	r7, r7, #116, 18	; 0x1d0000
     a78:	4370756f 	cmnmi	r0, #465567744	; 0x1bc00000
     a7c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     a80:	50470067 	subpl	r0, r7, r7, rrx
     a84:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 968 <__Stack_Size+0x568>
     a88:	0065646f 	rsbeq	r6, r5, pc, ror #8
     a8c:	4349564e 	movtmi	r5, #38478	; 0x964e
     a90:	5152495f 	cmppl	r2, pc, asr r9
     a94:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     a98:	506c656e 	rsbpl	r6, ip, lr, ror #10
     a9c:	6d656572 	cfstr64vs	mvdx6, [r5, #-456]!	; 0xfffffe38
     aa0:	6f697470 	svcvs	0x00697470
     aa4:	6972506e 	ldmdbvs	r2!, {r1, r2, r3, r5, r6, ip, lr}^
     aa8:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
     aac:	50470079 	subpl	r0, r7, r9, ror r0
     ab0:	70534f49 	subsvc	r4, r3, r9, asr #30
     ab4:	5f646565 	svcpl	0x00646565
     ab8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     abc:	00666544 	rsbeq	r6, r6, r4, asr #10
     ac0:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
     ac4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     ac8:	74536c61 	ldrbvc	r6, [r3], #-3169	; 0xfffff39f
     acc:	00657461 	rsbeq	r7, r5, r1, ror #8
     ad0:	4349564e 	movtmi	r5, #38478	; 0x964e
     ad4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     ad8:	70795474 	rsbsvc	r5, r9, r4, ror r4
     adc:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     ae0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     ae4:	6f4d5f4f 	svcvs	0x004d5f4f
     ae8:	4f5f6564 	svcmi	0x005f6564
     aec:	505f7475 	subspl	r7, pc, r5, ror r4	; <UNPREDICTABLE>
     af0:	50470050 	subpl	r0, r7, r0, asr r0
     af4:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     af8:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     afc:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     b00:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0xfffffa8c
     b04:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     b08:	70535f4f 	subsvc	r5, r3, pc, asr #30
     b0c:	5f646565 	svcpl	0x00646565
     b10:	484d3035 	stmdami	sp, {r0, r2, r4, r5, ip, sp}^
     b14:	5047007a 	subpl	r0, r7, sl, ror r0
     b18:	6f4d4f49 	svcvs	0x004d4f49
     b1c:	545f6564 	ldrbpl	r6, [pc], #-1380	; b24 <__Stack_Size+0x724>
     b20:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
     b24:	52006665 	andpl	r6, r0, #105906176	; 0x6500000
     b28:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     b2c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
     b30:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     b34:	50470067 	subpl	r0, r7, r7, rrx
     b38:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; a1c <__Stack_Size+0x61c>
     b3c:	5f65646f 	svcpl	0x0065646f
     b40:	465f4e49 	ldrbmi	r4, [pc], -r9, asr #28
     b44:	54414f4c 	strbpl	r4, [r1], #-3916	; 0xfffff0b4
     b48:	00474e49 	subeq	r4, r7, r9, asr #28
     b4c:	524b434c 	subpl	r4, fp, #76, 6	; 0x30000001
     b50:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     b54:	6f4d5f4f 	svcvs	0x004d5f4f
     b58:	415f6564 	cmpmi	pc, r4, ror #10
     b5c:	444f5f46 	strbmi	r5, [pc], #-3910	; b64 <__Stack_Size+0x764>
     b60:	43435200 	movtmi	r5, #12800	; 0x3200
     b64:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     b68:	6f43324b 	svcvs	0x0043324b
     b6c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     b70:	50544700 	subspl	r4, r4, r0, lsl #14
     b74:	79530052 	ldmdbvc	r3, {r1, r4, r6}^
     b78:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     b7c:	6f435f6b 	svcvs	0x00435f6b
     b80:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
     b84:	646d4372 	strbtvs	r4, [sp], #-882	; 0xfffffc8e
     b88:	31776700 	cmncc	r7, r0, lsl #14
     b8c:	6f43736d 	svcvs	0x0043736d
     b90:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
     b94:	53550072 	cmppl	r5, #114	; 0x72
     b98:	5f545241 	svcpl	0x00545241
     b9c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     ba0:	50504100 	subspl	r4, r0, r0, lsl #2
     ba4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     ba8:	5f43502f 	svcpl	0x0043502f
     bac:	2e6d6f43 	cdpcs	15, 6, cr6, cr13, cr3, {2}
     bb0:	44620063 	strbtmi	r0, [r2], #-99	; 0xffffff9d
     bb4:	00617461 	rsbeq	r7, r1, r1, ror #8
     bb8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     bbc:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     bc0:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
     bc4:	53550066 	cmppl	r5, #102	; 0x66
     bc8:	5f545241 	svcpl	0x00545241
     bcc:	706f7453 	rsbvc	r7, pc, r3, asr r4	; <UNPREDICTABLE>
     bd0:	73746942 	cmnvc	r4, #1081344	; 0x108000
     bd4:	41535500 	cmpmi	r3, r0, lsl #10
     bd8:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     bdc:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
     be0:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     be4:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
     be8:	74614464 	strbtvc	r4, [r1], #-1124	; 0xfffffb9c
     bec:	53550061 	cmppl	r5, #97	; 0x61
     bf0:	5f545241 	svcpl	0x00545241
     bf4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     bf8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
     bfc:	00666544 	rsbeq	r6, r6, r4, asr #10
     c00:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     c04:	6f575f54 	svcvs	0x00575f54
     c08:	654c6472 	strbvs	r6, [ip, #-1138]	; 0xfffffb8e
     c0c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     c10:	41535500 	cmpmi	r3, r0, lsl #10
     c14:	425f5452 	subsmi	r5, pc, #1375731712	; 0x52000000
     c18:	52647561 	rsbpl	r7, r4, #406847488	; 0x18400000
     c1c:	00657461 	rsbeq	r7, r5, r1, ror #8
     c20:	64756162 	ldrbtvs	r6, [r5], #-354	; 0xfffffe9e
     c24:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0xfffffe8e
     c28:	41535500 	cmpmi	r3, r0, lsl #10
     c2c:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
     c30:	74697261 	strbtvc	r7, [r9], #-609	; 0xfffffd9f
     c34:	4f500079 	svcmi	0x00500079
     c38:	76005452 			; <UNDEFINED> instruction: 0x76005452
     c3c:	00363175 	eorseq	r3, r6, r5, ror r1
     c40:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     c44:	54495f54 	strbpl	r5, [r9], #-3924	; 0xfffff0ac
     c48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     c4c:	54006769 	strpl	r6, [r0], #-1897	; 0xfffff897
     c50:	79424478 	stmdbvc	r2, {r3, r4, r5, r6, sl, lr}^
     c54:	505f6574 	subspl	r6, pc, r4, ror r5	; <UNPREDICTABLE>
     c58:	53550043 	cmppl	r5, #67	; 0x43
     c5c:	5f545241 	svcpl	0x00545241
     c60:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
     c64:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0xfffffe89
     c68:	776f6c46 	strbvc	r6, [pc, -r6, asr #24]!
     c6c:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xfffff0bd
     c70:	006c6f72 	rsbeq	r6, ip, r2, ror pc
     c74:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     c78:	6f4d5f54 	svcvs	0x004d5f54
     c7c:	52006564 	andpl	r6, r0, #100, 10	; 0x19000000
     c80:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     c84:	32444556 	subcc	r4, r4, #360710144	; 0x15800000
     c88:	53455200 	movtpl	r5, #20992	; 0x5200
     c8c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     c90:	52003044 	andpl	r3, r0, #68	; 0x44
     c94:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     c98:	31444556 	cmpcc	r4, r6, asr r5
     c9c:	53455200 	movtpl	r5, #20992	; 0x5200
     ca0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     ca4:	52003344 	andpl	r3, r0, #68, 6	; 0x10000001
     ca8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     cac:	34444556 	strbcc	r4, [r4], #-1366	; 0xfffffaaa
     cb0:	53455200 	movtpl	r5, #20992	; 0x5200
     cb4:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
     cb8:	52003544 	andpl	r3, r0, #68, 10	; 0x11000000
     cbc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     cc0:	36444556 			; <UNDEFINED> instruction: 0x36444556
     cc4:	41535500 	cmpmi	r3, r0, lsl #10
     cc8:	445f5452 	ldrbmi	r5, [pc], #-1106	; cd0 <__Stack_Size+0x8d0>
     ccc:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     cd0:	53550074 	cmppl	r5, #116	; 0x74
     cd4:	5f545241 	svcpl	0x00545241
     cd8:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     cdc:	5367616c 	cmnpl	r7, #108, 2
     ce0:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     ce4:	53550073 	cmppl	r5, #115	; 0x73
     ce8:	5f545241 	svcpl	0x00545241
     cec:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
     cf0:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
     cf4:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     cf8:	53550065 	cmppl	r5, #101	; 0x65
     cfc:	5f545241 	svcpl	0x00545241
     d00:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
     d04:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
     d08:	6e007469 	cdpvs	4, 0, cr7, cr0, cr9, {3}
     d0c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0xfffff6ac
     d10:	65447500 	strbvs	r7, [r4, #-1280]	; 0xfffffb00
     d14:	0079616c 	rsbseq	r6, r9, ip, ror #2
     d18:	64785462 	ldrbtvs	r5, [r8], #-1122	; 0xfffffb9e
     d1c:	61746144 	cmnvs	r4, r4, asr #2
     d20:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
     d24:	0058545f 	subseq	r5, r8, pc, asr r4
     d28:	63656863 	cmnvs	r5, #6488064	; 0x630000
     d2c:	6d75736b 	ldclvs	3, cr7, [r5, #-428]!	; 0xfffffe54
     d30:	4c584400 	cfldrdmi	mvd4, [r8], {-0}
     d34:	5f58545f 	svcpl	0x0058545f
     d38:	5f6d6f63 	svcpl	0x006d6f63
     d3c:	00667562 	rsbeq	r7, r6, r2, ror #10
     d40:	5f4c5844 	svcpl	0x004c5844
     d44:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     d48:	5f666675 	svcpl	0x00666675
     d4c:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xfffff197
     d50:	61620078 	smcvs	8200	; 0x2008
     d54:	41006475 	tstmi	r0, r5, ror r4
     d58:	732f5050 	teqvc	pc, #80	; 0x50
     d5c:	442f6372 	strtmi	r6, [pc], #-882	; d64 <__Stack_Size+0x964>
     d60:	632e4c58 	teqvs	lr, #88, 24	; 0x5800
     d64:	76656400 	strbtvc	r6, [r5], -r0, lsl #8
     d68:	55006449 	strpl	r6, [r0, #-1097]	; 0xfffffbb7
     d6c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
     d70:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     d74:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     d78:	6f697461 	svcvs	0x00697461
     d7c:	5355006e 	cmppl	r5, #110	; 0x6e
     d80:	5f545241 	svcpl	0x00545241
     d84:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     d88:	61745354 	cmnvs	r4, r4, asr r3
     d8c:	00737574 	rsbseq	r7, r3, r4, ror r5
     d90:	5f4c5844 	svcpl	0x004c5844
     d94:	625f5854 	subsvs	r5, pc, #84, 16	; 0x540000
     d98:	5f666675 	svcpl	0x00666675
     d9c:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xfffff197
     da0:	53550078 	cmppl	r5, #120	; 0x78
     da4:	5f545241 	svcpl	0x00545241
     da8:	65636552 	strbvs	r6, [r3, #-1362]!	; 0xfffffaae
     dac:	44657669 	strbtmi	r7, [r5], #-1641	; 0xfffff997
     db0:	00617461 	rsbeq	r7, r1, r1, ror #8
     db4:	53414c46 	movtpl	r4, #7238	; 0x1c46
     db8:	54495f48 	strbpl	r5, [r9], #-3912	; 0xfffff0b8
     dbc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     dc0:	57006769 	strpl	r6, [r0, -r9, ror #14]
     dc4:	5f325052 	svcpl	0x00325052
     dc8:	61746144 	cmnvs	r4, r4, asr #2
     dcc:	5f424f00 	svcpl	0x00424f00
     dd0:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
     dd4:	414c4600 	cmpmi	ip, r0, lsl #12
     dd8:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 58d <__Stack_Size+0x18d>
     ddc:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0xfffffe8e
     de0:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     de4:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     de8:	00736574 	rsbseq	r6, r3, r4, ror r5
     dec:	64616572 	strbtvs	r6, [r1], #-1394	; 0xfffffa8e
     df0:	7374756f 	cmnvc	r4, #465567744	; 0x1bc00000
     df4:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     df8:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
     dfc:	5f485341 	svcpl	0x00485341
     e00:	4f525245 	svcmi	0x00525245
     e04:	52575f52 	subspl	r5, r7, #328	; 0x148
     e08:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
     e0c:	5f485341 	svcpl	0x00485341
     e10:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     e14:	67615065 	strbvs	r5, [r1, -r5, rrx]!
     e18:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
     e1c:	5f485341 	svcpl	0x00485341
     e20:	6574614c 	ldrbvs	r6, [r4, #-332]!	; 0xfffffeb4
     e24:	0079636e 	rsbseq	r6, r9, lr, ror #6
     e28:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e2c:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xfffff0b8
     e30:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0xffffff8c
     e34:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     e38:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     e3c:	53726566 	cmnpl	r2, #427819008	; 0x19800000
     e40:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     e44:	65640073 	strbvs	r0, [r4, #-115]!	; 0xffffff8d
     e48:	0079616c 	rsbseq	r6, r9, ip, ror #2
     e4c:	52505257 	subspl	r5, r0, #1879048197	; 0x70000005
     e50:	414c4600 	cmpmi	ip, r0, lsl #12
     e54:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 609 <__Stack_Size+0x209>
     e58:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
     e5c:	4c46006b 	mcrrmi	0, 6, r0, r6, cr11
     e60:	5f485341 	svcpl	0x00485341
     e64:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
     e68:	6c6c4165 	stfvse	f4, [ip], #-404	; 0xfffffe6c
     e6c:	65676150 	strbvs	r6, [r7, #-336]!	; 0xfffffeb0
     e70:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
     e74:	5f485341 	svcpl	0x00485341
     e78:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
     e7c:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
     e80:	74537765 	ldrbvc	r7, [r3], #-1893	; 0xfffff89b
     e84:	00657461 	rsbeq	r7, r5, r1, ror #8
     e88:	30505257 	subscc	r5, r0, r7, asr r2
     e8c:	50525700 	subspl	r5, r2, r0, lsl #14
     e90:	52570031 	subspl	r0, r7, #49	; 0x31
     e94:	57003250 	smlsdpl	r0, r0, r2, r3
     e98:	00335052 	eorseq	r5, r3, r2, asr r0
     e9c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     ea0:	65475f48 	strbvs	r5, [r7, #-3912]	; 0xfffff0b8
     ea4:	69725774 	ldmdbvs	r2!, {r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     ea8:	72506574 	subsvc	r6, r0, #116, 10	; 0x1d000000
     eac:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     eb0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     eb4:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     eb8:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ebc:	4f006574 	svcmi	0x00006574
     ec0:	454b5450 	strbmi	r5, [fp, #-1104]	; 0xfffffbb0
     ec4:	46005259 			; <UNDEFINED> instruction: 0x46005259
     ec8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ecc:	6573555f 	ldrbvs	r5, [r3, #-1375]!	; 0xfffffaa1
     ed0:	74704f72 	ldrbtvc	r4, [r0], #-3954	; 0xfffff08e
     ed4:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
     ed8:	43657479 	cmnmi	r5, #2030043136	; 0x79000000
     edc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     ee0:	424f0067 	submi	r0, pc, #103	; 0x67
     ee4:	4457495f 	ldrbmi	r4, [r7], #-2399	; 0xfffff6a1
     ee8:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
     eec:	5f485341 	svcpl	0x00485341
     ef0:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     ef4:	5074754f 	rsbspl	r7, r4, pc, asr #10
     ef8:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xfffff08e
     efc:	6f697463 	svcvs	0x00697463
     f00:	6c66006e 	stclvs	0, cr0, [r6], #-440	; 0xfffffe48
     f04:	73687361 	cmnvc	r8, #-2080374783	; 0x84000001
     f08:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
     f0c:	69620073 	stmdbvs	r2!, {r0, r1, r4, r5, r6}^
     f10:	61747374 	cmnvs	r4, r4, ror r3
     f14:	00737574 	rsbseq	r7, r3, r4, ror r5
     f18:	65676150 	strbvs	r6, [r7, #-336]!	; 0xfffffeb0
     f1c:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
     f20:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     f24:	414c4600 	cmpmi	ip, r0, lsl #12
     f28:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 6dd <__Stack_Size+0x2dd>
     f2c:	524f5252 	subpl	r5, pc, #536870917	; 0x20000005
     f30:	0047505f 	subeq	r5, r7, pc, asr r0
     f34:	53414c46 	movtpl	r4, #7238	; 0x1c46
     f38:	6f4c5f48 	svcvs	0x004c5f48
     f3c:	57006b63 	strpl	r6, [r0, -r3, ror #22]
     f40:	5f335052 	svcpl	0x00335052
     f44:	61746144 	cmnvs	r4, r4, asr #2
     f48:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f4c:	31663233 	cmncc	r6, r3, lsr r2
     f50:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
     f54:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     f58:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
     f5c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f60:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f64:	616c665f 	cmnvs	ip, pc, asr r6
     f68:	632e6873 	teqvs	lr, #7536640	; 0x730000
     f6c:	414c4600 	cmpmi	ip, r0, lsl #12
     f70:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
     f74:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
     f78:	74536761 	ldrbvc	r6, [r3], #-1889	; 0xfffff89f
     f7c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     f80:	414c4600 	cmpmi	ip, r0, lsl #12
     f84:	435f4853 	cmpmi	pc, #5439488	; 0x530000
     f88:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
     f8c:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     f90:	414c4600 	cmpmi	ip, r0, lsl #12
     f94:	435f4853 	cmpmi	pc, #5439488	; 0x530000
     f98:	4c504d4f 	mrrcmi	13, 4, r4, r0, cr15
     f9c:	00455445 	subeq	r5, r5, r5, asr #8
     fa0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     fa4:	55425f48 	strbpl	r5, [r2, #-3912]	; 0xfffff0b8
     fa8:	57005953 	smlsdpl	r0, r3, r9, r5
     fac:	5f315052 	svcpl	0x00315052
     fb0:	61746144 	cmnvs	r4, r4, asr #2
     fb4:	414c4600 	cmpmi	ip, r0, lsl #12
     fb8:	545f4853 	ldrbpl	r4, [pc], #-2131	; fc0 <__Stack_Size+0xbc0>
     fbc:	4f454d49 	svcmi	0x00454d49
     fc0:	54005455 	strpl	r5, [r0], #-1109	; 0xfffffbab
     fc4:	6f656d69 	svcvs	0x00656d69
     fc8:	46007475 			; <UNDEFINED> instruction: 0x46007475
     fcc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     fd0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
     fd4:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
     fd8:	5074754f 	rsbspl	r7, r4, pc, asr #10
     fdc:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xfffff08e
     fe0:	6f697463 	svcvs	0x00697463
     fe4:	6174536e 	cmnvs	r4, lr, ror #6
     fe8:	00737574 	rsbseq	r7, r3, r4, ror r5
     fec:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
     ff0:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
     ff4:	50525700 	subspl	r5, r2, r0, lsl #14
     ff8:	61445f30 	cmpvs	r4, r0, lsr pc
     ffc:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1000:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1004:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1008:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    100c:	6341656c 	movtvs	r6, #5484	; 0x156c
    1010:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1014:	414c4600 	cmpmi	ip, r0, lsl #12
    1018:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    101c:	74537465 	ldrbvc	r7, [r3], #-1125	; 0xfffffb9b
    1020:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1024:	5f424f00 	svcpl	0x00424f00
    1028:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    102c:	00666544 	rsbeq	r6, r6, r4, asr #10
    1030:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1034:	61485f48 	cmpvs	r8, r8, asr #30
    1038:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    103c:	41656c63 	cmnmi	r5, r3, ror #24
    1040:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1044:	646d4373 	strbtvs	r4, [sp], #-883	; 0xfffffc8d
    1048:	414c4600 	cmpmi	ip, r0, lsl #12
    104c:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1050:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1054:	704f6d61 	subvc	r6, pc, r1, ror #26
    1058:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    105c:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0xfffff6be
    1060:	61746144 	cmnvs	r4, r4, asr #2
    1064:	414c4600 	cmpmi	ip, r0, lsl #12
    1068:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    106c:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    1070:	704f7265 	subvc	r7, pc, r5, ror #4
    1074:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1078:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0xfffff6be
    107c:	414c4600 	cmpmi	ip, r0, lsl #12
    1080:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1084:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1088:	61486d61 	cmpvs	r8, r1, ror #26
    108c:	6f57666c 	svcvs	0x0057666c
    1090:	46006472 			; <UNDEFINED> instruction: 0x46006472
    1094:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1098:	414c465f 	cmpmi	ip, pc, asr r6
    109c:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    10a0:	5f485341 	svcpl	0x00485341
    10a4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    10a8:	7257656c 	subsvc	r6, r7, #108, 10	; 0x1b000000
    10ac:	50657469 	rsbpl	r7, r5, r9, ror #8
    10b0:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xfffff08e
    10b4:	6f697463 	svcvs	0x00697463
    10b8:	5355006e 	cmppl	r5, #110	; 0x6e
    10bc:	44005245 	strmi	r5, [r0], #-581	; 0xfffffdbb
    10c0:	30617461 	rsbcc	r7, r1, r1, ror #8
    10c4:	74614400 	strbtvc	r4, [r1], #-1024	; 0xfffffc00
    10c8:	46003161 	strmi	r3, [r0], -r1, ror #2
    10cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    10d0:	6761505f 			; <UNDEFINED> instruction: 0x6761505f
    10d4:	46007365 	strmi	r7, [r0], -r5, ror #6
    10d8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    10dc:	0054495f 	subseq	r4, r4, pc, asr r9
    10e0:	53414c46 	movtpl	r4, #7238	; 0x1c46
    10e4:	72505f48 	subsvc	r5, r0, #72, 30	; 0x120
    10e8:	6172676f 	cmnvs	r2, pc, ror #14
    10ec:	726f576d 	rsbvc	r5, pc, #28573696	; 0x1b40000
    10f0:	45520064 	ldrbmi	r0, [r2, #-100]	; 0xffffff9c
    10f4:	56524553 			; <UNDEFINED> instruction: 0x56524553
    10f8:	46004445 	strmi	r4, [r0], -r5, asr #8
    10fc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1100:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1104:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1108:	414c4600 	cmpmi	ip, r0, lsl #12
    110c:	575f4853 			; <UNDEFINED> instruction: 0x575f4853
    1110:	46746961 	ldrbtmi	r6, [r4], -r1, ror #18
    1114:	614c726f 	cmpvs	ip, pc, ror #4
    1118:	704f7473 	subvc	r7, pc, r3, ror r4	; <UNPREDICTABLE>
    111c:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
    1120:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1124:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1128:	72505f48 	subsvc	r5, r0, #72, 30	; 0x120
    112c:	74656665 	strbtvc	r6, [r5], #-1637	; 0xfffff99b
    1130:	75426863 	strbvc	r6, [r2, #-2147]	; 0xfffff79d
    1134:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1138:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    113c:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1140:	5f746942 	svcpl	0x00746942
    1144:	00544553 	subseq	r4, r4, r3, asr r5
    1148:	4f495047 	svcmi	0x00495047
    114c:	6165525f 	cmnvs	r5, pc, asr r2
    1150:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xfffff09c
    1154:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0xfffffa90
    1158:	00617461 	rsbeq	r7, r1, r1, ror #8
    115c:	4f495047 	svcmi	0x00495047
    1160:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0xfffffaa1
    1164:	754f746e 	strbvc	r7, [pc, #-1134]	; cfe <__Stack_Size+0x8fe>
    1168:	74757074 	ldrbtvc	r7, [r5], #-116	; 0xffffff8c
    116c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1170:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
    1174:	42006c61 	andmi	r6, r0, #24832	; 0x6100
    1178:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
    117c:	54455345 	strbpl	r5, [r5], #-837	; 0xfffffcbb
    1180:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1184:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1188:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    118c:	45007469 	strmi	r7, [r0, #-1129]	; 0xfffffb97
    1190:	43495458 	movtmi	r5, #37976	; 0x9458
    1194:	74730052 	ldrbtvc	r0, [r3], #-82	; 0xffffffae
    1198:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    119c:	5f783031 	svcpl	0x00783031
    11a0:	2f62696c 	svccs	0x0062696c
    11a4:	2f637273 	svccs	0x00637273
    11a8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11ac:	30316632 	eorscc	r6, r1, r2, lsr r6
    11b0:	70675f78 	rsbvc	r5, r7, r8, ror pc
    11b4:	632e6f69 	teqvs	lr, #420	; 0x1a4
    11b8:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    11bc:	6b73616d 	blvs	1cd9778 <__Stack_Size+0x1cd9378>
    11c0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    11c4:	65445f4f 	strbvs	r5, [r4, #-3919]	; 0xfffff0b1
    11c8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    11cc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    11d0:	76455f4f 	strbvc	r5, [r5], -pc, asr #30
    11d4:	4f746e65 	svcmi	0x00746e65
    11d8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
    11dc:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    11e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    11e4:	4f495047 	svcmi	0x00495047
    11e8:	6d65525f 	sfmvs	f5, 2, [r5, #-380]!	; 0xfffffe84
    11ec:	47007061 	strmi	r7, [r0, -r1, rrx]
    11f0:	5f4f4950 	svcpl	0x004f4950
    11f4:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
    11f8:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xfffff1b7
    11fc:	74614474 	strbtvc	r4, [r1], #-1140	; 0xfffffb8c
    1200:	74694261 	strbtvc	r4, [r9], #-609	; 0xfffffd9f
    1204:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1208:	00676572 	rsbeq	r6, r7, r2, ror r5
    120c:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xfffff0b0
    1210:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1214:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1218:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    121c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1220:	5f434352 	svcpl	0x00434352
    1224:	32425041 	subcc	r5, r2, #65	; 0x41
    1228:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    122c:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0xfffff790
    1230:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1234:	4700646d 	strmi	r6, [r0, -sp, ror #8]
    1238:	5f4f4950 	svcpl	0x004f4950
    123c:	64616552 	strbtvs	r6, [r1], #-1362	; 0xfffffaae
    1240:	75706e49 	ldrbvc	r6, [r0, #-3657]!	; 0xfffff1b7
    1244:	74614474 	strbtvc	r4, [r1], #-1140	; 0xfffffb8c
    1248:	6d740061 	ldclvs	0, cr0, [r4, #-388]!	; 0xfffffe7c
    124c:	73616d70 	cmnvc	r1, #112, 26	; 0x1c00
    1250:	5047006b 	subpl	r0, r7, fp, rrx
    1254:	505f4f49 	subspl	r4, pc, r9, asr #30
    1258:	6f4c6e69 	svcvs	0x004c6e69
    125c:	6f436b63 	svcvs	0x00436b63
    1260:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1264:	72756300 	rsbsvc	r6, r5, #0, 6
    1268:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
    126c:	006e6970 	rsbeq	r6, lr, r0, ror r9
    1270:	4f495047 	svcmi	0x00495047
    1274:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1278:	74006574 	strvc	r6, [r0], #-1396	; 0xfffffa8c
    127c:	0031706d 	eorseq	r7, r1, sp, rrx
    1280:	4f495047 	svcmi	0x00495047
    1284:	5458455f 	ldrbpl	r4, [r8], #-1375	; 0xfffffaa1
    1288:	6e694c49 	cdpvs	12, 6, cr4, cr9, cr9, {2}
    128c:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1290:	00676966 	rsbeq	r6, r7, r6, ror #18
    1294:	4f494641 	svcmi	0x00494641
    1298:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    129c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    12a0:	74694200 	strbtvc	r4, [r9], #-512	; 0xfffffe00
    12a4:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    12a8:	4d006e6f 	stcmi	14, cr6, [r0, #-444]	; 0xfffffe44
    12ac:	00525041 	subseq	r5, r2, r1, asr #32
    12b0:	4f495047 	svcmi	0x00495047
    12b4:	50470078 	subpl	r0, r7, r8, ror r0
    12b8:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    12bc:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    12c0:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    12c4:	56450074 			; <UNDEFINED> instruction: 0x56450074
    12c8:	47005243 	strmi	r5, [r0, -r3, asr #4]
    12cc:	5f4f4950 	svcpl	0x004f4950
    12d0:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xfffff0b0
    12d4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    12d8:	47006563 	strmi	r6, [r0, -r3, ror #10]
    12dc:	5f4f4950 	svcpl	0x004f4950
    12e0:	536e6950 	cmnpl	lr, #80, 18	; 0x140000
    12e4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    12e8:	50470065 	subpl	r0, r7, r5, rrx
    12ec:	525f4f49 	subspl	r4, pc, #292	; 0x124
    12f0:	4f646165 	svcmi	0x00646165
    12f4:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0xfffffb8b
    12f8:	74614474 	strbtvc	r4, [r1], #-1140	; 0xfffffb8c
    12fc:	74694261 	strbtvc	r4, [r9], #-609	; 0xfffffd9f
    1300:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1304:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    1308:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xfffff0b7
    130c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1310:	42414900 	submi	r4, r1, #0, 18
    1314:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    1318:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    131c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    1320:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1324:	6e6e6168 	powvsez	f6, f6, #0.0
    1328:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xfffff39b
    132c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1330:	74694267 	strbtvc	r4, [r9], #-615	; 0xfffffd99
    1334:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1338:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    133c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    1340:	74637572 	strbtvc	r7, [r3], #-1394	; 0xfffffa8e
    1344:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1348:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    134c:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    1350:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
    1354:	646e6550 	strbtvs	r6, [lr], #-1360	; 0xfffffab0
    1358:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    135c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1360:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
    1364:	564e006c 	strbpl	r0, [lr], -ip, rrx
    1368:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    136c:	61467465 	cmpvs	r6, r5, ror #8
    1370:	41746c75 	cmnmi	r4, r5, ror ip
    1374:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
    1378:	53007373 	movwpl	r7, #883	; 0x373
    137c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0xfffffc87
    1380:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1384:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1388:	50627553 	rsbpl	r7, r2, r3, asr r5
    138c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1390:	00797469 	rsbseq	r7, r9, r9, ror #8
    1394:	4349564e 	movtmi	r5, #38478	; 0x964e
    1398:	5445535f 	strbpl	r5, [r5], #-863	; 0xfffffca1
    139c:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    13a0:	004b5341 	subeq	r5, fp, r1, asr #6
    13a4:	4349564e 	movtmi	r5, #38478	; 0x964e
    13a8:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    13ac:	74617265 	strbtvc	r7, [r1], #-613	; 0xfffffd9b
    13b0:	73795365 	cmnvc	r9, #-1811939327	; 0x94000001
    13b4:	526d6574 	rsbpl	r6, sp, #116, 10	; 0x1d000000
    13b8:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
    13bc:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    13c0:	00657270 	rsbeq	r7, r5, r0, ror r2
    13c4:	4349564e 	movtmi	r5, #38478	; 0x964e
    13c8:	5345525f 	movtpl	r5, #21087	; 0x525f
    13cc:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    13d0:	53414d49 	movtpl	r4, #7497	; 0x1d49
    13d4:	6166004b 	cmnvs	r6, fp, asr #32
    13d8:	61746c75 	cmnvs	r4, r5, ror ip
    13dc:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c
    13e0:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    13e4:	5f434956 	svcpl	0x00434956
    13e8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
    13ec:	61486d65 	cmpvs	r8, r5, ror #26
    13f0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    13f4:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    13f8:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
    13fc:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1400:	00676966 	rsbeq	r6, r7, r6, ror #18
    1404:	65475f5f 	strbvs	r5, [r7, #-3935]	; 0xfffff0a1
    1408:	53414274 	movtpl	r4, #4724	; 0x1274
    140c:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    1410:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1414:	31663233 	cmncc	r6, r3, lsr r2
    1418:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    141c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1420:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1424:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1428:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    142c:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    1430:	00632e63 	rsbeq	r2, r3, r3, ror #28
    1434:	4349564e 	movtmi	r5, #38478	; 0x964e
    1438:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    143c:	49555043 	ldmdbmi	r5, {r0, r1, r6, ip, lr}^
    1440:	564e0044 	strbpl	r0, [lr], -r4, asr #32
    1444:	505f4349 	subspl	r4, pc, r9, asr #6
    1448:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    144c:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
    1450:	70756f72 	rsbsvc	r6, r5, r2, ror pc
    1454:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1458:	45525f43 	ldrbmi	r5, [r2, #-3907]	; 0xfffff0bd
    145c:	46544553 			; <UNDEFINED> instruction: 0x46544553
    1460:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
    1464:	4b53414d 	blmi	14d19a0 <__Stack_Size+0x14d15a0>
    1468:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    146c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    1470:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    1474:	746e6572 	strbtvc	r6, [lr], #-1394	; 0xfffffa8e
    1478:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    147c:	61486576 	hvcvs	34390	; 0x8656
    1480:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    1484:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    1488:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    148c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    1490:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1494:	52534349 	subspl	r4, r3, #603979777	; 0x24000001
    1498:	45535200 	ldrbmi	r5, [r3, #-512]	; 0xfffffe00
    149c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
    14a0:	5f5f0031 	svcpl	0x005f0031
    14a4:	46544553 			; <UNDEFINED> instruction: 0x46544553
    14a8:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
    14ac:	4b53414d 	blmi	14d19e8 <__Stack_Size+0x14d15e8>
    14b0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14b4:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    14b8:	6172656e 	cmnvs	r2, lr, ror #10
    14bc:	6f436574 	svcvs	0x00436574
    14c0:	65526572 	ldrbvs	r6, [r2, #-1394]	; 0xfffffa8e
    14c4:	00746573 	rsbseq	r6, r4, r3, ror r5
    14c8:	4349564e 	movtmi	r5, #38478	; 0x964e
    14cc:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    14d0:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
    14d4:	61486d65 	cmpvs	r8, r5, ror #26
    14d8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    14dc:	74634172 	strbtvc	r4, [r3], #-370	; 0xfffffe8e
    14e0:	42657669 	rsbmi	r7, r5, #110100480	; 0x6900000
    14e4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0xfffffb97
    14e8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    14ec:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14f0:	41425f43 	cmpmi	r2, r3, asr #30
    14f4:	52504553 	subspl	r4, r0, #348127232	; 0x14c00000
    14f8:	4e4f4349 	cdpmi	3, 4, cr4, cr15, cr9, {2}
    14fc:	00474946 	subeq	r4, r7, r6, asr #18
    1500:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
    1504:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1508:	65535f43 	ldrbvs	r5, [r3, #-3907]	; 0xfffff0bd
    150c:	51524974 	cmppl	r2, r4, ror r9
    1510:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1514:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1518:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    151c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1520:	6d740074 	ldclvs	0, cr0, [r4, #-464]!	; 0xfffffe30
    1524:	736f7070 	cmnvc	pc, #112	; 0x70
    1528:	53464300 	movtpl	r4, #25344	; 0x6300
    152c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    1530:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1534:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1538:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    153c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
    1540:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1544:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1548:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    154c:	49410074 	stmdbmi	r1, {r2, r4, r5, r6}^
    1550:	00524352 	subseq	r4, r2, r2, asr r3
    1554:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
    1558:	425f5f00 	subsmi	r5, pc, #0, 30
    155c:	50455341 	subpl	r5, r5, r1, asr #6
    1560:	4f434952 	svcmi	0x00434952
    1564:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    1568:	50485300 	subpl	r5, r8, r0, lsl #6
    156c:	48530052 	ldmdami	r3, {r1, r4, r6}^
    1570:	00525343 	subseq	r5, r2, r3, asr #6
    1574:	4349564e 	movtmi	r5, #38478	; 0x964e
    1578:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    157c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1580:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1584:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    1588:	53414274 	movtpl	r4, #4724	; 0x1274
    158c:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    1590:	525f5f00 	subspl	r5, pc, #0, 30
    1594:	54455345 	strbpl	r5, [r5], #-837	; 0xfffffcbb
    1598:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    159c:	53414d54 	movtpl	r4, #7508	; 0x1d54
    15a0:	4d4d004b 	stclmi	0, cr0, [sp, #-300]	; 0xfffffed4
    15a4:	00524146 	subseq	r4, r2, r6, asr #2
    15a8:	73706d74 	cmnvc	r0, #116, 26	; 0x1d00
    15ac:	4e006275 	mcrmi	2, 0, r6, cr0, cr5, {3}
    15b0:	5f434956 	svcpl	0x00434956
    15b4:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
    15b8:	504c6d65 	subpl	r6, ip, r5, ror #26
    15bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    15c0:	4f006769 	svcmi	0x00006769
    15c4:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a
    15c8:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
    15cc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    15d0:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    15d4:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    15d8:	43490074 	movtmi	r0, #36980	; 0x9074
    15dc:	74005245 	strvc	r5, [r0], #-581	; 0xfffffdbb
    15e0:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    15e4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    15e8:	56007974 			; <UNDEFINED> instruction: 0x56007974
    15ec:	00524f54 	subseq	r4, r2, r4, asr pc
    15f0:	4349564e 	movtmi	r5, #38478	; 0x964e
    15f4:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    15f8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    15fc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1600:	6f437265 	svcvs	0x00437265
    1604:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1608:	50534900 	subspl	r4, r3, r0, lsl #18
    160c:	46440052 			; <UNDEFINED> instruction: 0x46440052
    1610:	48005253 	stmdami	r0, {r0, r1, r4, r6, r9, ip, lr}
    1614:	00525346 	subseq	r5, r2, r6, asr #6
    1618:	4349564e 	movtmi	r5, #38478	; 0x964e
    161c:	5445535f 	strbpl	r5, [r5], #-863	; 0xfffffca1
    1620:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    1624:	53414d54 	movtpl	r4, #7508	; 0x1d54
    1628:	4641004b 	strbmi	r0, [r1], -fp, asr #32
    162c:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    1630:	00524553 	subseq	r4, r2, r3, asr r5
    1634:	4349564e 	movtmi	r5, #38478	; 0x964e
    1638:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    163c:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    1640:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    1644:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1648:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    164c:	00736563 	rsbseq	r6, r3, r3, ror #10
    1650:	5f424353 	svcpl	0x00424353
    1654:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    1658:	00666544 	rsbeq	r6, r6, r4, asr #10
    165c:	32706d74 	rsbscc	r6, r0, #116, 26	; 0x1d00
    1660:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1664:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xfffff0bd
    1668:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    166c:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1670:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1674:	65507265 	ldrbvs	r7, [r0, #-613]	; 0xfffffd9b
    1678:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    167c:	74694267 	strbtvc	r4, [r9], #-615	; 0xfffffd99
    1680:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    1684:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1688:	5f434956 	svcpl	0x00434956
    168c:	61656c43 	cmnvs	r5, r3, asr #24
    1690:	73795372 	cmnvc	r9, #-939524095	; 0xc8000001
    1694:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1698:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    169c:	65507265 	ldrbvs	r7, [r0, #-613]	; 0xfffffd9b
    16a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    16a4:	74694267 	strbtvc	r4, [r9], #-615	; 0xfffffd99
    16a8:	63757600 	cmnvs	r5, #0, 12
    16ac:	66003233 			; <UNDEFINED> instruction: 0x66003233
    16b0:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
    16b4:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    16b8:	00736563 	rsbseq	r6, r3, r3, ror #10
    16bc:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0xfffff6ad
    16c0:	61486d65 	cmpvs	r8, r5, ror #26
    16c4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
    16c8:	65725072 	ldrbvs	r5, [r2, #-114]!	; 0xffffff8e
    16cc:	74706d65 	ldrbtvc	r6, [r0], #-3429	; 0xfffff29b
    16d0:	506e6f69 	rsbpl	r6, lr, r9, ror #30
    16d4:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    16d8:	00797469 	rsbseq	r7, r9, r9, ror #8
    16dc:	4349564e 	movtmi	r5, #38478	; 0x964e
    16e0:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    16e4:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    16e8:	6e6e6168 	powvsez	f6, f6, #0.0
    16ec:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xfffff39b
    16f0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    16f4:	74694267 	strbtvc	r4, [r9], #-615	; 0xfffffd99
    16f8:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    16fc:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1700:	5f434956 	svcpl	0x00434956
    1704:	44424353 	strbmi	r4, [r2], #-851	; 0xfffffcad
    1708:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    170c:	654e0074 	strbvs	r0, [lr, #-116]	; 0xffffff8c
    1710:	69725077 	ldmdbvs	r2!, {r0, r1, r2, r4, r5, r6, ip, lr}^
    1714:	7469726f 	strbtvc	r7, [r9], #-623	; 0xfffffd91
    1718:	564e0079 			; <UNDEFINED> instruction: 0x564e0079
    171c:	565f4349 	ldrbpl	r4, [pc], -r9, asr #6
    1720:	54746365 	ldrbtpl	r6, [r4], #-869	; 0xfffffc9b
    1724:	61006261 	tstvs	r0, r1, ror #4
    1728:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    172c:	71726965 	cmnvc	r2, r5, ror #18
    1730:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    1734:	5f007375 	svcpl	0x00007375
    1738:	5445535f 	strbpl	r5, [r5], #-863	; 0xfffffca1
    173c:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    1740:	004b5341 	subeq	r5, fp, r1, asr #6
    1744:	646e6168 	strbtvs	r6, [lr], #-360	; 0xfffffe98
    1748:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    174c:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1750:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xfffff0a1
    1754:	50544553 	subspl	r4, r4, r3, asr r5
    1758:	414d4952 	cmpmi	sp, r2, asr r9
    175c:	4c004b53 	stcmi	11, cr4, [r0], {83}	; 0x53
    1760:	6f50776f 	svcvs	0x0050776f
    1764:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    1768:	0065646f 	rsbeq	r6, r5, pc, ror #8
    176c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1770:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1774:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    1778:	6e6e6168 	powvsez	f6, f6, #0.0
    177c:	63416c65 	movtvs	r6, #7269	; 0x1c65
    1780:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0xfffff68c
    1784:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1788:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c
    178c:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    1790:	445f4349 	ldrbmi	r4, [pc], #-841	; 1798 <__Stack_Size+0x1398>
    1794:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1798:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0xffffff8c
    179c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    17a0:	71726967 	cmnvc	r2, r7, ror #18
    17a4:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    17a8:	50007375 	andpl	r7, r0, r5, ror r3
    17ac:	455f5257 	ldrbmi	r5, [pc, #-599]	; 155d <__Stack_Size+0x115d>
    17b0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    17b4:	4e415453 	mcrmi	4, 2, r5, cr1, cr3, {2}
    17b8:	4d594244 	lfmmi	f4, 2, [r9, #-272]	; 0xfffffef0
    17bc:	0065646f 	rsbeq	r6, r5, pc, ror #8
    17c0:	5f525750 	svcpl	0x00525750
    17c4:	61656c43 	cmnvs	r5, r3, asr #24
    17c8:	616c4672 	smcvs	50274	; 0xc462
    17cc:	57500067 	ldrbpl	r0, [r0, -r7, rrx]
    17d0:	65445f52 	strbvs	r5, [r4, #-3922]	; 0xfffff0ae
    17d4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    17d8:	52575000 	subspl	r5, r7, #0
    17dc:	6765525f 			; <UNDEFINED> instruction: 0x6765525f
    17e0:	74616c75 	strbtvc	r6, [r1], #-3189	; 0xfffff38b
    17e4:	5000726f 	andpl	r7, r0, pc, ror #4
    17e8:	505f5257 	subspl	r5, pc, r7, asr r2	; <UNPREDICTABLE>
    17ec:	654c4456 	strbvs	r4, [ip, #-1110]	; 0xfffffbaa
    17f0:	006c6576 	rsbeq	r6, ip, r6, ror r5
    17f4:	5f525750 	svcpl	0x00525750
    17f8:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    17fc:	52575000 	subspl	r5, r7, #0
    1800:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1804:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1808:	52575000 	subspl	r5, r7, #0
    180c:	4456505f 	ldrbmi	r5, [r6], #-95	; 0xffffffa1
    1810:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1814:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1818:	30316632 	eorscc	r6, r1, r2, lsr r6
    181c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1820:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1824:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xfffff09d
    1828:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    182c:	5f783031 	svcpl	0x00783031
    1830:	2e727770 	mrccs	7, 3, r7, cr2, cr0, {3}
    1834:	57500063 	ldrbpl	r0, [r0, -r3, rrx]
    1838:	56505f52 	usaxpl	r5, r0, r2
    183c:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    1840:	6f436c65 	svcvs	0x00436c65
    1844:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1848:	52575000 	subspl	r5, r7, #0
    184c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1850:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1854:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    1858:	5f007375 	svcpl	0x00007375
    185c:	4546575f 	strbmi	r5, [r6, #-1887]	; 0xfffff8a1
    1860:	575f5f00 	ldrbpl	r5, [pc, -r0, lsl #30]
    1864:	50004946 	andpl	r4, r0, r6, asr #18
    1868:	455f5257 	ldrbmi	r5, [pc, #-599]	; 1619 <__Stack_Size+0x1219>
    186c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1870:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    1874:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    1878:	43435200 	movtmi	r5, #12800	; 0x3200
    187c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1880:	72655031 	rsbvc	r5, r5, #49	; 0x31
    1884:	52687069 	rsbpl	r7, r8, #105	; 0x69
    1888:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
    188c:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1890:	5f525750 	svcpl	0x00525750
    1894:	504f5453 	subpl	r5, pc, r3, asr r4	; <UNPREDICTABLE>
    1898:	72746e45 	rsbsvc	r6, r4, #1104	; 0x450
    189c:	57500079 			; <UNDEFINED> instruction: 0x57500079
    18a0:	61575f52 	cmpvs	r7, r2, asr pc
    18a4:	7055656b 	subsvc	r6, r5, fp, ror #10
    18a8:	436e6950 	cmnmi	lr, #80, 18	; 0x140000
    18ac:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    18b0:	545f4343 	ldrbpl	r4, [pc], #-835	; 18b8 <__Stack_Size+0x14b8>
    18b4:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    18b8:	41006665 	tstmi	r0, r5, ror #12
    18bc:	52314250 	eorspl	r4, r1, #80, 4
    18c0:	00525453 	subseq	r5, r2, r3, asr r4
    18c4:	5f434352 	svcpl	0x00434352
    18c8:	4b4c4348 	blmi	13125f0 <__Stack_Size+0x13121f0>
    18cc:	43435200 	movtmi	r5, #12800	; 0x3200
    18d0:	4344415f 	movtmi	r4, #16735	; 0x415f
    18d4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    18d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    18dc:	43520067 	cmpmi	r2, #103	; 0x67
    18e0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    18e4:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    18e8:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    18ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    18f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    18f4:	5f434352 	svcpl	0x00434352
    18f8:	0045534c 	subeq	r5, r5, ip, asr #6
    18fc:	5f434352 	svcpl	0x00434352
    1900:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1904:	61745354 	cmnvs	r4, r4, asr r3
    1908:	00737574 	rsbseq	r7, r3, r4, ror r5
    190c:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    1910:	43435200 	movtmi	r5, #12800	; 0x3200
    1914:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    1918:	72655032 	rsbvc	r5, r5, #50	; 0x32
    191c:	00687069 	rsbeq	r7, r8, r9, rrx
    1920:	5f434352 	svcpl	0x00434352
    1924:	4b4c4350 	blmi	131266c <__Stack_Size+0x131226c>
    1928:	43520032 	cmpmi	r2, #50	; 0x32
    192c:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1930:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1934:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
    1938:	00666544 	rsbeq	r6, r6, r4, asr #10
    193c:	5f434352 	svcpl	0x00434352
    1940:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    1944:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    1948:	415f4343 	cmpmi	pc, r3, asr #6
    194c:	65504248 	ldrbvs	r4, [r0, #-584]	; 0xfffffdb8
    1950:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1954:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1958:	646d436b 	strbtvs	r4, [sp], #-875	; 0xfffffc95
    195c:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    1960:	43480052 	movtmi	r0, #32850	; 0x8052
    1964:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    1968:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
    196c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1970:	42504100 	subsmi	r4, r0, #0, 2
    1974:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    1978:	43435200 	movtmi	r5, #12800	; 0x3200
    197c:	4f434d5f 	svcmi	0x00434d5f
    1980:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1984:	70006769 	andvc	r6, r0, r9, ror #14
    1988:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xfffff394
    198c:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    1990:	555f4343 	ldrbpl	r4, [pc, #-835]	; 1655 <__Stack_Size+0x1255>
    1994:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
    1998:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    199c:	00676966 	rsbeq	r6, r7, r6, ror #18
    19a0:	5f434352 	svcpl	0x00434352
    19a4:	4349534c 	movtmi	r5, #37708	; 0x934c
    19a8:	4100646d 	tstmi	r0, sp, ror #8
    19ac:	52324250 	eorspl	r4, r2, #80, 4
    19b0:	00525453 	subseq	r5, r2, r3, asr r4
    19b4:	5f434352 	svcpl	0x00434352
    19b8:	31425041 	cmpcc	r2, r1, asr #32
    19bc:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    19c0:	70006870 	andvc	r6, r0, r0, ror r8
    19c4:	6f736c6c 	svcvs	0x00736c6c
    19c8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    19cc:	42484100 	submi	r4, r8, #0, 2
    19d0:	00524e45 	subseq	r4, r2, r5, asr #28
    19d4:	74617473 	strbtvc	r7, [r1], #-1139	; 0xfffffb8d
    19d8:	65727375 	ldrbvs	r7, [r2, #-885]!	; 0xfffffc8b
    19dc:	43520067 	cmpmi	r2, #103	; 0x67
    19e0:	54525f43 	ldrbpl	r5, [r2], #-3907	; 0xfffff0bd
    19e4:	4b4c4343 	blmi	13126f8 <__Stack_Size+0x13122f8>
    19e8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    19ec:	41006563 	tstmi	r0, r3, ror #10
    19f0:	45324250 	ldrmi	r4, [r2, #-592]!	; 0xfffffdb0
    19f4:	5300524e 	movwpl	r5, #590	; 0x24e
    19f8:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
    19fc:	6f437055 	svcvs	0x00437055
    1a00:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xfffff18b
    1a04:	43520072 	cmpmi	r2, #114	; 0x72
    1a08:	61425f43 	cmpvs	r2, r3, asr #30
    1a0c:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1a10:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0xfffffaae
    1a14:	646d4374 	strbtvs	r4, [sp], #-884	; 0xfffffc8c
    1a18:	43435200 	movtmi	r5, #12800	; 0x3200
    1a1c:	6a64415f 	bvs	1911fa0 <__Stack_Size+0x1911ba0>
    1a20:	48747375 	ldmdami	r4!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
    1a24:	61434953 	cmpvs	r3, r3, asr r9
    1a28:	7262696c 	rsbvc	r6, r2, #108, 18	; 0x1b0000
    1a2c:	6f697461 	svcvs	0x00697461
    1a30:	6c61566e 	stclvs	6, cr5, [r1], #-440	; 0xfffffe48
    1a34:	41006575 	tstmi	r0, r5, ror r5
    1a38:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1a3c:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    1a40:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
    1a44:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1a48:	5f434352 	svcpl	0x00434352
    1a4c:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1a50:	43435200 	movtmi	r5, #12800	; 0x3200
    1a54:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1a58:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1a5c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1a60:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    1a64:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    1a68:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1a6c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1a70:	5f434352 	svcpl	0x00434352
    1a74:	43425355 	movtmi	r5, #9045	; 0x2355
    1a78:	6f534b4c 	svcvs	0x00534b4c
    1a7c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
    1a80:	43435200 	movtmi	r5, #12800	; 0x3200
    1a84:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
    1a88:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
    1a8c:	52006761 	andpl	r6, r0, #25427968	; 0x1840000
    1a90:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1a94:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1a98:	5348004b 	movtpl	r0, #32843	; 0x804b
    1a9c:	61745345 	cmnvs	r4, r5, asr #6
    1aa0:	00737574 	rsbseq	r7, r3, r4, ror r5
    1aa4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1aa8:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    1aac:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0xfffffa8e
    1ab0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1ab4:	43435200 	movtmi	r5, #12800	; 0x3200
    1ab8:	6f6c435f 	svcvs	0x006c435f
    1abc:	00736b63 	rsbseq	r6, r3, r3, ror #22
    1ac0:	4b4c4350 	blmi	1312808 <__Stack_Size+0x1312408>
    1ac4:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    1ac8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
    1acc:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1ad0:	5f434352 	svcpl	0x00434352
    1ad4:	6f435449 	svcvs	0x00435449
    1ad8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1adc:	65727000 	ldrbvs	r7, [r2, #-0]!
    1ae0:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    1ae4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1ae8:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    1aec:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1af0:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1af4:	756f534b 	strbvc	r5, [pc, #-843]!	; 17b1 <__Stack_Size+0x13b1>
    1af8:	00656372 	rsbeq	r6, r5, r2, ror r3
    1afc:	4b4c4350 	blmi	1312844 <__Stack_Size+0x1312444>
    1b00:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    1b04:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0xfffffe9b
    1b08:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1b0c:	5f434352 	svcpl	0x00434352
    1b10:	4345534c 	movtmi	r5, #21324	; 0x534c
    1b14:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b18:	50410067 	subpl	r0, r1, r7, rrx
    1b1c:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    1b20:	73657250 	cmnvc	r5, #80, 4
    1b24:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    1b28:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
    1b2c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    1b30:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    1b34:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1b38:	71657246 	cmnvc	r5, r6, asr #4
    1b3c:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1b40:	31663233 	cmncc	r6, r3, lsr r2
    1b44:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0	; <UNPREDICTABLE>
    1b48:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b4c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1b50:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1b54:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1b58:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1b5c:	5200632e 	andpl	r6, r0, #-1207959552	; 0xb8000000
    1b60:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    1b64:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    1b68:	646d434b 	strbtvs	r4, [sp], #-843	; 0xfffffcb5
    1b6c:	43435200 	movtmi	r5, #12800	; 0x3200
    1b70:	6f6c435f 	svcvs	0x006c435f
    1b74:	65536b63 	ldrbvs	r6, [r3, #-2915]	; 0xfffff49d
    1b78:	69727563 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, sl, ip, sp, lr}^
    1b7c:	79537974 	ldmdbvc	r3, {r2, r4, r5, r6, r8, fp, ip, sp, lr}^
    1b80:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
    1b84:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1b88:	5f434352 	svcpl	0x00434352
    1b8c:	43495348 	movtmi	r5, #37704	; 0x9348
    1b90:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1b94:	4d5f4343 	ldclmi	3, cr4, [pc, #-268]	; 1a90 <__Stack_Size+0x1690>
    1b98:	52004f43 	andpl	r4, r0, #268	; 0x10c
    1b9c:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    1ba0:	43520054 	cmpmi	r2, #84	; 0x54
    1ba4:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1ba8:	72655042 	rsbvc	r5, r5, #66	; 0x42
    1bac:	00687069 	rsbeq	r7, r8, r9, rrx
    1bb0:	50434441 	subpl	r4, r3, r1, asr #8
    1bb4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1bb8:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
    1bbc:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
    1bc0:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1bc4:	65475f6b 	strbvs	r5, [r7, #-3947]	; 0xfffff095
    1bc8:	756f4374 	strbvc	r4, [pc, #-884]!	; 185c <__Stack_Size+0x145c>
    1bcc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1bd0:	73795300 	cmnvc	r9, #0, 6
    1bd4:	6b636954 	blvs	18dc12c <__Stack_Size+0x18dbd2c>
    1bd8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
    1bdc:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1be0:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    1be4:	53007375 	movwpl	r7, #885	; 0x375
    1be8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    1bec:	465f6b63 	ldrbmi	r6, [pc], -r3, ror #22
    1bf0:	0047414c 	subeq	r4, r7, ip, asr #2
    1bf4:	494c4143 	stmdbmi	ip, {r0, r1, r6, r8, lr}^
    1bf8:	74730042 	ldrbtvc	r0, [r3], #-66	; 0xffffffbe
    1bfc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1c00:	5f783031 	svcpl	0x00783031
    1c04:	2f62696c 	svccs	0x0062696c
    1c08:	2f637273 	svccs	0x00637273
    1c0c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1c10:	30316632 	eorscc	r6, r1, r2, lsr r6
    1c14:	79735f78 	ldmdbvc	r3!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1c18:	63697473 	cmnvs	r9, #1929379840	; 0x73000000
    1c1c:	00632e6b 	rsbeq	r2, r3, fp, ror #28
    1c20:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    1c24:	73795300 	cmnvc	r9, #0, 6
    1c28:	6b636954 	blvs	18dc180 <__Stack_Size+0x18dbd80>
    1c2c:	756f435f 	strbvc	r4, [pc, #-863]!	; 18d5 <__Stack_Size+0x14d5>
    1c30:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1c34:	73795300 	cmnvc	r9, #0, 6
    1c38:	6b636954 	blvs	18dc190 <__Stack_Size+0x18dbd90>
    1c3c:	4b4c435f 	blmi	13129c0 <__Stack_Size+0x13125c0>
    1c40:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1c44:	6f436563 	svcvs	0x00436563
    1c48:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c4c:	414f4c00 	cmpmi	pc, r0, lsl #24
    1c50:	79530044 	ldmdbvc	r3, {r2, r6}^
    1c54:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1c58:	79545f6b 	ldmdbvc	r4, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    1c5c:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
    1c60:	79530066 	ldmdbvc	r3, {r1, r2, r5, r6}^
    1c64:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    1c68:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    1c6c:	756f534b 	strbvc	r5, [pc, #-843]!	; 1929 <__Stack_Size+0x1529>
    1c70:	00656372 	rsbeq	r6, r5, r2, ror r3
    1c74:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xfffff197
    1c78:	64726567 	ldrbtvs	r6, [r2], #-1383	; 0xfffffa99
    1c7c:	64697669 	strbtvs	r7, [r9], #-1641	; 0xfffff997
    1c80:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
    1c84:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1c88:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    1c8c:	53550041 	cmppl	r5, #65	; 0x41
    1c90:	5f545241 	svcpl	0x00545241
    1c94:	50746553 	rsbspl	r6, r4, r3, asr r5
    1c98:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1c9c:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1ca0:	41535500 	cmpmi	r3, r0, lsl #10
    1ca4:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    1ca8:	72424e49 	subvc	r4, r2, #1168	; 0x490
    1cac:	446b6165 	strbtmi	r6, [fp], #-357	; 0xfffffe9b
    1cb0:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    1cb4:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    1cb8:	00687467 	rsbeq	r7, r8, r7, ror #8
    1cbc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1cc0:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    1cc4:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    1cc8:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0xfffff692
    1ccc:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
    1cd0:	55006665 	strpl	r6, [r0, #-1637]	; 0xfffff99b
    1cd4:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1cd8:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1cdc:	70754466 	rsbsvc	r4, r5, r6, ror #8
    1ce0:	4378656c 	cmnmi	r8, #108, 10	; 0x1b000000
    1ce4:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    1ce8:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1cec:	0054495f 	subseq	r4, r4, pc, asr r9
    1cf0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1cf4:	61575f54 	cmpvs	r7, r4, asr pc
    1cf8:	7055656b 	subsvc	r6, r5, fp, ror #10
    1cfc:	41535500 	cmpmi	r3, r0, lsl #10
    1d00:	445f5452 	ldrbmi	r5, [pc], #-1106	; 1d08 <__Stack_Size+0x1908>
    1d04:	6d43414d 	stfvse	f4, [r3, #-308]	; 0xfffffecc
    1d08:	53550064 	cmppl	r5, #100	; 0x64
    1d0c:	5f545241 	svcpl	0x00545241
    1d10:	41447249 	cmpmi	r4, r9, asr #4
    1d14:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xfffff0b3
    1d18:	62706100 	rsbsvs	r6, r0, #0, 2
    1d1c:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    1d20:	5355006b 	cmppl	r5, #107	; 0x6b
    1d24:	5f545241 	svcpl	0x00545241
    1d28:	61656c43 	cmnvs	r5, r3, asr #24
    1d2c:	50544972 	subspl	r4, r4, r2, ror r9
    1d30:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1d34:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1d38:	53550074 	cmppl	r5, #116	; 0x74
    1d3c:	5f545241 	svcpl	0x00545241
    1d40:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    1d44:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    1d48:	53550065 	cmppl	r5, #101	; 0x65
    1d4c:	5f545241 	svcpl	0x00545241
    1d50:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    1d54:	6b616572 	blvs	185b324 <__Stack_Size+0x185af24>
    1d58:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0xfffffabc
    1d5c:	654c7463 	strbvs	r7, [ip, #-1123]	; 0xfffffb9d
    1d60:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1d64:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1d68:	55006769 	strpl	r6, [r0, #-1897]	; 0xfffff897
    1d6c:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1d70:	414c465f 	cmpmi	ip, pc, asr r6
    1d74:	53550047 	cmppl	r5, #71	; 0x47
    1d78:	5f545241 	svcpl	0x00545241
    1d7c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1d80:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    1d84:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    1d88:	00746375 	rsbseq	r6, r4, r5, ror r3
    1d8c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1d90:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    1d94:	71655241 	cmnvc	r5, r1, asr #4
    1d98:	41535500 	cmpmi	r3, r0, lsl #10
    1d9c:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    1da0:	6b636f6c 	blvs	18ddb58 <__Stack_Size+0x18dd758>
    1da4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    1da8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1dac:	75007469 	strvc	r7, [r0, #-1129]	; 0xfffffb97
    1db0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    1db4:	73616278 	cmnvc	r1, #120, 4	; 0x80000007
    1db8:	43520065 	cmpmi	r2, #101	; 0x65
    1dbc:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1dc0:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1dc4:	74617453 	strbtvc	r7, [r1], #-1107	; 0xfffffbad
    1dc8:	55007375 	strpl	r7, [r0, #-885]	; 0xfffffc8b
    1dcc:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1dd0:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
    1dd4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1dd8:	00737365 	rsbseq	r7, r3, r5, ror #6
    1ddc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1de0:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xfffff0ac
    1de4:	61754774 	cmnvs	r5, r4, ror r7
    1de8:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    1dec:	5500656d 	strpl	r6, [r0, #-1389]	; 0xfffffa93
    1df0:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1df4:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    1df8:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0xfffffd9c
    1dfc:	55006b61 	strpl	r6, [r0, #-2913]	; 0xfffff49f
    1e00:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1e04:	53550078 	cmppl	r5, #120	; 0x78
    1e08:	5f545241 	svcpl	0x00545241
    1e0c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
    1e10:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0xfffffbad
    1e14:	55007463 	strpl	r7, [r0, #-1123]	; 0xfffffb9d
    1e18:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1e1c:	6464415f 	strbtvs	r4, [r4], #-351	; 0xfffffea1
    1e20:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    1e24:	74696200 	strbtvc	r6, [r9], #-512	; 0xfffffe00
    1e28:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1e2c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1e30:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    1e34:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1e38:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1e3c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1e40:	72495f54 	subvc	r5, r9, #84, 30	; 0x150
    1e44:	6f434144 	svcvs	0x00434144
    1e48:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1e4c:	41535500 	cmpmi	r3, r0, lsl #10
    1e50:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    1e54:	6b636f6c 	blvs	18ddc0c <__Stack_Size+0x18dd80c>
    1e58:	41535500 	cmpmi	r3, r0, lsl #10
    1e5c:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    1e60:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1e64:	57726576 			; <UNDEFINED> instruction: 0x57726576
    1e68:	55656b61 	strbpl	r6, [r5, #-2913]!	; 0xfffff49f
    1e6c:	646d4370 	strbtvs	r4, [sp], #-880	; 0xfffffc90
    1e70:	41535500 	cmpmi	r3, r0, lsl #10
    1e74:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    1e78:	43414472 	movtmi	r4, #5234	; 0x1472
    1e7c:	5500646d 	strpl	r6, [r0, #-1133]	; 0xfffffb93
    1e80:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1e84:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    1e88:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1e8c:	63617266 	cmnvs	r1, #1610612742	; 0x60000006
    1e90:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1e94:	69646c61 	stmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^
    1e98:	65646976 	strbvs	r6, [r4, #-2422]!	; 0xfffff68a
    1e9c:	53550072 	cmppl	r5, #114	; 0x72
    1ea0:	5f545241 	svcpl	0x00545241
    1ea4:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    1ea8:	72614374 	rsbvc	r4, r1, #116, 6	; 0xd0000001
    1eac:	43414e64 	movtmi	r4, #7780	; 0x1e64
    1eb0:	646d434b 	strbtvs	r4, [sp], #-843	; 0xfffffcb5
    1eb4:	41535500 	cmpmi	r3, r0, lsl #10
    1eb8:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    1ebc:	7472616d 	ldrbtvc	r6, [r2], #-365	; 0xfffffe93
    1ec0:	64726143 	ldrbtvs	r6, [r2], #-323	; 0xfffffebd
    1ec4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ec8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1ecc:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    1ed0:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    1ed4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1ed8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    1edc:	61575f54 	cmpvs	r7, r4, asr pc
    1ee0:	7055656b 	subsvc	r6, r5, fp, ror #10
    1ee4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ee8:	55006769 	strpl	r6, [r0, #-1897]	; 0xfffff897
    1eec:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1ef0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
    1ef4:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    1ef8:	55007265 	strpl	r7, [r0, #-613]	; 0xfffffd9b
    1efc:	54524153 	ldrbpl	r4, [r2], #-339	; 0xfffffead
    1f00:	4f50435f 	svcmi	0x0050435f
    1f04:	7469004c 	strbtvc	r0, [r9], #-76	; 0xffffffb4
    1f08:	6b73616d 	blvs	1cda4c4 <__Stack_Size+0x1cda0c4>
    1f0c:	41535500 	cmpmi	r3, r0, lsl #10
    1f10:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    1f14:	42747361 	rsbsmi	r7, r4, #-2080374783	; 0x84000001
    1f18:	73007469 	movwvc	r7, #1129	; 0x469
    1f1c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1f20:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1f24:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1f28:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1f2c:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!	; 0xffffff44
    1f30:	31663233 	cmncc	r6, r3, lsr r2
    1f34:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 170c <__Stack_Size+0x130c>
    1f38:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    1f3c:	7500632e 	strvc	r6, [r0, #-814]	; 0xfffffcd2
    1f40:	74726173 	ldrbtvc	r6, [r2], #-371	; 0xfffffe8d
    1f44:	00676572 	rsbeq	r6, r7, r2, ror r5
    1f48:	7473655f 	ldrbtvc	r6, [r3], #-1375	; 0xfffffaa1
    1f4c:	006b6361 	rsbeq	r6, fp, r1, ror #6
    1f50:	6164735f 	cmnvs	r4, pc, asr r3
    1f54:	52006174 	andpl	r6, r0, #116, 2
    1f58:	74657365 	strbtvc	r7, [r5], #-869	; 0xfffffc9b
    1f5c:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    1f60:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1f64:	6c757000 	ldclvs	0, cr7, [r5], #-0
    1f68:	74736544 	ldrbtvc	r6, [r3], #-1348	; 0xfffffabc
    1f6c:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    1f70:	61746164 	cmnvs	r4, r4, ror #2
    1f74:	62655f00 	rsbvs	r5, r5, #0, 30
    1f78:	5f007373 	svcpl	0x00007373
    1f7c:	74616465 	strbtvc	r6, [r1], #-1125	; 0xfffffb9b
    1f80:	74730061 	ldrbtvc	r0, [r3], #-97	; 0xffffff9f
    1f84:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1f88:	5f783031 	svcpl	0x00783031
    1f8c:	2f62696c 	svccs	0x0062696c
    1f90:	2f637273 	svccs	0x00637273
    1f94:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1f98:	30316632 	eorscc	r6, r1, r2, lsr r6
    1f9c:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xfffff088
    1fa0:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1fa4:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    1fa8:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    1fac:	74636556 	strbtvc	r6, [r3], #-1366	; 0xfffffaaa
    1fb0:	0073726f 	rsbseq	r7, r3, pc, ror #4
    1fb4:	536c7570 	cmnpl	ip, #112, 10	; 0x1c000000
    1fb8:	5f006372 	svcpl	0x00006372
    1fbc:	73736273 	cmnvc	r3, #805306375	; 0x30000007
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000016 	andeq	r0, r0, r6, lsl r0
       4:	00000018 	andeq	r0, r0, r8, lsl r0
       8:	18500001 	ldmdane	r0, {r0}^
       c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
      10:	01000000 	mrseq	r0, (UNDEF: 0)
      14:	00345400 	eorseq	r5, r4, r0, lsl #8
      18:	00360000 	eorseq	r0, r6, r0
      1c:	00010000 	andeq	r0, r1, r0
      20:	00003650 	andeq	r3, r0, r0, asr r6
      24:	00008400 	andeq	r8, r0, r0, lsl #8
      28:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
      38:	00000006 	andeq	r0, r0, r6
      3c:	06500001 	ldrbeq	r0, [r0], -r1
      40:	1c000000 	stcne	0, cr0, [r0], {-0}
      44:	04000000 	streq	r0, [r0], #-0
      48:	5001f300 	andpl	pc, r1, r0, lsl #6
      4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      50:	00000000 	andeq	r0, r0, r0
      54:	00001c00 	andeq	r1, r0, r0, lsl #24
      58:	00002000 	andeq	r2, r0, r0
      5c:	50000100 	andpl	r0, r0, r0, lsl #2
      60:	00000020 	andeq	r0, r0, r0, lsr #32
      64:	00000024 	andeq	r0, r0, r4, lsr #32
      68:	01740003 	cmneq	r4, r3
      6c:	0000249f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
      70:	00002600 	andeq	r2, r0, r0, lsl #12
      74:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
      78:	00000026 	andeq	r0, r0, r6, lsr #32
      7c:	0000002c 	andeq	r0, r0, ip, lsr #32
      80:	01740003 	cmneq	r4, r3
      84:	00002c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
      88:	00002e00 	andeq	r2, r0, r0, lsl #28
      8c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
      98:	0000002e 	andeq	r0, r0, lr, lsr #32
      9c:	00000036 	andeq	r0, r0, r6, lsr r0
      a0:	3a500001 	bcc	14000ac <__Stack_Size+0x13ffcac>
      a4:	42000000 	andmi	r0, r0, #0
      a8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
      ac:	74007500 	strvc	r7, [r0], #-1280	; 0xfffffb00
      b0:	01232200 	teqeq	r3, r0, lsl #4
      b4:	0000429f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
      b8:	00004400 	andeq	r4, r0, r0, lsl #8
      bc:	75000600 	strvc	r0, [r0, #-1536]	; 0xfffffa00
      c0:	22007400 	andcs	r7, r0, #0, 8
      c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      c8:	00000000 	andeq	r0, r0, r0
      cc:	00002e00 	andeq	r2, r0, r0, lsl #28
      d0:	00003600 	andeq	r3, r0, r0, lsl #12
      d4:	51000100 	mrspl	r0, (UNDEF: 16)
      d8:	00000036 	andeq	r0, r0, r6, lsr r0
      dc:	00000046 	andeq	r0, r0, r6, asr #32
      e0:	01f30004 	mvnseq	r0, r4
      e4:	00009f51 	andeq	r9, r0, r1, asr pc
      e8:	00000000 	andeq	r0, r0, r0
      ec:	002e0000 	eoreq	r0, lr, r0
      f0:	00360000 	eorseq	r0, r6, r0
      f4:	00020000 	andeq	r0, r2, r0
      f8:	00369f30 	eorseq	r9, r6, r0, lsr pc
      fc:	00460000 	subeq	r0, r6, r0
     100:	00010000 	andeq	r0, r1, r0
     104:	00000054 	andeq	r0, r0, r4, asr r0
     108:	00000000 	andeq	r0, r0, r0
     10c:	00004600 	andeq	r4, r0, r0, lsl #12
     110:	00004c00 	andeq	r4, r0, r0, lsl #24
     114:	50000100 	andpl	r0, r0, r0, lsl #2
     118:	0000004c 	andeq	r0, r0, ip, asr #32
     11c:	00000054 	andeq	r0, r0, r4, asr r0
     120:	54540001 	ldrbpl	r0, [r4], #-1
     124:	61000000 	mrsvs	r0, (UNDEF: 0)
     128:	05000000 	streq	r0, [r0, #-0]
     12c:	00100300 	andseq	r0, r0, r0, lsl #6
     130:	00612000 	rsbeq	r2, r1, r0
     134:	00700000 	rsbseq	r0, r0, r0
     138:	00040000 	andeq	r0, r4, r0
     13c:	9f5001f3 	svcls	0x005001f3
	...
     148:	00000070 	andeq	r0, r0, r0, ror r0
     14c:	00000076 	andeq	r0, r0, r6, ror r0
     150:	76500001 	ldrbvc	r0, [r0], -r1
     154:	7a000000 	bvc	15c <_Minimum_Stack_Size+0x5c>
     158:	04000000 	streq	r0, [r0], #-0
     15c:	5001f300 	andpl	pc, r1, r0, lsl #6
     160:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     164:	00000000 	andeq	r0, r0, r0
     168:	00007a00 	andeq	r7, r0, r0, lsl #20
     16c:	00008200 	andeq	r8, r0, r0, lsl #4
     170:	50000100 	andpl	r0, r0, r0, lsl #2
     174:	00000082 	andeq	r0, r0, r2, lsl #1
     178:	000000f8 	strdeq	r0, [r0], -r8
     17c:	01f30004 	mvnseq	r0, r4
     180:	00009f50 	andeq	r9, r0, r0, asr pc
     184:	00000000 	andeq	r0, r0, r0
     188:	007a0000 	rsbseq	r0, sl, r0
     18c:	00870000 	addeq	r0, r7, r0
     190:	00010000 	andeq	r0, r1, r0
     194:	00008751 	andeq	r8, r0, r1, asr r7
     198:	0000f000 	andeq	pc, r0, r0
     19c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     1a0:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     1a4:	000000f8 	strdeq	r0, [r0], -r8
     1a8:	01f30004 	mvnseq	r0, r4
     1ac:	00009f51 	andeq	r9, r0, r1, asr pc
     1b0:	00000000 	andeq	r0, r0, r0
     1b4:	00aa0000 	adceq	r0, sl, r0
     1b8:	00ca0000 	sbceq	r0, sl, r0
     1bc:	00020000 	andeq	r0, r2, r0
     1c0:	00009f3a 	andeq	r9, r0, sl, lsr pc
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	00d40000 	sbcseq	r0, r4, r0
     1cc:	00e60000 	rsceq	r0, r6, r0
     1d0:	00020000 	andeq	r0, r2, r0
     1d4:	00009f3a 	andeq	r9, r0, sl, lsr pc
	...
     1e0:	00080000 	andeq	r0, r8, r0
     1e4:	00010000 	andeq	r0, r1, r0
     1e8:	00000850 	andeq	r0, r0, r0, asr r8
     1ec:	00004400 	andeq	r4, r0, r0, lsl #8
     1f0:	f3000400 	vshl.u8	d0, d0, d0
     1f4:	009f5001 	addseq	r5, pc, r1
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	44000000 	strmi	r0, [r0], #-0
     200:	50000000 	andpl	r0, r0, r0
     204:	01000000 	mrseq	r0, (UNDEF: 0)
     208:	00505000 	subseq	r5, r0, r0
     20c:	00800000 	addeq	r0, r0, r0
     210:	00050000 	andeq	r0, r5, r0
     214:	00001a03 	andeq	r1, r0, r3, lsl #20
     218:	00008020 	andeq	r8, r0, r0, lsr #32
     21c:	0000a000 	andeq	sl, r0, r0
     220:	f3000400 	vshl.u8	d0, d0, d0
     224:	009f5001 	addseq	r5, pc, r1
     228:	00000000 	andeq	r0, r0, r0
     22c:	44000000 	strmi	r0, [r0], #-0
     230:	64000000 	strvs	r0, [r0], #-0
     234:	01000000 	mrseq	r0, (UNDEF: 0)
     238:	00645100 	rsbeq	r5, r4, r0, lsl #2
     23c:	00800000 	addeq	r0, r0, r0
     240:	00050000 	andeq	r0, r5, r0
     244:	00001d03 	andeq	r1, r0, r3, lsl #26
     248:	00008020 	andeq	r8, r0, r0, lsr #32
     24c:	0000a000 	andeq	sl, r0, r0
     250:	f3000400 	vshl.u8	d0, d0, d0
     254:	009f5101 	addseq	r5, pc, r1, lsl #2
     258:	00000000 	andeq	r0, r0, r0
     25c:	44000000 	strmi	r0, [r0], #-0
     260:	52000000 	andpl	r0, r0, #0
     264:	01000000 	mrseq	r0, (UNDEF: 0)
     268:	00525200 	subseq	r5, r2, r0, lsl #4
     26c:	00a00000 	adceq	r0, r0, r0
     270:	00040000 	andeq	r0, r4, r0
     274:	9f5201f3 	svcls	0x005201f3
	...
     280:	00000056 	andeq	r0, r0, r6, asr r0
     284:	00000066 	andeq	r0, r0, r6, rrx
     288:	9f300002 	svcls	0x00300002
     28c:	00000066 	andeq	r0, r0, r6, rrx
     290:	00000068 	andeq	r0, r0, r8, rrx
     294:	68520001 	ldmdavs	r2, {r0}^
     298:	6c000000 	stcvs	0, cr0, [r0], {-0}
     29c:	03000000 	movweq	r0, #0
     2a0:	9f7f7200 	svcls	0x007f7200
     2a4:	0000006c 	andeq	r0, r0, ip, rrx
     2a8:	00000076 	andeq	r0, r0, r6, ror r0
     2ac:	76520001 	ldrbvc	r0, [r2], -r1
     2b0:	80000000 	andhi	r0, r0, r0
     2b4:	03000000 	movweq	r0, #0
     2b8:	9f7f7200 	svcls	0x007f7200
     2bc:	00000080 	andeq	r0, r0, r0, lsl #1
     2c0:	00000084 	andeq	r0, r0, r4, lsl #1
     2c4:	84550001 	ldrbhi	r0, [r5], #-1
     2c8:	88000000 	stmdahi	r0, {}	; <UNPREDICTABLE>
     2cc:	03000000 	movweq	r0, #0
     2d0:	9f7f7500 	svcls	0x007f7500
     2d4:	00000090 	muleq	r0, r0, r0
     2d8:	00000092 	muleq	r0, r2, r0
     2dc:	4c0a0007 	stcmi	0, cr0, [sl], {7}
     2e0:	1c007304 	stcne	3, cr7, [r0], {4}
     2e4:	0000929f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
     2e8:	00009400 	andeq	r9, r0, r0, lsl #8
     2ec:	0a000700 	beq	1ef4 <__Stack_Size+0x1af4>
     2f0:	0073044d 	rsbseq	r0, r3, sp, asr #8
     2f4:	00949f1c 	addseq	r9, r4, ip, lsl pc
     2f8:	00960000 	addseq	r0, r6, r0
     2fc:	00070000 	andeq	r0, r7, r0
     300:	73044d0a 	movwvc	r4, #19722	; 0x4d0a
     304:	009f1c01 	addseq	r1, pc, r1, lsl #24
     308:	00000000 	andeq	r0, r0, r0
     30c:	44000000 	strmi	r0, [r0], #-0
     310:	66000000 	strvs	r0, [r0], -r0
     314:	02000000 	andeq	r0, r0, #0
     318:	669f3000 	ldrvs	r3, [pc], r0
     31c:	72000000 	andvc	r0, r0, #0
     320:	01000000 	mrseq	r0, (UNDEF: 0)
     324:	00745100 	rsbseq	r5, r4, r0, lsl #2
     328:	007a0000 	rsbseq	r0, sl, r0
     32c:	00010000 	andeq	r0, r1, r0
     330:	00007a51 	andeq	r7, r0, r1, asr sl
     334:	00008000 	andeq	r8, r0, r0
     338:	71000400 	tstvc	r0, r0, lsl #8
     33c:	009f2000 	addseq	r2, pc, r0
     340:	00000000 	andeq	r0, r0, r0
     344:	a0000000 	andge	r0, r0, r0
     348:	da000000 	ble	350 <_Minimum_Stack_Size+0x250>
     34c:	01000000 	mrseq	r0, (UNDEF: 0)
     350:	00da5000 	sbcseq	r5, sl, r0
     354:	00f40000 	rscseq	r0, r4, r0
     358:	00040000 	andeq	r0, r4, r0
     35c:	9f5001f3 	svcls	0x005001f3
	...
     368:	000000a0 	andeq	r0, r0, r0, lsr #1
     36c:	000000be 	strheq	r0, [r0], -lr
     370:	be510001 	cdplt	0, 5, cr0, cr1, cr1, {0}
     374:	da000000 	ble	37c <_Minimum_Stack_Size+0x27c>
     378:	05000000 	streq	r0, [r0, #-0]
     37c:	001d0300 	andseq	r0, sp, r0, lsl #6
     380:	00da2000 	sbcseq	r2, sl, r0
     384:	00f40000 	rscseq	r0, r4, r0
     388:	00040000 	andeq	r0, r4, r0
     38c:	9f5101f3 	svcls	0x005101f3
	...
     398:	000000b6 	strheq	r0, [r0], -r6
     39c:	000000c0 	andeq	r0, r0, r0, asr #1
     3a0:	9f300002 	svcls	0x00300002
     3a4:	000000c0 	andeq	r0, r0, r0, asr #1
     3a8:	000000c2 	andeq	r0, r0, r2, asr #1
     3ac:	c2520001 	subsgt	r0, r2, #1
     3b0:	c6000000 	strgt	r0, [r0], -r0
     3b4:	03000000 	movweq	r0, #0
     3b8:	9f7f7200 	svcls	0x007f7200
     3bc:	000000c6 	andeq	r0, r0, r6, asr #1
     3c0:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     3c4:	d0520001 	subsle	r0, r2, r1
     3c8:	da000000 	ble	3d0 <_Minimum_Stack_Size+0x2d0>
     3cc:	03000000 	movweq	r0, #0
     3d0:	9f7f7200 	svcls	0x007f7200
     3d4:	000000da 	ldrdeq	r0, [r0], -sl
     3d8:	000000de 	ldrdeq	r0, [r0], -lr
     3dc:	de550001 	cdple	0, 5, cr0, cr5, cr1, {0}
     3e0:	e2000000 	and	r0, r0, #0
     3e4:	03000000 	movweq	r0, #0
     3e8:	9f7f7500 	svcls	0x007f7500
	...
     3f4:	000000a0 	andeq	r0, r0, r0, lsr #1
     3f8:	000000c0 	andeq	r0, r0, r0, asr #1
     3fc:	9f300002 	svcls	0x00300002
     400:	000000c0 	andeq	r0, r0, r0, asr #1
     404:	000000cc 	andeq	r0, r0, ip, asr #1
     408:	ce510001 	cdpgt	0, 5, cr0, cr1, cr1, {0}
     40c:	d4000000 	strle	r0, [r0], #-0
     410:	01000000 	mrseq	r0, (UNDEF: 0)
     414:	00d45100 	sbcseq	r5, r4, r0, lsl #2
     418:	00da0000 	sbcseq	r0, sl, r0
     41c:	00040000 	andeq	r0, r4, r0
     420:	9f200071 	svcls	0x00200071
	...
     42c:	00000124 	andeq	r0, r0, r4, lsr #2
     430:	0000012a 	andeq	r0, r0, sl, lsr #2
     434:	2a500001 	bcs	1400440 <__Stack_Size+0x1400040>
     438:	32000001 	andcc	r0, r0, #1
     43c:	01000001 	tsteq	r0, r1
     440:	01325400 	teqeq	r2, r0, lsl #8
     444:	014f0000 	mrseq	r0, SPSR
     448:	00020000 	andeq	r0, r2, r0
     44c:	014f007d 	hvceq	61453	; 0xf00d
     450:	017c0000 	cmneq	ip, r0
     454:	00040000 	andeq	r0, r4, r0
     458:	9f5001f3 	svcls	0x005001f3
	...
     464:	0000017c 	andeq	r0, r0, ip, ror r1
     468:	0000017f 	andeq	r0, r0, pc, ror r1
     46c:	7f500001 	svcvc	0x00500001
     470:	80000001 	andhi	r0, r0, r1
     474:	04000001 	streq	r0, [r0], #-1
     478:	5001f300 	andpl	pc, r1, r0, lsl #6
     47c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     488:	00000e00 	andeq	r0, r0, r0, lsl #28
     48c:	50000100 	andpl	r0, r0, r0, lsl #2
     490:	0000000e 	andeq	r0, r0, lr
     494:	00000018 	andeq	r0, r0, r8, lsl r0
     498:	01f30004 	mvnseq	r0, r4
     49c:	00009f50 	andeq	r9, r0, r0, asr pc
     4a0:	00000000 	andeq	r0, r0, r0
     4a4:	00180000 	andseq	r0, r8, r0
     4a8:	00260000 	eoreq	r0, r6, r0
     4ac:	00010000 	andeq	r0, r1, r0
     4b0:	00002650 	andeq	r2, r0, r0, asr r6
     4b4:	00003000 	andeq	r3, r0, r0
     4b8:	f3000400 	vshl.u8	d0, d0, d0
     4bc:	009f5001 	addseq	r5, pc, r1
     4c0:	00000000 	andeq	r0, r0, r0
     4c4:	30000000 	andcc	r0, r0, r0
     4c8:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     4cc:	01000000 	mrseq	r0, (UNDEF: 0)
     4d0:	003e5000 	eorseq	r5, lr, r0
     4d4:	00480000 	subeq	r0, r8, r0
     4d8:	00040000 	andeq	r0, r4, r0
     4dc:	9f5001f3 	svcls	0x005001f3
	...
     4e8:	00000088 	andeq	r0, r0, r8, lsl #1
     4ec:	0000008c 	andeq	r0, r0, ip, lsl #1
     4f0:	9f300002 	svcls	0x00300002
     4f4:	0000008c 	andeq	r0, r0, ip, lsl #1
     4f8:	00000090 	muleq	r0, r0, r0
     4fc:	00700007 	rsbseq	r0, r0, r7
     500:	2e301a32 	mrccs	10, 1, r1, cr0, cr2, {1}
     504:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     508:	00000000 	andeq	r0, r0, r0
     50c:	00009800 	andeq	r9, r0, r0, lsl #16
     510:	00009c00 	andeq	r9, r0, r0, lsl #24
     514:	30000200 	andcc	r0, r0, r0, lsl #4
     518:	00009c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     51c:	0000a000 	andeq	sl, r0, r0
     520:	70000800 	andvc	r0, r0, r0, lsl #16
     524:	1a200800 	bne	80252c <__Stack_Size+0x80212c>
     528:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
     52c:	00000000 	andeq	r0, r0, r0
     530:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
     534:	b0000000 	andlt	r0, r0, r0
     538:	01000000 	mrseq	r0, (UNDEF: 0)
     53c:	00b05000 	adcseq	r5, r0, r0
     540:	00b20000 	adcseq	r0, r2, r0
     544:	00040000 	andeq	r0, r4, r0
     548:	9f5001f3 	svcls	0x005001f3
     54c:	000000b2 	strheq	r0, [r0], -r2
     550:	000000b6 	strheq	r0, [r0], -r6
     554:	b6500001 	ldrblt	r0, [r0], -r1
     558:	c0000000 	andgt	r0, r0, r0
     55c:	04000000 	streq	r0, [r0], #-0
     560:	5001f300 	andpl	pc, r1, r0, lsl #6
     564:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     568:	00000000 	andeq	r0, r0, r0
     56c:	0000c000 	andeq	ip, r0, r0
     570:	0000c800 	andeq	ip, r0, r0, lsl #16
     574:	50000100 	andpl	r0, r0, r0, lsl #2
     578:	000000c8 	andeq	r0, r0, r8, asr #1
     57c:	000000ce 	andeq	r0, r0, lr, asr #1
     580:	01f30004 	mvnseq	r0, r4
     584:	00ce9f50 	sbceq	r9, lr, r0, asr pc
     588:	00d80000 	sbcseq	r0, r8, r0
     58c:	00010000 	andeq	r0, r1, r0
     590:	0000d850 	andeq	sp, r0, r0, asr r8
     594:	0000e000 	andeq	lr, r0, r0
     598:	f3000400 	vshl.u8	d0, d0, d0
     59c:	009f5001 	addseq	r5, pc, r1
     5a0:	00000000 	andeq	r0, r0, r0
     5a4:	c0000000 	andgt	r0, r0, r0
     5a8:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
     5ac:	02000000 	andeq	r0, r0, #0
     5b0:	d89f3000 	ldmle	pc, {ip, sp}	; <UNPREDICTABLE>
     5b4:	e0000000 	and	r0, r0, r0
     5b8:	01000000 	mrseq	r0, (UNDEF: 0)
     5bc:	00005000 	andeq	r5, r0, r0
     5c0:	00000000 	andeq	r0, r0, r0
     5c4:	00ec0000 	rsceq	r0, ip, r0
     5c8:	010e0000 	mrseq	r0, (UNDEF: 14)
     5cc:	00020000 	andeq	r0, r2, r0
     5d0:	010e9f34 	tsteq	lr, r4, lsr pc
     5d4:	01140000 	tsteq	r4, r0
     5d8:	00010000 	andeq	r0, r1, r0
     5dc:	00000050 	andeq	r0, r0, r0, asr r0
     5e0:	00000000 	andeq	r0, r0, r0
     5e4:	00011400 	andeq	r1, r1, r0, lsl #8
     5e8:	00011b00 	andeq	r1, r1, r0, lsl #22
     5ec:	50000100 	andpl	r0, r0, r0, lsl #2
     5f0:	0000011b 	andeq	r0, r0, fp, lsl r1
     5f4:	0000014c 	andeq	r0, r0, ip, asr #2
     5f8:	00540001 	subseq	r0, r4, r1
     5fc:	00000000 	andeq	r0, r0, r0
     600:	14000000 	strne	r0, [r0], #-0
     604:	1c000001 	stcne	0, cr0, [r0], {1}
     608:	02000001 	andeq	r0, r0, #1
     60c:	1c9f3400 	cfldrsne	mvf3, [pc], {0}
     610:	39000001 	stmdbcc	r0, {r0}
     614:	01000001 	tsteq	r0, r1
     618:	013a5000 	teqeq	sl, r0
     61c:	01400000 	mrseq	r0, (UNDEF: 64)
     620:	00010000 	andeq	r0, r1, r0
     624:	00014250 	andeq	r4, r1, r0, asr r2
     628:	00014c00 	andeq	r4, r1, r0, lsl #24
     62c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     638:	0000014c 	andeq	r0, r0, ip, asr #2
     63c:	00000154 	andeq	r0, r0, r4, asr r1
     640:	54500001 	ldrbpl	r0, [r0], #-1
     644:	88000001 	stmdahi	r0, {r0}
     648:	01000001 	tsteq	r0, r1
     64c:	01885500 	orreq	r5, r8, r0, lsl #10
     650:	018c0000 	orreq	r0, ip, r0
     654:	00040000 	andeq	r0, r4, r0
     658:	9f5001f3 	svcls	0x005001f3
	...
     664:	0000014c 	andeq	r0, r0, ip, asr #2
     668:	00000158 	andeq	r0, r0, r8, asr r1
     66c:	9f340002 	svcls	0x00340002
     670:	00000158 	andeq	r0, r0, r8, asr r1
     674:	00000162 	andeq	r0, r0, r2, ror #2
     678:	78500001 	ldmdavc	r0, {r0}^
     67c:	8c000001 	stchi	0, cr0, [r0], {1}
     680:	01000001 	tsteq	r0, r1
     684:	00005000 	andeq	r5, r0, r0
     688:	00000000 	andeq	r0, r0, r0
     68c:	018c0000 	orreq	r0, ip, r0
     690:	01960000 	orrseq	r0, r6, r0
     694:	00020000 	andeq	r0, r2, r0
     698:	01969f34 	orrseq	r9, r6, r4, lsr pc
     69c:	01a00000 	moveq	r0, r0
     6a0:	00010000 	andeq	r0, r1, r0
     6a4:	0001b450 	andeq	fp, r1, r0, asr r4
     6a8:	0001c800 	andeq	ip, r1, r0, lsl #16
     6ac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     6b8:	000001c8 	andeq	r0, r0, r8, asr #3
     6bc:	000001d2 	ldrdeq	r0, [r0], -r2
     6c0:	9f340002 	svcls	0x00340002
     6c4:	000001d2 	ldrdeq	r0, [r0], -r2
     6c8:	000001de 	ldrdeq	r0, [r0], -lr
     6cc:	fa500001 	blx	14006d8 <__Stack_Size+0x14002d8>
     6d0:	16000001 	strne	r0, [r0], -r1
     6d4:	01000002 	tsteq	r0, r2
     6d8:	022a5000 	eoreq	r5, sl, #0
     6dc:	02380000 	eorseq	r0, r8, #0
     6e0:	00010000 	andeq	r0, r1, r0
     6e4:	00000050 	andeq	r0, r0, r0, asr r0
     6e8:	00000000 	andeq	r0, r0, r0
     6ec:	00023800 	andeq	r3, r2, r0, lsl #16
     6f0:	00023e00 	andeq	r3, r2, r0, lsl #28
     6f4:	50000100 	andpl	r0, r0, r0, lsl #2
     6f8:	0000023e 	andeq	r0, r0, lr, lsr r2
     6fc:	0000027a 	andeq	r0, r0, sl, ror r2
     700:	7a550001 	bvc	154070c <__Stack_Size+0x154030c>
     704:	80000002 	andhi	r0, r0, r2
     708:	04000002 	streq	r0, [r0], #-2
     70c:	5001f300 	andpl	pc, r1, r0, lsl #6
     710:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     714:	00000000 	andeq	r0, r0, r0
     718:	00023800 	andeq	r3, r2, r0, lsl #16
     71c:	00024300 	andeq	r4, r2, r0, lsl #6
     720:	51000100 	mrspl	r0, (UNDEF: 16)
     724:	00000243 	andeq	r0, r0, r3, asr #4
     728:	00000262 	andeq	r0, r0, r2, ror #4
     72c:	62560001 	subsvs	r0, r6, #1
     730:	80000002 	andhi	r0, r0, r2
     734:	04000002 	streq	r0, [r0], #-2
     738:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     73c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     740:	00000000 	andeq	r0, r0, r0
     744:	00023800 	andeq	r3, r2, r0, lsl #16
     748:	00024400 	andeq	r4, r2, r0, lsl #8
     74c:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     750:	0002449f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
     754:	00024c00 	andeq	r4, r2, r0, lsl #24
     758:	50000100 	andpl	r0, r0, r0, lsl #2
     75c:	0000025c 	andeq	r0, r0, ip, asr r2
     760:	00000266 	andeq	r0, r0, r6, ror #4
     764:	78500001 	ldmdavc	r0, {r0}^
     768:	80000002 	andhi	r0, r0, r2
     76c:	01000002 	tsteq	r0, r2
     770:	00005000 	andeq	r5, r0, r0
     774:	00000000 	andeq	r0, r0, r0
     778:	02800000 	addeq	r0, r0, #0
     77c:	02860000 	addeq	r0, r6, #0
     780:	00010000 	andeq	r0, r1, r0
     784:	00028650 	andeq	r8, r2, r0, asr r6
     788:	0002b200 	andeq	fp, r2, r0, lsl #4
     78c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
     790:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
     794:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     798:	01f30004 	mvnseq	r0, r4
     79c:	00009f50 	andeq	r9, r0, r0, asr pc
     7a0:	00000000 	andeq	r0, r0, r0
     7a4:	02800000 	addeq	r0, r0, #0
     7a8:	028b0000 	addeq	r0, fp, #0
     7ac:	00010000 	andeq	r0, r1, r0
     7b0:	00028b51 	andeq	r8, r2, r1, asr fp
     7b4:	0002b800 	andeq	fp, r2, r0, lsl #16
     7b8:	f3000400 	vshl.u8	d0, d0, d0
     7bc:	009f5101 	addseq	r5, pc, r1, lsl #2
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	80000000 	andhi	r0, r0, r0
     7c8:	8c000002 	stchi	0, cr0, [r0], {2}
     7cc:	02000002 	andeq	r0, r0, #2
     7d0:	8c9f3400 	cfldrshi	mvf3, [pc], {0}
     7d4:	94000002 	strls	r0, [r0], #-2
     7d8:	01000002 	tsteq	r0, r2
     7dc:	02a25000 	adceq	r5, r2, #0
     7e0:	02b80000 	adcseq	r0, r8, #0
     7e4:	00010000 	andeq	r0, r1, r0
     7e8:	00000050 	andeq	r0, r0, r0, asr r0
     7ec:	00000000 	andeq	r0, r0, r0
     7f0:	0002b800 	andeq	fp, r2, r0, lsl #16
     7f4:	0002be00 	andeq	fp, r2, r0, lsl #28
     7f8:	50000100 	andpl	r0, r0, r0, lsl #2
     7fc:	000002be 			; <UNDEFINED> instruction: 0x000002be
     800:	000002f4 	strdeq	r0, [r0], -r4
     804:	f4550001 			; <UNDEFINED> instruction: 0xf4550001
     808:	fc000002 	stc2	0, cr0, [r0], {2}
     80c:	04000002 	streq	r0, [r0], #-2
     810:	5001f300 	andpl	pc, r1, r0, lsl #6
     814:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     818:	00000000 	andeq	r0, r0, r0
     81c:	0002b800 	andeq	fp, r2, r0, lsl #16
     820:	0002c300 	andeq	ip, r2, r0, lsl #6
     824:	51000100 	mrspl	r0, (UNDEF: 16)
     828:	000002c3 	andeq	r0, r0, r3, asr #5
     82c:	000002fc 	strdeq	r0, [r0], -ip
     830:	01f30004 	mvnseq	r0, r4
     834:	00009f51 	andeq	r9, r0, r1, asr pc
     838:	00000000 	andeq	r0, r0, r0
     83c:	02b80000 	adcseq	r0, r8, #0
     840:	02c40000 	sbceq	r0, r4, #0
     844:	00020000 	andeq	r0, r2, r0
     848:	02c49f34 	sbceq	r9, r4, #52, 30	; 0xd0
     84c:	02ce0000 	sbceq	r0, lr, #0
     850:	00010000 	andeq	r0, r1, r0
     854:	0002e450 	andeq	lr, r2, r0, asr r4
     858:	0002fc00 	andeq	pc, r2, r0, lsl #24
     85c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     868:	000002fc 	strdeq	r0, [r0], -ip
     86c:	00000300 	andeq	r0, r0, r0, lsl #6
     870:	00500001 	subseq	r0, r0, r1
     874:	02000003 	andeq	r0, r0, #3
     878:	04000003 	streq	r0, [r0], #-3
     87c:	20007000 	andcs	r7, r0, r0
     880:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     884:	00031000 	andeq	r1, r3, r0
     888:	74000400 	strvc	r0, [r0], #-1024	; 0xfffffc00
     88c:	109f2000 	addsne	r2, pc, r0
     890:	66000003 	strvs	r0, [r0], -r3
     894:	01000003 	tsteq	r0, r3
     898:	03665400 	cmneq	r6, #0, 8
     89c:	03980000 	orrseq	r0, r8, #0
     8a0:	00050000 	andeq	r0, r5, r0
     8a4:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     8a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8ac:	00000000 	andeq	r0, r0, r0
     8b0:	00030000 	andeq	r0, r3, r0
     8b4:	00030200 	andeq	r0, r3, r0, lsl #4
     8b8:	70000700 	andvc	r0, r0, r0, lsl #14
     8bc:	ff082000 			; <UNDEFINED> instruction: 0xff082000
     8c0:	03029f1a 	movweq	r9, #12058	; 0x2f1a
     8c4:	03100000 	tsteq	r0, #0
     8c8:	00070000 	andeq	r0, r7, r0
     8cc:	08200074 	stmdaeq	r0!, {r2, r4, r5, r6}
     8d0:	109f1aff 			; <UNDEFINED> instruction: 0x109f1aff
     8d4:	66000003 	strvs	r0, [r0], -r3
     8d8:	06000003 	streq	r0, [r0], -r3
     8dc:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
     8e0:	669f1aff 			; <UNDEFINED> instruction: 0x669f1aff
     8e4:	98000003 	stmdals	r0, {r0, r1}
     8e8:	08000003 	stmdaeq	r0, {r0, r1}
     8ec:	5001f300 	andpl	pc, r1, r0, lsl #6
     8f0:	1aff0820 	bne	fffc2978 <SCS_BASE+0x1ffb4978>
     8f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8f8:	00000000 	andeq	r0, r0, r0
     8fc:	00030000 	andeq	r0, r3, r0
     900:	00030200 	andeq	r0, r3, r0, lsl #4
     904:	70000a00 	andvc	r0, r0, r0, lsl #20
     908:	000a2000 	andeq	r2, sl, r0
     90c:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xfffff501
     910:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     914:	00031000 	andeq	r1, r3, r0
     918:	74000a00 	strvc	r0, [r0], #-2560	; 0xfffff600
     91c:	000a2000 	andeq	r2, sl, r0
     920:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xfffff501
     924:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     928:	00036600 	andeq	r6, r3, r0, lsl #12
     92c:	74000900 	strvc	r0, [r0], #-2304	; 0xfffff700
     930:	ff000a00 			; <UNDEFINED> instruction: 0xff000a00
     934:	9f25381a 	svcls	0x0025381a
     938:	00000366 	andeq	r0, r0, r6, ror #6
     93c:	00000398 	muleq	r0, r8, r3
     940:	01f3000b 	mvnseq	r0, fp
     944:	000a2050 	andeq	r2, sl, r0, asr r0
     948:	25381aff 	ldrcs	r1, [r8, #-2815]!	; 0xfffff501
     94c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     950:	00000000 	andeq	r0, r0, r0
     954:	00030000 	andeq	r0, r3, r0
     958:	00030200 	andeq	r0, r3, r0, lsl #4
     95c:	70000b00 	andvc	r0, r0, r0, lsl #22
     960:	ff082000 			; <UNDEFINED> instruction: 0xff082000
     964:	401a2440 	andsmi	r2, sl, r0, asr #8
     968:	03029f25 	movweq	r9, #12069	; 0x2f25
     96c:	03100000 	tsteq	r0, #0
     970:	000b0000 	andeq	r0, fp, r0
     974:	08200074 	stmdaeq	r0!, {r2, r4, r5, r6}
     978:	1a2440ff 	bne	910d7c <__Stack_Size+0x91097c>
     97c:	109f2540 	addsne	r2, pc, r0, asr #10
     980:	66000003 	strvs	r0, [r0], -r3
     984:	0a000003 	beq	998 <__Stack_Size+0x598>
     988:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
     98c:	1a2440ff 	bne	910d90 <__Stack_Size+0x910990>
     990:	669f2540 	ldrvs	r2, [pc], r0, asr #10
     994:	98000003 	stmdals	r0, {r0, r1}
     998:	0c000003 	stceq	0, cr0, [r0], {3}
     99c:	5001f300 	andpl	pc, r1, r0, lsl #6
     9a0:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
     9a4:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xfffff5dc
     9a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     9ac:	00000000 	andeq	r0, r0, r0
     9b0:	00030000 	andeq	r0, r3, r0
     9b4:	00030200 	andeq	r0, r3, r0, lsl #4
     9b8:	70000600 	andvc	r0, r0, r0, lsl #12
     9bc:	25482000 	strbcs	r2, [r8, #-0]
     9c0:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     9c4:	00031000 	andeq	r1, r3, r0
     9c8:	74000600 	strvc	r0, [r0], #-1536	; 0xfffffa00
     9cc:	25482000 	strbcs	r2, [r8, #-0]
     9d0:	0003109f 	muleq	r3, pc, r0	; <UNPREDICTABLE>
     9d4:	00036600 	andeq	r6, r3, r0, lsl #12
     9d8:	74000500 	strvc	r0, [r0], #-1280	; 0xfffffb00
     9dc:	9f254800 	svcls	0x00254800
     9e0:	00000366 	andeq	r0, r0, r6, ror #6
     9e4:	00000398 	muleq	r0, r8, r3
     9e8:	01f30007 	mvnseq	r0, r7
     9ec:	25482050 	strbcs	r2, [r8, #-80]	; 0xffffffb0
     9f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     9f4:	00000000 	andeq	r0, r0, r0
     9f8:	0002fc00 	andeq	pc, r2, r0, lsl #24
     9fc:	00030600 	andeq	r0, r3, r0, lsl #12
     a00:	34000200 	strcc	r0, [r0], #-512	; 0xfffffe00
     a04:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
     a08:	00032600 	andeq	r2, r3, r0, lsl #12
     a0c:	50000100 	andpl	r0, r0, r0, lsl #2
     a10:	00000330 	andeq	r0, r0, r0, lsr r3
     a14:	00000334 	andeq	r0, r0, r4, lsr r3
     a18:	3a500001 	bcc	1400a24 <__Stack_Size+0x1400624>
     a1c:	40000003 	andmi	r0, r0, r3
     a20:	01000003 	tsteq	r0, r3
     a24:	034a5000 	movteq	r5, #40960	; 0xa000
     a28:	034e0000 	movteq	r0, #57344	; 0xe000
     a2c:	00010000 	andeq	r0, r1, r0
     a30:	00036050 	andeq	r6, r3, r0, asr r0
     a34:	00036400 	andeq	r6, r3, r0, lsl #8
     a38:	50000100 	andpl	r0, r0, r0, lsl #2
     a3c:	00000378 	andeq	r0, r0, r8, ror r3
     a40:	00000398 	muleq	r0, r8, r3
     a44:	00500001 	subseq	r0, r0, r1
     a48:	00000000 	andeq	r0, r0, r0
     a4c:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     a50:	a0000003 	andge	r0, r0, r3
     a54:	01000003 	tsteq	r0, r3
     a58:	03a05000 	moveq	r5, #0
     a5c:	04240000 	strteq	r0, [r4], #-0
     a60:	00040000 	andeq	r0, r4, r0
     a64:	9f5001f3 	svcls	0x005001f3
	...
     a70:	00000398 	muleq	r0, r8, r3
     a74:	000003a4 	andeq	r0, r0, r4, lsr #7
     a78:	9f340002 	svcls	0x00340002
     a7c:	000003a4 	andeq	r0, r0, r4, lsr #7
     a80:	000003b0 			; <UNDEFINED> instruction: 0x000003b0
     a84:	cc500001 	mrrcgt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     a88:	f2000003 	vhadd.s8	d0, d0, d3
     a8c:	01000003 	tsteq	r0, r3
     a90:	03f65000 	mvnseq	r5, #0
     a94:	04240000 	strteq	r0, [r4], #-0
     a98:	00010000 	andeq	r0, r1, r0
     a9c:	00000050 	andeq	r0, r0, r0, asr r0
     aa0:	00000000 	andeq	r0, r0, r0
     aa4:	00042400 	andeq	r2, r4, r0, lsl #8
     aa8:	00043600 	andeq	r3, r4, r0, lsl #12
     aac:	50000100 	andpl	r0, r0, r0, lsl #2
     ab0:	00000436 	andeq	r0, r0, r6, lsr r4
     ab4:	00000478 	andeq	r0, r0, r8, ror r4
     ab8:	01f30004 	mvnseq	r0, r4
     abc:	00009f50 	andeq	r9, r0, r0, asr pc
     ac0:	00000000 	andeq	r0, r0, r0
     ac4:	04240000 	strteq	r0, [r4], #-0
     ac8:	043d0000 	ldrteq	r0, [sp], #-0
     acc:	00010000 	andeq	r0, r1, r0
     ad0:	00043d51 	andeq	r3, r4, r1, asr sp
     ad4:	00047800 	andeq	r7, r4, r0, lsl #16
     ad8:	f3000400 	vshl.u8	d0, d0, d0
     adc:	009f5101 	addseq	r5, pc, r1, lsl #2
     ae0:	00000000 	andeq	r0, r0, r0
     ae4:	24000000 	strcs	r0, [r0], #-0
     ae8:	3d000004 	stccc	0, cr0, [r0, #-16]
     aec:	01000004 	tsteq	r0, r4
     af0:	043d5200 	ldrteq	r5, [sp], #-512	; 0xfffffe00
     af4:	04780000 	ldrbteq	r0, [r8], #-0
     af8:	00040000 	andeq	r0, r4, r0
     afc:	9f5201f3 	svcls	0x005201f3
	...
     b08:	00000424 	andeq	r0, r0, r4, lsr #8
     b0c:	0000043e 	andeq	r0, r0, lr, lsr r4
     b10:	9f340002 	svcls	0x00340002
     b14:	0000043e 	andeq	r0, r0, lr, lsr r4
     b18:	00000458 	andeq	r0, r0, r8, asr r4
     b1c:	5c500001 	mrrcpl	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     b20:	78000004 	stmdavc	r0, {r2}
     b24:	01000004 	tsteq	r0, r4
     b28:	00005000 	andeq	r5, r0, r0
	...
     b34:	00240000 	eoreq	r0, r4, r0
     b38:	00010000 	andeq	r0, r1, r0
     b3c:	00002450 	andeq	r2, r0, r0, asr r4
     b40:	00002e00 	andeq	r2, r0, r0, lsl #28
     b44:	f3000400 	vshl.u8	d0, d0, d0
     b48:	2e9f5001 	cdpcs	0, 9, cr5, cr15, cr1, {0}
     b4c:	46000000 	strmi	r0, [r0], -r0
     b50:	01000000 	mrseq	r0, (UNDEF: 0)
     b54:	00465000 	subeq	r5, r6, r0
     b58:	00500000 	subseq	r0, r0, r0
     b5c:	00040000 	andeq	r0, r4, r0
     b60:	9f5001f3 	svcls	0x005001f3
     b64:	00000050 	andeq	r0, r0, r0, asr r0
     b68:	00000052 	andeq	r0, r0, r2, asr r0
     b6c:	52500001 	subspl	r0, r0, #1
     b70:	5c000000 	stcpl	0, cr0, [r0], {-0}
     b74:	04000000 	streq	r0, [r0], #-0
     b78:	5001f300 	andpl	pc, r1, r0, lsl #6
     b7c:	00005c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     b80:	00005e00 	andeq	r5, r0, r0, lsl #28
     b84:	50000100 	andpl	r0, r0, r0, lsl #2
     b88:	0000005e 	andeq	r0, r0, lr, asr r0
     b8c:	00000068 	andeq	r0, r0, r8, rrx
     b90:	01f30004 	mvnseq	r0, r4
     b94:	00689f50 	rsbeq	r9, r8, r0, asr pc
     b98:	006a0000 	rsbeq	r0, sl, r0
     b9c:	00010000 	andeq	r0, r1, r0
     ba0:	00006a50 	andeq	r6, r0, r0, asr sl
     ba4:	00007400 	andeq	r7, r0, r0, lsl #8
     ba8:	f3000400 	vshl.u8	d0, d0, d0
     bac:	749f5001 	ldrvc	r5, [pc], #1	; bb4 <__Stack_Size+0x7b4>
     bb0:	76000000 	strvc	r0, [r0], -r0
     bb4:	01000000 	mrseq	r0, (UNDEF: 0)
     bb8:	00765000 	rsbseq	r5, r6, r0
     bbc:	00800000 	addeq	r0, r0, r0
     bc0:	00040000 	andeq	r0, r4, r0
     bc4:	9f5001f3 	svcls	0x005001f3
     bc8:	00000080 	andeq	r0, r0, r0, lsl #1
     bcc:	00000084 	andeq	r0, r0, r4, lsl #1
     bd0:	84500001 	ldrbhi	r0, [r0], #-1
     bd4:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
     bd8:	04000000 	streq	r0, [r0], #-0
     bdc:	5001f300 	andpl	pc, r1, r0, lsl #6
     be0:	0000989f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     be4:	0000a400 	andeq	sl, r0, r0, lsl #8
     be8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     bf4:	000000ba 	strheq	r0, [r0], -sl
     bf8:	000000c8 	andeq	r0, r0, r8, asr #1
     bfc:	c8510001 	ldmdagt	r1, {r0}^
     c00:	62000000 	andvs	r0, r0, #0
     c04:	04000001 	streq	r0, [r0], #-1
     c08:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c10:	00000000 	andeq	r0, r0, r0
     c14:	0000ba00 	andeq	fp, r0, r0, lsl #20
     c18:	0000cc00 	andeq	ip, r0, r0, lsl #24
     c1c:	30000200 	andcc	r0, r0, r0, lsl #4
     c20:	0000cc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     c24:	0000d000 	andeq	sp, r0, r0
     c28:	75000600 	strvc	r0, [r0, #-1536]	; 0xfffffa00
     c2c:	1aff0800 	bne	fffc2c34 <SCS_BASE+0x1ffb4c34>
     c30:	0000d09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c34:	00016200 	andeq	r6, r1, r0, lsl #4
     c38:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
     c44:	000000ba 	strheq	r0, [r0], -sl
     c48:	000000e2 	andeq	r0, r0, r2, ror #1
     c4c:	9f300002 	svcls	0x00300002
     c50:	000000ea 	andeq	r0, r0, sl, ror #1
     c54:	00000116 	andeq	r0, r0, r6, lsl r1
     c58:	32560001 	subscc	r0, r6, #1
     c5c:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
     c60:	01000001 	tsteq	r0, r1
     c64:	00005600 	andeq	r5, r0, r0, lsl #12
     c68:	00000000 	andeq	r0, r0, r0
     c6c:	00ba0000 	adcseq	r0, sl, r0
     c70:	00e20000 	rsceq	r0, r2, r0
     c74:	00020000 	andeq	r0, r2, r0
     c78:	00e29f30 	rsceq	r9, r2, r0, lsr pc
     c7c:	01160000 	tsteq	r6, r0
     c80:	00010000 	andeq	r0, r1, r0
     c84:	00011c52 	andeq	r1, r1, r2, asr ip
     c88:	00012600 	andeq	r2, r1, r0, lsl #12
     c8c:	30000200 	andcc	r0, r0, r0, lsl #4
     c90:	0001269f 	muleq	r1, pc, r6	; <UNPREDICTABLE>
     c94:	00015e00 	andeq	r5, r1, r0, lsl #28
     c98:	52000100 	andpl	r0, r0, #0, 2
	...
     ca4:	000000ba 	strheq	r0, [r0], -sl
     ca8:	000000e2 	andeq	r0, r0, r2, ror #1
     cac:	9f300002 	svcls	0x00300002
     cb0:	000000e6 	andeq	r0, r0, r6, ror #1
     cb4:	000000ee 	andeq	r0, r0, lr, ror #1
     cb8:	ee570001 	cdp	0, 5, cr0, cr7, cr1, {0}
     cbc:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
     cc0:	05000000 	streq	r0, [r0, #-0]
     cc4:	32007200 	andcc	r7, r0, #0, 4
     cc8:	00f09f24 	rscseq	r9, r0, r4, lsr #30
     ccc:	00f80000 	rscseq	r0, r8, r0
     cd0:	00010000 	andeq	r0, r1, r0
     cd4:	0000f857 	andeq	pc, r0, r7, asr r8	; <UNPREDICTABLE>
     cd8:	00010e00 	andeq	r0, r1, r0, lsl #28
     cdc:	72000500 	andvc	r0, r0, #0, 10
     ce0:	9f243200 	svcls	0x00243200
     ce4:	0000012e 	andeq	r0, r0, lr, lsr #2
     ce8:	00000136 	andeq	r0, r0, r6, lsr r1
     cec:	36570001 	ldrbcc	r0, [r7], -r1
     cf0:	38000001 	stmdacc	r0, {r0}
     cf4:	05000001 	streq	r0, [r0, #-1]
     cf8:	32007200 	andcc	r7, r0, #0, 4
     cfc:	01389f24 	teqeq	r8, r4, lsr #30
     d00:	01400000 	mrseq	r0, (UNDEF: 64)
     d04:	00010000 	andeq	r0, r1, r0
     d08:	00014057 	andeq	r4, r1, r7, asr r0
     d0c:	00015600 	andeq	r5, r1, r0, lsl #12
     d10:	72000500 	andvc	r0, r0, #0, 10
     d14:	9f243200 	svcls	0x00243200
	...
     d20:	000000ba 	strheq	r0, [r0], -sl
     d24:	000000d8 	ldrdeq	r0, [r0], -r8
     d28:	9f300002 	svcls	0x00300002
     d2c:	000000d8 	ldrdeq	r0, [r0], -r8
     d30:	00000116 	andeq	r0, r0, r6, lsl r1
     d34:	1c540001 	mrrcne	0, 0, r0, r4, cr1
     d38:	5e000001 	cdppl	0, 0, cr0, cr0, cr1, {0}
     d3c:	01000001 	tsteq	r0, r1
     d40:	00005400 	andeq	r5, r0, r0, lsl #8
     d44:	00000000 	andeq	r0, r0, r0
     d48:	00ba0000 	adcseq	r0, sl, r0
     d4c:	00e20000 	rsceq	r0, r2, r0
     d50:	00020000 	andeq	r0, r2, r0
     d54:	00f09f30 	rscseq	r9, r0, r0, lsr pc
     d58:	00f80000 	rscseq	r0, r8, r0
     d5c:	00050000 	andeq	r0, r5, r0
     d60:	2400773f 	strcs	r7, [r0], #-1855	; 0xfffff8c1
     d64:	0000f89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     d68:	00010e00 	andeq	r0, r1, r0, lsl #28
     d6c:	3f000700 	svccc	0x00000700
     d70:	24320072 	ldrtcs	r0, [r2], #-114	; 0xffffff8e
     d74:	01389f24 	teqeq	r8, r4, lsr #30
     d78:	01400000 	mrseq	r0, (UNDEF: 64)
     d7c:	00050000 	andeq	r0, r5, r0
     d80:	2400773f 	strcs	r7, [r0], #-1855	; 0xfffff8c1
     d84:	0001409f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
     d88:	00015600 	andeq	r5, r1, r0, lsl #12
     d8c:	3f000700 	svccc	0x00000700
     d90:	24320072 	ldrtcs	r0, [r2], #-114	; 0xffffff8e
     d94:	00009f24 	andeq	r9, r0, r4, lsr #30
     d98:	00000000 	andeq	r0, r0, r0
     d9c:	01720000 	cmneq	r2, r0
     da0:	017c0000 	cmneq	ip, r0
     da4:	00010000 	andeq	r0, r1, r0
     da8:	00017c50 	andeq	r7, r1, r0, asr ip
     dac:	00017e00 	andeq	r7, r1, r0, lsl #28
     db0:	f3000400 	vshl.u8	d0, d0, d0
     db4:	009f5001 	addseq	r5, pc, r1
     db8:	00000000 	andeq	r0, r0, r0
     dbc:	72000000 	andvc	r0, r0, #0
     dc0:	74000001 	strvc	r0, [r0], #-1
     dc4:	02000001 	andeq	r0, r0, #1
     dc8:	749f3000 	ldrvc	r3, [pc], #0	; dd0 <__Stack_Size+0x9d0>
     dcc:	7e000001 	cdpvc	0, 0, cr0, cr0, cr1, {0}
     dd0:	0c000001 	stceq	0, cr0, [r0], {1}
     dd4:	0a007100 	beq	1d1dc <__Stack_Size+0x1cddc>
     dd8:	731affff 	tstvc	sl, #1020	; 0x3fc
     ddc:	2e301a00 	vaddcs.f32	s2, s0, s0
     de0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     de4:	00000000 	andeq	r0, r0, r0
     de8:	00017e00 	andeq	r7, r1, r0, lsl #28
     dec:	00018000 	andeq	r8, r1, r0
     df0:	50000100 	andpl	r0, r0, r0, lsl #2
     df4:	00000180 	andeq	r0, r0, r0, lsl #3
     df8:	00000184 	andeq	r0, r0, r4, lsl #3
     dfc:	01f30004 	mvnseq	r0, r4
     e00:	00009f50 	andeq	r9, r0, r0, asr pc
     e04:	00000000 	andeq	r0, r0, r0
     e08:	01840000 	orreq	r0, r4, r0
     e0c:	018e0000 	orreq	r0, lr, r0
     e10:	00010000 	andeq	r0, r1, r0
     e14:	00018e50 	andeq	r8, r1, r0, asr lr
     e18:	00019000 	andeq	r9, r1, r0
     e1c:	f3000400 	vshl.u8	d0, d0, d0
     e20:	009f5001 	addseq	r5, pc, r1
     e24:	00000000 	andeq	r0, r0, r0
     e28:	84000000 	strhi	r0, [r0], #-0
     e2c:	86000001 	strhi	r0, [r0], -r1
     e30:	02000001 	andeq	r0, r0, #1
     e34:	869f3000 	ldrhi	r3, [pc], r0
     e38:	90000001 	andls	r0, r0, r1
     e3c:	0c000001 	stceq	0, cr0, [r0], {1}
     e40:	0a007100 	beq	1d248 <__Stack_Size+0x1ce48>
     e44:	731affff 	tstvc	sl, #1020	; 0x3fc
     e48:	2e301a00 	vaddcs.f32	s2, s0, s0
     e4c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e50:	00000000 	andeq	r0, r0, r0
     e54:	00019000 	andeq	r9, r1, r0
     e58:	00019200 	andeq	r9, r1, r0, lsl #4
     e5c:	50000100 	andpl	r0, r0, r0, lsl #2
     e60:	00000192 	muleq	r0, r2, r1
     e64:	00000196 	muleq	r0, r6, r1
     e68:	01f30004 	mvnseq	r0, r4
     e6c:	00009f50 	andeq	r9, r0, r0, asr pc
     e70:	00000000 	andeq	r0, r0, r0
     e74:	01ac0000 			; <UNDEFINED> instruction: 0x01ac0000
     e78:	01b00000 	movseq	r0, r0
     e7c:	00040000 	andeq	r0, r4, r0
     e80:	9f243c40 	svcls	0x00243c40
     e84:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
     e88:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
     e8c:	00530001 	subseq	r0, r3, r1
     e90:	00000000 	andeq	r0, r0, r0
     e94:	bc000000 	stclt	0, cr0, [r0], {-0}
     e98:	ce000001 	cdpgt	0, 0, cr0, cr0, cr1, {0}
     e9c:	01000001 	tsteq	r0, r1
     ea0:	01ce5000 	biceq	r5, lr, r0
     ea4:	01d80000 	bicseq	r0, r8, r0
     ea8:	00040000 	andeq	r0, r4, r0
     eac:	9f5001f3 	svcls	0x005001f3
	...
     eb8:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
     ebc:	000001ca 	andeq	r0, r0, sl, asr #3
     ec0:	ca510001 	bgt	1440ecc <__Stack_Size+0x1440acc>
     ec4:	d8000001 	stmdale	r0, {r0}
     ec8:	04000001 	streq	r0, [r0], #-1
     ecc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     ed0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ed4:	00000000 	andeq	r0, r0, r0
     ed8:	0001bc00 	andeq	fp, r1, r0, lsl #24
     edc:	0001c200 	andeq	ip, r1, r0, lsl #4
     ee0:	30000200 	andcc	r0, r0, r0, lsl #4
     ee4:	0001c29f 	muleq	r1, pc, r2	; <UNPREDICTABLE>
     ee8:	0001c800 	andeq	ip, r1, r0, lsl #16
     eec:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     ef0:	000001c8 	andeq	r0, r0, r8, asr #3
     ef4:	000001ce 	andeq	r0, r0, lr, asr #3
     ef8:	0070000b 	rsbseq	r0, r0, fp
     efc:	341aff08 	ldrcc	pc, [sl], #-3848	; 0xfffff0f8
     f00:	21007324 	tstcs	r0, r4, lsr #6
     f04:	0001ce9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
     f08:	0001d800 	andeq	sp, r1, r0, lsl #16
     f0c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     f18:	000001e4 	andeq	r0, r0, r4, ror #3
     f1c:	00000228 	andeq	r0, r0, r8, lsr #4
     f20:	28500001 	ldmdacs	r0, {r0}^
     f24:	38000002 	stmdacc	r0, {r1}
     f28:	04000002 	streq	r0, [r0], #-2
     f2c:	5001f300 	andpl	pc, r1, r0, lsl #6
     f30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f34:	00000000 	andeq	r0, r0, r0
     f38:	0001e400 	andeq	lr, r1, r0, lsl #8
     f3c:	0001f400 	andeq	pc, r1, r0, lsl #8
     f40:	30000200 	andcc	r0, r0, r0, lsl #4
     f44:	0001f49f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
     f48:	00022c00 	andeq	r2, r2, r0, lsl #24
     f4c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     f50:	0000022c 	andeq	r0, r0, ip, lsr #4
     f54:	00000238 	andeq	r0, r0, r8, lsr r2
     f58:	01f30008 	mvnseq	r0, r8
     f5c:	ffff0a50 			; <UNDEFINED> instruction: 0xffff0a50
     f60:	00009f1a 	andeq	r9, r0, sl, lsl pc
     f64:	00000000 	andeq	r0, r0, r0
     f68:	01e40000 	mvneq	r0, r0
     f6c:	02080000 	andeq	r0, r8, #0
     f70:	00020000 	andeq	r0, r2, r0
     f74:	02089f30 	andeq	r9, r8, #48, 30	; 0xc0
     f78:	02140000 	andseq	r0, r4, #0
     f7c:	000b0000 	andeq	r0, fp, r0
     f80:	4e007033 	mcrmi	0, 0, r7, cr0, cr3, {1}
     f84:	401a243f 	andsmi	r2, sl, pc, lsr r4
     f88:	149f2425 	ldrne	r2, [pc], #1061	; f90 <__Stack_Size+0xb90>
     f8c:	1c000002 	stcne	0, cr0, [r0], {2}
     f90:	02000002 	andeq	r0, r0, #2
     f94:	009f3000 	addseq	r3, pc, r0
     f98:	00000000 	andeq	r0, r0, r0
     f9c:	e4000000 	str	r0, [r0], #-0
     fa0:	f2000001 	vhadd.s8	d0, d0, d1
     fa4:	02000001 	andeq	r0, r0, #1
     fa8:	f29f3000 	vaddl.s16	<illegal reg q1.5>, d15, d0
     fac:	38000001 	stmdacc	r0, {r0}
     fb0:	01000002 	tsteq	r0, r2
     fb4:	00005300 	andeq	r5, r0, r0, lsl #6
     fb8:	00000000 	andeq	r0, r0, r0
     fbc:	01e40000 	mvneq	r0, r0
     fc0:	01f20000 	mvnseq	r0, r0
     fc4:	00020000 	andeq	r0, r2, r0
     fc8:	01f29f30 	mvnseq	r9, r0, lsr pc
     fcc:	02280000 	eoreq	r0, r8, #0
     fd0:	00090000 	andeq	r0, r9, r0
     fd4:	3f4e0070 	svccc	0x004e0070
     fd8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xfffff5dc
     fdc:	0002289f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     fe0:	00023800 	andeq	r3, r2, r0, lsl #16
     fe4:	f3000a00 	vpmax.u8	d0, d0, d0
     fe8:	3f4e5001 	svccc	0x004e5001
     fec:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xfffff5dc
     ff0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ff4:	00000000 	andeq	r0, r0, r0
     ff8:	00023800 	andeq	r3, r2, r0, lsl #16
     ffc:	00024400 	andeq	r4, r2, r0, lsl #8
    1000:	50000100 	andpl	r0, r0, r0, lsl #2
    1004:	00000244 	andeq	r0, r0, r4, asr #4
    1008:	00000262 	andeq	r0, r0, r2, ror #4
    100c:	01f30004 	mvnseq	r0, r4
    1010:	00009f50 	andeq	r9, r0, r0, asr pc
    1014:	00000000 	andeq	r0, r0, r0
    1018:	02380000 	eorseq	r0, r8, #0
    101c:	02480000 	subeq	r0, r8, #0
    1020:	00010000 	andeq	r0, r1, r0
    1024:	00024851 	andeq	r4, r2, r1, asr r8
    1028:	00026200 	andeq	r6, r2, r0, lsl #4
    102c:	f3000400 	vshl.u8	d0, d0, d0
    1030:	009f5101 	addseq	r5, pc, r1, lsl #2
    1034:	00000000 	andeq	r0, r0, r0
    1038:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    103c:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    1040:	02000002 	andeq	r0, r0, #2
    1044:	3e9f3000 	cdpcc	0, 9, cr3, cr15, cr0, {0}
    1048:	42000002 	andmi	r0, r0, #2
    104c:	05000002 	streq	r0, [r0, #-2]
    1050:	00733f00 	rsbseq	r3, r3, r0, lsl #30
    1054:	02429f24 	subeq	r9, r2, #36, 30	; 0x90
    1058:	02580000 	subseq	r0, r8, #0
    105c:	00010000 	andeq	r0, r1, r0
    1060:	00025852 	andeq	r5, r2, r2, asr r8
    1064:	00026200 	andeq	r6, r2, r0, lsl #4
    1068:	3f000500 	svccc	0x00000500
    106c:	9f240073 	svcls	0x00240073
	...
    107c:	0000001e 	andeq	r0, r0, lr, lsl r0
    1080:	9f300002 	svcls	0x00300002
    1084:	0000001e 	andeq	r0, r0, lr, lsl r0
    1088:	00000034 	andeq	r0, r0, r4, lsr r0
    108c:	00530001 	subseq	r0, r3, r1
    1090:	00000000 	andeq	r0, r0, r0
    1094:	34000000 	strcc	r0, [r0], #-0
    1098:	4a000000 	bmi	10a0 <__Stack_Size+0xca0>
    109c:	02000000 	andeq	r0, r0, #0
    10a0:	4a9f3000 	bmi	fe7cd0a8 <SCS_BASE+0x1e7bf0a8>
    10a4:	4c000000 	stcmi	0, cr0, [r0], {-0}
    10a8:	02000000 	andeq	r0, r0, #0
    10ac:	4c9f3100 	ldfmis	f3, [pc], {0}
    10b0:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    10b4:	02000000 	andeq	r0, r0, #0
    10b8:	4e9f3200 	cdpmi	2, 9, cr3, cr15, cr0, {0}
    10bc:	64000000 	strvs	r0, [r0], #-0
    10c0:	02000000 	andeq	r0, r0, #0
    10c4:	009f3300 	addseq	r3, pc, r0, lsl #6
    10c8:	00000000 	andeq	r0, r0, r0
    10cc:	64000000 	strvs	r0, [r0], #-0
    10d0:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    10d4:	01000000 	mrseq	r0, (UNDEF: 0)
    10d8:	00685000 	rsbeq	r5, r8, r0
    10dc:	00780000 	rsbseq	r0, r8, r0
    10e0:	00040000 	andeq	r0, r4, r0
    10e4:	9f5001f3 	svcls	0x005001f3
	...
    10f0:	00000078 	andeq	r0, r0, r8, ror r0
    10f4:	0000008e 	andeq	r0, r0, lr, lsl #1
    10f8:	9f300002 	svcls	0x00300002
    10fc:	0000008e 	andeq	r0, r0, lr, lsl #1
    1100:	00000096 	muleq	r0, r6, r0
    1104:	96520001 	ldrbls	r0, [r2], -r1
    1108:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    110c:	01000000 	mrseq	r0, (UNDEF: 0)
    1110:	009e5100 	addseq	r5, lr, r0, lsl #2
    1114:	00c00000 	sbceq	r0, r0, r0
    1118:	00010000 	andeq	r0, r1, r0
    111c:	0000c054 	andeq	ip, r0, r4, asr r0
    1120:	0000c200 	andeq	ip, r0, r0, lsl #4
    1124:	74000600 	strvc	r0, [r0], #-1536	; 0xfffffa00
    1128:	1a007200 	bne	1d930 <__Stack_Size+0x1d530>
    112c:	0000c29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    1130:	0000c400 	andeq	ip, r0, r0, lsl #8
    1134:	52000100 	andpl	r0, r0, #0, 2
    1138:	000000c4 	andeq	r0, r0, r4, asr #1
    113c:	000000c8 	andeq	r0, r0, r8, asr #1
    1140:	ff080012 			; <UNDEFINED> instruction: 0xff080012
    1144:	01940070 	orrseq	r0, r4, r0, ror r0
    1148:	ff081a33 			; <UNDEFINED> instruction: 0xff081a33
    114c:	2424331a 	strtcs	r3, [r4], #-794	; 0xfffffce6
    1150:	9f1a0074 	svcls	0x001a0074
    1154:	000000d8 	ldrdeq	r0, [r0], -r8
    1158:	000000e6 	andeq	r0, r0, r6, ror #1
    115c:	9f300002 	svcls	0x00300002
	...
    1168:	00000078 	andeq	r0, r0, r8, ror r0
    116c:	000000bc 	strheq	r0, [r0], -ip
    1170:	9f300002 	svcls	0x00300002
    1174:	000000bc 	strheq	r0, [r0], -ip
    1178:	000000c0 	andeq	r0, r0, r0, asr #1
    117c:	c0550001 	subsgt	r0, r5, r1
    1180:	c4000000 	strgt	r0, [r0], #-0
    1184:	01000000 	mrseq	r0, (UNDEF: 0)
    1188:	00c45100 	sbceq	r5, r4, r0, lsl #2
    118c:	00cc0000 	sbceq	r0, ip, r0
    1190:	00010000 	andeq	r0, r1, r0
    1194:	0000d852 	andeq	sp, r0, r2, asr r8
    1198:	0000e600 	andeq	lr, r0, r0, lsl #12
    119c:	30000200 	andcc	r0, r0, r0, lsl #4
    11a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11a4:	00000000 	andeq	r0, r0, r0
    11a8:	00007800 	andeq	r7, r0, r0, lsl #16
    11ac:	0000bc00 	andeq	fp, r0, r0, lsl #24
    11b0:	30000200 	andcc	r0, r0, r0, lsl #4
    11b4:	0000bc9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    11b8:	0000c200 	andeq	ip, r0, r0, lsl #4
    11bc:	52000100 	andpl	r0, r0, #0, 2
    11c0:	000000c2 	andeq	r0, r0, r2, asr #1
    11c4:	000000c8 	andeq	r0, r0, r8, asr #1
    11c8:	ff08000f 			; <UNDEFINED> instruction: 0xff08000f
    11cc:	01940070 	orrseq	r0, r4, r0, ror r0
    11d0:	ff081a33 			; <UNDEFINED> instruction: 0xff081a33
    11d4:	2424331a 	strtcs	r3, [r4], #-794	; 0xfffffce6
    11d8:	0000d89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    11dc:	0000e600 	andeq	lr, r0, r0, lsl #12
    11e0:	30000200 	andcc	r0, r0, r0, lsl #4
    11e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11e8:	00000000 	andeq	r0, r0, r0
    11ec:	00007800 	andeq	r7, r0, r0, lsl #16
    11f0:	00008e00 	andeq	r8, r0, r0, lsl #28
    11f4:	30000200 	andcc	r0, r0, r0, lsl #4
    11f8:	00008e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    11fc:	00009200 	andeq	r9, r0, r0, lsl #4
    1200:	34000500 	strcc	r0, [r0], #-1280	; 0xfffffb00
    1204:	9f1c0072 	svcls	0x001c0072
    1208:	00000092 	muleq	r0, r2, r0
    120c:	00000096 	muleq	r0, r6, r0
    1210:	96510001 	ldrbls	r0, [r1], -r1
    1214:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    1218:	05000000 	streq	r0, [r0, #-0]
    121c:	00723400 	rsbseq	r3, r2, r0, lsl #8
    1220:	00d89f1c 	sbcseq	r9, r8, ip, lsl pc
    1224:	00e60000 	rsceq	r0, r6, r0
    1228:	00020000 	andeq	r0, r2, r0
    122c:	00009f30 	andeq	r9, r0, r0, lsr pc
    1230:	00000000 	andeq	r0, r0, r0
    1234:	00780000 	rsbseq	r0, r8, r0
    1238:	008e0000 	addeq	r0, lr, r0
    123c:	00020000 	andeq	r0, r2, r0
    1240:	008e9f3f 	addeq	r9, lr, pc, lsr pc
    1244:	009a0000 	addseq	r0, sl, r0
    1248:	00050000 	andeq	r0, r5, r0
    124c:	2500723f 	strcs	r7, [r0, #-575]	; 0xfffffdc1
    1250:	00009a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    1254:	00009c00 	andeq	r9, r0, r0, lsl #24
    1258:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    125c:	0000009c 	muleq	r0, ip, r0
    1260:	000000a8 	andeq	r0, r0, r8, lsr #1
    1264:	723f0005 	eorsvc	r0, pc, #5
    1268:	d89f2500 	ldmle	pc, {r8, sl, sp}	; <UNPREDICTABLE>
    126c:	e6000000 	str	r0, [r0], -r0
    1270:	02000000 	andeq	r0, r0, #0
    1274:	009f3f00 	addseq	r3, pc, r0, lsl #30
    1278:	00000000 	andeq	r0, r0, r0
    127c:	14000000 	strne	r0, [r0], #-0
    1280:	16000001 	strne	r0, [r0], -r1
    1284:	01000001 	tsteq	r0, r1
    1288:	01165000 	tsteq	r6, r0
    128c:	011a0000 	tsteq	sl, r0
    1290:	00040000 	andeq	r0, r4, r0
    1294:	9f5001f3 	svcls	0x005001f3
	...
    12a0:	0000012c 	andeq	r0, r0, ip, lsr #2
    12a4:	00000138 	andeq	r0, r0, r8, lsr r1
    12a8:	38500001 	ldmdacc	r0, {r0}^
    12ac:	50000001 	andpl	r0, r0, r1
    12b0:	04000001 	streq	r0, [r0], #-1
    12b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    12b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12bc:	00000000 	andeq	r0, r0, r0
    12c0:	00012c00 	andeq	r2, r1, r0, lsl #24
    12c4:	00014000 	andeq	r4, r1, r0
    12c8:	30000200 	andcc	r0, r0, r0, lsl #4
    12cc:	0001409f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
    12d0:	00014200 	andeq	r4, r1, r0, lsl #4
    12d4:	70000900 	andvc	r0, r0, r0, lsl #18
    12d8:	1a007300 	bne	1dee0 <__Stack_Size+0x1dae0>
    12dc:	9f290073 	svcls	0x00290073
	...
    12e8:	0000012c 	andeq	r0, r0, ip, lsr #2
    12ec:	00000136 	andeq	r0, r0, r6, lsr r1
    12f0:	9f300002 	svcls	0x00300002
    12f4:	00000136 	andeq	r0, r0, r6, lsr r1
    12f8:	00000144 	andeq	r0, r0, r4, asr #2
    12fc:	00530001 	subseq	r0, r3, r1
    1300:	00000000 	andeq	r0, r0, r0
    1304:	5c000000 	stcpl	0, cr0, [r0], {-0}
    1308:	64000001 	strvs	r0, [r0], #-1
    130c:	01000001 	tsteq	r0, r1
    1310:	01645000 	cmneq	r4, r0
    1314:	01780000 	cmneq	r8, r0
    1318:	00040000 	andeq	r0, r4, r0
    131c:	9f5001f3 	svcls	0x005001f3
	...
    1328:	00000188 	andeq	r0, r0, r8, lsl #3
    132c:	00000194 	muleq	r0, r4, r1
    1330:	94500001 	ldrbls	r0, [r0], #-1
    1334:	ac000001 	stcge	0, cr0, [r0], {1}
    1338:	04000001 	streq	r0, [r0], #-1
    133c:	5001f300 	andpl	pc, r1, r0, lsl #6
    1340:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1344:	00000000 	andeq	r0, r0, r0
    1348:	00018800 	andeq	r8, r1, r0, lsl #16
    134c:	00019c00 	andeq	r9, r1, r0, lsl #24
    1350:	30000200 	andcc	r0, r0, r0, lsl #4
    1354:	00019c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    1358:	00019e00 	andeq	r9, r1, r0, lsl #28
    135c:	70000900 	andvc	r0, r0, r0, lsl #18
    1360:	1a007300 	bne	1df68 <__Stack_Size+0x1db68>
    1364:	9f290073 	svcls	0x00290073
	...
    1370:	00000188 	andeq	r0, r0, r8, lsl #3
    1374:	00000192 	muleq	r0, r2, r1
    1378:	9f300002 	svcls	0x00300002
    137c:	00000192 	muleq	r0, r2, r1
    1380:	000001a0 	andeq	r0, r0, r0, lsr #3
    1384:	00530001 	subseq	r0, r3, r1
    1388:	00000000 	andeq	r0, r0, r0
    138c:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    1390:	c4000001 	strgt	r0, [r0], #-1
    1394:	01000001 	tsteq	r0, r1
    1398:	01c45000 	biceq	r5, r4, r0
    139c:	01cc0000 	biceq	r0, ip, r0
    13a0:	00040000 	andeq	r0, r4, r0
    13a4:	9f5001f3 	svcls	0x005001f3
	...
    13b0:	000001b8 			; <UNDEFINED> instruction: 0x000001b8
    13b4:	000001bc 			; <UNDEFINED> instruction: 0x000001bc
    13b8:	bc510001 	mrrclt	0, 0, r0, r1, cr1
    13bc:	cc000001 	stcgt	0, cr0, [r0], {1}
    13c0:	04000001 	streq	r0, [r0], #-1
    13c4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    13c8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	0001ec00 	andeq	lr, r1, r0, lsl #24
    13d4:	0001f400 	andeq	pc, r1, r0, lsl #8
    13d8:	50000100 	andpl	r0, r0, r0, lsl #2
    13dc:	000001f4 	strdeq	r0, [r0], -r4
    13e0:	000001f6 	strdeq	r0, [r0], -r6
    13e4:	01f30004 	mvnseq	r0, r4
    13e8:	01f69f50 	mvnseq	r9, r0, asr pc
    13ec:	01fa0000 	mvnseq	r0, r0
    13f0:	00010000 	andeq	r0, r1, r0
    13f4:	0001fa50 	andeq	pc, r1, r0, asr sl	; <UNPREDICTABLE>
    13f8:	00020400 	andeq	r0, r2, r0, lsl #8
    13fc:	f3000400 	vshl.u8	d0, d0, d0
    1400:	009f5001 	addseq	r5, pc, r1
    1404:	00000000 	andeq	r0, r0, r0
    1408:	04000000 	streq	r0, [r0], #-0
    140c:	0a000002 	beq	141c <__Stack_Size+0x101c>
    1410:	01000002 	tsteq	r0, r2
    1414:	020a5000 	andeq	r5, sl, #0
    1418:	02240000 	eoreq	r0, r4, #0
    141c:	00040000 	andeq	r0, r4, r0
    1420:	9f5001f3 	svcls	0x005001f3
	...
    142c:	00000204 	andeq	r0, r0, r4, lsl #4
    1430:	0000020e 	andeq	r0, r0, lr, lsl #4
    1434:	9f300002 	svcls	0x00300002
    1438:	0000020e 	andeq	r0, r0, lr, lsl #4
    143c:	00000216 	andeq	r0, r0, r6, lsl r2
    1440:	16500001 	ldrbne	r0, [r0], -r1
    1444:	18000002 	stmdane	r0, {r1}
    1448:	08000002 	stmdaeq	r0, {r1}
    144c:	01f33100 	mvnseq	r3, r0, lsl #2
    1450:	241a4f50 	ldrcs	r4, [sl], #-3920	; 0xfffff0b0
    1454:	0002189f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    1458:	00021c00 	andeq	r1, r2, r0, lsl #24
    145c:	50000100 	andpl	r0, r0, r0, lsl #2
    1460:	0000021c 	andeq	r0, r0, ip, lsl r2
    1464:	00000224 	andeq	r0, r0, r4, lsr #4
    1468:	f3310008 	vhadd.u<illegal width 64>	d0, d1, d8
    146c:	1a4f5001 	bne	13d5478 <__Stack_Size+0x13d5078>
    1470:	00009f24 	andeq	r9, r0, r4, lsr #30
    1474:	00000000 	andeq	r0, r0, r0
    1478:	02240000 	eoreq	r0, r4, #0
    147c:	025e0000 	subseq	r0, lr, #0
    1480:	00010000 	andeq	r0, r1, r0
    1484:	00025e50 	andeq	r5, r2, r0, asr lr
    1488:	00027000 	andeq	r7, r2, r0
    148c:	f3000400 	vshl.u8	d0, d0, d0
    1490:	009f5001 	addseq	r5, pc, r1
    1494:	00000000 	andeq	r0, r0, r0
    1498:	24000000 	strcs	r0, [r0], #-0
    149c:	36000002 	strcc	r0, [r0], -r2
    14a0:	01000002 	tsteq	r0, r2
    14a4:	02365100 	eorseq	r5, r6, #0, 2
    14a8:	02700000 	rsbseq	r0, r0, #0
    14ac:	00040000 	andeq	r0, r4, r0
    14b0:	9f5101f3 	svcls	0x005101f3
	...
    14bc:	00000224 	andeq	r0, r0, r4, lsr #4
    14c0:	0000023e 	andeq	r0, r0, lr, lsr r2
    14c4:	3e520001 	cdpcc	0, 5, cr0, cr2, cr1, {0}
    14c8:	70000002 	andvc	r0, r0, r2
    14cc:	04000002 	streq	r0, [r0], #-2
    14d0:	5201f300 	andpl	pc, r1, #0, 6
    14d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    14d8:	00000000 	andeq	r0, r0, r0
    14dc:	00022400 	andeq	r2, r2, r0, lsl #8
    14e0:	00023000 	andeq	r3, r2, r0
    14e4:	30000200 	andcc	r0, r0, r0, lsl #4
    14e8:	0002309f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    14ec:	00023400 	andeq	r3, r2, r0, lsl #8
    14f0:	34000500 	strcc	r0, [r0], #-1280	; 0xfffffb00
    14f4:	9f1c0073 	svcls	0x001c0073
    14f8:	00000234 	andeq	r0, r0, r4, lsr r2
    14fc:	00000238 	andeq	r0, r0, r8, lsr r2
    1500:	38540001 	ldmdacc	r4, {r0}^
    1504:	3c000002 	stccc	0, cr0, [r0], {2}
    1508:	05000002 	streq	r0, [r0, #-2]
    150c:	00733400 	rsbseq	r3, r3, r0, lsl #8
    1510:	024a9f1c 	subeq	r9, sl, #28, 30	; 0x70
    1514:	025e0000 	subseq	r0, lr, #0
    1518:	00080000 	andeq	r0, r8, r0
    151c:	c0080070 	andgt	r0, r8, r0, ror r0
    1520:	9f25361a 	svcls	0x0025361a
    1524:	0000025e 	andeq	r0, r0, lr, asr r2
    1528:	00000270 	andeq	r0, r0, r0, ror r2
    152c:	01f30009 	mvnseq	r0, r9
    1530:	1ac00850 	bne	ff003678 <SCS_BASE+0x1eff5678>
    1534:	009f2536 	addseq	r2, pc, r6, lsr r5	; <UNPREDICTABLE>
    1538:	00000000 	andeq	r0, r0, r0
    153c:	24000000 	strcs	r0, [r0], #-0
    1540:	30000002 	andcc	r0, r0, r2
    1544:	03000002 	movweq	r0, #2
    1548:	9fff0800 	svcls	0x00ff0800
    154c:	00000230 	andeq	r0, r0, r0, lsr r2
    1550:	0000023c 	andeq	r0, r0, ip, lsr r2
    1554:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    1558:	9f250073 	svcls	0x00250073
    155c:	0000023c 	andeq	r0, r0, ip, lsr r2
    1560:	0000024a 	andeq	r0, r0, sl, asr #4
    1564:	4a530001 	bmi	14c1570 <__Stack_Size+0x14c1170>
    1568:	5e000002 	cdppl	0, 0, cr0, cr0, cr2, {0}
    156c:	07000002 	streq	r0, [r0, -r2]
    1570:	38007000 	stmdacc	r0, {ip, sp, lr}
    1574:	9f1a3325 	svcls	0x001a3325
    1578:	0000025e 	andeq	r0, r0, lr, asr r2
    157c:	00000270 	andeq	r0, r0, r0, ror r2
    1580:	01f30008 	mvnseq	r0, r8
    1584:	33253850 	teqcc	r5, #80, 16	; 0x500000
    1588:	00009f1a 	andeq	r9, r0, sl, lsl pc
    158c:	00000000 	andeq	r0, r0, r0
    1590:	02240000 	eoreq	r0, r4, #0
    1594:	024a0000 	subeq	r0, sl, #0
    1598:	00020000 	andeq	r0, r2, r0
    159c:	024a9f30 	subeq	r9, sl, #48, 30	; 0xc0
    15a0:	02620000 	rsbeq	r0, r2, #0
    15a4:	00010000 	andeq	r0, r1, r0
    15a8:	00026254 	andeq	r6, r2, r4, asr r2
    15ac:	00027000 	andeq	r7, r2, r0
    15b0:	08000e00 	stmdaeq	r0, {r9, sl, fp}
    15b4:	5001f3ff 	strdpl	pc, [r1], -pc	; <UNPREDICTABLE>
    15b8:	3224fa09 	eorcc	pc, r4, #36864	; 0x9000
    15bc:	24243325 	strtcs	r3, [r4], #-805	; 0xfffffcdb
    15c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15c4:	00000000 	andeq	r0, r0, r0
    15c8:	00022400 	andeq	r2, r2, r0, lsl #8
    15cc:	00023000 	andeq	r3, r2, r0
    15d0:	30000200 	andcc	r0, r0, r0, lsl #4
    15d4:	0002309f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    15d8:	00023600 	andeq	r3, r2, r0, lsl #12
    15dc:	53000100 	movwpl	r0, #256	; 0x100
    15e0:	00000236 	andeq	r0, r0, r6, lsr r2
    15e4:	0000024a 	andeq	r0, r0, sl, asr #4
    15e8:	4a510001 	bmi	14415f4 <__Stack_Size+0x14411f4>
    15ec:	4e000002 	cdpmi	0, 0, cr0, cr0, cr2, {0}
    15f0:	06000002 	streq	r0, [r0], -r2
    15f4:	72007100 	andvc	r7, r0, #0, 2
    15f8:	4e9f2400 	cdpmi	4, 9, cr2, cr15, cr0, {0}
    15fc:	68000002 	stmdavs	r0, {r1}
    1600:	01000002 	tsteq	r0, r2
    1604:	02685200 	rsbeq	r5, r8, #0, 4
    1608:	02700000 	rsbseq	r0, r0, #0
    160c:	000e0000 	andeq	r0, lr, r0
    1610:	01f30071 	mvnseq	r0, r1, ror r0
    1614:	24fa0950 	ldrbtcs	r0, [sl], #2384	; 0x950
    1618:	24332532 	ldrtcs	r2, [r3], #-1330	; 0xffffface
    161c:	00009f24 	andeq	r9, r0, r4, lsr #30
    1620:	00000000 	andeq	r0, r0, r0
    1624:	02700000 	rsbseq	r0, r0, #0
    1628:	02740000 	rsbseq	r0, r4, #0
    162c:	00010000 	andeq	r0, r1, r0
    1630:	00027450 	andeq	r7, r2, r0, asr r4
    1634:	00028c00 	andeq	r8, r2, r0, lsl #24
    1638:	f3000400 	vshl.u8	d0, d0, d0
    163c:	009f5001 	addseq	r5, pc, r1
    1640:	00000000 	andeq	r0, r0, r0
    1644:	70000000 	andvc	r0, r0, r0
    1648:	7c000002 	stcvc	0, cr0, [r0], {2}
    164c:	02000002 	andeq	r0, r0, #2
    1650:	7c9f3000 	ldcvc	0, cr3, [pc], {0}
    1654:	7e000002 	cdpvc	0, 0, cr0, cr0, cr2, {0}
    1658:	09000002 	stmdbeq	r0, {r1}
    165c:	70007300 	andvc	r7, r0, r0, lsl #6
    1660:	00731a00 	rsbseq	r1, r3, r0, lsl #20
    1664:	00009f29 	andeq	r9, r0, r9, lsr #30
    1668:	00000000 	andeq	r0, r0, r0
    166c:	02700000 	rsbseq	r0, r0, #0
    1670:	027c0000 	rsbseq	r0, ip, #0
    1674:	00020000 	andeq	r0, r2, r0
    1678:	027c9f30 	rsbseq	r9, ip, #48, 30	; 0xc0
    167c:	027e0000 	rsbseq	r0, lr, #0
    1680:	00060000 	andeq	r0, r6, r0
    1684:	00700073 	rsbseq	r0, r0, r3, ror r0
    1688:	027e9f1a 	rsbseq	r9, lr, #26, 30	; 0x68
    168c:	02820000 	addeq	r0, r2, #0
    1690:	00010000 	andeq	r0, r1, r0
    1694:	00000050 	andeq	r0, r0, r0, asr r0
    1698:	00000000 	andeq	r0, r0, r0
    169c:	00027000 	andeq	r7, r2, r0
    16a0:	00027400 	andeq	r7, r2, r0, lsl #8
    16a4:	70000700 	andvc	r0, r0, r0, lsl #14
    16a8:	3f253a00 	svccc	0x00253a00
    16ac:	02749f1a 	rsbseq	r9, r4, #26, 30	; 0x68
    16b0:	02780000 	rsbseq	r0, r8, #0
    16b4:	00080000 	andeq	r0, r8, r0
    16b8:	3a5001f3 	bcc	1401e8c <__Stack_Size+0x1401a8c>
    16bc:	9f1a3f25 	svcls	0x001a3f25
    16c0:	00000278 	andeq	r0, r0, r8, ror r2
    16c4:	00000280 	andeq	r0, r0, r0, lsl #5
    16c8:	80530001 	subshi	r0, r3, r1
    16cc:	8c000002 	stchi	0, cr0, [r0], {2}
    16d0:	09000002 	stmdbeq	r0, {r1}
    16d4:	01f33100 	mvnseq	r3, r0, lsl #2
    16d8:	24f60950 	ldrbtcs	r0, [r6], #2384	; 0x950
    16dc:	00009f24 	andeq	r9, r0, r4, lsr #30
    16e0:	00000000 	andeq	r0, r0, r0
    16e4:	028c0000 	addeq	r0, ip, #0
    16e8:	02900000 	addseq	r0, r0, #0
    16ec:	00010000 	andeq	r0, r1, r0
    16f0:	00029050 	andeq	r9, r2, r0, asr r0
    16f4:	0002a400 	andeq	sl, r2, r0, lsl #8
    16f8:	f3000400 	vshl.u8	d0, d0, d0
    16fc:	009f5001 	addseq	r5, pc, r1
    1700:	00000000 	andeq	r0, r0, r0
    1704:	8c000000 	stchi	0, cr0, [r0], {-0}
    1708:	90000002 	andls	r0, r0, r2
    170c:	05000002 	streq	r0, [r0, #-2]
    1710:	4f007000 	svcmi	0x00007000
    1714:	02909f1a 	addseq	r9, r0, #26, 30	; 0x68
    1718:	02960000 	addseq	r0, r6, #0
    171c:	00010000 	andeq	r0, r1, r0
    1720:	00029650 	andeq	r9, r2, r0, asr r6
    1724:	0002a400 	andeq	sl, r2, r0, lsl #8
    1728:	f3000600 	vmax.u8	d0, d0, d0
    172c:	1a4f5001 	bne	13d5738 <__Stack_Size+0x13d5338>
    1730:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1734:	00000000 	andeq	r0, r0, r0
    1738:	0002a400 	andeq	sl, r2, r0, lsl #8
    173c:	0002a800 	andeq	sl, r2, r0, lsl #16
    1740:	50000100 	andpl	r0, r0, r0, lsl #2
    1744:	000002a8 	andeq	r0, r0, r8, lsr #5
    1748:	000002c0 	andeq	r0, r0, r0, asr #5
    174c:	01f30004 	mvnseq	r0, r4
    1750:	00009f50 	andeq	r9, r0, r0, asr pc
    1754:	00000000 	andeq	r0, r0, r0
    1758:	02a40000 	adceq	r0, r4, #0
    175c:	02a80000 	adceq	r0, r8, #0
    1760:	00050000 	andeq	r0, r5, r0
    1764:	1a4f0070 	bne	13c192c <__Stack_Size+0x13c152c>
    1768:	0002a89f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
    176c:	0002ac00 	andeq	sl, r2, r0, lsl #24
    1770:	50000100 	andpl	r0, r0, r0, lsl #2
    1774:	000002ac 	andeq	r0, r0, ip, lsr #5
    1778:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    177c:	01710003 	cmneq	r1, r3
    1780:	0002b09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    1784:	0002c000 	andeq	ip, r2, r0
    1788:	f3000600 	vmax.u8	d0, d0, d0
    178c:	1a4f5001 	bne	13d5798 <__Stack_Size+0x13d5398>
    1790:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1794:	00000000 	andeq	r0, r0, r0
    1798:	0002c000 	andeq	ip, r2, r0
    179c:	0002c400 	andeq	ip, r2, r0, lsl #8
    17a0:	50000100 	andpl	r0, r0, r0, lsl #2
    17a4:	000002c4 	andeq	r0, r0, r4, asr #5
    17a8:	000002dc 	ldrdeq	r0, [r0], -ip
    17ac:	01f30004 	mvnseq	r0, r4
    17b0:	00009f50 	andeq	r9, r0, r0, asr pc
    17b4:	00000000 	andeq	r0, r0, r0
    17b8:	02c00000 	sbceq	r0, r0, #0
    17bc:	02cc0000 	sbceq	r0, ip, #0
    17c0:	00020000 	andeq	r0, r2, r0
    17c4:	02cc9f30 	sbceq	r9, ip, #48, 30	; 0xc0
    17c8:	02ce0000 	sbceq	r0, lr, #0
    17cc:	00090000 	andeq	r0, r9, r0
    17d0:	00700073 	rsbseq	r0, r0, r3, ror r0
    17d4:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    17d8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17dc:	00000000 	andeq	r0, r0, r0
    17e0:	0002c000 	andeq	ip, r2, r0
    17e4:	0002cc00 	andeq	ip, r2, r0, lsl #24
    17e8:	30000200 	andcc	r0, r0, r0, lsl #4
    17ec:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    17f0:	0002ce00 	andeq	ip, r2, r0, lsl #28
    17f4:	73000600 	movwvc	r0, #1536	; 0x600
    17f8:	1a007000 	bne	1d800 <__Stack_Size+0x1d400>
    17fc:	0002ce9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    1800:	0002d200 	andeq	sp, r2, r0, lsl #4
    1804:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1810:	000002c0 	andeq	r0, r0, r0, asr #5
    1814:	000002c4 	andeq	r0, r0, r4, asr #5
    1818:	00700007 	rsbseq	r0, r0, r7
    181c:	1a3f253e 	bne	fcad1c <__Stack_Size+0xfca91c>
    1820:	0002c49f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1824:	0002c800 	andeq	ip, r2, r0, lsl #16
    1828:	f3000800 	vsub.i8	d0, d0, d0
    182c:	253e5001 	ldrcs	r5, [lr, #-1]!
    1830:	c89f1a3f 	ldmgt	pc, {r0, r1, r2, r3, r4, r5, r9, fp, ip}	; <UNPREDICTABLE>
    1834:	d0000002 	andle	r0, r0, r2
    1838:	01000002 	tsteq	r0, r2
    183c:	02d05300 	sbcseq	r5, r0, #0, 6
    1840:	02dc0000 	sbcseq	r0, ip, #0
    1844:	00090000 	andeq	r0, r9, r0
    1848:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    184c:	2424f209 	strtcs	pc, [r4], #-521	; 0xfffffdf7
    1850:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1854:	00000000 	andeq	r0, r0, r0
    1858:	0002dc00 	andeq	sp, r2, r0, lsl #24
    185c:	0002e600 	andeq	lr, r2, r0, lsl #12
    1860:	50000100 	andpl	r0, r0, r0, lsl #2
    1864:	000002e6 	andeq	r0, r0, r6, ror #5
    1868:	000002e8 	andeq	r0, r0, r8, ror #5
    186c:	01f30004 	mvnseq	r0, r4
    1870:	02e89f50 	rsceq	r9, r8, #80, 30	; 0x140
    1874:	02f20000 	rscseq	r0, r2, #0
    1878:	00010000 	andeq	r0, r1, r0
    187c:	0002f250 	andeq	pc, r2, r0, asr r2	; <UNPREDICTABLE>
    1880:	00030200 	andeq	r0, r3, r0, lsl #4
    1884:	f3000400 	vshl.u8	d0, d0, d0
    1888:	029f5001 	addseq	r5, pc, #1
    188c:	04000003 	streq	r0, [r0], #-3
    1890:	01000003 	tsteq	r0, r3
    1894:	03045000 	movweq	r5, #16384	; 0x4000
    1898:	030c0000 	movweq	r0, #49152	; 0xc000
    189c:	00040000 	andeq	r0, r4, r0
    18a0:	9f5001f3 	svcls	0x005001f3
	...
    18ac:	000002dc 	ldrdeq	r0, [r0], -ip
    18b0:	000002e6 	andeq	r0, r0, r6, ror #5
    18b4:	9f300002 	svcls	0x00300002
    18b8:	000002e6 	andeq	r0, r0, r6, ror #5
    18bc:	000002e8 	andeq	r0, r0, r8, ror #5
    18c0:	e8500001 	ldmda	r0, {r0}^
    18c4:	f6000002 			; <UNDEFINED> instruction: 0xf6000002
    18c8:	02000002 	andeq	r0, r0, #2
    18cc:	f69f3000 			; <UNDEFINED> instruction: 0xf69f3000
    18d0:	02000002 	andeq	r0, r0, #2
    18d4:	01000003 	tsteq	r0, r3
    18d8:	03025000 	movweq	r5, #8192	; 0x2000
    18dc:	03040000 	movweq	r0, #16384	; 0x4000
    18e0:	00020000 	andeq	r0, r2, r0
    18e4:	03049f30 	movweq	r9, #20272	; 0x4f30
    18e8:	030c0000 	movweq	r0, #49152	; 0xc000
    18ec:	00010000 	andeq	r0, r1, r0
    18f0:	00000050 	andeq	r0, r0, r0, asr r0
    18f4:	00000000 	andeq	r0, r0, r0
    18f8:	0002dc00 	andeq	sp, r2, r0, lsl #24
    18fc:	0002e000 	andeq	lr, r2, r0
    1900:	30000200 	andcc	r0, r0, r0, lsl #4
    1904:	0002e09f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    1908:	0002f000 	andeq	pc, r2, r0
    190c:	52000100 	andpl	r0, r0, #0, 2
    1910:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1914:	000002f2 	strdeq	r0, [r0], -r2
    1918:	00700008 	rsbseq	r0, r0, r8
    191c:	3224f009 	eorcc	pc, r4, #9
    1920:	02f29f25 	rscseq	r9, r2, #37, 30	; 0x94
    1924:	03020000 	movweq	r0, #8192	; 0x2000
    1928:	00090000 	andeq	r0, r9, r0
    192c:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    1930:	253224f0 	ldrcs	r2, [r2, #-1264]!	; 0xfffffb10
    1934:	0003029f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    1938:	00030c00 	andeq	r0, r3, r0, lsl #24
    193c:	52000100 	andpl	r0, r0, #0, 2
	...
    1948:	000002dc 	ldrdeq	r0, [r0], -ip
    194c:	000002e0 	andeq	r0, r0, r0, ror #5
    1950:	9f300002 	svcls	0x00300002
    1954:	000002e0 	andeq	r0, r0, r0, ror #5
    1958:	000002e6 	andeq	r0, r0, r6, ror #5
    195c:	00700007 	rsbseq	r0, r0, r7
    1960:	1a332544 	bne	ccae78 <__Stack_Size+0xccaa78>
    1964:	0002e69f 	muleq	r2, pc, r6	; <UNPREDICTABLE>
    1968:	0002e800 	andeq	lr, r2, r0, lsl #16
    196c:	f3000800 	vsub.i8	d0, d0, d0
    1970:	25445001 	strbcs	r5, [r4, #-1]
    1974:	e89f1a33 	ldm	pc, {r0, r1, r4, r5, r9, fp, ip}	; <UNPREDICTABLE>
    1978:	f2000002 	vhadd.s8	d0, d0, d2
    197c:	07000002 	streq	r0, [r0, -r2]
    1980:	44007000 	strmi	r7, [r0], #-0
    1984:	9f1a3325 	svcls	0x001a3325
    1988:	000002f2 	strdeq	r0, [r0], -r2
    198c:	00000302 	andeq	r0, r0, r2, lsl #6
    1990:	01f30008 	mvnseq	r0, r8
    1994:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    1998:	03029f1a 	movweq	r9, #12058	; 0x2f1a
    199c:	03040000 	movweq	r0, #16384	; 0x4000
    19a0:	00070000 	andeq	r0, r7, r0
    19a4:	25440070 	strbcs	r0, [r4, #-112]	; 0xffffff90
    19a8:	049f1a33 	ldreq	r1, [pc], #2611	; 19b0 <__Stack_Size+0x15b0>
    19ac:	0c000003 	stceq	0, cr0, [r0], {3}
    19b0:	08000003 	stmdaeq	r0, {r0, r1}
    19b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    19b8:	1a332544 	bne	ccaed0 <__Stack_Size+0xccaad0>
    19bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19c0:	00000000 	andeq	r0, r0, r0
    19c4:	00030c00 	andeq	r0, r3, r0, lsl #24
    19c8:	00031600 	andeq	r1, r3, r0, lsl #12
    19cc:	50000100 	andpl	r0, r0, r0, lsl #2
    19d0:	00000316 	andeq	r0, r0, r6, lsl r3
    19d4:	00000320 	andeq	r0, r0, r0, lsr #6
    19d8:	01f30004 	mvnseq	r0, r4
    19dc:	00009f50 	andeq	r9, r0, r0, asr pc
    19e0:	00000000 	andeq	r0, r0, r0
    19e4:	030c0000 	movweq	r0, #49152	; 0xc000
    19e8:	03160000 	tsteq	r6, #0
    19ec:	00020000 	andeq	r0, r2, r0
    19f0:	03169f30 	tsteq	r6, #48, 30	; 0xc0
    19f4:	03200000 	teqeq	r0, #0
    19f8:	00010000 	andeq	r0, r1, r0
    19fc:	00000050 	andeq	r0, r0, r0, asr r0
    1a00:	00000000 	andeq	r0, r0, r0
    1a04:	00030c00 	andeq	r0, r3, r0, lsl #24
    1a08:	00031600 	andeq	r1, r3, r0, lsl #12
    1a0c:	70000700 	andvc	r0, r0, r0, lsl #14
    1a10:	31254600 	teqcc	r5, r0, lsl #12
    1a14:	03169f1a 	tsteq	r6, #26, 30	; 0x68
    1a18:	03200000 	teqeq	r0, #0
    1a1c:	00080000 	andeq	r0, r8, r0
    1a20:	465001f3 			; <UNDEFINED> instruction: 0x465001f3
    1a24:	9f1a3125 	svcls	0x001a3125
	...
    1a30:	00000030 	andeq	r0, r0, r0, lsr r0
    1a34:	0000003a 	andeq	r0, r0, sl, lsr r0
    1a38:	3a500001 	bcc	1401a44 <__Stack_Size+0x1401644>
    1a3c:	44000000 	strmi	r0, [r0], #-0
    1a40:	04000000 	streq	r0, [r0], #-0
    1a44:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a4c:	00000000 	andeq	r0, r0, r0
    1a50:	00003000 	andeq	r3, r0, r0
    1a54:	00003400 	andeq	r3, r0, r0, lsl #8
    1a58:	30000200 	andcc	r0, r0, r0, lsl #4
    1a5c:	0000349f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    1a60:	00003a00 	andeq	r3, r0, r0, lsl #20
    1a64:	52000100 	andpl	r0, r0, #0, 2
    1a68:	0000003a 	andeq	r0, r0, sl, lsr r0
    1a6c:	00000044 	andeq	r0, r0, r4, asr #32
    1a70:	00500001 	subseq	r0, r0, r1
    1a74:	00000000 	andeq	r0, r0, r0
    1a78:	50000000 	andpl	r0, r0, r0
    1a7c:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    1a80:	01000000 	mrseq	r0, (UNDEF: 0)
    1a84:	005e5000 	subseq	r5, lr, r0
    1a88:	007c0000 	rsbseq	r0, ip, r0
    1a8c:	00040000 	andeq	r0, r4, r0
    1a90:	9f5001f3 	svcls	0x005001f3
	...
    1a9c:	00000050 	andeq	r0, r0, r0, asr r0
    1aa0:	0000006f 	andeq	r0, r0, pc, rrx
    1aa4:	6f510001 	svcvs	0x00510001
    1aa8:	70000000 	andvc	r0, r0, r0
    1aac:	04000000 	streq	r0, [r0], #-0
    1ab0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1ab4:	0000709f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ab8:	00007300 	andeq	r7, r0, r0, lsl #6
    1abc:	51000100 	mrspl	r0, (UNDEF: 16)
    1ac0:	00000073 	andeq	r0, r0, r3, ror r0
    1ac4:	0000007c 	andeq	r0, r0, ip, ror r0
    1ac8:	01f30004 	mvnseq	r0, r4
    1acc:	00009f51 	andeq	r9, r0, r1, asr pc
    1ad0:	00000000 	andeq	r0, r0, r0
    1ad4:	00500000 	subseq	r0, r0, r0
    1ad8:	00560000 	subseq	r0, r6, r0
    1adc:	00020000 	andeq	r0, r2, r0
    1ae0:	00569f30 	subseq	r9, r6, r0, lsr pc
    1ae4:	005e0000 	subseq	r0, lr, r0
    1ae8:	00010000 	andeq	r0, r1, r0
    1aec:	00005e52 	andeq	r5, r0, r2, asr lr
    1af0:	00006f00 	andeq	r6, r0, r0, lsl #30
    1af4:	50000100 	andpl	r0, r0, r0, lsl #2
    1af8:	00000070 	andeq	r0, r0, r0, ror r0
    1afc:	00000073 	andeq	r0, r0, r3, ror r0
    1b00:	00500001 	subseq	r0, r0, r1
    1b04:	00000000 	andeq	r0, r0, r0
    1b08:	a4000000 	strge	r0, [r0], #-0
    1b0c:	b0000000 	andlt	r0, r0, r0
    1b10:	01000000 	mrseq	r0, (UNDEF: 0)
    1b14:	00b05000 	adcseq	r5, r0, r0
    1b18:	00b80000 	adcseq	r0, r8, r0
    1b1c:	00040000 	andeq	r0, r4, r0
    1b20:	9f5001f3 	svcls	0x005001f3
	...
    1b2c:	000000a4 	andeq	r0, r0, r4, lsr #1
    1b30:	000000a8 	andeq	r0, r0, r8, lsr #1
    1b34:	9f300002 	svcls	0x00300002
    1b38:	000000a8 	andeq	r0, r0, r8, lsr #1
    1b3c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1b40:	00700008 	rsbseq	r0, r0, r8
    1b44:	301a0073 	andscc	r0, sl, r3, ror r0
    1b48:	00b09f2e 	adcseq	r9, r0, lr, lsr #30
    1b4c:	00b80000 	adcseq	r0, r8, r0
    1b50:	00090000 	andeq	r0, r9, r0
    1b54:	735001f3 	cmpvc	r0, #-1073741764	; 0xc000003c
    1b58:	2e301a00 	vaddcs.f32	s2, s0, s0
    1b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b60:	00000000 	andeq	r0, r0, r0
    1b64:	0000b800 	andeq	fp, r0, r0, lsl #16
    1b68:	0000c000 	andeq	ip, r0, r0
    1b6c:	50000100 	andpl	r0, r0, r0, lsl #2
    1b70:	000000c0 	andeq	r0, r0, r0, asr #1
    1b74:	000000c8 	andeq	r0, r0, r8, asr #1
    1b78:	01f30004 	mvnseq	r0, r4
    1b7c:	00009f50 	andeq	r9, r0, r0, asr pc
    1b80:	00000000 	andeq	r0, r0, r0
    1b84:	00740000 	rsbseq	r0, r4, r0
    1b88:	00800000 	addeq	r0, r0, r0
    1b8c:	00010000 	andeq	r0, r1, r0
    1b90:	00008050 	andeq	r8, r0, r0, asr r0
    1b94:	00008800 	andeq	r8, r0, r0, lsl #16
    1b98:	f3000400 	vshl.u8	d0, d0, d0
    1b9c:	009f5001 	addseq	r5, pc, r1
    1ba0:	00000000 	andeq	r0, r0, r0
    1ba4:	74000000 	strvc	r0, [r0], #-0
    1ba8:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    1bac:	02000000 	andeq	r0, r0, #0
    1bb0:	789f3000 	ldmvc	pc, {ip, sp}	; <UNPREDICTABLE>
    1bb4:	80000000 	andhi	r0, r0, r0
    1bb8:	01000000 	mrseq	r0, (UNDEF: 0)
    1bbc:	00805200 	addeq	r5, r0, r0, lsl #4
    1bc0:	00880000 	addeq	r0, r8, r0
    1bc4:	00010000 	andeq	r0, r1, r0
    1bc8:	00000050 	andeq	r0, r0, r0, asr r0
    1bcc:	00000000 	andeq	r0, r0, r0
    1bd0:	00009400 	andeq	r9, r0, r0, lsl #8
    1bd4:	0000a000 	andeq	sl, r0, r0
    1bd8:	50000100 	andpl	r0, r0, r0, lsl #2
    1bdc:	000000a0 	andeq	r0, r0, r0, lsr #1
    1be0:	000000a8 	andeq	r0, r0, r8, lsr #1
    1be4:	01f30004 	mvnseq	r0, r4
    1be8:	00009f50 	andeq	r9, r0, r0, asr pc
    1bec:	00000000 	andeq	r0, r0, r0
    1bf0:	00940000 	addseq	r0, r4, r0
    1bf4:	009e0000 	addseq	r0, lr, r0
    1bf8:	00010000 	andeq	r0, r1, r0
    1bfc:	00009e51 	andeq	r9, r0, r1, asr lr
    1c00:	0000a800 	andeq	sl, r0, r0, lsl #16
    1c04:	f3000400 	vshl.u8	d0, d0, d0
    1c08:	009f5101 	addseq	r5, pc, r1, lsl #2
    1c0c:	00000000 	andeq	r0, r0, r0
    1c10:	94000000 	strls	r0, [r0], #-0
    1c14:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    1c18:	02000000 	andeq	r0, r0, #0
    1c1c:	989f3000 	ldmls	pc, {ip, sp}	; <UNPREDICTABLE>
    1c20:	9c000000 	stcls	0, cr0, [r0], {-0}
    1c24:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1c28:	11007200 	mrsne	r7, R8_usr
    1c2c:	7e83ffff 	mcrvc	15, 4, pc, cr3, cr15, {7}	; <UNPREDICTABLE>
    1c30:	009c9f1a 	addseq	r9, ip, sl, lsl pc
    1c34:	00a00000 	adceq	r0, r0, r0
    1c38:	00010000 	andeq	r0, r1, r0
    1c3c:	0000a052 	andeq	sl, r0, r2, asr r0
    1c40:	0000a800 	andeq	sl, r0, r0, lsl #16
    1c44:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1c50:	000000b4 	strheq	r0, [r0], -r4
    1c54:	000000be 	strheq	r0, [r0], -lr
    1c58:	be500001 	cdplt	0, 5, cr0, cr0, cr1, {0}
    1c5c:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1c60:	04000000 	streq	r0, [r0], #-0
    1c64:	5001f300 	andpl	pc, r1, r0, lsl #6
    1c68:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1c6c:	00000000 	andeq	r0, r0, r0
    1c70:	0000b400 	andeq	fp, r0, r0, lsl #8
    1c74:	0000b800 	andeq	fp, r0, r0, lsl #16
    1c78:	30000200 	andcc	r0, r0, r0, lsl #4
    1c7c:	0000b89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1c80:	0000be00 	andeq	fp, r0, r0, lsl #28
    1c84:	52000100 	andpl	r0, r0, #0, 2
    1c88:	000000be 	strheq	r0, [r0], -lr
    1c8c:	000000c8 	andeq	r0, r0, r8, asr #1
    1c90:	00500001 	subseq	r0, r0, r1
    1c94:	00000000 	andeq	r0, r0, r0
    1c98:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    1c9c:	e2000000 	and	r0, r0, #0
    1ca0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ca4:	00e25000 	rsceq	r5, r2, r0
    1ca8:	00ec0000 	rsceq	r0, ip, r0
    1cac:	00040000 	andeq	r0, r4, r0
    1cb0:	9f5001f3 	svcls	0x005001f3
	...
    1cbc:	000000d8 	ldrdeq	r0, [r0], -r8
    1cc0:	000000dc 	ldrdeq	r0, [r0], -ip
    1cc4:	9f300002 	svcls	0x00300002
    1cc8:	000000dc 	ldrdeq	r0, [r0], -ip
    1ccc:	000000e2 	andeq	r0, r0, r2, ror #1
    1cd0:	e2520001 	subs	r0, r2, #1
    1cd4:	ec000000 	stc	0, cr0, [r0], {-0}
    1cd8:	01000000 	mrseq	r0, (UNDEF: 0)
    1cdc:	00005000 	andeq	r5, r0, r0
    1ce0:	00000000 	andeq	r0, r0, r0
    1ce4:	00ec0000 	rsceq	r0, ip, r0
    1ce8:	00f60000 	rscseq	r0, r6, r0
    1cec:	00010000 	andeq	r0, r1, r0
    1cf0:	0000f650 	andeq	pc, r0, r0, asr r6	; <UNPREDICTABLE>
    1cf4:	00010000 	andeq	r0, r1, r0
    1cf8:	f3000400 	vshl.u8	d0, d0, d0
    1cfc:	009f5001 	addseq	r5, pc, r1
    1d00:	00000000 	andeq	r0, r0, r0
    1d04:	ec000000 	stc	0, cr0, [r0], {-0}
    1d08:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    1d0c:	02000000 	andeq	r0, r0, #0
    1d10:	f09f3000 			; <UNDEFINED> instruction: 0xf09f3000
    1d14:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    1d18:	01000000 	mrseq	r0, (UNDEF: 0)
    1d1c:	00f65200 	rscseq	r5, r6, r0, lsl #4
    1d20:	01000000 	mrseq	r0, (UNDEF: 0)
    1d24:	00010000 	andeq	r0, r1, r0
    1d28:	00000050 	andeq	r0, r0, r0, asr r0
    1d2c:	00000000 	andeq	r0, r0, r0
    1d30:	00010000 	andeq	r0, r1, r0
    1d34:	00010c00 	andeq	r0, r1, r0, lsl #24
    1d38:	50000100 	andpl	r0, r0, r0, lsl #2
    1d3c:	0000010c 	andeq	r0, r0, ip, lsl #2
    1d40:	00000114 	andeq	r0, r0, r4, lsl r1
    1d44:	01f30004 	mvnseq	r0, r4
    1d48:	00009f50 	andeq	r9, r0, r0, asr pc
    1d4c:	00000000 	andeq	r0, r0, r0
    1d50:	01000000 	mrseq	r0, (UNDEF: 0)
    1d54:	01040000 	mrseq	r0, (UNDEF: 4)
    1d58:	00020000 	andeq	r0, r2, r0
    1d5c:	01049f30 	tsteq	r4, r0, lsr pc
    1d60:	010c0000 	mrseq	r0, (UNDEF: 12)
    1d64:	00010000 	andeq	r0, r1, r0
    1d68:	00010c52 	andeq	r0, r1, r2, asr ip
    1d6c:	00011400 	andeq	r1, r1, r0, lsl #8
    1d70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d7c:	00000114 	andeq	r0, r0, r4, lsl r1
    1d80:	0000011c 	andeq	r0, r0, ip, lsl r1
    1d84:	1c500001 	mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1d88:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    1d8c:	04000001 	streq	r0, [r0], #-1
    1d90:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d94:	00011e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    1d98:	00012200 	andeq	r2, r1, r0, lsl #4
    1d9c:	50000100 	andpl	r0, r0, r0, lsl #2
    1da0:	00000122 	andeq	r0, r0, r2, lsr #2
    1da4:	0000012c 	andeq	r0, r0, ip, lsr #2
    1da8:	01f30004 	mvnseq	r0, r4
    1dac:	00009f50 	andeq	r9, r0, r0, asr pc
    1db0:	00000000 	andeq	r0, r0, r0
    1db4:	01380000 	teqeq	r8, r0
    1db8:	01420000 	mrseq	r0, (UNDEF: 66)
    1dbc:	00010000 	andeq	r0, r1, r0
    1dc0:	00014250 	andeq	r4, r1, r0, asr r2
    1dc4:	00014c00 	andeq	r4, r1, r0, lsl #24
    1dc8:	f3000400 	vshl.u8	d0, d0, d0
    1dcc:	009f5001 	addseq	r5, pc, r1
    1dd0:	00000000 	andeq	r0, r0, r0
    1dd4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1dd8:	3c000001 	stccc	0, cr0, [r0], {1}
    1ddc:	02000001 	andeq	r0, r0, #1
    1de0:	3c9f3000 	ldccc	0, cr3, [pc], {0}
    1de4:	42000001 	andmi	r0, r0, #1
    1de8:	01000001 	tsteq	r0, r1
    1dec:	01425200 	mrseq	r5, (UNDEF: 98)
    1df0:	014c0000 	mrseq	r0, (UNDEF: 76)
    1df4:	00010000 	andeq	r0, r1, r0
    1df8:	00000050 	andeq	r0, r0, r0, asr r0
    1dfc:	00000000 	andeq	r0, r0, r0
    1e00:	00017800 	andeq	r7, r1, r0, lsl #16
    1e04:	00017e00 	andeq	r7, r1, r0, lsl #28
    1e08:	50000100 	andpl	r0, r0, r0, lsl #2
    1e0c:	0000017e 	andeq	r0, r0, lr, ror r1
    1e10:	00000188 	andeq	r0, r0, r8, lsl #3
    1e14:	01f30004 	mvnseq	r0, r4
    1e18:	00009f50 	andeq	r9, r0, r0, asr pc
    1e1c:	00000000 	andeq	r0, r0, r0
    1e20:	01940000 	orrseq	r0, r4, r0
    1e24:	019a0000 	orrseq	r0, sl, r0
    1e28:	00020000 	andeq	r0, r2, r0
    1e2c:	019a9f30 	orrseq	r9, sl, r0, lsr pc
    1e30:	019e0000 	orrseq	r0, lr, r0
    1e34:	00050000 	andeq	r0, r5, r0
    1e38:	1a3c0072 	bne	f02008 <__Stack_Size+0xf01c08>
    1e3c:	00019e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    1e40:	0001ae00 	andeq	sl, r1, r0, lsl #28
    1e44:	52000100 	andpl	r0, r0, #0, 2
    1e48:	000001d2 	ldrdeq	r0, [r0], -r2
    1e4c:	000001d6 	ldrdeq	r0, [r0], -r6
    1e50:	00710008 	rsbseq	r0, r1, r8
    1e54:	341af008 	ldrcc	pc, [sl], #-8
    1e58:	01e09f25 	mvneq	r9, r5, lsr #30
    1e5c:	01e40000 	mvneq	r0, r0
    1e60:	00090000 	andeq	r0, r9, r0
    1e64:	000a0074 	andeq	r0, sl, r4, ror r0
    1e68:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xfffff5f9
    1e6c:	0001ee9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    1e70:	0001f200 	andeq	pc, r1, r0, lsl #4
    1e74:	74000900 	strvc	r0, [r0], #-2304	; 0xfffff700
    1e78:	38000a00 	stmdacc	r0, {r9, fp}
    1e7c:	9f253b1a 	svcls	0x00253b1a
    1e80:	000001fa 	strdeq	r0, [r0], -sl
    1e84:	000001fe 	strdeq	r0, [r0], -lr
    1e88:	00720009 	rsbseq	r0, r2, r9
    1e8c:	1ac0000a 	bne	ff001ebc <SCS_BASE+0x1eff3ebc>
    1e90:	009f253e 	addseq	r2, pc, lr, lsr r5	; <UNPREDICTABLE>
    1e94:	00000000 	andeq	r0, r0, r0
    1e98:	94000000 	strls	r0, [r0], #-0
    1e9c:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
    1ea0:	02000001 	andeq	r0, r0, #1
    1ea4:	ae9f3000 	cdpge	0, 9, cr3, cr15, cr0, {0}
    1ea8:	b4000001 	strlt	r0, [r0], #-1
    1eac:	07000001 	streq	r0, [r0, -r1]
    1eb0:	4e007200 	cdpmi	2, 0, cr7, cr0, cr0, {0}
    1eb4:	9f1a2441 	svcls	0x001a2441
    1eb8:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    1ebc:	000001ca 	andeq	r0, r0, sl, asr #3
    1ec0:	00520001 	subseq	r0, r2, r1
    1ec4:	00000000 	andeq	r0, r0, r0
    1ec8:	94000000 	strls	r0, [r0], #-0
    1ecc:	ba000001 	blt	1ed8 <__Stack_Size+0x1ad8>
    1ed0:	02000001 	andeq	r0, r0, #1
    1ed4:	009f3000 	addseq	r3, pc, r0
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	94000000 	strls	r0, [r0], #-0
    1ee0:	d2000001 	andle	r0, r0, #1
    1ee4:	02000001 	andeq	r0, r0, #1
    1ee8:	d29f3000 	addsle	r3, pc, #0
    1eec:	d6000001 	strle	r0, [r0], -r1
    1ef0:	13000001 	movwne	r0, #1
    1ef4:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    1ef8:	25341af0 	ldrcs	r1, [r4, #-2800]!	; 0xfffff510
    1efc:	00492003 	subeq	r2, r9, r3
    1f00:	01942208 	orrseq	r2, r4, r8, lsl #4
    1f04:	9f1aff08 	svcls	0x001aff08
    1f08:	000001e0 	andeq	r0, r0, r0, ror #3
    1f0c:	000001e4 	andeq	r0, r0, r4, ror #3
    1f10:	00740014 	rsbseq	r0, r4, r4, lsl r0
    1f14:	1a07000a 	bne	1c1f44 <__Stack_Size+0x1c1b44>
    1f18:	20032538 	andcs	r2, r3, r8, lsr r5
    1f1c:	22080049 	andcs	r0, r8, #73	; 0x49
    1f20:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    1f24:	01ee9f1a 	mvneq	r9, sl, lsl pc
    1f28:	01f20000 	mvnseq	r0, r0
    1f2c:	00140000 	andseq	r0, r4, r0
    1f30:	000a0074 	andeq	r0, sl, r4, ror r0
    1f34:	253b1a38 	ldrcs	r1, [fp, #-2616]!	; 0xfffff5c8
    1f38:	00492003 	subeq	r2, r9, r3
    1f3c:	01942208 	orrseq	r2, r4, r8, lsl #4
    1f40:	9f1aff08 	svcls	0x001aff08
    1f44:	000001fa 	strdeq	r0, [r0], -sl
    1f48:	000001fe 	strdeq	r0, [r0], -lr
    1f4c:	00720014 	rsbseq	r0, r2, r4, lsl r0
    1f50:	1ac0000a 	bne	ff001f80 <SCS_BASE+0x1eff3f80>
    1f54:	3003253e 	andcc	r2, r3, lr, lsr r5
    1f58:	22080049 	andcs	r0, r8, #73	; 0x49
    1f5c:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    1f60:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1f64:	00000000 	andeq	r0, r0, r0
    1f68:	021c0000 	andseq	r0, ip, #0
    1f6c:	02240000 	eoreq	r0, r4, #0
    1f70:	00010000 	andeq	r0, r1, r0
    1f74:	00022450 	andeq	r2, r2, r0, asr r4
    1f78:	00022600 	andeq	r2, r2, r0, lsl #12
    1f7c:	f3000400 	vshl.u8	d0, d0, d0
    1f80:	269f5001 	ldrcs	r5, [pc], r1
    1f84:	2a000002 	bcs	1f94 <__Stack_Size+0x1b94>
    1f88:	01000002 	tsteq	r0, r2
    1f8c:	022a5000 	eoreq	r5, sl, #0
    1f90:	02340000 	eorseq	r0, r4, #0
    1f94:	00040000 	andeq	r0, r4, r0
    1f98:	9f5001f3 	svcls	0x005001f3
	...
    1fa4:	00000234 	andeq	r0, r0, r4, lsr r2
    1fa8:	0000023c 	andeq	r0, r0, ip, lsr r2
    1fac:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1fb0:	3e000002 	cdpcc	0, 0, cr0, cr0, cr2, {0}
    1fb4:	04000002 	streq	r0, [r0], #-2
    1fb8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fbc:	00023e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    1fc0:	00024200 	andeq	r4, r2, r0, lsl #4
    1fc4:	50000100 	andpl	r0, r0, r0, lsl #2
    1fc8:	00000242 	andeq	r0, r0, r2, asr #4
    1fcc:	0000024c 	andeq	r0, r0, ip, asr #4
    1fd0:	01f30004 	mvnseq	r0, r4
    1fd4:	00009f50 	andeq	r9, r0, r0, asr pc
    1fd8:	00000000 	andeq	r0, r0, r0
    1fdc:	024c0000 	subeq	r0, ip, #0
    1fe0:	02540000 	subseq	r0, r4, #0
    1fe4:	00010000 	andeq	r0, r1, r0
    1fe8:	00025450 	andeq	r5, r2, r0, asr r4
    1fec:	00025600 	andeq	r5, r2, r0, lsl #12
    1ff0:	f3000400 	vshl.u8	d0, d0, d0
    1ff4:	569f5001 	ldrpl	r5, [pc], r1
    1ff8:	5a000002 	bpl	2008 <__Stack_Size+0x1c08>
    1ffc:	01000002 	tsteq	r0, r2
    2000:	025a5000 	subseq	r5, sl, #0
    2004:	02640000 	rsbeq	r0, r4, #0
    2008:	00040000 	andeq	r0, r4, r0
    200c:	9f5001f3 	svcls	0x005001f3
	...
    2018:	00000264 	andeq	r0, r0, r4, ror #4
    201c:	0000026c 	andeq	r0, r0, ip, ror #4
    2020:	6c500001 	mrrcvs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    2024:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
    2028:	04000002 	streq	r0, [r0], #-2
    202c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2030:	00026e9f 	muleq	r2, pc, lr	; <UNPREDICTABLE>
    2034:	00027200 	andeq	r7, r2, r0, lsl #4
    2038:	50000100 	andpl	r0, r0, r0, lsl #2
    203c:	00000272 	andeq	r0, r0, r2, ror r2
    2040:	0000027c 	andeq	r0, r0, ip, ror r2
    2044:	01f30004 	mvnseq	r0, r4
    2048:	00009f50 	andeq	r9, r0, r0, asr pc
    204c:	00000000 	andeq	r0, r0, r0
    2050:	027c0000 	rsbseq	r0, ip, #0
    2054:	02840000 	addeq	r0, r4, #0
    2058:	00010000 	andeq	r0, r1, r0
    205c:	00028450 	andeq	r8, r2, r0, asr r4
    2060:	00028600 	andeq	r8, r2, r0, lsl #12
    2064:	f3000400 	vshl.u8	d0, d0, d0
    2068:	869f5001 	ldrhi	r5, [pc], r1
    206c:	8a000002 	bhi	207c <__Stack_Size+0x1c7c>
    2070:	01000002 	tsteq	r0, r2
    2074:	028a5000 	addeq	r5, sl, #0
    2078:	02940000 	addseq	r0, r4, #0
    207c:	00040000 	andeq	r0, r4, r0
    2080:	9f5001f3 	svcls	0x005001f3
	...
    208c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
    2090:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2094:	d0500001 	subsle	r0, r0, r1
    2098:	e0000002 	and	r0, r0, r2
    209c:	04000002 	streq	r0, [r0], #-2
    20a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    20a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	0002b800 	andeq	fp, r2, r0, lsl #16
    20b0:	0002ba00 	andeq	fp, r2, r0, lsl #20
    20b4:	30000200 	andcc	r0, r0, r0, lsl #4
    20b8:	0002ba9f 	muleq	r2, pc, sl	; <UNPREDICTABLE>
    20bc:	0002c200 	andeq	ip, r2, r0, lsl #4
    20c0:	53000100 	movwpl	r0, #256	; 0x100
    20c4:	000002c2 	andeq	r0, r0, r2, asr #5
    20c8:	000002c4 	andeq	r0, r0, r4, asr #5
    20cc:	00700005 	rsbseq	r0, r0, r5
    20d0:	c49f2535 	ldrgt	r2, [pc], #1333	; 20d8 <__Stack_Size+0x1cd8>
    20d4:	ca000002 	bgt	20e4 <__Stack_Size+0x1ce4>
    20d8:	01000002 	tsteq	r0, r2
    20dc:	02ca5300 	sbceq	r5, sl, #0, 6
    20e0:	02cc0000 	sbceq	r0, ip, #0
    20e4:	00050000 	andeq	r0, r5, r0
    20e8:	25350070 	ldrcs	r0, [r5, #-112]!	; 0xffffff90
    20ec:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    20f0:	0002d000 	andeq	sp, r2, r0
    20f4:	70000800 	andvc	r0, r0, r0, lsl #16
    20f8:	081a4f00 	ldmdaeq	sl, {r8, r9, sl, fp, lr}
    20fc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2100:	00000000 	andeq	r0, r0, r0
    2104:	b8000000 	stmdalt	r0, {}	; <UNPREDICTABLE>
    2108:	c2000002 	andgt	r0, r0, #2
    210c:	02000002 	andeq	r0, r0, #2
    2110:	c29f3000 	addsgt	r3, pc, #0
    2114:	c4000002 	strgt	r0, [r0], #-2
    2118:	01000002 	tsteq	r0, r2
    211c:	02c45300 	sbceq	r5, r4, #0, 6
    2120:	02ca0000 	sbceq	r0, sl, #0
    2124:	00020000 	andeq	r0, r2, r0
    2128:	02ca9f30 	sbceq	r9, sl, #48, 30	; 0xc0
    212c:	02e00000 	rsceq	r0, r0, #0
    2130:	00010000 	andeq	r0, r1, r0
    2134:	00000053 	andeq	r0, r0, r3, asr r0
    2138:	00000000 	andeq	r0, r0, r0
    213c:	0002b800 	andeq	fp, r2, r0, lsl #16
    2140:	0002cc00 	andeq	ip, r2, r0, lsl #24
    2144:	30000200 	andcc	r0, r0, r0, lsl #4
    2148:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
    214c:	0002d000 	andeq	sp, r2, r0
    2150:	73000d00 	movwvc	r0, #3328	; 0xd00
    2154:	4f007000 	svcmi	0x00007000
    2158:	1aff081a 	bne	fffc41c8 <SCS_BASE+0x1ffb61c8>
    215c:	9f1a3125 	svcls	0x001a3125
	...
    2168:	000002e6 	andeq	r0, r0, r6, ror #5
    216c:	00000302 	andeq	r0, r0, r2, lsl #6
    2170:	9f300002 	svcls	0x00300002
    2174:	00000302 	andeq	r0, r0, r2, lsl #6
    2178:	00000304 	andeq	r0, r0, r4, lsl #6
    217c:	00700007 	rsbseq	r0, r0, r7
    2180:	2e302448 	cdpcs	4, 3, cr2, cr0, cr8, {2}
    2184:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2188:	00000000 	andeq	r0, r0, r0
    218c:	0002ec00 	andeq	lr, r2, r0, lsl #24
    2190:	0002fe00 	andeq	pc, r2, r0, lsl #28
    2194:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    21a0:	00000320 	andeq	r0, r0, r0, lsr #6
    21a4:	0000032c 	andeq	r0, r0, ip, lsr #6
    21a8:	2c500001 	mrrccs	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    21ac:	34000003 	strcc	r0, [r0], #-3
    21b0:	04000003 	streq	r0, [r0], #-3
    21b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    21b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    21bc:	00000000 	andeq	r0, r0, r0
    21c0:	00032000 	andeq	r2, r3, r0
    21c4:	00032400 	andeq	r2, r3, r0, lsl #8
    21c8:	30000200 	andcc	r0, r0, r0, lsl #4
    21cc:	0003249f 	muleq	r3, pc, r4	; <UNPREDICTABLE>
    21d0:	00032c00 	andeq	r2, r3, r0, lsl #24
    21d4:	70000b00 	andvc	r0, r0, r0, lsl #22
    21d8:	1aff0800 	bne	fffc41e0 <SCS_BASE+0x1ffb61e0>
    21dc:	301a0073 	andscc	r0, sl, r3, ror r0
    21e0:	032c9f2e 	teqeq	ip, #46, 30	; 0xb8
    21e4:	03340000 	teqeq	r4, #0
    21e8:	000c0000 	andeq	r0, ip, r0
    21ec:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    21f0:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    21f4:	9f2e301a 	svcls	0x002e301a
	...
    2200:	00000024 	andeq	r0, r0, r4, lsr #32
    2204:	00000034 	andeq	r0, r0, r4, lsr r0
    2208:	34500001 	ldrbcc	r0, [r0], #-1
    220c:	3c000000 	stccc	0, cr0, [r0], {-0}
    2210:	03000000 	movweq	r0, #0
    2214:	9f7e7000 	svcls	0x007e7000
    2218:	0000003c 	andeq	r0, r0, ip, lsr r0
    221c:	00000040 	andeq	r0, r0, r0, asr #32
    2220:	01f30004 	mvnseq	r0, r4
    2224:	00409f50 	subeq	r9, r0, r0, asr pc
    2228:	004c0000 	subeq	r0, ip, r0
    222c:	00030000 	andeq	r0, r3, r0
    2230:	009f7e70 	addseq	r7, pc, r0, ror lr	; <UNPREDICTABLE>
    2234:	00000000 	andeq	r0, r0, r0
    2238:	70000000 	andvc	r0, r0, r0
    223c:	80000000 	andhi	r0, r0, r0
    2240:	01000000 	mrseq	r0, (UNDEF: 0)
    2244:	00805000 	addeq	r5, r0, r0
    2248:	008c0000 	addeq	r0, ip, r0
    224c:	00040000 	andeq	r0, r4, r0
    2250:	9f5001f3 	svcls	0x005001f3
	...
    225c:	00000070 	andeq	r0, r0, r0, ror r0
    2260:	0000007a 	andeq	r0, r0, sl, ror r0
    2264:	9f300002 	svcls	0x00300002
    2268:	0000007a 	andeq	r0, r0, sl, ror r0
    226c:	0000008c 	andeq	r0, r0, ip, lsl #1
    2270:	00530001 	subseq	r0, r3, r1
    2274:	00000000 	andeq	r0, r0, r0
    2278:	70000000 	andvc	r0, r0, r0
    227c:	80000000 	andhi	r0, r0, r0
    2280:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2284:	33007000 	movwcc	r7, #0
    2288:	1aff0825 	bne	fffc4324 <SCS_BASE+0x1ffb6324>
    228c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2290:	00000000 	andeq	r0, r0, r0
    2294:	00007000 	andeq	r7, r0, r0
    2298:	00007c00 	andeq	r7, r0, r0, lsl #24
    229c:	30000200 	andcc	r0, r0, r0, lsl #4
    22a0:	00007c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
    22a4:	00008000 	andeq	r8, r0, r0
    22a8:	73000b00 	movwvc	r0, #2816	; 0xb00
    22ac:	08007000 	stmdaeq	r0, {ip, sp, lr}
    22b0:	31251aff 	strdcc	r1, [r5, -pc]!
    22b4:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    22c0:	002e0000 	eoreq	r0, lr, r0
    22c4:	00010000 	andeq	r0, r1, r0
    22c8:	00002e50 	andeq	r2, r0, r0, asr lr
    22cc:	00004200 	andeq	r4, r0, r0, lsl #4
    22d0:	f3000400 	vshl.u8	d0, d0, d0
    22d4:	429f5001 	addsmi	r5, pc, #1
    22d8:	46000000 	strmi	r0, [r0], -r0
    22dc:	01000000 	mrseq	r0, (UNDEF: 0)
    22e0:	00465000 	subeq	r5, r6, r0
    22e4:	00520000 	subseq	r0, r2, r0
    22e8:	00040000 	andeq	r0, r4, r0
    22ec:	9f5001f3 	svcls	0x005001f3
    22f0:	00000052 	andeq	r0, r0, r2, asr r0
    22f4:	00000056 	andeq	r0, r0, r6, asr r0
    22f8:	56500001 	ldrbpl	r0, [r0], -r1
    22fc:	62000000 	andvs	r0, r0, #0
    2300:	04000000 	streq	r0, [r0], #-0
    2304:	5001f300 	andpl	pc, r1, r0, lsl #6
    2308:	0000629f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    230c:	00006600 	andeq	r6, r0, r0, lsl #12
    2310:	50000100 	andpl	r0, r0, r0, lsl #2
    2314:	00000066 	andeq	r0, r0, r6, rrx
    2318:	00000072 	andeq	r0, r0, r2, ror r0
    231c:	01f30004 	mvnseq	r0, r4
    2320:	00729f50 	rsbseq	r9, r2, r0, asr pc
    2324:	00760000 	rsbseq	r0, r6, r0
    2328:	00010000 	andeq	r0, r1, r0
    232c:	00007650 	andeq	r7, r0, r0, asr r6
    2330:	00008a00 	andeq	r8, r0, r0, lsl #20
    2334:	f3000400 	vshl.u8	d0, d0, d0
    2338:	8a9f5001 	bhi	fe7d6344 <SCS_BASE+0x1e7c8344>
    233c:	94000000 	strls	r0, [r0], #-0
    2340:	01000000 	mrseq	r0, (UNDEF: 0)
    2344:	00005000 	andeq	r5, r0, r0
    2348:	00000000 	andeq	r0, r0, r0
    234c:	00940000 	addseq	r0, r4, r0
    2350:	00d80000 	sbcseq	r0, r8, r0
    2354:	00010000 	andeq	r0, r1, r0
    2358:	0000d850 	andeq	sp, r0, r0, asr r8
    235c:	00011800 	andeq	r1, r1, r0, lsl #16
    2360:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
    2364:	00000118 	andeq	r0, r0, r8, lsl r1
    2368:	0000011c 	andeq	r0, r0, ip, lsl r1
    236c:	01f30004 	mvnseq	r0, r4
    2370:	00009f50 	andeq	r9, r0, r0, asr pc
    2374:	00000000 	andeq	r0, r0, r0
    2378:	00940000 	addseq	r0, r4, r0
    237c:	00aa0000 	adceq	r0, sl, r0
    2380:	00010000 	andeq	r0, r1, r0
    2384:	0000aa51 	andeq	sl, r0, r1, asr sl
    2388:	00011800 	andeq	r1, r1, r0, lsl #16
    238c:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    2390:	00000118 	andeq	r0, r0, r8, lsl r1
    2394:	0000011c 	andeq	r0, r0, ip, lsl r1
    2398:	01f30004 	mvnseq	r0, r4
    239c:	00009f51 	andeq	r9, r0, r1, asr pc
    23a0:	00000000 	andeq	r0, r0, r0
    23a4:	00940000 	addseq	r0, r4, r0
    23a8:	009a0000 	addseq	r0, sl, r0
    23ac:	00020000 	andeq	r0, r2, r0
    23b0:	009a9f30 	addseq	r9, sl, r0, lsr pc
    23b4:	009e0000 	addseq	r0, lr, r0
    23b8:	000b0000 	andeq	r0, fp, r0
    23bc:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
    23c0:	ff0a1acf 			; <UNDEFINED> instruction: 0xff0a1acf
    23c4:	a09f1aff 			; <UNDEFINED> instruction: 0xa09f1aff
    23c8:	a8000000 	stmdage	r0, {}	; <UNPREDICTABLE>
    23cc:	07000000 	streq	r0, [r0, -r0]
    23d0:	0a007300 	beq	1efd8 <__Stack_Size+0x1ebd8>
    23d4:	9f1affff 	svcls	0x001affff
    23d8:	000000a8 	andeq	r0, r0, r8, lsr #1
    23dc:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    23e0:	0073000b 	rsbseq	r0, r3, fp
    23e4:	1ae9f30b 	bne	ffa7f018 <SCS_BASE+0x1fa71018>
    23e8:	1affff0a 	bne	2018 <__Stack_Size+0x1c18>
    23ec:	0000c29f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    23f0:	0000c600 	andeq	ip, r0, r0, lsl #12
    23f4:	73000700 	movwvc	r0, #1792	; 0x700
    23f8:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    23fc:	00ca9f1a 	sbceq	r9, sl, sl, lsl pc
    2400:	00ce0000 	sbceq	r0, lr, r0
    2404:	000b0000 	andeq	r0, fp, r0
    2408:	ff0b0073 			; <UNDEFINED> instruction: 0xff0b0073
    240c:	ff0a1afc 			; <UNDEFINED> instruction: 0xff0a1afc
    2410:	d29f1aff 	addsle	r1, pc, #1044480	; 0xff000
    2414:	db000000 	blle	241c <__Stack_Size+0x201c>
    2418:	07000000 	streq	r0, [r0, -r0]
    241c:	0a007300 	beq	1f024 <__Stack_Size+0x1ec24>
    2420:	9f1affff 	svcls	0x001affff
    2424:	000000fc 	strdeq	r0, [r0], -ip
    2428:	0000010e 	andeq	r0, r0, lr, lsl #2
    242c:	0e520001 	cdpeq	0, 5, cr0, cr2, cr1, {0}
    2430:	10000001 	andne	r0, r0, r1
    2434:	06000001 	streq	r0, [r0], -r1
    2438:	72007300 	andvc	r7, r0, #0, 6
    243c:	109f2100 	addsne	r2, pc, r0, lsl #2
    2440:	12000001 	andne	r0, r0, #1
    2444:	01000001 	tsteq	r0, r1
    2448:	01125200 	tsteq	r2, r0, lsl #4
    244c:	01180000 	tsteq	r8, r0
    2450:	00300000 	eorseq	r0, r0, r0
    2454:	91066491 			; <UNDEFINED> instruction: 0x91066491
    2458:	00740668 	rsbseq	r0, r4, r8, ror #12
    245c:	0138000c 	teqeq	r8, ip
    2460:	01282e40 	teqeq	r8, r0, asr #28
    2464:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    2468:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0xfffff8e2
    246c:	24320600 	ldrtcs	r0, [r2], #-1536	; 0xfffffa00
    2470:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    2474:	0825f700 	stmdaeq	r5!, {r8, r9, sl, ip, sp, lr, pc}
    2478:	1b25f764 	blne	980210 <__Stack_Size+0x97fe10>
    247c:	243400f7 	ldrtcs	r0, [r4], #-247	; 0xffffff09
    2480:	9f210073 	svcls	0x00210073
    2484:	00000118 	andeq	r0, r0, r8, lsl r1
    2488:	0000011c 	andeq	r0, r0, ip, lsl r1
    248c:	647d0032 	ldrbtvs	r0, [sp], #-50	; 0xffffffce
    2490:	06687d06 	strbteq	r7, [r8], -r6, lsl #26
    2494:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    2498:	40013800 	andmi	r3, r1, r0, lsl #16
    249c:	0001282e 	andeq	r2, r1, lr, lsr #16
    24a0:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    24a4:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    24a8:	24320651 	ldrtcs	r0, [r2], #-1617	; 0xfffff9af
    24ac:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    24b0:	0825f700 	stmdaeq	r5!, {r8, r9, sl, ip, sp, lr, pc}
    24b4:	1b25f764 	blne	98024c <__Stack_Size+0x97fe4c>
    24b8:	243400f7 	ldrtcs	r0, [r4], #-247	; 0xffffff09
    24bc:	9f210073 	svcls	0x00210073
	...
    24c8:	00000094 	muleq	r0, r4, r0
    24cc:	000000e8 	andeq	r0, r0, r8, ror #1
    24d0:	9f300002 	svcls	0x00300002
    24d4:	000000e8 	andeq	r0, r0, r8, ror #1
    24d8:	000000ec 	andeq	r0, r0, ip, ror #1
    24dc:	ec530001 	mrrc	0, 0, r0, r3, cr1
    24e0:	ee000000 	cdp	0, 0, cr0, cr0, cr0, {0}
    24e4:	13000000 	movwne	r0, #0
    24e8:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    24ec:	00740072 	rsbseq	r0, r4, r2, ror r0
    24f0:	0138000c 	teqeq	r8, ip
    24f4:	01282e40 	teqeq	r8, r0, asr #28
    24f8:	9f131600 	svcls	0x00131600
    24fc:	000000ee 	andeq	r0, r0, lr, ror #1
    2500:	00000118 	andeq	r0, r0, r8, lsl r1
    2504:	64910014 	ldrvs	r0, [r1], #20
    2508:	06689106 	strbteq	r9, [r8], -r6, lsl #2
    250c:	000c0074 	andeq	r0, ip, r4, ror r0
    2510:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    2514:	16000128 	strne	r0, [r0], -r8, lsr #2
    2518:	01189f13 	tsteq	r8, r3, lsl pc
    251c:	011c0000 	tsteq	ip, r0
    2520:	00150000 	andseq	r0, r5, r0
    2524:	7d06647d 	cfstrsvc	mvf6, [r6, #-500]	; 0xfffffe0c
    2528:	01f30668 	mvnseq	r0, r8, ror #12
    252c:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    2530:	282e4001 	stmdacs	lr!, {r0, lr}
    2534:	13160001 	tstne	r6, #1
    2538:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    253c:	00000000 	andeq	r0, r0, r0
    2540:	00009400 	andeq	r9, r0, r0, lsl #8
    2544:	0000f400 	andeq	pc, r0, r0, lsl #8
    2548:	30000200 	andcc	r0, r0, r0, lsl #4
    254c:	0000f49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
    2550:	00010200 	andeq	r0, r1, r0, lsl #4
    2554:	51000100 	mrspl	r0, (UNDEF: 16)
    2558:	00000102 	andeq	r0, r0, r2, lsl #2
    255c:	00000118 	andeq	r0, r0, r8, lsl r1
    2560:	64910022 	ldrvs	r0, [r1], #34	; 0x22
    2564:	06689106 	strbteq	r9, [r8], -r6, lsl #2
    2568:	000c0074 	andeq	r0, ip, r4, ror r0
    256c:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    2570:	16000128 	strne	r0, [r0], -r8, lsr #2
    2574:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    2578:	06007525 	streq	r7, [r0], -r5, lsr #10
    257c:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    2580:	9f00f71b 	svcls	0x0000f71b
    2584:	00000118 	andeq	r0, r0, r8, lsl r1
    2588:	0000011c 	andeq	r0, r0, ip, lsl r1
    258c:	647d0024 	ldrbtvs	r0, [sp], #-36	; 0xffffffdc
    2590:	06687d06 	strbteq	r7, [r8], -r6, lsl #26
    2594:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    2598:	40013800 	andmi	r3, r1, r0, lsl #16
    259c:	0001282e 	andeq	r2, r1, lr, lsr #16
    25a0:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    25a4:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    25a8:	24320651 	ldrtcs	r0, [r2], #-1617	; 0xfffff9af
    25ac:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    25b0:	00009f00 	andeq	r9, r0, r0, lsl #30
    25b4:	00000000 	andeq	r0, r0, r0
    25b8:	00940000 	addseq	r0, r4, r0
    25bc:	00fc0000 	rscseq	r0, ip, r0
    25c0:	00020000 	andeq	r0, r2, r0
    25c4:	00fc9f30 	rscseq	r9, ip, r0, lsr pc
    25c8:	01020000 	mrseq	r0, (UNDEF: 2)
    25cc:	000b0000 	andeq	r0, fp, r0
    25d0:	00720071 	rsbseq	r0, r2, r1, ror r0
    25d4:	64082534 	strvs	r2, [r8], #-1332	; 0xfffffacc
    25d8:	029f1c1e 	addseq	r1, pc, #7680	; 0x1e00
    25dc:	04000001 	streq	r0, [r0], #-1
    25e0:	01000001 	tsteq	r0, r1
    25e4:	01045100 	mrseq	r5, (UNDEF: 20)
    25e8:	01100000 	tsteq	r0, r0
    25ec:	002a0000 	eoreq	r0, sl, r0
    25f0:	91066491 			; <UNDEFINED> instruction: 0x91066491
    25f4:	00740668 	rsbseq	r0, r4, r8, ror #12
    25f8:	0138000c 	teqeq	r8, ip
    25fc:	01282e40 	teqeq	r8, r0, asr #28
    2600:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    2604:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0xfffff8e2
    2608:	24320600 	ldrtcs	r0, [r2], #-1536	; 0xfffffa00
    260c:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    2610:	34007200 	strcc	r7, [r0], #-512	; 0xfffffe00
    2614:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    2618:	01109f1c 	tsteq	r0, ip, lsl pc
    261c:	01180000 	tsteq	r8, r0
    2620:	00540000 	subseq	r0, r4, r0
    2624:	91066491 			; <UNDEFINED> instruction: 0x91066491
    2628:	00740668 	rsbseq	r0, r4, r8, ror #12
    262c:	0138000c 	teqeq	r8, ip
    2630:	01282e40 	teqeq	r8, r0, asr #28
    2634:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    2638:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0xfffff8e2
    263c:	24320600 	ldrtcs	r0, [r2], #-1536	; 0xfffffa00
    2640:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    2644:	06649100 	strbteq	r9, [r4], -r0, lsl #2
    2648:	74066891 	strvc	r6, [r6], #-2193	; 0xfffff76f
    264c:	38000c00 	stmdacc	r0, {sl, fp}
    2650:	282e4001 	stmdacs	lr!, {r0, lr}
    2654:	13160001 	tstne	r6, #1
    2658:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    265c:	32060075 	andcc	r0, r6, #117	; 0x75
    2660:	1b25f724 	blne	9802f8 <__Stack_Size+0x97fef8>
    2664:	25f700f7 	ldrbcs	r0, [r7, #247]!	; 0xf7
    2668:	25f76408 	ldrbcs	r6, [r7, #1032]!	; 0x408
    266c:	3400f71b 	strcc	pc, [r0], #-1819	; 0xfffff8e5
    2670:	08253424 	stmdaeq	r5!, {r2, r5, sl, ip, sp}
    2674:	9f1c1e64 	svcls	0x001c1e64
    2678:	00000118 	andeq	r0, r0, r8, lsl r1
    267c:	0000011c 	andeq	r0, r0, ip, lsl r1
    2680:	647d0058 	ldrbtvs	r0, [sp], #-88	; 0xffffffa8
    2684:	06687d06 	strbteq	r7, [r8], -r6, lsl #26
    2688:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    268c:	40013800 	andmi	r3, r1, r0, lsl #16
    2690:	0001282e 	andeq	r2, r1, lr, lsr #16
    2694:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    2698:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    269c:	24320651 	ldrtcs	r0, [r2], #-1617	; 0xfffff9af
    26a0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    26a4:	06647d00 	strbteq	r7, [r4], -r0, lsl #26
    26a8:	f306687d 	vceq.i8	q3, q3, <illegal reg q14.5>
    26ac:	000c5001 	andeq	r5, ip, r1
    26b0:	2e400138 	mcrcs	1, 2, r0, cr0, cr8, {1}
    26b4:	16000128 	strne	r0, [r0], -r8, lsr #2
    26b8:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    26bc:	5101f325 	tstpl	r1, r5, lsr #6
    26c0:	f7243206 			; <UNDEFINED> instruction: 0xf7243206
    26c4:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    26c8:	640825f7 	strvs	r2, [r8], #-1527	; 0xfffffa09
    26cc:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    26d0:	34243400 	strtcc	r3, [r4], #-1024	; 0xfffffc00
    26d4:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    26d8:	00009f1c 	andeq	r9, r0, ip, lsl pc
    26dc:	00000000 	andeq	r0, r0, r0
    26e0:	01320000 	teqeq	r2, r0
    26e4:	01400000 	mrseq	r0, (UNDEF: 64)
    26e8:	00010000 	andeq	r0, r1, r0
    26ec:	00014051 	andeq	r4, r1, r1, asr r0
    26f0:	00015200 	andeq	r5, r1, r0, lsl #4
    26f4:	f3000400 	vshl.u8	d0, d0, d0
    26f8:	009f5101 	addseq	r5, pc, r1, lsl #2
    26fc:	00000000 	andeq	r0, r0, r0
    2700:	32000000 	andcc	r0, r0, #0
    2704:	42000001 	andmi	r0, r0, #1
    2708:	02000001 	andeq	r0, r0, #1
    270c:	429f3000 	addsmi	r3, pc, #0
    2710:	4a000001 	bmi	271c <__Stack_Size+0x231c>
    2714:	0b000001 	bleq	2720 <__Stack_Size+0x2320>
    2718:	0b007200 	bleq	1ef20 <__Stack_Size+0x1eb20>
    271c:	0a1af0ff 	beq	6beb20 <__Stack_Size+0x6be720>
    2720:	9f1affff 	svcls	0x001affff
    2724:	0000014e 	andeq	r0, r0, lr, asr #2
    2728:	00000152 	andeq	r0, r0, r2, asr r1
    272c:	00730007 	rsbseq	r0, r3, r7
    2730:	1affff0a 	bne	2360 <__Stack_Size+0x1f60>
    2734:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2738:	00000000 	andeq	r0, r0, r0
    273c:	00017600 	andeq	r7, r1, r0, lsl #12
    2740:	00018c00 	andeq	r8, r1, r0, lsl #24
    2744:	50000100 	andpl	r0, r0, r0, lsl #2
    2748:	0000018c 	andeq	r0, r0, ip, lsl #3
    274c:	0000018e 	andeq	r0, r0, lr, lsl #3
    2750:	74700003 	ldrbtvc	r0, [r0], #-3
    2754:	00018e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
    2758:	00019400 	andeq	r9, r1, r0, lsl #8
    275c:	50000100 	andpl	r0, r0, r0, lsl #2
    2760:	00000194 	muleq	r0, r4, r1
    2764:	000001a6 	andeq	r0, r0, r6, lsr #3
    2768:	01f30004 	mvnseq	r0, r4
    276c:	00009f50 	andeq	r9, r0, r0, asr pc
    2770:	00000000 	andeq	r0, r0, r0
    2774:	01760000 	cmneq	r6, r0
    2778:	01820000 	orreq	r0, r2, r0
    277c:	00010000 	andeq	r0, r1, r0
    2780:	00018251 	andeq	r8, r1, r1, asr r2
    2784:	0001a600 	andeq	sl, r1, r0, lsl #12
    2788:	f3000400 	vshl.u8	d0, d0, d0
    278c:	009f5101 	addseq	r5, pc, r1, lsl #2
    2790:	00000000 	andeq	r0, r0, r0
    2794:	76000000 	strvc	r0, [r0], -r0
    2798:	7a000001 	bvc	27a4 <__Stack_Size+0x23a4>
    279c:	02000001 	andeq	r0, r0, #1
    27a0:	7a9f3000 	bvc	fe7ce7a8 <SCS_BASE+0x1e7c07a8>
    27a4:	98000001 	stmdals	r0, {r0}
    27a8:	01000001 	tsteq	r0, r1
    27ac:	00005300 	andeq	r5, r0, r0, lsl #6
    27b0:	00000000 	andeq	r0, r0, r0
    27b4:	01760000 	cmneq	r6, r0
    27b8:	017a0000 	cmneq	sl, r0
    27bc:	00020000 	andeq	r0, r2, r0
    27c0:	017a9f30 	cmneq	sl, r0, lsr pc
    27c4:	01820000 	orreq	r0, r2, r0
    27c8:	00090000 	andeq	r0, r9, r0
    27cc:	1a4f0071 	bne	13c2998 <__Stack_Size+0x13c2598>
    27d0:	1affff0a 	bne	2400 <__Stack_Size+0x2000>
    27d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27d8:	00000000 	andeq	r0, r0, r0
    27dc:	00017600 	andeq	r7, r1, r0, lsl #12
    27e0:	00018800 	andeq	r8, r1, r0, lsl #16
    27e4:	30000200 	andcc	r0, r0, r0, lsl #4
    27e8:	0001889f 	muleq	r1, pc, r8	; <UNPREDICTABLE>
    27ec:	00019c00 	andeq	r9, r1, r0, lsl #24
    27f0:	51000100 	mrspl	r0, (UNDEF: 16)
    27f4:	0000019e 	muleq	r0, lr, r1
    27f8:	000001a2 	andeq	r0, r0, r2, lsr #3
    27fc:	00510001 	subseq	r0, r1, r1
    2800:	00000000 	andeq	r0, r0, r0
    2804:	a6000000 	strge	r0, [r0], -r0
    2808:	ae000001 	cdpge	0, 0, cr0, cr0, cr1, {0}
    280c:	01000001 	tsteq	r0, r1
    2810:	01ae5100 			; <UNDEFINED> instruction: 0x01ae5100
    2814:	01b00000 	movseq	r0, r0
    2818:	00040000 	andeq	r0, r4, r0
    281c:	9f5101f3 	svcls	0x005101f3
    2820:	000001b0 			; <UNDEFINED> instruction: 0x000001b0
    2824:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
    2828:	b4510001 	ldrblt	r0, [r1], #-1
    282c:	b8000001 	stmdalt	r0, {r0}
    2830:	04000001 	streq	r0, [r0], #-1
    2834:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2838:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    283c:	00000000 	andeq	r0, r0, r0
    2840:	0001b800 	andeq	fp, r1, r0, lsl #16
    2844:	0001ca00 	andeq	ip, r1, r0, lsl #20
    2848:	51000100 	mrspl	r0, (UNDEF: 16)
    284c:	000001ca 	andeq	r0, r0, sl, asr #3
    2850:	000001ce 	andeq	r0, r0, lr, asr #3
    2854:	01f30004 	mvnseq	r0, r4
    2858:	00009f51 	andeq	r9, r0, r1, asr pc
    285c:	00000000 	andeq	r0, r0, r0
    2860:	01ce0000 	biceq	r0, lr, r0
    2864:	01e00000 	mvneq	r0, r0
    2868:	00010000 	andeq	r0, r1, r0
    286c:	0001e051 	andeq	lr, r1, r1, asr r0
    2870:	0001e400 	andeq	lr, r1, r0, lsl #8
    2874:	f3000400 	vshl.u8	d0, d0, d0
    2878:	009f5101 	addseq	r5, pc, r1, lsl #2
    287c:	00000000 	andeq	r0, r0, r0
    2880:	fc000000 	stc2	0, cr0, [r0], {-0}
    2884:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2888:	01000002 	tsteq	r0, r2
    288c:	020e5100 	andeq	r5, lr, #0, 2
    2890:	02120000 	andseq	r0, r2, #0
    2894:	00040000 	andeq	r0, r4, r0
    2898:	9f5101f3 	svcls	0x005101f3
	...
    28a4:	0000022a 	andeq	r0, r0, sl, lsr #4
    28a8:	0000022e 	andeq	r0, r0, lr, lsr #4
    28ac:	2e510001 	cdpcs	0, 5, cr0, cr1, cr1, {0}
    28b0:	32000002 	andcc	r0, r0, #2
    28b4:	04000002 	streq	r0, [r0], #-2
    28b8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    28bc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28c0:	00000000 	andeq	r0, r0, r0
    28c4:	00023200 	andeq	r3, r2, r0, lsl #4
    28c8:	00023400 	andeq	r3, r2, r0, lsl #8
    28cc:	50000100 	andpl	r0, r0, r0, lsl #2
    28d0:	00000234 	andeq	r0, r0, r4, lsr r2
    28d4:	0000023a 	andeq	r0, r0, sl, lsr r2
    28d8:	01f30004 	mvnseq	r0, r4
    28dc:	00009f50 	andeq	r9, r0, r0, asr pc
    28e0:	00000000 	andeq	r0, r0, r0
    28e4:	02460000 	subeq	r0, r6, #0
    28e8:	02540000 	subseq	r0, r4, #0
    28ec:	00010000 	andeq	r0, r1, r0
    28f0:	00025451 	andeq	r5, r2, r1, asr r4
    28f4:	00025800 	andeq	r5, r2, r0, lsl #16
    28f8:	f3000400 	vshl.u8	d0, d0, d0
    28fc:	009f5101 	addseq	r5, pc, r1, lsl #2
    2900:	00000000 	andeq	r0, r0, r0
    2904:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    2908:	66000002 	strvs	r0, [r0], -r2
    290c:	01000002 	tsteq	r0, r2
    2910:	02665100 	rsbeq	r5, r6, #0, 2
    2914:	026a0000 	rsbeq	r0, sl, #0
    2918:	00040000 	andeq	r0, r4, r0
    291c:	9f5101f3 	svcls	0x005101f3
	...
    2928:	000002b2 			; <UNDEFINED> instruction: 0x000002b2
    292c:	000002c4 	andeq	r0, r0, r4, asr #5
    2930:	c4510001 	ldrbgt	r0, [r1], #-1
    2934:	c8000002 	stmdagt	r0, {r1}
    2938:	04000002 	streq	r0, [r0], #-2
    293c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2940:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2944:	00000000 	andeq	r0, r0, r0
    2948:	0002e000 	andeq	lr, r2, r0
    294c:	0002ea00 	andeq	lr, r2, r0, lsl #20
    2950:	50000100 	andpl	r0, r0, r0, lsl #2
    2954:	000002ea 	andeq	r0, r0, sl, ror #5
    2958:	000002ec 	andeq	r0, r0, ip, ror #5
    295c:	01f30004 	mvnseq	r0, r4
    2960:	00009f50 	andeq	r9, r0, r0, asr pc
    2964:	00000000 	andeq	r0, r0, r0
    2968:	02e00000 	rsceq	r0, r0, #0
    296c:	02e20000 	rsceq	r0, r2, #0
    2970:	00020000 	andeq	r0, r2, r0
    2974:	02e29f30 	rsceq	r9, r2, #48, 30	; 0xc0
    2978:	02ec0000 	rsceq	r0, ip, #0
    297c:	000a0000 	andeq	r0, sl, r0
    2980:	00730071 	rsbseq	r0, r3, r1, ror r0
    2984:	3024401a 	eorcc	r4, r4, sl, lsl r0
    2988:	00009f2e 	andeq	r9, r0, lr, lsr #30
    298c:	00000000 	andeq	r0, r0, r0
    2990:	02ec0000 	rsceq	r0, ip, #0
    2994:	02ee0000 	rsceq	r0, lr, #0
    2998:	00010000 	andeq	r0, r1, r0
    299c:	0002ee51 	andeq	lr, r2, r1, asr lr
    29a0:	0002f400 	andeq	pc, r2, r0, lsl #8
    29a4:	f3000400 	vshl.u8	d0, d0, d0
    29a8:	009f5101 	addseq	r5, pc, r1, lsl #2
    29ac:	00000000 	andeq	r0, r0, r0
    29b0:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    29b4:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
    29b8:	01000003 	tsteq	r0, r3
    29bc:	032e5000 	teqeq	lr, #0
    29c0:	03300000 	teqeq	r0, #0
    29c4:	00040000 	andeq	r0, r4, r0
    29c8:	9f5001f3 	svcls	0x005001f3
    29cc:	00000330 	andeq	r0, r0, r0, lsr r3
    29d0:	00000332 	andeq	r0, r0, r2, lsr r3
    29d4:	32500001 	subscc	r0, r0, #1
    29d8:	34000003 	strcc	r0, [r0], #-3
    29dc:	04000003 	streq	r0, [r0], #-3
    29e0:	5001f300 	andpl	pc, r1, r0, lsl #6
    29e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    29e8:	00000000 	andeq	r0, r0, r0
    29ec:	0002f400 	andeq	pc, r2, r0, lsl #8
    29f0:	00032200 	andeq	r2, r3, r0, lsl #4
    29f4:	51000100 	mrspl	r0, (UNDEF: 16)
    29f8:	00000322 	andeq	r0, r0, r2, lsr #6
    29fc:	00000330 	andeq	r0, r0, r0, lsr r3
    2a00:	01f30004 	mvnseq	r0, r4
    2a04:	03309f51 	teqeq	r0, #324	; 0x144
    2a08:	03340000 	teqeq	r4, #0
    2a0c:	00010000 	andeq	r0, r1, r0
    2a10:	00000051 	andeq	r0, r0, r1, asr r0
    2a14:	00000000 	andeq	r0, r0, r0
    2a18:	0002f400 	andeq	pc, r2, r0, lsl #8
    2a1c:	00031800 	andeq	r1, r3, r0, lsl #16
    2a20:	30000200 	andcc	r0, r0, r0, lsl #4
    2a24:	0003189f 	muleq	r3, pc, r8	; <UNPREDICTABLE>
    2a28:	00031c00 	andeq	r1, r3, r0, lsl #24
    2a2c:	31000b00 	tstcc	r0, r0, lsl #22
    2a30:	25380071 	ldrcs	r0, [r8, #-113]!	; 0xffffff8f
    2a34:	1affff0a 	bne	2664 <__Stack_Size+0x2264>
    2a38:	031c9f24 	tsteq	ip, #36, 30	; 0x90
    2a3c:	03220000 	teqeq	r2, #0
    2a40:	00120000 	andseq	r0, r2, r0
    2a44:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    2a48:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    2a4c:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    2a50:	1affff0a 	bne	2680 <__Stack_Size+0x2280>
    2a54:	03309f1a 	teqeq	r0, #26, 30	; 0x68
    2a58:	03340000 	teqeq	r4, #0
    2a5c:	00120000 	andseq	r0, r2, r0
    2a60:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    2a64:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    2a68:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    2a6c:	1affff0a 	bne	269c <__Stack_Size+0x229c>
    2a70:	00009f1a 	andeq	r9, r0, sl, lsl pc
    2a74:	00000000 	andeq	r0, r0, r0
    2a78:	02f40000 	rscseq	r0, r4, #0
    2a7c:	02fa0000 	rscseq	r0, sl, #0
    2a80:	00020000 	andeq	r0, r2, r0
    2a84:	02fa9f30 	rscseq	r9, sl, #48, 30	; 0xc0
    2a88:	03060000 	movweq	r0, #24576	; 0x6000
    2a8c:	00090000 	andeq	r0, r9, r0
    2a90:	1a4f0071 	bne	13c2c5c <__Stack_Size+0x13c285c>
    2a94:	1affff0a 	bne	26c4 <__Stack_Size+0x22c4>
    2a98:	0003069f 	muleq	r3, pc, r6	; <UNPREDICTABLE>
    2a9c:	00031800 	andeq	r1, r3, r0, lsl #16
    2aa0:	52000100 	andpl	r0, r0, #0, 2
    2aa4:	00000318 	andeq	r0, r0, r8, lsl r3
    2aa8:	00000320 	andeq	r0, r0, r0, lsr #6
    2aac:	30530001 	subscc	r0, r3, r1
    2ab0:	34000003 	strcc	r0, [r0], #-3
    2ab4:	01000003 	tsteq	r0, r3
    2ab8:	00005300 	andeq	r5, r0, r0, lsl #6
    2abc:	00000000 	andeq	r0, r0, r0
    2ac0:	02f40000 	rscseq	r0, r4, #0
    2ac4:	02fa0000 	rscseq	r0, sl, #0
    2ac8:	00020000 	andeq	r0, r2, r0
    2acc:	02fa9f30 	rscseq	r9, sl, #48, 30	; 0xc0
    2ad0:	03340000 	teqeq	r4, #0
    2ad4:	00010000 	andeq	r0, r1, r0
    2ad8:	00000054 	andeq	r0, r0, r4, asr r0
    2adc:	00000000 	andeq	r0, r0, r0
    2ae0:	0002f400 	andeq	pc, r2, r0, lsl #8
    2ae4:	00033200 	andeq	r3, r3, r0, lsl #4
    2ae8:	30000200 	andcc	r0, r0, r0, lsl #4
    2aec:	0003329f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
    2af0:	00033400 	andeq	r3, r3, r0, lsl #8
    2af4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2b00:	00000334 	andeq	r0, r0, r4, lsr r3
    2b04:	00000336 	andeq	r0, r0, r6, lsr r3
    2b08:	36510001 	ldrbcc	r0, [r1], -r1
    2b0c:	42000003 	andmi	r0, r0, #3
    2b10:	04000003 	streq	r0, [r0], #-3
    2b14:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2b18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b1c:	00000000 	andeq	r0, r0, r0
    2b20:	00033400 	andeq	r3, r3, r0, lsl #8
    2b24:	00033600 	andeq	r3, r3, r0, lsl #12
    2b28:	71000500 	tstvc	r0, r0, lsl #10
    2b2c:	9f253800 	svcls	0x00253800
    2b30:	00000336 	andeq	r0, r0, r6, lsr r3
    2b34:	00000342 	andeq	r0, r0, r2, asr #6
    2b38:	01f30006 	mvnseq	r0, r6
    2b3c:	9f253851 	svcls	0x00253851
	...
    2b48:	00000012 	andeq	r0, r0, r2, lsl r0
    2b4c:	00000018 	andeq	r0, r0, r8, lsl r0
    2b50:	00730003 	rsbseq	r0, r3, r3
    2b54:	0000189f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    2b58:	00001e00 	andeq	r1, r0, r0, lsl #28
    2b5c:	73000300 	movwvc	r0, #768	; 0x300
    2b60:	001e9f00 	andseq	r9, lr, r0, lsl #30
    2b64:	00220000 	eoreq	r0, r2, r0
    2b68:	00030000 	andeq	r0, r3, r0
    2b6c:	009f0073 	addseq	r0, pc, r3, ror r0	; <UNPREDICTABLE>
    2b70:	00000000 	andeq	r0, r0, r0
    2b74:	12000000 	andne	r0, r0, #0
    2b78:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    2b7c:	03000000 	movweq	r0, #0
    2b80:	9f007300 	svcls	0x00007300
    2b84:	00000018 	andeq	r0, r0, r8, lsl r0
    2b88:	0000001e 	andeq	r0, r0, lr, lsl r0
    2b8c:	00730003 	rsbseq	r0, r3, r3
    2b90:	00001e9f 	muleq	r0, pc, lr	; <UNPREDICTABLE>
    2b94:	00002200 	andeq	r2, r0, r0, lsl #4
    2b98:	73000300 	movwvc	r0, #768	; 0x300
    2b9c:	00269f00 	eoreq	r9, r6, r0, lsl #30
    2ba0:	002e0000 	eoreq	r0, lr, r0
    2ba4:	00010000 	andeq	r0, r1, r0
    2ba8:	00002e53 	andeq	r2, r0, r3, asr lr
    2bac:	00003000 	andeq	r3, r0, r0
    2bb0:	73000300 	movwvc	r0, #768	; 0x300
    2bb4:	00309f7c 	eorseq	r9, r0, ip, ror pc
    2bb8:	00330000 	eorseq	r0, r3, r0
    2bbc:	00010000 	andeq	r0, r1, r0
    2bc0:	00000053 	andeq	r0, r0, r3, asr r0
    2bc4:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
   4:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
   8:	08004850 	stmdaeq	r0, {r4, r6, fp, lr}
   c:	08004920 	stmdaeq	r0, {r5, r8, fp, lr}
	...
  18:	0000011c 	andeq	r0, r0, ip, lsl r1
  1c:	00000120 	andeq	r0, r0, r0, lsr #2
  20:	00000126 	andeq	r0, r0, r6, lsr #2
  24:	00000136 	andeq	r0, r0, r6, lsr r1
	...
