INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_cn32/my_cn32.srcs/sources_1/new/my_cn32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_cn32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_cn32/my_cn32.srcs/sim_1/new/my_cn32_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_cn32_tb
