$date
	Tue Jun  4 10:07:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_subtractor_tb $end
$var wire 1 ! Difference $end
$var wire 1 " Borrow $end
$var reg 1 # A $end
$var reg 1 $ B $end
$scope module u0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Borrow $end
$var wire 1 ! Difference $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#4
1!
1"
1$
#6
0"
0$
1#
#8
0!
1$
#10
