;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; SS
SS__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
SS__0__MASK EQU 0x04
SS__0__PC EQU CYREG_PRT1_PC2
SS__0__PORT EQU 1
SS__0__SHIFT EQU 2
SS__AG EQU CYREG_PRT1_AG
SS__AMUX EQU CYREG_PRT1_AMUX
SS__BIE EQU CYREG_PRT1_BIE
SS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SS__BYP EQU CYREG_PRT1_BYP
SS__CTL EQU CYREG_PRT1_CTL
SS__DM0 EQU CYREG_PRT1_DM0
SS__DM1 EQU CYREG_PRT1_DM1
SS__DM2 EQU CYREG_PRT1_DM2
SS__DR EQU CYREG_PRT1_DR
SS__INP_DIS EQU CYREG_PRT1_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT1_LCD_EN
SS__MASK EQU 0x04
SS__PORT EQU 1
SS__PRT EQU CYREG_PRT1_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SS__PS EQU CYREG_PRT1_PS
SS__SHIFT EQU 2
SS__SLW EQU CYREG_PRT1_SLW

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; COL1
COL1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
COL1__0__MASK EQU 0x04
COL1__0__PC EQU CYREG_PRT12_PC2
COL1__0__PORT EQU 12
COL1__0__SHIFT EQU 2
COL1__AG EQU CYREG_PRT12_AG
COL1__BIE EQU CYREG_PRT12_BIE
COL1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
COL1__BYP EQU CYREG_PRT12_BYP
COL1__DM0 EQU CYREG_PRT12_DM0
COL1__DM1 EQU CYREG_PRT12_DM1
COL1__DM2 EQU CYREG_PRT12_DM2
COL1__DR EQU CYREG_PRT12_DR
COL1__INP_DIS EQU CYREG_PRT12_INP_DIS
COL1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
COL1__MASK EQU 0x04
COL1__PORT EQU 12
COL1__PRT EQU CYREG_PRT12_PRT
COL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
COL1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
COL1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
COL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
COL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
COL1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
COL1__PS EQU CYREG_PRT12_PS
COL1__SHIFT EQU 2
COL1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
COL1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
COL1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
COL1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
COL1__SLW EQU CYREG_PRT12_SLW

; COL2
COL2__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
COL2__0__MASK EQU 0x08
COL2__0__PC EQU CYREG_PRT12_PC3
COL2__0__PORT EQU 12
COL2__0__SHIFT EQU 3
COL2__AG EQU CYREG_PRT12_AG
COL2__BIE EQU CYREG_PRT12_BIE
COL2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
COL2__BYP EQU CYREG_PRT12_BYP
COL2__DM0 EQU CYREG_PRT12_DM0
COL2__DM1 EQU CYREG_PRT12_DM1
COL2__DM2 EQU CYREG_PRT12_DM2
COL2__DR EQU CYREG_PRT12_DR
COL2__INP_DIS EQU CYREG_PRT12_INP_DIS
COL2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
COL2__MASK EQU 0x08
COL2__PORT EQU 12
COL2__PRT EQU CYREG_PRT12_PRT
COL2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
COL2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
COL2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
COL2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
COL2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
COL2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
COL2__PS EQU CYREG_PRT12_PS
COL2__SHIFT EQU 3
COL2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
COL2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
COL2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
COL2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
COL2__SLW EQU CYREG_PRT12_SLW

; COL3
COL3__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
COL3__0__MASK EQU 0x10
COL3__0__PC EQU CYREG_PRT12_PC4
COL3__0__PORT EQU 12
COL3__0__SHIFT EQU 4
COL3__AG EQU CYREG_PRT12_AG
COL3__BIE EQU CYREG_PRT12_BIE
COL3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
COL3__BYP EQU CYREG_PRT12_BYP
COL3__DM0 EQU CYREG_PRT12_DM0
COL3__DM1 EQU CYREG_PRT12_DM1
COL3__DM2 EQU CYREG_PRT12_DM2
COL3__DR EQU CYREG_PRT12_DR
COL3__INP_DIS EQU CYREG_PRT12_INP_DIS
COL3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
COL3__MASK EQU 0x10
COL3__PORT EQU 12
COL3__PRT EQU CYREG_PRT12_PRT
COL3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
COL3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
COL3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
COL3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
COL3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
COL3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
COL3__PS EQU CYREG_PRT12_PS
COL3__SHIFT EQU 4
COL3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
COL3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
COL3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
COL3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
COL3__SLW EQU CYREG_PRT12_SLW

; COL4
COL4__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
COL4__0__MASK EQU 0x20
COL4__0__PC EQU CYREG_PRT12_PC5
COL4__0__PORT EQU 12
COL4__0__SHIFT EQU 5
COL4__AG EQU CYREG_PRT12_AG
COL4__BIE EQU CYREG_PRT12_BIE
COL4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
COL4__BYP EQU CYREG_PRT12_BYP
COL4__DM0 EQU CYREG_PRT12_DM0
COL4__DM1 EQU CYREG_PRT12_DM1
COL4__DM2 EQU CYREG_PRT12_DM2
COL4__DR EQU CYREG_PRT12_DR
COL4__INP_DIS EQU CYREG_PRT12_INP_DIS
COL4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
COL4__MASK EQU 0x20
COL4__PORT EQU 12
COL4__PRT EQU CYREG_PRT12_PRT
COL4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
COL4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
COL4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
COL4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
COL4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
COL4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
COL4__PS EQU CYREG_PRT12_PS
COL4__SHIFT EQU 5
COL4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
COL4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
COL4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
COL4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
COL4__SLW EQU CYREG_PRT12_SLW

; ROW1
ROW1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
ROW1__0__MASK EQU 0x10
ROW1__0__PC EQU CYREG_PRT1_PC4
ROW1__0__PORT EQU 1
ROW1__0__SHIFT EQU 4
ROW1__AG EQU CYREG_PRT1_AG
ROW1__AMUX EQU CYREG_PRT1_AMUX
ROW1__BIE EQU CYREG_PRT1_BIE
ROW1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ROW1__BYP EQU CYREG_PRT1_BYP
ROW1__CTL EQU CYREG_PRT1_CTL
ROW1__DM0 EQU CYREG_PRT1_DM0
ROW1__DM1 EQU CYREG_PRT1_DM1
ROW1__DM2 EQU CYREG_PRT1_DM2
ROW1__DR EQU CYREG_PRT1_DR
ROW1__INP_DIS EQU CYREG_PRT1_INP_DIS
ROW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ROW1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ROW1__LCD_EN EQU CYREG_PRT1_LCD_EN
ROW1__MASK EQU 0x10
ROW1__PORT EQU 1
ROW1__PRT EQU CYREG_PRT1_PRT
ROW1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ROW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ROW1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ROW1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ROW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ROW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ROW1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ROW1__PS EQU CYREG_PRT1_PS
ROW1__SHIFT EQU 4
ROW1__SLW EQU CYREG_PRT1_SLW

; ROW2
ROW2__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
ROW2__0__MASK EQU 0x20
ROW2__0__PC EQU CYREG_PRT1_PC5
ROW2__0__PORT EQU 1
ROW2__0__SHIFT EQU 5
ROW2__AG EQU CYREG_PRT1_AG
ROW2__AMUX EQU CYREG_PRT1_AMUX
ROW2__BIE EQU CYREG_PRT1_BIE
ROW2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ROW2__BYP EQU CYREG_PRT1_BYP
ROW2__CTL EQU CYREG_PRT1_CTL
ROW2__DM0 EQU CYREG_PRT1_DM0
ROW2__DM1 EQU CYREG_PRT1_DM1
ROW2__DM2 EQU CYREG_PRT1_DM2
ROW2__DR EQU CYREG_PRT1_DR
ROW2__INP_DIS EQU CYREG_PRT1_INP_DIS
ROW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ROW2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ROW2__LCD_EN EQU CYREG_PRT1_LCD_EN
ROW2__MASK EQU 0x20
ROW2__PORT EQU 1
ROW2__PRT EQU CYREG_PRT1_PRT
ROW2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ROW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ROW2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ROW2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ROW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ROW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ROW2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ROW2__PS EQU CYREG_PRT1_PS
ROW2__SHIFT EQU 5
ROW2__SLW EQU CYREG_PRT1_SLW

; ROW3
ROW3__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
ROW3__0__MASK EQU 0x40
ROW3__0__PC EQU CYREG_PRT1_PC6
ROW3__0__PORT EQU 1
ROW3__0__SHIFT EQU 6
ROW3__AG EQU CYREG_PRT1_AG
ROW3__AMUX EQU CYREG_PRT1_AMUX
ROW3__BIE EQU CYREG_PRT1_BIE
ROW3__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ROW3__BYP EQU CYREG_PRT1_BYP
ROW3__CTL EQU CYREG_PRT1_CTL
ROW3__DM0 EQU CYREG_PRT1_DM0
ROW3__DM1 EQU CYREG_PRT1_DM1
ROW3__DM2 EQU CYREG_PRT1_DM2
ROW3__DR EQU CYREG_PRT1_DR
ROW3__INP_DIS EQU CYREG_PRT1_INP_DIS
ROW3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ROW3__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ROW3__LCD_EN EQU CYREG_PRT1_LCD_EN
ROW3__MASK EQU 0x40
ROW3__PORT EQU 1
ROW3__PRT EQU CYREG_PRT1_PRT
ROW3__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ROW3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ROW3__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ROW3__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ROW3__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ROW3__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ROW3__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ROW3__PS EQU CYREG_PRT1_PS
ROW3__SHIFT EQU 6
ROW3__SLW EQU CYREG_PRT1_SLW

; ROW4
ROW4__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
ROW4__0__MASK EQU 0x80
ROW4__0__PC EQU CYREG_PRT1_PC7
ROW4__0__PORT EQU 1
ROW4__0__SHIFT EQU 7
ROW4__AG EQU CYREG_PRT1_AG
ROW4__AMUX EQU CYREG_PRT1_AMUX
ROW4__BIE EQU CYREG_PRT1_BIE
ROW4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
ROW4__BYP EQU CYREG_PRT1_BYP
ROW4__CTL EQU CYREG_PRT1_CTL
ROW4__DM0 EQU CYREG_PRT1_DM0
ROW4__DM1 EQU CYREG_PRT1_DM1
ROW4__DM2 EQU CYREG_PRT1_DM2
ROW4__DR EQU CYREG_PRT1_DR
ROW4__INP_DIS EQU CYREG_PRT1_INP_DIS
ROW4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
ROW4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
ROW4__LCD_EN EQU CYREG_PRT1_LCD_EN
ROW4__MASK EQU 0x80
ROW4__PORT EQU 1
ROW4__PRT EQU CYREG_PRT1_PRT
ROW4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
ROW4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
ROW4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
ROW4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
ROW4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
ROW4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
ROW4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
ROW4__PS EQU CYREG_PRT1_PS
ROW4__SHIFT EQU 7
ROW4__SLW EQU CYREG_PRT1_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; SPIM
SPIM_BSPIM_BidirMode_CtrlReg__0__MASK EQU 0x01
SPIM_BSPIM_BidirMode_CtrlReg__0__POS EQU 0
SPIM_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIM_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
SPIM_BSPIM_BidirMode_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BidirMode_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
SPIM_BSPIM_BidirMode_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIM_BSPIM_BidirMode_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
SPIM_BSPIM_BidirMode_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BidirMode_CtrlReg__COUNT_REG EQU CYREG_B1_UDB07_CTL
SPIM_BSPIM_BidirMode_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
SPIM_BSPIM_BidirMode_CtrlReg__MASK EQU 0x01
SPIM_BSPIM_BidirMode_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BidirMode_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
SPIM_BSPIM_BidirMode_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
SPIM_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
SPIM_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIM_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
SPIM_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
SPIM_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_RxStsReg__4__POS EQU 4
SPIM_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_BSPIM_RxStsReg__5__POS EQU 5
SPIM_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_BSPIM_RxStsReg__6__POS EQU 6
SPIM_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB05_MSK
SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
SPIM_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB05_ST
SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
SPIM_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB06_A0
SPIM_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB06_A1
SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
SPIM_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB06_D0
SPIM_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB06_D1
SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
SPIM_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB06_F0
SPIM_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB06_F1
SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
SPIM_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_BSPIM_TxStsReg__0__POS EQU 0
SPIM_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_BSPIM_TxStsReg__1__POS EQU 1
SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
SPIM_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_BSPIM_TxStsReg__2__POS EQU 2
SPIM_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_BSPIM_TxStsReg__3__POS EQU 3
SPIM_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_BSPIM_TxStsReg__4__POS EQU 4
SPIM_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
SPIM_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
SPIM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPIM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPIM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPIM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_IntClock__INDEX EQU 0x00
SPIM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_IntClock__PM_ACT_MSK EQU 0x01
SPIM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_IntClock__PM_STBY_MSK EQU 0x01

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; PHRES
PHRES__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
PHRES__0__MASK EQU 0x02
PHRES__0__PC EQU CYREG_PRT3_PC1
PHRES__0__PORT EQU 3
PHRES__0__SHIFT EQU 1
PHRES__AG EQU CYREG_PRT3_AG
PHRES__AMUX EQU CYREG_PRT3_AMUX
PHRES__BIE EQU CYREG_PRT3_BIE
PHRES__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PHRES__BYP EQU CYREG_PRT3_BYP
PHRES__CTL EQU CYREG_PRT3_CTL
PHRES__DM0 EQU CYREG_PRT3_DM0
PHRES__DM1 EQU CYREG_PRT3_DM1
PHRES__DM2 EQU CYREG_PRT3_DM2
PHRES__DR EQU CYREG_PRT3_DR
PHRES__INP_DIS EQU CYREG_PRT3_INP_DIS
PHRES__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PHRES__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PHRES__LCD_EN EQU CYREG_PRT3_LCD_EN
PHRES__MASK EQU 0x02
PHRES__PORT EQU 3
PHRES__PRT EQU CYREG_PRT3_PRT
PHRES__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PHRES__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PHRES__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PHRES__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PHRES__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PHRES__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PHRES__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PHRES__PS EQU CYREG_PRT3_PS
PHRES__SHIFT EQU 1
PHRES__SLW EQU CYREG_PRT3_SLW

; RADAR
RADAR__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
RADAR__0__MASK EQU 0x08
RADAR__0__PC EQU CYREG_PRT3_PC3
RADAR__0__PORT EQU 3
RADAR__0__SHIFT EQU 3
RADAR__AG EQU CYREG_PRT3_AG
RADAR__AMUX EQU CYREG_PRT3_AMUX
RADAR__BIE EQU CYREG_PRT3_BIE
RADAR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RADAR__BYP EQU CYREG_PRT3_BYP
RADAR__CTL EQU CYREG_PRT3_CTL
RADAR__DM0 EQU CYREG_PRT3_DM0
RADAR__DM1 EQU CYREG_PRT3_DM1
RADAR__DM2 EQU CYREG_PRT3_DM2
RADAR__DR EQU CYREG_PRT3_DR
RADAR__INP_DIS EQU CYREG_PRT3_INP_DIS
RADAR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
RADAR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RADAR__LCD_EN EQU CYREG_PRT3_LCD_EN
RADAR__MASK EQU 0x08
RADAR__PORT EQU 3
RADAR__PRT EQU CYREG_PRT3_PRT
RADAR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RADAR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RADAR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RADAR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RADAR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RADAR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RADAR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RADAR__PS EQU CYREG_PRT3_PS
RADAR__SHIFT EQU 3
RADAR__SLW EQU CYREG_PRT3_SLW

; BEEPER
BEEPER__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
BEEPER__0__MASK EQU 0x40
BEEPER__0__PC EQU CYREG_PRT3_PC6
BEEPER__0__PORT EQU 3
BEEPER__0__SHIFT EQU 6
BEEPER__AG EQU CYREG_PRT3_AG
BEEPER__AMUX EQU CYREG_PRT3_AMUX
BEEPER__BIE EQU CYREG_PRT3_BIE
BEEPER__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BEEPER__BYP EQU CYREG_PRT3_BYP
BEEPER__CTL EQU CYREG_PRT3_CTL
BEEPER__DM0 EQU CYREG_PRT3_DM0
BEEPER__DM1 EQU CYREG_PRT3_DM1
BEEPER__DM2 EQU CYREG_PRT3_DM2
BEEPER__DR EQU CYREG_PRT3_DR
BEEPER__INP_DIS EQU CYREG_PRT3_INP_DIS
BEEPER__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BEEPER__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BEEPER__LCD_EN EQU CYREG_PRT3_LCD_EN
BEEPER__MASK EQU 0x40
BEEPER__PORT EQU 3
BEEPER__PRT EQU CYREG_PRT3_PRT
BEEPER__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BEEPER__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BEEPER__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BEEPER__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BEEPER__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BEEPER__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BEEPER__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BEEPER__PS EQU CYREG_PRT3_PS
BEEPER__SHIFT EQU 6
BEEPER__SLW EQU CYREG_PRT3_SLW

; SCLK_1
SCLK_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCLK_1__0__MASK EQU 0x01
SCLK_1__0__PC EQU CYREG_PRT12_PC0
SCLK_1__0__PORT EQU 12
SCLK_1__0__SHIFT EQU 0
SCLK_1__AG EQU CYREG_PRT12_AG
SCLK_1__BIE EQU CYREG_PRT12_BIE
SCLK_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCLK_1__BYP EQU CYREG_PRT12_BYP
SCLK_1__DM0 EQU CYREG_PRT12_DM0
SCLK_1__DM1 EQU CYREG_PRT12_DM1
SCLK_1__DM2 EQU CYREG_PRT12_DM2
SCLK_1__DR EQU CYREG_PRT12_DR
SCLK_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCLK_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCLK_1__MASK EQU 0x01
SCLK_1__PORT EQU 12
SCLK_1__PRT EQU CYREG_PRT12_PRT
SCLK_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCLK_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCLK_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCLK_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCLK_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCLK_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCLK_1__PS EQU CYREG_PRT12_PS
SCLK_1__SHIFT EQU 0
SCLK_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCLK_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCLK_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCLK_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCLK_1__SLW EQU CYREG_PRT12_SLW

; SDAT_1
SDAT_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDAT_1__0__MASK EQU 0x02
SDAT_1__0__PC EQU CYREG_PRT12_PC1
SDAT_1__0__PORT EQU 12
SDAT_1__0__SHIFT EQU 1
SDAT_1__AG EQU CYREG_PRT12_AG
SDAT_1__BIE EQU CYREG_PRT12_BIE
SDAT_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDAT_1__BYP EQU CYREG_PRT12_BYP
SDAT_1__DM0 EQU CYREG_PRT12_DM0
SDAT_1__DM1 EQU CYREG_PRT12_DM1
SDAT_1__DM2 EQU CYREG_PRT12_DM2
SDAT_1__DR EQU CYREG_PRT12_DR
SDAT_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDAT_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDAT_1__MASK EQU 0x02
SDAT_1__PORT EQU 12
SDAT_1__PRT EQU CYREG_PRT12_PRT
SDAT_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDAT_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDAT_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDAT_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDAT_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDAT_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDAT_1__PS EQU CYREG_PRT12_PS
SDAT_1__SHIFT EQU 1
SDAT_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDAT_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDAT_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDAT_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDAT_1__SLW EQU CYREG_PRT12_SLW

; pwn1_clk
pwn1_clk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
pwn1_clk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
pwn1_clk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
pwn1_clk__CFG2_SRC_SEL_MASK EQU 0x07
pwn1_clk__INDEX EQU 0x02
pwn1_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
pwn1_clk__PM_ACT_MSK EQU 0x04
pwn1_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
pwn1_clk__PM_STBY_MSK EQU 0x04

; BACKLIGHT
BACKLIGHT__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
BACKLIGHT__0__MASK EQU 0x80
BACKLIGHT__0__PC EQU CYREG_PRT2_PC7
BACKLIGHT__0__PORT EQU 2
BACKLIGHT__0__SHIFT EQU 7
BACKLIGHT__AG EQU CYREG_PRT2_AG
BACKLIGHT__AMUX EQU CYREG_PRT2_AMUX
BACKLIGHT__BIE EQU CYREG_PRT2_BIE
BACKLIGHT__BIT_MASK EQU CYREG_PRT2_BIT_MASK
BACKLIGHT__BYP EQU CYREG_PRT2_BYP
BACKLIGHT__CTL EQU CYREG_PRT2_CTL
BACKLIGHT__DM0 EQU CYREG_PRT2_DM0
BACKLIGHT__DM1 EQU CYREG_PRT2_DM1
BACKLIGHT__DM2 EQU CYREG_PRT2_DM2
BACKLIGHT__DR EQU CYREG_PRT2_DR
BACKLIGHT__INP_DIS EQU CYREG_PRT2_INP_DIS
BACKLIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
BACKLIGHT__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
BACKLIGHT__LCD_EN EQU CYREG_PRT2_LCD_EN
BACKLIGHT__MASK EQU 0x80
BACKLIGHT__PORT EQU 2
BACKLIGHT__PRT EQU CYREG_PRT2_PRT
BACKLIGHT__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
BACKLIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
BACKLIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
BACKLIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
BACKLIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
BACKLIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
BACKLIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
BACKLIGHT__PS EQU CYREG_PRT2_PS
BACKLIGHT__SHIFT EQU 7
BACKLIGHT__SLW EQU CYREG_PRT2_SLW

; isr_Timer
isr_Timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Timer__INTC_MASK EQU 0x80000
isr_Timer__INTC_NUMBER EQU 19
isr_Timer__INTC_PRIOR_NUM EQU 7
isr_Timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_19
isr_Timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_PR
ADC_SAR_PR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_PR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_PR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_PR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_PR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_PR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_PR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_PR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_PR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_PR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_PR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_PR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_PR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_PR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_PR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_PR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_PR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_PR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_PR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_PR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_PR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_PR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_PR_IRQ__INTC_MASK EQU 0x01
ADC_SAR_PR_IRQ__INTC_NUMBER EQU 0
ADC_SAR_PR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_PR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_PR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_PR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_PR_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_PR_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_PR_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_PR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_PR_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_PR_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_PR_theACLK__INDEX EQU 0x00
ADC_SAR_PR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_PR_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_PR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_PR_theACLK__PM_STBY_MSK EQU 0x01

; PWM_BEEPER
PWM_BEEPER_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_BEEPER_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_BEEPER_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_BEEPER_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_BEEPER_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_BEEPER_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_BEEPER_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_BEEPER_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_BEEPER_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_BEEPER_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_BEEPER_PWMHW__PM_ACT_MSK EQU 0x02
PWM_BEEPER_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_BEEPER_PWMHW__PM_STBY_MSK EQU 0x02
PWM_BEEPER_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_BEEPER_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_BEEPER_PWMHW__SR0 EQU CYREG_TMR1_SR0

; REED_RELAY
REED_RELAY__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
REED_RELAY__0__MASK EQU 0x01
REED_RELAY__0__PC EQU CYREG_IO_PC_PRT15_PC0
REED_RELAY__0__PORT EQU 15
REED_RELAY__0__SHIFT EQU 0
REED_RELAY__AG EQU CYREG_PRT15_AG
REED_RELAY__AMUX EQU CYREG_PRT15_AMUX
REED_RELAY__BIE EQU CYREG_PRT15_BIE
REED_RELAY__BIT_MASK EQU CYREG_PRT15_BIT_MASK
REED_RELAY__BYP EQU CYREG_PRT15_BYP
REED_RELAY__CTL EQU CYREG_PRT15_CTL
REED_RELAY__DM0 EQU CYREG_PRT15_DM0
REED_RELAY__DM1 EQU CYREG_PRT15_DM1
REED_RELAY__DM2 EQU CYREG_PRT15_DM2
REED_RELAY__DR EQU CYREG_PRT15_DR
REED_RELAY__INP_DIS EQU CYREG_PRT15_INP_DIS
REED_RELAY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
REED_RELAY__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
REED_RELAY__LCD_EN EQU CYREG_PRT15_LCD_EN
REED_RELAY__MASK EQU 0x01
REED_RELAY__PORT EQU 15
REED_RELAY__PRT EQU CYREG_PRT15_PRT
REED_RELAY__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
REED_RELAY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
REED_RELAY__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
REED_RELAY__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
REED_RELAY__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
REED_RELAY__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
REED_RELAY__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
REED_RELAY__PS EQU CYREG_PRT15_PS
REED_RELAY__SHIFT EQU 0
REED_RELAY__SLW EQU CYREG_PRT15_SLW

; beeper_clk
beeper_clk__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
beeper_clk__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
beeper_clk__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
beeper_clk__CFG2_SRC_SEL_MASK EQU 0x07
beeper_clk__INDEX EQU 0x04
beeper_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
beeper_clk__PM_ACT_MSK EQU 0x10
beeper_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
beeper_clk__PM_STBY_MSK EQU 0x10

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x03
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x08
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x08

; ADC_SAR_RADAR
ADC_SAR_RADAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_RADAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_RADAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_RADAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_RADAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_RADAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_RADAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_RADAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_RADAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_RADAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_RADAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_RADAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_RADAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_RADAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_RADAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_RADAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_RADAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_RADAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_RADAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_RADAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_RADAR_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_RADAR_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_RADAR_IRQ__INTC_MASK EQU 0x02
ADC_SAR_RADAR_IRQ__INTC_NUMBER EQU 1
ADC_SAR_RADAR_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_RADAR_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_RADAR_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_RADAR_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_RADAR_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_SAR_RADAR_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_SAR_RADAR_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_SAR_RADAR_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_RADAR_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_SAR_RADAR_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_RADAR_theACLK__INDEX EQU 0x01
ADC_SAR_RADAR_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_RADAR_theACLK__PM_ACT_MSK EQU 0x02
ADC_SAR_RADAR_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_RADAR_theACLK__PM_STBY_MSK EQU 0x02

; PWM_BACKLIGHT
PWM_BACKLIGHT_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_BACKLIGHT_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_BACKLIGHT_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_BACKLIGHT_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_BACKLIGHT_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_BACKLIGHT_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_BACKLIGHT_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_BACKLIGHT_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_BACKLIGHT_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_BACKLIGHT_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_BACKLIGHT_PWMHW__PM_ACT_MSK EQU 0x01
PWM_BACKLIGHT_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_BACKLIGHT_PWMHW__PM_STBY_MSK EQU 0x01
PWM_BACKLIGHT_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_BACKLIGHT_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_BACKLIGHT_PWMHW__SR0 EQU CYREG_TMR0_SR0

; Timer_TimerHW
Timer_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x04
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x04
Timer_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR2_SR0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x800
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
