
===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 38 unannotated drivers.
 reset_top_in
 test_enable_top_in
 sb_0__0_.mux_right_track_0.mux_l1_in_1__159/HI
 sb_0__0_.mux_right_track_10.mux_l2_in_0__160/HI
 sb_0__0_.mux_right_track_12.mux_l2_in_0__161/HI
 sb_0__0_.mux_right_track_14.mux_l2_in_0__162/HI
 sb_0__0_.mux_right_track_16.mux_l2_in_0__163/HI
 sb_0__0_.mux_right_track_18.mux_l2_in_0__164/HI
 sb_0__0_.mux_right_track_2.mux_l2_in_0__165/HI
 sb_0__0_.mux_right_track_28.mux_l2_in_0__166/HI
 sb_0__0_.mux_right_track_30.mux_l2_in_0__167/HI
 sb_0__0_.mux_right_track_32.mux_l2_in_0__132/HI
 sb_0__0_.mux_right_track_34.mux_l2_in_0__133/HI
 sb_0__0_.mux_right_track_4.mux_l2_in_0__134/HI
 sb_0__0_.mux_right_track_44.mux_l2_in_0__135/HI
 sb_0__0_.mux_right_track_46.mux_l2_in_0__136/HI
 sb_0__0_.mux_right_track_48.mux_l2_in_0__137/HI
 sb_0__0_.mux_right_track_50.mux_l2_in_0__138/HI
 sb_0__0_.mux_right_track_6.mux_l1_in_1__139/HI
 sb_0__0_.mux_right_track_8.mux_l2_in_0__140/HI
 sb_0__0_.mux_top_track_0.mux_l1_in_1__141/HI
 sb_0__0_.mux_top_track_10.mux_l2_in_0__142/HI
 sb_0__0_.mux_top_track_12.mux_l2_in_0__143/HI
 sb_0__0_.mux_top_track_14.mux_l2_in_0__144/HI
 sb_0__0_.mux_top_track_16.mux_l2_in_0__145/HI
 sb_0__0_.mux_top_track_18.mux_l2_in_0__146/HI
 sb_0__0_.mux_top_track_2.mux_l2_in_0__147/HI
 sb_0__0_.mux_top_track_28.mux_l2_in_0__148/HI
 sb_0__0_.mux_top_track_30.mux_l2_in_0__149/HI
 sb_0__0_.mux_top_track_32.mux_l2_in_0__150/HI
 sb_0__0_.mux_top_track_34.mux_l2_in_0__151/HI
 sb_0__0_.mux_top_track_4.mux_l2_in_0__152/HI
 sb_0__0_.mux_top_track_44.mux_l2_in_0__153/HI
 sb_0__0_.mux_top_track_46.mux_l2_in_0__154/HI
 sb_0__0_.mux_top_track_48.mux_l2_in_0__155/HI
 sb_0__0_.mux_top_track_50.mux_l2_in_0__156/HI
 sb_0__0_.mux_top_track_6.mux_l1_in_1__157/HI
 sb_0__0_.mux_top_track_8.mux_l2_in_0__158/HI
Found 0 partially unannotated drivers.
parastic_annotation_check
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 92.17

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.26
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk0
No launch/capture paths found.

Clock prog_clk
Latency      CRPR       Skew
sb_0__0_.mem_top_track_32.sky130_fd_sc_hd__dfrtp_1_0_/CLK ^
   0.49
sb_0__0_.mem_top_track_32.sky130_fd_sc_hd__dfrtp_1_1_/CLK ^
   0.43     -0.03       0.03

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.03e-05   1.32e-06   8.38e-10   3.16e-05  36.6%
Combinational          2.47e-05   3.01e-05   3.30e-09   5.47e-05  63.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.50e-05   3.14e-05   4.14e-09   8.64e-05 100.0%
                          63.7%      36.3%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 5443 u^2 39% utilization.
area_report_end
Setting global connections for newly added cells...
[WARNING] Did not save OpenROAD database!
Writing SDF to /home/hosni/OpenFPGA/clear/openlane/bottom_left_tile/runs/23_03_20_17_10/results/routing/mca/process_corner_nom/bottom_left_tile.sdf...
Writing timing model to /home/hosni/OpenFPGA/clear/openlane/bottom_left_tile/runs/23_03_20_17_10/results/routing/mca/process_corner_nom/bottom_left_tile.lib...

