{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 23:39:50 2014 " "Info: Processing started: Wed May 28 23:39:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|CountEn~latch " "Warning: Node \"FramesyncFSM:comb_79\|CountEn~latch\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|DataOut " "Warning: Node \"FramesyncFSM:comb_79\|DataOut\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 3 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|State\[1\] " "Warning: Node \"FramesyncFSM:comb_79\|State\[1\]\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|MissCount\[0\] " "Warning: Node \"FramesyncFSM:comb_79\|MissCount\[0\]\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|MissCount\[1\] " "Warning: Node \"FramesyncFSM:comb_79\|MissCount\[1\]\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|RecCount\[0\] " "Warning: Node \"FramesyncFSM:comb_79\|RecCount\[0\]\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "FramesyncFSM:comb_79\|RecCount\[1\] " "Warning: Node \"FramesyncFSM:comb_79\|RecCount\[1\]\" is a latch" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "3 " "Warning: Found combinational loop of 3 nodes" { { "Warning" "WTAN_SCC_NODE" "FramesyncFSM:comb_79\|State\[0\]~134 " "Warning: Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "FramesyncFSM:comb_79\|Mux1~33 " "Warning: Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "FramesyncFSM:comb_79\|Mux1~34 " "Warning: Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "FramesyncFSM:comb_79\|CountEn~head_lut " "Warning: Node \"FramesyncFSM:comb_79\|CountEn~head_lut\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WTAN_SCC_NODE" "FramesyncFSM:comb_79\|CountEn~24 " "Warning: Node \"FramesyncFSM:comb_79\|CountEn~24\"" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysclk " "Info: Assuming node \"sysclk\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "KEY\[2\] " "Info: Assuming node \"KEY\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|RecCount\[1\] " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|RecCount\[1\]\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|RecCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|RecCount\[0\] " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|RecCount\[0\]\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|RecCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|MissCount\[1\] " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|MissCount\[1\]\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|MissCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|MissCount\[0\] " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|MissCount\[0\]\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|MissCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|State\[1\] " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|State\[1\]\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|State\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|RecCount\[0\]~211 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|RecCount\[0\]~211\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|RecCount\[0\]~211" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|MissCount\[0\]~261 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|MissCount\[0\]~261\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|MissCount\[0\]~261" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|RecCount\[0\]~214 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|RecCount\[0\]~214\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|RecCount\[0\]~214" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|MissCount\[0\]~268 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|MissCount\[0\]~268\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|MissCount\[0\]~268" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|Equal1~18 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|Equal1~18\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Equal1~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|Equal2~35 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|Equal2~35\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Equal2~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|State\[1\]~2 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|State\[1\]~2\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|State\[1\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|State\[1\]~1 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|State\[1\]~1\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|State\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|Mux1~34 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|Mux1~34\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Mux1~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|State\[1\]~0 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|State\[1\]~0\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|State\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|State\[0\]~134 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|State\[0\]~134\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|State\[0\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "FramesyncFSM:comb_79\|Equal4~61 " "Info: Detected gated clock \"FramesyncFSM:comb_79\|Equal4~61\" as buffer" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 57 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Equal4~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|Probe:u0\|S " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|Probe:u0\|S\" as buffer" {  } { { "Probe.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/Probe.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Probe:u0\|S" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FramesyncFSM:comb_79\|Count256:u1\|inter " "Info: Detected ripple clock \"FramesyncFSM:comb_79\|Count256:u1\|inter\" as buffer" {  } { { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 3 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FramesyncFSM:comb_79\|Count256:u1\|inter" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "FrameTrans:comb_78\|Clk_10ms " "Info: Detected ripple clock \"FrameTrans:comb_78\|Clk_10ms\" as buffer" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FrameTrans:comb_78\|Clk_10ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysclk register FramesyncFSM:comb_79\|MissCount\[1\] register FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\] 53.01 MHz 18.866 ns Internal " "Info: Clock \"sysclk\" has Internal fmax of 53.01 MHz between source register \"FramesyncFSM:comb_79\|MissCount\[1\]\" and destination register \"FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\]\" (period= 18.866 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.547 ns + Longest register register " "Info: + Longest register to register delay is 3.547 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FramesyncFSM:comb_79\|MissCount\[1\] 1 REG LCCOMB_X36_Y24_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|MissCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.245 ns) 0.518 ns FramesyncFSM:comb_79\|Equal1~18 2 COMB LCCOMB_X36_Y24_N6 4 " "Info: 2: + IC(0.273 ns) + CELL(0.245 ns) = 0.518 ns; Loc. = LCCOMB_X36_Y24_N6; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal1~18'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { FramesyncFSM:comb_79|MissCount[1] FramesyncFSM:comb_79|Equal1~18 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.533 ns) 2.051 ns FramesyncFSM:comb_79\|State\[0\]~134 3 COMB LOOP LCCOMB_X36_Y24_N30 25 " "Info: 3: + IC(0.000 ns) + CELL(1.533 ns) = 2.051 ns; Loc. = LCCOMB_X36_Y24_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.150 ns) 2.507 ns FrameDataCheck:comb_80\|scrambler:U1\|regarr~813 4 COMB LCCOMB_X36_Y24_N14 15 " "Info: 4: + IC(0.306 ns) + CELL(0.150 ns) = 2.507 ns; Loc. = LCCOMB_X36_Y24_N14; Fanout = 15; COMB Node = 'FrameDataCheck:comb_80\|scrambler:U1\|regarr~813'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.456 ns" { FramesyncFSM:comb_79|State[0]~134 FrameDataCheck:comb_80|scrambler:U1|regarr~813 } "NODE_NAME" } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.660 ns) 3.547 ns FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\] 5 REG LCFF_X35_Y24_N29 2 " "Info: 5: + IC(0.380 ns) + CELL(0.660 ns) = 3.547 ns; Loc. = LCFF_X35_Y24_N29; Fanout = 2; REG Node = 'FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { FrameDataCheck:comb_80|scrambler:U1|regarr~813 FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.588 ns ( 72.96 % ) " "Info: Total cell delay = 2.588 ns ( 72.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.959 ns ( 27.04 % ) " "Info: Total interconnect delay = 0.959 ns ( 27.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { FramesyncFSM:comb_79|MissCount[1] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|State[0]~134 FrameDataCheck:comb_80|scrambler:U1|regarr~813 FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { FramesyncFSM:comb_79|MissCount[1] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|State[0]~134 {} FrameDataCheck:comb_80|scrambler:U1|regarr~813 {} FrameDataCheck:comb_80|scrambler:U1|regarr[14] {} } { 0.000ns 0.273ns 0.000ns 0.306ns 0.380ns } { 0.000ns 0.245ns 1.533ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.922 ns - Smallest " "Info: - Smallest clock skew is -5.922 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 6.855 ns + Shortest register " "Info: + Shortest clock path from clock \"sysclk\" to destination register is 6.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.787 ns) 3.700 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X25_Y28_N29 4 " "Info: 2: + IC(1.914 ns) + CELL(0.787 ns) = 3.700 ns; Loc. = LCFF_X25_Y28_N29; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.000 ns) 5.326 ns FrameTrans:comb_78\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G11 61 " "Info: 3: + IC(1.626 ns) + CELL(0.000 ns) = 5.326 ns; Loc. = CLKCTRL_G11; Fanout = 61; COMB Node = 'FrameTrans:comb_78\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 6.855 ns FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\] 4 REG LCFF_X35_Y24_N29 2 " "Info: 4: + IC(0.992 ns) + CELL(0.537 ns) = 6.855 ns; Loc. = LCFF_X35_Y24_N29; Fanout = 2; REG Node = 'FrameDataCheck:comb_80\|scrambler:U1\|regarr\[14\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { FrameTrans:comb_78|Clk_10ms~clkctrl FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.89 % ) " "Info: Total cell delay = 2.323 ns ( 33.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.532 ns ( 66.11 % ) " "Info: Total interconnect delay = 4.532 ns ( 66.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.855 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.855 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameDataCheck:comb_80|scrambler:U1|regarr[14] {} } { 0.000ns 0.000ns 1.914ns 1.626ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 12.777 ns - Longest register " "Info: - Longest clock path from clock \"sysclk\" to source register is 12.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.787 ns) 3.700 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X25_Y28_N29 4 " "Info: 2: + IC(1.914 ns) + CELL(0.787 ns) = 3.700 ns; Loc. = LCFF_X25_Y28_N29; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.787 ns) 6.008 ns FramesyncFSM:comb_79\|Count256:u1\|inter 3 REG LCFF_X36_Y24_N31 11 " "Info: 3: + IC(1.521 ns) + CELL(0.787 ns) = 6.008 ns; Loc. = LCFF_X36_Y24_N31; Fanout = 11; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.419 ns) 6.924 ns FramesyncFSM:comb_79\|RecCount\[0\]~214 4 COMB LCCOMB_X35_Y24_N24 2 " "Info: 4: + IC(0.497 ns) + CELL(0.419 ns) = 6.924 ns; Loc. = LCCOMB_X35_Y24_N24; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 7.460 ns FramesyncFSM:comb_79\|RecCount\[1\] 5 REG LCCOMB_X35_Y24_N26 5 " "Info: 5: + IC(0.261 ns) + CELL(0.275 ns) = 7.460 ns; Loc. = LCCOMB_X35_Y24_N26; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|RecCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.378 ns) 8.113 ns FramesyncFSM:comb_79\|Equal2~35 6 COMB LCCOMB_X35_Y24_N14 5 " "Info: 6: + IC(0.275 ns) + CELL(0.378 ns) = 8.113 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 5; COMB Node = 'FramesyncFSM:comb_79\|Equal2~35'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.588 ns) 9.701 ns FramesyncFSM:comb_79\|Mux1~34 7 COMB LOOP LCCOMB_X36_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(1.588 ns) = 9.701 ns; Loc. = LCCOMB_X36_Y24_N10; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 10.106 ns FramesyncFSM:comb_79\|State\[1\]~0 8 COMB LCCOMB_X36_Y24_N26 1 " "Info: 8: + IC(0.255 ns) + CELL(0.150 ns) = 10.106 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.393 ns) 10.783 ns FramesyncFSM:comb_79\|State\[1\] 9 REG LCCOMB_X36_Y24_N16 26 " "Info: 9: + IC(0.284 ns) + CELL(0.393 ns) = 10.783 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 11.521 ns FramesyncFSM:comb_79\|MissCount\[0\]~261 10 COMB LCCOMB_X35_Y24_N20 1 " "Info: 10: + IC(0.463 ns) + CELL(0.275 ns) = 11.521 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~261'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 12.058 ns FramesyncFSM:comb_79\|MissCount\[0\]~268 11 COMB LCCOMB_X35_Y24_N4 2 " "Info: 11: + IC(0.262 ns) + CELL(0.275 ns) = 12.058 ns; Loc. = LCCOMB_X35_Y24_N4; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~268'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 12.777 ns FramesyncFSM:comb_79\|MissCount\[1\] 12 REG LCCOMB_X36_Y24_N8 5 " "Info: 12: + IC(0.444 ns) + CELL(0.275 ns) = 12.777 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|MissCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.601 ns ( 51.66 % ) " "Info: Total cell delay = 6.601 ns ( 51.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.176 ns ( 48.34 % ) " "Info: Total interconnect delay = 6.176 ns ( 48.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.777 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.777 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 1.914ns 1.521ns 0.497ns 0.261ns 0.275ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.444ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.419ns 0.275ns 0.378ns 1.588ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.855 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.855 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameDataCheck:comb_80|scrambler:U1|regarr[14] {} } { 0.000ns 0.000ns 1.914ns 1.626ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.777 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.777 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 1.914ns 1.521ns 0.497ns 0.261ns 0.275ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.444ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.419ns 0.275ns 0.378ns 1.588ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } } { "scrambler.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/scrambler.v" 30 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.547 ns" { FramesyncFSM:comb_79|MissCount[1] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|State[0]~134 FrameDataCheck:comb_80|scrambler:U1|regarr~813 FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.547 ns" { FramesyncFSM:comb_79|MissCount[1] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|State[0]~134 {} FrameDataCheck:comb_80|scrambler:U1|regarr~813 {} FrameDataCheck:comb_80|scrambler:U1|regarr[14] {} } { 0.000ns 0.273ns 0.000ns 0.306ns 0.380ns } { 0.000ns 0.245ns 1.533ns 0.150ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.855 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameDataCheck:comb_80|scrambler:U1|regarr[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.855 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameDataCheck:comb_80|scrambler:U1|regarr[14] {} } { 0.000ns 0.000ns 1.914ns 1.626ns 0.992ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.777 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.777 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 1.914ns 1.521ns 0.497ns 0.261ns 0.275ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.444ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.419ns 0.275ns 0.378ns 1.588ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "KEY\[1\] " "Info: No valid register-to-register data paths exist for clock \"KEY\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register model\[0\] model\[1\] 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"model\[0\]\" and destination register \"model\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.557 ns + Longest register register " "Info: + Longest register to register delay is 0.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns model\[0\] 1 REG LCFF_X61_Y26_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y26_N27; Fanout = 4; REG Node = 'model\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { model[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.150 ns) 0.473 ns model\[1\]~6 2 COMB LCCOMB_X61_Y26_N8 1 " "Info: 2: + IC(0.323 ns) + CELL(0.150 ns) = 0.473 ns; Loc. = LCCOMB_X61_Y26_N8; Fanout = 1; COMB Node = 'model\[1\]~6'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { model[0] model[1]~6 } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.557 ns model\[1\] 3 REG LCFF_X61_Y26_N9 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.557 ns; Loc. = LCFF_X61_Y26_N9; Fanout = 3; REG Node = 'model\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { model[1]~6 model[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.01 % ) " "Info: Total cell delay = 0.234 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.323 ns ( 57.99 % ) " "Info: Total interconnect delay = 0.323 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { model[0] model[1]~6 model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.557 ns" { model[0] {} model[1]~6 {} model[1] {} } { 0.000ns 0.323ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 2.579 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.537 ns) 2.579 ns model\[1\] 2 REG LCFF_X61_Y26_N9 3 " "Info: 2: + IC(1.180 ns) + CELL(0.537 ns) = 2.579 ns; Loc. = LCFF_X61_Y26_N9; Fanout = 3; REG Node = 'model\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { KEY[0] model[1] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 54.25 % ) " "Info: Total cell delay = 1.399 ns ( 54.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.180 ns ( 45.75 % ) " "Info: Total interconnect delay = 1.180 ns ( 45.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 1.180ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 2.579 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 2.579 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.537 ns) 2.579 ns model\[0\] 2 REG LCFF_X61_Y26_N27 4 " "Info: 2: + IC(1.180 ns) + CELL(0.537 ns) = 2.579 ns; Loc. = LCFF_X61_Y26_N27; Fanout = 4; REG Node = 'model\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { KEY[0] model[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 54.25 % ) " "Info: Total cell delay = 1.399 ns ( 54.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.180 ns ( 45.75 % ) " "Info: Total interconnect delay = 1.180 ns ( 45.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 1.180ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 1.180ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 1.180ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { model[0] model[1]~6 model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.557 ns" { model[0] {} model[1]~6 {} model[1] {} } { 0.000ns 0.323ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { KEY[0] model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { KEY[0] {} KEY[0]~combout {} model[1] {} } { 0.000ns 0.000ns 1.180ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.579 ns" { KEY[0] model[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.579 ns" { KEY[0] {} KEY[0]~combout {} model[0] {} } { 0.000ns 0.000ns 1.180ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { model[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { model[1] {} } {  } {  } "" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 26 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[2\] register FramesyncFSM:comb_79\|MissCount\[1\] register FramesyncFSM:comb_79\|State\[1\] 170.88 MHz 5.852 ns Internal " "Info: Clock \"KEY\[2\]\" has Internal fmax of 170.88 MHz between source register \"FramesyncFSM:comb_79\|MissCount\[1\]\" and destination register \"FramesyncFSM:comb_79\|State\[1\]\" (period= 5.852 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.907 ns + Longest register register " "Info: + Longest register to register delay is 2.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FramesyncFSM:comb_79\|MissCount\[1\] 1 REG LCCOMB_X36_Y24_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|MissCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.245 ns) 0.518 ns FramesyncFSM:comb_79\|Equal1~18 2 COMB LCCOMB_X36_Y24_N6 4 " "Info: 2: + IC(0.273 ns) + CELL(0.245 ns) = 0.518 ns; Loc. = LCCOMB_X36_Y24_N6; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal1~18'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { FramesyncFSM:comb_79|MissCount[1] FramesyncFSM:comb_79|Equal1~18 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.533 ns) 2.051 ns FramesyncFSM:comb_79\|State\[0\]~134 3 COMB LOOP LCCOMB_X36_Y24_N30 25 " "Info: 3: + IC(0.000 ns) + CELL(1.533 ns) = 2.051 ns; Loc. = LCCOMB_X36_Y24_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 2.510 ns FramesyncFSM:comb_79\|Mux3~185 4 COMB LCCOMB_X36_Y24_N22 1 " "Info: 4: + IC(0.309 ns) + CELL(0.150 ns) = 2.510 ns; Loc. = LCCOMB_X36_Y24_N22; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|Mux3~185'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.459 ns" { FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux3~185 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 2.907 ns FramesyncFSM:comb_79\|State\[1\] 5 REG LCCOMB_X36_Y24_N16 26 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 2.907 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { FramesyncFSM:comb_79|Mux3~185 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.078 ns ( 71.48 % ) " "Info: Total cell delay = 2.078 ns ( 71.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.829 ns ( 28.52 % ) " "Info: Total interconnect delay = 0.829 ns ( 28.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { FramesyncFSM:comb_79|MissCount[1] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux3~185 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { FramesyncFSM:comb_79|MissCount[1] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Mux3~185 {} FramesyncFSM:comb_79|State[1] {} } { 0.000ns 0.273ns 0.000ns 0.309ns 0.247ns } { 0.000ns 0.245ns 1.533ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.994 ns - Smallest " "Info: - Smallest clock skew is -1.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] destination 6.027 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[2\]\" to destination register is 6.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.103 ns) 4.945 ns FramesyncFSM:comb_79\|Mux1~34 2 COMB LOOP LCCOMB_X36_Y24_N10 2 " "Info: 2: + IC(0.000 ns) + CELL(4.103 ns) = 4.945 ns; Loc. = LCCOMB_X36_Y24_N10; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 5.350 ns FramesyncFSM:comb_79\|State\[1\]~0 3 COMB LCCOMB_X36_Y24_N26 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 5.350 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.393 ns) 6.027 ns FramesyncFSM:comb_79\|State\[1\] 4 REG LCCOMB_X36_Y24_N16 26 " "Info: 4: + IC(0.284 ns) + CELL(0.393 ns) = 6.027 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.488 ns ( 91.06 % ) " "Info: Total cell delay = 5.488 ns ( 91.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.539 ns ( 8.94 % ) " "Info: Total interconnect delay = 0.539 ns ( 8.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} } { 0.000ns 0.000ns 0.000ns 0.255ns 0.284ns } { 0.000ns 0.842ns 4.103ns 0.150ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[2\] source 8.021 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[2\]\" to source register is 8.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.103 ns) 4.945 ns FramesyncFSM:comb_79\|Mux1~34 2 COMB LOOP LCCOMB_X36_Y24_N10 2 " "Info: 2: + IC(0.000 ns) + CELL(4.103 ns) = 4.945 ns; Loc. = LCCOMB_X36_Y24_N10; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.103 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 5.350 ns FramesyncFSM:comb_79\|State\[1\]~0 3 COMB LCCOMB_X36_Y24_N26 1 " "Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 5.350 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.393 ns) 6.027 ns FramesyncFSM:comb_79\|State\[1\] 4 REG LCCOMB_X36_Y24_N16 26 " "Info: 4: + IC(0.284 ns) + CELL(0.393 ns) = 6.027 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 6.765 ns FramesyncFSM:comb_79\|MissCount\[0\]~261 5 COMB LCCOMB_X35_Y24_N20 1 " "Info: 5: + IC(0.463 ns) + CELL(0.275 ns) = 6.765 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~261'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 7.302 ns FramesyncFSM:comb_79\|MissCount\[0\]~268 6 COMB LCCOMB_X35_Y24_N4 2 " "Info: 6: + IC(0.262 ns) + CELL(0.275 ns) = 7.302 ns; Loc. = LCCOMB_X35_Y24_N4; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~268'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 8.021 ns FramesyncFSM:comb_79\|MissCount\[1\] 7 REG LCCOMB_X36_Y24_N8 5 " "Info: 7: + IC(0.444 ns) + CELL(0.275 ns) = 8.021 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|MissCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.313 ns ( 78.71 % ) " "Info: Total cell delay = 6.313 ns ( 78.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.708 ns ( 21.29 % ) " "Info: Total interconnect delay = 1.708 ns ( 21.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.021 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.021 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.444ns } { 0.000ns 0.842ns 4.103ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} } { 0.000ns 0.000ns 0.000ns 0.255ns 0.284ns } { 0.000ns 0.842ns 4.103ns 0.150ns 0.393ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.021 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.021 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.444ns } { 0.000ns 0.842ns 4.103ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.951 ns + " "Info: + Micro setup delay of destination is 0.951 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.907 ns" { FramesyncFSM:comb_79|MissCount[1] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux3~185 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.907 ns" { FramesyncFSM:comb_79|MissCount[1] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Mux3~185 {} FramesyncFSM:comb_79|State[1] {} } { 0.000ns 0.273ns 0.000ns 0.309ns 0.247ns } { 0.000ns 0.245ns 1.533ns 0.150ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.027 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.027 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} } { 0.000ns 0.000ns 0.000ns 0.255ns 0.284ns } { 0.000ns 0.842ns 4.103ns 0.150ns 0.393ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.021 ns" { KEY[2] FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.021 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.444ns } { 0.000ns 0.842ns 4.103ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "sysclk 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"sysclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "FrameTrans:comb_78\|DataIn FramesyncFSM:comb_79\|DataOut sysclk 5.498 ns " "Info: Found hold time violation between source  pin or register \"FrameTrans:comb_78\|DataIn\" and destination pin or register \"FramesyncFSM:comb_79\|DataOut\" for clock \"sysclk\" (Hold time is 5.498 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.361 ns + Largest " "Info: + Largest clock skew is 8.361 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 15.219 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to destination register is 15.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.787 ns) 3.700 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X25_Y28_N29 4 " "Info: 2: + IC(1.914 ns) + CELL(0.787 ns) = 3.700 ns; Loc. = LCFF_X25_Y28_N29; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.787 ns) 6.008 ns FramesyncFSM:comb_79\|Count256:u1\|inter 3 REG LCFF_X36_Y24_N31 11 " "Info: 3: + IC(1.521 ns) + CELL(0.787 ns) = 6.008 ns; Loc. = LCFF_X36_Y24_N31; Fanout = 11; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.419 ns) 6.924 ns FramesyncFSM:comb_79\|RecCount\[0\]~214 4 COMB LCCOMB_X35_Y24_N24 2 " "Info: 4: + IC(0.497 ns) + CELL(0.419 ns) = 6.924 ns; Loc. = LCCOMB_X35_Y24_N24; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 7.460 ns FramesyncFSM:comb_79\|RecCount\[1\] 5 REG LCCOMB_X35_Y24_N26 5 " "Info: 5: + IC(0.261 ns) + CELL(0.275 ns) = 7.460 ns; Loc. = LCCOMB_X35_Y24_N26; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|RecCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.378 ns) 8.113 ns FramesyncFSM:comb_79\|Equal2~35 6 COMB LCCOMB_X35_Y24_N14 5 " "Info: 6: + IC(0.275 ns) + CELL(0.378 ns) = 8.113 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 5; COMB Node = 'FramesyncFSM:comb_79\|Equal2~35'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.588 ns) 9.701 ns FramesyncFSM:comb_79\|Mux1~34 7 COMB LOOP LCCOMB_X36_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(1.588 ns) = 9.701 ns; Loc. = LCCOMB_X36_Y24_N10; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 10.106 ns FramesyncFSM:comb_79\|State\[1\]~0 8 COMB LCCOMB_X36_Y24_N26 1 " "Info: 8: + IC(0.255 ns) + CELL(0.150 ns) = 10.106 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.393 ns) 10.783 ns FramesyncFSM:comb_79\|State\[1\] 9 REG LCCOMB_X36_Y24_N16 26 " "Info: 9: + IC(0.284 ns) + CELL(0.393 ns) = 10.783 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 11.521 ns FramesyncFSM:comb_79\|MissCount\[0\]~261 10 COMB LCCOMB_X35_Y24_N20 1 " "Info: 10: + IC(0.463 ns) + CELL(0.275 ns) = 11.521 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~261'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 12.058 ns FramesyncFSM:comb_79\|MissCount\[0\]~268 11 COMB LCCOMB_X35_Y24_N4 2 " "Info: 11: + IC(0.262 ns) + CELL(0.275 ns) = 12.058 ns; Loc. = LCCOMB_X35_Y24_N4; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~268'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.275 ns) 12.779 ns FramesyncFSM:comb_79\|MissCount\[0\] 12 REG LCCOMB_X36_Y24_N28 7 " "Info: 12: + IC(0.446 ns) + CELL(0.275 ns) = 12.779 ns; Loc. = LCCOMB_X36_Y24_N28; Fanout = 7; REG Node = 'FramesyncFSM:comb_79\|MissCount\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.150 ns) 13.233 ns FramesyncFSM:comb_79\|State\[1\]~1 13 COMB LCCOMB_X36_Y24_N4 3 " "Info: 13: + IC(0.304 ns) + CELL(0.150 ns) = 13.233 ns; Loc. = LCCOMB_X36_Y24_N4; Fanout = 3; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|State[1]~1 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 14.167 ns FramesyncFSM:comb_79\|State\[0\]~134 14 COMB LOOP LCCOMB_X36_Y24_N30 25 " "Info: 14: + IC(0.000 ns) + CELL(0.934 ns) = 14.167 ns; Loc. = LCCOMB_X36_Y24_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { FramesyncFSM:comb_79|State[1]~1 FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 14.627 ns FramesyncFSM:comb_79\|Equal4~61 15 COMB LCCOMB_X36_Y24_N18 4 " "Info: 15: + IC(0.310 ns) + CELL(0.150 ns) = 14.627 ns; Loc. = LCCOMB_X36_Y24_N18; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal4~61'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 15.219 ns FramesyncFSM:comb_79\|DataOut 16 REG LCCOMB_X37_Y24_N14 1 " "Info: 16: + IC(0.442 ns) + CELL(0.150 ns) = 15.219 ns; Loc. = LCCOMB_X37_Y24_N14; Fanout = 1; REG Node = 'FramesyncFSM:comb_79\|DataOut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { FramesyncFSM:comb_79|Equal4~61 FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.985 ns ( 52.47 % ) " "Info: Total cell delay = 7.985 ns ( 52.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.234 ns ( 47.53 % ) " "Info: Total interconnect delay = 7.234 ns ( 47.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.219 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|State[1]~1 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.219 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|State[1]~1 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Equal4~61 {} FramesyncFSM:comb_79|DataOut {} } { 0.000ns 0.000ns 1.914ns 1.521ns 0.497ns 0.261ns 0.275ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.446ns 0.304ns 0.000ns 0.310ns 0.442ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.419ns 0.275ns 0.378ns 1.588ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns 0.150ns 0.934ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 6.858 ns - Shortest register " "Info: - Shortest clock path from clock \"sysclk\" to source register is 6.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.787 ns) 3.700 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X25_Y28_N29 4 " "Info: 2: + IC(1.914 ns) + CELL(0.787 ns) = 3.700 ns; Loc. = LCFF_X25_Y28_N29; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.000 ns) 5.326 ns FrameTrans:comb_78\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G11 61 " "Info: 3: + IC(1.626 ns) + CELL(0.000 ns) = 5.326 ns; Loc. = CLKCTRL_G11; Fanout = 61; COMB Node = 'FrameTrans:comb_78\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.537 ns) 6.858 ns FrameTrans:comb_78\|DataIn 4 REG LCFF_X60_Y26_N25 3 " "Info: 4: + IC(0.995 ns) + CELL(0.537 ns) = 6.858 ns; Loc. = LCFF_X60_Y26_N25; Fanout = 3; REG Node = 'FrameTrans:comb_78\|DataIn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { FrameTrans:comb_78|Clk_10ms~clkctrl FrameTrans:comb_78|DataIn } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.87 % ) " "Info: Total cell delay = 2.323 ns ( 33.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.535 ns ( 66.13 % ) " "Info: Total interconnect delay = 4.535 ns ( 66.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.858 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameTrans:comb_78|DataIn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.858 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameTrans:comb_78|DataIn {} } { 0.000ns 0.000ns 1.914ns 1.626ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.219 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|State[1]~1 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.219 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|State[1]~1 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Equal4~61 {} FramesyncFSM:comb_79|DataOut {} } { 0.000ns 0.000ns 1.914ns 1.521ns 0.497ns 0.261ns 0.275ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.446ns 0.304ns 0.000ns 0.310ns 0.442ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.419ns 0.275ns 0.378ns 1.588ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns 0.150ns 0.934ns 0.150ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.858 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameTrans:comb_78|DataIn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.858 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameTrans:comb_78|DataIn {} } { 0.000ns 0.000ns 1.914ns 1.626ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.613 ns - Shortest register register " "Info: - Shortest register to register delay is 2.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FrameTrans:comb_78\|DataIn 1 REG LCFF_X60_Y26_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y26_N25; Fanout = 3; REG Node = 'FrameTrans:comb_78\|DataIn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FrameTrans:comb_78|DataIn } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.419 ns) 2.613 ns FramesyncFSM:comb_79\|DataOut 2 REG LCCOMB_X37_Y24_N14 1 " "Info: 2: + IC(2.194 ns) + CELL(0.419 ns) = 2.613 ns; Loc. = LCCOMB_X37_Y24_N14; Fanout = 1; REG Node = 'FramesyncFSM:comb_79\|DataOut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { FrameTrans:comb_78|DataIn FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.419 ns ( 16.04 % ) " "Info: Total cell delay = 0.419 ns ( 16.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.194 ns ( 83.96 % ) " "Info: Total interconnect delay = 2.194 ns ( 83.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { FrameTrans:comb_78|DataIn FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { FrameTrans:comb_78|DataIn {} FramesyncFSM:comb_79|DataOut {} } { 0.000ns 2.194ns } { 0.000ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 3 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 6 -1 0 } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 3 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.219 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[0] FramesyncFSM:comb_79|State[1]~1 FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Equal4~61 FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.219 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[0] {} FramesyncFSM:comb_79|State[1]~1 {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Equal4~61 {} FramesyncFSM:comb_79|DataOut {} } { 0.000ns 0.000ns 1.914ns 1.521ns 0.497ns 0.261ns 0.275ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.446ns 0.304ns 0.000ns 0.310ns 0.442ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.419ns 0.275ns 0.378ns 1.588ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns 0.150ns 0.934ns 0.150ns 0.150ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.858 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FrameTrans:comb_78|DataIn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.858 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FrameTrans:comb_78|DataIn {} } { 0.000ns 0.000ns 1.914ns 1.626ns 0.995ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { FrameTrans:comb_78|DataIn FramesyncFSM:comb_79|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.613 ns" { FrameTrans:comb_78|DataIn {} FramesyncFSM:comb_79|DataOut {} } { 0.000ns 2.194ns } { 0.000ns 0.419ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "FramesyncFSM:comb_79\|Count256:u1\|count\[0\] KEY\[2\] sysclk 1.767 ns register " "Info: tsu for register \"FramesyncFSM:comb_79\|Count256:u1\|count\[0\]\" (data pin = \"KEY\[2\]\", clock pin = \"sysclk\") is 1.767 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.656 ns + Longest pin register " "Info: + Longest pin to register delay is 8.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.358 ns) 7.200 ns FramesyncFSM:comb_79\|CountEn~head_lut 2 COMB LOOP LCCOMB_X35_Y24_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(6.358 ns) = 7.200 ns; Loc. = LCCOMB_X35_Y24_N8; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|CountEn~head_lut'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|CountEn~head_lut LCCOMB_X35_Y24_N8 " "Info: Loc. = LCCOMB_X35_Y24_N8; Node \"FramesyncFSM:comb_79\|CountEn~head_lut\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|CountEn~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|CountEn~24 LCCOMB_X34_Y24_N26 " "Info: Loc. = LCCOMB_X34_Y24_N26; Node \"FramesyncFSM:comb_79\|CountEn~24\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|CountEn~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|CountEn~head_lut } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|CountEn~24 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { KEY[2] FramesyncFSM:comb_79|CountEn~head_lut } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.271 ns) 7.915 ns FramesyncFSM:comb_79\|Count256:u1\|count\[4\]~130 3 COMB LCCOMB_X34_Y24_N24 8 " "Info: 3: + IC(0.444 ns) + CELL(0.271 ns) = 7.915 ns; Loc. = LCCOMB_X34_Y24_N24; Fanout = 8; COMB Node = 'FramesyncFSM:comb_79\|Count256:u1\|count\[4\]~130'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { FramesyncFSM:comb_79|CountEn~head_lut FramesyncFSM:comb_79|Count256:u1|count[4]~130 } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.510 ns) 8.656 ns FramesyncFSM:comb_79\|Count256:u1\|count\[0\] 4 REG LCFF_X34_Y24_N3 3 " "Info: 4: + IC(0.231 ns) + CELL(0.510 ns) = 8.656 ns; Loc. = LCFF_X34_Y24_N3; Fanout = 3; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { FramesyncFSM:comb_79|Count256:u1|count[4]~130 FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.981 ns ( 92.20 % ) " "Info: Total cell delay = 7.981 ns ( 92.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 7.80 % ) " "Info: Total interconnect delay = 0.675 ns ( 7.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.656 ns" { KEY[2] FramesyncFSM:comb_79|CountEn~head_lut FramesyncFSM:comb_79|Count256:u1|count[4]~130 FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.656 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|CountEn~head_lut {} FramesyncFSM:comb_79|Count256:u1|count[4]~130 {} FramesyncFSM:comb_79|Count256:u1|count[0] {} } { 0.000ns 0.000ns 0.000ns 0.444ns 0.231ns } { 0.000ns 0.842ns 6.358ns 0.271ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 6.853 ns - Shortest register " "Info: - Shortest clock path from clock \"sysclk\" to destination register is 6.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.787 ns) 3.700 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X25_Y28_N29 4 " "Info: 2: + IC(1.914 ns) + CELL(0.787 ns) = 3.700 ns; Loc. = LCFF_X25_Y28_N29; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.000 ns) 5.326 ns FrameTrans:comb_78\|Clk_10ms~clkctrl 3 COMB CLKCTRL_G11 61 " "Info: 3: + IC(1.626 ns) + CELL(0.000 ns) = 5.326 ns; Loc. = CLKCTRL_G11; Fanout = 61; COMB Node = 'FrameTrans:comb_78\|Clk_10ms~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 6.853 ns FramesyncFSM:comb_79\|Count256:u1\|count\[0\] 4 REG LCFF_X34_Y24_N3 3 " "Info: 4: + IC(0.990 ns) + CELL(0.537 ns) = 6.853 ns; Loc. = LCFF_X34_Y24_N3; Fanout = 3; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { FrameTrans:comb_78|Clk_10ms~clkctrl FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.90 % ) " "Info: Total cell delay = 2.323 ns ( 33.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.530 ns ( 66.10 % ) " "Info: Total interconnect delay = 4.530 ns ( 66.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.853 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FramesyncFSM:comb_79|Count256:u1|count[0] {} } { 0.000ns 0.000ns 1.914ns 1.626ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.656 ns" { KEY[2] FramesyncFSM:comb_79|CountEn~head_lut FramesyncFSM:comb_79|Count256:u1|count[4]~130 FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.656 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|CountEn~head_lut {} FramesyncFSM:comb_79|Count256:u1|count[4]~130 {} FramesyncFSM:comb_79|Count256:u1|count[0] {} } { 0.000ns 0.000ns 0.000ns 0.444ns 0.231ns } { 0.000ns 0.842ns 6.358ns 0.271ns 0.510ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { sysclk FrameTrans:comb_78|Clk_10ms FrameTrans:comb_78|Clk_10ms~clkctrl FramesyncFSM:comb_79|Count256:u1|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.853 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FrameTrans:comb_78|Clk_10ms~clkctrl {} FramesyncFSM:comb_79|Count256:u1|count[0] {} } { 0.000ns 0.000ns 1.914ns 1.626ns 0.990ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sysclk LED\[4\] FramesyncFSM:comb_79\|MissCount\[1\] 20.684 ns register " "Info: tco from clock \"sysclk\" to destination pin \"LED\[4\]\" through register \"FramesyncFSM:comb_79\|MissCount\[1\]\" is 20.684 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 12.777 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to source register is 12.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.787 ns) 3.700 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X25_Y28_N29 4 " "Info: 2: + IC(1.914 ns) + CELL(0.787 ns) = 3.700 ns; Loc. = LCFF_X25_Y28_N29; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.787 ns) 6.008 ns FramesyncFSM:comb_79\|Count256:u1\|inter 3 REG LCFF_X36_Y24_N31 11 " "Info: 3: + IC(1.521 ns) + CELL(0.787 ns) = 6.008 ns; Loc. = LCFF_X36_Y24_N31; Fanout = 11; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.419 ns) 6.924 ns FramesyncFSM:comb_79\|RecCount\[0\]~214 4 COMB LCCOMB_X35_Y24_N24 2 " "Info: 4: + IC(0.497 ns) + CELL(0.419 ns) = 6.924 ns; Loc. = LCCOMB_X35_Y24_N24; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 7.460 ns FramesyncFSM:comb_79\|RecCount\[1\] 5 REG LCCOMB_X35_Y24_N26 5 " "Info: 5: + IC(0.261 ns) + CELL(0.275 ns) = 7.460 ns; Loc. = LCCOMB_X35_Y24_N26; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|RecCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.378 ns) 8.113 ns FramesyncFSM:comb_79\|Equal2~35 6 COMB LCCOMB_X35_Y24_N14 5 " "Info: 6: + IC(0.275 ns) + CELL(0.378 ns) = 8.113 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 5; COMB Node = 'FramesyncFSM:comb_79\|Equal2~35'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.588 ns) 9.701 ns FramesyncFSM:comb_79\|Mux1~34 7 COMB LOOP LCCOMB_X36_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(1.588 ns) = 9.701 ns; Loc. = LCCOMB_X36_Y24_N10; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 10.106 ns FramesyncFSM:comb_79\|State\[1\]~0 8 COMB LCCOMB_X36_Y24_N26 1 " "Info: 8: + IC(0.255 ns) + CELL(0.150 ns) = 10.106 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.393 ns) 10.783 ns FramesyncFSM:comb_79\|State\[1\] 9 REG LCCOMB_X36_Y24_N16 26 " "Info: 9: + IC(0.284 ns) + CELL(0.393 ns) = 10.783 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 11.521 ns FramesyncFSM:comb_79\|MissCount\[0\]~261 10 COMB LCCOMB_X35_Y24_N20 1 " "Info: 10: + IC(0.463 ns) + CELL(0.275 ns) = 11.521 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~261'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 12.058 ns FramesyncFSM:comb_79\|MissCount\[0\]~268 11 COMB LCCOMB_X35_Y24_N4 2 " "Info: 11: + IC(0.262 ns) + CELL(0.275 ns) = 12.058 ns; Loc. = LCCOMB_X35_Y24_N4; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~268'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 12.777 ns FramesyncFSM:comb_79\|MissCount\[1\] 12 REG LCCOMB_X36_Y24_N8 5 " "Info: 12: + IC(0.444 ns) + CELL(0.275 ns) = 12.777 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|MissCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.601 ns ( 51.66 % ) " "Info: Total cell delay = 6.601 ns ( 51.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.176 ns ( 48.34 % ) " "Info: Total interconnect delay = 6.176 ns ( 48.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.777 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.777 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 1.914ns 1.521ns 0.497ns 0.261ns 0.275ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.444ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.419ns 0.275ns 0.378ns 1.588ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.907 ns + Longest register pin " "Info: + Longest register to pin delay is 7.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FramesyncFSM:comb_79\|MissCount\[1\] 1 REG LCCOMB_X36_Y24_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|MissCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.245 ns) 0.518 ns FramesyncFSM:comb_79\|Equal1~18 2 COMB LCCOMB_X36_Y24_N6 4 " "Info: 2: + IC(0.273 ns) + CELL(0.245 ns) = 0.518 ns; Loc. = LCCOMB_X36_Y24_N6; Fanout = 4; COMB Node = 'FramesyncFSM:comb_79\|Equal1~18'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.518 ns" { FramesyncFSM:comb_79|MissCount[1] FramesyncFSM:comb_79|Equal1~18 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.533 ns) 2.051 ns FramesyncFSM:comb_79\|State\[0\]~134 3 COMB LOOP LCCOMB_X36_Y24_N30 25 " "Info: 3: + IC(0.000 ns) + CELL(1.533 ns) = 2.051 ns; Loc. = LCCOMB_X36_Y24_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.048 ns) + CELL(2.808 ns) 7.907 ns LED\[4\] 4 PIN PIN_AD22 0 " "Info: 4: + IC(3.048 ns) + CELL(2.808 ns) = 7.907 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'LED\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { FramesyncFSM:comb_79|State[0]~134 LED[4] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.586 ns ( 58.00 % ) " "Info: Total cell delay = 4.586 ns ( 58.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.321 ns ( 42.00 % ) " "Info: Total interconnect delay = 3.321 ns ( 42.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.907 ns" { FramesyncFSM:comb_79|MissCount[1] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|State[0]~134 LED[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.907 ns" { FramesyncFSM:comb_79|MissCount[1] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|State[0]~134 {} LED[4] {} } { 0.000ns 0.273ns 0.000ns 3.048ns } { 0.000ns 0.245ns 1.533ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.777 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.777 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 1.914ns 1.521ns 0.497ns 0.261ns 0.275ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.444ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.419ns 0.275ns 0.378ns 1.588ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.907 ns" { FramesyncFSM:comb_79|MissCount[1] FramesyncFSM:comb_79|Equal1~18 FramesyncFSM:comb_79|State[0]~134 LED[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.907 ns" { FramesyncFSM:comb_79|MissCount[1] {} FramesyncFSM:comb_79|Equal1~18 {} FramesyncFSM:comb_79|State[0]~134 {} LED[4] {} } { 0.000ns 0.273ns 0.000ns 3.048ns } { 0.000ns 0.245ns 1.533ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[2\] LED\[4\] 9.347 ns Longest " "Info: Longest tpd from source pin \"KEY\[2\]\" to destination pin \"LED\[4\]\" is 9.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.649 ns) 3.491 ns FramesyncFSM:comb_79\|State\[0\]~134 2 COMB LOOP LCCOMB_X36_Y24_N30 25 " "Info: 2: + IC(0.000 ns) + CELL(2.649 ns) = 3.491 ns; Loc. = LCCOMB_X36_Y24_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { KEY[2] FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.048 ns) + CELL(2.808 ns) 9.347 ns LED\[4\] 3 PIN PIN_AD22 0 " "Info: 3: + IC(3.048 ns) + CELL(2.808 ns) = 9.347 ns; Loc. = PIN_AD22; Fanout = 0; PIN Node = 'LED\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { FramesyncFSM:comb_79|State[0]~134 LED[4] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.299 ns ( 67.39 % ) " "Info: Total cell delay = 6.299 ns ( 67.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.048 ns ( 32.61 % ) " "Info: Total interconnect delay = 3.048 ns ( 32.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.347 ns" { KEY[2] FramesyncFSM:comb_79|State[0]~134 LED[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.347 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|State[0]~134 {} LED[4] {} } { 0.000ns 0.000ns 0.000ns 3.048ns } { 0.000ns 0.842ns 2.649ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "FramesyncFSM:comb_79\|MissCount\[1\] KEY\[2\] sysclk 7.601 ns register " "Info: th for register \"FramesyncFSM:comb_79\|MissCount\[1\]\" (data pin = \"KEY\[2\]\", clock pin = \"sysclk\") is 7.601 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 12.777 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to destination register is 12.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.914 ns) + CELL(0.787 ns) 3.700 ns FrameTrans:comb_78\|Clk_10ms 2 REG LCFF_X25_Y28_N29 4 " "Info: 2: + IC(1.914 ns) + CELL(0.787 ns) = 3.700 ns; Loc. = LCFF_X25_Y28_N29; Fanout = 4; REG Node = 'FrameTrans:comb_78\|Clk_10ms'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { sysclk FrameTrans:comb_78|Clk_10ms } "NODE_NAME" } } { "FrameTrans.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FrameTrans.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(0.787 ns) 6.008 ns FramesyncFSM:comb_79\|Count256:u1\|inter 3 REG LCFF_X36_Y24_N31 11 " "Info: 3: + IC(1.521 ns) + CELL(0.787 ns) = 6.008 ns; Loc. = LCFF_X36_Y24_N31; Fanout = 11; REG Node = 'FramesyncFSM:comb_79\|Count256:u1\|inter'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.308 ns" { FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter } "NODE_NAME" } } { "count256.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/count256.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.419 ns) 6.924 ns FramesyncFSM:comb_79\|RecCount\[0\]~214 4 COMB LCCOMB_X35_Y24_N24 2 " "Info: 4: + IC(0.497 ns) + CELL(0.419 ns) = 6.924 ns; Loc. = LCCOMB_X35_Y24_N24; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|RecCount\[0\]~214'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 7.460 ns FramesyncFSM:comb_79\|RecCount\[1\] 5 REG LCCOMB_X35_Y24_N26 5 " "Info: 5: + IC(0.261 ns) + CELL(0.275 ns) = 7.460 ns; Loc. = LCCOMB_X35_Y24_N26; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|RecCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.378 ns) 8.113 ns FramesyncFSM:comb_79\|Equal2~35 6 COMB LCCOMB_X35_Y24_N14 5 " "Info: 6: + IC(0.275 ns) + CELL(0.378 ns) = 8.113 ns; Loc. = LCCOMB_X35_Y24_N14; Fanout = 5; COMB Node = 'FramesyncFSM:comb_79\|Equal2~35'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.588 ns) 9.701 ns FramesyncFSM:comb_79\|Mux1~34 7 COMB LOOP LCCOMB_X36_Y24_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(1.588 ns) = 9.701 ns; Loc. = LCCOMB_X36_Y24_N10; Fanout = 2; COMB LOOP Node = 'FramesyncFSM:comb_79\|Mux1~34'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 10.106 ns FramesyncFSM:comb_79\|State\[1\]~0 8 COMB LCCOMB_X36_Y24_N26 1 " "Info: 8: + IC(0.255 ns) + CELL(0.150 ns) = 10.106 ns; Loc. = LCCOMB_X36_Y24_N26; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|State\[1\]~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.393 ns) 10.783 ns FramesyncFSM:comb_79\|State\[1\] 9 REG LCCOMB_X36_Y24_N16 26 " "Info: 9: + IC(0.284 ns) + CELL(0.393 ns) = 10.783 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 26; REG Node = 'FramesyncFSM:comb_79\|State\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.275 ns) 11.521 ns FramesyncFSM:comb_79\|MissCount\[0\]~261 10 COMB LCCOMB_X35_Y24_N20 1 " "Info: 10: + IC(0.463 ns) + CELL(0.275 ns) = 11.521 ns; Loc. = LCCOMB_X35_Y24_N20; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~261'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.275 ns) 12.058 ns FramesyncFSM:comb_79\|MissCount\[0\]~268 11 COMB LCCOMB_X35_Y24_N4 2 " "Info: 11: + IC(0.262 ns) + CELL(0.275 ns) = 12.058 ns; Loc. = LCCOMB_X35_Y24_N4; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|MissCount\[0\]~268'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.275 ns) 12.777 ns FramesyncFSM:comb_79\|MissCount\[1\] 12 REG LCCOMB_X36_Y24_N8 5 " "Info: 12: + IC(0.444 ns) + CELL(0.275 ns) = 12.777 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|MissCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.601 ns ( 51.66 % ) " "Info: Total cell delay = 6.601 ns ( 51.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.176 ns ( 48.34 % ) " "Info: Total interconnect delay = 6.176 ns ( 48.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.777 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.777 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 1.914ns 1.521ns 0.497ns 0.261ns 0.275ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.444ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.419ns 0.275ns 0.378ns 1.588ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.176 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 CLK PIN_P23 14 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'KEY\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.649 ns) 3.491 ns FramesyncFSM:comb_79\|State\[0\]~134 2 COMB LOOP LCCOMB_X36_Y24_N30 25 " "Info: 2: + IC(0.000 ns) + CELL(2.649 ns) = 3.491 ns; Loc. = LCCOMB_X36_Y24_N30; Fanout = 25; COMB LOOP Node = 'FramesyncFSM:comb_79\|State\[0\]~134'" { { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|State\[0\]~134 LCCOMB_X36_Y24_N30 " "Info: Loc. = LCCOMB_X36_Y24_N30; Node \"FramesyncFSM:comb_79\|State\[0\]~134\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~34 LCCOMB_X36_Y24_N10 " "Info: Loc. = LCCOMB_X36_Y24_N10; Node \"FramesyncFSM:comb_79\|Mux1~34\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0} { "Info" "ITDB_PART_OF_SCC" "FramesyncFSM:comb_79\|Mux1~33 LCCOMB_X36_Y24_N24 " "Info: Loc. = LCCOMB_X36_Y24_N24; Node \"FramesyncFSM:comb_79\|Mux1~33\"" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~34 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { FramesyncFSM:comb_79|Mux1~33 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { KEY[2] FramesyncFSM:comb_79|State[0]~134 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.150 ns) 3.951 ns FramesyncFSM:comb_79\|Mux5~184 3 COMB LCCOMB_X36_Y24_N20 2 " "Info: 3: + IC(0.310 ns) + CELL(0.150 ns) = 3.951 ns; Loc. = LCCOMB_X36_Y24_N20; Fanout = 2; COMB Node = 'FramesyncFSM:comb_79\|Mux5~184'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux5~184 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.275 ns) 4.504 ns FramesyncFSM:comb_79\|Mux6~45 4 COMB LCCOMB_X36_Y24_N2 1 " "Info: 4: + IC(0.278 ns) + CELL(0.275 ns) = 4.504 ns; Loc. = LCCOMB_X36_Y24_N2; Fanout = 1; COMB Node = 'FramesyncFSM:comb_79\|Mux6~45'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.553 ns" { FramesyncFSM:comb_79|Mux5~184 FramesyncFSM:comb_79|Mux6~45 } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.419 ns) 5.176 ns FramesyncFSM:comb_79\|MissCount\[1\] 5 REG LCCOMB_X36_Y24_N8 5 " "Info: 5: + IC(0.253 ns) + CELL(0.419 ns) = 5.176 ns; Loc. = LCCOMB_X36_Y24_N8; Fanout = 5; REG Node = 'FramesyncFSM:comb_79\|MissCount\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { FramesyncFSM:comb_79|Mux6~45 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "FramesyncFSM.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex9/FramesyncFSM.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.335 ns ( 83.75 % ) " "Info: Total cell delay = 4.335 ns ( 83.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.841 ns ( 16.25 % ) " "Info: Total interconnect delay = 0.841 ns ( 16.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { KEY[2] FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux5~184 FramesyncFSM:comb_79|Mux6~45 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.176 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Mux5~184 {} FramesyncFSM:comb_79|Mux6~45 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 0.000ns 0.310ns 0.278ns 0.253ns } { 0.000ns 0.842ns 2.649ns 0.150ns 0.275ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "12.777 ns" { sysclk FrameTrans:comb_78|Clk_10ms FramesyncFSM:comb_79|Count256:u1|inter FramesyncFSM:comb_79|RecCount[0]~214 FramesyncFSM:comb_79|RecCount[1] FramesyncFSM:comb_79|Equal2~35 FramesyncFSM:comb_79|Mux1~34 FramesyncFSM:comb_79|State[1]~0 FramesyncFSM:comb_79|State[1] FramesyncFSM:comb_79|MissCount[0]~261 FramesyncFSM:comb_79|MissCount[0]~268 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "12.777 ns" { sysclk {} sysclk~combout {} FrameTrans:comb_78|Clk_10ms {} FramesyncFSM:comb_79|Count256:u1|inter {} FramesyncFSM:comb_79|RecCount[0]~214 {} FramesyncFSM:comb_79|RecCount[1] {} FramesyncFSM:comb_79|Equal2~35 {} FramesyncFSM:comb_79|Mux1~34 {} FramesyncFSM:comb_79|State[1]~0 {} FramesyncFSM:comb_79|State[1] {} FramesyncFSM:comb_79|MissCount[0]~261 {} FramesyncFSM:comb_79|MissCount[0]~268 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 1.914ns 1.521ns 0.497ns 0.261ns 0.275ns 0.000ns 0.255ns 0.284ns 0.463ns 0.262ns 0.444ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.419ns 0.275ns 0.378ns 1.588ns 0.150ns 0.393ns 0.275ns 0.275ns 0.275ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.176 ns" { KEY[2] FramesyncFSM:comb_79|State[0]~134 FramesyncFSM:comb_79|Mux5~184 FramesyncFSM:comb_79|Mux6~45 FramesyncFSM:comb_79|MissCount[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.176 ns" { KEY[2] {} KEY[2]~combout {} FramesyncFSM:comb_79|State[0]~134 {} FramesyncFSM:comb_79|Mux5~184 {} FramesyncFSM:comb_79|Mux6~45 {} FramesyncFSM:comb_79|MissCount[1] {} } { 0.000ns 0.000ns 0.000ns 0.310ns 0.278ns 0.253ns } { 0.000ns 0.842ns 2.649ns 0.150ns 0.275ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 18 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Allocated 181 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 23:39:51 2014 " "Info: Processing ended: Wed May 28 23:39:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
