--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc6slx4,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pos<0>      |    6.764(R)|      SLOW  |   -2.488(R)|      FAST  |clk_BUFGP         |   0.000|
pos<1>      |    5.956(R)|      SLOW  |   -1.773(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
contmsec<0> |         8.525(R)|      SLOW  |         3.493(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<1> |         8.525(R)|      SLOW  |         3.493(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<2> |         8.469(R)|      SLOW  |         3.437(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<3> |         8.469(R)|      SLOW  |         3.437(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<4> |         8.519(R)|      SLOW  |         3.487(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<5> |         8.519(R)|      SLOW  |         3.487(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<6> |         8.518(R)|      SLOW  |         3.486(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<7> |         8.518(R)|      SLOW  |         3.486(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<8> |         8.495(R)|      SLOW  |         3.463(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<9> |         8.495(R)|      SLOW  |         3.463(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<10>|         8.505(R)|      SLOW  |         3.473(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<11>|         8.505(R)|      SLOW  |         3.473(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<12>|         8.555(R)|      SLOW  |         3.523(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<13>|         8.555(R)|      SLOW  |         3.523(R)|      FAST  |clk_BUFGP         |   0.000|
contmsec<14>|         8.511(R)|      SLOW  |         3.479(R)|      FAST  |clk_BUFGP         |   0.000|
contusec<0> |         8.474(R)|      SLOW  |         3.442(R)|      FAST  |clk_BUFGP         |   0.000|
contusec<1> |         8.474(R)|      SLOW  |         3.442(R)|      FAST  |clk_BUFGP         |   0.000|
contusec<2> |         8.524(R)|      SLOW  |         3.492(R)|      FAST  |clk_BUFGP         |   0.000|
contusec<3> |         8.524(R)|      SLOW  |         3.492(R)|      FAST  |clk_BUFGP         |   0.000|
contusec<4> |         8.475(R)|      SLOW  |         3.443(R)|      FAST  |clk_BUFGP         |   0.000|
contusec<5> |         8.475(R)|      SLOW  |         3.443(R)|      FAST  |clk_BUFGP         |   0.000|
out         |         8.700(R)|      SLOW  |         3.646(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.693|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 20 16:51:04 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 377 MB



