Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/csmajs/taror002/Desktop/lab4/cs161_processor_testbench_isim_beh.exe -prj /home/csmajs/taror002/Desktop/lab4/cs161_processor_testbench_beh.prj work.cs161_processor_testbench work.glbl 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/csmajs/taror002/Desktop/lab4/mux_2_1.v" into library work
Analyzing Verilog file "/home/csmajs/taror002/Desktop/lab4/gen_register.v" into library work
Analyzing Verilog file "/home/csmajs/taror002/Desktop/lab4/datapath.v" into library work
Analyzing Verilog file "/home/csmajs/taror002/Desktop/lab4/cpu_registers.v" into library work
Analyzing Verilog file "/home/csmajs/taror002/Desktop/lab4/cpumemory.v" into library work
Analyzing Verilog file "/home/csmajs/taror002/Desktop/lab4/control_unit.v" into library work
Analyzing Verilog file "/home/csmajs/taror002/Desktop/lab4/alu_control.v" into library work
Analyzing Verilog file "/home/csmajs/taror002/Desktop/lab4/alu.v" into library work
Analyzing Verilog file "/home/csmajs/taror002/Desktop/lab4/processor.v" into library work
Analyzing Verilog file "/home/csmajs/taror002/Desktop/lab4/processor_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 60: Port instr_opcode is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 83: Port data_mem_write is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 84: Port reg_dst is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 112: Port clk is not connected to this instance
WARNING:HDLCompiler:189 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 112: Size mismatch in connection of port <data_address>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 59: Size mismatch in connection of port <data_in>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 62: Size mismatch in connection of port <instr_op>. Formal port size is 6-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 63: Size mismatch in connection of port <funct>. Formal port size is 6-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 68: Size mismatch in connection of port <alu_op>. Formal port size is 4-bit while actual signal size is 2-bit.
WARNING:HDLCompiler:189 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 96: Size mismatch in connection of port <read_register_1>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 103: Size mismatch in connection of port <alu_result_out>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/csmajs/taror002/Desktop/lab4/processor.v" Line 113: Size mismatch in connection of port <datain2>. Formal port size is 32-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 94756 KB
Fuse CPU Usage: 980 ms
Compiling module gen_register
Compiling module cs161_datapath
Compiling module cpumemory
Compiling module control_unit
Compiling module cpu_registers
Compiling module alu_control
Compiling module mux_2_1
Compiling module alu
Compiling module cs161_processor
Compiling module cs161_processor_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable /home/csmajs/taror002/Desktop/lab4/cs161_processor_testbench_isim_beh.exe
Fuse Memory Usage: 1179636 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 810 ms
