
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>IP Release Note - DFx_Secure_Plugin_PIC</title>
<style>
body {
    font-family: Geneva, Arial, Helvetica, sans-serif;
    font-size: 12px;
    border-width: 0px;
    margin: 0px;
}

body,html {
    height: 100%;
}

.release_note_notfilled {
    font-style: italic;
    color: #666 !important;
    border: 0 !important;
}

.release_note_editor {
    padding-left: 8px;
}

.release_note_main_section {
    width: 90%%;
    padding: 5px;
    height: 98%;
    overflow: auto;
    margin-left: 10px;
}

.release_note_edit_section {
    width: 80%;
    border: 1px dashed #ccc;
    padding: 5px;
    margin-left: 5px;
    margin-bottom: 5px;
}

.release_note_section {
    text-align: left;
    padding: 2px 2px 2px 8px;
    border: 1px solid #000;
    margin-bottom: 8px;
}

.release_note_titletext {
    font-weight: bold;
    font-family: arial;
    font-size: 10pt;
}

.release_note_alert {
    color: red;
    font-weight: bold;
}

.release_note_header {
    font-size: 12pt;
    font-weight: bolder;
    font-family: arial;
    padding-top: 30px;
    padding-bottom: 30px;
}

.release_note_info_table {
    border:1px;
    border-collapse:collapse;
    word-wrap:break-word;
    table-layout:fixed;
    font-size:10pt;
}

.release_note_info_table th {
    background-color:#ebf0f9;
    color:black;
    border:#517dbf 1pt solid;
    vertical-align:top;
    font-family:arial;
    text-align:center;
    padding: 5px 8px 5px 8px;
}

.release_note_info_table td {
    border:#517dbf 1pt solid;
    vertical-align:top;
    text-align:left;
    padding: 5px 8px 5px 8px;
    color: #00f;
}

.release_note_content {
    color: #00f;
    word-wrap: break-word;
    white-space:normal;
    font-family: arial;
    text-overflow: ellipsis;
    display:inline-block;
    vertical-align: baseline;
    text-align: left;
    padding: 5px;
}
</style>
</head>
<body>


<div class="release_note_main_section tab_content" style="display:block" id="ip_release_tab_1">
    <div class="release_note_header">The DTEG team is pleased to announce a collateral release.</div>
    <div class="release_note_section">
        <span class="release_note_titletext">This release is for the following customer project/product:</span><br/>
        
        <span class="release_note_content">Alder Lake H/U 8+1 CPU Die,Alder Lake PCH-LP Die,Alder Lake PCH-S Die,Alder Lake S 10+1 CPU Die,Alder Lake Y 4+2 CPU Die,Arctic Sound DC4,Bear Rapids-D HCC Cloud Base Die,Canadice Lake 6C C Die,Canadice Lake GT2 G Die,Cannon Lake H 8+2 Die,Cannon Lake PCH-H Die,Cannon Lake PCH-LP Die,Cannon Lake S/H/X 6+2 Die,Cannon Lake Y/U 2+2 Die,Cheetah Mountain Die,Columbia River (Storm Lake 3) DIE,Comet Lake PCH-H Die,Comet Lake PCH-LP Die,Crow Valley Die,DG1 Die,DG2-512 Die,Dunlap Creek Die,Elixir Springs  Product,Elkhart Lake CPU Die,Emmitsburg Die,Gold Sand Die,Goldwater Lake Die,Granite Rapids Top Die Chiplet A,Granite Rapids-SP-XCC Base Die,Ice Lake Inference CPU Die,Ice Lake PCH-H Die,Ice Lake PCH-LP Die,Ice Lake PCH-N Die,Ice Lake Refresh S/H 8+1 CPU Die,Ice Lake S 4+1 CPU Die,Ice Lake S/H 8+1 CPU Die,Ice Lake U 4+3e CPU Die,Ice Lake U/Y 4+2 CPU Die,Jasper Lake PCH-N Die,Jasper Lake Refresh (JSL+),Knights Run Die,Lakefield 1 Base,Lakefield 1 Compute Die,Lakefield Refresh Base die,Lakefield Refresh CPU die,Meadow Wood Die,Mount Evans die,Mule Creek Canyon PCH Die,Mustang Ridge Die,Mustang Ridge IO Die,Ocean Hill Base Die,Rocket Lake S/H 8+1 Die,Rocket Lake U/Y 6+1 Die,Sapphire Rapids SP with HBM Die,Sapphire Rapids SP-HCC Die,Sapphire Rapids SP-LCC Die,Sapphire Rapids SP-XRC Die,Sequoia Wood,Shadow Wood Die,Sunrise Valley Die,Tiger Lake PCH-H Die,Tiger Lake PCH-HF Die,Tiger Lake PCH-LP Die,Tiger Lake S 4+1 Die,Tiger Lake S/H 8+1 Die,Tiger Lake S/H 8+1 Die ZBB,Tiger Lake U/Y 4+2 Die,Valley Crest Die,X-Gold 806 DIE,X-GOLD 816 DIE,X-GOLD 826 DIE</span>
    </div>
    
    <div class="release_note_section">
        <span class="release_note_titletext">Design Name:</span>
        <span class="release_note_content">DFx_Secure_Plugin_PIC</span>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">ZirconQA Score:</span>
        <input type='text' value='https://zircon.echo.intel.com/zircon/index.php/zirconReleaseDashboardTable.php?top_filter_checkbox=2&DSSMilestone_id=125017&Ver_id=all&App_id=all&showlatest=1' class="release_note_content" id="release_note_zqascore"></input>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Release Type/Milestone:</span>&nbsp;<span id="release_note_droptype" class="release_note_content">RTL1P0</span>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="release_note_titletext">IRR Revision:</span>&nbsp;<span id="release_note_droprev" class="release_note_content">PIC5_V3</span><br/>
        
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Release Date:</span><br/><span class="release_note_content">1/19/2019</span>
    </div>
    
    <div class="release_note_section">
        <span class="release_note_titletext">HSD-ES tickets tagged for release:</span><br/><br/>
        <div id="release_note_hsds_writeback" class="release_note_editor">
	    <table class="release_note_info_table">
        <tr><th>Count</th><th>ID</th><th>Title</th><th>Status</th><th>Priority</th><th>Type</th><th>Owner</th><th>Submitted By</th></tr><tr id='release_note_hsd_id_1606656898'><td>1</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1606656898' target='_blank'>1606656898</a></td><td>Change the syntax of the $fatal statement</td><td>repo_modified</td><td>4-low</td><td>enhancement</td><td>badithya</td><td>badithya</td></tr><tr id='release_note_hsd_id_1606773207'><td>2</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=1606773207' target='_blank'>1606773207</a></td><td>dfxsecure_plugin_hdl.udf doesn't have nonemu and nonlint switches for nonsynth libraries</td><td>repo_modified</td><td>3-medium</td><td>bug</td><td>badithya</td><td>apc</td></tr><tr id='release_note_hsd_id_2206245021'><td>3</td><td><a href='https://hsdes.intel.com/home/default.html#article?id=2206245021' target='_blank'>2206245021</a></td><td>dfxsecure_plugin sgcdc collateral issue on fdfx_powergood</td><td>repo_modified</td><td>3-medium</td><td>bug</td><td>badithya</td><td>arushigu</td></tr>
        </table>
	   </div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Special notes regarding this release:</span><br/>
        <div id="rn_editor_notes" class="release_note_editor">This a release of DTEG_DfxSecurePlugin_PIC5_2019WW03_RTL1P0_V3 for ADL and ADL-PCH </div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Comments regarding this release:</span><br/>
        <div id="rn_editor_comments" class="release_note_editor">This a release of DTEG_DfxSecurePlugin_PIC5_2019WW03_RTL1P0_V3 for ADL and ADL-PCH</div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Release location:</span><br/><br/>
        <input type="checkbox" checked="checked">&nbsp;Intel Reuse Repository (IRR)<br/>
        <table class="release_note_info_table">
        <tr><th>IRR Component Name</th><th>IRR ID Number</th><th>IRR Revision</th><th>Download Link</th></tr>
        <tr><td id="release_note_compname">DFx Secure Plugin_PIC</td><td id="release_note_irrid">99031255</td><td id="release_note_irrrev">RTL1P0_PIC5_V3</td><td id="release_note_irrlink"><a href="https://irrprod.cps.intel.com/irr/#99031255" target="_blank">https://irrprod.cps.intel.com/irr/#99031255</a></td></tr>
        </table>
        <br/>
        <span class="release_note_titletext">Comments regarding release location:</span><br/>
        <div id="rn_editor_relloc" class="release_note_editor"></div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Tool versions in this release:</span><br/><br/>
        <table class="release_note_info_table">
        <tr><th>Tool Name</th><th>Version</th></tr><tr><td>TSA</td><td>1813.18ww15g</td></tr>
        </table>
    </div>
    
    <div class="release_note_section">
        <span class="release_note_titletext">Known issues, errata, or exceptions for this release:</span><br/>
        <div id="rn_editor_issues" class="release_note_editor"></div>
    </div>
    <div id="hsds" class="release_note_section">
        <span class="release_note_titletext">HSD issues/bugs addressed by this release:<br/>
        <div id="rn_editor_hsd" class="release_note_editor"></div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Changes in this release compared to previous release:</span><br/>
        <div id="rn_editor_changes" class="release_note_editor">
         
		    1. We are TSA Prime 18.37.04 compliant with MAT/HDK 1.5 <br />
            2. New customer ADP-S (Samsung 14nm) added .<br />
            3. HSDs addressed <br />
          
        </div>
    </div>
    
    <div class="release_note_section">
        <span class="release_note_titletext">Other IPs from IRR that this IP release was co-validated with:</span><br/>
        <div id="rn_editor_otherip" class="release_note_editor">None</div>
    </div>
    <div class="release_note_section">
        <span class="release_note_titletext">Comments on quality checks (if applicable):</span><br/>
        <div id="rn_editor_quality" class="release_note_editor">Zircon weighted score:100%</div>
    </div>
    
</div>

</body>
</html>

