# TCL File Generated by Component Editor 18.1
# Tue Jan 26 21:57:00 PST 2021
# DO NOT MODIFY


# 
# bit_pixel_conversion_system "bit_pixel_conversion_system" v1.0
#  2021.01.26.21:57:00
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module bit_pixel_conversion_system
# 
set_module_property DESCRIPTION ""
set_module_property NAME bit_pixel_conversion_system
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME bit_pixel_conversion_system
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL bit_pixel_conversion_system
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file bit_pixel_conversion_system.sv SYSTEM_VERILOG PATH block_matching/bit_pixel_conversion_system.sv TOP_LEVEL_FILE
add_fileset_file bit_pixel_rotator_bram.sv SYSTEM_VERILOG PATH block_matching/bit_pixel_rotator_bram.sv
add_fileset_file ddr3_reader_fsm.sv SYSTEM_VERILOG PATH block_matching/ddr3_reader_fsm.sv
add_fileset_file ddr3_reader_grayfilter_short.sv SYSTEM_VERILOG PATH block_matching/ddr3_reader_grayfilter_short.sv
add_fileset_file gray_vertical_filter_bank.sv SYSTEM_VERILOG PATH block_matching/gray_vertical_filter_bank.sv
add_fileset_file local_average_pad_fifo.v VERILOG PATH gray_in/local_average_pad_fifo.v
add_fileset_file local_average_pad_v2.sv SYSTEM_VERILOG PATH gray_in/local_average_pad_v2.sv
add_fileset_file local_average_filter_v2.sv SYSTEM_VERILOG PATH gray_in/local_average_filter_v2.sv
add_fileset_file ddr3reader_dcfifo.v VERILOG PATH ddr3reader_dcfifo.v
add_fileset_file gray_info_fifo.v VERILOG PATH gray_info_fifo.v

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL bit_pixel_conversion_system
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file bit_pixel_conversion_system.sv SYSTEM_VERILOG PATH block_matching/bit_pixel_conversion_system.sv
add_fileset_file bit_pixel_rotator_bram.sv SYSTEM_VERILOG PATH block_matching/bit_pixel_rotator_bram.sv
add_fileset_file ddr3_reader_fsm.sv SYSTEM_VERILOG PATH block_matching/ddr3_reader_fsm.sv
add_fileset_file ddr3_reader_grayfilter_short.sv SYSTEM_VERILOG PATH block_matching/ddr3_reader_grayfilter_short.sv
add_fileset_file gray_vertical_filter_bank.sv SYSTEM_VERILOG PATH block_matching/gray_vertical_filter_bank.sv
add_fileset_file local_average_pad_fifo.v VERILOG PATH gray_in/local_average_pad_fifo.v
add_fileset_file local_average_pad_v2.sv SYSTEM_VERILOG PATH gray_in/local_average_pad_v2.sv
add_fileset_file local_average_filter_v2.sv SYSTEM_VERILOG PATH gray_in/local_average_filter_v2.sv
add_fileset_file ddr3reader_dcfifo.v VERILOG PATH ddr3reader_dcfifo.v


# 
# parameters
# 
add_parameter third_cols INTEGER 240
set_parameter_property third_cols DEFAULT_VALUE 240
set_parameter_property third_cols DISPLAY_NAME third_cols
set_parameter_property third_cols TYPE INTEGER
set_parameter_property third_cols UNITS None
set_parameter_property third_cols ALLOWED_RANGES -2147483648:2147483647
set_parameter_property third_cols HDL_PARAMETER true
add_parameter third_rows INTEGER 480
set_parameter_property third_rows DEFAULT_VALUE 480
set_parameter_property third_rows DISPLAY_NAME third_rows
set_parameter_property third_rows TYPE INTEGER
set_parameter_property third_rows UNITS None
set_parameter_property third_rows ALLOWED_RANGES -2147483648:2147483647
set_parameter_property third_rows HDL_PARAMETER true
add_parameter center_cols INTEGER 304
set_parameter_property center_cols DEFAULT_VALUE 304
set_parameter_property center_cols DISPLAY_NAME center_cols
set_parameter_property center_cols TYPE INTEGER
set_parameter_property center_cols UNITS None
set_parameter_property center_cols ALLOWED_RANGES -2147483648:2147483647
set_parameter_property center_cols HDL_PARAMETER true


# 
# display items
# 


# 
# connection point ddr3
# 
add_interface ddr3 avalon start
set_interface_property ddr3 addressUnits WORDS
set_interface_property ddr3 associatedClock ddr3clk_sink
set_interface_property ddr3 associatedReset ddr3clk_reset_sink
set_interface_property ddr3 bitsPerSymbol 8
set_interface_property ddr3 burstOnBurstBoundariesOnly false
set_interface_property ddr3 burstcountUnits WORDS
set_interface_property ddr3 doStreamReads false
set_interface_property ddr3 doStreamWrites false
set_interface_property ddr3 holdTime 0
set_interface_property ddr3 linewrapBursts false
set_interface_property ddr3 maximumPendingReadTransactions 0
set_interface_property ddr3 maximumPendingWriteTransactions 0
set_interface_property ddr3 readLatency 0
set_interface_property ddr3 readWaitTime 1
set_interface_property ddr3 setupTime 0
set_interface_property ddr3 timingUnits Cycles
set_interface_property ddr3 writeWaitTime 0
set_interface_property ddr3 ENABLED true
set_interface_property ddr3 EXPORT_OF ""
set_interface_property ddr3 PORT_NAME_MAP ""
set_interface_property ddr3 CMSIS_SVD_VARIABLES ""
set_interface_property ddr3 SVD_ADDRESS_GROUP ""

add_interface_port ddr3 ddr3_reader_vertical_0_ddr3_read_master_waitrequest waitrequest Input 1
add_interface_port ddr3 ddr3_reader_vertical_0_ddr3_read_master_readdatavalid readdatavalid Input 1
add_interface_port ddr3 ddr3_reader_vertical_0_ddr3_read_master_address address Output 27
add_interface_port ddr3 ddr3_reader_vertical_0_ddr3_read_master_burstcount burstcount Output 4
add_interface_port ddr3 ddr3_reader_vertical_0_ddr3_read_master_read read Output 1
add_interface_port ddr3 ddr3_reader_vertical_0_ddr3_read_master_readdata readdata Input 256


# 
# connection point pclk_sink
# 
add_interface pclk_sink clock end
set_interface_property pclk_sink clockRate 0
set_interface_property pclk_sink ENABLED true
set_interface_property pclk_sink EXPORT_OF ""
set_interface_property pclk_sink PORT_NAME_MAP ""
set_interface_property pclk_sink CMSIS_SVD_VARIABLES ""
set_interface_property pclk_sink SVD_ADDRESS_GROUP ""

add_interface_port pclk_sink pclk_clk clk Input 1


# 
# connection point ddr3clk_sink
# 
add_interface ddr3clk_sink clock end
set_interface_property ddr3clk_sink clockRate 0
set_interface_property ddr3clk_sink ENABLED true
set_interface_property ddr3clk_sink EXPORT_OF ""
set_interface_property ddr3clk_sink PORT_NAME_MAP ""
set_interface_property ddr3clk_sink CMSIS_SVD_VARIABLES ""
set_interface_property ddr3clk_sink SVD_ADDRESS_GROUP ""

add_interface_port ddr3clk_sink ddr3clk_clk clk Input 1


# 
# connection point cam_1_ptr_sink
# 
add_interface cam_1_ptr_sink avalon_streaming end
set_interface_property cam_1_ptr_sink associatedClock ddr3clk_sink
set_interface_property cam_1_ptr_sink associatedReset ddr3clk_reset_sink
set_interface_property cam_1_ptr_sink dataBitsPerSymbol 2
set_interface_property cam_1_ptr_sink errorDescriptor ""
set_interface_property cam_1_ptr_sink firstSymbolInHighOrderBits true
set_interface_property cam_1_ptr_sink maxChannel 0
set_interface_property cam_1_ptr_sink readyLatency 0
set_interface_property cam_1_ptr_sink ENABLED true
set_interface_property cam_1_ptr_sink EXPORT_OF ""
set_interface_property cam_1_ptr_sink PORT_NAME_MAP ""
set_interface_property cam_1_ptr_sink CMSIS_SVD_VARIABLES ""
set_interface_property cam_1_ptr_sink SVD_ADDRESS_GROUP ""

add_interface_port cam_1_ptr_sink ddr3_reader_fsm_0_cam_1_ptr_sink_data data Input 2
add_interface_port cam_1_ptr_sink ddr3_reader_fsm_0_cam_1_ptr_sink_ready ready Output 1
add_interface_port cam_1_ptr_sink ddr3_reader_fsm_0_cam_1_ptr_sink_valid valid Input 1


# 
# connection point cam_0_ptr_sink
# 
add_interface cam_0_ptr_sink avalon_streaming end
set_interface_property cam_0_ptr_sink associatedClock ddr3clk_sink
set_interface_property cam_0_ptr_sink associatedReset ddr3clk_reset_sink
set_interface_property cam_0_ptr_sink dataBitsPerSymbol 2
set_interface_property cam_0_ptr_sink errorDescriptor ""
set_interface_property cam_0_ptr_sink firstSymbolInHighOrderBits true
set_interface_property cam_0_ptr_sink maxChannel 0
set_interface_property cam_0_ptr_sink readyLatency 0
set_interface_property cam_0_ptr_sink ENABLED true
set_interface_property cam_0_ptr_sink EXPORT_OF ""
set_interface_property cam_0_ptr_sink PORT_NAME_MAP ""
set_interface_property cam_0_ptr_sink CMSIS_SVD_VARIABLES ""
set_interface_property cam_0_ptr_sink SVD_ADDRESS_GROUP ""

add_interface_port cam_0_ptr_sink ddr3_reader_fsm_0_cam_0_ptr_sink_data data Input 2
add_interface_port cam_0_ptr_sink ddr3_reader_fsm_0_cam_0_ptr_sink_ready ready Output 1
add_interface_port cam_0_ptr_sink ddr3_reader_fsm_0_cam_0_ptr_sink_valid valid Input 1


# 
# connection point ddr3clk_reset_sink
# 
add_interface ddr3clk_reset_sink reset end
set_interface_property ddr3clk_reset_sink associatedClock ddr3clk_sink
set_interface_property ddr3clk_reset_sink synchronousEdges DEASSERT
set_interface_property ddr3clk_reset_sink ENABLED true
set_interface_property ddr3clk_reset_sink EXPORT_OF ""
set_interface_property ddr3clk_reset_sink PORT_NAME_MAP ""
set_interface_property ddr3clk_reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property ddr3clk_reset_sink SVD_ADDRESS_GROUP ""

add_interface_port ddr3clk_reset_sink ddr3clk_reset_reset_n reset_n Input 1


# 
# connection point pclk_reset_sink
# 
add_interface pclk_reset_sink reset end
set_interface_property pclk_reset_sink associatedClock pclk_sink
set_interface_property pclk_reset_sink synchronousEdges DEASSERT
set_interface_property pclk_reset_sink ENABLED true
set_interface_property pclk_reset_sink EXPORT_OF ""
set_interface_property pclk_reset_sink PORT_NAME_MAP ""
set_interface_property pclk_reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property pclk_reset_sink SVD_ADDRESS_GROUP ""

add_interface_port pclk_reset_sink pclk_reset_reset_n reset_n Input 1


# 
# connection point cam_1_start_addr
# 
add_interface cam_1_start_addr conduit end
set_interface_property cam_1_start_addr associatedClock ddr3clk_sink
set_interface_property cam_1_start_addr associatedReset ddr3clk_reset_sink
set_interface_property cam_1_start_addr ENABLED true
set_interface_property cam_1_start_addr EXPORT_OF ""
set_interface_property cam_1_start_addr PORT_NAME_MAP ""
set_interface_property cam_1_start_addr CMSIS_SVD_VARIABLES ""
set_interface_property cam_1_start_addr SVD_ADDRESS_GROUP ""

add_interface_port cam_1_start_addr ddr3_reader_fsm_0_cam_1_start_start_addr address Input 32


# 
# connection point cam_0_start_addr
# 
add_interface cam_0_start_addr conduit end
set_interface_property cam_0_start_addr associatedClock ddr3clk_sink
set_interface_property cam_0_start_addr associatedReset ddr3clk_reset_sink
set_interface_property cam_0_start_addr ENABLED true
set_interface_property cam_0_start_addr EXPORT_OF ""
set_interface_property cam_0_start_addr PORT_NAME_MAP ""
set_interface_property cam_0_start_addr CMSIS_SVD_VARIABLES ""
set_interface_property cam_0_start_addr SVD_ADDRESS_GROUP ""

add_interface_port cam_0_start_addr ddr3_reader_fsm_0_cam_0_start_start_addr address Input 32


# 
# connection point bram_writer_output_1
# 
add_interface bram_writer_output_1 conduit end
set_interface_property bram_writer_output_1 associatedClock pclk_sink
set_interface_property bram_writer_output_1 associatedReset pclk_reset_sink
set_interface_property bram_writer_output_1 ENABLED true
set_interface_property bram_writer_output_1 EXPORT_OF ""
set_interface_property bram_writer_output_1 PORT_NAME_MAP ""
set_interface_property bram_writer_output_1 CMSIS_SVD_VARIABLES ""
set_interface_property bram_writer_output_1 SVD_ADDRESS_GROUP ""

add_interface_port bram_writer_output_1 bram_writer_0_avalon_master_1_address address Output 16
add_interface_port bram_writer_output_1 bram_writer_0_avalon_master_1_third third Output 2
add_interface_port bram_writer_output_1 bram_writer_0_avalon_master_1_write write Output 1
add_interface_port bram_writer_output_1 bram_writer_0_avalon_master_1_writedata writedata Output 16


# 
# connection point image_number_conduit
# 
add_interface image_number_conduit conduit end
set_interface_property image_number_conduit associatedClock pclk_sink
set_interface_property image_number_conduit associatedReset pclk_reset_sink
set_interface_property image_number_conduit ENABLED true
set_interface_property image_number_conduit EXPORT_OF ""
set_interface_property image_number_conduit PORT_NAME_MAP ""
set_interface_property image_number_conduit CMSIS_SVD_VARIABLES ""
set_interface_property image_number_conduit SVD_ADDRESS_GROUP ""

add_interface_port image_number_conduit bram_writer_0_bm_status_conduit_b_image_number image_number Output 4


# 
# connection point bm_status_conduit
# 
add_interface bm_status_conduit conduit end
set_interface_property bm_status_conduit associatedClock pclk_sink
set_interface_property bm_status_conduit associatedReset pclk_reset_sink
set_interface_property bm_status_conduit ENABLED true
set_interface_property bm_status_conduit EXPORT_OF ""
set_interface_property bm_status_conduit PORT_NAME_MAP ""
set_interface_property bm_status_conduit CMSIS_SVD_VARIABLES ""
set_interface_property bm_status_conduit SVD_ADDRESS_GROUP ""

add_interface_port bm_status_conduit bram_writer_0_bm_status_conduit_bm_idle bm_idle Input 1
add_interface_port bm_status_conduit bram_writer_0_bm_status_conduit_bm_working_buf bm_working_buf Input 1
add_interface_port bm_status_conduit bram_writer_0_bm_status_conduit_image_number image_number Output 4


# 
# connection point bram_writer_output_0
# 
add_interface bram_writer_output_0 conduit end
set_interface_property bram_writer_output_0 associatedClock pclk_sink
set_interface_property bram_writer_output_0 associatedReset pclk_reset_sink
set_interface_property bram_writer_output_0 ENABLED true
set_interface_property bram_writer_output_0 EXPORT_OF ""
set_interface_property bram_writer_output_0 PORT_NAME_MAP ""
set_interface_property bram_writer_output_0 CMSIS_SVD_VARIABLES ""
set_interface_property bram_writer_output_0 SVD_ADDRESS_GROUP ""

add_interface_port bram_writer_output_0 bram_writer_0_avalon_master_address address Output 16
add_interface_port bram_writer_output_0 bram_writer_0_avalon_master_third third Output 2
add_interface_port bram_writer_output_0 bram_writer_0_avalon_master_write write Output 1
add_interface_port bram_writer_output_0 bram_writer_0_avalon_master_writedata writedata Output 16


# 
# connection point avalon_streaming_source
# 
add_interface avalon_streaming_source avalon_streaming start
set_interface_property avalon_streaming_source associatedClock ddr3clk_sink
set_interface_property avalon_streaming_source associatedReset ddr3clk_reset_sink
set_interface_property avalon_streaming_source dataBitsPerSymbol 29
set_interface_property avalon_streaming_source errorDescriptor ""
set_interface_property avalon_streaming_source firstSymbolInHighOrderBits true
set_interface_property avalon_streaming_source maxChannel 0
set_interface_property avalon_streaming_source readyLatency 0
set_interface_property avalon_streaming_source ENABLED true
set_interface_property avalon_streaming_source EXPORT_OF ""
set_interface_property avalon_streaming_source PORT_NAME_MAP ""
set_interface_property avalon_streaming_source CMSIS_SVD_VARIABLES ""
set_interface_property avalon_streaming_source SVD_ADDRESS_GROUP ""

add_interface_port avalon_streaming_source read_addr_data_out data Output 29
add_interface_port avalon_streaming_source read_addr_valid_out valid Output 1

