
---------- Begin Simulation Statistics ----------
final_tick                                  346995000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165417                       # Simulator instruction rate (inst/s)
host_mem_usage                                 855188                       # Number of bytes of host memory used
host_op_rate                                   172830                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.05                       # Real time elapsed on the host
host_tick_rate                               57396835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000005                       # Number of instructions simulated
sim_ops                                       1044845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000347                       # Number of seconds simulated
sim_ticks                                   346995000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.484848                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  167700                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               170280                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11457                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            329621                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                118                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             413                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              295                       # Number of indirect misses.
system.cpu.branchPred.lookups                  363903                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14561                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    726831                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   738918                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             10800                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     287670                       # Number of branches committed
system.cpu.commit.bw_lim_events                 36337                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          171865                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000877                       # Number of instructions committed
system.cpu.commit.committedOps                1045717                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       594974                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.757584                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.276448                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       210576     35.39%     35.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       182952     30.75%     66.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        73003     12.27%     78.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        24155      4.06%     82.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        18017      3.03%     85.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26177      4.40%     89.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        15654      2.63%     92.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         8103      1.36%     93.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        36337      6.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       594974                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12470                       # Number of function calls committed.
system.cpu.commit.int_insts                    867225                       # Number of committed integer instructions.
system.cpu.commit.loads                        155110                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           851311     81.41%     81.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             267      0.03%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              758      0.07%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              30      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              32      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             68      0.01%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          155110     14.83%     96.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          38105      3.64%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1045717                       # Class of committed instruction
system.cpu.commit.refs                         193215                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       956                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000005                       # Number of Instructions Simulated
system.cpu.committedOps                       1044845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.693988                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.693988                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 68150                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   671                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               165253                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1302444                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   244639                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    293328                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  10907                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2519                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5554                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      363903                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    232906                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        358137                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  6137                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1279621                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   23128                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.524363                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             252829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             182379                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.843858                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             622578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.149771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.715976                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   308096     49.49%     49.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    30131      4.84%     54.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    68737     11.04%     65.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    59423      9.54%     74.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    26621      4.28%     79.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7403      1.19%     80.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    62380     10.02%     90.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3549      0.57%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    56238      9.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               622578                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           71413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11985                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   305987                       # Number of branches executed
system.cpu.iew.exec_nop                          1449                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.651910                       # Inst execution rate
system.cpu.iew.exec_refs                       220303                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      43634                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24437                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                184256                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 33                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4479                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                46827                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1218068                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                176669                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             15472                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1146411                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    106                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2237                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10907                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2413                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           478                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5712                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1018                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        29144                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8722                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             98                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6213                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5772                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1300784                       # num instructions consuming a value
system.cpu.iew.wb_count                       1133332                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531361                       # average fanout of values written-back
system.cpu.iew.wb_producers                    691186                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.633064                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1136527                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1230454                       # number of integer regfile reads
system.cpu.int_regfile_writes                  767767                       # number of integer regfile writes
system.cpu.ipc                               1.440948                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.440948                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                934458     80.43%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  277      0.02%     80.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   778      0.07%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   34      0.00%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  76      0.01%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               181453     15.62%     96.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               44730      3.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1161885                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        6176                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005316                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4150     67.20%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     640     10.36%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     77.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.03%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    589      9.54%     87.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   794     12.86%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1166701                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2950352                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1132216                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1386463                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1216586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1161885                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  33                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          171764                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               540                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       145361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        622578                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.866248                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.747770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              190196     30.55%     30.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               84953     13.65%     44.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              163953     26.33%     70.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               86561     13.90%     84.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               30939      4.97%     89.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               35411      5.69%     95.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               26849      4.31%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2290      0.37%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1426      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          622578                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.674208                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1351                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               2710                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1116                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2016                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1501                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10388                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               184256                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               46827                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  772121                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     33                       # number of misc regfile writes
system.cpu.numCycles                           693991                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   33284                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1383845                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2627                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   251151                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1955                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   239                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2212001                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1278810                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1694201                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    291738                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  18822                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  10907                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 24584                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   310326                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1368943                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          10914                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                261                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     15190                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1579                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1775686                       # The number of ROB reads
system.cpu.rob.rob_writes                     2463181                       # The number of ROB writes
system.cpu.timesIdled                             691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1163                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     198                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2290                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1425                       # Transaction distribution
system.membus.trans_dist::ReadExReq               488                       # Transaction distribution
system.membus.trans_dist::ReadExResp              488                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1425                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           375                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       122432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  122432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2288                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2288    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2288                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2741000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10133750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           927                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          500                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          375                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          375                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         2726                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  4580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        59328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        63232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 122560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000873                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029546                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2288     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1145000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1669500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1390500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        2                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                   1                       # number of overall hits
system.l2.overall_hits::total                       2                       # number of overall hits
system.l2.demand_misses::.cpu.inst                926                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                987                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1913                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               926                       # number of overall misses
system.l2.overall_misses::.cpu.data               987                       # number of overall misses
system.l2.overall_misses::total                  1913                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     72160500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     78820000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        150980500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     72160500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     78820000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       150980500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              927                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              988                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1915                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             927                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             988                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1915                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998956                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998956                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77927.105832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79858.156028                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78923.418714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77927.105832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79858.156028                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78923.418714                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1913                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1913                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     62900500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     68949501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    131850001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     62900500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     68949501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    131850001                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998956                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998956                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67927.105832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69857.650456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68923.157867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67927.105832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69857.650456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68923.157867                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data             488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 488                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     38661500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38661500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79224.385246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79224.385246                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33781001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33781001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69223.362705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69223.362705                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              926                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     72160500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72160500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            927                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77927.105832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77927.105832                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          926                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          926                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     62900500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62900500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998921                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67927.105832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67927.105832                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     40158500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40158500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.998000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80477.955912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80477.955912                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     35168500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     35168500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.998000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70477.955912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70477.955912                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          375                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             375                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          375                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           375                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          375                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          375                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      7131000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7131000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19016                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19016                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1591.940115                       # Cycle average of tags in use
system.l2.tags.total_refs                        1915                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1913                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.001045                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       796.209977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       795.730138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.048568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.097164                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1911                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.116760                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     38553                       # Number of tag accesses
system.l2.tags.data_accesses                    38553                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          59264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             122432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        59264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         59264                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1913                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         170792086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         182042969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             352835055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    170792086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        170792086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        170792086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        182042969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            352835055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000674500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3833                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1913                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1913                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               73                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17277750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                53146500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9031.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27781.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1913                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    295.729469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.042721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.610900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          144     34.78%     34.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          107     25.85%     60.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           54     13.04%     73.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      5.31%     78.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      4.59%     83.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.93%     85.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      2.90%     88.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      3.14%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35      8.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          414                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 122432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  122432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       352.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    352.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     297734000                       # Total gap between requests
system.mem_ctrls.avgGap                     155637.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        59264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 170792086.341301739216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 182042968.918860495090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24835000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28311500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26819.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28684.40                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1356600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               721050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5312160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         57934800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         84458880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          176827650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.597112                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    219015750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    116539250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1599360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               850080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8346660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         82621500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         63670080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          184131840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        530.646955                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    164811000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     11440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    170744000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       231483                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231483                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       231483                       # number of overall hits
system.cpu.icache.overall_hits::total          231483                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1423                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1423                       # number of overall misses
system.cpu.icache.overall_misses::total          1423                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    102485998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    102485998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    102485998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    102485998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       232906                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       232906                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       232906                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       232906                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006110                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006110                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006110                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006110                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72021.080815                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72021.080815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72021.080815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72021.080815                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1120                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    93.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          496                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          496                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          496                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          927                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          927                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73565498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73565498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73565498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73565498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79358.681769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79358.681769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79358.681769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79358.681769                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       231483                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231483                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1423                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    102485998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    102485998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       232906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       232906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006110                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72021.080815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72021.080815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          496                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          927                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          927                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73565498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73565498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79358.681769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79358.681769                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           797.147181                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              232410                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               927                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            250.711974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   797.147181                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.194616                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.194616                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          927                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          927                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.226318                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            932551                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           932551                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       201922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           201922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       201926                       # number of overall hits
system.cpu.dcache.overall_hits::total          201926                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         4978                       # number of overall misses
system.cpu.dcache.overall_misses::total          4978                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    303395159                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    303395159                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    303395159                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    303395159                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       206897                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       206897                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       206904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       206904                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024046                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024046                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024059                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60983.951558                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60983.951558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60947.199478                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60947.199478                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13677                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          488                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               548                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.958029                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.600000                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data         3616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3616                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3616                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1362                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1362                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     91554709                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     91554709                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     91852209                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     91852209                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006583                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67369.175129                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67369.175129                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67439.213656                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67439.213656                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       167645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          167645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1151                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     81507500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     81507500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       168796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       168796                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006819                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70814.509123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70814.509123                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          655                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          655                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          496                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     40542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     40542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002938                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81737.903226                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81737.903226                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        34277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    210028941                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    210028941                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37730                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.091519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.091519                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60825.062554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60825.062554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2961                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2961                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39524991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39524991                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013040                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013040                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80335.347561                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80335.347561                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.428571                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          371                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     11858718                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     11858718                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          371                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31964.199461                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31964.199461                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          371                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     11487718                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     11487718                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30964.199461                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30964.199461                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1085.429625                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              203305                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1363                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            149.159941                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1085.429625                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.264997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.264997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1363                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1361                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.332764                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1656731                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1656731                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    346995000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    346995000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
