{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1601417499610 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "soc_system 5CSEBA6U19I7 " "Selected device 5CSEBA6U19I7 for design \"soc_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1601417499881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601417499969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1601417499969 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1601417500193 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1601417501206 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1601417502814 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1601417503804 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "49 160 " "No exact pin location assignment(s) for 49 pins of 160 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1601417504653 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_oct_rzqin } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1601417504696 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1601417504696 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1601417531884 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X89_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "soc_system:u0\|soc_system_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL soc_system:u0\|soc_system_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1601417533975 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1601417533975 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G11 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601417535138 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0 3423 global CLKCTRL_G10 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0 with 3423 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601417535138 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 7689 global CLKCTRL_G5 " "soc_system:u0\|soc_system_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 7689 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601417535138 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 244 global CLKCTRL_G6 " "soc_system:u0\|soc_system_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 244 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601417535138 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1601417535138 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 3996 global CLKCTRL_G3 " "soc_system:u0\|altera_reset_controller:rst_controller_003\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 3996 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1601417535138 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1601417535138 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1601417535138 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601417535146 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vip_common_sync " "Entity alt_vip_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_upq1 " "Entity dcfifo_upq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1601417548632 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1601417548632 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601417548868 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601417548938 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601417548946 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1601417548957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550372 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550377 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550377 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601417550380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550381 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550381 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550382 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550382 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550382 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550382 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550383 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550383 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 8 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(8): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550383 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550384 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550384 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550384 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550384 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550384 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550385 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550385 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550386 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550386 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550386 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550386 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550386 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550387 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550387 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550388 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550388 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550388 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550388 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550389 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550390 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550390 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550390 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550391 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550391 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550391 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550392 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550392 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_spim0_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_spim0_inst_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_CLK\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550393 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_spim0_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_spim0_inst_MOSI could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_MOSI\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550393 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 34 hps_io_hps_io_spim0_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(34): hps_io_hps_io_spim0_inst_MISO could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim0_inst_MISO\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550394 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_spim0_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_spim0_inst_SS0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim0_inst_SS0\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550394 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550394 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 36 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(36): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550395 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550395 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 38 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(38): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550395 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550396 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 40 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(40): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550397 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550397 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 42 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(42): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550398 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550398 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 44 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550398 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550399 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 46 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550399 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550399 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550399 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 48 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550400 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550400 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 50 hps_io_hps_io_i2c3_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_i2c3_inst_SDA could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c3_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c3_inst_SDA\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550401 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c3_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c3_inst_SDA\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550401 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 52 hps_io_hps_io_i2c3_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_i2c3_inst_SCL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c3_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c3_inst_SCL\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550401 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c3_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c3_inst_SCL\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550401 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550401 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_gpio_inst_GPIO00 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_gpio_inst_GPIO00 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550402 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO00\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550402 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550402 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550402 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550403 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550403 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_gpio_inst_GPIO15 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_gpio_inst_GPIO15 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO15\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO15\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550403 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550403 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO15\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO15\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550404 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_gpio_inst_GPIO16 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_gpio_inst_GPIO16 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO16\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO16\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550404 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO16\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO16\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550404 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550404 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_gpio_inst_GPIO17 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_gpio_inst_GPIO17 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO17\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO17\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550405 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO17\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO17\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550405 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 64 hps_io_hps_io_gpio_inst_GPIO18 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(64): hps_io_hps_io_gpio_inst_GPIO18 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO18\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO18\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550405 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO18\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO18\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550405 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 66 hps_io_hps_io_gpio_inst_GPIO19 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(66): hps_io_hps_io_gpio_inst_GPIO19 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO19\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO19\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550406 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO19\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO19\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550406 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550406 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 68 hps_io_hps_io_gpio_inst_GPIO23 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(68): hps_io_hps_io_gpio_inst_GPIO23 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550406 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO23\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO23\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550407 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO23\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO23\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550407 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550407 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 70 hps_io_hps_io_gpio_inst_GPIO24 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(70): hps_io_hps_io_gpio_inst_GPIO24 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO24\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO24\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550407 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO24\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO24\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550408 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 72 hps_io_hps_io_gpio_inst_GPIO26 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(72): hps_io_hps_io_gpio_inst_GPIO26 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO26\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO26\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550408 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO26\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO26\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550408 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550408 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 74 hps_io_hps_io_gpio_inst_GPIO27 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(74): hps_io_hps_io_gpio_inst_GPIO27 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550408 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO27\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO27\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550409 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO27\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO27\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550409 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550409 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 76 hps_io_hps_io_gpio_inst_GPIO28 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(76): hps_io_hps_io_gpio_inst_GPIO28 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO28\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO28\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550409 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO28\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO28\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550410 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 78 hps_io_hps_io_gpio_inst_GPIO29 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(78): hps_io_hps_io_gpio_inst_GPIO29 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO29\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO29\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550410 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO29\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO29\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550410 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 80 hps_io_hps_io_gpio_inst_GPIO30 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(80): hps_io_hps_io_gpio_inst_GPIO30 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO30\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO30\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550411 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO30\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO30\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550412 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 82 hps_io_hps_io_gpio_inst_GPIO31 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(82): hps_io_hps_io_gpio_inst_GPIO31 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO31\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO31\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550412 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO31\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO31\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550412 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550412 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 84 hps_io_hps_io_gpio_inst_GPIO33 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(84): hps_io_hps_io_gpio_inst_GPIO33 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO33\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO33\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550413 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO33\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO33\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550413 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 86 hps_io_hps_io_gpio_inst_GPIO34 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(86): hps_io_hps_io_gpio_inst_GPIO34 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550413 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO34\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO34\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550414 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO34\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO34\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550414 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550414 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 88 hps_io_hps_io_gpio_inst_GPIO37 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(88): hps_io_hps_io_gpio_inst_GPIO37 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 88 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550414 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO37\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550415 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 90 hps_io_hps_io_gpio_inst_GPIO44 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(90): hps_io_hps_io_gpio_inst_GPIO44 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 90 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(90): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550415 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO44\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550415 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550415 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 92 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(92): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 92 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(92): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550416 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550416 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 94 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(94): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550416 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 94 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550417 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550417 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550417 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 96 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(96): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 96 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550417 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550418 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 98 hps_io_hps_io_gpio_inst_LOANIO14 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(98): hps_io_hps_io_gpio_inst_LOANIO14 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 98 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO14\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO14\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550418 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO14\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO14\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550418 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 100 hps_io_hps_io_gpio_inst_LOANIO22 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(100): hps_io_hps_io_gpio_inst_LOANIO22 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 100 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO22\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO22\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550419 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO22\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO22\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550419 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550419 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 102 hps_io_hps_io_gpio_inst_LOANIO25 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(102): hps_io_hps_io_gpio_inst_LOANIO25 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 102 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO25\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO25\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550419 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO25\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO25\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550420 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 104 hps_io_hps_io_gpio_inst_LOANIO32 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(104): hps_io_hps_io_gpio_inst_LOANIO32 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 104 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO32\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_LOANIO32\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550420 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO32\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_LOANIO32\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550420 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550420 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601417550421 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601417550480 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601417550482 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601417550484 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vip_cvo_core.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601417550555 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 85 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vip_cvo_core.sdc(85): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 85 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(85): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550641 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 86 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(86): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550641 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 88 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_field_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(88): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_field_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 88 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_interlaced_field\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(88): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_interlaced_field\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 88 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(88): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550642 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 88 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(88): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 89 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(89): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_reg could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 89 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_interlaced keeper " "Ignored filter at alt_vip_cvo_core.sdc(89): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_interlaced could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 89 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(89): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550643 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 89 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(89): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 90 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(90): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550644 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 90 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(90): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_minus_one\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 90 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(90): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550645 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 90 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(90): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 91 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(91): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550645 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 91 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(91): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_total_minus_one\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 91 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(91): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550646 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 91 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(91): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 92 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_two_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(92): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_two_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 92 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_minus_two\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(92): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_minus_two\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 92 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(92): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550647 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 92 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(92): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 93 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(93): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 93 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(93): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 93 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(93): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550648 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 93 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(93): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 94 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(94): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 94 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(94): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_total\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 94 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(94): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550650 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 94 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(94): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 95 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_blank_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(95): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_blank_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 95 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_blank\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(95): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_blank\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 95 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(95): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550651 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 95 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(95): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 96 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(96): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 96 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(96): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 96 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(96): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550652 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 96 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(96): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 97 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(97): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 97 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(97): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_end\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 97 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(97): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550653 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 97 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(97): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 98 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(98): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 98 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(98): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 98 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(98): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550654 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 98 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(98): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 99 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(99): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 99 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(99): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 99 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(99): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550656 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 99 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(99): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 100 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(100): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 100 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(100): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_end\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 100 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(100): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550657 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 100 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(100): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 101 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(101): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 101 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(101): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_sync_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 101 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(101): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550658 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 101 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(101): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 102 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(102): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 102 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(102): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_v_sync_end\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 102 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550659 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 102 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(102): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 103 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(103): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 103 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(103): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_sync_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 103 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(103): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550660 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 103 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(103): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 104 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(104): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 104 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(104): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_sync_end\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 104 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(104): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550661 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 104 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(104): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 105 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_rising_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(105): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_rising_edge_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 105 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f_rising_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(105): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f_rising_edge\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 105 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(105): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550662 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 105 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(105): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 106 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_falling_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(106): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_falling_edge_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 106 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f_falling_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(106): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f_falling_edge\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 106 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(106): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550664 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 106 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(106): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 107 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_nxt_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(107): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_nxt_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550664 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 107 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_end_nxt\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(107): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_v_end_nxt\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550664 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 107 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550665 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 107 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(107): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 108 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(108): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 108 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(108): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f2_anc_v_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550665 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 108 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(108): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550666 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550666 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 108 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(108): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 109 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(109): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 109 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(109): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_f1_anc_v_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 109 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550667 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 109 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(109): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 110 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(110): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_polarity_reg could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550667 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 110 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(110): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_sync_polarity could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550667 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 110 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550668 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 110 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(110): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 111 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(111): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_sync_polarity_reg could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 111 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(111): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_v_sync_polarity could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 111 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(111): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550668 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550668 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 111 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(111): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550668 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 112 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_check_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(112): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_check_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 112 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_check\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(112): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_total_check\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 112 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550669 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 112 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(112): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 113 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|ap_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(113): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|ap_start_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 113 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_ap_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(113): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_ap_start\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 113 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(113): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550670 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 113 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(113): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 114 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_frame_complete_point_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(114): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_frame_complete_point_reg\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 114 u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_frame_complete_point\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(114): u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|vid_h_frame_complete_point\[*\] could not be matched with a keeper" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 114 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(114): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550671 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 114 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(114): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 116 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550672 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 116 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(116): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 117 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550672 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 117 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(117): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 118 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550672 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 118 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(118): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 119 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550673 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 119 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(119): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 120 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(120): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550673 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 120 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(120): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 121 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(121): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550674 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 121 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(121): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 122 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(122): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550674 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 122 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(122): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 123 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(123): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550674 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 123 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(123): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 124 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(124): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550675 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 124 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(124): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 125 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(125): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550675 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 125 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(125): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 126 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550675 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 126 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(126): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 127 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(127): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550676 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 127 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(127): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 128 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(128): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550676 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 128 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(128): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 129 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(129): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550677 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 129 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(129): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 130 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(130): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550677 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 130 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(130): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 131 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(131): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550677 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 131 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(131): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 132 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(132): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550678 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 132 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(132): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 133 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(133): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550678 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 133 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(133): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 134 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(134): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550678 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 134 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(134): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 135 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550679 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 135 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(135): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 136 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550679 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 136 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(136): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 137 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(137): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550680 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 137 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(137): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 138 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(138): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550680 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 138 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(138): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 139 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(139): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550681 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 139 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(139): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 140 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(140): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550681 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 140 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(140): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 141 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(141): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550682 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 141 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(141): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 142 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(142): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550682 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 142 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(142): Argument <to> is an empty collection" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 145 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_field_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(145): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_field_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_field_reg\[*\]\"\]     -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced_field\[*\]\"\]  -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550683 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 146 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(146): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|interlaced_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550683 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 147 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(147): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550684 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 148 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(148): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550684 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 149 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(149): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550684 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 150 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(150): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550684 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 151 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(151): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550685 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 152 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(152): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550685 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 153 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(153): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550685 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 154 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(154): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550686 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550686 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 155 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(155): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550687 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 156 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(156): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550687 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 157 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(157): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550687 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 158 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(158): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550687 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 159 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(159): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550688 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 160 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(160): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550688 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 161 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(161): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550688 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550688 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 162 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(162): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550689 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 163 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(163): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550689 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 164 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(164): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550689 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 165 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(165): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550689 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550689 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 166 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(166): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550690 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 167 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(167): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550690 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550690 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 168 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(168): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550691 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 169 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(169): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550691 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 170 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(170): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550691 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550691 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 171 argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(171): argument -from with value \[get_keepers \{u0\|alt_vip_cl_cvo_0\|cvo_core\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"\$\{inst\}\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"\$\{inst\}\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550692 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550692 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system_timing.sdc " "Reading SDC File: 'soc_system_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1601417550702 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 10 clk_bot1 port " "Ignored filter at soc_system_timing.sdc(10): clk_bot1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_timing.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_timing.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports clk_bot1\] " "create_clock -period 20 \[get_ports clk_bot1\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550703 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 11 hps_i2c1_SCL port " "Ignored filter at soc_system_timing.sdc(11): hps_i2c1_SCL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550703 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_timing.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_timing.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 40 \[get_ports hps_i2c1_SCL\] " "create_clock -period 40 \[get_ports hps_i2c1_SCL\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550703 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550703 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 12 hps_usb1_CLK port " "Ignored filter at soc_system_timing.sdc(12): hps_usb1_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550704 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock soc_system_timing.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at soc_system_timing.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 40 \[get_ports hps_usb1_CLK\] " "create_clock -period 40 \[get_ports hps_usb1_CLK\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550704 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550704 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1601417550707 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 15215 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 15215 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1601417550717 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1601417550717 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1601417550717 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1601417550717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 45 user_led_fpga\[0\] port " "Ignored filter at soc_system_timing.sdc(45): user_led_fpga\[0\] could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550718 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 45 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(45): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[0\]\}\] " "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[0\]\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550718 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 46 user_led_fpga\[1\] port " "Ignored filter at soc_system_timing.sdc(46): user_led_fpga\[1\] could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[1\]\}\] " "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[1\]\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550719 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 47 user_led_fpga\[2\] port " "Ignored filter at soc_system_timing.sdc(47): user_led_fpga\[2\] could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[2\]\}\] " "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[2\]\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550719 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550719 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 48 user_led_fpga\[3\] port " "Ignored filter at soc_system_timing.sdc(48): user_led_fpga\[3\] could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550719 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[3\]\}\] " "set_false_path  -from  * -to \[get_ports \{user_led_fpga\[3\]\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550720 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 54 hps_can0_TX port " "Ignored filter at soc_system_timing.sdc(54): hps_can0_TX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_can0_TX\}\] " "set_false_path -from * -to \[get_ports \{hps_can0_TX\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550720 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 55 hps_emac1_MDC port " "Ignored filter at soc_system_timing.sdc(55): hps_emac1_MDC could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550720 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 55 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(55): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_MDC\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_MDC\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550720 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 56 hps_emac1_MDIO port " "Ignored filter at soc_system_timing.sdc(56): hps_emac1_MDIO could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_MDIO\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_MDIO\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550721 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 57 hps_emac1_TXD1 port " "Ignored filter at soc_system_timing.sdc(57): hps_emac1_TXD1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550721 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD1\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD1\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550721 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550721 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 58 hps_emac1_TXD2 port " "Ignored filter at soc_system_timing.sdc(58): hps_emac1_TXD2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD2\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD2\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550722 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 59 hps_emac1_TXD3 port " "Ignored filter at soc_system_timing.sdc(59): hps_emac1_TXD3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 59 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(59): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD3\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD3\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550722 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 60 hps_emac1_TXD0 port " "Ignored filter at soc_system_timing.sdc(60): hps_emac1_TXD0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550722 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TXD0\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TXD0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550723 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 61 hps_emac1_TX_CLK port " "Ignored filter at soc_system_timing.sdc(61): hps_emac1_TX_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 61 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(61): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550723 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 62 hps_emac1_TX_CTL port " "Ignored filter at soc_system_timing.sdc(62): hps_emac1_TX_CTL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550723 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CTL\}\] " "set_false_path -from * -to \[get_ports \{hps_emac1_TX_CTL\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550723 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 63 hps_gpio_GPIO09 port " "Ignored filter at soc_system_timing.sdc(63): hps_gpio_GPIO09 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 63 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(63): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO09\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO09\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550724 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 64 hps_gpio_GPIO35 port " "Ignored filter at soc_system_timing.sdc(64): hps_gpio_GPIO35 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO35\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO35\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550724 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 65 hps_gpio_GPIO48 port " "Ignored filter at soc_system_timing.sdc(65): hps_gpio_GPIO48 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550724 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO48\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO48\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550725 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 66 hps_gpio_GPIO53 port " "Ignored filter at soc_system_timing.sdc(66): hps_gpio_GPIO53 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO53\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO53\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550725 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 67 hps_gpio_GPIO54 port " "Ignored filter at soc_system_timing.sdc(67): hps_gpio_GPIO54 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO54\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO54\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550725 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550725 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 68 hps_gpio_GPIO55 port " "Ignored filter at soc_system_timing.sdc(68): hps_gpio_GPIO55 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO55\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO55\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550726 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 69 hps_gpio_GPIO56 port " "Ignored filter at soc_system_timing.sdc(69): hps_gpio_GPIO56 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550726 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO56\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO56\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550726 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 70 hps_gpio_GPIO61 port " "Ignored filter at soc_system_timing.sdc(70): hps_gpio_GPIO61 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO61\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO61\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550727 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 71 hps_gpio_GPIO62 port " "Ignored filter at soc_system_timing.sdc(71): hps_gpio_GPIO62 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO62\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO62\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550727 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550727 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 72 hps_gpio_GPIO00 port " "Ignored filter at soc_system_timing.sdc(72): hps_gpio_GPIO00 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550727 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO00\}\] " "set_false_path -from * -to \[get_ports \{hps_gpio_GPIO00\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550728 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c1_SCL\}\] " "set_false_path -from * -to \[get_ports \{hps_i2c1_SCL\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550728 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 74 hps_i2c1_SDA port " "Ignored filter at soc_system_timing.sdc(74): hps_i2c1_SDA could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550728 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c1_SDA\}\] " "set_false_path -from * -to \[get_ports \{hps_i2c1_SDA\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550728 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550728 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 75 hps_i2c0_SDA port " "Ignored filter at soc_system_timing.sdc(75): hps_i2c0_SDA could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_i2c0_SDA\}\] " "set_false_path -from * -to \[get_ports \{hps_i2c0_SDA\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550729 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 76 hps_qspi_CLK port " "Ignored filter at soc_system_timing.sdc(76): hps_qspi_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550729 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 77 hps_qspi_IO1 port " "Ignored filter at soc_system_timing.sdc(77): hps_qspi_IO1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO1\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_IO1\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550730 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 78 hps_qspi_IO2 port " "Ignored filter at soc_system_timing.sdc(78): hps_qspi_IO2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO2\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_IO2\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550730 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550730 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 79 hps_qspi_IO3 port " "Ignored filter at soc_system_timing.sdc(79): hps_qspi_IO3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO3\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_IO3\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550731 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 80 hps_qspi_IO0 port " "Ignored filter at soc_system_timing.sdc(80): hps_qspi_IO0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_IO0\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_IO0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550731 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 81 hps_qspi_SS0 port " "Ignored filter at soc_system_timing.sdc(81): hps_qspi_SS0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550731 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_qspi_SS0\}\] " "set_false_path -from * -to \[get_ports \{hps_qspi_SS0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550731 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550731 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 82 hps_sdio_CLK port " "Ignored filter at soc_system_timing.sdc(82): hps_sdio_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550732 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 83 hps_sdio_CMD port " "Ignored filter at soc_system_timing.sdc(83): hps_sdio_CMD could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_CMD\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_CMD\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550732 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550732 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 84 hps_sdio_D1 port " "Ignored filter at soc_system_timing.sdc(84): hps_sdio_D1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550732 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D1\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_D1\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550733 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 85 hps_sdio_D2 port " "Ignored filter at soc_system_timing.sdc(85): hps_sdio_D2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D2\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_D2\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550733 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 86 hps_sdio_D3 port " "Ignored filter at soc_system_timing.sdc(86): hps_sdio_D3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D3\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_D3\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550733 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 87 hps_sdio_D0 port " "Ignored filter at soc_system_timing.sdc(87): hps_sdio_D0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_sdio_D0\}\] " "set_false_path -from * -to \[get_ports \{hps_sdio_D0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550734 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 88 hps_spim1_CLK port " "Ignored filter at soc_system_timing.sdc(88): hps_spim1_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim1_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_spim1_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550734 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550734 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 89 hps_spim1_MISO port " "Ignored filter at soc_system_timing.sdc(89): hps_spim1_MISO could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550734 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim1_MISO\}\] " "set_false_path -from * -to \[get_ports \{hps_spim1_MISO\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550735 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550735 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 90 hps_spim1_MOSI port " "Ignored filter at soc_system_timing.sdc(90): hps_spim1_MOSI could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550735 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim1_MOSI\}\] " "set_false_path -from * -to \[get_ports \{hps_spim1_MOSI\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550736 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 91 hps_spim1_SS0 port " "Ignored filter at soc_system_timing.sdc(91): hps_spim1_SS0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim1_SS0\}\] " "set_false_path -from * -to \[get_ports \{hps_spim1_SS0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550736 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 92 hps_spim0_CLK port " "Ignored filter at soc_system_timing.sdc(92): hps_spim0_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_spim0_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550736 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550736 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 93 hps_spim0_MOSI port " "Ignored filter at soc_system_timing.sdc(93): hps_spim0_MOSI could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550736 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_MOSI\}\] " "set_false_path -from * -to \[get_ports \{hps_spim0_MOSI\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550737 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 94 hps_spim0_SS0 port " "Ignored filter at soc_system_timing.sdc(94): hps_spim0_SS0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_spim0_SS0\}\] " "set_false_path -from * -to \[get_ports \{hps_spim0_SS0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550737 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550737 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 95 hps_uart0_TX port " "Ignored filter at soc_system_timing.sdc(95): hps_uart0_TX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_uart0_TX\}\] " "set_false_path -from * -to \[get_ports \{hps_uart0_TX\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550737 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_CLK\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_CLK\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550738 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 97 hps_usb1_D1 port " "Ignored filter at soc_system_timing.sdc(97): hps_usb1_D1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 97 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(97): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D1\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D1\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550738 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 98 hps_usb1_D2 port " "Ignored filter at soc_system_timing.sdc(98): hps_usb1_D2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D2\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D2\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550738 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 99 hps_usb1_D3 port " "Ignored filter at soc_system_timing.sdc(99): hps_usb1_D3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D3\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D3\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550739 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 100 hps_usb1_D4 port " "Ignored filter at soc_system_timing.sdc(100): hps_usb1_D4 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 100 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(100): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D4\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D4\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550739 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550739 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 101 hps_usb1_D5 port " "Ignored filter at soc_system_timing.sdc(101): hps_usb1_D5 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550739 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D5\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D5\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550740 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 102 hps_usb1_D6 port " "Ignored filter at soc_system_timing.sdc(102): hps_usb1_D6 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D6\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D6\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550740 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 103 hps_usb1_D7 port " "Ignored filter at soc_system_timing.sdc(103): hps_usb1_D7 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550740 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D7\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D7\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550740 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550740 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 104 hps_usb1_D0 port " "Ignored filter at soc_system_timing.sdc(104): hps_usb1_D0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_D0\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_D0\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550741 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 105 hps_usb1_STP port " "Ignored filter at soc_system_timing.sdc(105): hps_usb1_STP could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \{hps_usb1_STP\}\] " "set_false_path -from * -to \[get_ports \{hps_usb1_STP\}\]" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550741 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550741 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 107 hps_can0_RX port " "Ignored filter at soc_system_timing.sdc(107): hps_can0_RX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550741 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 107 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(107): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_can0_RX\}\]      -to * " "set_false_path -from \[get_ports \{hps_can0_RX\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550742 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 108 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(108): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_MDIO\}\]   -to * " "set_false_path -from \[get_ports \{hps_emac1_MDIO\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550742 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 109 hps_emac1_RXD1 port " "Ignored filter at soc_system_timing.sdc(109): hps_emac1_RXD1 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD1\}\]   -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD1\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550742 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550742 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 110 hps_emac1_RXD2 port " "Ignored filter at soc_system_timing.sdc(110): hps_emac1_RXD2 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550742 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD2\}\]   -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD2\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550743 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 111 hps_emac1_RXD3 port " "Ignored filter at soc_system_timing.sdc(111): hps_emac1_RXD3 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 111 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(111): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD3\}\]   -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD3\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550743 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 112 hps_emac1_RXD0 port " "Ignored filter at soc_system_timing.sdc(112): hps_emac1_RXD0 could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 112 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RXD0\}\]   -to * " "set_false_path -from \[get_ports \{hps_emac1_RXD0\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550743 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550743 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 113 hps_emac1_RX_CLK port " "Ignored filter at soc_system_timing.sdc(113): hps_emac1_RX_CLK could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 113 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(113): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RX_CLK\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_RX_CLK\}\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550744 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550744 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 114 hps_emac1_RX_CTL port " "Ignored filter at soc_system_timing.sdc(114): hps_emac1_RX_CTL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 114 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(114): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_emac1_RX_CTL\}\] -to * " "set_false_path -from \[get_ports \{hps_emac1_RX_CTL\}\] -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550744 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550744 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 115 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(115): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO09\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO09\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550745 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 116 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO35\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO35\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550745 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 117 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO48\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO48\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550745 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 118 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO53\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO53\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550745 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 119 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO54\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO54\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550745 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550745 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 120 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(120): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO55\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO55\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550746 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 121 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(121): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO56\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO56\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550746 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 122 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(122): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO61\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO61\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550746 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 123 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(123): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO62\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO62\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550746 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550746 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 124 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(124): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_gpio_GPIO00\}\]  -to * " "set_false_path -from \[get_ports \{hps_gpio_GPIO00\}\]  -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550747 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 125 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(125): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c1_SCL\}\]     -to * " "set_false_path -from \[get_ports \{hps_i2c1_SCL\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550747 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 126 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c1_SDA\}\]     -to * " "set_false_path -from \[get_ports \{hps_i2c1_SDA\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550748 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550748 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 127 hps_i2c0_SCL port " "Ignored filter at soc_system_timing.sdc(127): hps_i2c0_SCL could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 127 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(127): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_i2c0_SCL\}\]     -to * " "set_false_path -from \[get_ports \{hps_i2c0_SCL\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550748 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 128 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(128): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO1\}\]     -to * " "set_false_path -from \[get_ports \{hps_qspi_IO1\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550748 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550748 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 129 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(129): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO2\}\]     -to * " "set_false_path -from \[get_ports \{hps_qspi_IO2\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550749 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 130 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(130): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO3\}\]     -to * " "set_false_path -from \[get_ports \{hps_qspi_IO3\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550749 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 131 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(131): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_qspi_IO0\}\]     -to * " "set_false_path -from \[get_ports \{hps_qspi_IO0\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550749 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 132 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(132): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_CMD\}\]     -to * " "set_false_path -from \[get_ports \{hps_sdio_CMD\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550749 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 133 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(133): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D1\}\]      -to * " "set_false_path -from \[get_ports \{hps_sdio_D1\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550749 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550749 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 134 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(134): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D2\}\]      -to * " "set_false_path -from \[get_ports \{hps_sdio_D2\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550750 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 135 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D3\}\]      -to * " "set_false_path -from \[get_ports \{hps_sdio_D3\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550750 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 136 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_sdio_D0\}\]      -to * " "set_false_path -from \[get_ports \{hps_sdio_D0\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550750 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550750 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 137 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(137): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_spim1_MISO\}\]   -to * " "set_false_path -from \[get_ports \{hps_spim1_MISO\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550750 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550750 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 138 hps_spim0_MISO port " "Ignored filter at soc_system_timing.sdc(138): hps_spim0_MISO could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 138 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(138): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_spim0_MISO\}\]   -to * " "set_false_path -from \[get_ports \{hps_spim0_MISO\}\]   -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550751 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550751 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 139 hps_uart0_RX port " "Ignored filter at soc_system_timing.sdc(139): hps_uart0_RX could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 139 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 139 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(139): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_uart0_RX\}\]     -to * " "set_false_path -from \[get_ports \{hps_uart0_RX\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550751 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 140 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(140): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_CLK\}\]     -to * " "set_false_path -from \[get_ports \{hps_usb1_CLK\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550751 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550751 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 141 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(141): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D1\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D1\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550752 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 142 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(142): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D2\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D2\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550752 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 143 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(143): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D3\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D3\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550752 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 144 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(144): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D4\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D4\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550752 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550752 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 145 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(145): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D5\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D5\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550753 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 146 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(146): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D6\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D6\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550753 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 147 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(147): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D7\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D7\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550753 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550753 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 148 hps_usb1_DIR port " "Ignored filter at soc_system_timing.sdc(148): hps_usb1_DIR could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 148 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 148 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(148): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_DIR\}\]     -to * " "set_false_path -from \[get_ports \{hps_usb1_DIR\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550753 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550753 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 149 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(149): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_D0\}\]      -to * " "set_false_path -from \[get_ports \{hps_usb1_D0\}\]      -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550754 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550754 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_timing.sdc 150 hps_usb1_NXT port " "Ignored filter at soc_system_timing.sdc(150): hps_usb1_NXT could not be matched with a port" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1601417550754 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_timing.sdc 150 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_timing.sdc(150): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{hps_usb1_NXT\}\]     -to * " "set_false_path -from \[get_ports \{hps_usb1_NXT\}\]     -to *" {  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1601417550754 ""}  } { { "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" "" { Text "D:/cv_chameleon96-ghrd/soc_system_timing.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1601417550754 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK " "Node: CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601417550863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601417550863 "|ghrd_top|CV_HPS_3V3_USB1_CLK_via_RGMII0_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 " "Node: CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 CV_HPS_1V8_I2C0_SCL_via_TRACE_D7 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C0_SCL_via_TRACE_D7" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601417550863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601417550863 "|ghrd_top|CV_HPS_1V8_I2C0_SCL_via_TRACE_D7"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 " "Node: CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 CV_HPS_1V8_I2C1_SCL_via_TRACE_D3 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C1_SCL_via_TRACE_D3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601417550863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601417550863 "|ghrd_top|CV_HPS_1V8_I2C1_SCL_via_TRACE_D3"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 " "Node: CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c3_inst~FF_3393 CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2 " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c3_inst~FF_3393 is being clocked by CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1601417550863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1601417550863 "|ghrd_top|CV_HPS_1V8_I2C3_SCL_via_NAND_DQ2"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|rd_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_2  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0 " "From: u0\|hps_0\|fpga_interfaces\|f2sdram\|wr_clk_3  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|f2sdram~FF_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692 " "From: u0\|hps_0\|fpga_interfaces\|fpga2hps\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_692" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1601417550955 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1601417550955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1601417551673 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1601417551673 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[0\]_IN (Rise) memory_mem_dqs\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[0\]_IN (Rise) to memory_mem_dqs\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs\[1\]_IN (Rise) memory_mem_dqs\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs\[1\]_IN (Rise) to memory_mem_dqs\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1601417551717 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1601417551717 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1601417551721 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck " "   2.500 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_ck_n " "   2.500 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_IN " "   2.500 memory_mem_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[0\]_OUT " "   2.500 memory_mem_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_IN " "   2.500 memory_mem_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs\[1\]_OUT " "   2.500 memory_mem_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[0\]_OUT " "   2.500 memory_mem_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 memory_mem_dqs_n\[1\]_OUT " "   2.500 memory_mem_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "  20.000 u0\|hps_0\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|hps_0\|fpga_interfaces\|peripheral_i2c2\|out_clk " "  10.000 u0\|hps_0\|fpga_interfaces\|peripheral_i2c2\|out_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.673 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.673 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.057 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.057 u0\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.730 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.730 u0\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1601417551722 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1601417551722 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601417552887 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1601417553038 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1601417553047 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601417553110 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1601417553265 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1601417553372 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1601417553372 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1601417553428 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1601417558818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "384 Block RAM " "Packed 384 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1601417558875 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1601417558875 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_1V8_CSI_MCLK " "Node \"CV_FPGA_1V8_CSI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_1V8_CSI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_CLK_N " "Node \"CV_FPGA_MIPI_CSI_CLK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_CLK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_CLK_N_LP " "Node \"CV_FPGA_MIPI_CSI_CLK_N_LP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_CLK_N_LP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_CLK_P " "Node \"CV_FPGA_MIPI_CSI_CLK_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_CLK_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_CLK_P_LP " "Node \"CV_FPGA_MIPI_CSI_CLK_P_LP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_CLK_P_LP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_D0_N " "Node \"CV_FPGA_MIPI_CSI_D0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_D0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_D0_N_LP " "Node \"CV_FPGA_MIPI_CSI_D0_N_LP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_D0_N_LP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_D0_P " "Node \"CV_FPGA_MIPI_CSI_D0_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_D0_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_D0_P_LP " "Node \"CV_FPGA_MIPI_CSI_D0_P_LP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_D0_P_LP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_D1_N " "Node \"CV_FPGA_MIPI_CSI_D1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_D1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_D1_N_LP " "Node \"CV_FPGA_MIPI_CSI_D1_N_LP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_D1_N_LP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_D1_P " "Node \"CV_FPGA_MIPI_CSI_D1_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_D1_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CV_FPGA_MIPI_CSI_D1_P_LP " "Node \"CV_FPGA_MIPI_CSI_D1_P_LP\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_MIPI_CSI_D1_P_LP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1601417560729 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1601417560729 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:58 " "Fitter preparation operations ending: elapsed time is 00:00:58" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601417560730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1601417571252 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1601417579054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:32 " "Fitter placement preparation operations ending: elapsed time is 00:01:32" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601417663581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1601417779155 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1601417819140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601417819140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1601417839127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1601417885549 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1601417885549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1601417910674 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1601417910674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:05 " "Fitter routing operations ending: elapsed time is 00:01:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601417910691 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 87.60 " "Total time spent on timing analysis during the Fitter is 87.60 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1601417936717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601417937184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601417947926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1601417947941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1601417966283 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:20 " "Fitter post-fit operations ending: elapsed time is 00:01:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1601418016418 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1601418018253 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "5 " "Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CV_FPGA_1V8_RF_SD_CMD a permanently disabled " "Pin CV_FPGA_1V8_RF_SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CV_FPGA_1V8_RF_SD_CMD } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_1V8_RF_SD_CMD" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601418018548 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CV_FPGA_1V8_RF_SD_DATA0 a permanently disabled " "Pin CV_FPGA_1V8_RF_SD_DATA0 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CV_FPGA_1V8_RF_SD_DATA0 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_1V8_RF_SD_DATA0" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601418018548 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CV_FPGA_1V8_RF_SD_DATA1 a permanently disabled " "Pin CV_FPGA_1V8_RF_SD_DATA1 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CV_FPGA_1V8_RF_SD_DATA1 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_1V8_RF_SD_DATA1" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601418018548 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CV_FPGA_1V8_RF_SD_DATA2 a permanently disabled " "Pin CV_FPGA_1V8_RF_SD_DATA2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CV_FPGA_1V8_RF_SD_DATA2 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_1V8_RF_SD_DATA2" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601418018548 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CV_FPGA_1V8_RF_SD_DATA3 a permanently disabled " "Pin CV_FPGA_1V8_RF_SD_DATA3 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CV_FPGA_1V8_RF_SD_DATA3 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CV_FPGA_1V8_RF_SD_DATA3" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1601418018548 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1601418018548 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[8\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[8\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[9\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[9\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[10\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[10\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[11\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[11\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[12\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[12\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[13\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[13\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[14\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[14\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[15\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dq[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[15\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[0\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs\[1\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[0\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { memory_mem_dqs_n[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n\[1\]" } } } } { "ghrd_top.v" "" { Text "D:/cv_chameleon96-ghrd/ghrd_top.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "D:/cv_chameleon96-ghrd/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1601418018549 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1601418018549 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cv_chameleon96-ghrd/output_files/soc_system.fit.smsg " "Generated suppressed messages file D:/cv_chameleon96-ghrd/output_files/soc_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1601418021372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 559 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 559 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8183 " "Peak virtual memory: 8183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601418030076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 18:20:30 2020 " "Processing ended: Tue Sep 29 18:20:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601418030076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:58 " "Elapsed time: 00:08:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601418030076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:23:49 " "Total CPU time (on all processors): 00:23:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601418030076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1601418030076 ""}
