{"Sungju Park": [0.8574282974004745, ["A New Complete Diagnosis Patterns for Wiring Interconnects", ["Sungju Park"], "https://doi.org/10.1145/240518.240556", 6, "dac", 1996]], "Jaewon Oh": [0.8390700072050095, ["Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming", ["Jaewon Oh", "Iksoo Pyo", "Massoud Pedram"], "https://doi.org/10.1145/240518.240595", 4, "dac", 1996]], "Yong Je Lim": [0.6966290175914764, ["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", 6, "dac", 1996]], "Kyung-Im Son": [0.9996657520532608, ["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", 6, "dac", 1996]], "Heung-Joon Park": [0.9999668300151825, ["A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits", ["Yong Je Lim", "Kyung-Im Son", "Heung-Joon Park", "Mani Soma"], "https://doi.org/10.1145/240518.240603", 6, "dac", 1996]], "Sung-Mo Kang": [0.8804953843355179, ["iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips", ["Yi-Kan Cheng", "Chin-Chi Teng", "Abhijit Dharchoudhury", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240622", 4, "dac", 1996], ["Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects", ["Chin-Chi Teng", "Yi-Kan Cheng", "Elyse Rosenbaum", "Sung-Mo Kang"], "https://doi.org/10.1145/240518.240661", 6, "dac", 1996]]}