verilog xil_defaultlib --include "../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" \
"../../../bd/design_1/ip/design_1_oc8051_fpga_top_0_0/sim/design_1_oc8051_fpga_top_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
