Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 73b5866cc37249b6a79e04a578f18f79 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fourbitmultiplier_sim_behav xil_defaultlib.fourbitmultiplier_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C0' [C:/Users/user/lab2multiplier/lab2multiplier.srcs/sources_1/new/fourbitmultiplier.v:55]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C0' [C:/Users/user/lab2multiplier/lab2multiplier.srcs/sources_1/new/fourbitmultiplier.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C0' [C:/Users/user/lab2multiplier/lab2multiplier.srcs/sources_1/new/fourbitmultiplier.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
