#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jul  6 14:14:34 2024
# Process ID: 9068
# Current directory: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/ZynqDesign_FIRMWAREBUILD_0_synth_1
# Command line: vivado.exe -log ZynqDesign_FIRMWAREBUILD_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZynqDesign_FIRMWAREBUILD_0.tcl
# Log file: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/ZynqDesign_FIRMWAREBUILD_0_synth_1/ZynqDesign_FIRMWAREBUILD_0.vds
# Journal file: C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/ZynqDesign_FIRMWAREBUILD_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ZynqDesign_FIRMWAREBUILD_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 277.102 ; gain = 51.641
Command: synth_design -top ZynqDesign_FIRMWAREBUILD_0 -part xc7z030fbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 403.430 ; gain = 100.535
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FIRMWAREBUILD_0' [c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FIRMWAREBUILD_0/synth/ZynqDesign_FIRMWAREBUILD_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 419631360 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_FIRMWAREBUILD_0' (2#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FIRMWAREBUILD_0/synth/ZynqDesign_FIRMWAREBUILD_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 455.492 ; gain = 152.598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 455.492 ; gain = 152.598
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 729.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:02:19 . Memory (MB): peak = 729.762 ; gain = 426.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:02:19 . Memory (MB): peak = 729.762 ; gain = 426.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:02:19 . Memory (MB): peak = 729.762 ; gain = 426.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:02:19 . Memory (MB): peak = 729.762 ; gain = 426.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design ZynqDesign_FIRMWAREBUILD_0 has an empty top module
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[31] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[30] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[29] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[28] driven by constant 1
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[27] driven by constant 1
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[26] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[25] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[24] driven by constant 1
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[23] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[22] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[21] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[20] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[19] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[18] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[17] driven by constant 1
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[16] driven by constant 1
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[15] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[14] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[13] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[12] driven by constant 1
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[11] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[10] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[9] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[8] driven by constant 1
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[7] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[6] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[5] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[4] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[3] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[2] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[1] driven by constant 0
INFO: [Synth 8-3917] design ZynqDesign_FIRMWAREBUILD_0 has port dout[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:02:24 . Memory (MB): peak = 729.762 ; gain = 426.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:03:37 . Memory (MB): peak = 798.512 ; gain = 495.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:03:37 . Memory (MB): peak = 798.512 ; gain = 495.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:03:37 . Memory (MB): peak = 808.078 ; gain = 505.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:03:44 . Memory (MB): peak = 808.078 ; gain = 505.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:03:44 . Memory (MB): peak = 808.078 ; gain = 505.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:03:44 . Memory (MB): peak = 808.078 ; gain = 505.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:03:44 . Memory (MB): peak = 808.078 ; gain = 505.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:03:44 . Memory (MB): peak = 808.078 ; gain = 505.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:03:44 . Memory (MB): peak = 808.078 ; gain = 505.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:03:44 . Memory (MB): peak = 808.078 ; gain = 505.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:02:56 . Memory (MB): peak = 808.078 ; gain = 230.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:03:45 . Memory (MB): peak = 808.078 ; gain = 505.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:03:57 . Memory (MB): peak = 825.289 ; gain = 533.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/ZynqDesign_FIRMWAREBUILD_0_synth_1/ZynqDesign_FIRMWAREBUILD_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FIRMWAREBUILD_0/ZynqDesign_FIRMWAREBUILD_0.xci
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/GitHub/R76Firmware/array_spectra_oldversion/output/asdf1/asdf1.runs/ZynqDesign_FIRMWAREBUILD_0_synth_1/ZynqDesign_FIRMWAREBUILD_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZynqDesign_FIRMWAREBUILD_0_utilization_synth.rpt -pb ZynqDesign_FIRMWAREBUILD_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.529 . Memory (MB): peak = 825.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jul  6 14:19:06 2024...
