Loading plugins phase: Elapsed time ==> 0s.208ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\Afstandssensor.cyprj -d CY8C4245AXI-483 -s C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.279ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.043ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Afstandssensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\Afstandssensor.cyprj -dcpsoc3 Afstandssensor.v -verilog
======================================================================

======================================================================
Compiling:  Afstandssensor.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\Afstandssensor.cyprj -dcpsoc3 Afstandssensor.v -verilog
======================================================================

======================================================================
Compiling:  Afstandssensor.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\Afstandssensor.cyprj -dcpsoc3 -verilog Afstandssensor.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 17 16:16:10 2016


======================================================================
Compiling:  Afstandssensor.v
Program  :   vpp
Options  :    -yv2 -q10 Afstandssensor.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 17 16:16:10 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Afstandssensor.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Afstandssensor.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\Afstandssensor.cyprj -dcpsoc3 -verilog Afstandssensor.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 17 16:16:10 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\codegentemp\Afstandssensor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\codegentemp\Afstandssensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Afstandssensor.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\Afstandssensor.cyprj -dcpsoc3 -verilog Afstandssensor.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 17 16:16:10 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\codegentemp\Afstandssensor.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\codegentemp\Afstandssensor.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\DistTimer:TimerUDB:control_7\
	\DistTimer:TimerUDB:control_6\
	\DistTimer:TimerUDB:control_5\
	\DistTimer:TimerUDB:control_4\
	\DistTimer:TimerUDB:control_3\
	\DistTimer:TimerUDB:control_2\
	Net_371
	Net_370
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:lt\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:gt\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:gte\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:lte\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_1:neq\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\
	\DistTimer:TimerUDB:zeros_3\
	\DistTimer:TimerUDB:zeros_2\
	\UART_1:Net_452\
	\UART_1:Net_1257\
	\UART_1:uncfg_rx_irq\
	\UART_1:Net_1099\
	\UART_1:Net_1258\
	\UART_1:Net_547\
	\UART_1:Net_891\
	\UART_1:Net_1001\
	\UART_1:Net_899\
	\Lumen_I2C:Net_1257\
	\Lumen_I2C:uncfg_rx_irq\
	\Lumen_I2C:Net_1099\
	\Lumen_I2C:Net_1258\
	\Lumen_I2C:Net_547\
	\Lumen_I2C:Net_891\
	\Lumen_I2C:Net_1001\
	\Lumen_I2C:Net_899\
	\MetronomeTimer:TimerUDB:ctrl_ten\
	\MetronomeTimer:TimerUDB:ctrl_cmode_0\
	\MetronomeTimer:TimerUDB:ctrl_tmode_1\
	\MetronomeTimer:TimerUDB:ctrl_tmode_0\
	\MetronomeTimer:TimerUDB:ctrl_ic_1\
	\MetronomeTimer:TimerUDB:ctrl_ic_0\
	Net_429
	Net_428


Deleted 57 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__PIR_Trig_net_0
Aliasing \DistTimer:TimerUDB:ctrl_enable\ to tmpOE__PIR_Trig_net_0
Aliasing \DistTimer:TimerUDB:ctrl_ten\ to tmpOE__PIR_Trig_net_0
Aliasing \DistTimer:TimerUDB:control_1\ to zero
Aliasing \DistTimer:TimerUDB:control_0\ to zero
Aliasing \DistTimer:TimerUDB:ctrl_cmode_1\ to tmpOE__PIR_Trig_net_0
Aliasing \DistTimer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \DistTimer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \DistTimer:TimerUDB:ctrl_tmode_0\ to tmpOE__PIR_Trig_net_0
Aliasing \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to tmpOE__PIR_Trig_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__PIR_Trig_net_0
Aliasing \DistTimer:TimerUDB:status_6\ to zero
Aliasing \DistTimer:TimerUDB:status_5\ to zero
Aliasing \DistTimer:TimerUDB:status_4\ to zero
Aliasing \DistTimer:TimerUDB:status_0\ to \DistTimer:TimerUDB:tc_i\
Aliasing tmpOE__Echo_net_0 to tmpOE__PIR_Trig_net_0
Aliasing tmpOE__Reset_net_0 to tmpOE__PIR_Trig_net_0
Aliasing tmpOE__Trigger_net_0 to tmpOE__PIR_Trig_net_0
Aliasing \UART_1:Net_459\ to zero
Aliasing \UART_1:Net_1194\ to zero
Aliasing \UART_1:Net_1195\ to zero
Aliasing \UART_1:Net_1196\ to zero
Aliasing \UART_1:tmpOE__tx_net_0\ to tmpOE__PIR_Trig_net_0
Aliasing \UART_1:tmpOE__rx_net_0\ to tmpOE__PIR_Trig_net_0
Aliasing \UART_1:Net_747\ to zero
Aliasing \Lumen_I2C:Net_459\ to zero
Aliasing \Lumen_I2C:Net_452\ to zero
Aliasing \Lumen_I2C:Net_1194\ to zero
Aliasing \Lumen_I2C:Net_1195\ to zero
Aliasing \Lumen_I2C:Net_1196\ to zero
Aliasing \Lumen_I2C:tmpOE__sda_net_0\ to tmpOE__PIR_Trig_net_0
Aliasing \Lumen_I2C:tmpOE__scl_net_0\ to tmpOE__PIR_Trig_net_0
Aliasing \Lumen_I2C:Net_747\ to zero
Aliasing Net_12 to zero
Aliasing \MetronomeTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \MetronomeTimer:TimerUDB:trigger_enable\ to tmpOE__PIR_Trig_net_0
Aliasing \MetronomeTimer:TimerUDB:status_6\ to zero
Aliasing \MetronomeTimer:TimerUDB:status_5\ to zero
Aliasing \MetronomeTimer:TimerUDB:status_4\ to zero
Aliasing \MetronomeTimer:TimerUDB:status_0\ to \MetronomeTimer:TimerUDB:tc_i\
Aliasing \DistTimer:TimerUDB:capture_last\\D\ to \DistTimer:TimerUDB:hwEnable\
Aliasing \DistTimer:TimerUDB:trig_last\\D\ to \DistTimer:TimerUDB:hwEnable\
Aliasing \MetronomeTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \MetronomeTimer:TimerUDB:hwEnable_reg\\D\ to \MetronomeTimer:TimerUDB:run_mode\
Aliasing \MetronomeTimer:TimerUDB:capture_out_reg_i\\D\ to \MetronomeTimer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire one[8] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \DistTimer:TimerUDB:ctrl_enable\[12] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \DistTimer:TimerUDB:ctrl_ten\[13] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \DistTimer:TimerUDB:control_1\[20] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:control_0\[21] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:ctrl_cmode_1\[22] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \DistTimer:TimerUDB:ctrl_cmode_0\[23] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:ctrl_tmode_1\[24] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:ctrl_tmode_0\[25] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \DistTimer:TimerUDB:ctrl_ic_1\[26] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:ctrl_ic_0\[27] = zero[4]
Removing Rhs of wire \DistTimer:TimerUDB:timer_enable\[32] = \DistTimer:TimerUDB:runmode_enable\[107]
Removing Rhs of wire \DistTimer:TimerUDB:run_mode\[33] = \DistTimer:TimerUDB:hwEnable_reg\[34]
Removing Lhs of wire \DistTimer:TimerUDB:tc_i\[38] = \DistTimer:TimerUDB:status_tc\[35]
Removing Lhs of wire \DistTimer:TimerUDB:hwEnable\[40] = Net_192[29]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[46] = \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[85]
Removing Rhs of wire add_vv_vv_MODGEN_2_1[47] = \DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[102]
Removing Rhs of wire add_vv_vv_MODGEN_2_0[49] = \DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[103]
Removing Lhs of wire \DistTimer:TimerUDB:capt_fifo_load_int\[51] = \DistTimer:TimerUDB:capt_int_temp\[50]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[52] = MODIN1_1[53]
Removing Rhs of wire MODIN1_1[53] = \DistTimer:TimerUDB:int_capt_count_1\[44]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[54] = MODIN1_0[55]
Removing Rhs of wire MODIN1_0[55] = \DistTimer:TimerUDB:int_capt_count_0\[48]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[56] = MODIN2_1[57]
Removing Lhs of wire MODIN2_1[57] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[58] = MODIN2_0[59]
Removing Lhs of wire MODIN2_0[59] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[60] = MODIN1_1[53]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[61] = MODIN1_0[55]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[62] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[63] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[64] = MODIN1_1[53]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[65] = MODIN1_0[55]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[66] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[67] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[70] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[71] = \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[69]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[73] = \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[72]
Removing Rhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[85] = \DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[74]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[96] = MODIN1_1[53]
Removing Lhs of wire MODIN3_1[97] = MODIN1_1[53]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[98] = MODIN1_0[55]
Removing Lhs of wire MODIN3_0[99] = MODIN1_0[55]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[105] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[106] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \DistTimer:TimerUDB:status_6\[115] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:status_5\[116] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:status_4\[117] = zero[4]
Removing Lhs of wire \DistTimer:TimerUDB:status_0\[118] = \DistTimer:TimerUDB:status_tc\[35]
Removing Lhs of wire \DistTimer:TimerUDB:status_1\[119] = \DistTimer:TimerUDB:capt_int_temp\[50]
Removing Rhs of wire \DistTimer:TimerUDB:status_2\[120] = \DistTimer:TimerUDB:fifo_full\[121]
Removing Rhs of wire \DistTimer:TimerUDB:status_3\[122] = \DistTimer:TimerUDB:fifo_nempty\[123]
Removing Lhs of wire \DistTimer:TimerUDB:cs_addr_2\[125] = Net_9[45]
Removing Lhs of wire \DistTimer:TimerUDB:cs_addr_1\[126] = \DistTimer:TimerUDB:trig_reg\[114]
Removing Lhs of wire \DistTimer:TimerUDB:cs_addr_0\[127] = \DistTimer:TimerUDB:per_zero\[37]
Removing Lhs of wire tmpOE__Echo_net_0[209] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire tmpOE__Reset_net_0[215] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire tmpOE__Trigger_net_0[220] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \UART_1:Net_459\[227] = zero[4]
Removing Lhs of wire \UART_1:Net_652\[228] = zero[4]
Removing Lhs of wire \UART_1:Net_1194\[230] = zero[4]
Removing Lhs of wire \UART_1:Net_1195\[231] = zero[4]
Removing Lhs of wire \UART_1:Net_1196\[232] = zero[4]
Removing Rhs of wire \UART_1:Net_654\[233] = \UART_1:Net_1197\[234]
Removing Lhs of wire \UART_1:Net_1170\[237] = \UART_1:Net_847\[226]
Removing Lhs of wire \UART_1:Net_990\[238] = zero[4]
Removing Lhs of wire \UART_1:Net_909\[239] = zero[4]
Removing Lhs of wire \UART_1:Net_663\[240] = zero[4]
Removing Lhs of wire \UART_1:tmpOE__tx_net_0\[242] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \UART_1:tmpOE__rx_net_0\[251] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \UART_1:Net_1175\[255] = zero[4]
Removing Lhs of wire \UART_1:Net_747\[256] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_459\[282] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_652\[283] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_452\[284] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_1194\[285] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_1195\[286] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_1196\[287] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_654\[288] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_1170\[291] = \Lumen_I2C:Net_847\[281]
Removing Lhs of wire \Lumen_I2C:Net_990\[292] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_909\[293] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_663\[294] = zero[4]
Removing Lhs of wire \Lumen_I2C:tmpOE__sda_net_0\[296] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \Lumen_I2C:tmpOE__scl_net_0\[302] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \Lumen_I2C:Net_1175\[311] = zero[4]
Removing Lhs of wire \Lumen_I2C:Net_747\[312] = zero[4]
Removing Lhs of wire Net_12[336] = zero[4]
Removing Lhs of wire \MetronomeTimer:TimerUDB:ctrl_enable\[352] = \MetronomeTimer:TimerUDB:control_7\[344]
Removing Lhs of wire \MetronomeTimer:TimerUDB:ctrl_cmode_1\[354] = zero[4]
Removing Rhs of wire \MetronomeTimer:TimerUDB:timer_enable\[363] = \MetronomeTimer:TimerUDB:runmode_enable\[376]
Removing Rhs of wire \MetronomeTimer:TimerUDB:run_mode\[364] = \MetronomeTimer:TimerUDB:hwEnable\[365]
Removing Lhs of wire \MetronomeTimer:TimerUDB:run_mode\[364] = \MetronomeTimer:TimerUDB:control_7\[344]
Removing Lhs of wire \MetronomeTimer:TimerUDB:trigger_enable\[367] = tmpOE__PIR_Trig_net_0[3]
Removing Lhs of wire \MetronomeTimer:TimerUDB:tc_i\[369] = \MetronomeTimer:TimerUDB:status_tc\[366]
Removing Lhs of wire \MetronomeTimer:TimerUDB:capt_fifo_load_int\[375] = \MetronomeTimer:TimerUDB:capt_fifo_load\[362]
Removing Lhs of wire \MetronomeTimer:TimerUDB:status_6\[378] = zero[4]
Removing Lhs of wire \MetronomeTimer:TimerUDB:status_5\[379] = zero[4]
Removing Lhs of wire \MetronomeTimer:TimerUDB:status_4\[380] = zero[4]
Removing Lhs of wire \MetronomeTimer:TimerUDB:status_0\[381] = \MetronomeTimer:TimerUDB:status_tc\[366]
Removing Lhs of wire \MetronomeTimer:TimerUDB:status_1\[382] = \MetronomeTimer:TimerUDB:capt_fifo_load\[362]
Removing Rhs of wire \MetronomeTimer:TimerUDB:status_2\[383] = \MetronomeTimer:TimerUDB:fifo_full\[384]
Removing Rhs of wire \MetronomeTimer:TimerUDB:status_3\[385] = \MetronomeTimer:TimerUDB:fifo_nempty\[386]
Removing Lhs of wire \MetronomeTimer:TimerUDB:cs_addr_2\[388] = zero[4]
Removing Lhs of wire \MetronomeTimer:TimerUDB:cs_addr_1\[389] = \MetronomeTimer:TimerUDB:trig_reg\[377]
Removing Lhs of wire \MetronomeTimer:TimerUDB:cs_addr_0\[390] = \MetronomeTimer:TimerUDB:per_zero\[368]
Removing Lhs of wire \DistTimer:TimerUDB:capture_last\\D\[421] = Net_192[29]
Removing Lhs of wire \DistTimer:TimerUDB:hwEnable_reg\\D\[422] = Net_192[29]
Removing Lhs of wire \DistTimer:TimerUDB:tc_reg_i\\D\[423] = \DistTimer:TimerUDB:status_tc\[35]
Removing Lhs of wire \DistTimer:TimerUDB:capture_out_reg_i\\D\[424] = \DistTimer:TimerUDB:capt_fifo_load\[31]
Removing Lhs of wire \DistTimer:TimerUDB:trig_last\\D\[430] = Net_192[29]
Removing Lhs of wire \MetronomeTimer:TimerUDB:capture_last\\D\[433] = zero[4]
Removing Lhs of wire \MetronomeTimer:TimerUDB:tc_reg_i\\D\[434] = \MetronomeTimer:TimerUDB:status_tc\[366]
Removing Lhs of wire \MetronomeTimer:TimerUDB:hwEnable_reg\\D\[435] = \MetronomeTimer:TimerUDB:control_7\[344]
Removing Lhs of wire \MetronomeTimer:TimerUDB:capture_out_reg_i\\D\[436] = \MetronomeTimer:TimerUDB:capt_fifo_load\[362]

------------------------------------------------------
Aliased 0 equations, 115 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__PIR_Trig_net_0' (cost = 0):
tmpOE__PIR_Trig_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\DistTimer:TimerUDB:fifo_load_polarized\' (cost = 1):
\DistTimer:TimerUDB:fifo_load_polarized\ <= ((not Net_192 and \DistTimer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\DistTimer:TimerUDB:capt_fifo_load\' (cost = 9):
\DistTimer:TimerUDB:capt_fifo_load\ <= ((not Net_192 and \DistTimer:TimerUDB:capture_last\ and \DistTimer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\DistTimer:TimerUDB:trigger_polarized\' (cost = 0):
\DistTimer:TimerUDB:trigger_polarized\ <= (\DistTimer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\DistTimer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_0' (cost = 0):
add_vv_vv_MODGEN_2_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= (not MODIN1_0);

Note:  Expanding virtual equation for '\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 1):
\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 5):
\DistTimer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\MetronomeTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\MetronomeTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\MetronomeTimer:TimerUDB:timer_enable\' (cost = 0):
\MetronomeTimer:TimerUDB:timer_enable\ <= (\MetronomeTimer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\DistTimer:TimerUDB:trigger_enable\' (cost = 0):
\DistTimer:TimerUDB:trigger_enable\ <= (\DistTimer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_2_1' (cost = 4):
add_vv_vv_MODGEN_2_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\DistTimer:TimerUDB:status_tc\' (cost = 4):
\DistTimer:TimerUDB:status_tc\ <= ((\DistTimer:TimerUDB:run_mode\ and \DistTimer:TimerUDB:per_zero\ and \DistTimer:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 16 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MetronomeTimer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \MetronomeTimer:TimerUDB:capt_fifo_load\[362] = zero[4]
Removing Lhs of wire \MetronomeTimer:TimerUDB:trig_reg\[377] = \MetronomeTimer:TimerUDB:control_7\[344]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\Afstandssensor.cyprj" -dcpsoc3 Afstandssensor.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.697ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Tuesday, 17 May 2016 16:16:10
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Simon\Documents\PSoC Creator\Semester Projekt 3\Afstandssensor.cydsn\Afstandssensor.cyprj -d CY8C4245AXI-483 Afstandssensor.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \MetronomeTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \MetronomeTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'Lumen_I2C_SCBCLK'. Signal=\Lumen_I2C:Net_847_ff2\
    Digital Clock 0: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_372_digital
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_1_SCBCLK'. Signal=\UART_1:Net_847_ff3\
    Digital Clock 1: Automatic-assigning  clock 'timer_clock_1'. Fanout=2, Signal=Net_10_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \DistTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \MetronomeTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \MetronomeTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: Echo(0), PIR_Trig(0), Reset(0), Trigger(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \DistTimer:TimerUDB:trig_last\, Duplicate of \DistTimer:TimerUDB:capture_last\ 
    MacroCell: Name=\DistTimer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_192
        );
        Output = \DistTimer:TimerUDB:trig_last\ (fanout=2)

    Removing \DistTimer:TimerUDB:run_mode\, Duplicate of \DistTimer:TimerUDB:capture_last\ 
    MacroCell: Name=\DistTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_192
        );
        Output = \DistTimer:TimerUDB:run_mode\ (fanout=3)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PIR_Trig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PIR_Trig(0)__PA ,
            pad => PIR_Trig(0)_PAD );

    Pin : Name = Echo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo(0)__PA ,
            fb => Net_192 ,
            pad => Echo(0)_PAD );

    Pin : Name = Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Reset(0)__PA ,
            fb => Net_9 ,
            pad => Reset(0)_PAD );

    Pin : Name = Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger(0)__PA ,
            pad => Trigger(0)_PAD );

    Pin : Name = \UART_1:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:tx(0)\__PA ,
            input => \UART_1:Net_1062\ ,
            pad => \UART_1:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART_1:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART_1:rx(0)\__PA ,
            fb => \UART_1:Net_654\ ,
            pad => \UART_1:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Lumen_I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Lumen_I2C:sda(0)\__PA ,
            fb => \Lumen_I2C:Net_581\ ,
            pad => \Lumen_I2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \Lumen_I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: SLOW
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \Lumen_I2C:scl(0)\__PA ,
            fb => \Lumen_I2C:Net_580\ ,
            pad => \Lumen_I2C:scl(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\DistTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_192 * \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\
        );
        Output = \DistTimer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\DistTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:per_zero\ * 
              \DistTimer:TimerUDB:trig_rise_detected\
        );
        Output = \DistTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\DistTimer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DistTimer:TimerUDB:timer_enable\ * 
              \DistTimer:TimerUDB:trig_rise_detected\
        );
        Output = \DistTimer:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=\MetronomeTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MetronomeTimer:TimerUDB:control_7\ * 
              \MetronomeTimer:TimerUDB:per_zero\
        );
        Output = \MetronomeTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\DistTimer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_192
        );
        Output = \DistTimer:TimerUDB:capture_last\ (fanout=9)

    MacroCell: Name=MODIN1_1, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_192 * \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\ * !Net_9 * MODIN1_0
            + Net_9 * MODIN1_1
        );
        Output = MODIN1_1 (fanout=3)

    MacroCell: Name=MODIN1_0, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_192 * \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\ * !Net_9 * MODIN1_1
            + !Net_192 * \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\ * MODIN1_0
            + Net_9 * MODIN1_0
        );
        Output = MODIN1_0 (fanout=3)

    MacroCell: Name=\DistTimer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_192 * \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\ * !Net_9 * !MODIN1_1 * 
              !MODIN1_0
        );
        Output = \DistTimer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\DistTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_192 * !\DistTimer:TimerUDB:capture_last\ * !Net_9 * !Net_57 * 
              !\DistTimer:TimerUDB:trig_disable\ * 
              \DistTimer:TimerUDB:trig_rise_detected\
            + Net_192 * !\DistTimer:TimerUDB:timer_enable\ * !Net_9 * 
              !\DistTimer:TimerUDB:trig_disable\ * 
              \DistTimer:TimerUDB:trig_rise_detected\
            + Net_192 * !\DistTimer:TimerUDB:per_zero\ * !Net_9 * !Net_57 * 
              !\DistTimer:TimerUDB:trig_disable\ * 
              \DistTimer:TimerUDB:trig_rise_detected\
        );
        Output = \DistTimer:TimerUDB:timer_enable\ (fanout=7)

    MacroCell: Name=\DistTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\ * 
              \DistTimer:TimerUDB:per_zero\ * !Net_9 * 
              \DistTimer:TimerUDB:trig_rise_detected\
            + \DistTimer:TimerUDB:timer_enable\ * !Net_9 * Net_57 * 
              \DistTimer:TimerUDB:trig_rise_detected\
            + !Net_9 * \DistTimer:TimerUDB:trig_disable\
        );
        Output = \DistTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\DistTimer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_192 * !\DistTimer:TimerUDB:capture_last\ * !Net_9
            + !Net_9 * \DistTimer:TimerUDB:trig_rise_detected\
        );
        Output = \DistTimer:TimerUDB:trig_rise_detected\ (fanout=5)

    MacroCell: Name=\DistTimer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_192 * \DistTimer:TimerUDB:capture_last\ * !Net_9
            + !Net_9 * \DistTimer:TimerUDB:trig_fall_detected\
        );
        Output = \DistTimer:TimerUDB:trig_fall_detected\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\DistTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_372_digital ,
            cs_addr_2 => Net_9 ,
            cs_addr_1 => \DistTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \DistTimer:TimerUDB:per_zero\ ,
            f0_load => \DistTimer:TimerUDB:capt_fifo_load\ ,
            chain_out => \DistTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \DistTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\DistTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_372_digital ,
            cs_addr_2 => Net_9 ,
            cs_addr_1 => \DistTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \DistTimer:TimerUDB:per_zero\ ,
            f0_load => \DistTimer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \DistTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \DistTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \DistTimer:TimerUDB:status_2\ ,
            chain_in => \DistTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \DistTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\MetronomeTimer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_10_digital ,
            cs_addr_1 => \MetronomeTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \MetronomeTimer:TimerUDB:per_zero\ ,
            z0_comb => \MetronomeTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \MetronomeTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \MetronomeTimer:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\DistTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_9 ,
            clock => Net_372_digital ,
            status_3 => \DistTimer:TimerUDB:status_3\ ,
            status_2 => \DistTimer:TimerUDB:status_2\ ,
            status_1 => \DistTimer:TimerUDB:capt_int_temp\ ,
            status_0 => \DistTimer:TimerUDB:status_tc\ ,
            interrupt => Net_57 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MetronomeTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10_digital ,
            status_3 => \MetronomeTimer:TimerUDB:status_3\ ,
            status_2 => \MetronomeTimer:TimerUDB:status_2\ ,
            status_0 => \MetronomeTimer:TimerUDB:status_tc\ ,
            interrupt => Net_413 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MetronomeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10_digital ,
            control_7 => \MetronomeTimer:TimerUDB:control_7\ ,
            control_6 => \MetronomeTimer:TimerUDB:control_6\ ,
            control_5 => \MetronomeTimer:TimerUDB:control_5\ ,
            control_4 => \MetronomeTimer:TimerUDB:control_4\ ,
            control_3 => \MetronomeTimer:TimerUDB:control_3\ ,
            control_2 => \MetronomeTimer:TimerUDB:control_2\ ,
            control_1 => \MetronomeTimer:TimerUDB:control_1\ ,
            control_0 => \MetronomeTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =DistTimerInt
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\Lumen_I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_379 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =MetronomeISR
        PORT MAP (
            interrupt => Net_413 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    2 :    4 : 50.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   10 :   26 :   36 : 27.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   12 :   20 :   32 : 37.50 %
  Unique P-terms              :   21 :   43 :   64 : 32.81 %
  Total P-terms               :   21 :      :      :        
  Datapath Cells              :    3 :    1 :    4 : 75.00 %
  Status Cells                :    2 :    2 :    4 : 50.00 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.144ms
Tech mapping phase: Elapsed time ==> 0s.159ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1203244s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0008570 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.75
                   Pterms :            5.25
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 88, final cost is 88 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       5.67 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
datapathcell: Name =\DistTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_372_digital ,
        cs_addr_2 => Net_9 ,
        cs_addr_1 => \DistTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \DistTimer:TimerUDB:per_zero\ ,
        f0_load => \DistTimer:TimerUDB:capt_fifo_load\ ,
        chain_out => \DistTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \DistTimer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_0, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_192 * \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\ * !Net_9 * MODIN1_1
            + !Net_192 * \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\ * MODIN1_0
            + Net_9 * MODIN1_0
        );
        Output = MODIN1_0 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DistTimer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_192 * \DistTimer:TimerUDB:capture_last\ * !Net_9
            + !Net_9 * \DistTimer:TimerUDB:trig_fall_detected\
        );
        Output = \DistTimer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DistTimer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_192 * \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\ * !Net_9 * !MODIN1_1 * 
              !MODIN1_0
        );
        Output = \DistTimer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MetronomeTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MetronomeTimer:TimerUDB:control_7\ * 
              \MetronomeTimer:TimerUDB:per_zero\
        );
        Output = \MetronomeTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\DistTimer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_192
        );
        Output = \DistTimer:TimerUDB:capture_last\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_1, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_192 * \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\ * !Net_9 * MODIN1_0
            + Net_9 * MODIN1_1
        );
        Output = MODIN1_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MetronomeTimer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_10_digital ,
        cs_addr_1 => \MetronomeTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \MetronomeTimer:TimerUDB:per_zero\ ,
        z0_comb => \MetronomeTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \MetronomeTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \MetronomeTimer:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MetronomeTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10_digital ,
        status_3 => \MetronomeTimer:TimerUDB:status_3\ ,
        status_2 => \MetronomeTimer:TimerUDB:status_2\ ,
        status_0 => \MetronomeTimer:TimerUDB:status_tc\ ,
        interrupt => Net_413 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MetronomeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10_digital ,
        control_7 => \MetronomeTimer:TimerUDB:control_7\ ,
        control_6 => \MetronomeTimer:TimerUDB:control_6\ ,
        control_5 => \MetronomeTimer:TimerUDB:control_5\ ,
        control_4 => \MetronomeTimer:TimerUDB:control_4\ ,
        control_3 => \MetronomeTimer:TimerUDB:control_3\ ,
        control_2 => \MetronomeTimer:TimerUDB:control_2\ ,
        control_1 => \MetronomeTimer:TimerUDB:control_1\ ,
        control_0 => \MetronomeTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\DistTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:per_zero\ * 
              \DistTimer:TimerUDB:trig_rise_detected\
        );
        Output = \DistTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\DistTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_192 * !\DistTimer:TimerUDB:capture_last\ * !Net_9 * !Net_57 * 
              !\DistTimer:TimerUDB:trig_disable\ * 
              \DistTimer:TimerUDB:trig_rise_detected\
            + Net_192 * !\DistTimer:TimerUDB:timer_enable\ * !Net_9 * 
              !\DistTimer:TimerUDB:trig_disable\ * 
              \DistTimer:TimerUDB:trig_rise_detected\
            + Net_192 * !\DistTimer:TimerUDB:per_zero\ * !Net_9 * !Net_57 * 
              !\DistTimer:TimerUDB:trig_disable\ * 
              \DistTimer:TimerUDB:trig_rise_detected\
        );
        Output = \DistTimer:TimerUDB:timer_enable\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\DistTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\ * 
              \DistTimer:TimerUDB:per_zero\ * !Net_9 * 
              \DistTimer:TimerUDB:trig_rise_detected\
            + \DistTimer:TimerUDB:timer_enable\ * !Net_9 * Net_57 * 
              \DistTimer:TimerUDB:trig_rise_detected\
            + !Net_9 * \DistTimer:TimerUDB:trig_disable\
        );
        Output = \DistTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DistTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_192 * \DistTimer:TimerUDB:capture_last\ * 
              \DistTimer:TimerUDB:timer_enable\
        );
        Output = \DistTimer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DistTimer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_372_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_192 * !\DistTimer:TimerUDB:capture_last\ * !Net_9
            + !Net_9 * \DistTimer:TimerUDB:trig_rise_detected\
        );
        Output = \DistTimer:TimerUDB:trig_rise_detected\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\DistTimer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DistTimer:TimerUDB:timer_enable\ * 
              \DistTimer:TimerUDB:trig_rise_detected\
        );
        Output = \DistTimer:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\DistTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_372_digital ,
        cs_addr_2 => Net_9 ,
        cs_addr_1 => \DistTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \DistTimer:TimerUDB:per_zero\ ,
        f0_load => \DistTimer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \DistTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \DistTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \DistTimer:TimerUDB:status_2\ ,
        chain_in => \DistTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \DistTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\DistTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_9 ,
        clock => Net_372_digital ,
        status_3 => \DistTimer:TimerUDB:status_3\ ,
        status_2 => \DistTimer:TimerUDB:status_2\ ,
        status_1 => \DistTimer:TimerUDB:capt_int_temp\ ,
        status_0 => \DistTimer:TimerUDB:status_tc\ ,
        interrupt => Net_57 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DistTimerInt
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =MetronomeISR
        PORT MAP (
            interrupt => Net_413 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\Lumen_I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_379 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Echo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo(0)__PA ,
        fb => Net_192 ,
        pad => Echo(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Reset(0)__PA ,
        fb => Net_9 ,
        pad => Reset(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger(0)__PA ,
        pad => Trigger(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PIR_Trig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PIR_Trig(0)__PA ,
        pad => PIR_Trig(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART_1:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:rx(0)\__PA ,
        fb => \UART_1:Net_654\ ,
        pad => \UART_1:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART_1:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART_1:tx(0)\__PA ,
        input => \UART_1:Net_1062\ ,
        pad => \UART_1:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \Lumen_I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Lumen_I2C:scl(0)\__PA ,
        fb => \Lumen_I2C:Net_580\ ,
        pad => \Lumen_I2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \Lumen_I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: SLOW
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \Lumen_I2C:sda(0)\__PA ,
        fb => \Lumen_I2C:Net_581\ ,
        pad => \Lumen_I2C:sda(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \Lumen_I2C:Net_847_ff2\ ,
            udb_div_0 => dclk_to_genclk ,
            ff_div_3 => \UART_1:Net_847_ff3\ ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\Lumen_I2C:SCB\
        PORT MAP (
            clock => \Lumen_I2C:Net_847_ff2\ ,
            interrupt => Net_379 ,
            tx => \Lumen_I2C:Net_1062\ ,
            rts => \Lumen_I2C:Net_1053\ ,
            mosi_m => \Lumen_I2C:Net_1061\ ,
            select_m_3 => \Lumen_I2C:ss_3\ ,
            select_m_2 => \Lumen_I2C:ss_2\ ,
            select_m_1 => \Lumen_I2C:ss_1\ ,
            select_m_0 => \Lumen_I2C:ss_0\ ,
            sclk_m => \Lumen_I2C:Net_1059\ ,
            miso_s => \Lumen_I2C:Net_1055\ ,
            scl => \Lumen_I2C:Net_580\ ,
            sda => \Lumen_I2C:Net_581\ ,
            tx_req => Net_382 ,
            rx_req => Net_381 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART_1:SCB\
        PORT MAP (
            clock => \UART_1:Net_847_ff3\ ,
            interrupt => Net_356 ,
            rx => \UART_1:Net_654\ ,
            tx => \UART_1:Net_1062\ ,
            rts => \UART_1:Net_1053\ ,
            mosi_m => \UART_1:Net_1061\ ,
            select_m_3 => \UART_1:ss_3\ ,
            select_m_2 => \UART_1:ss_2\ ,
            select_m_1 => \UART_1:ss_1\ ,
            select_m_0 => \UART_1:ss_0\ ,
            sclk_m => \UART_1:Net_1059\ ,
            miso_s => \UART_1:Net_1055\ ,
            tx_req => Net_359 ,
            rx_req => Net_358 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_372_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_10_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL |            Echo(0) | FB(Net_192)
     |   1 |       |      NONE |    RES_PULL_DOWN |           Reset(0) | FB(Net_9)
     |   2 |       |      NONE |         CMOS_OUT |         Trigger(0) | 
     |   3 |       |      NONE |     HI_Z_DIGITAL |        PIR_Trig(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     \UART_1:rx(0)\ | FB(\UART_1:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT |     \UART_1:tx(0)\ | In(\UART_1:Net_1062\)
-----+-----+-------+-----------+------------------+--------------------+------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \Lumen_I2C:scl(0)\ | FB(\Lumen_I2C:Net_580\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \Lumen_I2C:sda(0)\ | FB(\Lumen_I2C:Net_581\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.597ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.503ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.141ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Afstandssensor_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.167ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.169ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.062ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.098ms
API generation phase: Elapsed time ==> 1s.045ms
Dependency generation phase: Elapsed time ==> 0s.025ms
Cleanup phase: Elapsed time ==> 0s.001ms
