Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/PROGRAMOWANIE/Github/rs232/rs232/ModuleTB_isim_beh.exe" -prj "D:/PROGRAMOWANIE/Github/rs232/rs232/ModuleTB_beh.prj" "work.ModuleTB" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/synchronizer.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/debounce.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/reciever.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/emitter.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/adder.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/topmod.vhd" into library work
Parsing VHDL file "D:/PROGRAMOWANIE/Github/rs232/rs232/ModuleTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity synchronizer [synchronizer_default]
Compiling architecture behavioral of entity filter [\filter(8)\]
Compiling architecture behavioral of entity Receiver [receiver_default]
Compiling architecture behavioral of entity adder [adder_default]
Compiling architecture behavioral of entity transmitter [transmitter_default]
Compiling architecture behavioral of entity RS232_MODULE [rs232_module_default]
Compiling architecture behavior of entity moduletb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 VHDL Units
Built simulation executable D:/PROGRAMOWANIE/Github/rs232/rs232/ModuleTB_isim_beh.exe
Fuse Memory Usage: 40668 KB
Fuse CPU Usage: 1216 ms
